
KULKA_PID_PROJEKT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a008  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003dc  0800a1d8  0800a1d8  0000b1d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a5b4  0800a5b4  0000c318  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a5b4  0800a5b4  0000b5b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a5bc  0800a5bc  0000c318  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a5bc  0800a5bc  0000b5bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a5c0  0800a5c0  0000b5c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800a5c4  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  200001d8  0800a79c  0000c1d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000278  0800a83c  0000c278  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          000009c4  20000318  0800a8dc  0000c318  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  20000cdc  0800a8dc  0000ccdc  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  0000c318  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001d02d  00000000  00000000  0000c348  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003f95  00000000  00000000  00029375  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001788  00000000  00000000  0002d310  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000124b  00000000  00000000  0002ea98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002ad97  00000000  00000000  0002fce3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001f8d7  00000000  00000000  0005aa7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000fe8fd  00000000  00000000  0007a351  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  00178c4e  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000073c8  00000000  00000000  00178c94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 000000a6  00000000  00000000  0018005c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000318 	.word	0x20000318
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800a1c0 	.word	0x0800a1c0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000031c 	.word	0x2000031c
 800020c:	0800a1c0 	.word	0x0800a1c0

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b988 	b.w	8000fb0 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	468e      	mov	lr, r1
 8000cc0:	4604      	mov	r4, r0
 8000cc2:	4688      	mov	r8, r1
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d14a      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc8:	428a      	cmp	r2, r1
 8000cca:	4617      	mov	r7, r2
 8000ccc:	d962      	bls.n	8000d94 <__udivmoddi4+0xdc>
 8000cce:	fab2 f682 	clz	r6, r2
 8000cd2:	b14e      	cbz	r6, 8000ce8 <__udivmoddi4+0x30>
 8000cd4:	f1c6 0320 	rsb	r3, r6, #32
 8000cd8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cdc:	fa20 f303 	lsr.w	r3, r0, r3
 8000ce0:	40b7      	lsls	r7, r6
 8000ce2:	ea43 0808 	orr.w	r8, r3, r8
 8000ce6:	40b4      	lsls	r4, r6
 8000ce8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cec:	fa1f fc87 	uxth.w	ip, r7
 8000cf0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cf4:	0c23      	lsrs	r3, r4, #16
 8000cf6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cfa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfe:	fb01 f20c 	mul.w	r2, r1, ip
 8000d02:	429a      	cmp	r2, r3
 8000d04:	d909      	bls.n	8000d1a <__udivmoddi4+0x62>
 8000d06:	18fb      	adds	r3, r7, r3
 8000d08:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d0c:	f080 80ea 	bcs.w	8000ee4 <__udivmoddi4+0x22c>
 8000d10:	429a      	cmp	r2, r3
 8000d12:	f240 80e7 	bls.w	8000ee4 <__udivmoddi4+0x22c>
 8000d16:	3902      	subs	r1, #2
 8000d18:	443b      	add	r3, r7
 8000d1a:	1a9a      	subs	r2, r3, r2
 8000d1c:	b2a3      	uxth	r3, r4
 8000d1e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d22:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2e:	459c      	cmp	ip, r3
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0x8e>
 8000d32:	18fb      	adds	r3, r7, r3
 8000d34:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d38:	f080 80d6 	bcs.w	8000ee8 <__udivmoddi4+0x230>
 8000d3c:	459c      	cmp	ip, r3
 8000d3e:	f240 80d3 	bls.w	8000ee8 <__udivmoddi4+0x230>
 8000d42:	443b      	add	r3, r7
 8000d44:	3802      	subs	r0, #2
 8000d46:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d4a:	eba3 030c 	sub.w	r3, r3, ip
 8000d4e:	2100      	movs	r1, #0
 8000d50:	b11d      	cbz	r5, 8000d5a <__udivmoddi4+0xa2>
 8000d52:	40f3      	lsrs	r3, r6
 8000d54:	2200      	movs	r2, #0
 8000d56:	e9c5 3200 	strd	r3, r2, [r5]
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d905      	bls.n	8000d6e <__udivmoddi4+0xb6>
 8000d62:	b10d      	cbz	r5, 8000d68 <__udivmoddi4+0xb0>
 8000d64:	e9c5 0100 	strd	r0, r1, [r5]
 8000d68:	2100      	movs	r1, #0
 8000d6a:	4608      	mov	r0, r1
 8000d6c:	e7f5      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000d6e:	fab3 f183 	clz	r1, r3
 8000d72:	2900      	cmp	r1, #0
 8000d74:	d146      	bne.n	8000e04 <__udivmoddi4+0x14c>
 8000d76:	4573      	cmp	r3, lr
 8000d78:	d302      	bcc.n	8000d80 <__udivmoddi4+0xc8>
 8000d7a:	4282      	cmp	r2, r0
 8000d7c:	f200 8105 	bhi.w	8000f8a <__udivmoddi4+0x2d2>
 8000d80:	1a84      	subs	r4, r0, r2
 8000d82:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d86:	2001      	movs	r0, #1
 8000d88:	4690      	mov	r8, r2
 8000d8a:	2d00      	cmp	r5, #0
 8000d8c:	d0e5      	beq.n	8000d5a <__udivmoddi4+0xa2>
 8000d8e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d92:	e7e2      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000d94:	2a00      	cmp	r2, #0
 8000d96:	f000 8090 	beq.w	8000eba <__udivmoddi4+0x202>
 8000d9a:	fab2 f682 	clz	r6, r2
 8000d9e:	2e00      	cmp	r6, #0
 8000da0:	f040 80a4 	bne.w	8000eec <__udivmoddi4+0x234>
 8000da4:	1a8a      	subs	r2, r1, r2
 8000da6:	0c03      	lsrs	r3, r0, #16
 8000da8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dac:	b280      	uxth	r0, r0
 8000dae:	b2bc      	uxth	r4, r7
 8000db0:	2101      	movs	r1, #1
 8000db2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000db6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dbe:	fb04 f20c 	mul.w	r2, r4, ip
 8000dc2:	429a      	cmp	r2, r3
 8000dc4:	d907      	bls.n	8000dd6 <__udivmoddi4+0x11e>
 8000dc6:	18fb      	adds	r3, r7, r3
 8000dc8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000dcc:	d202      	bcs.n	8000dd4 <__udivmoddi4+0x11c>
 8000dce:	429a      	cmp	r2, r3
 8000dd0:	f200 80e0 	bhi.w	8000f94 <__udivmoddi4+0x2dc>
 8000dd4:	46c4      	mov	ip, r8
 8000dd6:	1a9b      	subs	r3, r3, r2
 8000dd8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000ddc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000de0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000de4:	fb02 f404 	mul.w	r4, r2, r4
 8000de8:	429c      	cmp	r4, r3
 8000dea:	d907      	bls.n	8000dfc <__udivmoddi4+0x144>
 8000dec:	18fb      	adds	r3, r7, r3
 8000dee:	f102 30ff 	add.w	r0, r2, #4294967295
 8000df2:	d202      	bcs.n	8000dfa <__udivmoddi4+0x142>
 8000df4:	429c      	cmp	r4, r3
 8000df6:	f200 80ca 	bhi.w	8000f8e <__udivmoddi4+0x2d6>
 8000dfa:	4602      	mov	r2, r0
 8000dfc:	1b1b      	subs	r3, r3, r4
 8000dfe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e02:	e7a5      	b.n	8000d50 <__udivmoddi4+0x98>
 8000e04:	f1c1 0620 	rsb	r6, r1, #32
 8000e08:	408b      	lsls	r3, r1
 8000e0a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e0e:	431f      	orrs	r7, r3
 8000e10:	fa0e f401 	lsl.w	r4, lr, r1
 8000e14:	fa20 f306 	lsr.w	r3, r0, r6
 8000e18:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e1c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e20:	4323      	orrs	r3, r4
 8000e22:	fa00 f801 	lsl.w	r8, r0, r1
 8000e26:	fa1f fc87 	uxth.w	ip, r7
 8000e2a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e2e:	0c1c      	lsrs	r4, r3, #16
 8000e30:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e34:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e38:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e3c:	45a6      	cmp	lr, r4
 8000e3e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e42:	d909      	bls.n	8000e58 <__udivmoddi4+0x1a0>
 8000e44:	193c      	adds	r4, r7, r4
 8000e46:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e4a:	f080 809c 	bcs.w	8000f86 <__udivmoddi4+0x2ce>
 8000e4e:	45a6      	cmp	lr, r4
 8000e50:	f240 8099 	bls.w	8000f86 <__udivmoddi4+0x2ce>
 8000e54:	3802      	subs	r0, #2
 8000e56:	443c      	add	r4, r7
 8000e58:	eba4 040e 	sub.w	r4, r4, lr
 8000e5c:	fa1f fe83 	uxth.w	lr, r3
 8000e60:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e64:	fb09 4413 	mls	r4, r9, r3, r4
 8000e68:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e6c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e70:	45a4      	cmp	ip, r4
 8000e72:	d908      	bls.n	8000e86 <__udivmoddi4+0x1ce>
 8000e74:	193c      	adds	r4, r7, r4
 8000e76:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e7a:	f080 8082 	bcs.w	8000f82 <__udivmoddi4+0x2ca>
 8000e7e:	45a4      	cmp	ip, r4
 8000e80:	d97f      	bls.n	8000f82 <__udivmoddi4+0x2ca>
 8000e82:	3b02      	subs	r3, #2
 8000e84:	443c      	add	r4, r7
 8000e86:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e8a:	eba4 040c 	sub.w	r4, r4, ip
 8000e8e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e92:	4564      	cmp	r4, ip
 8000e94:	4673      	mov	r3, lr
 8000e96:	46e1      	mov	r9, ip
 8000e98:	d362      	bcc.n	8000f60 <__udivmoddi4+0x2a8>
 8000e9a:	d05f      	beq.n	8000f5c <__udivmoddi4+0x2a4>
 8000e9c:	b15d      	cbz	r5, 8000eb6 <__udivmoddi4+0x1fe>
 8000e9e:	ebb8 0203 	subs.w	r2, r8, r3
 8000ea2:	eb64 0409 	sbc.w	r4, r4, r9
 8000ea6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eaa:	fa22 f301 	lsr.w	r3, r2, r1
 8000eae:	431e      	orrs	r6, r3
 8000eb0:	40cc      	lsrs	r4, r1
 8000eb2:	e9c5 6400 	strd	r6, r4, [r5]
 8000eb6:	2100      	movs	r1, #0
 8000eb8:	e74f      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000eba:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ebe:	0c01      	lsrs	r1, r0, #16
 8000ec0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ec4:	b280      	uxth	r0, r0
 8000ec6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000eca:	463b      	mov	r3, r7
 8000ecc:	4638      	mov	r0, r7
 8000ece:	463c      	mov	r4, r7
 8000ed0:	46b8      	mov	r8, r7
 8000ed2:	46be      	mov	lr, r7
 8000ed4:	2620      	movs	r6, #32
 8000ed6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eda:	eba2 0208 	sub.w	r2, r2, r8
 8000ede:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ee2:	e766      	b.n	8000db2 <__udivmoddi4+0xfa>
 8000ee4:	4601      	mov	r1, r0
 8000ee6:	e718      	b.n	8000d1a <__udivmoddi4+0x62>
 8000ee8:	4610      	mov	r0, r2
 8000eea:	e72c      	b.n	8000d46 <__udivmoddi4+0x8e>
 8000eec:	f1c6 0220 	rsb	r2, r6, #32
 8000ef0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ef4:	40b7      	lsls	r7, r6
 8000ef6:	40b1      	lsls	r1, r6
 8000ef8:	fa20 f202 	lsr.w	r2, r0, r2
 8000efc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f00:	430a      	orrs	r2, r1
 8000f02:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f06:	b2bc      	uxth	r4, r7
 8000f08:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f0c:	0c11      	lsrs	r1, r2, #16
 8000f0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f12:	fb08 f904 	mul.w	r9, r8, r4
 8000f16:	40b0      	lsls	r0, r6
 8000f18:	4589      	cmp	r9, r1
 8000f1a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f1e:	b280      	uxth	r0, r0
 8000f20:	d93e      	bls.n	8000fa0 <__udivmoddi4+0x2e8>
 8000f22:	1879      	adds	r1, r7, r1
 8000f24:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f28:	d201      	bcs.n	8000f2e <__udivmoddi4+0x276>
 8000f2a:	4589      	cmp	r9, r1
 8000f2c:	d81f      	bhi.n	8000f6e <__udivmoddi4+0x2b6>
 8000f2e:	eba1 0109 	sub.w	r1, r1, r9
 8000f32:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f36:	fb09 f804 	mul.w	r8, r9, r4
 8000f3a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f3e:	b292      	uxth	r2, r2
 8000f40:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f44:	4542      	cmp	r2, r8
 8000f46:	d229      	bcs.n	8000f9c <__udivmoddi4+0x2e4>
 8000f48:	18ba      	adds	r2, r7, r2
 8000f4a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f4e:	d2c4      	bcs.n	8000eda <__udivmoddi4+0x222>
 8000f50:	4542      	cmp	r2, r8
 8000f52:	d2c2      	bcs.n	8000eda <__udivmoddi4+0x222>
 8000f54:	f1a9 0102 	sub.w	r1, r9, #2
 8000f58:	443a      	add	r2, r7
 8000f5a:	e7be      	b.n	8000eda <__udivmoddi4+0x222>
 8000f5c:	45f0      	cmp	r8, lr
 8000f5e:	d29d      	bcs.n	8000e9c <__udivmoddi4+0x1e4>
 8000f60:	ebbe 0302 	subs.w	r3, lr, r2
 8000f64:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f68:	3801      	subs	r0, #1
 8000f6a:	46e1      	mov	r9, ip
 8000f6c:	e796      	b.n	8000e9c <__udivmoddi4+0x1e4>
 8000f6e:	eba7 0909 	sub.w	r9, r7, r9
 8000f72:	4449      	add	r1, r9
 8000f74:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f78:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f7c:	fb09 f804 	mul.w	r8, r9, r4
 8000f80:	e7db      	b.n	8000f3a <__udivmoddi4+0x282>
 8000f82:	4673      	mov	r3, lr
 8000f84:	e77f      	b.n	8000e86 <__udivmoddi4+0x1ce>
 8000f86:	4650      	mov	r0, sl
 8000f88:	e766      	b.n	8000e58 <__udivmoddi4+0x1a0>
 8000f8a:	4608      	mov	r0, r1
 8000f8c:	e6fd      	b.n	8000d8a <__udivmoddi4+0xd2>
 8000f8e:	443b      	add	r3, r7
 8000f90:	3a02      	subs	r2, #2
 8000f92:	e733      	b.n	8000dfc <__udivmoddi4+0x144>
 8000f94:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f98:	443b      	add	r3, r7
 8000f9a:	e71c      	b.n	8000dd6 <__udivmoddi4+0x11e>
 8000f9c:	4649      	mov	r1, r9
 8000f9e:	e79c      	b.n	8000eda <__udivmoddi4+0x222>
 8000fa0:	eba1 0109 	sub.w	r1, r1, r9
 8000fa4:	46c4      	mov	ip, r8
 8000fa6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000faa:	fb09 f804 	mul.w	r8, r9, r4
 8000fae:	e7c4      	b.n	8000f3a <__udivmoddi4+0x282>

08000fb0 <__aeabi_idiv0>:
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop

08000fb4 <HCSR04_Init>:
				TIM_HandleTypeDef* trig_timer,
				uint32_t trig_channel,
				TIM_HandleTypeDef* echo_rising_timer,
				uint32_t echo_rising_channel,
				TIM_HandleTypeDef* echo_falling_timer,
				uint32_t echo_falling_channel){
 8000fb4:	b480      	push	{r7}
 8000fb6:	b085      	sub	sp, #20
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	60f8      	str	r0, [r7, #12]
 8000fbc:	60b9      	str	r1, [r7, #8]
 8000fbe:	607a      	str	r2, [r7, #4]
 8000fc0:	603b      	str	r3, [r7, #0]


	sensor -> TrigTimer = trig_timer;
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	68ba      	ldr	r2, [r7, #8]
 8000fc6:	601a      	str	r2, [r3, #0]
	sensor -> TrigChannel = trig_channel;
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	687a      	ldr	r2, [r7, #4]
 8000fcc:	605a      	str	r2, [r3, #4]

	sensor -> EchoRisingEdgeTimer = echo_rising_timer;
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	683a      	ldr	r2, [r7, #0]
 8000fd2:	609a      	str	r2, [r3, #8]
	sensor -> EchoRisingEdgeChannel = echo_rising_channel;
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	69ba      	ldr	r2, [r7, #24]
 8000fd8:	60da      	str	r2, [r3, #12]

	sensor -> EchoFallingEdgeTimer = echo_falling_timer;
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	69fa      	ldr	r2, [r7, #28]
 8000fde:	615a      	str	r2, [r3, #20]
	sensor -> EchoFallingEdgeChannel = echo_falling_channel;
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	6a3a      	ldr	r2, [r7, #32]
 8000fe4:	619a      	str	r2, [r3, #24]

}
 8000fe6:	bf00      	nop
 8000fe8:	3714      	adds	r7, #20
 8000fea:	46bd      	mov	sp, r7
 8000fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff0:	4770      	bx	lr
 8000ff2:	0000      	movs	r0, r0
 8000ff4:	0000      	movs	r0, r0
	...

08000ff8 <HCSR04_Get_Distance>:
 */




float HCSR04_Get_Distance(HCSR04_Sensor_HandleType* sensor){
 8000ff8:	b5b0      	push	{r4, r5, r7, lr}
 8000ffa:	b084      	sub	sp, #16
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]


	float difference = 0;
 8001000:	f04f 0300 	mov.w	r3, #0
 8001004:	60fb      	str	r3, [r7, #12]


	sensor->CaptureValue1 = HAL_TIM_ReadCapturedValue(sensor->EchoRisingEdgeTimer, sensor->EchoRisingEdgeChannel);
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	689a      	ldr	r2, [r3, #8]
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	68db      	ldr	r3, [r3, #12]
 800100e:	4619      	mov	r1, r3
 8001010:	4610      	mov	r0, r2
 8001012:	f004 fc87 	bl	8005924 <HAL_TIM_ReadCapturedValue>
 8001016:	4602      	mov	r2, r0
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	611a      	str	r2, [r3, #16]
	sensor->CaptureValue2 = HAL_TIM_ReadCapturedValue(sensor->EchoFallingEdgeTimer, sensor->EchoFallingEdgeChannel);
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	695a      	ldr	r2, [r3, #20]
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	699b      	ldr	r3, [r3, #24]
 8001024:	4619      	mov	r1, r3
 8001026:	4610      	mov	r0, r2
 8001028:	f004 fc7c 	bl	8005924 <HAL_TIM_ReadCapturedValue>
 800102c:	4602      	mov	r2, r0
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	61da      	str	r2, [r3, #28]

	difference = sensor->CaptureValue2 - sensor->CaptureValue1;
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	69da      	ldr	r2, [r3, #28]
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	691b      	ldr	r3, [r3, #16]
 800103a:	1ad3      	subs	r3, r2, r3
 800103c:	ee07 3a90 	vmov	s15, r3
 8001040:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001044:	edc7 7a03 	vstr	s15, [r7, #12]

	sensor->Distance = (float)difference / 5800.0f;
 8001048:	ed97 7a03 	vldr	s14, [r7, #12]
 800104c:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8001128 <HCSR04_Get_Distance+0x130>
 8001050:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	edc3 7a08 	vstr	s15, [r3, #32]

    if(sensor->Distance > 0.25f) sensor->Distance = 0.25f;
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	edd3 7a08 	vldr	s15, [r3, #32]
 8001060:	eeb5 7a00 	vmov.f32	s14, #80	@ 0x3e800000  0.250
 8001064:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001068:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800106c:	dd03      	ble.n	8001076 <HCSR04_Get_Distance+0x7e>
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	f04f 527a 	mov.w	r2, #1048576000	@ 0x3e800000
 8001074:	621a      	str	r2, [r3, #32]
    if(sensor->Distance < 0.02f) sensor->Distance = 0.02f;
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	edd3 7a08 	vldr	s15, [r3, #32]
 800107c:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 800112c <HCSR04_Get_Distance+0x134>
 8001080:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001084:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001088:	d502      	bpl.n	8001090 <HCSR04_Get_Distance+0x98>
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	4a28      	ldr	r2, [pc, #160]	@ (8001130 <HCSR04_Get_Distance+0x138>)
 800108e:	621a      	str	r2, [r3, #32]


        if(sensor->last_distance == 0.0f) sensor->Distance = sensor->Distance;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001096:	eef5 7a40 	vcmp.f32	s15, #0.0
 800109a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800109e:	d104      	bne.n	80010aa <HCSR04_Get_Distance+0xb2>
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	6a1a      	ldr	r2, [r3, #32]
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	621a      	str	r2, [r3, #32]
 80010a8:	e026      	b.n	80010f8 <HCSR04_Get_Distance+0x100>
        else sensor->Distance = sensor->Distance *0.53  + sensor->last_distance * 0.47;
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	6a1b      	ldr	r3, [r3, #32]
 80010ae:	4618      	mov	r0, r3
 80010b0:	f7ff fa6a 	bl	8000588 <__aeabi_f2d>
 80010b4:	a318      	add	r3, pc, #96	@ (adr r3, 8001118 <HCSR04_Get_Distance+0x120>)
 80010b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ba:	f7ff fabd 	bl	8000638 <__aeabi_dmul>
 80010be:	4602      	mov	r2, r0
 80010c0:	460b      	mov	r3, r1
 80010c2:	4614      	mov	r4, r2
 80010c4:	461d      	mov	r5, r3
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010ca:	4618      	mov	r0, r3
 80010cc:	f7ff fa5c 	bl	8000588 <__aeabi_f2d>
 80010d0:	a313      	add	r3, pc, #76	@ (adr r3, 8001120 <HCSR04_Get_Distance+0x128>)
 80010d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010d6:	f7ff faaf 	bl	8000638 <__aeabi_dmul>
 80010da:	4602      	mov	r2, r0
 80010dc:	460b      	mov	r3, r1
 80010de:	4620      	mov	r0, r4
 80010e0:	4629      	mov	r1, r5
 80010e2:	f7ff f8f3 	bl	80002cc <__adddf3>
 80010e6:	4602      	mov	r2, r0
 80010e8:	460b      	mov	r3, r1
 80010ea:	4610      	mov	r0, r2
 80010ec:	4619      	mov	r1, r3
 80010ee:	f7ff fd7b 	bl	8000be8 <__aeabi_d2f>
 80010f2:	4602      	mov	r2, r0
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	621a      	str	r2, [r3, #32]

	sensor->last_distance = sensor->Distance;
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	6a1a      	ldr	r2, [r3, #32]
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	625a      	str	r2, [r3, #36]	@ 0x24

    return sensor->Distance;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	6a1b      	ldr	r3, [r3, #32]
 8001104:	ee07 3a90 	vmov	s15, r3
}
 8001108:	eeb0 0a67 	vmov.f32	s0, s15
 800110c:	3710      	adds	r7, #16
 800110e:	46bd      	mov	sp, r7
 8001110:	bdb0      	pop	{r4, r5, r7, pc}
 8001112:	bf00      	nop
 8001114:	f3af 8000 	nop.w
 8001118:	8f5c28f6 	.word	0x8f5c28f6
 800111c:	3fe0f5c2 	.word	0x3fe0f5c2
 8001120:	e147ae14 	.word	0xe147ae14
 8001124:	3fde147a 	.word	0x3fde147a
 8001128:	45b54000 	.word	0x45b54000
 800112c:	3ca3d70a 	.word	0x3ca3d70a
 8001130:	3ca3d70a 	.word	0x3ca3d70a

08001134 <PID_Controller_Init>:


#include "PID.h"
#include "usart.h"

void PID_Controller_Init(PID_HandleType* pid_controller){
 8001134:	b480      	push	{r7}
 8001136:	b083      	sub	sp, #12
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]


	pid_controller->kp = 1.98;
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	4a19      	ldr	r2, [pc, #100]	@ (80011a4 <PID_Controller_Init+0x70>)
 8001140:	601a      	str	r2, [r3, #0]
	pid_controller->ki = 0.083;
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	4a18      	ldr	r2, [pc, #96]	@ (80011a8 <PID_Controller_Init+0x74>)
 8001146:	605a      	str	r2, [r3, #4]
	pid_controller->kd = 11.58;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	4a18      	ldr	r2, [pc, #96]	@ (80011ac <PID_Controller_Init+0x78>)
 800114c:	609a      	str	r2, [r3, #8]
//	pid_controller->N = 8.043;


	pid_controller->error = 0;;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	f04f 0200 	mov.w	r2, #0
 8001154:	611a      	str	r2, [r3, #16]
	pid_controller->prev_error = 0;
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	f04f 0200 	mov.w	r2, #0
 800115c:	615a      	str	r2, [r3, #20]
//	pid_controller->prev_derivative_output = 0;

	pid_controller->integral_sum = 0;
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	f04f 0200 	mov.w	r2, #0
 8001164:	61da      	str	r2, [r3, #28]

	pid_controller->PID_p = 0;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	f04f 0200 	mov.w	r2, #0
 800116c:	621a      	str	r2, [r3, #32]
	pid_controller->PID_i = 0;
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	f04f 0200 	mov.w	r2, #0
 8001174:	625a      	str	r2, [r3, #36]	@ 0x24
	pid_controller->PID_d = 0;
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	f04f 0200 	mov.w	r2, #0
 800117c:	629a      	str	r2, [r3, #40]	@ 0x28
	pid_controller->PID_total = 0;
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	f04f 0200 	mov.w	r2, #0
 8001184:	62da      	str	r2, [r3, #44]	@ 0x2c

	pid_controller->output_limit_min = 350;
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	4a09      	ldr	r2, [pc, #36]	@ (80011b0 <PID_Controller_Init+0x7c>)
 800118a:	631a      	str	r2, [r3, #48]	@ 0x30
	pid_controller->output_limit_max = 850;		// 1000
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	4a09      	ldr	r2, [pc, #36]	@ (80011b4 <PID_Controller_Init+0x80>)
 8001190:	635a      	str	r2, [r3, #52]	@ 0x34

	pid_controller->distance_setpoint = 0.12;		// wymuszenie 0.12 [m] = 12 [cm]
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	4a08      	ldr	r2, [pc, #32]	@ (80011b8 <PID_Controller_Init+0x84>)
 8001196:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001198:	bf00      	nop
 800119a:	370c      	adds	r7, #12
 800119c:	46bd      	mov	sp, r7
 800119e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a2:	4770      	bx	lr
 80011a4:	3ffd70a4 	.word	0x3ffd70a4
 80011a8:	3da9fbe7 	.word	0x3da9fbe7
 80011ac:	413947ae 	.word	0x413947ae
 80011b0:	43af0000 	.word	0x43af0000
 80011b4:	44548000 	.word	0x44548000
 80011b8:	3df5c28f 	.word	0x3df5c28f
 80011bc:	00000000 	.word	0x00000000

080011c0 <PID_Controller_Calculate>:



void PID_Controller_Calculate(HCSR04_Sensor_HandleType* hcsr04_sensor,
							  SG90_Servo_HandleType* servo,
							  PID_HandleType* pid_controller){
 80011c0:	b5b0      	push	{r4, r5, r7, lr}
 80011c2:	b084      	sub	sp, #16
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	60f8      	str	r0, [r7, #12]
 80011c8:	60b9      	str	r1, [r7, #8]
 80011ca:	607a      	str	r2, [r7, #4]


	pid_controller -> error = (pid_controller->distance_setpoint - hcsr04_sensor->Distance) * (-1);  /// Skoro OFF_SET jest to 500, a uchyb jest np. 20-10 = -10 a w naszym przypadku
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	edd3 7a08 	vldr	s15, [r3, #32]
 80011d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011dc:	eef1 7a67 	vneg.f32	s15, s15
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	edc3 7a04 	vstr	s15, [r3, #16]
																										// 350 to pooenie w d czyli kulka odbiega od czujnika (jest coraz dalej,
																										// a ujemny uchyb by to pogbia dlatego (-1) aby odwrci logike (przyblizala sie kulka)
	pid_controller->PID_p = pid_controller->kp * pid_controller->error;
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	ed93 7a00 	vldr	s14, [r3]
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	edd3 7a04 	vldr	s15, [r3, #16]
 80011f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	edc3 7a08 	vstr	s15, [r3, #32]

//	pid_controller->PID_i +=  pid_controller->ki * pid_controller->error * Tp;

	pid_controller->PID_i +=  pid_controller->ki * pid_controller->prev_error * Tp;
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001200:	4618      	mov	r0, r3
 8001202:	f7ff f9c1 	bl	8000588 <__aeabi_f2d>
 8001206:	4604      	mov	r4, r0
 8001208:	460d      	mov	r5, r1
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	ed93 7a01 	vldr	s14, [r3, #4]
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	edd3 7a05 	vldr	s15, [r3, #20]
 8001216:	ee67 7a27 	vmul.f32	s15, s14, s15
 800121a:	ee17 0a90 	vmov	r0, s15
 800121e:	f7ff f9b3 	bl	8000588 <__aeabi_f2d>
 8001222:	a343      	add	r3, pc, #268	@ (adr r3, 8001330 <PID_Controller_Calculate+0x170>)
 8001224:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001228:	f7ff fa06 	bl	8000638 <__aeabi_dmul>
 800122c:	4602      	mov	r2, r0
 800122e:	460b      	mov	r3, r1
 8001230:	4620      	mov	r0, r4
 8001232:	4629      	mov	r1, r5
 8001234:	f7ff f84a 	bl	80002cc <__adddf3>
 8001238:	4602      	mov	r2, r0
 800123a:	460b      	mov	r3, r1
 800123c:	4610      	mov	r0, r2
 800123e:	4619      	mov	r1, r3
 8001240:	f7ff fcd2 	bl	8000be8 <__aeabi_d2f>
 8001244:	4602      	mov	r2, r0
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	625a      	str	r2, [r3, #36]	@ 0x24

	if (pid_controller->prev_error == 0.0) {
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	edd3 7a05 	vldr	s15, [r3, #20]
 8001250:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001254:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001258:	d104      	bne.n	8001264 <PID_Controller_Calculate+0xa4>
	        pid_controller->PID_d = 0.0;
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	f04f 0200 	mov.w	r2, #0
 8001260:	629a      	str	r2, [r3, #40]	@ 0x28
 8001262:	e01e      	b.n	80012a2 <PID_Controller_Calculate+0xe2>
	    }
		else {
//		pid_controller->PID_d = (pid_controller->kd * pid_controller->N * (pid_controller->error - pid_controller->prev_error)) + ((1.0f - pid_controller->N * Tp) * pid_controller->prev_derivative_output);
		pid_controller->PID_d = (pid_controller->error - pid_controller->prev_error)*pid_controller->kd / Tp;
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	ed93 7a04 	vldr	s14, [r3, #16]
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	edd3 7a05 	vldr	s15, [r3, #20]
 8001270:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	edd3 7a02 	vldr	s15, [r3, #8]
 800127a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800127e:	ee17 0a90 	vmov	r0, s15
 8001282:	f7ff f981 	bl	8000588 <__aeabi_f2d>
 8001286:	a32a      	add	r3, pc, #168	@ (adr r3, 8001330 <PID_Controller_Calculate+0x170>)
 8001288:	e9d3 2300 	ldrd	r2, r3, [r3]
 800128c:	f7ff fafe 	bl	800088c <__aeabi_ddiv>
 8001290:	4602      	mov	r2, r0
 8001292:	460b      	mov	r3, r1
 8001294:	4610      	mov	r0, r2
 8001296:	4619      	mov	r1, r3
 8001298:	f7ff fca6 	bl	8000be8 <__aeabi_d2f>
 800129c:	4602      	mov	r2, r0
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	629a      	str	r2, [r3, #40]	@ 0x28
    }

//	pid_controller->prev_derivative_output = pid_controller->PID_d;

//	pid_controller->PID_total =  PWM_OFFSET + RAD_TO_PWM*(pid_controller->PID_p + pid_controller->PID_d);
	pid_controller->PID_total =  PWM_OFFSET + RAD_TO_PWM*(pid_controller->PID_p + pid_controller->PID_i + pid_controller->PID_d);
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	ed93 7a08 	vldr	s14, [r3, #32]
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80012ae:	ee37 7a27 	vadd.f32	s14, s14, s15
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80012b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012bc:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8001328 <PID_Controller_Calculate+0x168>
 80012c0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012c4:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800132c <PID_Controller_Calculate+0x16c>
 80012c8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

	if(pid_controller->PID_total < pid_controller->output_limit_min){
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80012de:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012e6:	d504      	bpl.n	80012f2 <PID_Controller_Calculate+0x132>
	        pid_controller->PID_total =  pid_controller->output_limit_min;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	62da      	str	r2, [r3, #44]	@ 0x2c
 80012f0:	e00e      	b.n	8001310 <PID_Controller_Calculate+0x150>

	    }
	    else if(pid_controller->PID_total > pid_controller->output_limit_max){
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80012fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001302:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001306:	dd03      	ble.n	8001310 <PID_Controller_Calculate+0x150>
	        pid_controller->PID_total = pid_controller->output_limit_max;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	62da      	str	r2, [r3, #44]	@ 0x2c

	    }


	servo->angle =  pid_controller->PID_total;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001314:	68bb      	ldr	r3, [r7, #8]
 8001316:	609a      	str	r2, [r3, #8]
	pid_controller-> prev_error = pid_controller-> error;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	691a      	ldr	r2, [r3, #16]
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	615a      	str	r2, [r3, #20]

}
 8001320:	bf00      	nop
 8001322:	3710      	adds	r7, #16
 8001324:	46bd      	mov	sp, r7
 8001326:	bdb0      	pop	{r4, r5, r7, pc}
 8001328:	43ee8000 	.word	0x43ee8000
 800132c:	43fa0000 	.word	0x43fa0000
 8001330:	47ae147b 	.word	0x47ae147b
 8001334:	3fa47ae1 	.word	0x3fa47ae1

08001338 <SG90_Init>:
#include "SG90.h"


void SG90_Init(SG90_Servo_HandleType* servo,
				TIM_HandleTypeDef* pwm_timer,
				 uint32_t pwm_channel){
 8001338:	b480      	push	{r7}
 800133a:	b085      	sub	sp, #20
 800133c:	af00      	add	r7, sp, #0
 800133e:	60f8      	str	r0, [r7, #12]
 8001340:	60b9      	str	r1, [r7, #8]
 8001342:	607a      	str	r2, [r7, #4]

	servo -> PWM_Timer = pwm_timer;
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	68ba      	ldr	r2, [r7, #8]
 8001348:	601a      	str	r2, [r3, #0]
	servo -> PWM_Channel = pwm_channel;
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	687a      	ldr	r2, [r7, #4]
 800134e:	605a      	str	r2, [r3, #4]

}
 8001350:	bf00      	nop
 8001352:	3714      	adds	r7, #20
 8001354:	46bd      	mov	sp, r7
 8001356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135a:	4770      	bx	lr

0800135c <SG90_Set_Angle>:





void SG90_Set_Angle(SG90_Servo_HandleType* servo){
 800135c:	b480      	push	{r7}
 800135e:	b083      	sub	sp, #12
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]

__HAL_TIM_SET_COMPARE(servo->PWM_Timer, servo->PWM_Channel, servo->angle);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	685b      	ldr	r3, [r3, #4]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d10b      	bne.n	8001384 <SG90_Set_Angle+0x28>
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800137c:	ee17 2a90 	vmov	r2, s15
 8001380:	635a      	str	r2, [r3, #52]	@ 0x34

}
 8001382:	e04a      	b.n	800141a <SG90_Set_Angle+0xbe>
__HAL_TIM_SET_COMPARE(servo->PWM_Timer, servo->PWM_Channel, servo->angle);
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	685b      	ldr	r3, [r3, #4]
 8001388:	2b04      	cmp	r3, #4
 800138a:	d10b      	bne.n	80013a4 <SG90_Set_Angle+0x48>
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	681a      	ldr	r2, [r3, #0]
 8001398:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800139c:	ee17 3a90 	vmov	r3, s15
 80013a0:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80013a2:	e03a      	b.n	800141a <SG90_Set_Angle+0xbe>
__HAL_TIM_SET_COMPARE(servo->PWM_Timer, servo->PWM_Channel, servo->angle);
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	685b      	ldr	r3, [r3, #4]
 80013a8:	2b08      	cmp	r3, #8
 80013aa:	d10b      	bne.n	80013c4 <SG90_Set_Angle+0x68>
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	edd3 7a02 	vldr	s15, [r3, #8]
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	681a      	ldr	r2, [r3, #0]
 80013b8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013bc:	ee17 3a90 	vmov	r3, s15
 80013c0:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80013c2:	e02a      	b.n	800141a <SG90_Set_Angle+0xbe>
__HAL_TIM_SET_COMPARE(servo->PWM_Timer, servo->PWM_Channel, servo->angle);
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	2b0c      	cmp	r3, #12
 80013ca:	d10b      	bne.n	80013e4 <SG90_Set_Angle+0x88>
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	edd3 7a02 	vldr	s15, [r3, #8]
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	681a      	ldr	r2, [r3, #0]
 80013d8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013dc:	ee17 3a90 	vmov	r3, s15
 80013e0:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80013e2:	e01a      	b.n	800141a <SG90_Set_Angle+0xbe>
__HAL_TIM_SET_COMPARE(servo->PWM_Timer, servo->PWM_Channel, servo->angle);
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	685b      	ldr	r3, [r3, #4]
 80013e8:	2b10      	cmp	r3, #16
 80013ea:	d10b      	bne.n	8001404 <SG90_Set_Angle+0xa8>
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	edd3 7a02 	vldr	s15, [r3, #8]
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	681a      	ldr	r2, [r3, #0]
 80013f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013fc:	ee17 3a90 	vmov	r3, s15
 8001400:	6593      	str	r3, [r2, #88]	@ 0x58
}
 8001402:	e00a      	b.n	800141a <SG90_Set_Angle+0xbe>
__HAL_TIM_SET_COMPARE(servo->PWM_Timer, servo->PWM_Channel, servo->angle);
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	edd3 7a02 	vldr	s15, [r3, #8]
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	681a      	ldr	r2, [r3, #0]
 8001410:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001414:	ee17 3a90 	vmov	r3, s15
 8001418:	65d3      	str	r3, [r2, #92]	@ 0x5c
}
 800141a:	bf00      	nop
 800141c:	370c      	adds	r7, #12
 800141e:	46bd      	mov	sp, r7
 8001420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001424:	4770      	bx	lr
	...

08001428 <MX_ETH_Init>:

ETH_HandleTypeDef heth;

/* ETH init function */
void MX_ETH_Init(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 800142c:	4b1f      	ldr	r3, [pc, #124]	@ (80014ac <MX_ETH_Init+0x84>)
 800142e:	4a20      	ldr	r2, [pc, #128]	@ (80014b0 <MX_ETH_Init+0x88>)
 8001430:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8001432:	4b20      	ldr	r3, [pc, #128]	@ (80014b4 <MX_ETH_Init+0x8c>)
 8001434:	2200      	movs	r2, #0
 8001436:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8001438:	4b1e      	ldr	r3, [pc, #120]	@ (80014b4 <MX_ETH_Init+0x8c>)
 800143a:	2280      	movs	r2, #128	@ 0x80
 800143c:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 800143e:	4b1d      	ldr	r3, [pc, #116]	@ (80014b4 <MX_ETH_Init+0x8c>)
 8001440:	22e1      	movs	r2, #225	@ 0xe1
 8001442:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8001444:	4b1b      	ldr	r3, [pc, #108]	@ (80014b4 <MX_ETH_Init+0x8c>)
 8001446:	2200      	movs	r2, #0
 8001448:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 800144a:	4b1a      	ldr	r3, [pc, #104]	@ (80014b4 <MX_ETH_Init+0x8c>)
 800144c:	2200      	movs	r2, #0
 800144e:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8001450:	4b18      	ldr	r3, [pc, #96]	@ (80014b4 <MX_ETH_Init+0x8c>)
 8001452:	2200      	movs	r2, #0
 8001454:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8001456:	4b15      	ldr	r3, [pc, #84]	@ (80014ac <MX_ETH_Init+0x84>)
 8001458:	4a16      	ldr	r2, [pc, #88]	@ (80014b4 <MX_ETH_Init+0x8c>)
 800145a:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800145c:	4b13      	ldr	r3, [pc, #76]	@ (80014ac <MX_ETH_Init+0x84>)
 800145e:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001462:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8001464:	4b11      	ldr	r3, [pc, #68]	@ (80014ac <MX_ETH_Init+0x84>)
 8001466:	4a14      	ldr	r2, [pc, #80]	@ (80014b8 <MX_ETH_Init+0x90>)
 8001468:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800146a:	4b10      	ldr	r3, [pc, #64]	@ (80014ac <MX_ETH_Init+0x84>)
 800146c:	4a13      	ldr	r2, [pc, #76]	@ (80014bc <MX_ETH_Init+0x94>)
 800146e:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8001470:	4b0e      	ldr	r3, [pc, #56]	@ (80014ac <MX_ETH_Init+0x84>)
 8001472:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8001476:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8001478:	480c      	ldr	r0, [pc, #48]	@ (80014ac <MX_ETH_Init+0x84>)
 800147a:	f001 fa8b 	bl	8002994 <HAL_ETH_Init>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d001      	beq.n	8001488 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8001484:	f000 fb9c 	bl	8001bc0 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8001488:	2238      	movs	r2, #56	@ 0x38
 800148a:	2100      	movs	r1, #0
 800148c:	480c      	ldr	r0, [pc, #48]	@ (80014c0 <MX_ETH_Init+0x98>)
 800148e:	f006 fdc8 	bl	8008022 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8001492:	4b0b      	ldr	r3, [pc, #44]	@ (80014c0 <MX_ETH_Init+0x98>)
 8001494:	2221      	movs	r2, #33	@ 0x21
 8001496:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8001498:	4b09      	ldr	r3, [pc, #36]	@ (80014c0 <MX_ETH_Init+0x98>)
 800149a:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 800149e:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80014a0:	4b07      	ldr	r3, [pc, #28]	@ (80014c0 <MX_ETH_Init+0x98>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80014a6:	bf00      	nop
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	2000036c 	.word	0x2000036c
 80014b0:	40028000 	.word	0x40028000
 80014b4:	2000041c 	.word	0x2000041c
 80014b8:	20000278 	.word	0x20000278
 80014bc:	200001d8 	.word	0x200001d8
 80014c0:	20000334 	.word	0x20000334

080014c4 <HAL_ETH_MspInit>:

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b08e      	sub	sp, #56	@ 0x38
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014d0:	2200      	movs	r2, #0
 80014d2:	601a      	str	r2, [r3, #0]
 80014d4:	605a      	str	r2, [r3, #4]
 80014d6:	609a      	str	r2, [r3, #8]
 80014d8:	60da      	str	r2, [r3, #12]
 80014da:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	4a4e      	ldr	r2, [pc, #312]	@ (800161c <HAL_ETH_MspInit+0x158>)
 80014e2:	4293      	cmp	r3, r2
 80014e4:	f040 8096 	bne.w	8001614 <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* ETH clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 80014e8:	4b4d      	ldr	r3, [pc, #308]	@ (8001620 <HAL_ETH_MspInit+0x15c>)
 80014ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ec:	4a4c      	ldr	r2, [pc, #304]	@ (8001620 <HAL_ETH_MspInit+0x15c>)
 80014ee:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80014f2:	6313      	str	r3, [r2, #48]	@ 0x30
 80014f4:	4b4a      	ldr	r3, [pc, #296]	@ (8001620 <HAL_ETH_MspInit+0x15c>)
 80014f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014fc:	623b      	str	r3, [r7, #32]
 80014fe:	6a3b      	ldr	r3, [r7, #32]
 8001500:	4b47      	ldr	r3, [pc, #284]	@ (8001620 <HAL_ETH_MspInit+0x15c>)
 8001502:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001504:	4a46      	ldr	r2, [pc, #280]	@ (8001620 <HAL_ETH_MspInit+0x15c>)
 8001506:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800150a:	6313      	str	r3, [r2, #48]	@ 0x30
 800150c:	4b44      	ldr	r3, [pc, #272]	@ (8001620 <HAL_ETH_MspInit+0x15c>)
 800150e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001510:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001514:	61fb      	str	r3, [r7, #28]
 8001516:	69fb      	ldr	r3, [r7, #28]
 8001518:	4b41      	ldr	r3, [pc, #260]	@ (8001620 <HAL_ETH_MspInit+0x15c>)
 800151a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800151c:	4a40      	ldr	r2, [pc, #256]	@ (8001620 <HAL_ETH_MspInit+0x15c>)
 800151e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001522:	6313      	str	r3, [r2, #48]	@ 0x30
 8001524:	4b3e      	ldr	r3, [pc, #248]	@ (8001620 <HAL_ETH_MspInit+0x15c>)
 8001526:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001528:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800152c:	61bb      	str	r3, [r7, #24]
 800152e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001530:	4b3b      	ldr	r3, [pc, #236]	@ (8001620 <HAL_ETH_MspInit+0x15c>)
 8001532:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001534:	4a3a      	ldr	r2, [pc, #232]	@ (8001620 <HAL_ETH_MspInit+0x15c>)
 8001536:	f043 0304 	orr.w	r3, r3, #4
 800153a:	6313      	str	r3, [r2, #48]	@ 0x30
 800153c:	4b38      	ldr	r3, [pc, #224]	@ (8001620 <HAL_ETH_MspInit+0x15c>)
 800153e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001540:	f003 0304 	and.w	r3, r3, #4
 8001544:	617b      	str	r3, [r7, #20]
 8001546:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001548:	4b35      	ldr	r3, [pc, #212]	@ (8001620 <HAL_ETH_MspInit+0x15c>)
 800154a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800154c:	4a34      	ldr	r2, [pc, #208]	@ (8001620 <HAL_ETH_MspInit+0x15c>)
 800154e:	f043 0301 	orr.w	r3, r3, #1
 8001552:	6313      	str	r3, [r2, #48]	@ 0x30
 8001554:	4b32      	ldr	r3, [pc, #200]	@ (8001620 <HAL_ETH_MspInit+0x15c>)
 8001556:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001558:	f003 0301 	and.w	r3, r3, #1
 800155c:	613b      	str	r3, [r7, #16]
 800155e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001560:	4b2f      	ldr	r3, [pc, #188]	@ (8001620 <HAL_ETH_MspInit+0x15c>)
 8001562:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001564:	4a2e      	ldr	r2, [pc, #184]	@ (8001620 <HAL_ETH_MspInit+0x15c>)
 8001566:	f043 0302 	orr.w	r3, r3, #2
 800156a:	6313      	str	r3, [r2, #48]	@ 0x30
 800156c:	4b2c      	ldr	r3, [pc, #176]	@ (8001620 <HAL_ETH_MspInit+0x15c>)
 800156e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001570:	f003 0302 	and.w	r3, r3, #2
 8001574:	60fb      	str	r3, [r7, #12]
 8001576:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001578:	4b29      	ldr	r3, [pc, #164]	@ (8001620 <HAL_ETH_MspInit+0x15c>)
 800157a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800157c:	4a28      	ldr	r2, [pc, #160]	@ (8001620 <HAL_ETH_MspInit+0x15c>)
 800157e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001582:	6313      	str	r3, [r2, #48]	@ 0x30
 8001584:	4b26      	ldr	r3, [pc, #152]	@ (8001620 <HAL_ETH_MspInit+0x15c>)
 8001586:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001588:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800158c:	60bb      	str	r3, [r7, #8]
 800158e:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001590:	2332      	movs	r3, #50	@ 0x32
 8001592:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001594:	2302      	movs	r3, #2
 8001596:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001598:	2300      	movs	r3, #0
 800159a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800159c:	2303      	movs	r3, #3
 800159e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80015a0:	230b      	movs	r3, #11
 80015a2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015a4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015a8:	4619      	mov	r1, r3
 80015aa:	481e      	ldr	r0, [pc, #120]	@ (8001624 <HAL_ETH_MspInit+0x160>)
 80015ac:	f001 fd40 	bl	8003030 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80015b0:	2386      	movs	r3, #134	@ 0x86
 80015b2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015b4:	2302      	movs	r3, #2
 80015b6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b8:	2300      	movs	r3, #0
 80015ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015bc:	2303      	movs	r3, #3
 80015be:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80015c0:	230b      	movs	r3, #11
 80015c2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015c4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015c8:	4619      	mov	r1, r3
 80015ca:	4817      	ldr	r0, [pc, #92]	@ (8001628 <HAL_ETH_MspInit+0x164>)
 80015cc:	f001 fd30 	bl	8003030 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80015d0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80015d4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015d6:	2302      	movs	r3, #2
 80015d8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015da:	2300      	movs	r3, #0
 80015dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015de:	2303      	movs	r3, #3
 80015e0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80015e2:	230b      	movs	r3, #11
 80015e4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80015e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015ea:	4619      	mov	r1, r3
 80015ec:	480f      	ldr	r0, [pc, #60]	@ (800162c <HAL_ETH_MspInit+0x168>)
 80015ee:	f001 fd1f 	bl	8003030 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80015f2:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80015f6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015f8:	2302      	movs	r3, #2
 80015fa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015fc:	2300      	movs	r3, #0
 80015fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001600:	2303      	movs	r3, #3
 8001602:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001604:	230b      	movs	r3, #11
 8001606:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001608:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800160c:	4619      	mov	r1, r3
 800160e:	4808      	ldr	r0, [pc, #32]	@ (8001630 <HAL_ETH_MspInit+0x16c>)
 8001610:	f001 fd0e 	bl	8003030 <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8001614:	bf00      	nop
 8001616:	3738      	adds	r7, #56	@ 0x38
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}
 800161c:	40028000 	.word	0x40028000
 8001620:	40023800 	.word	0x40023800
 8001624:	40020800 	.word	0x40020800
 8001628:	40020000 	.word	0x40020000
 800162c:	40020400 	.word	0x40020400
 8001630:	40021800 	.word	0x40021800

08001634 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b08c      	sub	sp, #48	@ 0x30
 8001638:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800163a:	f107 031c 	add.w	r3, r7, #28
 800163e:	2200      	movs	r2, #0
 8001640:	601a      	str	r2, [r3, #0]
 8001642:	605a      	str	r2, [r3, #4]
 8001644:	609a      	str	r2, [r3, #8]
 8001646:	60da      	str	r2, [r3, #12]
 8001648:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800164a:	4b4b      	ldr	r3, [pc, #300]	@ (8001778 <MX_GPIO_Init+0x144>)
 800164c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800164e:	4a4a      	ldr	r2, [pc, #296]	@ (8001778 <MX_GPIO_Init+0x144>)
 8001650:	f043 0304 	orr.w	r3, r3, #4
 8001654:	6313      	str	r3, [r2, #48]	@ 0x30
 8001656:	4b48      	ldr	r3, [pc, #288]	@ (8001778 <MX_GPIO_Init+0x144>)
 8001658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800165a:	f003 0304 	and.w	r3, r3, #4
 800165e:	61bb      	str	r3, [r7, #24]
 8001660:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001662:	4b45      	ldr	r3, [pc, #276]	@ (8001778 <MX_GPIO_Init+0x144>)
 8001664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001666:	4a44      	ldr	r2, [pc, #272]	@ (8001778 <MX_GPIO_Init+0x144>)
 8001668:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800166c:	6313      	str	r3, [r2, #48]	@ 0x30
 800166e:	4b42      	ldr	r3, [pc, #264]	@ (8001778 <MX_GPIO_Init+0x144>)
 8001670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001672:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001676:	617b      	str	r3, [r7, #20]
 8001678:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800167a:	4b3f      	ldr	r3, [pc, #252]	@ (8001778 <MX_GPIO_Init+0x144>)
 800167c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800167e:	4a3e      	ldr	r2, [pc, #248]	@ (8001778 <MX_GPIO_Init+0x144>)
 8001680:	f043 0301 	orr.w	r3, r3, #1
 8001684:	6313      	str	r3, [r2, #48]	@ 0x30
 8001686:	4b3c      	ldr	r3, [pc, #240]	@ (8001778 <MX_GPIO_Init+0x144>)
 8001688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800168a:	f003 0301 	and.w	r3, r3, #1
 800168e:	613b      	str	r3, [r7, #16]
 8001690:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001692:	4b39      	ldr	r3, [pc, #228]	@ (8001778 <MX_GPIO_Init+0x144>)
 8001694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001696:	4a38      	ldr	r2, [pc, #224]	@ (8001778 <MX_GPIO_Init+0x144>)
 8001698:	f043 0302 	orr.w	r3, r3, #2
 800169c:	6313      	str	r3, [r2, #48]	@ 0x30
 800169e:	4b36      	ldr	r3, [pc, #216]	@ (8001778 <MX_GPIO_Init+0x144>)
 80016a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a2:	f003 0302 	and.w	r3, r3, #2
 80016a6:	60fb      	str	r3, [r7, #12]
 80016a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80016aa:	4b33      	ldr	r3, [pc, #204]	@ (8001778 <MX_GPIO_Init+0x144>)
 80016ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ae:	4a32      	ldr	r2, [pc, #200]	@ (8001778 <MX_GPIO_Init+0x144>)
 80016b0:	f043 0308 	orr.w	r3, r3, #8
 80016b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80016b6:	4b30      	ldr	r3, [pc, #192]	@ (8001778 <MX_GPIO_Init+0x144>)
 80016b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ba:	f003 0308 	and.w	r3, r3, #8
 80016be:	60bb      	str	r3, [r7, #8]
 80016c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80016c2:	4b2d      	ldr	r3, [pc, #180]	@ (8001778 <MX_GPIO_Init+0x144>)
 80016c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016c6:	4a2c      	ldr	r2, [pc, #176]	@ (8001778 <MX_GPIO_Init+0x144>)
 80016c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80016cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80016ce:	4b2a      	ldr	r3, [pc, #168]	@ (8001778 <MX_GPIO_Init+0x144>)
 80016d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80016d6:	607b      	str	r3, [r7, #4]
 80016d8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|GPIO_PIN_10|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80016da:	2200      	movs	r2, #0
 80016dc:	f244 4181 	movw	r1, #17537	@ 0x4481
 80016e0:	4826      	ldr	r0, [pc, #152]	@ (800177c <MX_GPIO_Init+0x148>)
 80016e2:	f001 fe51 	bl	8003388 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80016e6:	2200      	movs	r2, #0
 80016e8:	2140      	movs	r1, #64	@ 0x40
 80016ea:	4825      	ldr	r0, [pc, #148]	@ (8001780 <MX_GPIO_Init+0x14c>)
 80016ec:	f001 fe4c 	bl	8003388 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80016f0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80016f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80016f6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80016fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016fc:	2300      	movs	r3, #0
 80016fe:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001700:	f107 031c 	add.w	r3, r7, #28
 8001704:	4619      	mov	r1, r3
 8001706:	481f      	ldr	r0, [pc, #124]	@ (8001784 <MX_GPIO_Init+0x150>)
 8001708:	f001 fc92 	bl	8003030 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin PB10 LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|GPIO_PIN_10|LD3_Pin|LD2_Pin;
 800170c:	f244 4381 	movw	r3, #17537	@ 0x4481
 8001710:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001712:	2301      	movs	r3, #1
 8001714:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001716:	2300      	movs	r3, #0
 8001718:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800171a:	2300      	movs	r3, #0
 800171c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800171e:	f107 031c 	add.w	r3, r7, #28
 8001722:	4619      	mov	r1, r3
 8001724:	4815      	ldr	r0, [pc, #84]	@ (800177c <MX_GPIO_Init+0x148>)
 8001726:	f001 fc83 	bl	8003030 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800172a:	2340      	movs	r3, #64	@ 0x40
 800172c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800172e:	2301      	movs	r3, #1
 8001730:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001732:	2300      	movs	r3, #0
 8001734:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001736:	2300      	movs	r3, #0
 8001738:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800173a:	f107 031c 	add.w	r3, r7, #28
 800173e:	4619      	mov	r1, r3
 8001740:	480f      	ldr	r0, [pc, #60]	@ (8001780 <MX_GPIO_Init+0x14c>)
 8001742:	f001 fc75 	bl	8003030 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001746:	2380      	movs	r3, #128	@ 0x80
 8001748:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800174a:	2300      	movs	r3, #0
 800174c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174e:	2300      	movs	r3, #0
 8001750:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001752:	f107 031c 	add.w	r3, r7, #28
 8001756:	4619      	mov	r1, r3
 8001758:	4809      	ldr	r0, [pc, #36]	@ (8001780 <MX_GPIO_Init+0x14c>)
 800175a:	f001 fc69 	bl	8003030 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800175e:	2200      	movs	r2, #0
 8001760:	2100      	movs	r1, #0
 8001762:	2028      	movs	r0, #40	@ 0x28
 8001764:	f001 f8df 	bl	8002926 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001768:	2028      	movs	r0, #40	@ 0x28
 800176a:	f001 f8f8 	bl	800295e <HAL_NVIC_EnableIRQ>

}
 800176e:	bf00      	nop
 8001770:	3730      	adds	r7, #48	@ 0x30
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	40023800 	.word	0x40023800
 800177c:	40020400 	.word	0x40020400
 8001780:	40021800 	.word	0x40021800
 8001784:	40020800 	.word	0x40020800

08001788 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800178c:	4b1b      	ldr	r3, [pc, #108]	@ (80017fc <MX_I2C1_Init+0x74>)
 800178e:	4a1c      	ldr	r2, [pc, #112]	@ (8001800 <MX_I2C1_Init+0x78>)
 8001790:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20404768;
 8001792:	4b1a      	ldr	r3, [pc, #104]	@ (80017fc <MX_I2C1_Init+0x74>)
 8001794:	4a1b      	ldr	r2, [pc, #108]	@ (8001804 <MX_I2C1_Init+0x7c>)
 8001796:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001798:	4b18      	ldr	r3, [pc, #96]	@ (80017fc <MX_I2C1_Init+0x74>)
 800179a:	2200      	movs	r2, #0
 800179c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800179e:	4b17      	ldr	r3, [pc, #92]	@ (80017fc <MX_I2C1_Init+0x74>)
 80017a0:	2201      	movs	r2, #1
 80017a2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80017a4:	4b15      	ldr	r3, [pc, #84]	@ (80017fc <MX_I2C1_Init+0x74>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80017aa:	4b14      	ldr	r3, [pc, #80]	@ (80017fc <MX_I2C1_Init+0x74>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80017b0:	4b12      	ldr	r3, [pc, #72]	@ (80017fc <MX_I2C1_Init+0x74>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80017b6:	4b11      	ldr	r3, [pc, #68]	@ (80017fc <MX_I2C1_Init+0x74>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80017bc:	4b0f      	ldr	r3, [pc, #60]	@ (80017fc <MX_I2C1_Init+0x74>)
 80017be:	2200      	movs	r2, #0
 80017c0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80017c2:	480e      	ldr	r0, [pc, #56]	@ (80017fc <MX_I2C1_Init+0x74>)
 80017c4:	f001 fe12 	bl	80033ec <HAL_I2C_Init>
 80017c8:	4603      	mov	r3, r0
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d001      	beq.n	80017d2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80017ce:	f000 f9f7 	bl	8001bc0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80017d2:	2100      	movs	r1, #0
 80017d4:	4809      	ldr	r0, [pc, #36]	@ (80017fc <MX_I2C1_Init+0x74>)
 80017d6:	f001 fea5 	bl	8003524 <HAL_I2CEx_ConfigAnalogFilter>
 80017da:	4603      	mov	r3, r0
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d001      	beq.n	80017e4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80017e0:	f000 f9ee 	bl	8001bc0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80017e4:	2100      	movs	r1, #0
 80017e6:	4805      	ldr	r0, [pc, #20]	@ (80017fc <MX_I2C1_Init+0x74>)
 80017e8:	f001 fee7 	bl	80035ba <HAL_I2CEx_ConfigDigitalFilter>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d001      	beq.n	80017f6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80017f2:	f000 f9e5 	bl	8001bc0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80017f6:	bf00      	nop
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	20000424 	.word	0x20000424
 8001800:	40005400 	.word	0x40005400
 8001804:	20404768 	.word	0x20404768

08001808 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b0aa      	sub	sp, #168	@ 0xa8
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001810:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001814:	2200      	movs	r2, #0
 8001816:	601a      	str	r2, [r3, #0]
 8001818:	605a      	str	r2, [r3, #4]
 800181a:	609a      	str	r2, [r3, #8]
 800181c:	60da      	str	r2, [r3, #12]
 800181e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001820:	f107 0310 	add.w	r3, r7, #16
 8001824:	2284      	movs	r2, #132	@ 0x84
 8001826:	2100      	movs	r1, #0
 8001828:	4618      	mov	r0, r3
 800182a:	f006 fbfa 	bl	8008022 <memset>
  if(i2cHandle->Instance==I2C1)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	4a22      	ldr	r2, [pc, #136]	@ (80018bc <HAL_I2C_MspInit+0xb4>)
 8001834:	4293      	cmp	r3, r2
 8001836:	d13c      	bne.n	80018b2 <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001838:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800183c:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800183e:	2300      	movs	r3, #0
 8001840:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001842:	f107 0310 	add.w	r3, r7, #16
 8001846:	4618      	mov	r0, r3
 8001848:	f002 fd68 	bl	800431c <HAL_RCCEx_PeriphCLKConfig>
 800184c:	4603      	mov	r3, r0
 800184e:	2b00      	cmp	r3, #0
 8001850:	d001      	beq.n	8001856 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001852:	f000 f9b5 	bl	8001bc0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001856:	4b1a      	ldr	r3, [pc, #104]	@ (80018c0 <HAL_I2C_MspInit+0xb8>)
 8001858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800185a:	4a19      	ldr	r2, [pc, #100]	@ (80018c0 <HAL_I2C_MspInit+0xb8>)
 800185c:	f043 0302 	orr.w	r3, r3, #2
 8001860:	6313      	str	r3, [r2, #48]	@ 0x30
 8001862:	4b17      	ldr	r3, [pc, #92]	@ (80018c0 <HAL_I2C_MspInit+0xb8>)
 8001864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001866:	f003 0302 	and.w	r3, r3, #2
 800186a:	60fb      	str	r3, [r7, #12]
 800186c:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800186e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001872:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001876:	2312      	movs	r3, #18
 8001878:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800187c:	2300      	movs	r3, #0
 800187e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001882:	2303      	movs	r3, #3
 8001884:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001888:	2304      	movs	r3, #4
 800188a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800188e:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001892:	4619      	mov	r1, r3
 8001894:	480b      	ldr	r0, [pc, #44]	@ (80018c4 <HAL_I2C_MspInit+0xbc>)
 8001896:	f001 fbcb 	bl	8003030 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800189a:	4b09      	ldr	r3, [pc, #36]	@ (80018c0 <HAL_I2C_MspInit+0xb8>)
 800189c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800189e:	4a08      	ldr	r2, [pc, #32]	@ (80018c0 <HAL_I2C_MspInit+0xb8>)
 80018a0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80018a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80018a6:	4b06      	ldr	r3, [pc, #24]	@ (80018c0 <HAL_I2C_MspInit+0xb8>)
 80018a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018aa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018ae:	60bb      	str	r3, [r7, #8]
 80018b0:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80018b2:	bf00      	nop
 80018b4:	37a8      	adds	r7, #168	@ 0xa8
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	40005400 	.word	0x40005400
 80018c0:	40023800 	.word	0x40023800
 80018c4:	40020400 	.word	0x40020400

080018c8 <HAL_GPIO_EXTI_Callback>:
// START/STOP programu za pomoc USER BUTTON



void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b094      	sub	sp, #80	@ 0x50
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	4603      	mov	r3, r0
 80018d0:	80fb      	strh	r3, [r7, #6]

	if(GPIO_Pin == USER_Btn_Pin){
 80018d2:	88fb      	ldrh	r3, [r7, #6]
 80018d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80018d8:	d135      	bne.n	8001946 <HAL_GPIO_EXTI_Callback+0x7e>

		char tx_buffer[64];

		if(xStartStopProgram == 0){
 80018da:	4b1d      	ldr	r3, [pc, #116]	@ (8001950 <HAL_GPIO_EXTI_Callback+0x88>)
 80018dc:	781b      	ldrb	r3, [r3, #0]
 80018de:	f083 0301 	eor.w	r3, r3, #1
 80018e2:	b2db      	uxtb	r3, r3
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d015      	beq.n	8001914 <HAL_GPIO_EXTI_Callback+0x4c>
			xStartStopProgram = 1;
 80018e8:	4b19      	ldr	r3, [pc, #100]	@ (8001950 <HAL_GPIO_EXTI_Callback+0x88>)
 80018ea:	2201      	movs	r2, #1
 80018ec:	701a      	strb	r2, [r3, #0]
			int len = sprintf(tx_buffer, "Uruchomiono Program. Stan: %d\r\n", xStartStopProgram);
 80018ee:	4b18      	ldr	r3, [pc, #96]	@ (8001950 <HAL_GPIO_EXTI_Callback+0x88>)
 80018f0:	781b      	ldrb	r3, [r3, #0]
 80018f2:	461a      	mov	r2, r3
 80018f4:	f107 0308 	add.w	r3, r7, #8
 80018f8:	4916      	ldr	r1, [pc, #88]	@ (8001954 <HAL_GPIO_EXTI_Callback+0x8c>)
 80018fa:	4618      	mov	r0, r3
 80018fc:	f006 fb2c 	bl	8007f58 <siprintf>
 8001900:	64b8      	str	r0, [r7, #72]	@ 0x48
			HAL_UART_Transmit(&huart3, tx_buffer, len, 100);
 8001902:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001904:	b29a      	uxth	r2, r3
 8001906:	f107 0108 	add.w	r1, r7, #8
 800190a:	2364      	movs	r3, #100	@ 0x64
 800190c:	4812      	ldr	r0, [pc, #72]	@ (8001958 <HAL_GPIO_EXTI_Callback+0x90>)
 800190e:	f004 fe5d 	bl	80065cc <HAL_UART_Transmit>
			xStartStopProgram = 0;
			int len = sprintf(tx_buffer, "Zatrzymano Program. Stan: %d\r\n", xStartStopProgram);
			HAL_UART_Transmit(&huart3, tx_buffer, len, 100);
		}
	}
}
 8001912:	e018      	b.n	8001946 <HAL_GPIO_EXTI_Callback+0x7e>
		else if(xStartStopProgram == 1){
 8001914:	4b0e      	ldr	r3, [pc, #56]	@ (8001950 <HAL_GPIO_EXTI_Callback+0x88>)
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	2b00      	cmp	r3, #0
 800191a:	d014      	beq.n	8001946 <HAL_GPIO_EXTI_Callback+0x7e>
			xStartStopProgram = 0;
 800191c:	4b0c      	ldr	r3, [pc, #48]	@ (8001950 <HAL_GPIO_EXTI_Callback+0x88>)
 800191e:	2200      	movs	r2, #0
 8001920:	701a      	strb	r2, [r3, #0]
			int len = sprintf(tx_buffer, "Zatrzymano Program. Stan: %d\r\n", xStartStopProgram);
 8001922:	4b0b      	ldr	r3, [pc, #44]	@ (8001950 <HAL_GPIO_EXTI_Callback+0x88>)
 8001924:	781b      	ldrb	r3, [r3, #0]
 8001926:	461a      	mov	r2, r3
 8001928:	f107 0308 	add.w	r3, r7, #8
 800192c:	490b      	ldr	r1, [pc, #44]	@ (800195c <HAL_GPIO_EXTI_Callback+0x94>)
 800192e:	4618      	mov	r0, r3
 8001930:	f006 fb12 	bl	8007f58 <siprintf>
 8001934:	64f8      	str	r0, [r7, #76]	@ 0x4c
			HAL_UART_Transmit(&huart3, tx_buffer, len, 100);
 8001936:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001938:	b29a      	uxth	r2, r3
 800193a:	f107 0108 	add.w	r1, r7, #8
 800193e:	2364      	movs	r3, #100	@ 0x64
 8001940:	4805      	ldr	r0, [pc, #20]	@ (8001958 <HAL_GPIO_EXTI_Callback+0x90>)
 8001942:	f004 fe43 	bl	80065cc <HAL_UART_Transmit>
}
 8001946:	bf00      	nop
 8001948:	3750      	adds	r7, #80	@ 0x50
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	20000000 	.word	0x20000000
 8001954:	0800a1d8 	.word	0x0800a1d8
 8001958:	20000624 	.word	0x20000624
 800195c:	0800a1f8 	.word	0x0800a1f8

08001960 <HAL_TIM_PeriodElapsedCallback>:


// PRBKOWANIE 100 ms (10Hz) odlegoci piki od czujnika

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b082      	sub	sp, #8
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]

	if(htim->Instance == TIM1 && xStartStopProgram == 1){
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	4a11      	ldr	r2, [pc, #68]	@ (80019b4 <HAL_TIM_PeriodElapsedCallback+0x54>)
 800196e:	4293      	cmp	r3, r2
 8001970:	d11b      	bne.n	80019aa <HAL_TIM_PeriodElapsedCallback+0x4a>
 8001972:	4b11      	ldr	r3, [pc, #68]	@ (80019b8 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001974:	781b      	ldrb	r3, [r3, #0]
 8001976:	2b00      	cmp	r3, #0
 8001978:	d017      	beq.n	80019aa <HAL_TIM_PeriodElapsedCallback+0x4a>

		distance = 100 * HCSR04_Get_Distance(&HCSR04_Sensor);
 800197a:	4810      	ldr	r0, [pc, #64]	@ (80019bc <HAL_TIM_PeriodElapsedCallback+0x5c>)
 800197c:	f7ff fb3c 	bl	8000ff8 <HCSR04_Get_Distance>
 8001980:	eef0 7a40 	vmov.f32	s15, s0
 8001984:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 80019c0 <HAL_TIM_PeriodElapsedCallback+0x60>
 8001988:	ee67 7a87 	vmul.f32	s15, s15, s14
 800198c:	4b0d      	ldr	r3, [pc, #52]	@ (80019c4 <HAL_TIM_PeriodElapsedCallback+0x64>)
 800198e:	edc3 7a00 	vstr	s15, [r3]

		PID_Controller_Calculate(&HCSR04_Sensor, &SG90_Servo, &PID_Controller);
 8001992:	4a0d      	ldr	r2, [pc, #52]	@ (80019c8 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8001994:	490d      	ldr	r1, [pc, #52]	@ (80019cc <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8001996:	4809      	ldr	r0, [pc, #36]	@ (80019bc <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8001998:	f7ff fc12 	bl	80011c0 <PID_Controller_Calculate>

		SG90_Set_Angle(&SG90_Servo);
 800199c:	480b      	ldr	r0, [pc, #44]	@ (80019cc <HAL_TIM_PeriodElapsedCallback+0x6c>)
 800199e:	f7ff fcdd 	bl	800135c <SG90_Set_Angle>

		PID_Sygnal = PID_Controller.PID_total;
 80019a2:	4b09      	ldr	r3, [pc, #36]	@ (80019c8 <HAL_TIM_PeriodElapsedCallback+0x68>)
 80019a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019a6:	4a0a      	ldr	r2, [pc, #40]	@ (80019d0 <HAL_TIM_PeriodElapsedCallback+0x70>)
 80019a8:	6013      	str	r3, [r2, #0]

	}
}
 80019aa:	bf00      	nop
 80019ac:	3708      	adds	r7, #8
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop
 80019b4:	40010000 	.word	0x40010000
 80019b8:	20000000 	.word	0x20000000
 80019bc:	20000478 	.word	0x20000478
 80019c0:	42c80000 	.word	0x42c80000
 80019c4:	200004e8 	.word	0x200004e8
 80019c8:	200004ac 	.word	0x200004ac
 80019cc:	200004a0 	.word	0x200004a0
 80019d0:	200004ec 	.word	0x200004ec

080019d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b08e      	sub	sp, #56	@ 0x38
 80019d8:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80019da:	f000 fe48 	bl	800266e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80019de:	f000 f881 	bl	8001ae4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80019e2:	f7ff fe27 	bl	8001634 <MX_GPIO_Init>
  MX_ETH_Init();
 80019e6:	f7ff fd1f 	bl	8001428 <MX_ETH_Init>
  MX_I2C1_Init();
 80019ea:	f7ff fecd 	bl	8001788 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 80019ee:	f000 fcdd 	bl	80023ac <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80019f2:	f000 fd6b 	bl	80024cc <MX_USB_OTG_FS_PCD_Init>
  MX_TIM3_Init();
 80019f6:	f000 fa93 	bl	8001f20 <MX_TIM3_Init>
  MX_TIM10_Init();
 80019fa:	f000 fbb3 	bl	8002164 <MX_TIM10_Init>
  MX_TIM4_Init();
 80019fe:	f000 fb39 	bl	8002074 <MX_TIM4_Init>
  MX_TIM1_Init();
 8001a02:	f000 fa39 	bl	8001e78 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_IC_Start(&htim3, TIM_CHANNEL_1);		// Odczytywanie zbocza narastajcego z Echo
 8001a06:	2100      	movs	r1, #0
 8001a08:	482c      	ldr	r0, [pc, #176]	@ (8001abc <main+0xe8>)
 8001a0a:	f003 fb05 	bl	8005018 <HAL_TIM_IC_Start>
  HAL_TIM_IC_Start(&htim3, TIM_CHANNEL_2);		// Odczytywanie zbocza opadajcego z Echo
 8001a0e:	2104      	movs	r1, #4
 8001a10:	482a      	ldr	r0, [pc, #168]	@ (8001abc <main+0xe8>)
 8001a12:	f003 fb01 	bl	8005018 <HAL_TIM_IC_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);		// Sygna Trig do czujnika
 8001a16:	2108      	movs	r1, #8
 8001a18:	4828      	ldr	r0, [pc, #160]	@ (8001abc <main+0xe8>)
 8001a1a:	f003 f9a1 	bl	8004d60 <HAL_TIM_PWM_Start>

  HAL_TIM_Base_Start_IT(&htim1);				// stae prbkowanie 25 Hz
 8001a1e:	4828      	ldr	r0, [pc, #160]	@ (8001ac0 <main+0xec>)
 8001a20:	f003 f8c4 	bl	8004bac <HAL_TIM_Base_Start_IT>

  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);   	// SYGNAL PWM DO STEROWANIA SERWO zakres PWM max. (350 - 1000)
 8001a24:	2100      	movs	r1, #0
 8001a26:	4827      	ldr	r0, [pc, #156]	@ (8001ac4 <main+0xf0>)
 8001a28:	f003 f99a 	bl	8004d60 <HAL_TIM_PWM_Start>

  HCSR04_Init(&HCSR04_Sensor, &htim3, TIM_CHANNEL_3, &htim3, TIM_CHANNEL_1, &htim3, TIM_CHANNEL_2);		// inicjalizacja czujnika
 8001a2c:	2304      	movs	r3, #4
 8001a2e:	9302      	str	r3, [sp, #8]
 8001a30:	4b22      	ldr	r3, [pc, #136]	@ (8001abc <main+0xe8>)
 8001a32:	9301      	str	r3, [sp, #4]
 8001a34:	2300      	movs	r3, #0
 8001a36:	9300      	str	r3, [sp, #0]
 8001a38:	4b20      	ldr	r3, [pc, #128]	@ (8001abc <main+0xe8>)
 8001a3a:	2208      	movs	r2, #8
 8001a3c:	491f      	ldr	r1, [pc, #124]	@ (8001abc <main+0xe8>)
 8001a3e:	4822      	ldr	r0, [pc, #136]	@ (8001ac8 <main+0xf4>)
 8001a40:	f7ff fab8 	bl	8000fb4 <HCSR04_Init>
  SG90_Init(&SG90_Servo, &htim4, TIM_CHANNEL_1);														// inicjalizacja servonapdu
 8001a44:	2200      	movs	r2, #0
 8001a46:	491f      	ldr	r1, [pc, #124]	@ (8001ac4 <main+0xf0>)
 8001a48:	4820      	ldr	r0, [pc, #128]	@ (8001acc <main+0xf8>)
 8001a4a:	f7ff fc75 	bl	8001338 <SG90_Init>
  PID_Controller_Init(&PID_Controller);
 8001a4e:	4820      	ldr	r0, [pc, #128]	@ (8001ad0 <main+0xfc>)
 8001a50:	f7ff fb70 	bl	8001134 <PID_Controller_Init>

  while (1)
  {


	  float pid_value = distance;
 8001a54:	4b1f      	ldr	r3, [pc, #124]	@ (8001ad4 <main+0x100>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	623b      	str	r3, [r7, #32]

	  		int val_int = (int)pid_value;
 8001a5a:	edd7 7a08 	vldr	s15, [r7, #32]
 8001a5e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a62:	ee17 3a90 	vmov	r3, s15
 8001a66:	61fb      	str	r3, [r7, #28]
	  		int val_frac = (int)((pid_value - val_int) * 100);
 8001a68:	69fb      	ldr	r3, [r7, #28]
 8001a6a:	ee07 3a90 	vmov	s15, r3
 8001a6e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a72:	ed97 7a08 	vldr	s14, [r7, #32]
 8001a76:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a7a:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8001ad8 <main+0x104>
 8001a7e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a82:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a86:	ee17 3a90 	vmov	r3, s15
 8001a8a:	627b      	str	r3, [r7, #36]	@ 0x24
	  		if (val_frac < 0) val_frac *= -1;
 8001a8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	da02      	bge.n	8001a98 <main+0xc4>
 8001a92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a94:	425b      	negs	r3, r3
 8001a96:	627b      	str	r3, [r7, #36]	@ 0x24

	  		char buffer[20];
	  		int len = sprintf(buffer, "%d.%02d\r\n", val_int, val_frac);
 8001a98:	1d38      	adds	r0, r7, #4
 8001a9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a9c:	69fa      	ldr	r2, [r7, #28]
 8001a9e:	490f      	ldr	r1, [pc, #60]	@ (8001adc <main+0x108>)
 8001aa0:	f006 fa5a 	bl	8007f58 <siprintf>
 8001aa4:	61b8      	str	r0, [r7, #24]

	  		HAL_UART_Transmit(&huart3, (uint8_t*)buffer, len, 100);
 8001aa6:	69bb      	ldr	r3, [r7, #24]
 8001aa8:	b29a      	uxth	r2, r3
 8001aaa:	1d39      	adds	r1, r7, #4
 8001aac:	2364      	movs	r3, #100	@ 0x64
 8001aae:	480c      	ldr	r0, [pc, #48]	@ (8001ae0 <main+0x10c>)
 8001ab0:	f004 fd8c 	bl	80065cc <HAL_UART_Transmit>
	  		HAL_Delay(100);
 8001ab4:	2064      	movs	r0, #100	@ 0x64
 8001ab6:	f000 fe37 	bl	8002728 <HAL_Delay>
  {
 8001aba:	e7cb      	b.n	8001a54 <main+0x80>
 8001abc:	20000540 	.word	0x20000540
 8001ac0:	200004f4 	.word	0x200004f4
 8001ac4:	2000058c 	.word	0x2000058c
 8001ac8:	20000478 	.word	0x20000478
 8001acc:	200004a0 	.word	0x200004a0
 8001ad0:	200004ac 	.word	0x200004ac
 8001ad4:	200004e8 	.word	0x200004e8
 8001ad8:	42c80000 	.word	0x42c80000
 8001adc:	0800a218 	.word	0x0800a218
 8001ae0:	20000624 	.word	0x20000624

08001ae4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b094      	sub	sp, #80	@ 0x50
 8001ae8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001aea:	f107 0320 	add.w	r3, r7, #32
 8001aee:	2230      	movs	r2, #48	@ 0x30
 8001af0:	2100      	movs	r1, #0
 8001af2:	4618      	mov	r0, r3
 8001af4:	f006 fa95 	bl	8008022 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001af8:	f107 030c 	add.w	r3, r7, #12
 8001afc:	2200      	movs	r2, #0
 8001afe:	601a      	str	r2, [r3, #0]
 8001b00:	605a      	str	r2, [r3, #4]
 8001b02:	609a      	str	r2, [r3, #8]
 8001b04:	60da      	str	r2, [r3, #12]
 8001b06:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001b08:	f001 fede 	bl	80038c8 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b0c:	4b2a      	ldr	r3, [pc, #168]	@ (8001bb8 <SystemClock_Config+0xd4>)
 8001b0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b10:	4a29      	ldr	r2, [pc, #164]	@ (8001bb8 <SystemClock_Config+0xd4>)
 8001b12:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b16:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b18:	4b27      	ldr	r3, [pc, #156]	@ (8001bb8 <SystemClock_Config+0xd4>)
 8001b1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b20:	60bb      	str	r3, [r7, #8]
 8001b22:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b24:	4b25      	ldr	r3, [pc, #148]	@ (8001bbc <SystemClock_Config+0xd8>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4a24      	ldr	r2, [pc, #144]	@ (8001bbc <SystemClock_Config+0xd8>)
 8001b2a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001b2e:	6013      	str	r3, [r2, #0]
 8001b30:	4b22      	ldr	r3, [pc, #136]	@ (8001bbc <SystemClock_Config+0xd8>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001b38:	607b      	str	r3, [r7, #4]
 8001b3a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001b3c:	2301      	movs	r3, #1
 8001b3e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001b40:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001b44:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b46:	2302      	movs	r3, #2
 8001b48:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001b4a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001b4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001b50:	2304      	movs	r3, #4
 8001b52:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 8001b54:	23d8      	movs	r3, #216	@ 0xd8
 8001b56:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001b58:	2302      	movs	r3, #2
 8001b5a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8001b5c:	2309      	movs	r3, #9
 8001b5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b60:	f107 0320 	add.w	r3, r7, #32
 8001b64:	4618      	mov	r0, r3
 8001b66:	f001 ff0f 	bl	8003988 <HAL_RCC_OscConfig>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d001      	beq.n	8001b74 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001b70:	f000 f826 	bl	8001bc0 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001b74:	f001 feb8 	bl	80038e8 <HAL_PWREx_EnableOverDrive>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d001      	beq.n	8001b82 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001b7e:	f000 f81f 	bl	8001bc0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b82:	230f      	movs	r3, #15
 8001b84:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b86:	2302      	movs	r3, #2
 8001b88:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001b8e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001b92:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001b94:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b98:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001b9a:	f107 030c 	add.w	r3, r7, #12
 8001b9e:	2107      	movs	r1, #7
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f002 f995 	bl	8003ed0 <HAL_RCC_ClockConfig>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d001      	beq.n	8001bb0 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8001bac:	f000 f808 	bl	8001bc0 <Error_Handler>
  }
}
 8001bb0:	bf00      	nop
 8001bb2:	3750      	adds	r7, #80	@ 0x50
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd80      	pop	{r7, pc}
 8001bb8:	40023800 	.word	0x40023800
 8001bbc:	40007000 	.word	0x40007000

08001bc0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bc4:	b672      	cpsid	i
}
 8001bc6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001bc8:	bf00      	nop
 8001bca:	e7fd      	b.n	8001bc8 <Error_Handler+0x8>

08001bcc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b083      	sub	sp, #12
 8001bd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001bd2:	4b0f      	ldr	r3, [pc, #60]	@ (8001c10 <HAL_MspInit+0x44>)
 8001bd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bd6:	4a0e      	ldr	r2, [pc, #56]	@ (8001c10 <HAL_MspInit+0x44>)
 8001bd8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bdc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bde:	4b0c      	ldr	r3, [pc, #48]	@ (8001c10 <HAL_MspInit+0x44>)
 8001be0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001be2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001be6:	607b      	str	r3, [r7, #4]
 8001be8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bea:	4b09      	ldr	r3, [pc, #36]	@ (8001c10 <HAL_MspInit+0x44>)
 8001bec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bee:	4a08      	ldr	r2, [pc, #32]	@ (8001c10 <HAL_MspInit+0x44>)
 8001bf0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001bf4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bf6:	4b06      	ldr	r3, [pc, #24]	@ (8001c10 <HAL_MspInit+0x44>)
 8001bf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bfa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001bfe:	603b      	str	r3, [r7, #0]
 8001c00:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c02:	bf00      	nop
 8001c04:	370c      	adds	r7, #12
 8001c06:	46bd      	mov	sp, r7
 8001c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0c:	4770      	bx	lr
 8001c0e:	bf00      	nop
 8001c10:	40023800 	.word	0x40023800

08001c14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c14:	b480      	push	{r7}
 8001c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c18:	bf00      	nop
 8001c1a:	e7fd      	b.n	8001c18 <NMI_Handler+0x4>

08001c1c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c20:	bf00      	nop
 8001c22:	e7fd      	b.n	8001c20 <HardFault_Handler+0x4>

08001c24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c24:	b480      	push	{r7}
 8001c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c28:	bf00      	nop
 8001c2a:	e7fd      	b.n	8001c28 <MemManage_Handler+0x4>

08001c2c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c30:	bf00      	nop
 8001c32:	e7fd      	b.n	8001c30 <BusFault_Handler+0x4>

08001c34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c34:	b480      	push	{r7}
 8001c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c38:	bf00      	nop
 8001c3a:	e7fd      	b.n	8001c38 <UsageFault_Handler+0x4>

08001c3c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c40:	bf00      	nop
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr

08001c4a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c4a:	b480      	push	{r7}
 8001c4c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c4e:	bf00      	nop
 8001c50:	46bd      	mov	sp, r7
 8001c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c56:	4770      	bx	lr

08001c58 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c5c:	bf00      	nop
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c64:	4770      	bx	lr

08001c66 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c66:	b580      	push	{r7, lr}
 8001c68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c6a:	f000 fd3d 	bl	80026e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c6e:	bf00      	nop
 8001c70:	bd80      	pop	{r7, pc}
	...

08001c74 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001c78:	4803      	ldr	r0, [pc, #12]	@ (8001c88 <TIM1_UP_TIM10_IRQHandler+0x14>)
 8001c7a:	f003 fad1 	bl	8005220 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 8001c7e:	4803      	ldr	r0, [pc, #12]	@ (8001c8c <TIM1_UP_TIM10_IRQHandler+0x18>)
 8001c80:	f003 face 	bl	8005220 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001c84:	bf00      	nop
 8001c86:	bd80      	pop	{r7, pc}
 8001c88:	200004f4 	.word	0x200004f4
 8001c8c:	200005d8 	.word	0x200005d8

08001c90 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001c94:	4802      	ldr	r0, [pc, #8]	@ (8001ca0 <TIM1_CC_IRQHandler+0x10>)
 8001c96:	f003 fac3 	bl	8005220 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001c9a:	bf00      	nop
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	200004f4 	.word	0x200004f4

08001ca4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001ca8:	4802      	ldr	r0, [pc, #8]	@ (8001cb4 <TIM3_IRQHandler+0x10>)
 8001caa:	f003 fab9 	bl	8005220 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001cae:	bf00      	nop
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	20000540 	.word	0x20000540

08001cb8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 8001cbc:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001cc0:	f001 fb7c 	bl	80033bc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001cc4:	bf00      	nop
 8001cc6:	bd80      	pop	{r7, pc}

08001cc8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	af00      	add	r7, sp, #0
  return 1;
 8001ccc:	2301      	movs	r3, #1
}
 8001cce:	4618      	mov	r0, r3
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd6:	4770      	bx	lr

08001cd8 <_kill>:

int _kill(int pid, int sig)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b082      	sub	sp, #8
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
 8001ce0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001ce2:	f006 f9f1 	bl	80080c8 <__errno>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	2216      	movs	r2, #22
 8001cea:	601a      	str	r2, [r3, #0]
  return -1;
 8001cec:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	3708      	adds	r7, #8
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}

08001cf8 <_exit>:

void _exit (int status)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b082      	sub	sp, #8
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001d00:	f04f 31ff 	mov.w	r1, #4294967295
 8001d04:	6878      	ldr	r0, [r7, #4]
 8001d06:	f7ff ffe7 	bl	8001cd8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001d0a:	bf00      	nop
 8001d0c:	e7fd      	b.n	8001d0a <_exit+0x12>

08001d0e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d0e:	b580      	push	{r7, lr}
 8001d10:	b086      	sub	sp, #24
 8001d12:	af00      	add	r7, sp, #0
 8001d14:	60f8      	str	r0, [r7, #12]
 8001d16:	60b9      	str	r1, [r7, #8]
 8001d18:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	617b      	str	r3, [r7, #20]
 8001d1e:	e00a      	b.n	8001d36 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001d20:	f3af 8000 	nop.w
 8001d24:	4601      	mov	r1, r0
 8001d26:	68bb      	ldr	r3, [r7, #8]
 8001d28:	1c5a      	adds	r2, r3, #1
 8001d2a:	60ba      	str	r2, [r7, #8]
 8001d2c:	b2ca      	uxtb	r2, r1
 8001d2e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d30:	697b      	ldr	r3, [r7, #20]
 8001d32:	3301      	adds	r3, #1
 8001d34:	617b      	str	r3, [r7, #20]
 8001d36:	697a      	ldr	r2, [r7, #20]
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	429a      	cmp	r2, r3
 8001d3c:	dbf0      	blt.n	8001d20 <_read+0x12>
  }

  return len;
 8001d3e:	687b      	ldr	r3, [r7, #4]
}
 8001d40:	4618      	mov	r0, r3
 8001d42:	3718      	adds	r7, #24
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}

08001d48 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b086      	sub	sp, #24
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	60f8      	str	r0, [r7, #12]
 8001d50:	60b9      	str	r1, [r7, #8]
 8001d52:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d54:	2300      	movs	r3, #0
 8001d56:	617b      	str	r3, [r7, #20]
 8001d58:	e009      	b.n	8001d6e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001d5a:	68bb      	ldr	r3, [r7, #8]
 8001d5c:	1c5a      	adds	r2, r3, #1
 8001d5e:	60ba      	str	r2, [r7, #8]
 8001d60:	781b      	ldrb	r3, [r3, #0]
 8001d62:	4618      	mov	r0, r3
 8001d64:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d68:	697b      	ldr	r3, [r7, #20]
 8001d6a:	3301      	adds	r3, #1
 8001d6c:	617b      	str	r3, [r7, #20]
 8001d6e:	697a      	ldr	r2, [r7, #20]
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	429a      	cmp	r2, r3
 8001d74:	dbf1      	blt.n	8001d5a <_write+0x12>
  }
  return len;
 8001d76:	687b      	ldr	r3, [r7, #4]
}
 8001d78:	4618      	mov	r0, r3
 8001d7a:	3718      	adds	r7, #24
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bd80      	pop	{r7, pc}

08001d80 <_close>:

int _close(int file)
{
 8001d80:	b480      	push	{r7}
 8001d82:	b083      	sub	sp, #12
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d88:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	370c      	adds	r7, #12
 8001d90:	46bd      	mov	sp, r7
 8001d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d96:	4770      	bx	lr

08001d98 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b083      	sub	sp, #12
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
 8001da0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001da8:	605a      	str	r2, [r3, #4]
  return 0;
 8001daa:	2300      	movs	r3, #0
}
 8001dac:	4618      	mov	r0, r3
 8001dae:	370c      	adds	r7, #12
 8001db0:	46bd      	mov	sp, r7
 8001db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db6:	4770      	bx	lr

08001db8 <_isatty>:

int _isatty(int file)
{
 8001db8:	b480      	push	{r7}
 8001dba:	b083      	sub	sp, #12
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001dc0:	2301      	movs	r3, #1
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	370c      	adds	r7, #12
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr

08001dce <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001dce:	b480      	push	{r7}
 8001dd0:	b085      	sub	sp, #20
 8001dd2:	af00      	add	r7, sp, #0
 8001dd4:	60f8      	str	r0, [r7, #12]
 8001dd6:	60b9      	str	r1, [r7, #8]
 8001dd8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001dda:	2300      	movs	r3, #0
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	3714      	adds	r7, #20
 8001de0:	46bd      	mov	sp, r7
 8001de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de6:	4770      	bx	lr

08001de8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b086      	sub	sp, #24
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001df0:	4a14      	ldr	r2, [pc, #80]	@ (8001e44 <_sbrk+0x5c>)
 8001df2:	4b15      	ldr	r3, [pc, #84]	@ (8001e48 <_sbrk+0x60>)
 8001df4:	1ad3      	subs	r3, r2, r3
 8001df6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001dfc:	4b13      	ldr	r3, [pc, #76]	@ (8001e4c <_sbrk+0x64>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d102      	bne.n	8001e0a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e04:	4b11      	ldr	r3, [pc, #68]	@ (8001e4c <_sbrk+0x64>)
 8001e06:	4a12      	ldr	r2, [pc, #72]	@ (8001e50 <_sbrk+0x68>)
 8001e08:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e0a:	4b10      	ldr	r3, [pc, #64]	@ (8001e4c <_sbrk+0x64>)
 8001e0c:	681a      	ldr	r2, [r3, #0]
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	4413      	add	r3, r2
 8001e12:	693a      	ldr	r2, [r7, #16]
 8001e14:	429a      	cmp	r2, r3
 8001e16:	d207      	bcs.n	8001e28 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e18:	f006 f956 	bl	80080c8 <__errno>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	220c      	movs	r2, #12
 8001e20:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e22:	f04f 33ff 	mov.w	r3, #4294967295
 8001e26:	e009      	b.n	8001e3c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e28:	4b08      	ldr	r3, [pc, #32]	@ (8001e4c <_sbrk+0x64>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e2e:	4b07      	ldr	r3, [pc, #28]	@ (8001e4c <_sbrk+0x64>)
 8001e30:	681a      	ldr	r2, [r3, #0]
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	4413      	add	r3, r2
 8001e36:	4a05      	ldr	r2, [pc, #20]	@ (8001e4c <_sbrk+0x64>)
 8001e38:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e3a:	68fb      	ldr	r3, [r7, #12]
}
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	3718      	adds	r7, #24
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}
 8001e44:	20050000 	.word	0x20050000
 8001e48:	00000400 	.word	0x00000400
 8001e4c:	200004f0 	.word	0x200004f0
 8001e50:	20000ce0 	.word	0x20000ce0

08001e54 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e54:	b480      	push	{r7}
 8001e56:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e58:	4b06      	ldr	r3, [pc, #24]	@ (8001e74 <SystemInit+0x20>)
 8001e5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e5e:	4a05      	ldr	r2, [pc, #20]	@ (8001e74 <SystemInit+0x20>)
 8001e60:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e64:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e68:	bf00      	nop
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr
 8001e72:	bf00      	nop
 8001e74:	e000ed00 	.word	0xe000ed00

08001e78 <MX_TIM1_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim10;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b088      	sub	sp, #32
 8001e7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e7e:	f107 0310 	add.w	r3, r7, #16
 8001e82:	2200      	movs	r2, #0
 8001e84:	601a      	str	r2, [r3, #0]
 8001e86:	605a      	str	r2, [r3, #4]
 8001e88:	609a      	str	r2, [r3, #8]
 8001e8a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e8c:	1d3b      	adds	r3, r7, #4
 8001e8e:	2200      	movs	r2, #0
 8001e90:	601a      	str	r2, [r3, #0]
 8001e92:	605a      	str	r2, [r3, #4]
 8001e94:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001e96:	4b20      	ldr	r3, [pc, #128]	@ (8001f18 <MX_TIM1_Init+0xa0>)
 8001e98:	4a20      	ldr	r2, [pc, #128]	@ (8001f1c <MX_TIM1_Init+0xa4>)
 8001e9a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 863;
 8001e9c:	4b1e      	ldr	r3, [pc, #120]	@ (8001f18 <MX_TIM1_Init+0xa0>)
 8001e9e:	f240 325f 	movw	r2, #863	@ 0x35f
 8001ea2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ea4:	4b1c      	ldr	r3, [pc, #112]	@ (8001f18 <MX_TIM1_Init+0xa0>)
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9999;
 8001eaa:	4b1b      	ldr	r3, [pc, #108]	@ (8001f18 <MX_TIM1_Init+0xa0>)
 8001eac:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001eb0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001eb2:	4b19      	ldr	r3, [pc, #100]	@ (8001f18 <MX_TIM1_Init+0xa0>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001eb8:	4b17      	ldr	r3, [pc, #92]	@ (8001f18 <MX_TIM1_Init+0xa0>)
 8001eba:	2200      	movs	r2, #0
 8001ebc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ebe:	4b16      	ldr	r3, [pc, #88]	@ (8001f18 <MX_TIM1_Init+0xa0>)
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001ec4:	4814      	ldr	r0, [pc, #80]	@ (8001f18 <MX_TIM1_Init+0xa0>)
 8001ec6:	f002 fe19 	bl	8004afc <HAL_TIM_Base_Init>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d001      	beq.n	8001ed4 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 8001ed0:	f7ff fe76 	bl	8001bc0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ed4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ed8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001eda:	f107 0310 	add.w	r3, r7, #16
 8001ede:	4619      	mov	r1, r3
 8001ee0:	480d      	ldr	r0, [pc, #52]	@ (8001f18 <MX_TIM1_Init+0xa0>)
 8001ee2:	f003 fc55 	bl	8005790 <HAL_TIM_ConfigClockSource>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d001      	beq.n	8001ef0 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8001eec:	f7ff fe68 	bl	8001bc0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001efc:	1d3b      	adds	r3, r7, #4
 8001efe:	4619      	mov	r1, r3
 8001f00:	4805      	ldr	r0, [pc, #20]	@ (8001f18 <MX_TIM1_Init+0xa0>)
 8001f02:	f004 fa69 	bl	80063d8 <HAL_TIMEx_MasterConfigSynchronization>
 8001f06:	4603      	mov	r3, r0
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d001      	beq.n	8001f10 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001f0c:	f7ff fe58 	bl	8001bc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001f10:	bf00      	nop
 8001f12:	3720      	adds	r7, #32
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd80      	pop	{r7, pc}
 8001f18:	200004f4 	.word	0x200004f4
 8001f1c:	40010000 	.word	0x40010000

08001f20 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b092      	sub	sp, #72	@ 0x48
 8001f24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f26:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	601a      	str	r2, [r3, #0]
 8001f2e:	605a      	str	r2, [r3, #4]
 8001f30:	609a      	str	r2, [r3, #8]
 8001f32:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f34:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001f38:	2200      	movs	r2, #0
 8001f3a:	601a      	str	r2, [r3, #0]
 8001f3c:	605a      	str	r2, [r3, #4]
 8001f3e:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001f40:	f107 031c 	add.w	r3, r7, #28
 8001f44:	2200      	movs	r2, #0
 8001f46:	601a      	str	r2, [r3, #0]
 8001f48:	605a      	str	r2, [r3, #4]
 8001f4a:	609a      	str	r2, [r3, #8]
 8001f4c:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f4e:	463b      	mov	r3, r7
 8001f50:	2200      	movs	r2, #0
 8001f52:	601a      	str	r2, [r3, #0]
 8001f54:	605a      	str	r2, [r3, #4]
 8001f56:	609a      	str	r2, [r3, #8]
 8001f58:	60da      	str	r2, [r3, #12]
 8001f5a:	611a      	str	r2, [r3, #16]
 8001f5c:	615a      	str	r2, [r3, #20]
 8001f5e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001f60:	4b42      	ldr	r3, [pc, #264]	@ (800206c <MX_TIM3_Init+0x14c>)
 8001f62:	4a43      	ldr	r2, [pc, #268]	@ (8002070 <MX_TIM3_Init+0x150>)
 8001f64:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 107;
 8001f66:	4b41      	ldr	r3, [pc, #260]	@ (800206c <MX_TIM3_Init+0x14c>)
 8001f68:	226b      	movs	r2, #107	@ 0x6b
 8001f6a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f6c:	4b3f      	ldr	r3, [pc, #252]	@ (800206c <MX_TIM3_Init+0x14c>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001f72:	4b3e      	ldr	r3, [pc, #248]	@ (800206c <MX_TIM3_Init+0x14c>)
 8001f74:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001f78:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f7a:	4b3c      	ldr	r3, [pc, #240]	@ (800206c <MX_TIM3_Init+0x14c>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f80:	4b3a      	ldr	r3, [pc, #232]	@ (800206c <MX_TIM3_Init+0x14c>)
 8001f82:	2200      	movs	r2, #0
 8001f84:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001f86:	4839      	ldr	r0, [pc, #228]	@ (800206c <MX_TIM3_Init+0x14c>)
 8001f88:	f002 fdb8 	bl	8004afc <HAL_TIM_Base_Init>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d001      	beq.n	8001f96 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8001f92:	f7ff fe15 	bl	8001bc0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f96:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f9a:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001f9c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001fa0:	4619      	mov	r1, r3
 8001fa2:	4832      	ldr	r0, [pc, #200]	@ (800206c <MX_TIM3_Init+0x14c>)
 8001fa4:	f003 fbf4 	bl	8005790 <HAL_TIM_ConfigClockSource>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d001      	beq.n	8001fb2 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001fae:	f7ff fe07 	bl	8001bc0 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001fb2:	482e      	ldr	r0, [pc, #184]	@ (800206c <MX_TIM3_Init+0x14c>)
 8001fb4:	f002 ffce 	bl	8004f54 <HAL_TIM_IC_Init>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d001      	beq.n	8001fc2 <MX_TIM3_Init+0xa2>
  {
    Error_Handler();
 8001fbe:	f7ff fdff 	bl	8001bc0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001fc2:	482a      	ldr	r0, [pc, #168]	@ (800206c <MX_TIM3_Init+0x14c>)
 8001fc4:	f002 fe6a 	bl	8004c9c <HAL_TIM_PWM_Init>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d001      	beq.n	8001fd2 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001fce:	f7ff fdf7 	bl	8001bc0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001fda:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001fde:	4619      	mov	r1, r3
 8001fe0:	4822      	ldr	r0, [pc, #136]	@ (800206c <MX_TIM3_Init+0x14c>)
 8001fe2:	f004 f9f9 	bl	80063d8 <HAL_TIMEx_MasterConfigSynchronization>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d001      	beq.n	8001ff0 <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 8001fec:	f7ff fde8 	bl	8001bc0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	61fb      	str	r3, [r7, #28]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	623b      	str	r3, [r7, #32]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigIC.ICFilter = 0;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002000:	f107 031c 	add.w	r3, r7, #28
 8002004:	2200      	movs	r2, #0
 8002006:	4619      	mov	r1, r3
 8002008:	4818      	ldr	r0, [pc, #96]	@ (800206c <MX_TIM3_Init+0x14c>)
 800200a:	f003 fa10 	bl	800542e <HAL_TIM_IC_ConfigChannel>
 800200e:	4603      	mov	r3, r0
 8002010:	2b00      	cmp	r3, #0
 8002012:	d001      	beq.n	8002018 <MX_TIM3_Init+0xf8>
  {
    Error_Handler();
 8002014:	f7ff fdd4 	bl	8001bc0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8002018:	2302      	movs	r3, #2
 800201a:	61fb      	str	r3, [r7, #28]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 800201c:	2302      	movs	r3, #2
 800201e:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8002020:	f107 031c 	add.w	r3, r7, #28
 8002024:	2204      	movs	r2, #4
 8002026:	4619      	mov	r1, r3
 8002028:	4810      	ldr	r0, [pc, #64]	@ (800206c <MX_TIM3_Init+0x14c>)
 800202a:	f003 fa00 	bl	800542e <HAL_TIM_IC_ConfigChannel>
 800202e:	4603      	mov	r3, r0
 8002030:	2b00      	cmp	r3, #0
 8002032:	d001      	beq.n	8002038 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 8002034:	f7ff fdc4 	bl	8001bc0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002038:	2360      	movs	r3, #96	@ 0x60
 800203a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 10;
 800203c:	230a      	movs	r3, #10
 800203e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002040:	2300      	movs	r3, #0
 8002042:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002044:	2300      	movs	r3, #0
 8002046:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002048:	463b      	mov	r3, r7
 800204a:	2208      	movs	r2, #8
 800204c:	4619      	mov	r1, r3
 800204e:	4807      	ldr	r0, [pc, #28]	@ (800206c <MX_TIM3_Init+0x14c>)
 8002050:	f003 fa8a 	bl	8005568 <HAL_TIM_PWM_ConfigChannel>
 8002054:	4603      	mov	r3, r0
 8002056:	2b00      	cmp	r3, #0
 8002058:	d001      	beq.n	800205e <MX_TIM3_Init+0x13e>
  {
    Error_Handler();
 800205a:	f7ff fdb1 	bl	8001bc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800205e:	4803      	ldr	r0, [pc, #12]	@ (800206c <MX_TIM3_Init+0x14c>)
 8002060:	f000 f944 	bl	80022ec <HAL_TIM_MspPostInit>

}
 8002064:	bf00      	nop
 8002066:	3748      	adds	r7, #72	@ 0x48
 8002068:	46bd      	mov	sp, r7
 800206a:	bd80      	pop	{r7, pc}
 800206c:	20000540 	.word	0x20000540
 8002070:	40000400 	.word	0x40000400

08002074 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b08e      	sub	sp, #56	@ 0x38
 8002078:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800207a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800207e:	2200      	movs	r2, #0
 8002080:	601a      	str	r2, [r3, #0]
 8002082:	605a      	str	r2, [r3, #4]
 8002084:	609a      	str	r2, [r3, #8]
 8002086:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002088:	f107 031c 	add.w	r3, r7, #28
 800208c:	2200      	movs	r2, #0
 800208e:	601a      	str	r2, [r3, #0]
 8002090:	605a      	str	r2, [r3, #4]
 8002092:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002094:	463b      	mov	r3, r7
 8002096:	2200      	movs	r2, #0
 8002098:	601a      	str	r2, [r3, #0]
 800209a:	605a      	str	r2, [r3, #4]
 800209c:	609a      	str	r2, [r3, #8]
 800209e:	60da      	str	r2, [r3, #12]
 80020a0:	611a      	str	r2, [r3, #16]
 80020a2:	615a      	str	r2, [r3, #20]
 80020a4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80020a6:	4b2d      	ldr	r3, [pc, #180]	@ (800215c <MX_TIM4_Init+0xe8>)
 80020a8:	4a2d      	ldr	r2, [pc, #180]	@ (8002160 <MX_TIM4_Init+0xec>)
 80020aa:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 215;
 80020ac:	4b2b      	ldr	r3, [pc, #172]	@ (800215c <MX_TIM4_Init+0xe8>)
 80020ae:	22d7      	movs	r2, #215	@ 0xd7
 80020b0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020b2:	4b2a      	ldr	r3, [pc, #168]	@ (800215c <MX_TIM4_Init+0xe8>)
 80020b4:	2200      	movs	r2, #0
 80020b6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 19999;
 80020b8:	4b28      	ldr	r3, [pc, #160]	@ (800215c <MX_TIM4_Init+0xe8>)
 80020ba:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80020be:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020c0:	4b26      	ldr	r3, [pc, #152]	@ (800215c <MX_TIM4_Init+0xe8>)
 80020c2:	2200      	movs	r2, #0
 80020c4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020c6:	4b25      	ldr	r3, [pc, #148]	@ (800215c <MX_TIM4_Init+0xe8>)
 80020c8:	2200      	movs	r2, #0
 80020ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80020cc:	4823      	ldr	r0, [pc, #140]	@ (800215c <MX_TIM4_Init+0xe8>)
 80020ce:	f002 fd15 	bl	8004afc <HAL_TIM_Base_Init>
 80020d2:	4603      	mov	r3, r0
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d001      	beq.n	80020dc <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 80020d8:	f7ff fd72 	bl	8001bc0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80020dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80020e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80020e2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80020e6:	4619      	mov	r1, r3
 80020e8:	481c      	ldr	r0, [pc, #112]	@ (800215c <MX_TIM4_Init+0xe8>)
 80020ea:	f003 fb51 	bl	8005790 <HAL_TIM_ConfigClockSource>
 80020ee:	4603      	mov	r3, r0
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d001      	beq.n	80020f8 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 80020f4:	f7ff fd64 	bl	8001bc0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80020f8:	4818      	ldr	r0, [pc, #96]	@ (800215c <MX_TIM4_Init+0xe8>)
 80020fa:	f002 fdcf 	bl	8004c9c <HAL_TIM_PWM_Init>
 80020fe:	4603      	mov	r3, r0
 8002100:	2b00      	cmp	r3, #0
 8002102:	d001      	beq.n	8002108 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8002104:	f7ff fd5c 	bl	8001bc0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002108:	2300      	movs	r3, #0
 800210a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800210c:	2300      	movs	r3, #0
 800210e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002110:	f107 031c 	add.w	r3, r7, #28
 8002114:	4619      	mov	r1, r3
 8002116:	4811      	ldr	r0, [pc, #68]	@ (800215c <MX_TIM4_Init+0xe8>)
 8002118:	f004 f95e 	bl	80063d8 <HAL_TIMEx_MasterConfigSynchronization>
 800211c:	4603      	mov	r3, r0
 800211e:	2b00      	cmp	r3, #0
 8002120:	d001      	beq.n	8002126 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8002122:	f7ff fd4d 	bl	8001bc0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002126:	2360      	movs	r3, #96	@ 0x60
 8002128:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1000;
 800212a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800212e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002130:	2300      	movs	r3, #0
 8002132:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002134:	2300      	movs	r3, #0
 8002136:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002138:	463b      	mov	r3, r7
 800213a:	2200      	movs	r2, #0
 800213c:	4619      	mov	r1, r3
 800213e:	4807      	ldr	r0, [pc, #28]	@ (800215c <MX_TIM4_Init+0xe8>)
 8002140:	f003 fa12 	bl	8005568 <HAL_TIM_PWM_ConfigChannel>
 8002144:	4603      	mov	r3, r0
 8002146:	2b00      	cmp	r3, #0
 8002148:	d001      	beq.n	800214e <MX_TIM4_Init+0xda>
  {
    Error_Handler();
 800214a:	f7ff fd39 	bl	8001bc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800214e:	4803      	ldr	r0, [pc, #12]	@ (800215c <MX_TIM4_Init+0xe8>)
 8002150:	f000 f8cc 	bl	80022ec <HAL_TIM_MspPostInit>

}
 8002154:	bf00      	nop
 8002156:	3738      	adds	r7, #56	@ 0x38
 8002158:	46bd      	mov	sp, r7
 800215a:	bd80      	pop	{r7, pc}
 800215c:	2000058c 	.word	0x2000058c
 8002160:	40000800 	.word	0x40000800

08002164 <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8002168:	4b0e      	ldr	r3, [pc, #56]	@ (80021a4 <MX_TIM10_Init+0x40>)
 800216a:	4a0f      	ldr	r2, [pc, #60]	@ (80021a8 <MX_TIM10_Init+0x44>)
 800216c:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 800216e:	4b0d      	ldr	r3, [pc, #52]	@ (80021a4 <MX_TIM10_Init+0x40>)
 8002170:	2200      	movs	r2, #0
 8002172:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002174:	4b0b      	ldr	r3, [pc, #44]	@ (80021a4 <MX_TIM10_Init+0x40>)
 8002176:	2200      	movs	r2, #0
 8002178:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 800217a:	4b0a      	ldr	r3, [pc, #40]	@ (80021a4 <MX_TIM10_Init+0x40>)
 800217c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002180:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002182:	4b08      	ldr	r3, [pc, #32]	@ (80021a4 <MX_TIM10_Init+0x40>)
 8002184:	2200      	movs	r2, #0
 8002186:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002188:	4b06      	ldr	r3, [pc, #24]	@ (80021a4 <MX_TIM10_Init+0x40>)
 800218a:	2200      	movs	r2, #0
 800218c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800218e:	4805      	ldr	r0, [pc, #20]	@ (80021a4 <MX_TIM10_Init+0x40>)
 8002190:	f002 fcb4 	bl	8004afc <HAL_TIM_Base_Init>
 8002194:	4603      	mov	r3, r0
 8002196:	2b00      	cmp	r3, #0
 8002198:	d001      	beq.n	800219e <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 800219a:	f7ff fd11 	bl	8001bc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 800219e:	bf00      	nop
 80021a0:	bd80      	pop	{r7, pc}
 80021a2:	bf00      	nop
 80021a4:	200005d8 	.word	0x200005d8
 80021a8:	40014400 	.word	0x40014400

080021ac <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b08c      	sub	sp, #48	@ 0x30
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021b4:	f107 031c 	add.w	r3, r7, #28
 80021b8:	2200      	movs	r2, #0
 80021ba:	601a      	str	r2, [r3, #0]
 80021bc:	605a      	str	r2, [r3, #4]
 80021be:	609a      	str	r2, [r3, #8]
 80021c0:	60da      	str	r2, [r3, #12]
 80021c2:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4a42      	ldr	r2, [pc, #264]	@ (80022d4 <HAL_TIM_Base_MspInit+0x128>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d11c      	bne.n	8002208 <HAL_TIM_Base_MspInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80021ce:	4b42      	ldr	r3, [pc, #264]	@ (80022d8 <HAL_TIM_Base_MspInit+0x12c>)
 80021d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021d2:	4a41      	ldr	r2, [pc, #260]	@ (80022d8 <HAL_TIM_Base_MspInit+0x12c>)
 80021d4:	f043 0301 	orr.w	r3, r3, #1
 80021d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80021da:	4b3f      	ldr	r3, [pc, #252]	@ (80022d8 <HAL_TIM_Base_MspInit+0x12c>)
 80021dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021de:	f003 0301 	and.w	r3, r3, #1
 80021e2:	61bb      	str	r3, [r7, #24]
 80021e4:	69bb      	ldr	r3, [r7, #24]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80021e6:	2200      	movs	r2, #0
 80021e8:	2100      	movs	r1, #0
 80021ea:	2019      	movs	r0, #25
 80021ec:	f000 fb9b 	bl	8002926 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80021f0:	2019      	movs	r0, #25
 80021f2:	f000 fbb4 	bl	800295e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 80021f6:	2200      	movs	r2, #0
 80021f8:	2100      	movs	r1, #0
 80021fa:	201b      	movs	r0, #27
 80021fc:	f000 fb93 	bl	8002926 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8002200:	201b      	movs	r0, #27
 8002202:	f000 fbac 	bl	800295e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }
}
 8002206:	e060      	b.n	80022ca <HAL_TIM_Base_MspInit+0x11e>
  else if(tim_baseHandle->Instance==TIM3)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4a33      	ldr	r2, [pc, #204]	@ (80022dc <HAL_TIM_Base_MspInit+0x130>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d130      	bne.n	8002274 <HAL_TIM_Base_MspInit+0xc8>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002212:	4b31      	ldr	r3, [pc, #196]	@ (80022d8 <HAL_TIM_Base_MspInit+0x12c>)
 8002214:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002216:	4a30      	ldr	r2, [pc, #192]	@ (80022d8 <HAL_TIM_Base_MspInit+0x12c>)
 8002218:	f043 0302 	orr.w	r3, r3, #2
 800221c:	6413      	str	r3, [r2, #64]	@ 0x40
 800221e:	4b2e      	ldr	r3, [pc, #184]	@ (80022d8 <HAL_TIM_Base_MspInit+0x12c>)
 8002220:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002222:	f003 0302 	and.w	r3, r3, #2
 8002226:	617b      	str	r3, [r7, #20]
 8002228:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800222a:	4b2b      	ldr	r3, [pc, #172]	@ (80022d8 <HAL_TIM_Base_MspInit+0x12c>)
 800222c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800222e:	4a2a      	ldr	r2, [pc, #168]	@ (80022d8 <HAL_TIM_Base_MspInit+0x12c>)
 8002230:	f043 0301 	orr.w	r3, r3, #1
 8002234:	6313      	str	r3, [r2, #48]	@ 0x30
 8002236:	4b28      	ldr	r3, [pc, #160]	@ (80022d8 <HAL_TIM_Base_MspInit+0x12c>)
 8002238:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800223a:	f003 0301 	and.w	r3, r3, #1
 800223e:	613b      	str	r3, [r7, #16]
 8002240:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ECHO_PIN_Pin;
 8002242:	2340      	movs	r3, #64	@ 0x40
 8002244:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002246:	2302      	movs	r3, #2
 8002248:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800224a:	2300      	movs	r3, #0
 800224c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800224e:	2300      	movs	r3, #0
 8002250:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002252:	2302      	movs	r3, #2
 8002254:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ECHO_PIN_GPIO_Port, &GPIO_InitStruct);
 8002256:	f107 031c 	add.w	r3, r7, #28
 800225a:	4619      	mov	r1, r3
 800225c:	4820      	ldr	r0, [pc, #128]	@ (80022e0 <HAL_TIM_Base_MspInit+0x134>)
 800225e:	f000 fee7 	bl	8003030 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002262:	2200      	movs	r2, #0
 8002264:	2100      	movs	r1, #0
 8002266:	201d      	movs	r0, #29
 8002268:	f000 fb5d 	bl	8002926 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800226c:	201d      	movs	r0, #29
 800226e:	f000 fb76 	bl	800295e <HAL_NVIC_EnableIRQ>
}
 8002272:	e02a      	b.n	80022ca <HAL_TIM_Base_MspInit+0x11e>
  else if(tim_baseHandle->Instance==TIM4)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a1a      	ldr	r2, [pc, #104]	@ (80022e4 <HAL_TIM_Base_MspInit+0x138>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d10c      	bne.n	8002298 <HAL_TIM_Base_MspInit+0xec>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800227e:	4b16      	ldr	r3, [pc, #88]	@ (80022d8 <HAL_TIM_Base_MspInit+0x12c>)
 8002280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002282:	4a15      	ldr	r2, [pc, #84]	@ (80022d8 <HAL_TIM_Base_MspInit+0x12c>)
 8002284:	f043 0304 	orr.w	r3, r3, #4
 8002288:	6413      	str	r3, [r2, #64]	@ 0x40
 800228a:	4b13      	ldr	r3, [pc, #76]	@ (80022d8 <HAL_TIM_Base_MspInit+0x12c>)
 800228c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800228e:	f003 0304 	and.w	r3, r3, #4
 8002292:	60fb      	str	r3, [r7, #12]
 8002294:	68fb      	ldr	r3, [r7, #12]
}
 8002296:	e018      	b.n	80022ca <HAL_TIM_Base_MspInit+0x11e>
  else if(tim_baseHandle->Instance==TIM10)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4a12      	ldr	r2, [pc, #72]	@ (80022e8 <HAL_TIM_Base_MspInit+0x13c>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d113      	bne.n	80022ca <HAL_TIM_Base_MspInit+0x11e>
    __HAL_RCC_TIM10_CLK_ENABLE();
 80022a2:	4b0d      	ldr	r3, [pc, #52]	@ (80022d8 <HAL_TIM_Base_MspInit+0x12c>)
 80022a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022a6:	4a0c      	ldr	r2, [pc, #48]	@ (80022d8 <HAL_TIM_Base_MspInit+0x12c>)
 80022a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80022ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80022ae:	4b0a      	ldr	r3, [pc, #40]	@ (80022d8 <HAL_TIM_Base_MspInit+0x12c>)
 80022b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022b6:	60bb      	str	r3, [r7, #8]
 80022b8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80022ba:	2200      	movs	r2, #0
 80022bc:	2100      	movs	r1, #0
 80022be:	2019      	movs	r0, #25
 80022c0:	f000 fb31 	bl	8002926 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80022c4:	2019      	movs	r0, #25
 80022c6:	f000 fb4a 	bl	800295e <HAL_NVIC_EnableIRQ>
}
 80022ca:	bf00      	nop
 80022cc:	3730      	adds	r7, #48	@ 0x30
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	40010000 	.word	0x40010000
 80022d8:	40023800 	.word	0x40023800
 80022dc:	40000400 	.word	0x40000400
 80022e0:	40020000 	.word	0x40020000
 80022e4:	40000800 	.word	0x40000800
 80022e8:	40014400 	.word	0x40014400

080022ec <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b08a      	sub	sp, #40	@ 0x28
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022f4:	f107 0314 	add.w	r3, r7, #20
 80022f8:	2200      	movs	r2, #0
 80022fa:	601a      	str	r2, [r3, #0]
 80022fc:	605a      	str	r2, [r3, #4]
 80022fe:	609a      	str	r2, [r3, #8]
 8002300:	60da      	str	r2, [r3, #12]
 8002302:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a23      	ldr	r2, [pc, #140]	@ (8002398 <HAL_TIM_MspPostInit+0xac>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d11d      	bne.n	800234a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800230e:	4b23      	ldr	r3, [pc, #140]	@ (800239c <HAL_TIM_MspPostInit+0xb0>)
 8002310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002312:	4a22      	ldr	r2, [pc, #136]	@ (800239c <HAL_TIM_MspPostInit+0xb0>)
 8002314:	f043 0304 	orr.w	r3, r3, #4
 8002318:	6313      	str	r3, [r2, #48]	@ 0x30
 800231a:	4b20      	ldr	r3, [pc, #128]	@ (800239c <HAL_TIM_MspPostInit+0xb0>)
 800231c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800231e:	f003 0304 	and.w	r3, r3, #4
 8002322:	613b      	str	r3, [r7, #16]
 8002324:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = TRIG_PIN_Pin;
 8002326:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800232a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800232c:	2302      	movs	r3, #2
 800232e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002330:	2300      	movs	r3, #0
 8002332:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002334:	2300      	movs	r3, #0
 8002336:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002338:	2302      	movs	r3, #2
 800233a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(TRIG_PIN_GPIO_Port, &GPIO_InitStruct);
 800233c:	f107 0314 	add.w	r3, r7, #20
 8002340:	4619      	mov	r1, r3
 8002342:	4817      	ldr	r0, [pc, #92]	@ (80023a0 <HAL_TIM_MspPostInit+0xb4>)
 8002344:	f000 fe74 	bl	8003030 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002348:	e021      	b.n	800238e <HAL_TIM_MspPostInit+0xa2>
  else if(timHandle->Instance==TIM4)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	4a15      	ldr	r2, [pc, #84]	@ (80023a4 <HAL_TIM_MspPostInit+0xb8>)
 8002350:	4293      	cmp	r3, r2
 8002352:	d11c      	bne.n	800238e <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002354:	4b11      	ldr	r3, [pc, #68]	@ (800239c <HAL_TIM_MspPostInit+0xb0>)
 8002356:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002358:	4a10      	ldr	r2, [pc, #64]	@ (800239c <HAL_TIM_MspPostInit+0xb0>)
 800235a:	f043 0308 	orr.w	r3, r3, #8
 800235e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002360:	4b0e      	ldr	r3, [pc, #56]	@ (800239c <HAL_TIM_MspPostInit+0xb0>)
 8002362:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002364:	f003 0308 	and.w	r3, r3, #8
 8002368:	60fb      	str	r3, [r7, #12]
 800236a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800236c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002370:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002372:	2302      	movs	r3, #2
 8002374:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002376:	2300      	movs	r3, #0
 8002378:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800237a:	2300      	movs	r3, #0
 800237c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800237e:	2302      	movs	r3, #2
 8002380:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002382:	f107 0314 	add.w	r3, r7, #20
 8002386:	4619      	mov	r1, r3
 8002388:	4807      	ldr	r0, [pc, #28]	@ (80023a8 <HAL_TIM_MspPostInit+0xbc>)
 800238a:	f000 fe51 	bl	8003030 <HAL_GPIO_Init>
}
 800238e:	bf00      	nop
 8002390:	3728      	adds	r7, #40	@ 0x28
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}
 8002396:	bf00      	nop
 8002398:	40000400 	.word	0x40000400
 800239c:	40023800 	.word	0x40023800
 80023a0:	40020800 	.word	0x40020800
 80023a4:	40000800 	.word	0x40000800
 80023a8:	40020c00 	.word	0x40020c00

080023ac <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80023b0:	4b14      	ldr	r3, [pc, #80]	@ (8002404 <MX_USART3_UART_Init+0x58>)
 80023b2:	4a15      	ldr	r2, [pc, #84]	@ (8002408 <MX_USART3_UART_Init+0x5c>)
 80023b4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80023b6:	4b13      	ldr	r3, [pc, #76]	@ (8002404 <MX_USART3_UART_Init+0x58>)
 80023b8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80023bc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80023be:	4b11      	ldr	r3, [pc, #68]	@ (8002404 <MX_USART3_UART_Init+0x58>)
 80023c0:	2200      	movs	r2, #0
 80023c2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80023c4:	4b0f      	ldr	r3, [pc, #60]	@ (8002404 <MX_USART3_UART_Init+0x58>)
 80023c6:	2200      	movs	r2, #0
 80023c8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80023ca:	4b0e      	ldr	r3, [pc, #56]	@ (8002404 <MX_USART3_UART_Init+0x58>)
 80023cc:	2200      	movs	r2, #0
 80023ce:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80023d0:	4b0c      	ldr	r3, [pc, #48]	@ (8002404 <MX_USART3_UART_Init+0x58>)
 80023d2:	220c      	movs	r2, #12
 80023d4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023d6:	4b0b      	ldr	r3, [pc, #44]	@ (8002404 <MX_USART3_UART_Init+0x58>)
 80023d8:	2200      	movs	r2, #0
 80023da:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80023dc:	4b09      	ldr	r3, [pc, #36]	@ (8002404 <MX_USART3_UART_Init+0x58>)
 80023de:	2200      	movs	r2, #0
 80023e0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80023e2:	4b08      	ldr	r3, [pc, #32]	@ (8002404 <MX_USART3_UART_Init+0x58>)
 80023e4:	2200      	movs	r2, #0
 80023e6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80023e8:	4b06      	ldr	r3, [pc, #24]	@ (8002404 <MX_USART3_UART_Init+0x58>)
 80023ea:	2200      	movs	r2, #0
 80023ec:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80023ee:	4805      	ldr	r0, [pc, #20]	@ (8002404 <MX_USART3_UART_Init+0x58>)
 80023f0:	f004 f89e 	bl	8006530 <HAL_UART_Init>
 80023f4:	4603      	mov	r3, r0
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d001      	beq.n	80023fe <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80023fa:	f7ff fbe1 	bl	8001bc0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80023fe:	bf00      	nop
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	20000624 	.word	0x20000624
 8002408:	40004800 	.word	0x40004800

0800240c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b0aa      	sub	sp, #168	@ 0xa8
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002414:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002418:	2200      	movs	r2, #0
 800241a:	601a      	str	r2, [r3, #0]
 800241c:	605a      	str	r2, [r3, #4]
 800241e:	609a      	str	r2, [r3, #8]
 8002420:	60da      	str	r2, [r3, #12]
 8002422:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002424:	f107 0310 	add.w	r3, r7, #16
 8002428:	2284      	movs	r2, #132	@ 0x84
 800242a:	2100      	movs	r1, #0
 800242c:	4618      	mov	r0, r3
 800242e:	f005 fdf8 	bl	8008022 <memset>
  if(uartHandle->Instance==USART3)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4a22      	ldr	r2, [pc, #136]	@ (80024c0 <HAL_UART_MspInit+0xb4>)
 8002438:	4293      	cmp	r3, r2
 800243a:	d13c      	bne.n	80024b6 <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800243c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002440:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002442:	2300      	movs	r3, #0
 8002444:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002446:	f107 0310 	add.w	r3, r7, #16
 800244a:	4618      	mov	r0, r3
 800244c:	f001 ff66 	bl	800431c <HAL_RCCEx_PeriphCLKConfig>
 8002450:	4603      	mov	r3, r0
 8002452:	2b00      	cmp	r3, #0
 8002454:	d001      	beq.n	800245a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002456:	f7ff fbb3 	bl	8001bc0 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800245a:	4b1a      	ldr	r3, [pc, #104]	@ (80024c4 <HAL_UART_MspInit+0xb8>)
 800245c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800245e:	4a19      	ldr	r2, [pc, #100]	@ (80024c4 <HAL_UART_MspInit+0xb8>)
 8002460:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002464:	6413      	str	r3, [r2, #64]	@ 0x40
 8002466:	4b17      	ldr	r3, [pc, #92]	@ (80024c4 <HAL_UART_MspInit+0xb8>)
 8002468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800246a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800246e:	60fb      	str	r3, [r7, #12]
 8002470:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002472:	4b14      	ldr	r3, [pc, #80]	@ (80024c4 <HAL_UART_MspInit+0xb8>)
 8002474:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002476:	4a13      	ldr	r2, [pc, #76]	@ (80024c4 <HAL_UART_MspInit+0xb8>)
 8002478:	f043 0308 	orr.w	r3, r3, #8
 800247c:	6313      	str	r3, [r2, #48]	@ 0x30
 800247e:	4b11      	ldr	r3, [pc, #68]	@ (80024c4 <HAL_UART_MspInit+0xb8>)
 8002480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002482:	f003 0308 	and.w	r3, r3, #8
 8002486:	60bb      	str	r3, [r7, #8]
 8002488:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800248a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800248e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002492:	2302      	movs	r3, #2
 8002494:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002498:	2300      	movs	r3, #0
 800249a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800249e:	2303      	movs	r3, #3
 80024a0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80024a4:	2307      	movs	r3, #7
 80024a6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80024aa:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80024ae:	4619      	mov	r1, r3
 80024b0:	4805      	ldr	r0, [pc, #20]	@ (80024c8 <HAL_UART_MspInit+0xbc>)
 80024b2:	f000 fdbd 	bl	8003030 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80024b6:	bf00      	nop
 80024b8:	37a8      	adds	r7, #168	@ 0xa8
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	40004800 	.word	0x40004800
 80024c4:	40023800 	.word	0x40023800
 80024c8:	40020c00 	.word	0x40020c00

080024cc <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80024d0:	4b14      	ldr	r3, [pc, #80]	@ (8002524 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80024d2:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80024d6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80024d8:	4b12      	ldr	r3, [pc, #72]	@ (8002524 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80024da:	2206      	movs	r2, #6
 80024dc:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80024de:	4b11      	ldr	r3, [pc, #68]	@ (8002524 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80024e0:	2202      	movs	r2, #2
 80024e2:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80024e4:	4b0f      	ldr	r3, [pc, #60]	@ (8002524 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80024e6:	2200      	movs	r2, #0
 80024e8:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80024ea:	4b0e      	ldr	r3, [pc, #56]	@ (8002524 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80024ec:	2202      	movs	r2, #2
 80024ee:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80024f0:	4b0c      	ldr	r3, [pc, #48]	@ (8002524 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80024f2:	2201      	movs	r2, #1
 80024f4:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80024f6:	4b0b      	ldr	r3, [pc, #44]	@ (8002524 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80024f8:	2200      	movs	r2, #0
 80024fa:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80024fc:	4b09      	ldr	r3, [pc, #36]	@ (8002524 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80024fe:	2200      	movs	r2, #0
 8002500:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8002502:	4b08      	ldr	r3, [pc, #32]	@ (8002524 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002504:	2201      	movs	r2, #1
 8002506:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8002508:	4b06      	ldr	r3, [pc, #24]	@ (8002524 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800250a:	2200      	movs	r2, #0
 800250c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800250e:	4805      	ldr	r0, [pc, #20]	@ (8002524 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002510:	f001 f89f 	bl	8003652 <HAL_PCD_Init>
 8002514:	4603      	mov	r3, r0
 8002516:	2b00      	cmp	r3, #0
 8002518:	d001      	beq.n	800251e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800251a:	f7ff fb51 	bl	8001bc0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800251e:	bf00      	nop
 8002520:	bd80      	pop	{r7, pc}
 8002522:	bf00      	nop
 8002524:	200006ac 	.word	0x200006ac

08002528 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b0ac      	sub	sp, #176	@ 0xb0
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002530:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002534:	2200      	movs	r2, #0
 8002536:	601a      	str	r2, [r3, #0]
 8002538:	605a      	str	r2, [r3, #4]
 800253a:	609a      	str	r2, [r3, #8]
 800253c:	60da      	str	r2, [r3, #12]
 800253e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002540:	f107 0318 	add.w	r3, r7, #24
 8002544:	2284      	movs	r2, #132	@ 0x84
 8002546:	2100      	movs	r1, #0
 8002548:	4618      	mov	r0, r3
 800254a:	f005 fd6a 	bl	8008022 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002556:	d159      	bne.n	800260c <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8002558:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800255c:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 800255e:	2300      	movs	r3, #0
 8002560:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002564:	f107 0318 	add.w	r3, r7, #24
 8002568:	4618      	mov	r0, r3
 800256a:	f001 fed7 	bl	800431c <HAL_RCCEx_PeriphCLKConfig>
 800256e:	4603      	mov	r3, r0
 8002570:	2b00      	cmp	r3, #0
 8002572:	d001      	beq.n	8002578 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8002574:	f7ff fb24 	bl	8001bc0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002578:	4b26      	ldr	r3, [pc, #152]	@ (8002614 <HAL_PCD_MspInit+0xec>)
 800257a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800257c:	4a25      	ldr	r2, [pc, #148]	@ (8002614 <HAL_PCD_MspInit+0xec>)
 800257e:	f043 0301 	orr.w	r3, r3, #1
 8002582:	6313      	str	r3, [r2, #48]	@ 0x30
 8002584:	4b23      	ldr	r3, [pc, #140]	@ (8002614 <HAL_PCD_MspInit+0xec>)
 8002586:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002588:	f003 0301 	and.w	r3, r3, #1
 800258c:	617b      	str	r3, [r7, #20]
 800258e:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002590:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8002594:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002598:	2302      	movs	r3, #2
 800259a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800259e:	2300      	movs	r3, #0
 80025a0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025a4:	2303      	movs	r3, #3
 80025a6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80025aa:	230a      	movs	r3, #10
 80025ac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025b0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80025b4:	4619      	mov	r1, r3
 80025b6:	4818      	ldr	r0, [pc, #96]	@ (8002618 <HAL_PCD_MspInit+0xf0>)
 80025b8:	f000 fd3a 	bl	8003030 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80025bc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80025c0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025c4:	2300      	movs	r3, #0
 80025c6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ca:	2300      	movs	r3, #0
 80025cc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80025d0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80025d4:	4619      	mov	r1, r3
 80025d6:	4810      	ldr	r0, [pc, #64]	@ (8002618 <HAL_PCD_MspInit+0xf0>)
 80025d8:	f000 fd2a 	bl	8003030 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80025dc:	4b0d      	ldr	r3, [pc, #52]	@ (8002614 <HAL_PCD_MspInit+0xec>)
 80025de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025e0:	4a0c      	ldr	r2, [pc, #48]	@ (8002614 <HAL_PCD_MspInit+0xec>)
 80025e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80025e6:	6353      	str	r3, [r2, #52]	@ 0x34
 80025e8:	4b0a      	ldr	r3, [pc, #40]	@ (8002614 <HAL_PCD_MspInit+0xec>)
 80025ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025f0:	613b      	str	r3, [r7, #16]
 80025f2:	693b      	ldr	r3, [r7, #16]
 80025f4:	4b07      	ldr	r3, [pc, #28]	@ (8002614 <HAL_PCD_MspInit+0xec>)
 80025f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025f8:	4a06      	ldr	r2, [pc, #24]	@ (8002614 <HAL_PCD_MspInit+0xec>)
 80025fa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80025fe:	6453      	str	r3, [r2, #68]	@ 0x44
 8002600:	4b04      	ldr	r3, [pc, #16]	@ (8002614 <HAL_PCD_MspInit+0xec>)
 8002602:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002604:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002608:	60fb      	str	r3, [r7, #12]
 800260a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800260c:	bf00      	nop
 800260e:	37b0      	adds	r7, #176	@ 0xb0
 8002610:	46bd      	mov	sp, r7
 8002612:	bd80      	pop	{r7, pc}
 8002614:	40023800 	.word	0x40023800
 8002618:	40020000 	.word	0x40020000

0800261c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800261c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002654 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002620:	f7ff fc18 	bl	8001e54 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002624:	480c      	ldr	r0, [pc, #48]	@ (8002658 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002626:	490d      	ldr	r1, [pc, #52]	@ (800265c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002628:	4a0d      	ldr	r2, [pc, #52]	@ (8002660 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800262a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800262c:	e002      	b.n	8002634 <LoopCopyDataInit>

0800262e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800262e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002630:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002632:	3304      	adds	r3, #4

08002634 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002634:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002636:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002638:	d3f9      	bcc.n	800262e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800263a:	4a0a      	ldr	r2, [pc, #40]	@ (8002664 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800263c:	4c0a      	ldr	r4, [pc, #40]	@ (8002668 <LoopFillZerobss+0x22>)
  movs r3, #0
 800263e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002640:	e001      	b.n	8002646 <LoopFillZerobss>

08002642 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002642:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002644:	3204      	adds	r2, #4

08002646 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002646:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002648:	d3fb      	bcc.n	8002642 <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 800264a:	f005 fd43 	bl	80080d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800264e:	f7ff f9c1 	bl	80019d4 <main>
  bx  lr    
 8002652:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002654:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8002658:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800265c:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8002660:	0800a5c4 	.word	0x0800a5c4
  ldr r2, =_sbss
 8002664:	20000318 	.word	0x20000318
  ldr r4, =_ebss
 8002668:	20000cdc 	.word	0x20000cdc

0800266c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800266c:	e7fe      	b.n	800266c <ADC_IRQHandler>

0800266e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800266e:	b580      	push	{r7, lr}
 8002670:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002672:	2003      	movs	r0, #3
 8002674:	f000 f94c 	bl	8002910 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002678:	2000      	movs	r0, #0
 800267a:	f000 f805 	bl	8002688 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800267e:	f7ff faa5 	bl	8001bcc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002682:	2300      	movs	r3, #0
}
 8002684:	4618      	mov	r0, r3
 8002686:	bd80      	pop	{r7, pc}

08002688 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b082      	sub	sp, #8
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002690:	4b12      	ldr	r3, [pc, #72]	@ (80026dc <HAL_InitTick+0x54>)
 8002692:	681a      	ldr	r2, [r3, #0]
 8002694:	4b12      	ldr	r3, [pc, #72]	@ (80026e0 <HAL_InitTick+0x58>)
 8002696:	781b      	ldrb	r3, [r3, #0]
 8002698:	4619      	mov	r1, r3
 800269a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800269e:	fbb3 f3f1 	udiv	r3, r3, r1
 80026a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80026a6:	4618      	mov	r0, r3
 80026a8:	f000 f967 	bl	800297a <HAL_SYSTICK_Config>
 80026ac:	4603      	mov	r3, r0
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d001      	beq.n	80026b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80026b2:	2301      	movs	r3, #1
 80026b4:	e00e      	b.n	80026d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2b0f      	cmp	r3, #15
 80026ba:	d80a      	bhi.n	80026d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80026bc:	2200      	movs	r2, #0
 80026be:	6879      	ldr	r1, [r7, #4]
 80026c0:	f04f 30ff 	mov.w	r0, #4294967295
 80026c4:	f000 f92f 	bl	8002926 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80026c8:	4a06      	ldr	r2, [pc, #24]	@ (80026e4 <HAL_InitTick+0x5c>)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80026ce:	2300      	movs	r3, #0
 80026d0:	e000      	b.n	80026d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80026d2:	2301      	movs	r3, #1
}
 80026d4:	4618      	mov	r0, r3
 80026d6:	3708      	adds	r7, #8
 80026d8:	46bd      	mov	sp, r7
 80026da:	bd80      	pop	{r7, pc}
 80026dc:	20000004 	.word	0x20000004
 80026e0:	2000000c 	.word	0x2000000c
 80026e4:	20000008 	.word	0x20000008

080026e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026e8:	b480      	push	{r7}
 80026ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026ec:	4b06      	ldr	r3, [pc, #24]	@ (8002708 <HAL_IncTick+0x20>)
 80026ee:	781b      	ldrb	r3, [r3, #0]
 80026f0:	461a      	mov	r2, r3
 80026f2:	4b06      	ldr	r3, [pc, #24]	@ (800270c <HAL_IncTick+0x24>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4413      	add	r3, r2
 80026f8:	4a04      	ldr	r2, [pc, #16]	@ (800270c <HAL_IncTick+0x24>)
 80026fa:	6013      	str	r3, [r2, #0]
}
 80026fc:	bf00      	nop
 80026fe:	46bd      	mov	sp, r7
 8002700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002704:	4770      	bx	lr
 8002706:	bf00      	nop
 8002708:	2000000c 	.word	0x2000000c
 800270c:	20000b8c 	.word	0x20000b8c

08002710 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002710:	b480      	push	{r7}
 8002712:	af00      	add	r7, sp, #0
  return uwTick;
 8002714:	4b03      	ldr	r3, [pc, #12]	@ (8002724 <HAL_GetTick+0x14>)
 8002716:	681b      	ldr	r3, [r3, #0]
}
 8002718:	4618      	mov	r0, r3
 800271a:	46bd      	mov	sp, r7
 800271c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002720:	4770      	bx	lr
 8002722:	bf00      	nop
 8002724:	20000b8c 	.word	0x20000b8c

08002728 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b084      	sub	sp, #16
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002730:	f7ff ffee 	bl	8002710 <HAL_GetTick>
 8002734:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002740:	d005      	beq.n	800274e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002742:	4b0a      	ldr	r3, [pc, #40]	@ (800276c <HAL_Delay+0x44>)
 8002744:	781b      	ldrb	r3, [r3, #0]
 8002746:	461a      	mov	r2, r3
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	4413      	add	r3, r2
 800274c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800274e:	bf00      	nop
 8002750:	f7ff ffde 	bl	8002710 <HAL_GetTick>
 8002754:	4602      	mov	r2, r0
 8002756:	68bb      	ldr	r3, [r7, #8]
 8002758:	1ad3      	subs	r3, r2, r3
 800275a:	68fa      	ldr	r2, [r7, #12]
 800275c:	429a      	cmp	r2, r3
 800275e:	d8f7      	bhi.n	8002750 <HAL_Delay+0x28>
  {
  }
}
 8002760:	bf00      	nop
 8002762:	bf00      	nop
 8002764:	3710      	adds	r7, #16
 8002766:	46bd      	mov	sp, r7
 8002768:	bd80      	pop	{r7, pc}
 800276a:	bf00      	nop
 800276c:	2000000c 	.word	0x2000000c

08002770 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002770:	b480      	push	{r7}
 8002772:	b085      	sub	sp, #20
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	f003 0307 	and.w	r3, r3, #7
 800277e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002780:	4b0b      	ldr	r3, [pc, #44]	@ (80027b0 <__NVIC_SetPriorityGrouping+0x40>)
 8002782:	68db      	ldr	r3, [r3, #12]
 8002784:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002786:	68ba      	ldr	r2, [r7, #8]
 8002788:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800278c:	4013      	ands	r3, r2
 800278e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002798:	4b06      	ldr	r3, [pc, #24]	@ (80027b4 <__NVIC_SetPriorityGrouping+0x44>)
 800279a:	4313      	orrs	r3, r2
 800279c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800279e:	4a04      	ldr	r2, [pc, #16]	@ (80027b0 <__NVIC_SetPriorityGrouping+0x40>)
 80027a0:	68bb      	ldr	r3, [r7, #8]
 80027a2:	60d3      	str	r3, [r2, #12]
}
 80027a4:	bf00      	nop
 80027a6:	3714      	adds	r7, #20
 80027a8:	46bd      	mov	sp, r7
 80027aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ae:	4770      	bx	lr
 80027b0:	e000ed00 	.word	0xe000ed00
 80027b4:	05fa0000 	.word	0x05fa0000

080027b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027b8:	b480      	push	{r7}
 80027ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027bc:	4b04      	ldr	r3, [pc, #16]	@ (80027d0 <__NVIC_GetPriorityGrouping+0x18>)
 80027be:	68db      	ldr	r3, [r3, #12]
 80027c0:	0a1b      	lsrs	r3, r3, #8
 80027c2:	f003 0307 	and.w	r3, r3, #7
}
 80027c6:	4618      	mov	r0, r3
 80027c8:	46bd      	mov	sp, r7
 80027ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ce:	4770      	bx	lr
 80027d0:	e000ed00 	.word	0xe000ed00

080027d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b083      	sub	sp, #12
 80027d8:	af00      	add	r7, sp, #0
 80027da:	4603      	mov	r3, r0
 80027dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	db0b      	blt.n	80027fe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027e6:	79fb      	ldrb	r3, [r7, #7]
 80027e8:	f003 021f 	and.w	r2, r3, #31
 80027ec:	4907      	ldr	r1, [pc, #28]	@ (800280c <__NVIC_EnableIRQ+0x38>)
 80027ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027f2:	095b      	lsrs	r3, r3, #5
 80027f4:	2001      	movs	r0, #1
 80027f6:	fa00 f202 	lsl.w	r2, r0, r2
 80027fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80027fe:	bf00      	nop
 8002800:	370c      	adds	r7, #12
 8002802:	46bd      	mov	sp, r7
 8002804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002808:	4770      	bx	lr
 800280a:	bf00      	nop
 800280c:	e000e100 	.word	0xe000e100

08002810 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002810:	b480      	push	{r7}
 8002812:	b083      	sub	sp, #12
 8002814:	af00      	add	r7, sp, #0
 8002816:	4603      	mov	r3, r0
 8002818:	6039      	str	r1, [r7, #0]
 800281a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800281c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002820:	2b00      	cmp	r3, #0
 8002822:	db0a      	blt.n	800283a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	b2da      	uxtb	r2, r3
 8002828:	490c      	ldr	r1, [pc, #48]	@ (800285c <__NVIC_SetPriority+0x4c>)
 800282a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800282e:	0112      	lsls	r2, r2, #4
 8002830:	b2d2      	uxtb	r2, r2
 8002832:	440b      	add	r3, r1
 8002834:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002838:	e00a      	b.n	8002850 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	b2da      	uxtb	r2, r3
 800283e:	4908      	ldr	r1, [pc, #32]	@ (8002860 <__NVIC_SetPriority+0x50>)
 8002840:	79fb      	ldrb	r3, [r7, #7]
 8002842:	f003 030f 	and.w	r3, r3, #15
 8002846:	3b04      	subs	r3, #4
 8002848:	0112      	lsls	r2, r2, #4
 800284a:	b2d2      	uxtb	r2, r2
 800284c:	440b      	add	r3, r1
 800284e:	761a      	strb	r2, [r3, #24]
}
 8002850:	bf00      	nop
 8002852:	370c      	adds	r7, #12
 8002854:	46bd      	mov	sp, r7
 8002856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285a:	4770      	bx	lr
 800285c:	e000e100 	.word	0xe000e100
 8002860:	e000ed00 	.word	0xe000ed00

08002864 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002864:	b480      	push	{r7}
 8002866:	b089      	sub	sp, #36	@ 0x24
 8002868:	af00      	add	r7, sp, #0
 800286a:	60f8      	str	r0, [r7, #12]
 800286c:	60b9      	str	r1, [r7, #8]
 800286e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	f003 0307 	and.w	r3, r3, #7
 8002876:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002878:	69fb      	ldr	r3, [r7, #28]
 800287a:	f1c3 0307 	rsb	r3, r3, #7
 800287e:	2b04      	cmp	r3, #4
 8002880:	bf28      	it	cs
 8002882:	2304      	movcs	r3, #4
 8002884:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002886:	69fb      	ldr	r3, [r7, #28]
 8002888:	3304      	adds	r3, #4
 800288a:	2b06      	cmp	r3, #6
 800288c:	d902      	bls.n	8002894 <NVIC_EncodePriority+0x30>
 800288e:	69fb      	ldr	r3, [r7, #28]
 8002890:	3b03      	subs	r3, #3
 8002892:	e000      	b.n	8002896 <NVIC_EncodePriority+0x32>
 8002894:	2300      	movs	r3, #0
 8002896:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002898:	f04f 32ff 	mov.w	r2, #4294967295
 800289c:	69bb      	ldr	r3, [r7, #24]
 800289e:	fa02 f303 	lsl.w	r3, r2, r3
 80028a2:	43da      	mvns	r2, r3
 80028a4:	68bb      	ldr	r3, [r7, #8]
 80028a6:	401a      	ands	r2, r3
 80028a8:	697b      	ldr	r3, [r7, #20]
 80028aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028ac:	f04f 31ff 	mov.w	r1, #4294967295
 80028b0:	697b      	ldr	r3, [r7, #20]
 80028b2:	fa01 f303 	lsl.w	r3, r1, r3
 80028b6:	43d9      	mvns	r1, r3
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028bc:	4313      	orrs	r3, r2
         );
}
 80028be:	4618      	mov	r0, r3
 80028c0:	3724      	adds	r7, #36	@ 0x24
 80028c2:	46bd      	mov	sp, r7
 80028c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c8:	4770      	bx	lr
	...

080028cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b082      	sub	sp, #8
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	3b01      	subs	r3, #1
 80028d8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80028dc:	d301      	bcc.n	80028e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80028de:	2301      	movs	r3, #1
 80028e0:	e00f      	b.n	8002902 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028e2:	4a0a      	ldr	r2, [pc, #40]	@ (800290c <SysTick_Config+0x40>)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	3b01      	subs	r3, #1
 80028e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80028ea:	210f      	movs	r1, #15
 80028ec:	f04f 30ff 	mov.w	r0, #4294967295
 80028f0:	f7ff ff8e 	bl	8002810 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028f4:	4b05      	ldr	r3, [pc, #20]	@ (800290c <SysTick_Config+0x40>)
 80028f6:	2200      	movs	r2, #0
 80028f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028fa:	4b04      	ldr	r3, [pc, #16]	@ (800290c <SysTick_Config+0x40>)
 80028fc:	2207      	movs	r2, #7
 80028fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002900:	2300      	movs	r3, #0
}
 8002902:	4618      	mov	r0, r3
 8002904:	3708      	adds	r7, #8
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop
 800290c:	e000e010 	.word	0xe000e010

08002910 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b082      	sub	sp, #8
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002918:	6878      	ldr	r0, [r7, #4]
 800291a:	f7ff ff29 	bl	8002770 <__NVIC_SetPriorityGrouping>
}
 800291e:	bf00      	nop
 8002920:	3708      	adds	r7, #8
 8002922:	46bd      	mov	sp, r7
 8002924:	bd80      	pop	{r7, pc}

08002926 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002926:	b580      	push	{r7, lr}
 8002928:	b086      	sub	sp, #24
 800292a:	af00      	add	r7, sp, #0
 800292c:	4603      	mov	r3, r0
 800292e:	60b9      	str	r1, [r7, #8]
 8002930:	607a      	str	r2, [r7, #4]
 8002932:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002934:	2300      	movs	r3, #0
 8002936:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002938:	f7ff ff3e 	bl	80027b8 <__NVIC_GetPriorityGrouping>
 800293c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800293e:	687a      	ldr	r2, [r7, #4]
 8002940:	68b9      	ldr	r1, [r7, #8]
 8002942:	6978      	ldr	r0, [r7, #20]
 8002944:	f7ff ff8e 	bl	8002864 <NVIC_EncodePriority>
 8002948:	4602      	mov	r2, r0
 800294a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800294e:	4611      	mov	r1, r2
 8002950:	4618      	mov	r0, r3
 8002952:	f7ff ff5d 	bl	8002810 <__NVIC_SetPriority>
}
 8002956:	bf00      	nop
 8002958:	3718      	adds	r7, #24
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}

0800295e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800295e:	b580      	push	{r7, lr}
 8002960:	b082      	sub	sp, #8
 8002962:	af00      	add	r7, sp, #0
 8002964:	4603      	mov	r3, r0
 8002966:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002968:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800296c:	4618      	mov	r0, r3
 800296e:	f7ff ff31 	bl	80027d4 <__NVIC_EnableIRQ>
}
 8002972:	bf00      	nop
 8002974:	3708      	adds	r7, #8
 8002976:	46bd      	mov	sp, r7
 8002978:	bd80      	pop	{r7, pc}

0800297a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800297a:	b580      	push	{r7, lr}
 800297c:	b082      	sub	sp, #8
 800297e:	af00      	add	r7, sp, #0
 8002980:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002982:	6878      	ldr	r0, [r7, #4]
 8002984:	f7ff ffa2 	bl	80028cc <SysTick_Config>
 8002988:	4603      	mov	r3, r0
}
 800298a:	4618      	mov	r0, r3
 800298c:	3708      	adds	r7, #8
 800298e:	46bd      	mov	sp, r7
 8002990:	bd80      	pop	{r7, pc}
	...

08002994 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b084      	sub	sp, #16
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d101      	bne.n	80029a6 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80029a2:	2301      	movs	r3, #1
 80029a4:	e086      	b.n	8002ab4 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d106      	bne.n	80029be <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2220      	movs	r2, #32
 80029b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80029b8:	6878      	ldr	r0, [r7, #4]
 80029ba:	f7fe fd83 	bl	80014c4 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029be:	4b3f      	ldr	r3, [pc, #252]	@ (8002abc <HAL_ETH_Init+0x128>)
 80029c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029c2:	4a3e      	ldr	r2, [pc, #248]	@ (8002abc <HAL_ETH_Init+0x128>)
 80029c4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80029c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80029ca:	4b3c      	ldr	r3, [pc, #240]	@ (8002abc <HAL_ETH_Init+0x128>)
 80029cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80029d2:	60bb      	str	r3, [r7, #8]
 80029d4:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80029d6:	4b3a      	ldr	r3, [pc, #232]	@ (8002ac0 <HAL_ETH_Init+0x12c>)
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	4a39      	ldr	r2, [pc, #228]	@ (8002ac0 <HAL_ETH_Init+0x12c>)
 80029dc:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80029e0:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80029e2:	4b37      	ldr	r3, [pc, #220]	@ (8002ac0 <HAL_ETH_Init+0x12c>)
 80029e4:	685a      	ldr	r2, [r3, #4]
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	689b      	ldr	r3, [r3, #8]
 80029ea:	4935      	ldr	r1, [pc, #212]	@ (8002ac0 <HAL_ETH_Init+0x12c>)
 80029ec:	4313      	orrs	r3, r2
 80029ee:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 80029f0:	4b33      	ldr	r3, [pc, #204]	@ (8002ac0 <HAL_ETH_Init+0x12c>)
 80029f2:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	687a      	ldr	r2, [r7, #4]
 8002a00:	6812      	ldr	r2, [r2, #0]
 8002a02:	f043 0301 	orr.w	r3, r3, #1
 8002a06:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002a0a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002a0c:	f7ff fe80 	bl	8002710 <HAL_GetTick>
 8002a10:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002a12:	e011      	b.n	8002a38 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8002a14:	f7ff fe7c 	bl	8002710 <HAL_GetTick>
 8002a18:	4602      	mov	r2, r0
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	1ad3      	subs	r3, r2, r3
 8002a1e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002a22:	d909      	bls.n	8002a38 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2204      	movs	r2, #4
 8002a28:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	22e0      	movs	r2, #224	@ 0xe0
 8002a30:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8002a34:	2301      	movs	r3, #1
 8002a36:	e03d      	b.n	8002ab4 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f003 0301 	and.w	r3, r3, #1
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d1e4      	bne.n	8002a14 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8002a4a:	6878      	ldr	r0, [r7, #4]
 8002a4c:	f000 f97a 	bl	8002d44 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8002a50:	6878      	ldr	r0, [r7, #4]
 8002a52:	f000 fa25 	bl	8002ea0 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8002a56:	6878      	ldr	r0, [r7, #4]
 8002a58:	f000 fa7b 	bl	8002f52 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	461a      	mov	r2, r3
 8002a62:	2100      	movs	r1, #0
 8002a64:	6878      	ldr	r0, [r7, #4]
 8002a66:	f000 f9e3 	bl	8002e30 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8002a78:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681a      	ldr	r2, [r3, #0]
 8002a86:	4b0f      	ldr	r3, [pc, #60]	@ (8002ac4 <HAL_ETH_Init+0x130>)
 8002a88:	430b      	orrs	r3, r1
 8002a8a:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8002a9e:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2210      	movs	r2, #16
 8002aae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002ab2:	2300      	movs	r3, #0
}
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	3710      	adds	r7, #16
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	bd80      	pop	{r7, pc}
 8002abc:	40023800 	.word	0x40023800
 8002ac0:	40013800 	.word	0x40013800
 8002ac4:	00020060 	.word	0x00020060

08002ac8 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b084      	sub	sp, #16
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
 8002ad0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8002ada:	68fa      	ldr	r2, [r7, #12]
 8002adc:	4b53      	ldr	r3, [pc, #332]	@ (8002c2c <ETH_SetMACConfig+0x164>)
 8002ade:	4013      	ands	r3, r2
 8002ae0:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	7b9b      	ldrb	r3, [r3, #14]
 8002ae6:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002ae8:	683a      	ldr	r2, [r7, #0]
 8002aea:	7c12      	ldrb	r2, [r2, #16]
 8002aec:	2a00      	cmp	r2, #0
 8002aee:	d102      	bne.n	8002af6 <ETH_SetMACConfig+0x2e>
 8002af0:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8002af4:	e000      	b.n	8002af8 <ETH_SetMACConfig+0x30>
 8002af6:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8002af8:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002afa:	683a      	ldr	r2, [r7, #0]
 8002afc:	7c52      	ldrb	r2, [r2, #17]
 8002afe:	2a00      	cmp	r2, #0
 8002b00:	d102      	bne.n	8002b08 <ETH_SetMACConfig+0x40>
 8002b02:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8002b06:	e000      	b.n	8002b0a <ETH_SetMACConfig+0x42>
 8002b08:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002b0a:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002b10:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	7fdb      	ldrb	r3, [r3, #31]
 8002b16:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8002b18:	431a      	orrs	r2, r3
                        macconf->Speed |
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002b1e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002b20:	683a      	ldr	r2, [r7, #0]
 8002b22:	7f92      	ldrb	r2, [r2, #30]
 8002b24:	2a00      	cmp	r2, #0
 8002b26:	d102      	bne.n	8002b2e <ETH_SetMACConfig+0x66>
 8002b28:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002b2c:	e000      	b.n	8002b30 <ETH_SetMACConfig+0x68>
 8002b2e:	2200      	movs	r2, #0
                        macconf->Speed |
 8002b30:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	7f1b      	ldrb	r3, [r3, #28]
 8002b36:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002b38:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002b3e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	791b      	ldrb	r3, [r3, #4]
 8002b44:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8002b46:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002b48:	683a      	ldr	r2, [r7, #0]
 8002b4a:	f892 2020 	ldrb.w	r2, [r2, #32]
 8002b4e:	2a00      	cmp	r2, #0
 8002b50:	d102      	bne.n	8002b58 <ETH_SetMACConfig+0x90>
 8002b52:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002b56:	e000      	b.n	8002b5a <ETH_SetMACConfig+0x92>
 8002b58:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002b5a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	7bdb      	ldrb	r3, [r3, #15]
 8002b60:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002b62:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002b68:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002b70:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8002b72:	4313      	orrs	r3, r2
 8002b74:	68fa      	ldr	r2, [r7, #12]
 8002b76:	4313      	orrs	r3, r2
 8002b78:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	68fa      	ldr	r2, [r7, #12]
 8002b80:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002b8a:	2001      	movs	r0, #1
 8002b8c:	f7ff fdcc 	bl	8002728 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	68fa      	ldr	r2, [r7, #12]
 8002b96:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	699b      	ldr	r3, [r3, #24]
 8002b9e:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8002ba0:	68fa      	ldr	r2, [r7, #12]
 8002ba2:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8002ba6:	4013      	ands	r3, r2
 8002ba8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002bae:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002bb0:	683a      	ldr	r2, [r7, #0]
 8002bb2:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8002bb6:	2a00      	cmp	r2, #0
 8002bb8:	d101      	bne.n	8002bbe <ETH_SetMACConfig+0xf6>
 8002bba:	2280      	movs	r2, #128	@ 0x80
 8002bbc:	e000      	b.n	8002bc0 <ETH_SetMACConfig+0xf8>
 8002bbe:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002bc0:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002bc6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002bc8:	683a      	ldr	r2, [r7, #0]
 8002bca:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8002bce:	2a01      	cmp	r2, #1
 8002bd0:	d101      	bne.n	8002bd6 <ETH_SetMACConfig+0x10e>
 8002bd2:	2208      	movs	r2, #8
 8002bd4:	e000      	b.n	8002bd8 <ETH_SetMACConfig+0x110>
 8002bd6:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8002bd8:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8002bda:	683a      	ldr	r2, [r7, #0]
 8002bdc:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8002be0:	2a01      	cmp	r2, #1
 8002be2:	d101      	bne.n	8002be8 <ETH_SetMACConfig+0x120>
 8002be4:	2204      	movs	r2, #4
 8002be6:	e000      	b.n	8002bea <ETH_SetMACConfig+0x122>
 8002be8:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002bea:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8002bec:	683a      	ldr	r2, [r7, #0]
 8002bee:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8002bf2:	2a01      	cmp	r2, #1
 8002bf4:	d101      	bne.n	8002bfa <ETH_SetMACConfig+0x132>
 8002bf6:	2202      	movs	r2, #2
 8002bf8:	e000      	b.n	8002bfc <ETH_SetMACConfig+0x134>
 8002bfa:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002bfc:	4313      	orrs	r3, r2
 8002bfe:	68fa      	ldr	r2, [r7, #12]
 8002c00:	4313      	orrs	r3, r2
 8002c02:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	68fa      	ldr	r2, [r7, #12]
 8002c0a:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	699b      	ldr	r3, [r3, #24]
 8002c12:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002c14:	2001      	movs	r0, #1
 8002c16:	f7ff fd87 	bl	8002728 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	68fa      	ldr	r2, [r7, #12]
 8002c20:	619a      	str	r2, [r3, #24]
}
 8002c22:	bf00      	nop
 8002c24:	3710      	adds	r7, #16
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}
 8002c2a:	bf00      	nop
 8002c2c:	fd20810f 	.word	0xfd20810f

08002c30 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b084      	sub	sp, #16
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
 8002c38:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c42:	699b      	ldr	r3, [r3, #24]
 8002c44:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8002c46:	68fa      	ldr	r2, [r7, #12]
 8002c48:	4b3d      	ldr	r3, [pc, #244]	@ (8002d40 <ETH_SetDMAConfig+0x110>)
 8002c4a:	4013      	ands	r3, r2
 8002c4c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	7b1b      	ldrb	r3, [r3, #12]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d102      	bne.n	8002c5c <ETH_SetDMAConfig+0x2c>
 8002c56:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002c5a:	e000      	b.n	8002c5e <ETH_SetDMAConfig+0x2e>
 8002c5c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	7b5b      	ldrb	r3, [r3, #13]
 8002c62:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002c64:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8002c66:	683a      	ldr	r2, [r7, #0]
 8002c68:	7f52      	ldrb	r2, [r2, #29]
 8002c6a:	2a00      	cmp	r2, #0
 8002c6c:	d102      	bne.n	8002c74 <ETH_SetDMAConfig+0x44>
 8002c6e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8002c72:	e000      	b.n	8002c76 <ETH_SetDMAConfig+0x46>
 8002c74:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002c76:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	7b9b      	ldrb	r3, [r3, #14]
 8002c7c:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8002c7e:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002c84:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	7f1b      	ldrb	r3, [r3, #28]
 8002c8a:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8002c8c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	7f9b      	ldrb	r3, [r3, #30]
 8002c92:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002c94:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002c9a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002ca2:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002ca4:	4313      	orrs	r3, r2
 8002ca6:	68fa      	ldr	r2, [r7, #12]
 8002ca8:	4313      	orrs	r3, r2
 8002caa:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002cb4:	461a      	mov	r2, r3
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002cc2:	699b      	ldr	r3, [r3, #24]
 8002cc4:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002cc6:	2001      	movs	r0, #1
 8002cc8:	f7ff fd2e 	bl	8002728 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002cd4:	461a      	mov	r2, r3
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	791b      	ldrb	r3, [r3, #4]
 8002cde:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002ce4:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8002cea:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002cf0:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002cf8:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8002cfa:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d00:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002d02:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002d08:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002d0a:	687a      	ldr	r2, [r7, #4]
 8002d0c:	6812      	ldr	r2, [r2, #0]
 8002d0e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002d12:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002d16:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002d24:	2001      	movs	r0, #1
 8002d26:	f7ff fcff 	bl	8002728 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002d32:	461a      	mov	r2, r3
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	6013      	str	r3, [r2, #0]
}
 8002d38:	bf00      	nop
 8002d3a:	3710      	adds	r7, #16
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd80      	pop	{r7, pc}
 8002d40:	f8de3f23 	.word	0xf8de3f23

08002d44 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b0a6      	sub	sp, #152	@ 0x98
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8002d52:	2301      	movs	r3, #1
 8002d54:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8002d58:	2300      	movs	r3, #0
 8002d5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8002d62:	2301      	movs	r3, #1
 8002d64:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8002d74:	2301      	movs	r3, #1
 8002d76:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8002d80:	2300      	movs	r3, #0
 8002d82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8002d86:	2300      	movs	r3, #0
 8002d88:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8002d90:	2300      	movs	r3, #0
 8002d92:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8002d94:	2300      	movs	r3, #0
 8002d96:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8002da0:	2300      	movs	r3, #0
 8002da2:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8002da6:	2300      	movs	r3, #0
 8002da8:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8002dac:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002db0:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8002db2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002db6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8002db8:	2300      	movs	r3, #0
 8002dba:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8002dbe:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002dc2:	4619      	mov	r1, r3
 8002dc4:	6878      	ldr	r0, [r7, #4]
 8002dc6:	f7ff fe7f 	bl	8002ac8 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8002de0:	2300      	movs	r3, #0
 8002de2:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8002de6:	2300      	movs	r3, #0
 8002de8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8002dec:	2300      	movs	r3, #0
 8002dee:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8002df0:	2301      	movs	r3, #1
 8002df2:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8002df6:	2301      	movs	r3, #1
 8002df8:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8002dfa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002dfe:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8002e00:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002e04:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8002e06:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002e0a:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8002e12:	2300      	movs	r3, #0
 8002e14:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8002e16:	2300      	movs	r3, #0
 8002e18:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8002e1a:	f107 0308 	add.w	r3, r7, #8
 8002e1e:	4619      	mov	r1, r3
 8002e20:	6878      	ldr	r0, [r7, #4]
 8002e22:	f7ff ff05 	bl	8002c30 <ETH_SetDMAConfig>
}
 8002e26:	bf00      	nop
 8002e28:	3798      	adds	r7, #152	@ 0x98
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	bd80      	pop	{r7, pc}
	...

08002e30 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8002e30:	b480      	push	{r7}
 8002e32:	b087      	sub	sp, #28
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	60f8      	str	r0, [r7, #12]
 8002e38:	60b9      	str	r1, [r7, #8]
 8002e3a:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	3305      	adds	r3, #5
 8002e40:	781b      	ldrb	r3, [r3, #0]
 8002e42:	021b      	lsls	r3, r3, #8
 8002e44:	687a      	ldr	r2, [r7, #4]
 8002e46:	3204      	adds	r2, #4
 8002e48:	7812      	ldrb	r2, [r2, #0]
 8002e4a:	4313      	orrs	r3, r2
 8002e4c:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8002e4e:	68ba      	ldr	r2, [r7, #8]
 8002e50:	4b11      	ldr	r3, [pc, #68]	@ (8002e98 <ETH_MACAddressConfig+0x68>)
 8002e52:	4413      	add	r3, r2
 8002e54:	461a      	mov	r2, r3
 8002e56:	697b      	ldr	r3, [r7, #20]
 8002e58:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	3303      	adds	r3, #3
 8002e5e:	781b      	ldrb	r3, [r3, #0]
 8002e60:	061a      	lsls	r2, r3, #24
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	3302      	adds	r3, #2
 8002e66:	781b      	ldrb	r3, [r3, #0]
 8002e68:	041b      	lsls	r3, r3, #16
 8002e6a:	431a      	orrs	r2, r3
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	3301      	adds	r3, #1
 8002e70:	781b      	ldrb	r3, [r3, #0]
 8002e72:	021b      	lsls	r3, r3, #8
 8002e74:	4313      	orrs	r3, r2
 8002e76:	687a      	ldr	r2, [r7, #4]
 8002e78:	7812      	ldrb	r2, [r2, #0]
 8002e7a:	4313      	orrs	r3, r2
 8002e7c:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8002e7e:	68ba      	ldr	r2, [r7, #8]
 8002e80:	4b06      	ldr	r3, [pc, #24]	@ (8002e9c <ETH_MACAddressConfig+0x6c>)
 8002e82:	4413      	add	r3, r2
 8002e84:	461a      	mov	r2, r3
 8002e86:	697b      	ldr	r3, [r7, #20]
 8002e88:	6013      	str	r3, [r2, #0]
}
 8002e8a:	bf00      	nop
 8002e8c:	371c      	adds	r7, #28
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e94:	4770      	bx	lr
 8002e96:	bf00      	nop
 8002e98:	40028040 	.word	0x40028040
 8002e9c:	40028044 	.word	0x40028044

08002ea0 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	b085      	sub	sp, #20
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	60fb      	str	r3, [r7, #12]
 8002eac:	e03e      	b.n	8002f2c <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	68d9      	ldr	r1, [r3, #12]
 8002eb2:	68fa      	ldr	r2, [r7, #12]
 8002eb4:	4613      	mov	r3, r2
 8002eb6:	009b      	lsls	r3, r3, #2
 8002eb8:	4413      	add	r3, r2
 8002eba:	00db      	lsls	r3, r3, #3
 8002ebc:	440b      	add	r3, r1
 8002ebe:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8002ec0:	68bb      	ldr	r3, [r7, #8]
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8002ec6:	68bb      	ldr	r3, [r7, #8]
 8002ec8:	2200      	movs	r2, #0
 8002eca:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8002ecc:	68bb      	ldr	r3, [r7, #8]
 8002ece:	2200      	movs	r2, #0
 8002ed0:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8002ed2:	68bb      	ldr	r3, [r7, #8]
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8002ed8:	68b9      	ldr	r1, [r7, #8]
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	68fa      	ldr	r2, [r7, #12]
 8002ede:	3206      	adds	r2, #6
 8002ee0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8002ee4:	68bb      	ldr	r3, [r7, #8]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002eec:	68bb      	ldr	r3, [r7, #8]
 8002eee:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	2b02      	cmp	r3, #2
 8002ef4:	d80c      	bhi.n	8002f10 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	68d9      	ldr	r1, [r3, #12]
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	1c5a      	adds	r2, r3, #1
 8002efe:	4613      	mov	r3, r2
 8002f00:	009b      	lsls	r3, r3, #2
 8002f02:	4413      	add	r3, r2
 8002f04:	00db      	lsls	r3, r3, #3
 8002f06:	440b      	add	r3, r1
 8002f08:	461a      	mov	r2, r3
 8002f0a:	68bb      	ldr	r3, [r7, #8]
 8002f0c:	60da      	str	r2, [r3, #12]
 8002f0e:	e004      	b.n	8002f1a <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	68db      	ldr	r3, [r3, #12]
 8002f14:	461a      	mov	r2, r3
 8002f16:	68bb      	ldr	r3, [r7, #8]
 8002f18:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8002f1a:	68bb      	ldr	r3, [r7, #8]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8002f22:	68bb      	ldr	r3, [r7, #8]
 8002f24:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	3301      	adds	r3, #1
 8002f2a:	60fb      	str	r3, [r7, #12]
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	2b03      	cmp	r3, #3
 8002f30:	d9bd      	bls.n	8002eae <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2200      	movs	r2, #0
 8002f36:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	68da      	ldr	r2, [r3, #12]
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002f44:	611a      	str	r2, [r3, #16]
}
 8002f46:	bf00      	nop
 8002f48:	3714      	adds	r7, #20
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f50:	4770      	bx	lr

08002f52 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8002f52:	b480      	push	{r7}
 8002f54:	b085      	sub	sp, #20
 8002f56:	af00      	add	r7, sp, #0
 8002f58:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	60fb      	str	r3, [r7, #12]
 8002f5e:	e048      	b.n	8002ff2 <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6919      	ldr	r1, [r3, #16]
 8002f64:	68fa      	ldr	r2, [r7, #12]
 8002f66:	4613      	mov	r3, r2
 8002f68:	009b      	lsls	r3, r3, #2
 8002f6a:	4413      	add	r3, r2
 8002f6c:	00db      	lsls	r3, r3, #3
 8002f6e:	440b      	add	r3, r1
 8002f70:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8002f72:	68bb      	ldr	r3, [r7, #8]
 8002f74:	2200      	movs	r2, #0
 8002f76:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8002f78:	68bb      	ldr	r3, [r7, #8]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8002f7e:	68bb      	ldr	r3, [r7, #8]
 8002f80:	2200      	movs	r2, #0
 8002f82:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8002f84:	68bb      	ldr	r3, [r7, #8]
 8002f86:	2200      	movs	r2, #0
 8002f88:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8002f8a:	68bb      	ldr	r3, [r7, #8]
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	2200      	movs	r2, #0
 8002f94:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8002f96:	68bb      	ldr	r3, [r7, #8]
 8002f98:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8002f9c:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	695b      	ldr	r3, [r3, #20]
 8002fa2:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002fa6:	68bb      	ldr	r3, [r7, #8]
 8002fa8:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8002faa:	68bb      	ldr	r3, [r7, #8]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002fb2:	68bb      	ldr	r3, [r7, #8]
 8002fb4:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8002fb6:	68b9      	ldr	r1, [r7, #8]
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	68fa      	ldr	r2, [r7, #12]
 8002fbc:	3212      	adds	r2, #18
 8002fbe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	2b02      	cmp	r3, #2
 8002fc6:	d80c      	bhi.n	8002fe2 <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6919      	ldr	r1, [r3, #16]
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	1c5a      	adds	r2, r3, #1
 8002fd0:	4613      	mov	r3, r2
 8002fd2:	009b      	lsls	r3, r3, #2
 8002fd4:	4413      	add	r3, r2
 8002fd6:	00db      	lsls	r3, r3, #3
 8002fd8:	440b      	add	r3, r1
 8002fda:	461a      	mov	r2, r3
 8002fdc:	68bb      	ldr	r3, [r7, #8]
 8002fde:	60da      	str	r2, [r3, #12]
 8002fe0:	e004      	b.n	8002fec <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	691b      	ldr	r3, [r3, #16]
 8002fe6:	461a      	mov	r2, r3
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	3301      	adds	r3, #1
 8002ff0:	60fb      	str	r3, [r7, #12]
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	2b03      	cmp	r3, #3
 8002ff6:	d9b3      	bls.n	8002f60 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2200      	movs	r2, #0
 8003002:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2200      	movs	r2, #0
 8003008:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2200      	movs	r2, #0
 800300e:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2200      	movs	r2, #0
 8003014:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	691a      	ldr	r2, [r3, #16]
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003022:	60da      	str	r2, [r3, #12]
}
 8003024:	bf00      	nop
 8003026:	3714      	adds	r7, #20
 8003028:	46bd      	mov	sp, r7
 800302a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302e:	4770      	bx	lr

08003030 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003030:	b480      	push	{r7}
 8003032:	b089      	sub	sp, #36	@ 0x24
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
 8003038:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800303a:	2300      	movs	r3, #0
 800303c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800303e:	2300      	movs	r3, #0
 8003040:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003042:	2300      	movs	r3, #0
 8003044:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003046:	2300      	movs	r3, #0
 8003048:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 800304a:	2300      	movs	r3, #0
 800304c:	61fb      	str	r3, [r7, #28]
 800304e:	e175      	b.n	800333c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003050:	2201      	movs	r2, #1
 8003052:	69fb      	ldr	r3, [r7, #28]
 8003054:	fa02 f303 	lsl.w	r3, r2, r3
 8003058:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	697a      	ldr	r2, [r7, #20]
 8003060:	4013      	ands	r3, r2
 8003062:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8003064:	693a      	ldr	r2, [r7, #16]
 8003066:	697b      	ldr	r3, [r7, #20]
 8003068:	429a      	cmp	r2, r3
 800306a:	f040 8164 	bne.w	8003336 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	685b      	ldr	r3, [r3, #4]
 8003072:	f003 0303 	and.w	r3, r3, #3
 8003076:	2b01      	cmp	r3, #1
 8003078:	d005      	beq.n	8003086 <HAL_GPIO_Init+0x56>
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	685b      	ldr	r3, [r3, #4]
 800307e:	f003 0303 	and.w	r3, r3, #3
 8003082:	2b02      	cmp	r3, #2
 8003084:	d130      	bne.n	80030e8 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	689b      	ldr	r3, [r3, #8]
 800308a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800308c:	69fb      	ldr	r3, [r7, #28]
 800308e:	005b      	lsls	r3, r3, #1
 8003090:	2203      	movs	r2, #3
 8003092:	fa02 f303 	lsl.w	r3, r2, r3
 8003096:	43db      	mvns	r3, r3
 8003098:	69ba      	ldr	r2, [r7, #24]
 800309a:	4013      	ands	r3, r2
 800309c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	68da      	ldr	r2, [r3, #12]
 80030a2:	69fb      	ldr	r3, [r7, #28]
 80030a4:	005b      	lsls	r3, r3, #1
 80030a6:	fa02 f303 	lsl.w	r3, r2, r3
 80030aa:	69ba      	ldr	r2, [r7, #24]
 80030ac:	4313      	orrs	r3, r2
 80030ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	69ba      	ldr	r2, [r7, #24]
 80030b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80030bc:	2201      	movs	r2, #1
 80030be:	69fb      	ldr	r3, [r7, #28]
 80030c0:	fa02 f303 	lsl.w	r3, r2, r3
 80030c4:	43db      	mvns	r3, r3
 80030c6:	69ba      	ldr	r2, [r7, #24]
 80030c8:	4013      	ands	r3, r2
 80030ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	091b      	lsrs	r3, r3, #4
 80030d2:	f003 0201 	and.w	r2, r3, #1
 80030d6:	69fb      	ldr	r3, [r7, #28]
 80030d8:	fa02 f303 	lsl.w	r3, r2, r3
 80030dc:	69ba      	ldr	r2, [r7, #24]
 80030de:	4313      	orrs	r3, r2
 80030e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	69ba      	ldr	r2, [r7, #24]
 80030e6:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	f003 0303 	and.w	r3, r3, #3
 80030f0:	2b03      	cmp	r3, #3
 80030f2:	d017      	beq.n	8003124 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	68db      	ldr	r3, [r3, #12]
 80030f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80030fa:	69fb      	ldr	r3, [r7, #28]
 80030fc:	005b      	lsls	r3, r3, #1
 80030fe:	2203      	movs	r2, #3
 8003100:	fa02 f303 	lsl.w	r3, r2, r3
 8003104:	43db      	mvns	r3, r3
 8003106:	69ba      	ldr	r2, [r7, #24]
 8003108:	4013      	ands	r3, r2
 800310a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	689a      	ldr	r2, [r3, #8]
 8003110:	69fb      	ldr	r3, [r7, #28]
 8003112:	005b      	lsls	r3, r3, #1
 8003114:	fa02 f303 	lsl.w	r3, r2, r3
 8003118:	69ba      	ldr	r2, [r7, #24]
 800311a:	4313      	orrs	r3, r2
 800311c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	69ba      	ldr	r2, [r7, #24]
 8003122:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	f003 0303 	and.w	r3, r3, #3
 800312c:	2b02      	cmp	r3, #2
 800312e:	d123      	bne.n	8003178 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003130:	69fb      	ldr	r3, [r7, #28]
 8003132:	08da      	lsrs	r2, r3, #3
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	3208      	adds	r2, #8
 8003138:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800313c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800313e:	69fb      	ldr	r3, [r7, #28]
 8003140:	f003 0307 	and.w	r3, r3, #7
 8003144:	009b      	lsls	r3, r3, #2
 8003146:	220f      	movs	r2, #15
 8003148:	fa02 f303 	lsl.w	r3, r2, r3
 800314c:	43db      	mvns	r3, r3
 800314e:	69ba      	ldr	r2, [r7, #24]
 8003150:	4013      	ands	r3, r2
 8003152:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	691a      	ldr	r2, [r3, #16]
 8003158:	69fb      	ldr	r3, [r7, #28]
 800315a:	f003 0307 	and.w	r3, r3, #7
 800315e:	009b      	lsls	r3, r3, #2
 8003160:	fa02 f303 	lsl.w	r3, r2, r3
 8003164:	69ba      	ldr	r2, [r7, #24]
 8003166:	4313      	orrs	r3, r2
 8003168:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800316a:	69fb      	ldr	r3, [r7, #28]
 800316c:	08da      	lsrs	r2, r3, #3
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	3208      	adds	r2, #8
 8003172:	69b9      	ldr	r1, [r7, #24]
 8003174:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800317e:	69fb      	ldr	r3, [r7, #28]
 8003180:	005b      	lsls	r3, r3, #1
 8003182:	2203      	movs	r2, #3
 8003184:	fa02 f303 	lsl.w	r3, r2, r3
 8003188:	43db      	mvns	r3, r3
 800318a:	69ba      	ldr	r2, [r7, #24]
 800318c:	4013      	ands	r3, r2
 800318e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	f003 0203 	and.w	r2, r3, #3
 8003198:	69fb      	ldr	r3, [r7, #28]
 800319a:	005b      	lsls	r3, r3, #1
 800319c:	fa02 f303 	lsl.w	r3, r2, r3
 80031a0:	69ba      	ldr	r2, [r7, #24]
 80031a2:	4313      	orrs	r3, r2
 80031a4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	69ba      	ldr	r2, [r7, #24]
 80031aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	f000 80be 	beq.w	8003336 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031ba:	4b66      	ldr	r3, [pc, #408]	@ (8003354 <HAL_GPIO_Init+0x324>)
 80031bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031be:	4a65      	ldr	r2, [pc, #404]	@ (8003354 <HAL_GPIO_Init+0x324>)
 80031c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80031c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80031c6:	4b63      	ldr	r3, [pc, #396]	@ (8003354 <HAL_GPIO_Init+0x324>)
 80031c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80031ce:	60fb      	str	r3, [r7, #12]
 80031d0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80031d2:	4a61      	ldr	r2, [pc, #388]	@ (8003358 <HAL_GPIO_Init+0x328>)
 80031d4:	69fb      	ldr	r3, [r7, #28]
 80031d6:	089b      	lsrs	r3, r3, #2
 80031d8:	3302      	adds	r3, #2
 80031da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031de:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80031e0:	69fb      	ldr	r3, [r7, #28]
 80031e2:	f003 0303 	and.w	r3, r3, #3
 80031e6:	009b      	lsls	r3, r3, #2
 80031e8:	220f      	movs	r2, #15
 80031ea:	fa02 f303 	lsl.w	r3, r2, r3
 80031ee:	43db      	mvns	r3, r3
 80031f0:	69ba      	ldr	r2, [r7, #24]
 80031f2:	4013      	ands	r3, r2
 80031f4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	4a58      	ldr	r2, [pc, #352]	@ (800335c <HAL_GPIO_Init+0x32c>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d037      	beq.n	800326e <HAL_GPIO_Init+0x23e>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	4a57      	ldr	r2, [pc, #348]	@ (8003360 <HAL_GPIO_Init+0x330>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d031      	beq.n	800326a <HAL_GPIO_Init+0x23a>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	4a56      	ldr	r2, [pc, #344]	@ (8003364 <HAL_GPIO_Init+0x334>)
 800320a:	4293      	cmp	r3, r2
 800320c:	d02b      	beq.n	8003266 <HAL_GPIO_Init+0x236>
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	4a55      	ldr	r2, [pc, #340]	@ (8003368 <HAL_GPIO_Init+0x338>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d025      	beq.n	8003262 <HAL_GPIO_Init+0x232>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	4a54      	ldr	r2, [pc, #336]	@ (800336c <HAL_GPIO_Init+0x33c>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d01f      	beq.n	800325e <HAL_GPIO_Init+0x22e>
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	4a53      	ldr	r2, [pc, #332]	@ (8003370 <HAL_GPIO_Init+0x340>)
 8003222:	4293      	cmp	r3, r2
 8003224:	d019      	beq.n	800325a <HAL_GPIO_Init+0x22a>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	4a52      	ldr	r2, [pc, #328]	@ (8003374 <HAL_GPIO_Init+0x344>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d013      	beq.n	8003256 <HAL_GPIO_Init+0x226>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	4a51      	ldr	r2, [pc, #324]	@ (8003378 <HAL_GPIO_Init+0x348>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d00d      	beq.n	8003252 <HAL_GPIO_Init+0x222>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	4a50      	ldr	r2, [pc, #320]	@ (800337c <HAL_GPIO_Init+0x34c>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d007      	beq.n	800324e <HAL_GPIO_Init+0x21e>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	4a4f      	ldr	r2, [pc, #316]	@ (8003380 <HAL_GPIO_Init+0x350>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d101      	bne.n	800324a <HAL_GPIO_Init+0x21a>
 8003246:	2309      	movs	r3, #9
 8003248:	e012      	b.n	8003270 <HAL_GPIO_Init+0x240>
 800324a:	230a      	movs	r3, #10
 800324c:	e010      	b.n	8003270 <HAL_GPIO_Init+0x240>
 800324e:	2308      	movs	r3, #8
 8003250:	e00e      	b.n	8003270 <HAL_GPIO_Init+0x240>
 8003252:	2307      	movs	r3, #7
 8003254:	e00c      	b.n	8003270 <HAL_GPIO_Init+0x240>
 8003256:	2306      	movs	r3, #6
 8003258:	e00a      	b.n	8003270 <HAL_GPIO_Init+0x240>
 800325a:	2305      	movs	r3, #5
 800325c:	e008      	b.n	8003270 <HAL_GPIO_Init+0x240>
 800325e:	2304      	movs	r3, #4
 8003260:	e006      	b.n	8003270 <HAL_GPIO_Init+0x240>
 8003262:	2303      	movs	r3, #3
 8003264:	e004      	b.n	8003270 <HAL_GPIO_Init+0x240>
 8003266:	2302      	movs	r3, #2
 8003268:	e002      	b.n	8003270 <HAL_GPIO_Init+0x240>
 800326a:	2301      	movs	r3, #1
 800326c:	e000      	b.n	8003270 <HAL_GPIO_Init+0x240>
 800326e:	2300      	movs	r3, #0
 8003270:	69fa      	ldr	r2, [r7, #28]
 8003272:	f002 0203 	and.w	r2, r2, #3
 8003276:	0092      	lsls	r2, r2, #2
 8003278:	4093      	lsls	r3, r2
 800327a:	69ba      	ldr	r2, [r7, #24]
 800327c:	4313      	orrs	r3, r2
 800327e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003280:	4935      	ldr	r1, [pc, #212]	@ (8003358 <HAL_GPIO_Init+0x328>)
 8003282:	69fb      	ldr	r3, [r7, #28]
 8003284:	089b      	lsrs	r3, r3, #2
 8003286:	3302      	adds	r3, #2
 8003288:	69ba      	ldr	r2, [r7, #24]
 800328a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800328e:	4b3d      	ldr	r3, [pc, #244]	@ (8003384 <HAL_GPIO_Init+0x354>)
 8003290:	689b      	ldr	r3, [r3, #8]
 8003292:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003294:	693b      	ldr	r3, [r7, #16]
 8003296:	43db      	mvns	r3, r3
 8003298:	69ba      	ldr	r2, [r7, #24]
 800329a:	4013      	ands	r3, r2
 800329c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d003      	beq.n	80032b2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80032aa:	69ba      	ldr	r2, [r7, #24]
 80032ac:	693b      	ldr	r3, [r7, #16]
 80032ae:	4313      	orrs	r3, r2
 80032b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80032b2:	4a34      	ldr	r2, [pc, #208]	@ (8003384 <HAL_GPIO_Init+0x354>)
 80032b4:	69bb      	ldr	r3, [r7, #24]
 80032b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80032b8:	4b32      	ldr	r3, [pc, #200]	@ (8003384 <HAL_GPIO_Init+0x354>)
 80032ba:	68db      	ldr	r3, [r3, #12]
 80032bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032be:	693b      	ldr	r3, [r7, #16]
 80032c0:	43db      	mvns	r3, r3
 80032c2:	69ba      	ldr	r2, [r7, #24]
 80032c4:	4013      	ands	r3, r2
 80032c6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d003      	beq.n	80032dc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80032d4:	69ba      	ldr	r2, [r7, #24]
 80032d6:	693b      	ldr	r3, [r7, #16]
 80032d8:	4313      	orrs	r3, r2
 80032da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80032dc:	4a29      	ldr	r2, [pc, #164]	@ (8003384 <HAL_GPIO_Init+0x354>)
 80032de:	69bb      	ldr	r3, [r7, #24]
 80032e0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80032e2:	4b28      	ldr	r3, [pc, #160]	@ (8003384 <HAL_GPIO_Init+0x354>)
 80032e4:	685b      	ldr	r3, [r3, #4]
 80032e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032e8:	693b      	ldr	r3, [r7, #16]
 80032ea:	43db      	mvns	r3, r3
 80032ec:	69ba      	ldr	r2, [r7, #24]
 80032ee:	4013      	ands	r3, r2
 80032f0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	685b      	ldr	r3, [r3, #4]
 80032f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d003      	beq.n	8003306 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80032fe:	69ba      	ldr	r2, [r7, #24]
 8003300:	693b      	ldr	r3, [r7, #16]
 8003302:	4313      	orrs	r3, r2
 8003304:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003306:	4a1f      	ldr	r2, [pc, #124]	@ (8003384 <HAL_GPIO_Init+0x354>)
 8003308:	69bb      	ldr	r3, [r7, #24]
 800330a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800330c:	4b1d      	ldr	r3, [pc, #116]	@ (8003384 <HAL_GPIO_Init+0x354>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003312:	693b      	ldr	r3, [r7, #16]
 8003314:	43db      	mvns	r3, r3
 8003316:	69ba      	ldr	r2, [r7, #24]
 8003318:	4013      	ands	r3, r2
 800331a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003324:	2b00      	cmp	r3, #0
 8003326:	d003      	beq.n	8003330 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003328:	69ba      	ldr	r2, [r7, #24]
 800332a:	693b      	ldr	r3, [r7, #16]
 800332c:	4313      	orrs	r3, r2
 800332e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003330:	4a14      	ldr	r2, [pc, #80]	@ (8003384 <HAL_GPIO_Init+0x354>)
 8003332:	69bb      	ldr	r3, [r7, #24]
 8003334:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8003336:	69fb      	ldr	r3, [r7, #28]
 8003338:	3301      	adds	r3, #1
 800333a:	61fb      	str	r3, [r7, #28]
 800333c:	69fb      	ldr	r3, [r7, #28]
 800333e:	2b0f      	cmp	r3, #15
 8003340:	f67f ae86 	bls.w	8003050 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003344:	bf00      	nop
 8003346:	bf00      	nop
 8003348:	3724      	adds	r7, #36	@ 0x24
 800334a:	46bd      	mov	sp, r7
 800334c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003350:	4770      	bx	lr
 8003352:	bf00      	nop
 8003354:	40023800 	.word	0x40023800
 8003358:	40013800 	.word	0x40013800
 800335c:	40020000 	.word	0x40020000
 8003360:	40020400 	.word	0x40020400
 8003364:	40020800 	.word	0x40020800
 8003368:	40020c00 	.word	0x40020c00
 800336c:	40021000 	.word	0x40021000
 8003370:	40021400 	.word	0x40021400
 8003374:	40021800 	.word	0x40021800
 8003378:	40021c00 	.word	0x40021c00
 800337c:	40022000 	.word	0x40022000
 8003380:	40022400 	.word	0x40022400
 8003384:	40013c00 	.word	0x40013c00

08003388 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003388:	b480      	push	{r7}
 800338a:	b083      	sub	sp, #12
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
 8003390:	460b      	mov	r3, r1
 8003392:	807b      	strh	r3, [r7, #2]
 8003394:	4613      	mov	r3, r2
 8003396:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003398:	787b      	ldrb	r3, [r7, #1]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d003      	beq.n	80033a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800339e:	887a      	ldrh	r2, [r7, #2]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80033a4:	e003      	b.n	80033ae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80033a6:	887b      	ldrh	r3, [r7, #2]
 80033a8:	041a      	lsls	r2, r3, #16
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	619a      	str	r2, [r3, #24]
}
 80033ae:	bf00      	nop
 80033b0:	370c      	adds	r7, #12
 80033b2:	46bd      	mov	sp, r7
 80033b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b8:	4770      	bx	lr
	...

080033bc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b082      	sub	sp, #8
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	4603      	mov	r3, r0
 80033c4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80033c6:	4b08      	ldr	r3, [pc, #32]	@ (80033e8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80033c8:	695a      	ldr	r2, [r3, #20]
 80033ca:	88fb      	ldrh	r3, [r7, #6]
 80033cc:	4013      	ands	r3, r2
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d006      	beq.n	80033e0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80033d2:	4a05      	ldr	r2, [pc, #20]	@ (80033e8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80033d4:	88fb      	ldrh	r3, [r7, #6]
 80033d6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80033d8:	88fb      	ldrh	r3, [r7, #6]
 80033da:	4618      	mov	r0, r3
 80033dc:	f7fe fa74 	bl	80018c8 <HAL_GPIO_EXTI_Callback>
  }
}
 80033e0:	bf00      	nop
 80033e2:	3708      	adds	r7, #8
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bd80      	pop	{r7, pc}
 80033e8:	40013c00 	.word	0x40013c00

080033ec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b082      	sub	sp, #8
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d101      	bne.n	80033fe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80033fa:	2301      	movs	r3, #1
 80033fc:	e08b      	b.n	8003516 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003404:	b2db      	uxtb	r3, r3
 8003406:	2b00      	cmp	r3, #0
 8003408:	d106      	bne.n	8003418 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2200      	movs	r2, #0
 800340e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003412:	6878      	ldr	r0, [r7, #4]
 8003414:	f7fe f9f8 	bl	8001808 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2224      	movs	r2, #36	@ 0x24
 800341c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	681a      	ldr	r2, [r3, #0]
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f022 0201 	bic.w	r2, r2, #1
 800342e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	685a      	ldr	r2, [r3, #4]
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800343c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	689a      	ldr	r2, [r3, #8]
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800344c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	68db      	ldr	r3, [r3, #12]
 8003452:	2b01      	cmp	r3, #1
 8003454:	d107      	bne.n	8003466 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	689a      	ldr	r2, [r3, #8]
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003462:	609a      	str	r2, [r3, #8]
 8003464:	e006      	b.n	8003474 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	689a      	ldr	r2, [r3, #8]
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003472:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	68db      	ldr	r3, [r3, #12]
 8003478:	2b02      	cmp	r3, #2
 800347a:	d108      	bne.n	800348e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	685a      	ldr	r2, [r3, #4]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800348a:	605a      	str	r2, [r3, #4]
 800348c:	e007      	b.n	800349e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	685a      	ldr	r2, [r3, #4]
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800349c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	6859      	ldr	r1, [r3, #4]
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681a      	ldr	r2, [r3, #0]
 80034a8:	4b1d      	ldr	r3, [pc, #116]	@ (8003520 <HAL_I2C_Init+0x134>)
 80034aa:	430b      	orrs	r3, r1
 80034ac:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	68da      	ldr	r2, [r3, #12]
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80034bc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	691a      	ldr	r2, [r3, #16]
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	695b      	ldr	r3, [r3, #20]
 80034c6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	699b      	ldr	r3, [r3, #24]
 80034ce:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	430a      	orrs	r2, r1
 80034d6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	69d9      	ldr	r1, [r3, #28]
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6a1a      	ldr	r2, [r3, #32]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	430a      	orrs	r2, r1
 80034e6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	681a      	ldr	r2, [r3, #0]
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f042 0201 	orr.w	r2, r2, #1
 80034f6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2200      	movs	r2, #0
 80034fc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2220      	movs	r2, #32
 8003502:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	2200      	movs	r2, #0
 800350a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2200      	movs	r2, #0
 8003510:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003514:	2300      	movs	r3, #0
}
 8003516:	4618      	mov	r0, r3
 8003518:	3708      	adds	r7, #8
 800351a:	46bd      	mov	sp, r7
 800351c:	bd80      	pop	{r7, pc}
 800351e:	bf00      	nop
 8003520:	02008000 	.word	0x02008000

08003524 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003524:	b480      	push	{r7}
 8003526:	b083      	sub	sp, #12
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
 800352c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003534:	b2db      	uxtb	r3, r3
 8003536:	2b20      	cmp	r3, #32
 8003538:	d138      	bne.n	80035ac <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003540:	2b01      	cmp	r3, #1
 8003542:	d101      	bne.n	8003548 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003544:	2302      	movs	r3, #2
 8003546:	e032      	b.n	80035ae <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2201      	movs	r2, #1
 800354c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2224      	movs	r2, #36	@ 0x24
 8003554:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	681a      	ldr	r2, [r3, #0]
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f022 0201 	bic.w	r2, r2, #1
 8003566:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	681a      	ldr	r2, [r3, #0]
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003576:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	6819      	ldr	r1, [r3, #0]
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	683a      	ldr	r2, [r7, #0]
 8003584:	430a      	orrs	r2, r1
 8003586:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	681a      	ldr	r2, [r3, #0]
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f042 0201 	orr.w	r2, r2, #1
 8003596:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2220      	movs	r2, #32
 800359c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2200      	movs	r2, #0
 80035a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80035a8:	2300      	movs	r3, #0
 80035aa:	e000      	b.n	80035ae <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80035ac:	2302      	movs	r3, #2
  }
}
 80035ae:	4618      	mov	r0, r3
 80035b0:	370c      	adds	r7, #12
 80035b2:	46bd      	mov	sp, r7
 80035b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b8:	4770      	bx	lr

080035ba <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80035ba:	b480      	push	{r7}
 80035bc:	b085      	sub	sp, #20
 80035be:	af00      	add	r7, sp, #0
 80035c0:	6078      	str	r0, [r7, #4]
 80035c2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80035ca:	b2db      	uxtb	r3, r3
 80035cc:	2b20      	cmp	r3, #32
 80035ce:	d139      	bne.n	8003644 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80035d6:	2b01      	cmp	r3, #1
 80035d8:	d101      	bne.n	80035de <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80035da:	2302      	movs	r3, #2
 80035dc:	e033      	b.n	8003646 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2201      	movs	r2, #1
 80035e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2224      	movs	r2, #36	@ 0x24
 80035ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	681a      	ldr	r2, [r3, #0]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f022 0201 	bic.w	r2, r2, #1
 80035fc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800360c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	021b      	lsls	r3, r3, #8
 8003612:	68fa      	ldr	r2, [r7, #12]
 8003614:	4313      	orrs	r3, r2
 8003616:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	68fa      	ldr	r2, [r7, #12]
 800361e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	681a      	ldr	r2, [r3, #0]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f042 0201 	orr.w	r2, r2, #1
 800362e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2220      	movs	r2, #32
 8003634:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2200      	movs	r2, #0
 800363c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003640:	2300      	movs	r3, #0
 8003642:	e000      	b.n	8003646 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003644:	2302      	movs	r3, #2
  }
}
 8003646:	4618      	mov	r0, r3
 8003648:	3714      	adds	r7, #20
 800364a:	46bd      	mov	sp, r7
 800364c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003650:	4770      	bx	lr

08003652 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003652:	b580      	push	{r7, lr}
 8003654:	b086      	sub	sp, #24
 8003656:	af02      	add	r7, sp, #8
 8003658:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2b00      	cmp	r3, #0
 800365e:	d101      	bne.n	8003664 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003660:	2301      	movs	r3, #1
 8003662:	e108      	b.n	8003876 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003670:	b2db      	uxtb	r3, r3
 8003672:	2b00      	cmp	r3, #0
 8003674:	d106      	bne.n	8003684 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	2200      	movs	r2, #0
 800367a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800367e:	6878      	ldr	r0, [r7, #4]
 8003680:	f7fe ff52 	bl	8002528 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2203      	movs	r2, #3
 8003688:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800368c:	68bb      	ldr	r3, [r7, #8]
 800368e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003692:	d102      	bne.n	800369a <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2200      	movs	r2, #0
 8003698:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	4618      	mov	r0, r3
 80036a0:	f003 fca6 	bl	8006ff0 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6818      	ldr	r0, [r3, #0]
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	7c1a      	ldrb	r2, [r3, #16]
 80036ac:	f88d 2000 	strb.w	r2, [sp]
 80036b0:	3304      	adds	r3, #4
 80036b2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80036b4:	f003 fc42 	bl	8006f3c <USB_CoreInit>
 80036b8:	4603      	mov	r3, r0
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d005      	beq.n	80036ca <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	2202      	movs	r2, #2
 80036c2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	e0d5      	b.n	8003876 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	2100      	movs	r1, #0
 80036d0:	4618      	mov	r0, r3
 80036d2:	f003 fc9e 	bl	8007012 <USB_SetCurrentMode>
 80036d6:	4603      	mov	r3, r0
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d005      	beq.n	80036e8 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2202      	movs	r2, #2
 80036e0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80036e4:	2301      	movs	r3, #1
 80036e6:	e0c6      	b.n	8003876 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80036e8:	2300      	movs	r3, #0
 80036ea:	73fb      	strb	r3, [r7, #15]
 80036ec:	e04a      	b.n	8003784 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80036ee:	7bfa      	ldrb	r2, [r7, #15]
 80036f0:	6879      	ldr	r1, [r7, #4]
 80036f2:	4613      	mov	r3, r2
 80036f4:	00db      	lsls	r3, r3, #3
 80036f6:	4413      	add	r3, r2
 80036f8:	009b      	lsls	r3, r3, #2
 80036fa:	440b      	add	r3, r1
 80036fc:	3315      	adds	r3, #21
 80036fe:	2201      	movs	r2, #1
 8003700:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003702:	7bfa      	ldrb	r2, [r7, #15]
 8003704:	6879      	ldr	r1, [r7, #4]
 8003706:	4613      	mov	r3, r2
 8003708:	00db      	lsls	r3, r3, #3
 800370a:	4413      	add	r3, r2
 800370c:	009b      	lsls	r3, r3, #2
 800370e:	440b      	add	r3, r1
 8003710:	3314      	adds	r3, #20
 8003712:	7bfa      	ldrb	r2, [r7, #15]
 8003714:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003716:	7bfa      	ldrb	r2, [r7, #15]
 8003718:	7bfb      	ldrb	r3, [r7, #15]
 800371a:	b298      	uxth	r0, r3
 800371c:	6879      	ldr	r1, [r7, #4]
 800371e:	4613      	mov	r3, r2
 8003720:	00db      	lsls	r3, r3, #3
 8003722:	4413      	add	r3, r2
 8003724:	009b      	lsls	r3, r3, #2
 8003726:	440b      	add	r3, r1
 8003728:	332e      	adds	r3, #46	@ 0x2e
 800372a:	4602      	mov	r2, r0
 800372c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800372e:	7bfa      	ldrb	r2, [r7, #15]
 8003730:	6879      	ldr	r1, [r7, #4]
 8003732:	4613      	mov	r3, r2
 8003734:	00db      	lsls	r3, r3, #3
 8003736:	4413      	add	r3, r2
 8003738:	009b      	lsls	r3, r3, #2
 800373a:	440b      	add	r3, r1
 800373c:	3318      	adds	r3, #24
 800373e:	2200      	movs	r2, #0
 8003740:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003742:	7bfa      	ldrb	r2, [r7, #15]
 8003744:	6879      	ldr	r1, [r7, #4]
 8003746:	4613      	mov	r3, r2
 8003748:	00db      	lsls	r3, r3, #3
 800374a:	4413      	add	r3, r2
 800374c:	009b      	lsls	r3, r3, #2
 800374e:	440b      	add	r3, r1
 8003750:	331c      	adds	r3, #28
 8003752:	2200      	movs	r2, #0
 8003754:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003756:	7bfa      	ldrb	r2, [r7, #15]
 8003758:	6879      	ldr	r1, [r7, #4]
 800375a:	4613      	mov	r3, r2
 800375c:	00db      	lsls	r3, r3, #3
 800375e:	4413      	add	r3, r2
 8003760:	009b      	lsls	r3, r3, #2
 8003762:	440b      	add	r3, r1
 8003764:	3320      	adds	r3, #32
 8003766:	2200      	movs	r2, #0
 8003768:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800376a:	7bfa      	ldrb	r2, [r7, #15]
 800376c:	6879      	ldr	r1, [r7, #4]
 800376e:	4613      	mov	r3, r2
 8003770:	00db      	lsls	r3, r3, #3
 8003772:	4413      	add	r3, r2
 8003774:	009b      	lsls	r3, r3, #2
 8003776:	440b      	add	r3, r1
 8003778:	3324      	adds	r3, #36	@ 0x24
 800377a:	2200      	movs	r2, #0
 800377c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800377e:	7bfb      	ldrb	r3, [r7, #15]
 8003780:	3301      	adds	r3, #1
 8003782:	73fb      	strb	r3, [r7, #15]
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	791b      	ldrb	r3, [r3, #4]
 8003788:	7bfa      	ldrb	r2, [r7, #15]
 800378a:	429a      	cmp	r2, r3
 800378c:	d3af      	bcc.n	80036ee <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800378e:	2300      	movs	r3, #0
 8003790:	73fb      	strb	r3, [r7, #15]
 8003792:	e044      	b.n	800381e <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003794:	7bfa      	ldrb	r2, [r7, #15]
 8003796:	6879      	ldr	r1, [r7, #4]
 8003798:	4613      	mov	r3, r2
 800379a:	00db      	lsls	r3, r3, #3
 800379c:	4413      	add	r3, r2
 800379e:	009b      	lsls	r3, r3, #2
 80037a0:	440b      	add	r3, r1
 80037a2:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80037a6:	2200      	movs	r2, #0
 80037a8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80037aa:	7bfa      	ldrb	r2, [r7, #15]
 80037ac:	6879      	ldr	r1, [r7, #4]
 80037ae:	4613      	mov	r3, r2
 80037b0:	00db      	lsls	r3, r3, #3
 80037b2:	4413      	add	r3, r2
 80037b4:	009b      	lsls	r3, r3, #2
 80037b6:	440b      	add	r3, r1
 80037b8:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80037bc:	7bfa      	ldrb	r2, [r7, #15]
 80037be:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80037c0:	7bfa      	ldrb	r2, [r7, #15]
 80037c2:	6879      	ldr	r1, [r7, #4]
 80037c4:	4613      	mov	r3, r2
 80037c6:	00db      	lsls	r3, r3, #3
 80037c8:	4413      	add	r3, r2
 80037ca:	009b      	lsls	r3, r3, #2
 80037cc:	440b      	add	r3, r1
 80037ce:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80037d2:	2200      	movs	r2, #0
 80037d4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80037d6:	7bfa      	ldrb	r2, [r7, #15]
 80037d8:	6879      	ldr	r1, [r7, #4]
 80037da:	4613      	mov	r3, r2
 80037dc:	00db      	lsls	r3, r3, #3
 80037de:	4413      	add	r3, r2
 80037e0:	009b      	lsls	r3, r3, #2
 80037e2:	440b      	add	r3, r1
 80037e4:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80037e8:	2200      	movs	r2, #0
 80037ea:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80037ec:	7bfa      	ldrb	r2, [r7, #15]
 80037ee:	6879      	ldr	r1, [r7, #4]
 80037f0:	4613      	mov	r3, r2
 80037f2:	00db      	lsls	r3, r3, #3
 80037f4:	4413      	add	r3, r2
 80037f6:	009b      	lsls	r3, r3, #2
 80037f8:	440b      	add	r3, r1
 80037fa:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80037fe:	2200      	movs	r2, #0
 8003800:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003802:	7bfa      	ldrb	r2, [r7, #15]
 8003804:	6879      	ldr	r1, [r7, #4]
 8003806:	4613      	mov	r3, r2
 8003808:	00db      	lsls	r3, r3, #3
 800380a:	4413      	add	r3, r2
 800380c:	009b      	lsls	r3, r3, #2
 800380e:	440b      	add	r3, r1
 8003810:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003814:	2200      	movs	r2, #0
 8003816:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003818:	7bfb      	ldrb	r3, [r7, #15]
 800381a:	3301      	adds	r3, #1
 800381c:	73fb      	strb	r3, [r7, #15]
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	791b      	ldrb	r3, [r3, #4]
 8003822:	7bfa      	ldrb	r2, [r7, #15]
 8003824:	429a      	cmp	r2, r3
 8003826:	d3b5      	bcc.n	8003794 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6818      	ldr	r0, [r3, #0]
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	7c1a      	ldrb	r2, [r3, #16]
 8003830:	f88d 2000 	strb.w	r2, [sp]
 8003834:	3304      	adds	r3, #4
 8003836:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003838:	f003 fc38 	bl	80070ac <USB_DevInit>
 800383c:	4603      	mov	r3, r0
 800383e:	2b00      	cmp	r3, #0
 8003840:	d005      	beq.n	800384e <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	2202      	movs	r2, #2
 8003846:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800384a:	2301      	movs	r3, #1
 800384c:	e013      	b.n	8003876 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2200      	movs	r2, #0
 8003852:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2201      	movs	r2, #1
 8003858:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	7b1b      	ldrb	r3, [r3, #12]
 8003860:	2b01      	cmp	r3, #1
 8003862:	d102      	bne.n	800386a <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003864:	6878      	ldr	r0, [r7, #4]
 8003866:	f000 f80b 	bl	8003880 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	4618      	mov	r0, r3
 8003870:	f003 fdf3 	bl	800745a <USB_DevDisconnect>

  return HAL_OK;
 8003874:	2300      	movs	r3, #0
}
 8003876:	4618      	mov	r0, r3
 8003878:	3710      	adds	r7, #16
 800387a:	46bd      	mov	sp, r7
 800387c:	bd80      	pop	{r7, pc}
	...

08003880 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003880:	b480      	push	{r7}
 8003882:	b085      	sub	sp, #20
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2201      	movs	r2, #1
 8003892:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2200      	movs	r2, #0
 800389a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	699b      	ldr	r3, [r3, #24]
 80038a2:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80038ae:	4b05      	ldr	r3, [pc, #20]	@ (80038c4 <HAL_PCDEx_ActivateLPM+0x44>)
 80038b0:	4313      	orrs	r3, r2
 80038b2:	68fa      	ldr	r2, [r7, #12]
 80038b4:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80038b6:	2300      	movs	r3, #0
}
 80038b8:	4618      	mov	r0, r3
 80038ba:	3714      	adds	r7, #20
 80038bc:	46bd      	mov	sp, r7
 80038be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c2:	4770      	bx	lr
 80038c4:	10000003 	.word	0x10000003

080038c8 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80038c8:	b480      	push	{r7}
 80038ca:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80038cc:	4b05      	ldr	r3, [pc, #20]	@ (80038e4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a04      	ldr	r2, [pc, #16]	@ (80038e4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80038d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038d6:	6013      	str	r3, [r2, #0]
}
 80038d8:	bf00      	nop
 80038da:	46bd      	mov	sp, r7
 80038dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e0:	4770      	bx	lr
 80038e2:	bf00      	nop
 80038e4:	40007000 	.word	0x40007000

080038e8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b082      	sub	sp, #8
 80038ec:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80038ee:	2300      	movs	r3, #0
 80038f0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80038f2:	4b23      	ldr	r3, [pc, #140]	@ (8003980 <HAL_PWREx_EnableOverDrive+0x98>)
 80038f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038f6:	4a22      	ldr	r2, [pc, #136]	@ (8003980 <HAL_PWREx_EnableOverDrive+0x98>)
 80038f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80038fe:	4b20      	ldr	r3, [pc, #128]	@ (8003980 <HAL_PWREx_EnableOverDrive+0x98>)
 8003900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003902:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003906:	603b      	str	r3, [r7, #0]
 8003908:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800390a:	4b1e      	ldr	r3, [pc, #120]	@ (8003984 <HAL_PWREx_EnableOverDrive+0x9c>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a1d      	ldr	r2, [pc, #116]	@ (8003984 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003910:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003914:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003916:	f7fe fefb 	bl	8002710 <HAL_GetTick>
 800391a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800391c:	e009      	b.n	8003932 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800391e:	f7fe fef7 	bl	8002710 <HAL_GetTick>
 8003922:	4602      	mov	r2, r0
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	1ad3      	subs	r3, r2, r3
 8003928:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800392c:	d901      	bls.n	8003932 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800392e:	2303      	movs	r3, #3
 8003930:	e022      	b.n	8003978 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003932:	4b14      	ldr	r3, [pc, #80]	@ (8003984 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003934:	685b      	ldr	r3, [r3, #4]
 8003936:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800393a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800393e:	d1ee      	bne.n	800391e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003940:	4b10      	ldr	r3, [pc, #64]	@ (8003984 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a0f      	ldr	r2, [pc, #60]	@ (8003984 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003946:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800394a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800394c:	f7fe fee0 	bl	8002710 <HAL_GetTick>
 8003950:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003952:	e009      	b.n	8003968 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003954:	f7fe fedc 	bl	8002710 <HAL_GetTick>
 8003958:	4602      	mov	r2, r0
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	1ad3      	subs	r3, r2, r3
 800395e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003962:	d901      	bls.n	8003968 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003964:	2303      	movs	r3, #3
 8003966:	e007      	b.n	8003978 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003968:	4b06      	ldr	r3, [pc, #24]	@ (8003984 <HAL_PWREx_EnableOverDrive+0x9c>)
 800396a:	685b      	ldr	r3, [r3, #4]
 800396c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003970:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003974:	d1ee      	bne.n	8003954 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8003976:	2300      	movs	r3, #0
}
 8003978:	4618      	mov	r0, r3
 800397a:	3708      	adds	r7, #8
 800397c:	46bd      	mov	sp, r7
 800397e:	bd80      	pop	{r7, pc}
 8003980:	40023800 	.word	0x40023800
 8003984:	40007000 	.word	0x40007000

08003988 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003988:	b580      	push	{r7, lr}
 800398a:	b086      	sub	sp, #24
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003990:	2300      	movs	r3, #0
 8003992:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d101      	bne.n	800399e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800399a:	2301      	movs	r3, #1
 800399c:	e291      	b.n	8003ec2 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f003 0301 	and.w	r3, r3, #1
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	f000 8087 	beq.w	8003aba <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80039ac:	4b96      	ldr	r3, [pc, #600]	@ (8003c08 <HAL_RCC_OscConfig+0x280>)
 80039ae:	689b      	ldr	r3, [r3, #8]
 80039b0:	f003 030c 	and.w	r3, r3, #12
 80039b4:	2b04      	cmp	r3, #4
 80039b6:	d00c      	beq.n	80039d2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80039b8:	4b93      	ldr	r3, [pc, #588]	@ (8003c08 <HAL_RCC_OscConfig+0x280>)
 80039ba:	689b      	ldr	r3, [r3, #8]
 80039bc:	f003 030c 	and.w	r3, r3, #12
 80039c0:	2b08      	cmp	r3, #8
 80039c2:	d112      	bne.n	80039ea <HAL_RCC_OscConfig+0x62>
 80039c4:	4b90      	ldr	r3, [pc, #576]	@ (8003c08 <HAL_RCC_OscConfig+0x280>)
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80039cc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80039d0:	d10b      	bne.n	80039ea <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039d2:	4b8d      	ldr	r3, [pc, #564]	@ (8003c08 <HAL_RCC_OscConfig+0x280>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d06c      	beq.n	8003ab8 <HAL_RCC_OscConfig+0x130>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d168      	bne.n	8003ab8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80039e6:	2301      	movs	r3, #1
 80039e8:	e26b      	b.n	8003ec2 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039f2:	d106      	bne.n	8003a02 <HAL_RCC_OscConfig+0x7a>
 80039f4:	4b84      	ldr	r3, [pc, #528]	@ (8003c08 <HAL_RCC_OscConfig+0x280>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4a83      	ldr	r2, [pc, #524]	@ (8003c08 <HAL_RCC_OscConfig+0x280>)
 80039fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039fe:	6013      	str	r3, [r2, #0]
 8003a00:	e02e      	b.n	8003a60 <HAL_RCC_OscConfig+0xd8>
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d10c      	bne.n	8003a24 <HAL_RCC_OscConfig+0x9c>
 8003a0a:	4b7f      	ldr	r3, [pc, #508]	@ (8003c08 <HAL_RCC_OscConfig+0x280>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	4a7e      	ldr	r2, [pc, #504]	@ (8003c08 <HAL_RCC_OscConfig+0x280>)
 8003a10:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a14:	6013      	str	r3, [r2, #0]
 8003a16:	4b7c      	ldr	r3, [pc, #496]	@ (8003c08 <HAL_RCC_OscConfig+0x280>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4a7b      	ldr	r2, [pc, #492]	@ (8003c08 <HAL_RCC_OscConfig+0x280>)
 8003a1c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a20:	6013      	str	r3, [r2, #0]
 8003a22:	e01d      	b.n	8003a60 <HAL_RCC_OscConfig+0xd8>
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003a2c:	d10c      	bne.n	8003a48 <HAL_RCC_OscConfig+0xc0>
 8003a2e:	4b76      	ldr	r3, [pc, #472]	@ (8003c08 <HAL_RCC_OscConfig+0x280>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	4a75      	ldr	r2, [pc, #468]	@ (8003c08 <HAL_RCC_OscConfig+0x280>)
 8003a34:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003a38:	6013      	str	r3, [r2, #0]
 8003a3a:	4b73      	ldr	r3, [pc, #460]	@ (8003c08 <HAL_RCC_OscConfig+0x280>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4a72      	ldr	r2, [pc, #456]	@ (8003c08 <HAL_RCC_OscConfig+0x280>)
 8003a40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a44:	6013      	str	r3, [r2, #0]
 8003a46:	e00b      	b.n	8003a60 <HAL_RCC_OscConfig+0xd8>
 8003a48:	4b6f      	ldr	r3, [pc, #444]	@ (8003c08 <HAL_RCC_OscConfig+0x280>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4a6e      	ldr	r2, [pc, #440]	@ (8003c08 <HAL_RCC_OscConfig+0x280>)
 8003a4e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a52:	6013      	str	r3, [r2, #0]
 8003a54:	4b6c      	ldr	r3, [pc, #432]	@ (8003c08 <HAL_RCC_OscConfig+0x280>)
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4a6b      	ldr	r2, [pc, #428]	@ (8003c08 <HAL_RCC_OscConfig+0x280>)
 8003a5a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a5e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d013      	beq.n	8003a90 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a68:	f7fe fe52 	bl	8002710 <HAL_GetTick>
 8003a6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a6e:	e008      	b.n	8003a82 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a70:	f7fe fe4e 	bl	8002710 <HAL_GetTick>
 8003a74:	4602      	mov	r2, r0
 8003a76:	693b      	ldr	r3, [r7, #16]
 8003a78:	1ad3      	subs	r3, r2, r3
 8003a7a:	2b64      	cmp	r3, #100	@ 0x64
 8003a7c:	d901      	bls.n	8003a82 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003a7e:	2303      	movs	r3, #3
 8003a80:	e21f      	b.n	8003ec2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a82:	4b61      	ldr	r3, [pc, #388]	@ (8003c08 <HAL_RCC_OscConfig+0x280>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d0f0      	beq.n	8003a70 <HAL_RCC_OscConfig+0xe8>
 8003a8e:	e014      	b.n	8003aba <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a90:	f7fe fe3e 	bl	8002710 <HAL_GetTick>
 8003a94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a96:	e008      	b.n	8003aaa <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a98:	f7fe fe3a 	bl	8002710 <HAL_GetTick>
 8003a9c:	4602      	mov	r2, r0
 8003a9e:	693b      	ldr	r3, [r7, #16]
 8003aa0:	1ad3      	subs	r3, r2, r3
 8003aa2:	2b64      	cmp	r3, #100	@ 0x64
 8003aa4:	d901      	bls.n	8003aaa <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003aa6:	2303      	movs	r3, #3
 8003aa8:	e20b      	b.n	8003ec2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003aaa:	4b57      	ldr	r3, [pc, #348]	@ (8003c08 <HAL_RCC_OscConfig+0x280>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d1f0      	bne.n	8003a98 <HAL_RCC_OscConfig+0x110>
 8003ab6:	e000      	b.n	8003aba <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ab8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f003 0302 	and.w	r3, r3, #2
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d069      	beq.n	8003b9a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003ac6:	4b50      	ldr	r3, [pc, #320]	@ (8003c08 <HAL_RCC_OscConfig+0x280>)
 8003ac8:	689b      	ldr	r3, [r3, #8]
 8003aca:	f003 030c 	and.w	r3, r3, #12
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d00b      	beq.n	8003aea <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003ad2:	4b4d      	ldr	r3, [pc, #308]	@ (8003c08 <HAL_RCC_OscConfig+0x280>)
 8003ad4:	689b      	ldr	r3, [r3, #8]
 8003ad6:	f003 030c 	and.w	r3, r3, #12
 8003ada:	2b08      	cmp	r3, #8
 8003adc:	d11c      	bne.n	8003b18 <HAL_RCC_OscConfig+0x190>
 8003ade:	4b4a      	ldr	r3, [pc, #296]	@ (8003c08 <HAL_RCC_OscConfig+0x280>)
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d116      	bne.n	8003b18 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003aea:	4b47      	ldr	r3, [pc, #284]	@ (8003c08 <HAL_RCC_OscConfig+0x280>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f003 0302 	and.w	r3, r3, #2
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d005      	beq.n	8003b02 <HAL_RCC_OscConfig+0x17a>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	68db      	ldr	r3, [r3, #12]
 8003afa:	2b01      	cmp	r3, #1
 8003afc:	d001      	beq.n	8003b02 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003afe:	2301      	movs	r3, #1
 8003b00:	e1df      	b.n	8003ec2 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b02:	4b41      	ldr	r3, [pc, #260]	@ (8003c08 <HAL_RCC_OscConfig+0x280>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	691b      	ldr	r3, [r3, #16]
 8003b0e:	00db      	lsls	r3, r3, #3
 8003b10:	493d      	ldr	r1, [pc, #244]	@ (8003c08 <HAL_RCC_OscConfig+0x280>)
 8003b12:	4313      	orrs	r3, r2
 8003b14:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b16:	e040      	b.n	8003b9a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	68db      	ldr	r3, [r3, #12]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d023      	beq.n	8003b68 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b20:	4b39      	ldr	r3, [pc, #228]	@ (8003c08 <HAL_RCC_OscConfig+0x280>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4a38      	ldr	r2, [pc, #224]	@ (8003c08 <HAL_RCC_OscConfig+0x280>)
 8003b26:	f043 0301 	orr.w	r3, r3, #1
 8003b2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b2c:	f7fe fdf0 	bl	8002710 <HAL_GetTick>
 8003b30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b32:	e008      	b.n	8003b46 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b34:	f7fe fdec 	bl	8002710 <HAL_GetTick>
 8003b38:	4602      	mov	r2, r0
 8003b3a:	693b      	ldr	r3, [r7, #16]
 8003b3c:	1ad3      	subs	r3, r2, r3
 8003b3e:	2b02      	cmp	r3, #2
 8003b40:	d901      	bls.n	8003b46 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003b42:	2303      	movs	r3, #3
 8003b44:	e1bd      	b.n	8003ec2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b46:	4b30      	ldr	r3, [pc, #192]	@ (8003c08 <HAL_RCC_OscConfig+0x280>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f003 0302 	and.w	r3, r3, #2
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d0f0      	beq.n	8003b34 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b52:	4b2d      	ldr	r3, [pc, #180]	@ (8003c08 <HAL_RCC_OscConfig+0x280>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	691b      	ldr	r3, [r3, #16]
 8003b5e:	00db      	lsls	r3, r3, #3
 8003b60:	4929      	ldr	r1, [pc, #164]	@ (8003c08 <HAL_RCC_OscConfig+0x280>)
 8003b62:	4313      	orrs	r3, r2
 8003b64:	600b      	str	r3, [r1, #0]
 8003b66:	e018      	b.n	8003b9a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b68:	4b27      	ldr	r3, [pc, #156]	@ (8003c08 <HAL_RCC_OscConfig+0x280>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	4a26      	ldr	r2, [pc, #152]	@ (8003c08 <HAL_RCC_OscConfig+0x280>)
 8003b6e:	f023 0301 	bic.w	r3, r3, #1
 8003b72:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b74:	f7fe fdcc 	bl	8002710 <HAL_GetTick>
 8003b78:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b7a:	e008      	b.n	8003b8e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b7c:	f7fe fdc8 	bl	8002710 <HAL_GetTick>
 8003b80:	4602      	mov	r2, r0
 8003b82:	693b      	ldr	r3, [r7, #16]
 8003b84:	1ad3      	subs	r3, r2, r3
 8003b86:	2b02      	cmp	r3, #2
 8003b88:	d901      	bls.n	8003b8e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003b8a:	2303      	movs	r3, #3
 8003b8c:	e199      	b.n	8003ec2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b8e:	4b1e      	ldr	r3, [pc, #120]	@ (8003c08 <HAL_RCC_OscConfig+0x280>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f003 0302 	and.w	r3, r3, #2
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d1f0      	bne.n	8003b7c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f003 0308 	and.w	r3, r3, #8
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d038      	beq.n	8003c18 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	695b      	ldr	r3, [r3, #20]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d019      	beq.n	8003be2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003bae:	4b16      	ldr	r3, [pc, #88]	@ (8003c08 <HAL_RCC_OscConfig+0x280>)
 8003bb0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003bb2:	4a15      	ldr	r2, [pc, #84]	@ (8003c08 <HAL_RCC_OscConfig+0x280>)
 8003bb4:	f043 0301 	orr.w	r3, r3, #1
 8003bb8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bba:	f7fe fda9 	bl	8002710 <HAL_GetTick>
 8003bbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003bc0:	e008      	b.n	8003bd4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bc2:	f7fe fda5 	bl	8002710 <HAL_GetTick>
 8003bc6:	4602      	mov	r2, r0
 8003bc8:	693b      	ldr	r3, [r7, #16]
 8003bca:	1ad3      	subs	r3, r2, r3
 8003bcc:	2b02      	cmp	r3, #2
 8003bce:	d901      	bls.n	8003bd4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003bd0:	2303      	movs	r3, #3
 8003bd2:	e176      	b.n	8003ec2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003bd4:	4b0c      	ldr	r3, [pc, #48]	@ (8003c08 <HAL_RCC_OscConfig+0x280>)
 8003bd6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003bd8:	f003 0302 	and.w	r3, r3, #2
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d0f0      	beq.n	8003bc2 <HAL_RCC_OscConfig+0x23a>
 8003be0:	e01a      	b.n	8003c18 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003be2:	4b09      	ldr	r3, [pc, #36]	@ (8003c08 <HAL_RCC_OscConfig+0x280>)
 8003be4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003be6:	4a08      	ldr	r2, [pc, #32]	@ (8003c08 <HAL_RCC_OscConfig+0x280>)
 8003be8:	f023 0301 	bic.w	r3, r3, #1
 8003bec:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bee:	f7fe fd8f 	bl	8002710 <HAL_GetTick>
 8003bf2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bf4:	e00a      	b.n	8003c0c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bf6:	f7fe fd8b 	bl	8002710 <HAL_GetTick>
 8003bfa:	4602      	mov	r2, r0
 8003bfc:	693b      	ldr	r3, [r7, #16]
 8003bfe:	1ad3      	subs	r3, r2, r3
 8003c00:	2b02      	cmp	r3, #2
 8003c02:	d903      	bls.n	8003c0c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003c04:	2303      	movs	r3, #3
 8003c06:	e15c      	b.n	8003ec2 <HAL_RCC_OscConfig+0x53a>
 8003c08:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c0c:	4b91      	ldr	r3, [pc, #580]	@ (8003e54 <HAL_RCC_OscConfig+0x4cc>)
 8003c0e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c10:	f003 0302 	and.w	r3, r3, #2
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d1ee      	bne.n	8003bf6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f003 0304 	and.w	r3, r3, #4
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	f000 80a4 	beq.w	8003d6e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c26:	4b8b      	ldr	r3, [pc, #556]	@ (8003e54 <HAL_RCC_OscConfig+0x4cc>)
 8003c28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d10d      	bne.n	8003c4e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c32:	4b88      	ldr	r3, [pc, #544]	@ (8003e54 <HAL_RCC_OscConfig+0x4cc>)
 8003c34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c36:	4a87      	ldr	r2, [pc, #540]	@ (8003e54 <HAL_RCC_OscConfig+0x4cc>)
 8003c38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c3c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003c3e:	4b85      	ldr	r3, [pc, #532]	@ (8003e54 <HAL_RCC_OscConfig+0x4cc>)
 8003c40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c46:	60bb      	str	r3, [r7, #8]
 8003c48:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c4e:	4b82      	ldr	r3, [pc, #520]	@ (8003e58 <HAL_RCC_OscConfig+0x4d0>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d118      	bne.n	8003c8c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003c5a:	4b7f      	ldr	r3, [pc, #508]	@ (8003e58 <HAL_RCC_OscConfig+0x4d0>)
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	4a7e      	ldr	r2, [pc, #504]	@ (8003e58 <HAL_RCC_OscConfig+0x4d0>)
 8003c60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c64:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c66:	f7fe fd53 	bl	8002710 <HAL_GetTick>
 8003c6a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c6c:	e008      	b.n	8003c80 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c6e:	f7fe fd4f 	bl	8002710 <HAL_GetTick>
 8003c72:	4602      	mov	r2, r0
 8003c74:	693b      	ldr	r3, [r7, #16]
 8003c76:	1ad3      	subs	r3, r2, r3
 8003c78:	2b64      	cmp	r3, #100	@ 0x64
 8003c7a:	d901      	bls.n	8003c80 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003c7c:	2303      	movs	r3, #3
 8003c7e:	e120      	b.n	8003ec2 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c80:	4b75      	ldr	r3, [pc, #468]	@ (8003e58 <HAL_RCC_OscConfig+0x4d0>)
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d0f0      	beq.n	8003c6e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	689b      	ldr	r3, [r3, #8]
 8003c90:	2b01      	cmp	r3, #1
 8003c92:	d106      	bne.n	8003ca2 <HAL_RCC_OscConfig+0x31a>
 8003c94:	4b6f      	ldr	r3, [pc, #444]	@ (8003e54 <HAL_RCC_OscConfig+0x4cc>)
 8003c96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c98:	4a6e      	ldr	r2, [pc, #440]	@ (8003e54 <HAL_RCC_OscConfig+0x4cc>)
 8003c9a:	f043 0301 	orr.w	r3, r3, #1
 8003c9e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ca0:	e02d      	b.n	8003cfe <HAL_RCC_OscConfig+0x376>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	689b      	ldr	r3, [r3, #8]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d10c      	bne.n	8003cc4 <HAL_RCC_OscConfig+0x33c>
 8003caa:	4b6a      	ldr	r3, [pc, #424]	@ (8003e54 <HAL_RCC_OscConfig+0x4cc>)
 8003cac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cae:	4a69      	ldr	r2, [pc, #420]	@ (8003e54 <HAL_RCC_OscConfig+0x4cc>)
 8003cb0:	f023 0301 	bic.w	r3, r3, #1
 8003cb4:	6713      	str	r3, [r2, #112]	@ 0x70
 8003cb6:	4b67      	ldr	r3, [pc, #412]	@ (8003e54 <HAL_RCC_OscConfig+0x4cc>)
 8003cb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cba:	4a66      	ldr	r2, [pc, #408]	@ (8003e54 <HAL_RCC_OscConfig+0x4cc>)
 8003cbc:	f023 0304 	bic.w	r3, r3, #4
 8003cc0:	6713      	str	r3, [r2, #112]	@ 0x70
 8003cc2:	e01c      	b.n	8003cfe <HAL_RCC_OscConfig+0x376>
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	689b      	ldr	r3, [r3, #8]
 8003cc8:	2b05      	cmp	r3, #5
 8003cca:	d10c      	bne.n	8003ce6 <HAL_RCC_OscConfig+0x35e>
 8003ccc:	4b61      	ldr	r3, [pc, #388]	@ (8003e54 <HAL_RCC_OscConfig+0x4cc>)
 8003cce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cd0:	4a60      	ldr	r2, [pc, #384]	@ (8003e54 <HAL_RCC_OscConfig+0x4cc>)
 8003cd2:	f043 0304 	orr.w	r3, r3, #4
 8003cd6:	6713      	str	r3, [r2, #112]	@ 0x70
 8003cd8:	4b5e      	ldr	r3, [pc, #376]	@ (8003e54 <HAL_RCC_OscConfig+0x4cc>)
 8003cda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cdc:	4a5d      	ldr	r2, [pc, #372]	@ (8003e54 <HAL_RCC_OscConfig+0x4cc>)
 8003cde:	f043 0301 	orr.w	r3, r3, #1
 8003ce2:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ce4:	e00b      	b.n	8003cfe <HAL_RCC_OscConfig+0x376>
 8003ce6:	4b5b      	ldr	r3, [pc, #364]	@ (8003e54 <HAL_RCC_OscConfig+0x4cc>)
 8003ce8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cea:	4a5a      	ldr	r2, [pc, #360]	@ (8003e54 <HAL_RCC_OscConfig+0x4cc>)
 8003cec:	f023 0301 	bic.w	r3, r3, #1
 8003cf0:	6713      	str	r3, [r2, #112]	@ 0x70
 8003cf2:	4b58      	ldr	r3, [pc, #352]	@ (8003e54 <HAL_RCC_OscConfig+0x4cc>)
 8003cf4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cf6:	4a57      	ldr	r2, [pc, #348]	@ (8003e54 <HAL_RCC_OscConfig+0x4cc>)
 8003cf8:	f023 0304 	bic.w	r3, r3, #4
 8003cfc:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	689b      	ldr	r3, [r3, #8]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d015      	beq.n	8003d32 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d06:	f7fe fd03 	bl	8002710 <HAL_GetTick>
 8003d0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d0c:	e00a      	b.n	8003d24 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d0e:	f7fe fcff 	bl	8002710 <HAL_GetTick>
 8003d12:	4602      	mov	r2, r0
 8003d14:	693b      	ldr	r3, [r7, #16]
 8003d16:	1ad3      	subs	r3, r2, r3
 8003d18:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d901      	bls.n	8003d24 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003d20:	2303      	movs	r3, #3
 8003d22:	e0ce      	b.n	8003ec2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d24:	4b4b      	ldr	r3, [pc, #300]	@ (8003e54 <HAL_RCC_OscConfig+0x4cc>)
 8003d26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d28:	f003 0302 	and.w	r3, r3, #2
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d0ee      	beq.n	8003d0e <HAL_RCC_OscConfig+0x386>
 8003d30:	e014      	b.n	8003d5c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d32:	f7fe fced 	bl	8002710 <HAL_GetTick>
 8003d36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d38:	e00a      	b.n	8003d50 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d3a:	f7fe fce9 	bl	8002710 <HAL_GetTick>
 8003d3e:	4602      	mov	r2, r0
 8003d40:	693b      	ldr	r3, [r7, #16]
 8003d42:	1ad3      	subs	r3, r2, r3
 8003d44:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d901      	bls.n	8003d50 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003d4c:	2303      	movs	r3, #3
 8003d4e:	e0b8      	b.n	8003ec2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d50:	4b40      	ldr	r3, [pc, #256]	@ (8003e54 <HAL_RCC_OscConfig+0x4cc>)
 8003d52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d54:	f003 0302 	and.w	r3, r3, #2
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d1ee      	bne.n	8003d3a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003d5c:	7dfb      	ldrb	r3, [r7, #23]
 8003d5e:	2b01      	cmp	r3, #1
 8003d60:	d105      	bne.n	8003d6e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d62:	4b3c      	ldr	r3, [pc, #240]	@ (8003e54 <HAL_RCC_OscConfig+0x4cc>)
 8003d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d66:	4a3b      	ldr	r2, [pc, #236]	@ (8003e54 <HAL_RCC_OscConfig+0x4cc>)
 8003d68:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d6c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	699b      	ldr	r3, [r3, #24]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	f000 80a4 	beq.w	8003ec0 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003d78:	4b36      	ldr	r3, [pc, #216]	@ (8003e54 <HAL_RCC_OscConfig+0x4cc>)
 8003d7a:	689b      	ldr	r3, [r3, #8]
 8003d7c:	f003 030c 	and.w	r3, r3, #12
 8003d80:	2b08      	cmp	r3, #8
 8003d82:	d06b      	beq.n	8003e5c <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	699b      	ldr	r3, [r3, #24]
 8003d88:	2b02      	cmp	r3, #2
 8003d8a:	d149      	bne.n	8003e20 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d8c:	4b31      	ldr	r3, [pc, #196]	@ (8003e54 <HAL_RCC_OscConfig+0x4cc>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	4a30      	ldr	r2, [pc, #192]	@ (8003e54 <HAL_RCC_OscConfig+0x4cc>)
 8003d92:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003d96:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d98:	f7fe fcba 	bl	8002710 <HAL_GetTick>
 8003d9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d9e:	e008      	b.n	8003db2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003da0:	f7fe fcb6 	bl	8002710 <HAL_GetTick>
 8003da4:	4602      	mov	r2, r0
 8003da6:	693b      	ldr	r3, [r7, #16]
 8003da8:	1ad3      	subs	r3, r2, r3
 8003daa:	2b02      	cmp	r3, #2
 8003dac:	d901      	bls.n	8003db2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003dae:	2303      	movs	r3, #3
 8003db0:	e087      	b.n	8003ec2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003db2:	4b28      	ldr	r3, [pc, #160]	@ (8003e54 <HAL_RCC_OscConfig+0x4cc>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d1f0      	bne.n	8003da0 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	69da      	ldr	r2, [r3, #28]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6a1b      	ldr	r3, [r3, #32]
 8003dc6:	431a      	orrs	r2, r3
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dcc:	019b      	lsls	r3, r3, #6
 8003dce:	431a      	orrs	r2, r3
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dd4:	085b      	lsrs	r3, r3, #1
 8003dd6:	3b01      	subs	r3, #1
 8003dd8:	041b      	lsls	r3, r3, #16
 8003dda:	431a      	orrs	r2, r3
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003de0:	061b      	lsls	r3, r3, #24
 8003de2:	4313      	orrs	r3, r2
 8003de4:	4a1b      	ldr	r2, [pc, #108]	@ (8003e54 <HAL_RCC_OscConfig+0x4cc>)
 8003de6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003dea:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003dec:	4b19      	ldr	r3, [pc, #100]	@ (8003e54 <HAL_RCC_OscConfig+0x4cc>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	4a18      	ldr	r2, [pc, #96]	@ (8003e54 <HAL_RCC_OscConfig+0x4cc>)
 8003df2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003df6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003df8:	f7fe fc8a 	bl	8002710 <HAL_GetTick>
 8003dfc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003dfe:	e008      	b.n	8003e12 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e00:	f7fe fc86 	bl	8002710 <HAL_GetTick>
 8003e04:	4602      	mov	r2, r0
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	1ad3      	subs	r3, r2, r3
 8003e0a:	2b02      	cmp	r3, #2
 8003e0c:	d901      	bls.n	8003e12 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8003e0e:	2303      	movs	r3, #3
 8003e10:	e057      	b.n	8003ec2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e12:	4b10      	ldr	r3, [pc, #64]	@ (8003e54 <HAL_RCC_OscConfig+0x4cc>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d0f0      	beq.n	8003e00 <HAL_RCC_OscConfig+0x478>
 8003e1e:	e04f      	b.n	8003ec0 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e20:	4b0c      	ldr	r3, [pc, #48]	@ (8003e54 <HAL_RCC_OscConfig+0x4cc>)
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4a0b      	ldr	r2, [pc, #44]	@ (8003e54 <HAL_RCC_OscConfig+0x4cc>)
 8003e26:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003e2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e2c:	f7fe fc70 	bl	8002710 <HAL_GetTick>
 8003e30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e32:	e008      	b.n	8003e46 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e34:	f7fe fc6c 	bl	8002710 <HAL_GetTick>
 8003e38:	4602      	mov	r2, r0
 8003e3a:	693b      	ldr	r3, [r7, #16]
 8003e3c:	1ad3      	subs	r3, r2, r3
 8003e3e:	2b02      	cmp	r3, #2
 8003e40:	d901      	bls.n	8003e46 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8003e42:	2303      	movs	r3, #3
 8003e44:	e03d      	b.n	8003ec2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e46:	4b03      	ldr	r3, [pc, #12]	@ (8003e54 <HAL_RCC_OscConfig+0x4cc>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d1f0      	bne.n	8003e34 <HAL_RCC_OscConfig+0x4ac>
 8003e52:	e035      	b.n	8003ec0 <HAL_RCC_OscConfig+0x538>
 8003e54:	40023800 	.word	0x40023800
 8003e58:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003e5c:	4b1b      	ldr	r3, [pc, #108]	@ (8003ecc <HAL_RCC_OscConfig+0x544>)
 8003e5e:	685b      	ldr	r3, [r3, #4]
 8003e60:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	699b      	ldr	r3, [r3, #24]
 8003e66:	2b01      	cmp	r3, #1
 8003e68:	d028      	beq.n	8003ebc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e74:	429a      	cmp	r2, r3
 8003e76:	d121      	bne.n	8003ebc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e82:	429a      	cmp	r2, r3
 8003e84:	d11a      	bne.n	8003ebc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e86:	68fa      	ldr	r2, [r7, #12]
 8003e88:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003e8c:	4013      	ands	r3, r2
 8003e8e:	687a      	ldr	r2, [r7, #4]
 8003e90:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003e92:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d111      	bne.n	8003ebc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ea2:	085b      	lsrs	r3, r3, #1
 8003ea4:	3b01      	subs	r3, #1
 8003ea6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003ea8:	429a      	cmp	r2, r3
 8003eaa:	d107      	bne.n	8003ebc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003eb6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003eb8:	429a      	cmp	r2, r3
 8003eba:	d001      	beq.n	8003ec0 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8003ebc:	2301      	movs	r3, #1
 8003ebe:	e000      	b.n	8003ec2 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8003ec0:	2300      	movs	r3, #0
}
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	3718      	adds	r7, #24
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bd80      	pop	{r7, pc}
 8003eca:	bf00      	nop
 8003ecc:	40023800 	.word	0x40023800

08003ed0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b084      	sub	sp, #16
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
 8003ed8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003eda:	2300      	movs	r3, #0
 8003edc:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d101      	bne.n	8003ee8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	e0d0      	b.n	800408a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003ee8:	4b6a      	ldr	r3, [pc, #424]	@ (8004094 <HAL_RCC_ClockConfig+0x1c4>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f003 030f 	and.w	r3, r3, #15
 8003ef0:	683a      	ldr	r2, [r7, #0]
 8003ef2:	429a      	cmp	r2, r3
 8003ef4:	d910      	bls.n	8003f18 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ef6:	4b67      	ldr	r3, [pc, #412]	@ (8004094 <HAL_RCC_ClockConfig+0x1c4>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f023 020f 	bic.w	r2, r3, #15
 8003efe:	4965      	ldr	r1, [pc, #404]	@ (8004094 <HAL_RCC_ClockConfig+0x1c4>)
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	4313      	orrs	r3, r2
 8003f04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f06:	4b63      	ldr	r3, [pc, #396]	@ (8004094 <HAL_RCC_ClockConfig+0x1c4>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f003 030f 	and.w	r3, r3, #15
 8003f0e:	683a      	ldr	r2, [r7, #0]
 8003f10:	429a      	cmp	r2, r3
 8003f12:	d001      	beq.n	8003f18 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003f14:	2301      	movs	r3, #1
 8003f16:	e0b8      	b.n	800408a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f003 0302 	and.w	r3, r3, #2
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d020      	beq.n	8003f66 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f003 0304 	and.w	r3, r3, #4
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d005      	beq.n	8003f3c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f30:	4b59      	ldr	r3, [pc, #356]	@ (8004098 <HAL_RCC_ClockConfig+0x1c8>)
 8003f32:	689b      	ldr	r3, [r3, #8]
 8003f34:	4a58      	ldr	r2, [pc, #352]	@ (8004098 <HAL_RCC_ClockConfig+0x1c8>)
 8003f36:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003f3a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f003 0308 	and.w	r3, r3, #8
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d005      	beq.n	8003f54 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f48:	4b53      	ldr	r3, [pc, #332]	@ (8004098 <HAL_RCC_ClockConfig+0x1c8>)
 8003f4a:	689b      	ldr	r3, [r3, #8]
 8003f4c:	4a52      	ldr	r2, [pc, #328]	@ (8004098 <HAL_RCC_ClockConfig+0x1c8>)
 8003f4e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003f52:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f54:	4b50      	ldr	r3, [pc, #320]	@ (8004098 <HAL_RCC_ClockConfig+0x1c8>)
 8003f56:	689b      	ldr	r3, [r3, #8]
 8003f58:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	689b      	ldr	r3, [r3, #8]
 8003f60:	494d      	ldr	r1, [pc, #308]	@ (8004098 <HAL_RCC_ClockConfig+0x1c8>)
 8003f62:	4313      	orrs	r3, r2
 8003f64:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f003 0301 	and.w	r3, r3, #1
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d040      	beq.n	8003ff4 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	685b      	ldr	r3, [r3, #4]
 8003f76:	2b01      	cmp	r3, #1
 8003f78:	d107      	bne.n	8003f8a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f7a:	4b47      	ldr	r3, [pc, #284]	@ (8004098 <HAL_RCC_ClockConfig+0x1c8>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d115      	bne.n	8003fb2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003f86:	2301      	movs	r3, #1
 8003f88:	e07f      	b.n	800408a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	2b02      	cmp	r3, #2
 8003f90:	d107      	bne.n	8003fa2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f92:	4b41      	ldr	r3, [pc, #260]	@ (8004098 <HAL_RCC_ClockConfig+0x1c8>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d109      	bne.n	8003fb2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	e073      	b.n	800408a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fa2:	4b3d      	ldr	r3, [pc, #244]	@ (8004098 <HAL_RCC_ClockConfig+0x1c8>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f003 0302 	and.w	r3, r3, #2
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d101      	bne.n	8003fb2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003fae:	2301      	movs	r3, #1
 8003fb0:	e06b      	b.n	800408a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003fb2:	4b39      	ldr	r3, [pc, #228]	@ (8004098 <HAL_RCC_ClockConfig+0x1c8>)
 8003fb4:	689b      	ldr	r3, [r3, #8]
 8003fb6:	f023 0203 	bic.w	r2, r3, #3
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	685b      	ldr	r3, [r3, #4]
 8003fbe:	4936      	ldr	r1, [pc, #216]	@ (8004098 <HAL_RCC_ClockConfig+0x1c8>)
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003fc4:	f7fe fba4 	bl	8002710 <HAL_GetTick>
 8003fc8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fca:	e00a      	b.n	8003fe2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003fcc:	f7fe fba0 	bl	8002710 <HAL_GetTick>
 8003fd0:	4602      	mov	r2, r0
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	1ad3      	subs	r3, r2, r3
 8003fd6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d901      	bls.n	8003fe2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003fde:	2303      	movs	r3, #3
 8003fe0:	e053      	b.n	800408a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fe2:	4b2d      	ldr	r3, [pc, #180]	@ (8004098 <HAL_RCC_ClockConfig+0x1c8>)
 8003fe4:	689b      	ldr	r3, [r3, #8]
 8003fe6:	f003 020c 	and.w	r2, r3, #12
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	685b      	ldr	r3, [r3, #4]
 8003fee:	009b      	lsls	r3, r3, #2
 8003ff0:	429a      	cmp	r2, r3
 8003ff2:	d1eb      	bne.n	8003fcc <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003ff4:	4b27      	ldr	r3, [pc, #156]	@ (8004094 <HAL_RCC_ClockConfig+0x1c4>)
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f003 030f 	and.w	r3, r3, #15
 8003ffc:	683a      	ldr	r2, [r7, #0]
 8003ffe:	429a      	cmp	r2, r3
 8004000:	d210      	bcs.n	8004024 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004002:	4b24      	ldr	r3, [pc, #144]	@ (8004094 <HAL_RCC_ClockConfig+0x1c4>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f023 020f 	bic.w	r2, r3, #15
 800400a:	4922      	ldr	r1, [pc, #136]	@ (8004094 <HAL_RCC_ClockConfig+0x1c4>)
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	4313      	orrs	r3, r2
 8004010:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004012:	4b20      	ldr	r3, [pc, #128]	@ (8004094 <HAL_RCC_ClockConfig+0x1c4>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f003 030f 	and.w	r3, r3, #15
 800401a:	683a      	ldr	r2, [r7, #0]
 800401c:	429a      	cmp	r2, r3
 800401e:	d001      	beq.n	8004024 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004020:	2301      	movs	r3, #1
 8004022:	e032      	b.n	800408a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f003 0304 	and.w	r3, r3, #4
 800402c:	2b00      	cmp	r3, #0
 800402e:	d008      	beq.n	8004042 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004030:	4b19      	ldr	r3, [pc, #100]	@ (8004098 <HAL_RCC_ClockConfig+0x1c8>)
 8004032:	689b      	ldr	r3, [r3, #8]
 8004034:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	68db      	ldr	r3, [r3, #12]
 800403c:	4916      	ldr	r1, [pc, #88]	@ (8004098 <HAL_RCC_ClockConfig+0x1c8>)
 800403e:	4313      	orrs	r3, r2
 8004040:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f003 0308 	and.w	r3, r3, #8
 800404a:	2b00      	cmp	r3, #0
 800404c:	d009      	beq.n	8004062 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800404e:	4b12      	ldr	r3, [pc, #72]	@ (8004098 <HAL_RCC_ClockConfig+0x1c8>)
 8004050:	689b      	ldr	r3, [r3, #8]
 8004052:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	691b      	ldr	r3, [r3, #16]
 800405a:	00db      	lsls	r3, r3, #3
 800405c:	490e      	ldr	r1, [pc, #56]	@ (8004098 <HAL_RCC_ClockConfig+0x1c8>)
 800405e:	4313      	orrs	r3, r2
 8004060:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004062:	f000 f821 	bl	80040a8 <HAL_RCC_GetSysClockFreq>
 8004066:	4602      	mov	r2, r0
 8004068:	4b0b      	ldr	r3, [pc, #44]	@ (8004098 <HAL_RCC_ClockConfig+0x1c8>)
 800406a:	689b      	ldr	r3, [r3, #8]
 800406c:	091b      	lsrs	r3, r3, #4
 800406e:	f003 030f 	and.w	r3, r3, #15
 8004072:	490a      	ldr	r1, [pc, #40]	@ (800409c <HAL_RCC_ClockConfig+0x1cc>)
 8004074:	5ccb      	ldrb	r3, [r1, r3]
 8004076:	fa22 f303 	lsr.w	r3, r2, r3
 800407a:	4a09      	ldr	r2, [pc, #36]	@ (80040a0 <HAL_RCC_ClockConfig+0x1d0>)
 800407c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800407e:	4b09      	ldr	r3, [pc, #36]	@ (80040a4 <HAL_RCC_ClockConfig+0x1d4>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4618      	mov	r0, r3
 8004084:	f7fe fb00 	bl	8002688 <HAL_InitTick>

  return HAL_OK;
 8004088:	2300      	movs	r3, #0
}
 800408a:	4618      	mov	r0, r3
 800408c:	3710      	adds	r7, #16
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}
 8004092:	bf00      	nop
 8004094:	40023c00 	.word	0x40023c00
 8004098:	40023800 	.word	0x40023800
 800409c:	0800a224 	.word	0x0800a224
 80040a0:	20000004 	.word	0x20000004
 80040a4:	20000008 	.word	0x20000008

080040a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80040ac:	b094      	sub	sp, #80	@ 0x50
 80040ae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80040b0:	2300      	movs	r3, #0
 80040b2:	647b      	str	r3, [r7, #68]	@ 0x44
 80040b4:	2300      	movs	r3, #0
 80040b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80040b8:	2300      	movs	r3, #0
 80040ba:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 80040bc:	2300      	movs	r3, #0
 80040be:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80040c0:	4b79      	ldr	r3, [pc, #484]	@ (80042a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80040c2:	689b      	ldr	r3, [r3, #8]
 80040c4:	f003 030c 	and.w	r3, r3, #12
 80040c8:	2b08      	cmp	r3, #8
 80040ca:	d00d      	beq.n	80040e8 <HAL_RCC_GetSysClockFreq+0x40>
 80040cc:	2b08      	cmp	r3, #8
 80040ce:	f200 80e1 	bhi.w	8004294 <HAL_RCC_GetSysClockFreq+0x1ec>
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d002      	beq.n	80040dc <HAL_RCC_GetSysClockFreq+0x34>
 80040d6:	2b04      	cmp	r3, #4
 80040d8:	d003      	beq.n	80040e2 <HAL_RCC_GetSysClockFreq+0x3a>
 80040da:	e0db      	b.n	8004294 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80040dc:	4b73      	ldr	r3, [pc, #460]	@ (80042ac <HAL_RCC_GetSysClockFreq+0x204>)
 80040de:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80040e0:	e0db      	b.n	800429a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80040e2:	4b73      	ldr	r3, [pc, #460]	@ (80042b0 <HAL_RCC_GetSysClockFreq+0x208>)
 80040e4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80040e6:	e0d8      	b.n	800429a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80040e8:	4b6f      	ldr	r3, [pc, #444]	@ (80042a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80040ea:	685b      	ldr	r3, [r3, #4]
 80040ec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80040f0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80040f2:	4b6d      	ldr	r3, [pc, #436]	@ (80042a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d063      	beq.n	80041c6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80040fe:	4b6a      	ldr	r3, [pc, #424]	@ (80042a8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004100:	685b      	ldr	r3, [r3, #4]
 8004102:	099b      	lsrs	r3, r3, #6
 8004104:	2200      	movs	r2, #0
 8004106:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004108:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800410a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800410c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004110:	633b      	str	r3, [r7, #48]	@ 0x30
 8004112:	2300      	movs	r3, #0
 8004114:	637b      	str	r3, [r7, #52]	@ 0x34
 8004116:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800411a:	4622      	mov	r2, r4
 800411c:	462b      	mov	r3, r5
 800411e:	f04f 0000 	mov.w	r0, #0
 8004122:	f04f 0100 	mov.w	r1, #0
 8004126:	0159      	lsls	r1, r3, #5
 8004128:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800412c:	0150      	lsls	r0, r2, #5
 800412e:	4602      	mov	r2, r0
 8004130:	460b      	mov	r3, r1
 8004132:	4621      	mov	r1, r4
 8004134:	1a51      	subs	r1, r2, r1
 8004136:	6139      	str	r1, [r7, #16]
 8004138:	4629      	mov	r1, r5
 800413a:	eb63 0301 	sbc.w	r3, r3, r1
 800413e:	617b      	str	r3, [r7, #20]
 8004140:	f04f 0200 	mov.w	r2, #0
 8004144:	f04f 0300 	mov.w	r3, #0
 8004148:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800414c:	4659      	mov	r1, fp
 800414e:	018b      	lsls	r3, r1, #6
 8004150:	4651      	mov	r1, sl
 8004152:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004156:	4651      	mov	r1, sl
 8004158:	018a      	lsls	r2, r1, #6
 800415a:	4651      	mov	r1, sl
 800415c:	ebb2 0801 	subs.w	r8, r2, r1
 8004160:	4659      	mov	r1, fp
 8004162:	eb63 0901 	sbc.w	r9, r3, r1
 8004166:	f04f 0200 	mov.w	r2, #0
 800416a:	f04f 0300 	mov.w	r3, #0
 800416e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004172:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004176:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800417a:	4690      	mov	r8, r2
 800417c:	4699      	mov	r9, r3
 800417e:	4623      	mov	r3, r4
 8004180:	eb18 0303 	adds.w	r3, r8, r3
 8004184:	60bb      	str	r3, [r7, #8]
 8004186:	462b      	mov	r3, r5
 8004188:	eb49 0303 	adc.w	r3, r9, r3
 800418c:	60fb      	str	r3, [r7, #12]
 800418e:	f04f 0200 	mov.w	r2, #0
 8004192:	f04f 0300 	mov.w	r3, #0
 8004196:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800419a:	4629      	mov	r1, r5
 800419c:	024b      	lsls	r3, r1, #9
 800419e:	4621      	mov	r1, r4
 80041a0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80041a4:	4621      	mov	r1, r4
 80041a6:	024a      	lsls	r2, r1, #9
 80041a8:	4610      	mov	r0, r2
 80041aa:	4619      	mov	r1, r3
 80041ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80041ae:	2200      	movs	r2, #0
 80041b0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80041b2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80041b4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80041b8:	f7fc fd66 	bl	8000c88 <__aeabi_uldivmod>
 80041bc:	4602      	mov	r2, r0
 80041be:	460b      	mov	r3, r1
 80041c0:	4613      	mov	r3, r2
 80041c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80041c4:	e058      	b.n	8004278 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80041c6:	4b38      	ldr	r3, [pc, #224]	@ (80042a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80041c8:	685b      	ldr	r3, [r3, #4]
 80041ca:	099b      	lsrs	r3, r3, #6
 80041cc:	2200      	movs	r2, #0
 80041ce:	4618      	mov	r0, r3
 80041d0:	4611      	mov	r1, r2
 80041d2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80041d6:	623b      	str	r3, [r7, #32]
 80041d8:	2300      	movs	r3, #0
 80041da:	627b      	str	r3, [r7, #36]	@ 0x24
 80041dc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80041e0:	4642      	mov	r2, r8
 80041e2:	464b      	mov	r3, r9
 80041e4:	f04f 0000 	mov.w	r0, #0
 80041e8:	f04f 0100 	mov.w	r1, #0
 80041ec:	0159      	lsls	r1, r3, #5
 80041ee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80041f2:	0150      	lsls	r0, r2, #5
 80041f4:	4602      	mov	r2, r0
 80041f6:	460b      	mov	r3, r1
 80041f8:	4641      	mov	r1, r8
 80041fa:	ebb2 0a01 	subs.w	sl, r2, r1
 80041fe:	4649      	mov	r1, r9
 8004200:	eb63 0b01 	sbc.w	fp, r3, r1
 8004204:	f04f 0200 	mov.w	r2, #0
 8004208:	f04f 0300 	mov.w	r3, #0
 800420c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004210:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004214:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004218:	ebb2 040a 	subs.w	r4, r2, sl
 800421c:	eb63 050b 	sbc.w	r5, r3, fp
 8004220:	f04f 0200 	mov.w	r2, #0
 8004224:	f04f 0300 	mov.w	r3, #0
 8004228:	00eb      	lsls	r3, r5, #3
 800422a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800422e:	00e2      	lsls	r2, r4, #3
 8004230:	4614      	mov	r4, r2
 8004232:	461d      	mov	r5, r3
 8004234:	4643      	mov	r3, r8
 8004236:	18e3      	adds	r3, r4, r3
 8004238:	603b      	str	r3, [r7, #0]
 800423a:	464b      	mov	r3, r9
 800423c:	eb45 0303 	adc.w	r3, r5, r3
 8004240:	607b      	str	r3, [r7, #4]
 8004242:	f04f 0200 	mov.w	r2, #0
 8004246:	f04f 0300 	mov.w	r3, #0
 800424a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800424e:	4629      	mov	r1, r5
 8004250:	028b      	lsls	r3, r1, #10
 8004252:	4621      	mov	r1, r4
 8004254:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004258:	4621      	mov	r1, r4
 800425a:	028a      	lsls	r2, r1, #10
 800425c:	4610      	mov	r0, r2
 800425e:	4619      	mov	r1, r3
 8004260:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004262:	2200      	movs	r2, #0
 8004264:	61bb      	str	r3, [r7, #24]
 8004266:	61fa      	str	r2, [r7, #28]
 8004268:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800426c:	f7fc fd0c 	bl	8000c88 <__aeabi_uldivmod>
 8004270:	4602      	mov	r2, r0
 8004272:	460b      	mov	r3, r1
 8004274:	4613      	mov	r3, r2
 8004276:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004278:	4b0b      	ldr	r3, [pc, #44]	@ (80042a8 <HAL_RCC_GetSysClockFreq+0x200>)
 800427a:	685b      	ldr	r3, [r3, #4]
 800427c:	0c1b      	lsrs	r3, r3, #16
 800427e:	f003 0303 	and.w	r3, r3, #3
 8004282:	3301      	adds	r3, #1
 8004284:	005b      	lsls	r3, r3, #1
 8004286:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004288:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800428a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800428c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004290:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004292:	e002      	b.n	800429a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004294:	4b05      	ldr	r3, [pc, #20]	@ (80042ac <HAL_RCC_GetSysClockFreq+0x204>)
 8004296:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004298:	bf00      	nop
    }
  }
  return sysclockfreq;
 800429a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800429c:	4618      	mov	r0, r3
 800429e:	3750      	adds	r7, #80	@ 0x50
 80042a0:	46bd      	mov	sp, r7
 80042a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80042a6:	bf00      	nop
 80042a8:	40023800 	.word	0x40023800
 80042ac:	00f42400 	.word	0x00f42400
 80042b0:	007a1200 	.word	0x007a1200

080042b4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042b4:	b480      	push	{r7}
 80042b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80042b8:	4b03      	ldr	r3, [pc, #12]	@ (80042c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80042ba:	681b      	ldr	r3, [r3, #0]
}
 80042bc:	4618      	mov	r0, r3
 80042be:	46bd      	mov	sp, r7
 80042c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c4:	4770      	bx	lr
 80042c6:	bf00      	nop
 80042c8:	20000004 	.word	0x20000004

080042cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80042d0:	f7ff fff0 	bl	80042b4 <HAL_RCC_GetHCLKFreq>
 80042d4:	4602      	mov	r2, r0
 80042d6:	4b05      	ldr	r3, [pc, #20]	@ (80042ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80042d8:	689b      	ldr	r3, [r3, #8]
 80042da:	0a9b      	lsrs	r3, r3, #10
 80042dc:	f003 0307 	and.w	r3, r3, #7
 80042e0:	4903      	ldr	r1, [pc, #12]	@ (80042f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80042e2:	5ccb      	ldrb	r3, [r1, r3]
 80042e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042e8:	4618      	mov	r0, r3
 80042ea:	bd80      	pop	{r7, pc}
 80042ec:	40023800 	.word	0x40023800
 80042f0:	0800a234 	.word	0x0800a234

080042f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80042f8:	f7ff ffdc 	bl	80042b4 <HAL_RCC_GetHCLKFreq>
 80042fc:	4602      	mov	r2, r0
 80042fe:	4b05      	ldr	r3, [pc, #20]	@ (8004314 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004300:	689b      	ldr	r3, [r3, #8]
 8004302:	0b5b      	lsrs	r3, r3, #13
 8004304:	f003 0307 	and.w	r3, r3, #7
 8004308:	4903      	ldr	r1, [pc, #12]	@ (8004318 <HAL_RCC_GetPCLK2Freq+0x24>)
 800430a:	5ccb      	ldrb	r3, [r1, r3]
 800430c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004310:	4618      	mov	r0, r3
 8004312:	bd80      	pop	{r7, pc}
 8004314:	40023800 	.word	0x40023800
 8004318:	0800a234 	.word	0x0800a234

0800431c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b088      	sub	sp, #32
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004324:	2300      	movs	r3, #0
 8004326:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004328:	2300      	movs	r3, #0
 800432a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800432c:	2300      	movs	r3, #0
 800432e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004330:	2300      	movs	r3, #0
 8004332:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004334:	2300      	movs	r3, #0
 8004336:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f003 0301 	and.w	r3, r3, #1
 8004340:	2b00      	cmp	r3, #0
 8004342:	d012      	beq.n	800436a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004344:	4b69      	ldr	r3, [pc, #420]	@ (80044ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004346:	689b      	ldr	r3, [r3, #8]
 8004348:	4a68      	ldr	r2, [pc, #416]	@ (80044ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800434a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800434e:	6093      	str	r3, [r2, #8]
 8004350:	4b66      	ldr	r3, [pc, #408]	@ (80044ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004352:	689a      	ldr	r2, [r3, #8]
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004358:	4964      	ldr	r1, [pc, #400]	@ (80044ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800435a:	4313      	orrs	r3, r2
 800435c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004362:	2b00      	cmp	r3, #0
 8004364:	d101      	bne.n	800436a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004366:	2301      	movs	r3, #1
 8004368:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004372:	2b00      	cmp	r3, #0
 8004374:	d017      	beq.n	80043a6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004376:	4b5d      	ldr	r3, [pc, #372]	@ (80044ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004378:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800437c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004384:	4959      	ldr	r1, [pc, #356]	@ (80044ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004386:	4313      	orrs	r3, r2
 8004388:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004390:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004394:	d101      	bne.n	800439a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004396:	2301      	movs	r3, #1
 8004398:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d101      	bne.n	80043a6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80043a2:	2301      	movs	r3, #1
 80043a4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d017      	beq.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80043b2:	4b4e      	ldr	r3, [pc, #312]	@ (80044ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80043b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80043b8:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043c0:	494a      	ldr	r1, [pc, #296]	@ (80044ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80043c2:	4313      	orrs	r3, r2
 80043c4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043cc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80043d0:	d101      	bne.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80043d2:	2301      	movs	r3, #1
 80043d4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d101      	bne.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80043de:	2301      	movs	r3, #1
 80043e0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d001      	beq.n	80043f2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80043ee:	2301      	movs	r3, #1
 80043f0:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f003 0320 	and.w	r3, r3, #32
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	f000 808b 	beq.w	8004516 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004400:	4b3a      	ldr	r3, [pc, #232]	@ (80044ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004404:	4a39      	ldr	r2, [pc, #228]	@ (80044ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004406:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800440a:	6413      	str	r3, [r2, #64]	@ 0x40
 800440c:	4b37      	ldr	r3, [pc, #220]	@ (80044ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800440e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004410:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004414:	60bb      	str	r3, [r7, #8]
 8004416:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004418:	4b35      	ldr	r3, [pc, #212]	@ (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4a34      	ldr	r2, [pc, #208]	@ (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800441e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004422:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004424:	f7fe f974 	bl	8002710 <HAL_GetTick>
 8004428:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800442a:	e008      	b.n	800443e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800442c:	f7fe f970 	bl	8002710 <HAL_GetTick>
 8004430:	4602      	mov	r2, r0
 8004432:	697b      	ldr	r3, [r7, #20]
 8004434:	1ad3      	subs	r3, r2, r3
 8004436:	2b64      	cmp	r3, #100	@ 0x64
 8004438:	d901      	bls.n	800443e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800443a:	2303      	movs	r3, #3
 800443c:	e357      	b.n	8004aee <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800443e:	4b2c      	ldr	r3, [pc, #176]	@ (80044f0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004446:	2b00      	cmp	r3, #0
 8004448:	d0f0      	beq.n	800442c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800444a:	4b28      	ldr	r3, [pc, #160]	@ (80044ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800444c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800444e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004452:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004454:	693b      	ldr	r3, [r7, #16]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d035      	beq.n	80044c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800445e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004462:	693a      	ldr	r2, [r7, #16]
 8004464:	429a      	cmp	r2, r3
 8004466:	d02e      	beq.n	80044c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004468:	4b20      	ldr	r3, [pc, #128]	@ (80044ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800446a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800446c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004470:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004472:	4b1e      	ldr	r3, [pc, #120]	@ (80044ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004474:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004476:	4a1d      	ldr	r2, [pc, #116]	@ (80044ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004478:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800447c:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800447e:	4b1b      	ldr	r3, [pc, #108]	@ (80044ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004480:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004482:	4a1a      	ldr	r2, [pc, #104]	@ (80044ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004484:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004488:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800448a:	4a18      	ldr	r2, [pc, #96]	@ (80044ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800448c:	693b      	ldr	r3, [r7, #16]
 800448e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004490:	4b16      	ldr	r3, [pc, #88]	@ (80044ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004492:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004494:	f003 0301 	and.w	r3, r3, #1
 8004498:	2b01      	cmp	r3, #1
 800449a:	d114      	bne.n	80044c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800449c:	f7fe f938 	bl	8002710 <HAL_GetTick>
 80044a0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044a2:	e00a      	b.n	80044ba <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80044a4:	f7fe f934 	bl	8002710 <HAL_GetTick>
 80044a8:	4602      	mov	r2, r0
 80044aa:	697b      	ldr	r3, [r7, #20]
 80044ac:	1ad3      	subs	r3, r2, r3
 80044ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d901      	bls.n	80044ba <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80044b6:	2303      	movs	r3, #3
 80044b8:	e319      	b.n	8004aee <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044ba:	4b0c      	ldr	r3, [pc, #48]	@ (80044ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80044bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044be:	f003 0302 	and.w	r3, r3, #2
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d0ee      	beq.n	80044a4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80044ce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80044d2:	d111      	bne.n	80044f8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80044d4:	4b05      	ldr	r3, [pc, #20]	@ (80044ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80044d6:	689b      	ldr	r3, [r3, #8]
 80044d8:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80044e0:	4b04      	ldr	r3, [pc, #16]	@ (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80044e2:	400b      	ands	r3, r1
 80044e4:	4901      	ldr	r1, [pc, #4]	@ (80044ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80044e6:	4313      	orrs	r3, r2
 80044e8:	608b      	str	r3, [r1, #8]
 80044ea:	e00b      	b.n	8004504 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80044ec:	40023800 	.word	0x40023800
 80044f0:	40007000 	.word	0x40007000
 80044f4:	0ffffcff 	.word	0x0ffffcff
 80044f8:	4baa      	ldr	r3, [pc, #680]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80044fa:	689b      	ldr	r3, [r3, #8]
 80044fc:	4aa9      	ldr	r2, [pc, #676]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80044fe:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004502:	6093      	str	r3, [r2, #8]
 8004504:	4ba7      	ldr	r3, [pc, #668]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004506:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800450c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004510:	49a4      	ldr	r1, [pc, #656]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004512:	4313      	orrs	r3, r2
 8004514:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f003 0310 	and.w	r3, r3, #16
 800451e:	2b00      	cmp	r3, #0
 8004520:	d010      	beq.n	8004544 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004522:	4ba0      	ldr	r3, [pc, #640]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004524:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004528:	4a9e      	ldr	r2, [pc, #632]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800452a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800452e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004532:	4b9c      	ldr	r3, [pc, #624]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004534:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800453c:	4999      	ldr	r1, [pc, #612]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800453e:	4313      	orrs	r3, r2
 8004540:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800454c:	2b00      	cmp	r3, #0
 800454e:	d00a      	beq.n	8004566 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004550:	4b94      	ldr	r3, [pc, #592]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004552:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004556:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800455e:	4991      	ldr	r1, [pc, #580]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004560:	4313      	orrs	r3, r2
 8004562:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800456e:	2b00      	cmp	r3, #0
 8004570:	d00a      	beq.n	8004588 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004572:	4b8c      	ldr	r3, [pc, #560]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004574:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004578:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004580:	4988      	ldr	r1, [pc, #544]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004582:	4313      	orrs	r3, r2
 8004584:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004590:	2b00      	cmp	r3, #0
 8004592:	d00a      	beq.n	80045aa <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004594:	4b83      	ldr	r3, [pc, #524]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004596:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800459a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80045a2:	4980      	ldr	r1, [pc, #512]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80045a4:	4313      	orrs	r3, r2
 80045a6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d00a      	beq.n	80045cc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80045b6:	4b7b      	ldr	r3, [pc, #492]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80045b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045bc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045c4:	4977      	ldr	r1, [pc, #476]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80045c6:	4313      	orrs	r3, r2
 80045c8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d00a      	beq.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80045d8:	4b72      	ldr	r3, [pc, #456]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80045da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045de:	f023 0203 	bic.w	r2, r3, #3
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045e6:	496f      	ldr	r1, [pc, #444]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80045e8:	4313      	orrs	r3, r2
 80045ea:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d00a      	beq.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80045fa:	4b6a      	ldr	r3, [pc, #424]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80045fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004600:	f023 020c 	bic.w	r2, r3, #12
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004608:	4966      	ldr	r1, [pc, #408]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800460a:	4313      	orrs	r3, r2
 800460c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004618:	2b00      	cmp	r3, #0
 800461a:	d00a      	beq.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800461c:	4b61      	ldr	r3, [pc, #388]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800461e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004622:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800462a:	495e      	ldr	r1, [pc, #376]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800462c:	4313      	orrs	r3, r2
 800462e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800463a:	2b00      	cmp	r3, #0
 800463c:	d00a      	beq.n	8004654 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800463e:	4b59      	ldr	r3, [pc, #356]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004640:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004644:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800464c:	4955      	ldr	r1, [pc, #340]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800464e:	4313      	orrs	r3, r2
 8004650:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800465c:	2b00      	cmp	r3, #0
 800465e:	d00a      	beq.n	8004676 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004660:	4b50      	ldr	r3, [pc, #320]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004662:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004666:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800466e:	494d      	ldr	r1, [pc, #308]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004670:	4313      	orrs	r3, r2
 8004672:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800467e:	2b00      	cmp	r3, #0
 8004680:	d00a      	beq.n	8004698 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004682:	4b48      	ldr	r3, [pc, #288]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004684:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004688:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004690:	4944      	ldr	r1, [pc, #272]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004692:	4313      	orrs	r3, r2
 8004694:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d00a      	beq.n	80046ba <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80046a4:	4b3f      	ldr	r3, [pc, #252]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80046a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046aa:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046b2:	493c      	ldr	r1, [pc, #240]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80046b4:	4313      	orrs	r3, r2
 80046b6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d00a      	beq.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80046c6:	4b37      	ldr	r3, [pc, #220]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80046c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046cc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046d4:	4933      	ldr	r1, [pc, #204]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80046d6:	4313      	orrs	r3, r2
 80046d8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d00a      	beq.n	80046fe <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80046e8:	4b2e      	ldr	r3, [pc, #184]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80046ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046ee:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80046f6:	492b      	ldr	r1, [pc, #172]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80046f8:	4313      	orrs	r3, r2
 80046fa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004706:	2b00      	cmp	r3, #0
 8004708:	d011      	beq.n	800472e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800470a:	4b26      	ldr	r3, [pc, #152]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800470c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004710:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004718:	4922      	ldr	r1, [pc, #136]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800471a:	4313      	orrs	r3, r2
 800471c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004724:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004728:	d101      	bne.n	800472e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800472a:	2301      	movs	r3, #1
 800472c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f003 0308 	and.w	r3, r3, #8
 8004736:	2b00      	cmp	r3, #0
 8004738:	d001      	beq.n	800473e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800473a:	2301      	movs	r3, #1
 800473c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004746:	2b00      	cmp	r3, #0
 8004748:	d00a      	beq.n	8004760 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800474a:	4b16      	ldr	r3, [pc, #88]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800474c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004750:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004758:	4912      	ldr	r1, [pc, #72]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800475a:	4313      	orrs	r3, r2
 800475c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004768:	2b00      	cmp	r3, #0
 800476a:	d00b      	beq.n	8004784 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800476c:	4b0d      	ldr	r3, [pc, #52]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800476e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004772:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800477c:	4909      	ldr	r1, [pc, #36]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800477e:	4313      	orrs	r3, r2
 8004780:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004784:	69fb      	ldr	r3, [r7, #28]
 8004786:	2b01      	cmp	r3, #1
 8004788:	d006      	beq.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004792:	2b00      	cmp	r3, #0
 8004794:	f000 80d9 	beq.w	800494a <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004798:	4b02      	ldr	r3, [pc, #8]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4a01      	ldr	r2, [pc, #4]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800479e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80047a2:	e001      	b.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 80047a4:	40023800 	.word	0x40023800
 80047a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80047aa:	f7fd ffb1 	bl	8002710 <HAL_GetTick>
 80047ae:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80047b0:	e008      	b.n	80047c4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80047b2:	f7fd ffad 	bl	8002710 <HAL_GetTick>
 80047b6:	4602      	mov	r2, r0
 80047b8:	697b      	ldr	r3, [r7, #20]
 80047ba:	1ad3      	subs	r3, r2, r3
 80047bc:	2b64      	cmp	r3, #100	@ 0x64
 80047be:	d901      	bls.n	80047c4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80047c0:	2303      	movs	r3, #3
 80047c2:	e194      	b.n	8004aee <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80047c4:	4b6c      	ldr	r3, [pc, #432]	@ (8004978 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d1f0      	bne.n	80047b2 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f003 0301 	and.w	r3, r3, #1
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d021      	beq.n	8004820 <HAL_RCCEx_PeriphCLKConfig+0x504>
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d11d      	bne.n	8004820 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80047e4:	4b64      	ldr	r3, [pc, #400]	@ (8004978 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80047e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80047ea:	0c1b      	lsrs	r3, r3, #16
 80047ec:	f003 0303 	and.w	r3, r3, #3
 80047f0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80047f2:	4b61      	ldr	r3, [pc, #388]	@ (8004978 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80047f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80047f8:	0e1b      	lsrs	r3, r3, #24
 80047fa:	f003 030f 	and.w	r3, r3, #15
 80047fe:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	019a      	lsls	r2, r3, #6
 8004806:	693b      	ldr	r3, [r7, #16]
 8004808:	041b      	lsls	r3, r3, #16
 800480a:	431a      	orrs	r2, r3
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	061b      	lsls	r3, r3, #24
 8004810:	431a      	orrs	r2, r3
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	689b      	ldr	r3, [r3, #8]
 8004816:	071b      	lsls	r3, r3, #28
 8004818:	4957      	ldr	r1, [pc, #348]	@ (8004978 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800481a:	4313      	orrs	r3, r2
 800481c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004828:	2b00      	cmp	r3, #0
 800482a:	d004      	beq.n	8004836 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004830:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004834:	d00a      	beq.n	800484c <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800483e:	2b00      	cmp	r3, #0
 8004840:	d02e      	beq.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004846:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800484a:	d129      	bne.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800484c:	4b4a      	ldr	r3, [pc, #296]	@ (8004978 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800484e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004852:	0c1b      	lsrs	r3, r3, #16
 8004854:	f003 0303 	and.w	r3, r3, #3
 8004858:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800485a:	4b47      	ldr	r3, [pc, #284]	@ (8004978 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800485c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004860:	0f1b      	lsrs	r3, r3, #28
 8004862:	f003 0307 	and.w	r3, r3, #7
 8004866:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	685b      	ldr	r3, [r3, #4]
 800486c:	019a      	lsls	r2, r3, #6
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	041b      	lsls	r3, r3, #16
 8004872:	431a      	orrs	r2, r3
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	68db      	ldr	r3, [r3, #12]
 8004878:	061b      	lsls	r3, r3, #24
 800487a:	431a      	orrs	r2, r3
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	071b      	lsls	r3, r3, #28
 8004880:	493d      	ldr	r1, [pc, #244]	@ (8004978 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004882:	4313      	orrs	r3, r2
 8004884:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004888:	4b3b      	ldr	r3, [pc, #236]	@ (8004978 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800488a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800488e:	f023 021f 	bic.w	r2, r3, #31
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004896:	3b01      	subs	r3, #1
 8004898:	4937      	ldr	r1, [pc, #220]	@ (8004978 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800489a:	4313      	orrs	r3, r2
 800489c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d01d      	beq.n	80048e8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80048ac:	4b32      	ldr	r3, [pc, #200]	@ (8004978 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80048ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80048b2:	0e1b      	lsrs	r3, r3, #24
 80048b4:	f003 030f 	and.w	r3, r3, #15
 80048b8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80048ba:	4b2f      	ldr	r3, [pc, #188]	@ (8004978 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80048bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80048c0:	0f1b      	lsrs	r3, r3, #28
 80048c2:	f003 0307 	and.w	r3, r3, #7
 80048c6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	019a      	lsls	r2, r3, #6
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	691b      	ldr	r3, [r3, #16]
 80048d2:	041b      	lsls	r3, r3, #16
 80048d4:	431a      	orrs	r2, r3
 80048d6:	693b      	ldr	r3, [r7, #16]
 80048d8:	061b      	lsls	r3, r3, #24
 80048da:	431a      	orrs	r2, r3
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	071b      	lsls	r3, r3, #28
 80048e0:	4925      	ldr	r1, [pc, #148]	@ (8004978 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80048e2:	4313      	orrs	r3, r2
 80048e4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d011      	beq.n	8004918 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	685b      	ldr	r3, [r3, #4]
 80048f8:	019a      	lsls	r2, r3, #6
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	691b      	ldr	r3, [r3, #16]
 80048fe:	041b      	lsls	r3, r3, #16
 8004900:	431a      	orrs	r2, r3
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	68db      	ldr	r3, [r3, #12]
 8004906:	061b      	lsls	r3, r3, #24
 8004908:	431a      	orrs	r2, r3
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	689b      	ldr	r3, [r3, #8]
 800490e:	071b      	lsls	r3, r3, #28
 8004910:	4919      	ldr	r1, [pc, #100]	@ (8004978 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004912:	4313      	orrs	r3, r2
 8004914:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004918:	4b17      	ldr	r3, [pc, #92]	@ (8004978 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4a16      	ldr	r2, [pc, #88]	@ (8004978 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800491e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004922:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004924:	f7fd fef4 	bl	8002710 <HAL_GetTick>
 8004928:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800492a:	e008      	b.n	800493e <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800492c:	f7fd fef0 	bl	8002710 <HAL_GetTick>
 8004930:	4602      	mov	r2, r0
 8004932:	697b      	ldr	r3, [r7, #20]
 8004934:	1ad3      	subs	r3, r2, r3
 8004936:	2b64      	cmp	r3, #100	@ 0x64
 8004938:	d901      	bls.n	800493e <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800493a:	2303      	movs	r3, #3
 800493c:	e0d7      	b.n	8004aee <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800493e:	4b0e      	ldr	r3, [pc, #56]	@ (8004978 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004946:	2b00      	cmp	r3, #0
 8004948:	d0f0      	beq.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800494a:	69bb      	ldr	r3, [r7, #24]
 800494c:	2b01      	cmp	r3, #1
 800494e:	f040 80cd 	bne.w	8004aec <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004952:	4b09      	ldr	r3, [pc, #36]	@ (8004978 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	4a08      	ldr	r2, [pc, #32]	@ (8004978 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004958:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800495c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800495e:	f7fd fed7 	bl	8002710 <HAL_GetTick>
 8004962:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004964:	e00a      	b.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004966:	f7fd fed3 	bl	8002710 <HAL_GetTick>
 800496a:	4602      	mov	r2, r0
 800496c:	697b      	ldr	r3, [r7, #20]
 800496e:	1ad3      	subs	r3, r2, r3
 8004970:	2b64      	cmp	r3, #100	@ 0x64
 8004972:	d903      	bls.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004974:	2303      	movs	r3, #3
 8004976:	e0ba      	b.n	8004aee <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8004978:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800497c:	4b5e      	ldr	r3, [pc, #376]	@ (8004af8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004984:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004988:	d0ed      	beq.n	8004966 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004992:	2b00      	cmp	r3, #0
 8004994:	d003      	beq.n	800499e <HAL_RCCEx_PeriphCLKConfig+0x682>
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800499a:	2b00      	cmp	r3, #0
 800499c:	d009      	beq.n	80049b2 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d02e      	beq.n	8004a08 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d12a      	bne.n	8004a08 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80049b2:	4b51      	ldr	r3, [pc, #324]	@ (8004af8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80049b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049b8:	0c1b      	lsrs	r3, r3, #16
 80049ba:	f003 0303 	and.w	r3, r3, #3
 80049be:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80049c0:	4b4d      	ldr	r3, [pc, #308]	@ (8004af8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80049c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049c6:	0f1b      	lsrs	r3, r3, #28
 80049c8:	f003 0307 	and.w	r3, r3, #7
 80049cc:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	695b      	ldr	r3, [r3, #20]
 80049d2:	019a      	lsls	r2, r3, #6
 80049d4:	693b      	ldr	r3, [r7, #16]
 80049d6:	041b      	lsls	r3, r3, #16
 80049d8:	431a      	orrs	r2, r3
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	699b      	ldr	r3, [r3, #24]
 80049de:	061b      	lsls	r3, r3, #24
 80049e0:	431a      	orrs	r2, r3
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	071b      	lsls	r3, r3, #28
 80049e6:	4944      	ldr	r1, [pc, #272]	@ (8004af8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80049e8:	4313      	orrs	r3, r2
 80049ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80049ee:	4b42      	ldr	r3, [pc, #264]	@ (8004af8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80049f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80049f4:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049fc:	3b01      	subs	r3, #1
 80049fe:	021b      	lsls	r3, r3, #8
 8004a00:	493d      	ldr	r1, [pc, #244]	@ (8004af8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004a02:	4313      	orrs	r3, r2
 8004a04:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d022      	beq.n	8004a5a <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004a18:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004a1c:	d11d      	bne.n	8004a5a <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004a1e:	4b36      	ldr	r3, [pc, #216]	@ (8004af8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004a20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a24:	0e1b      	lsrs	r3, r3, #24
 8004a26:	f003 030f 	and.w	r3, r3, #15
 8004a2a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004a2c:	4b32      	ldr	r3, [pc, #200]	@ (8004af8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004a2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a32:	0f1b      	lsrs	r3, r3, #28
 8004a34:	f003 0307 	and.w	r3, r3, #7
 8004a38:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	695b      	ldr	r3, [r3, #20]
 8004a3e:	019a      	lsls	r2, r3, #6
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6a1b      	ldr	r3, [r3, #32]
 8004a44:	041b      	lsls	r3, r3, #16
 8004a46:	431a      	orrs	r2, r3
 8004a48:	693b      	ldr	r3, [r7, #16]
 8004a4a:	061b      	lsls	r3, r3, #24
 8004a4c:	431a      	orrs	r2, r3
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	071b      	lsls	r3, r3, #28
 8004a52:	4929      	ldr	r1, [pc, #164]	@ (8004af8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004a54:	4313      	orrs	r3, r2
 8004a56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f003 0308 	and.w	r3, r3, #8
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d028      	beq.n	8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004a66:	4b24      	ldr	r3, [pc, #144]	@ (8004af8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004a68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a6c:	0e1b      	lsrs	r3, r3, #24
 8004a6e:	f003 030f 	and.w	r3, r3, #15
 8004a72:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004a74:	4b20      	ldr	r3, [pc, #128]	@ (8004af8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004a76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a7a:	0c1b      	lsrs	r3, r3, #16
 8004a7c:	f003 0303 	and.w	r3, r3, #3
 8004a80:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	695b      	ldr	r3, [r3, #20]
 8004a86:	019a      	lsls	r2, r3, #6
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	041b      	lsls	r3, r3, #16
 8004a8c:	431a      	orrs	r2, r3
 8004a8e:	693b      	ldr	r3, [r7, #16]
 8004a90:	061b      	lsls	r3, r3, #24
 8004a92:	431a      	orrs	r2, r3
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	69db      	ldr	r3, [r3, #28]
 8004a98:	071b      	lsls	r3, r3, #28
 8004a9a:	4917      	ldr	r1, [pc, #92]	@ (8004af8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004aa2:	4b15      	ldr	r3, [pc, #84]	@ (8004af8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004aa4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004aa8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ab0:	4911      	ldr	r1, [pc, #68]	@ (8004af8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004ab2:	4313      	orrs	r3, r2
 8004ab4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004ab8:	4b0f      	ldr	r3, [pc, #60]	@ (8004af8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	4a0e      	ldr	r2, [pc, #56]	@ (8004af8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004abe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ac2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ac4:	f7fd fe24 	bl	8002710 <HAL_GetTick>
 8004ac8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004aca:	e008      	b.n	8004ade <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004acc:	f7fd fe20 	bl	8002710 <HAL_GetTick>
 8004ad0:	4602      	mov	r2, r0
 8004ad2:	697b      	ldr	r3, [r7, #20]
 8004ad4:	1ad3      	subs	r3, r2, r3
 8004ad6:	2b64      	cmp	r3, #100	@ 0x64
 8004ad8:	d901      	bls.n	8004ade <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004ada:	2303      	movs	r3, #3
 8004adc:	e007      	b.n	8004aee <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004ade:	4b06      	ldr	r3, [pc, #24]	@ (8004af8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004ae6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004aea:	d1ef      	bne.n	8004acc <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8004aec:	2300      	movs	r3, #0
}
 8004aee:	4618      	mov	r0, r3
 8004af0:	3720      	adds	r7, #32
 8004af2:	46bd      	mov	sp, r7
 8004af4:	bd80      	pop	{r7, pc}
 8004af6:	bf00      	nop
 8004af8:	40023800 	.word	0x40023800

08004afc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b082      	sub	sp, #8
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d101      	bne.n	8004b0e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004b0a:	2301      	movs	r3, #1
 8004b0c:	e049      	b.n	8004ba2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b14:	b2db      	uxtb	r3, r3
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d106      	bne.n	8004b28 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004b22:	6878      	ldr	r0, [r7, #4]
 8004b24:	f7fd fb42 	bl	80021ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2202      	movs	r2, #2
 8004b2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681a      	ldr	r2, [r3, #0]
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	3304      	adds	r3, #4
 8004b38:	4619      	mov	r1, r3
 8004b3a:	4610      	mov	r0, r2
 8004b3c:	f000 ff5e 	bl	80059fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2201      	movs	r2, #1
 8004b44:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2201      	movs	r2, #1
 8004b4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2201      	movs	r2, #1
 8004b54:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2201      	movs	r2, #1
 8004b5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2201      	movs	r2, #1
 8004b64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2201      	movs	r2, #1
 8004b6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2201      	movs	r2, #1
 8004b74:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2201      	movs	r2, #1
 8004b7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2201      	movs	r2, #1
 8004b84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2201      	movs	r2, #1
 8004b8c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2201      	movs	r2, #1
 8004b94:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2201      	movs	r2, #1
 8004b9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004ba0:	2300      	movs	r3, #0
}
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	3708      	adds	r7, #8
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	bd80      	pop	{r7, pc}
	...

08004bac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004bac:	b480      	push	{r7}
 8004bae:	b085      	sub	sp, #20
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004bba:	b2db      	uxtb	r3, r3
 8004bbc:	2b01      	cmp	r3, #1
 8004bbe:	d001      	beq.n	8004bc4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004bc0:	2301      	movs	r3, #1
 8004bc2:	e054      	b.n	8004c6e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2202      	movs	r2, #2
 8004bc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	68da      	ldr	r2, [r3, #12]
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f042 0201 	orr.w	r2, r2, #1
 8004bda:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	4a26      	ldr	r2, [pc, #152]	@ (8004c7c <HAL_TIM_Base_Start_IT+0xd0>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d022      	beq.n	8004c2c <HAL_TIM_Base_Start_IT+0x80>
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bee:	d01d      	beq.n	8004c2c <HAL_TIM_Base_Start_IT+0x80>
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	4a22      	ldr	r2, [pc, #136]	@ (8004c80 <HAL_TIM_Base_Start_IT+0xd4>)
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d018      	beq.n	8004c2c <HAL_TIM_Base_Start_IT+0x80>
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	4a21      	ldr	r2, [pc, #132]	@ (8004c84 <HAL_TIM_Base_Start_IT+0xd8>)
 8004c00:	4293      	cmp	r3, r2
 8004c02:	d013      	beq.n	8004c2c <HAL_TIM_Base_Start_IT+0x80>
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	4a1f      	ldr	r2, [pc, #124]	@ (8004c88 <HAL_TIM_Base_Start_IT+0xdc>)
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	d00e      	beq.n	8004c2c <HAL_TIM_Base_Start_IT+0x80>
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	4a1e      	ldr	r2, [pc, #120]	@ (8004c8c <HAL_TIM_Base_Start_IT+0xe0>)
 8004c14:	4293      	cmp	r3, r2
 8004c16:	d009      	beq.n	8004c2c <HAL_TIM_Base_Start_IT+0x80>
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	4a1c      	ldr	r2, [pc, #112]	@ (8004c90 <HAL_TIM_Base_Start_IT+0xe4>)
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d004      	beq.n	8004c2c <HAL_TIM_Base_Start_IT+0x80>
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	4a1b      	ldr	r2, [pc, #108]	@ (8004c94 <HAL_TIM_Base_Start_IT+0xe8>)
 8004c28:	4293      	cmp	r3, r2
 8004c2a:	d115      	bne.n	8004c58 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	689a      	ldr	r2, [r3, #8]
 8004c32:	4b19      	ldr	r3, [pc, #100]	@ (8004c98 <HAL_TIM_Base_Start_IT+0xec>)
 8004c34:	4013      	ands	r3, r2
 8004c36:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	2b06      	cmp	r3, #6
 8004c3c:	d015      	beq.n	8004c6a <HAL_TIM_Base_Start_IT+0xbe>
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c44:	d011      	beq.n	8004c6a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	681a      	ldr	r2, [r3, #0]
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f042 0201 	orr.w	r2, r2, #1
 8004c54:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c56:	e008      	b.n	8004c6a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	681a      	ldr	r2, [r3, #0]
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f042 0201 	orr.w	r2, r2, #1
 8004c66:	601a      	str	r2, [r3, #0]
 8004c68:	e000      	b.n	8004c6c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c6a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004c6c:	2300      	movs	r3, #0
}
 8004c6e:	4618      	mov	r0, r3
 8004c70:	3714      	adds	r7, #20
 8004c72:	46bd      	mov	sp, r7
 8004c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c78:	4770      	bx	lr
 8004c7a:	bf00      	nop
 8004c7c:	40010000 	.word	0x40010000
 8004c80:	40000400 	.word	0x40000400
 8004c84:	40000800 	.word	0x40000800
 8004c88:	40000c00 	.word	0x40000c00
 8004c8c:	40010400 	.word	0x40010400
 8004c90:	40014000 	.word	0x40014000
 8004c94:	40001800 	.word	0x40001800
 8004c98:	00010007 	.word	0x00010007

08004c9c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b082      	sub	sp, #8
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d101      	bne.n	8004cae <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004caa:	2301      	movs	r3, #1
 8004cac:	e049      	b.n	8004d42 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004cb4:	b2db      	uxtb	r3, r3
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d106      	bne.n	8004cc8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004cc2:	6878      	ldr	r0, [r7, #4]
 8004cc4:	f000 f841 	bl	8004d4a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2202      	movs	r2, #2
 8004ccc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681a      	ldr	r2, [r3, #0]
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	3304      	adds	r3, #4
 8004cd8:	4619      	mov	r1, r3
 8004cda:	4610      	mov	r0, r2
 8004cdc:	f000 fe8e 	bl	80059fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2201      	movs	r2, #1
 8004ce4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2201      	movs	r2, #1
 8004cec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2201      	movs	r2, #1
 8004cf4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2201      	movs	r2, #1
 8004cfc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2201      	movs	r2, #1
 8004d04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2201      	movs	r2, #1
 8004d0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2201      	movs	r2, #1
 8004d14:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2201      	movs	r2, #1
 8004d1c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2201      	movs	r2, #1
 8004d24:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2201      	movs	r2, #1
 8004d2c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2201      	movs	r2, #1
 8004d34:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2201      	movs	r2, #1
 8004d3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004d40:	2300      	movs	r3, #0
}
 8004d42:	4618      	mov	r0, r3
 8004d44:	3708      	adds	r7, #8
 8004d46:	46bd      	mov	sp, r7
 8004d48:	bd80      	pop	{r7, pc}

08004d4a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004d4a:	b480      	push	{r7}
 8004d4c:	b083      	sub	sp, #12
 8004d4e:	af00      	add	r7, sp, #0
 8004d50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004d52:	bf00      	nop
 8004d54:	370c      	adds	r7, #12
 8004d56:	46bd      	mov	sp, r7
 8004d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5c:	4770      	bx	lr
	...

08004d60 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b084      	sub	sp, #16
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
 8004d68:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d109      	bne.n	8004d84 <HAL_TIM_PWM_Start+0x24>
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004d76:	b2db      	uxtb	r3, r3
 8004d78:	2b01      	cmp	r3, #1
 8004d7a:	bf14      	ite	ne
 8004d7c:	2301      	movne	r3, #1
 8004d7e:	2300      	moveq	r3, #0
 8004d80:	b2db      	uxtb	r3, r3
 8004d82:	e03c      	b.n	8004dfe <HAL_TIM_PWM_Start+0x9e>
 8004d84:	683b      	ldr	r3, [r7, #0]
 8004d86:	2b04      	cmp	r3, #4
 8004d88:	d109      	bne.n	8004d9e <HAL_TIM_PWM_Start+0x3e>
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004d90:	b2db      	uxtb	r3, r3
 8004d92:	2b01      	cmp	r3, #1
 8004d94:	bf14      	ite	ne
 8004d96:	2301      	movne	r3, #1
 8004d98:	2300      	moveq	r3, #0
 8004d9a:	b2db      	uxtb	r3, r3
 8004d9c:	e02f      	b.n	8004dfe <HAL_TIM_PWM_Start+0x9e>
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	2b08      	cmp	r3, #8
 8004da2:	d109      	bne.n	8004db8 <HAL_TIM_PWM_Start+0x58>
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004daa:	b2db      	uxtb	r3, r3
 8004dac:	2b01      	cmp	r3, #1
 8004dae:	bf14      	ite	ne
 8004db0:	2301      	movne	r3, #1
 8004db2:	2300      	moveq	r3, #0
 8004db4:	b2db      	uxtb	r3, r3
 8004db6:	e022      	b.n	8004dfe <HAL_TIM_PWM_Start+0x9e>
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	2b0c      	cmp	r3, #12
 8004dbc:	d109      	bne.n	8004dd2 <HAL_TIM_PWM_Start+0x72>
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004dc4:	b2db      	uxtb	r3, r3
 8004dc6:	2b01      	cmp	r3, #1
 8004dc8:	bf14      	ite	ne
 8004dca:	2301      	movne	r3, #1
 8004dcc:	2300      	moveq	r3, #0
 8004dce:	b2db      	uxtb	r3, r3
 8004dd0:	e015      	b.n	8004dfe <HAL_TIM_PWM_Start+0x9e>
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	2b10      	cmp	r3, #16
 8004dd6:	d109      	bne.n	8004dec <HAL_TIM_PWM_Start+0x8c>
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004dde:	b2db      	uxtb	r3, r3
 8004de0:	2b01      	cmp	r3, #1
 8004de2:	bf14      	ite	ne
 8004de4:	2301      	movne	r3, #1
 8004de6:	2300      	moveq	r3, #0
 8004de8:	b2db      	uxtb	r3, r3
 8004dea:	e008      	b.n	8004dfe <HAL_TIM_PWM_Start+0x9e>
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004df2:	b2db      	uxtb	r3, r3
 8004df4:	2b01      	cmp	r3, #1
 8004df6:	bf14      	ite	ne
 8004df8:	2301      	movne	r3, #1
 8004dfa:	2300      	moveq	r3, #0
 8004dfc:	b2db      	uxtb	r3, r3
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d001      	beq.n	8004e06 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004e02:	2301      	movs	r3, #1
 8004e04:	e092      	b.n	8004f2c <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d104      	bne.n	8004e16 <HAL_TIM_PWM_Start+0xb6>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2202      	movs	r2, #2
 8004e10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004e14:	e023      	b.n	8004e5e <HAL_TIM_PWM_Start+0xfe>
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	2b04      	cmp	r3, #4
 8004e1a:	d104      	bne.n	8004e26 <HAL_TIM_PWM_Start+0xc6>
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2202      	movs	r2, #2
 8004e20:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004e24:	e01b      	b.n	8004e5e <HAL_TIM_PWM_Start+0xfe>
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	2b08      	cmp	r3, #8
 8004e2a:	d104      	bne.n	8004e36 <HAL_TIM_PWM_Start+0xd6>
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2202      	movs	r2, #2
 8004e30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004e34:	e013      	b.n	8004e5e <HAL_TIM_PWM_Start+0xfe>
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	2b0c      	cmp	r3, #12
 8004e3a:	d104      	bne.n	8004e46 <HAL_TIM_PWM_Start+0xe6>
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2202      	movs	r2, #2
 8004e40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004e44:	e00b      	b.n	8004e5e <HAL_TIM_PWM_Start+0xfe>
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	2b10      	cmp	r3, #16
 8004e4a:	d104      	bne.n	8004e56 <HAL_TIM_PWM_Start+0xf6>
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2202      	movs	r2, #2
 8004e50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004e54:	e003      	b.n	8004e5e <HAL_TIM_PWM_Start+0xfe>
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	2202      	movs	r2, #2
 8004e5a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	2201      	movs	r2, #1
 8004e64:	6839      	ldr	r1, [r7, #0]
 8004e66:	4618      	mov	r0, r3
 8004e68:	f001 fa90 	bl	800638c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4a30      	ldr	r2, [pc, #192]	@ (8004f34 <HAL_TIM_PWM_Start+0x1d4>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d004      	beq.n	8004e80 <HAL_TIM_PWM_Start+0x120>
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	4a2f      	ldr	r2, [pc, #188]	@ (8004f38 <HAL_TIM_PWM_Start+0x1d8>)
 8004e7c:	4293      	cmp	r3, r2
 8004e7e:	d101      	bne.n	8004e84 <HAL_TIM_PWM_Start+0x124>
 8004e80:	2301      	movs	r3, #1
 8004e82:	e000      	b.n	8004e86 <HAL_TIM_PWM_Start+0x126>
 8004e84:	2300      	movs	r3, #0
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d007      	beq.n	8004e9a <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004e98:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4a25      	ldr	r2, [pc, #148]	@ (8004f34 <HAL_TIM_PWM_Start+0x1d4>)
 8004ea0:	4293      	cmp	r3, r2
 8004ea2:	d022      	beq.n	8004eea <HAL_TIM_PWM_Start+0x18a>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004eac:	d01d      	beq.n	8004eea <HAL_TIM_PWM_Start+0x18a>
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	4a22      	ldr	r2, [pc, #136]	@ (8004f3c <HAL_TIM_PWM_Start+0x1dc>)
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	d018      	beq.n	8004eea <HAL_TIM_PWM_Start+0x18a>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4a20      	ldr	r2, [pc, #128]	@ (8004f40 <HAL_TIM_PWM_Start+0x1e0>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d013      	beq.n	8004eea <HAL_TIM_PWM_Start+0x18a>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	4a1f      	ldr	r2, [pc, #124]	@ (8004f44 <HAL_TIM_PWM_Start+0x1e4>)
 8004ec8:	4293      	cmp	r3, r2
 8004eca:	d00e      	beq.n	8004eea <HAL_TIM_PWM_Start+0x18a>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4a19      	ldr	r2, [pc, #100]	@ (8004f38 <HAL_TIM_PWM_Start+0x1d8>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d009      	beq.n	8004eea <HAL_TIM_PWM_Start+0x18a>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4a1b      	ldr	r2, [pc, #108]	@ (8004f48 <HAL_TIM_PWM_Start+0x1e8>)
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d004      	beq.n	8004eea <HAL_TIM_PWM_Start+0x18a>
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4a19      	ldr	r2, [pc, #100]	@ (8004f4c <HAL_TIM_PWM_Start+0x1ec>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d115      	bne.n	8004f16 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	689a      	ldr	r2, [r3, #8]
 8004ef0:	4b17      	ldr	r3, [pc, #92]	@ (8004f50 <HAL_TIM_PWM_Start+0x1f0>)
 8004ef2:	4013      	ands	r3, r2
 8004ef4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	2b06      	cmp	r3, #6
 8004efa:	d015      	beq.n	8004f28 <HAL_TIM_PWM_Start+0x1c8>
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f02:	d011      	beq.n	8004f28 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	681a      	ldr	r2, [r3, #0]
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f042 0201 	orr.w	r2, r2, #1
 8004f12:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f14:	e008      	b.n	8004f28 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	681a      	ldr	r2, [r3, #0]
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f042 0201 	orr.w	r2, r2, #1
 8004f24:	601a      	str	r2, [r3, #0]
 8004f26:	e000      	b.n	8004f2a <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f28:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004f2a:	2300      	movs	r3, #0
}
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	3710      	adds	r7, #16
 8004f30:	46bd      	mov	sp, r7
 8004f32:	bd80      	pop	{r7, pc}
 8004f34:	40010000 	.word	0x40010000
 8004f38:	40010400 	.word	0x40010400
 8004f3c:	40000400 	.word	0x40000400
 8004f40:	40000800 	.word	0x40000800
 8004f44:	40000c00 	.word	0x40000c00
 8004f48:	40014000 	.word	0x40014000
 8004f4c:	40001800 	.word	0x40001800
 8004f50:	00010007 	.word	0x00010007

08004f54 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b082      	sub	sp, #8
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d101      	bne.n	8004f66 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004f62:	2301      	movs	r3, #1
 8004f64:	e049      	b.n	8004ffa <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f6c:	b2db      	uxtb	r3, r3
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d106      	bne.n	8004f80 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2200      	movs	r2, #0
 8004f76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004f7a:	6878      	ldr	r0, [r7, #4]
 8004f7c:	f000 f841 	bl	8005002 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2202      	movs	r2, #2
 8004f84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681a      	ldr	r2, [r3, #0]
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	3304      	adds	r3, #4
 8004f90:	4619      	mov	r1, r3
 8004f92:	4610      	mov	r0, r2
 8004f94:	f000 fd32 	bl	80059fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2201      	movs	r2, #1
 8004f9c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2201      	movs	r2, #1
 8004fa4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2201      	movs	r2, #1
 8004fac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2201      	movs	r2, #1
 8004fb4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2201      	movs	r2, #1
 8004fbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2201      	movs	r2, #1
 8004fc4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2201      	movs	r2, #1
 8004fcc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2201      	movs	r2, #1
 8004fd4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2201      	movs	r2, #1
 8004fdc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2201      	movs	r2, #1
 8004fe4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2201      	movs	r2, #1
 8004fec:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2201      	movs	r2, #1
 8004ff4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004ff8:	2300      	movs	r3, #0
}
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	3708      	adds	r7, #8
 8004ffe:	46bd      	mov	sp, r7
 8005000:	bd80      	pop	{r7, pc}

08005002 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8005002:	b480      	push	{r7}
 8005004:	b083      	sub	sp, #12
 8005006:	af00      	add	r7, sp, #0
 8005008:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800500a:	bf00      	nop
 800500c:	370c      	adds	r7, #12
 800500e:	46bd      	mov	sp, r7
 8005010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005014:	4770      	bx	lr
	...

08005018 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005018:	b580      	push	{r7, lr}
 800501a:	b084      	sub	sp, #16
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
 8005020:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d104      	bne.n	8005032 <HAL_TIM_IC_Start+0x1a>
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800502e:	b2db      	uxtb	r3, r3
 8005030:	e023      	b.n	800507a <HAL_TIM_IC_Start+0x62>
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	2b04      	cmp	r3, #4
 8005036:	d104      	bne.n	8005042 <HAL_TIM_IC_Start+0x2a>
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800503e:	b2db      	uxtb	r3, r3
 8005040:	e01b      	b.n	800507a <HAL_TIM_IC_Start+0x62>
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	2b08      	cmp	r3, #8
 8005046:	d104      	bne.n	8005052 <HAL_TIM_IC_Start+0x3a>
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800504e:	b2db      	uxtb	r3, r3
 8005050:	e013      	b.n	800507a <HAL_TIM_IC_Start+0x62>
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	2b0c      	cmp	r3, #12
 8005056:	d104      	bne.n	8005062 <HAL_TIM_IC_Start+0x4a>
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800505e:	b2db      	uxtb	r3, r3
 8005060:	e00b      	b.n	800507a <HAL_TIM_IC_Start+0x62>
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	2b10      	cmp	r3, #16
 8005066:	d104      	bne.n	8005072 <HAL_TIM_IC_Start+0x5a>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800506e:	b2db      	uxtb	r3, r3
 8005070:	e003      	b.n	800507a <HAL_TIM_IC_Start+0x62>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005078:	b2db      	uxtb	r3, r3
 800507a:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d104      	bne.n	800508c <HAL_TIM_IC_Start+0x74>
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005088:	b2db      	uxtb	r3, r3
 800508a:	e013      	b.n	80050b4 <HAL_TIM_IC_Start+0x9c>
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	2b04      	cmp	r3, #4
 8005090:	d104      	bne.n	800509c <HAL_TIM_IC_Start+0x84>
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005098:	b2db      	uxtb	r3, r3
 800509a:	e00b      	b.n	80050b4 <HAL_TIM_IC_Start+0x9c>
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	2b08      	cmp	r3, #8
 80050a0:	d104      	bne.n	80050ac <HAL_TIM_IC_Start+0x94>
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80050a8:	b2db      	uxtb	r3, r3
 80050aa:	e003      	b.n	80050b4 <HAL_TIM_IC_Start+0x9c>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 80050b2:	b2db      	uxtb	r3, r3
 80050b4:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80050b6:	7bfb      	ldrb	r3, [r7, #15]
 80050b8:	2b01      	cmp	r3, #1
 80050ba:	d102      	bne.n	80050c2 <HAL_TIM_IC_Start+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80050bc:	7bbb      	ldrb	r3, [r7, #14]
 80050be:	2b01      	cmp	r3, #1
 80050c0:	d001      	beq.n	80050c6 <HAL_TIM_IC_Start+0xae>
  {
    return HAL_ERROR;
 80050c2:	2301      	movs	r3, #1
 80050c4:	e097      	b.n	80051f6 <HAL_TIM_IC_Start+0x1de>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d104      	bne.n	80050d6 <HAL_TIM_IC_Start+0xbe>
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2202      	movs	r2, #2
 80050d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80050d4:	e023      	b.n	800511e <HAL_TIM_IC_Start+0x106>
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	2b04      	cmp	r3, #4
 80050da:	d104      	bne.n	80050e6 <HAL_TIM_IC_Start+0xce>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2202      	movs	r2, #2
 80050e0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80050e4:	e01b      	b.n	800511e <HAL_TIM_IC_Start+0x106>
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	2b08      	cmp	r3, #8
 80050ea:	d104      	bne.n	80050f6 <HAL_TIM_IC_Start+0xde>
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2202      	movs	r2, #2
 80050f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80050f4:	e013      	b.n	800511e <HAL_TIM_IC_Start+0x106>
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	2b0c      	cmp	r3, #12
 80050fa:	d104      	bne.n	8005106 <HAL_TIM_IC_Start+0xee>
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2202      	movs	r2, #2
 8005100:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005104:	e00b      	b.n	800511e <HAL_TIM_IC_Start+0x106>
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	2b10      	cmp	r3, #16
 800510a:	d104      	bne.n	8005116 <HAL_TIM_IC_Start+0xfe>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2202      	movs	r2, #2
 8005110:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005114:	e003      	b.n	800511e <HAL_TIM_IC_Start+0x106>
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2202      	movs	r2, #2
 800511a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	2b00      	cmp	r3, #0
 8005122:	d104      	bne.n	800512e <HAL_TIM_IC_Start+0x116>
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2202      	movs	r2, #2
 8005128:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800512c:	e013      	b.n	8005156 <HAL_TIM_IC_Start+0x13e>
 800512e:	683b      	ldr	r3, [r7, #0]
 8005130:	2b04      	cmp	r3, #4
 8005132:	d104      	bne.n	800513e <HAL_TIM_IC_Start+0x126>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2202      	movs	r2, #2
 8005138:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800513c:	e00b      	b.n	8005156 <HAL_TIM_IC_Start+0x13e>
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	2b08      	cmp	r3, #8
 8005142:	d104      	bne.n	800514e <HAL_TIM_IC_Start+0x136>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2202      	movs	r2, #2
 8005148:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800514c:	e003      	b.n	8005156 <HAL_TIM_IC_Start+0x13e>
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2202      	movs	r2, #2
 8005152:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	2201      	movs	r2, #1
 800515c:	6839      	ldr	r1, [r7, #0]
 800515e:	4618      	mov	r0, r3
 8005160:	f001 f914 	bl	800638c <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	4a25      	ldr	r2, [pc, #148]	@ (8005200 <HAL_TIM_IC_Start+0x1e8>)
 800516a:	4293      	cmp	r3, r2
 800516c:	d022      	beq.n	80051b4 <HAL_TIM_IC_Start+0x19c>
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005176:	d01d      	beq.n	80051b4 <HAL_TIM_IC_Start+0x19c>
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	4a21      	ldr	r2, [pc, #132]	@ (8005204 <HAL_TIM_IC_Start+0x1ec>)
 800517e:	4293      	cmp	r3, r2
 8005180:	d018      	beq.n	80051b4 <HAL_TIM_IC_Start+0x19c>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	4a20      	ldr	r2, [pc, #128]	@ (8005208 <HAL_TIM_IC_Start+0x1f0>)
 8005188:	4293      	cmp	r3, r2
 800518a:	d013      	beq.n	80051b4 <HAL_TIM_IC_Start+0x19c>
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	4a1e      	ldr	r2, [pc, #120]	@ (800520c <HAL_TIM_IC_Start+0x1f4>)
 8005192:	4293      	cmp	r3, r2
 8005194:	d00e      	beq.n	80051b4 <HAL_TIM_IC_Start+0x19c>
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	4a1d      	ldr	r2, [pc, #116]	@ (8005210 <HAL_TIM_IC_Start+0x1f8>)
 800519c:	4293      	cmp	r3, r2
 800519e:	d009      	beq.n	80051b4 <HAL_TIM_IC_Start+0x19c>
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	4a1b      	ldr	r2, [pc, #108]	@ (8005214 <HAL_TIM_IC_Start+0x1fc>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d004      	beq.n	80051b4 <HAL_TIM_IC_Start+0x19c>
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	4a1a      	ldr	r2, [pc, #104]	@ (8005218 <HAL_TIM_IC_Start+0x200>)
 80051b0:	4293      	cmp	r3, r2
 80051b2:	d115      	bne.n	80051e0 <HAL_TIM_IC_Start+0x1c8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	689a      	ldr	r2, [r3, #8]
 80051ba:	4b18      	ldr	r3, [pc, #96]	@ (800521c <HAL_TIM_IC_Start+0x204>)
 80051bc:	4013      	ands	r3, r2
 80051be:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051c0:	68bb      	ldr	r3, [r7, #8]
 80051c2:	2b06      	cmp	r3, #6
 80051c4:	d015      	beq.n	80051f2 <HAL_TIM_IC_Start+0x1da>
 80051c6:	68bb      	ldr	r3, [r7, #8]
 80051c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80051cc:	d011      	beq.n	80051f2 <HAL_TIM_IC_Start+0x1da>
    {
      __HAL_TIM_ENABLE(htim);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	681a      	ldr	r2, [r3, #0]
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f042 0201 	orr.w	r2, r2, #1
 80051dc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051de:	e008      	b.n	80051f2 <HAL_TIM_IC_Start+0x1da>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	681a      	ldr	r2, [r3, #0]
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f042 0201 	orr.w	r2, r2, #1
 80051ee:	601a      	str	r2, [r3, #0]
 80051f0:	e000      	b.n	80051f4 <HAL_TIM_IC_Start+0x1dc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051f2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80051f4:	2300      	movs	r3, #0
}
 80051f6:	4618      	mov	r0, r3
 80051f8:	3710      	adds	r7, #16
 80051fa:	46bd      	mov	sp, r7
 80051fc:	bd80      	pop	{r7, pc}
 80051fe:	bf00      	nop
 8005200:	40010000 	.word	0x40010000
 8005204:	40000400 	.word	0x40000400
 8005208:	40000800 	.word	0x40000800
 800520c:	40000c00 	.word	0x40000c00
 8005210:	40010400 	.word	0x40010400
 8005214:	40014000 	.word	0x40014000
 8005218:	40001800 	.word	0x40001800
 800521c:	00010007 	.word	0x00010007

08005220 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005220:	b580      	push	{r7, lr}
 8005222:	b084      	sub	sp, #16
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	68db      	ldr	r3, [r3, #12]
 800522e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	691b      	ldr	r3, [r3, #16]
 8005236:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005238:	68bb      	ldr	r3, [r7, #8]
 800523a:	f003 0302 	and.w	r3, r3, #2
 800523e:	2b00      	cmp	r3, #0
 8005240:	d020      	beq.n	8005284 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	f003 0302 	and.w	r3, r3, #2
 8005248:	2b00      	cmp	r3, #0
 800524a:	d01b      	beq.n	8005284 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f06f 0202 	mvn.w	r2, #2
 8005254:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2201      	movs	r2, #1
 800525a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	699b      	ldr	r3, [r3, #24]
 8005262:	f003 0303 	and.w	r3, r3, #3
 8005266:	2b00      	cmp	r3, #0
 8005268:	d003      	beq.n	8005272 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800526a:	6878      	ldr	r0, [r7, #4]
 800526c:	f000 fba8 	bl	80059c0 <HAL_TIM_IC_CaptureCallback>
 8005270:	e005      	b.n	800527e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005272:	6878      	ldr	r0, [r7, #4]
 8005274:	f000 fb9a 	bl	80059ac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005278:	6878      	ldr	r0, [r7, #4]
 800527a:	f000 fbab 	bl	80059d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2200      	movs	r2, #0
 8005282:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	f003 0304 	and.w	r3, r3, #4
 800528a:	2b00      	cmp	r3, #0
 800528c:	d020      	beq.n	80052d0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	f003 0304 	and.w	r3, r3, #4
 8005294:	2b00      	cmp	r3, #0
 8005296:	d01b      	beq.n	80052d0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f06f 0204 	mvn.w	r2, #4
 80052a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2202      	movs	r2, #2
 80052a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	699b      	ldr	r3, [r3, #24]
 80052ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d003      	beq.n	80052be <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052b6:	6878      	ldr	r0, [r7, #4]
 80052b8:	f000 fb82 	bl	80059c0 <HAL_TIM_IC_CaptureCallback>
 80052bc:	e005      	b.n	80052ca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052be:	6878      	ldr	r0, [r7, #4]
 80052c0:	f000 fb74 	bl	80059ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052c4:	6878      	ldr	r0, [r7, #4]
 80052c6:	f000 fb85 	bl	80059d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	2200      	movs	r2, #0
 80052ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80052d0:	68bb      	ldr	r3, [r7, #8]
 80052d2:	f003 0308 	and.w	r3, r3, #8
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d020      	beq.n	800531c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	f003 0308 	and.w	r3, r3, #8
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d01b      	beq.n	800531c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f06f 0208 	mvn.w	r2, #8
 80052ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2204      	movs	r2, #4
 80052f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	69db      	ldr	r3, [r3, #28]
 80052fa:	f003 0303 	and.w	r3, r3, #3
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d003      	beq.n	800530a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005302:	6878      	ldr	r0, [r7, #4]
 8005304:	f000 fb5c 	bl	80059c0 <HAL_TIM_IC_CaptureCallback>
 8005308:	e005      	b.n	8005316 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800530a:	6878      	ldr	r0, [r7, #4]
 800530c:	f000 fb4e 	bl	80059ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005310:	6878      	ldr	r0, [r7, #4]
 8005312:	f000 fb5f 	bl	80059d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2200      	movs	r2, #0
 800531a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800531c:	68bb      	ldr	r3, [r7, #8]
 800531e:	f003 0310 	and.w	r3, r3, #16
 8005322:	2b00      	cmp	r3, #0
 8005324:	d020      	beq.n	8005368 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	f003 0310 	and.w	r3, r3, #16
 800532c:	2b00      	cmp	r3, #0
 800532e:	d01b      	beq.n	8005368 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f06f 0210 	mvn.w	r2, #16
 8005338:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2208      	movs	r2, #8
 800533e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	69db      	ldr	r3, [r3, #28]
 8005346:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800534a:	2b00      	cmp	r3, #0
 800534c:	d003      	beq.n	8005356 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800534e:	6878      	ldr	r0, [r7, #4]
 8005350:	f000 fb36 	bl	80059c0 <HAL_TIM_IC_CaptureCallback>
 8005354:	e005      	b.n	8005362 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005356:	6878      	ldr	r0, [r7, #4]
 8005358:	f000 fb28 	bl	80059ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800535c:	6878      	ldr	r0, [r7, #4]
 800535e:	f000 fb39 	bl	80059d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2200      	movs	r2, #0
 8005366:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005368:	68bb      	ldr	r3, [r7, #8]
 800536a:	f003 0301 	and.w	r3, r3, #1
 800536e:	2b00      	cmp	r3, #0
 8005370:	d00c      	beq.n	800538c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	f003 0301 	and.w	r3, r3, #1
 8005378:	2b00      	cmp	r3, #0
 800537a:	d007      	beq.n	800538c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f06f 0201 	mvn.w	r2, #1
 8005384:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005386:	6878      	ldr	r0, [r7, #4]
 8005388:	f7fc faea 	bl	8001960 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800538c:	68bb      	ldr	r3, [r7, #8]
 800538e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005392:	2b00      	cmp	r3, #0
 8005394:	d104      	bne.n	80053a0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005396:	68bb      	ldr	r3, [r7, #8]
 8005398:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800539c:	2b00      	cmp	r3, #0
 800539e:	d00c      	beq.n	80053ba <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d007      	beq.n	80053ba <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80053b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80053b4:	6878      	ldr	r0, [r7, #4]
 80053b6:	f001 f8a7 	bl	8006508 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80053ba:	68bb      	ldr	r3, [r7, #8]
 80053bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d00c      	beq.n	80053de <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d007      	beq.n	80053de <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80053d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80053d8:	6878      	ldr	r0, [r7, #4]
 80053da:	f001 f89f 	bl	800651c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80053de:	68bb      	ldr	r3, [r7, #8]
 80053e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d00c      	beq.n	8005402 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d007      	beq.n	8005402 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80053fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80053fc:	6878      	ldr	r0, [r7, #4]
 80053fe:	f000 faf3 	bl	80059e8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005402:	68bb      	ldr	r3, [r7, #8]
 8005404:	f003 0320 	and.w	r3, r3, #32
 8005408:	2b00      	cmp	r3, #0
 800540a:	d00c      	beq.n	8005426 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	f003 0320 	and.w	r3, r3, #32
 8005412:	2b00      	cmp	r3, #0
 8005414:	d007      	beq.n	8005426 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f06f 0220 	mvn.w	r2, #32
 800541e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005420:	6878      	ldr	r0, [r7, #4]
 8005422:	f001 f867 	bl	80064f4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005426:	bf00      	nop
 8005428:	3710      	adds	r7, #16
 800542a:	46bd      	mov	sp, r7
 800542c:	bd80      	pop	{r7, pc}

0800542e <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800542e:	b580      	push	{r7, lr}
 8005430:	b086      	sub	sp, #24
 8005432:	af00      	add	r7, sp, #0
 8005434:	60f8      	str	r0, [r7, #12]
 8005436:	60b9      	str	r1, [r7, #8]
 8005438:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800543a:	2300      	movs	r3, #0
 800543c:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005444:	2b01      	cmp	r3, #1
 8005446:	d101      	bne.n	800544c <HAL_TIM_IC_ConfigChannel+0x1e>
 8005448:	2302      	movs	r3, #2
 800544a:	e088      	b.n	800555e <HAL_TIM_IC_ConfigChannel+0x130>
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	2201      	movs	r2, #1
 8005450:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d11b      	bne.n	8005492 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800545e:	68bb      	ldr	r3, [r7, #8]
 8005460:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005462:	68bb      	ldr	r3, [r7, #8]
 8005464:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005466:	68bb      	ldr	r3, [r7, #8]
 8005468:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800546a:	f000 fdcb 	bl	8006004 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	699a      	ldr	r2, [r3, #24]
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f022 020c 	bic.w	r2, r2, #12
 800547c:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	6999      	ldr	r1, [r3, #24]
 8005484:	68bb      	ldr	r3, [r7, #8]
 8005486:	689a      	ldr	r2, [r3, #8]
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	430a      	orrs	r2, r1
 800548e:	619a      	str	r2, [r3, #24]
 8005490:	e060      	b.n	8005554 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2b04      	cmp	r3, #4
 8005496:	d11c      	bne.n	80054d2 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800549c:	68bb      	ldr	r3, [r7, #8]
 800549e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80054a0:	68bb      	ldr	r3, [r7, #8]
 80054a2:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80054a4:	68bb      	ldr	r3, [r7, #8]
 80054a6:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80054a8:	f000 fe4f 	bl	800614a <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	699a      	ldr	r2, [r3, #24]
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80054ba:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	6999      	ldr	r1, [r3, #24]
 80054c2:	68bb      	ldr	r3, [r7, #8]
 80054c4:	689b      	ldr	r3, [r3, #8]
 80054c6:	021a      	lsls	r2, r3, #8
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	430a      	orrs	r2, r1
 80054ce:	619a      	str	r2, [r3, #24]
 80054d0:	e040      	b.n	8005554 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2b08      	cmp	r3, #8
 80054d6:	d11b      	bne.n	8005510 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80054dc:	68bb      	ldr	r3, [r7, #8]
 80054de:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80054e0:	68bb      	ldr	r3, [r7, #8]
 80054e2:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80054e4:	68bb      	ldr	r3, [r7, #8]
 80054e6:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80054e8:	f000 fe9c 	bl	8006224 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	69da      	ldr	r2, [r3, #28]
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f022 020c 	bic.w	r2, r2, #12
 80054fa:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	69d9      	ldr	r1, [r3, #28]
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	689a      	ldr	r2, [r3, #8]
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	430a      	orrs	r2, r1
 800550c:	61da      	str	r2, [r3, #28]
 800550e:	e021      	b.n	8005554 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2b0c      	cmp	r3, #12
 8005514:	d11c      	bne.n	8005550 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800551a:	68bb      	ldr	r3, [r7, #8]
 800551c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800551e:	68bb      	ldr	r3, [r7, #8]
 8005520:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005522:	68bb      	ldr	r3, [r7, #8]
 8005524:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8005526:	f000 feb9 	bl	800629c <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	69da      	ldr	r2, [r3, #28]
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005538:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	69d9      	ldr	r1, [r3, #28]
 8005540:	68bb      	ldr	r3, [r7, #8]
 8005542:	689b      	ldr	r3, [r3, #8]
 8005544:	021a      	lsls	r2, r3, #8
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	430a      	orrs	r2, r1
 800554c:	61da      	str	r2, [r3, #28]
 800554e:	e001      	b.n	8005554 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8005550:	2301      	movs	r3, #1
 8005552:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	2200      	movs	r2, #0
 8005558:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800555c:	7dfb      	ldrb	r3, [r7, #23]
}
 800555e:	4618      	mov	r0, r3
 8005560:	3718      	adds	r7, #24
 8005562:	46bd      	mov	sp, r7
 8005564:	bd80      	pop	{r7, pc}
	...

08005568 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005568:	b580      	push	{r7, lr}
 800556a:	b086      	sub	sp, #24
 800556c:	af00      	add	r7, sp, #0
 800556e:	60f8      	str	r0, [r7, #12]
 8005570:	60b9      	str	r1, [r7, #8]
 8005572:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005574:	2300      	movs	r3, #0
 8005576:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800557e:	2b01      	cmp	r3, #1
 8005580:	d101      	bne.n	8005586 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005582:	2302      	movs	r3, #2
 8005584:	e0ff      	b.n	8005786 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	2201      	movs	r2, #1
 800558a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	2b14      	cmp	r3, #20
 8005592:	f200 80f0 	bhi.w	8005776 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005596:	a201      	add	r2, pc, #4	@ (adr r2, 800559c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005598:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800559c:	080055f1 	.word	0x080055f1
 80055a0:	08005777 	.word	0x08005777
 80055a4:	08005777 	.word	0x08005777
 80055a8:	08005777 	.word	0x08005777
 80055ac:	08005631 	.word	0x08005631
 80055b0:	08005777 	.word	0x08005777
 80055b4:	08005777 	.word	0x08005777
 80055b8:	08005777 	.word	0x08005777
 80055bc:	08005673 	.word	0x08005673
 80055c0:	08005777 	.word	0x08005777
 80055c4:	08005777 	.word	0x08005777
 80055c8:	08005777 	.word	0x08005777
 80055cc:	080056b3 	.word	0x080056b3
 80055d0:	08005777 	.word	0x08005777
 80055d4:	08005777 	.word	0x08005777
 80055d8:	08005777 	.word	0x08005777
 80055dc:	080056f5 	.word	0x080056f5
 80055e0:	08005777 	.word	0x08005777
 80055e4:	08005777 	.word	0x08005777
 80055e8:	08005777 	.word	0x08005777
 80055ec:	08005735 	.word	0x08005735
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	68b9      	ldr	r1, [r7, #8]
 80055f6:	4618      	mov	r0, r3
 80055f8:	f000 faa6 	bl	8005b48 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	699a      	ldr	r2, [r3, #24]
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f042 0208 	orr.w	r2, r2, #8
 800560a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	699a      	ldr	r2, [r3, #24]
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f022 0204 	bic.w	r2, r2, #4
 800561a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	6999      	ldr	r1, [r3, #24]
 8005622:	68bb      	ldr	r3, [r7, #8]
 8005624:	691a      	ldr	r2, [r3, #16]
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	430a      	orrs	r2, r1
 800562c:	619a      	str	r2, [r3, #24]
      break;
 800562e:	e0a5      	b.n	800577c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	68b9      	ldr	r1, [r7, #8]
 8005636:	4618      	mov	r0, r3
 8005638:	f000 faf8 	bl	8005c2c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	699a      	ldr	r2, [r3, #24]
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800564a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	699a      	ldr	r2, [r3, #24]
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800565a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	6999      	ldr	r1, [r3, #24]
 8005662:	68bb      	ldr	r3, [r7, #8]
 8005664:	691b      	ldr	r3, [r3, #16]
 8005666:	021a      	lsls	r2, r3, #8
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	430a      	orrs	r2, r1
 800566e:	619a      	str	r2, [r3, #24]
      break;
 8005670:	e084      	b.n	800577c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	68b9      	ldr	r1, [r7, #8]
 8005678:	4618      	mov	r0, r3
 800567a:	f000 fb4f 	bl	8005d1c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	69da      	ldr	r2, [r3, #28]
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f042 0208 	orr.w	r2, r2, #8
 800568c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	69da      	ldr	r2, [r3, #28]
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f022 0204 	bic.w	r2, r2, #4
 800569c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	69d9      	ldr	r1, [r3, #28]
 80056a4:	68bb      	ldr	r3, [r7, #8]
 80056a6:	691a      	ldr	r2, [r3, #16]
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	430a      	orrs	r2, r1
 80056ae:	61da      	str	r2, [r3, #28]
      break;
 80056b0:	e064      	b.n	800577c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	68b9      	ldr	r1, [r7, #8]
 80056b8:	4618      	mov	r0, r3
 80056ba:	f000 fba5 	bl	8005e08 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	69da      	ldr	r2, [r3, #28]
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80056cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	69da      	ldr	r2, [r3, #28]
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80056dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	69d9      	ldr	r1, [r3, #28]
 80056e4:	68bb      	ldr	r3, [r7, #8]
 80056e6:	691b      	ldr	r3, [r3, #16]
 80056e8:	021a      	lsls	r2, r3, #8
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	430a      	orrs	r2, r1
 80056f0:	61da      	str	r2, [r3, #28]
      break;
 80056f2:	e043      	b.n	800577c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	68b9      	ldr	r1, [r7, #8]
 80056fa:	4618      	mov	r0, r3
 80056fc:	f000 fbdc 	bl	8005eb8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f042 0208 	orr.w	r2, r2, #8
 800570e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f022 0204 	bic.w	r2, r2, #4
 800571e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005726:	68bb      	ldr	r3, [r7, #8]
 8005728:	691a      	ldr	r2, [r3, #16]
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	430a      	orrs	r2, r1
 8005730:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005732:	e023      	b.n	800577c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	68b9      	ldr	r1, [r7, #8]
 800573a:	4618      	mov	r0, r3
 800573c:	f000 fc0e 	bl	8005f5c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800574e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800575e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005766:	68bb      	ldr	r3, [r7, #8]
 8005768:	691b      	ldr	r3, [r3, #16]
 800576a:	021a      	lsls	r2, r3, #8
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	430a      	orrs	r2, r1
 8005772:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005774:	e002      	b.n	800577c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005776:	2301      	movs	r3, #1
 8005778:	75fb      	strb	r3, [r7, #23]
      break;
 800577a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	2200      	movs	r2, #0
 8005780:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005784:	7dfb      	ldrb	r3, [r7, #23]
}
 8005786:	4618      	mov	r0, r3
 8005788:	3718      	adds	r7, #24
 800578a:	46bd      	mov	sp, r7
 800578c:	bd80      	pop	{r7, pc}
 800578e:	bf00      	nop

08005790 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005790:	b580      	push	{r7, lr}
 8005792:	b084      	sub	sp, #16
 8005794:	af00      	add	r7, sp, #0
 8005796:	6078      	str	r0, [r7, #4]
 8005798:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800579a:	2300      	movs	r3, #0
 800579c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80057a4:	2b01      	cmp	r3, #1
 80057a6:	d101      	bne.n	80057ac <HAL_TIM_ConfigClockSource+0x1c>
 80057a8:	2302      	movs	r3, #2
 80057aa:	e0b4      	b.n	8005916 <HAL_TIM_ConfigClockSource+0x186>
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2201      	movs	r2, #1
 80057b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2202      	movs	r2, #2
 80057b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	689b      	ldr	r3, [r3, #8]
 80057c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80057c4:	68ba      	ldr	r2, [r7, #8]
 80057c6:	4b56      	ldr	r3, [pc, #344]	@ (8005920 <HAL_TIM_ConfigClockSource+0x190>)
 80057c8:	4013      	ands	r3, r2
 80057ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80057cc:	68bb      	ldr	r3, [r7, #8]
 80057ce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80057d2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	68ba      	ldr	r2, [r7, #8]
 80057da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80057e4:	d03e      	beq.n	8005864 <HAL_TIM_ConfigClockSource+0xd4>
 80057e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80057ea:	f200 8087 	bhi.w	80058fc <HAL_TIM_ConfigClockSource+0x16c>
 80057ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057f2:	f000 8086 	beq.w	8005902 <HAL_TIM_ConfigClockSource+0x172>
 80057f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057fa:	d87f      	bhi.n	80058fc <HAL_TIM_ConfigClockSource+0x16c>
 80057fc:	2b70      	cmp	r3, #112	@ 0x70
 80057fe:	d01a      	beq.n	8005836 <HAL_TIM_ConfigClockSource+0xa6>
 8005800:	2b70      	cmp	r3, #112	@ 0x70
 8005802:	d87b      	bhi.n	80058fc <HAL_TIM_ConfigClockSource+0x16c>
 8005804:	2b60      	cmp	r3, #96	@ 0x60
 8005806:	d050      	beq.n	80058aa <HAL_TIM_ConfigClockSource+0x11a>
 8005808:	2b60      	cmp	r3, #96	@ 0x60
 800580a:	d877      	bhi.n	80058fc <HAL_TIM_ConfigClockSource+0x16c>
 800580c:	2b50      	cmp	r3, #80	@ 0x50
 800580e:	d03c      	beq.n	800588a <HAL_TIM_ConfigClockSource+0xfa>
 8005810:	2b50      	cmp	r3, #80	@ 0x50
 8005812:	d873      	bhi.n	80058fc <HAL_TIM_ConfigClockSource+0x16c>
 8005814:	2b40      	cmp	r3, #64	@ 0x40
 8005816:	d058      	beq.n	80058ca <HAL_TIM_ConfigClockSource+0x13a>
 8005818:	2b40      	cmp	r3, #64	@ 0x40
 800581a:	d86f      	bhi.n	80058fc <HAL_TIM_ConfigClockSource+0x16c>
 800581c:	2b30      	cmp	r3, #48	@ 0x30
 800581e:	d064      	beq.n	80058ea <HAL_TIM_ConfigClockSource+0x15a>
 8005820:	2b30      	cmp	r3, #48	@ 0x30
 8005822:	d86b      	bhi.n	80058fc <HAL_TIM_ConfigClockSource+0x16c>
 8005824:	2b20      	cmp	r3, #32
 8005826:	d060      	beq.n	80058ea <HAL_TIM_ConfigClockSource+0x15a>
 8005828:	2b20      	cmp	r3, #32
 800582a:	d867      	bhi.n	80058fc <HAL_TIM_ConfigClockSource+0x16c>
 800582c:	2b00      	cmp	r3, #0
 800582e:	d05c      	beq.n	80058ea <HAL_TIM_ConfigClockSource+0x15a>
 8005830:	2b10      	cmp	r3, #16
 8005832:	d05a      	beq.n	80058ea <HAL_TIM_ConfigClockSource+0x15a>
 8005834:	e062      	b.n	80058fc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800583a:	683b      	ldr	r3, [r7, #0]
 800583c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800583e:	683b      	ldr	r3, [r7, #0]
 8005840:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005846:	f000 fd81 	bl	800634c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	689b      	ldr	r3, [r3, #8]
 8005850:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005852:	68bb      	ldr	r3, [r7, #8]
 8005854:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005858:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	68ba      	ldr	r2, [r7, #8]
 8005860:	609a      	str	r2, [r3, #8]
      break;
 8005862:	e04f      	b.n	8005904 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800586c:	683b      	ldr	r3, [r7, #0]
 800586e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005874:	f000 fd6a 	bl	800634c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	689a      	ldr	r2, [r3, #8]
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005886:	609a      	str	r2, [r3, #8]
      break;
 8005888:	e03c      	b.n	8005904 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005896:	461a      	mov	r2, r3
 8005898:	f000 fc28 	bl	80060ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	2150      	movs	r1, #80	@ 0x50
 80058a2:	4618      	mov	r0, r3
 80058a4:	f000 fd37 	bl	8006316 <TIM_ITRx_SetConfig>
      break;
 80058a8:	e02c      	b.n	8005904 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80058b6:	461a      	mov	r2, r3
 80058b8:	f000 fc84 	bl	80061c4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	2160      	movs	r1, #96	@ 0x60
 80058c2:	4618      	mov	r0, r3
 80058c4:	f000 fd27 	bl	8006316 <TIM_ITRx_SetConfig>
      break;
 80058c8:	e01c      	b.n	8005904 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80058d6:	461a      	mov	r2, r3
 80058d8:	f000 fc08 	bl	80060ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	2140      	movs	r1, #64	@ 0x40
 80058e2:	4618      	mov	r0, r3
 80058e4:	f000 fd17 	bl	8006316 <TIM_ITRx_SetConfig>
      break;
 80058e8:	e00c      	b.n	8005904 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681a      	ldr	r2, [r3, #0]
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	4619      	mov	r1, r3
 80058f4:	4610      	mov	r0, r2
 80058f6:	f000 fd0e 	bl	8006316 <TIM_ITRx_SetConfig>
      break;
 80058fa:	e003      	b.n	8005904 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80058fc:	2301      	movs	r3, #1
 80058fe:	73fb      	strb	r3, [r7, #15]
      break;
 8005900:	e000      	b.n	8005904 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005902:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2201      	movs	r2, #1
 8005908:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2200      	movs	r2, #0
 8005910:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005914:	7bfb      	ldrb	r3, [r7, #15]
}
 8005916:	4618      	mov	r0, r3
 8005918:	3710      	adds	r7, #16
 800591a:	46bd      	mov	sp, r7
 800591c:	bd80      	pop	{r7, pc}
 800591e:	bf00      	nop
 8005920:	fffeff88 	.word	0xfffeff88

08005924 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005924:	b480      	push	{r7}
 8005926:	b085      	sub	sp, #20
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
 800592c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800592e:	2300      	movs	r3, #0
 8005930:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	2b0c      	cmp	r3, #12
 8005936:	d831      	bhi.n	800599c <HAL_TIM_ReadCapturedValue+0x78>
 8005938:	a201      	add	r2, pc, #4	@ (adr r2, 8005940 <HAL_TIM_ReadCapturedValue+0x1c>)
 800593a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800593e:	bf00      	nop
 8005940:	08005975 	.word	0x08005975
 8005944:	0800599d 	.word	0x0800599d
 8005948:	0800599d 	.word	0x0800599d
 800594c:	0800599d 	.word	0x0800599d
 8005950:	0800597f 	.word	0x0800597f
 8005954:	0800599d 	.word	0x0800599d
 8005958:	0800599d 	.word	0x0800599d
 800595c:	0800599d 	.word	0x0800599d
 8005960:	08005989 	.word	0x08005989
 8005964:	0800599d 	.word	0x0800599d
 8005968:	0800599d 	.word	0x0800599d
 800596c:	0800599d 	.word	0x0800599d
 8005970:	08005993 	.word	0x08005993
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800597a:	60fb      	str	r3, [r7, #12]

      break;
 800597c:	e00f      	b.n	800599e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005984:	60fb      	str	r3, [r7, #12]

      break;
 8005986:	e00a      	b.n	800599e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800598e:	60fb      	str	r3, [r7, #12]

      break;
 8005990:	e005      	b.n	800599e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005998:	60fb      	str	r3, [r7, #12]

      break;
 800599a:	e000      	b.n	800599e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800599c:	bf00      	nop
  }

  return tmpreg;
 800599e:	68fb      	ldr	r3, [r7, #12]
}
 80059a0:	4618      	mov	r0, r3
 80059a2:	3714      	adds	r7, #20
 80059a4:	46bd      	mov	sp, r7
 80059a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059aa:	4770      	bx	lr

080059ac <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80059ac:	b480      	push	{r7}
 80059ae:	b083      	sub	sp, #12
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80059b4:	bf00      	nop
 80059b6:	370c      	adds	r7, #12
 80059b8:	46bd      	mov	sp, r7
 80059ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059be:	4770      	bx	lr

080059c0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80059c0:	b480      	push	{r7}
 80059c2:	b083      	sub	sp, #12
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80059c8:	bf00      	nop
 80059ca:	370c      	adds	r7, #12
 80059cc:	46bd      	mov	sp, r7
 80059ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d2:	4770      	bx	lr

080059d4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80059d4:	b480      	push	{r7}
 80059d6:	b083      	sub	sp, #12
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80059dc:	bf00      	nop
 80059de:	370c      	adds	r7, #12
 80059e0:	46bd      	mov	sp, r7
 80059e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e6:	4770      	bx	lr

080059e8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80059e8:	b480      	push	{r7}
 80059ea:	b083      	sub	sp, #12
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80059f0:	bf00      	nop
 80059f2:	370c      	adds	r7, #12
 80059f4:	46bd      	mov	sp, r7
 80059f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fa:	4770      	bx	lr

080059fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80059fc:	b480      	push	{r7}
 80059fe:	b085      	sub	sp, #20
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
 8005a04:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	4a43      	ldr	r2, [pc, #268]	@ (8005b1c <TIM_Base_SetConfig+0x120>)
 8005a10:	4293      	cmp	r3, r2
 8005a12:	d013      	beq.n	8005a3c <TIM_Base_SetConfig+0x40>
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a1a:	d00f      	beq.n	8005a3c <TIM_Base_SetConfig+0x40>
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	4a40      	ldr	r2, [pc, #256]	@ (8005b20 <TIM_Base_SetConfig+0x124>)
 8005a20:	4293      	cmp	r3, r2
 8005a22:	d00b      	beq.n	8005a3c <TIM_Base_SetConfig+0x40>
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	4a3f      	ldr	r2, [pc, #252]	@ (8005b24 <TIM_Base_SetConfig+0x128>)
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	d007      	beq.n	8005a3c <TIM_Base_SetConfig+0x40>
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	4a3e      	ldr	r2, [pc, #248]	@ (8005b28 <TIM_Base_SetConfig+0x12c>)
 8005a30:	4293      	cmp	r3, r2
 8005a32:	d003      	beq.n	8005a3c <TIM_Base_SetConfig+0x40>
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	4a3d      	ldr	r2, [pc, #244]	@ (8005b2c <TIM_Base_SetConfig+0x130>)
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d108      	bne.n	8005a4e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a42:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	685b      	ldr	r3, [r3, #4]
 8005a48:	68fa      	ldr	r2, [r7, #12]
 8005a4a:	4313      	orrs	r3, r2
 8005a4c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	4a32      	ldr	r2, [pc, #200]	@ (8005b1c <TIM_Base_SetConfig+0x120>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d02b      	beq.n	8005aae <TIM_Base_SetConfig+0xb2>
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a5c:	d027      	beq.n	8005aae <TIM_Base_SetConfig+0xb2>
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	4a2f      	ldr	r2, [pc, #188]	@ (8005b20 <TIM_Base_SetConfig+0x124>)
 8005a62:	4293      	cmp	r3, r2
 8005a64:	d023      	beq.n	8005aae <TIM_Base_SetConfig+0xb2>
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	4a2e      	ldr	r2, [pc, #184]	@ (8005b24 <TIM_Base_SetConfig+0x128>)
 8005a6a:	4293      	cmp	r3, r2
 8005a6c:	d01f      	beq.n	8005aae <TIM_Base_SetConfig+0xb2>
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	4a2d      	ldr	r2, [pc, #180]	@ (8005b28 <TIM_Base_SetConfig+0x12c>)
 8005a72:	4293      	cmp	r3, r2
 8005a74:	d01b      	beq.n	8005aae <TIM_Base_SetConfig+0xb2>
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	4a2c      	ldr	r2, [pc, #176]	@ (8005b2c <TIM_Base_SetConfig+0x130>)
 8005a7a:	4293      	cmp	r3, r2
 8005a7c:	d017      	beq.n	8005aae <TIM_Base_SetConfig+0xb2>
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	4a2b      	ldr	r2, [pc, #172]	@ (8005b30 <TIM_Base_SetConfig+0x134>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d013      	beq.n	8005aae <TIM_Base_SetConfig+0xb2>
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	4a2a      	ldr	r2, [pc, #168]	@ (8005b34 <TIM_Base_SetConfig+0x138>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d00f      	beq.n	8005aae <TIM_Base_SetConfig+0xb2>
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	4a29      	ldr	r2, [pc, #164]	@ (8005b38 <TIM_Base_SetConfig+0x13c>)
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d00b      	beq.n	8005aae <TIM_Base_SetConfig+0xb2>
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	4a28      	ldr	r2, [pc, #160]	@ (8005b3c <TIM_Base_SetConfig+0x140>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d007      	beq.n	8005aae <TIM_Base_SetConfig+0xb2>
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	4a27      	ldr	r2, [pc, #156]	@ (8005b40 <TIM_Base_SetConfig+0x144>)
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d003      	beq.n	8005aae <TIM_Base_SetConfig+0xb2>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	4a26      	ldr	r2, [pc, #152]	@ (8005b44 <TIM_Base_SetConfig+0x148>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d108      	bne.n	8005ac0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ab4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	68db      	ldr	r3, [r3, #12]
 8005aba:	68fa      	ldr	r2, [r7, #12]
 8005abc:	4313      	orrs	r3, r2
 8005abe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	695b      	ldr	r3, [r3, #20]
 8005aca:	4313      	orrs	r3, r2
 8005acc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	689a      	ldr	r2, [r3, #8]
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	681a      	ldr	r2, [r3, #0]
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	4a0e      	ldr	r2, [pc, #56]	@ (8005b1c <TIM_Base_SetConfig+0x120>)
 8005ae2:	4293      	cmp	r3, r2
 8005ae4:	d003      	beq.n	8005aee <TIM_Base_SetConfig+0xf2>
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	4a10      	ldr	r2, [pc, #64]	@ (8005b2c <TIM_Base_SetConfig+0x130>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d103      	bne.n	8005af6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	691a      	ldr	r2, [r3, #16]
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f043 0204 	orr.w	r2, r3, #4
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2201      	movs	r2, #1
 8005b06:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	68fa      	ldr	r2, [r7, #12]
 8005b0c:	601a      	str	r2, [r3, #0]
}
 8005b0e:	bf00      	nop
 8005b10:	3714      	adds	r7, #20
 8005b12:	46bd      	mov	sp, r7
 8005b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b18:	4770      	bx	lr
 8005b1a:	bf00      	nop
 8005b1c:	40010000 	.word	0x40010000
 8005b20:	40000400 	.word	0x40000400
 8005b24:	40000800 	.word	0x40000800
 8005b28:	40000c00 	.word	0x40000c00
 8005b2c:	40010400 	.word	0x40010400
 8005b30:	40014000 	.word	0x40014000
 8005b34:	40014400 	.word	0x40014400
 8005b38:	40014800 	.word	0x40014800
 8005b3c:	40001800 	.word	0x40001800
 8005b40:	40001c00 	.word	0x40001c00
 8005b44:	40002000 	.word	0x40002000

08005b48 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b48:	b480      	push	{r7}
 8005b4a:	b087      	sub	sp, #28
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
 8005b50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6a1b      	ldr	r3, [r3, #32]
 8005b56:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6a1b      	ldr	r3, [r3, #32]
 8005b5c:	f023 0201 	bic.w	r2, r3, #1
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	685b      	ldr	r3, [r3, #4]
 8005b68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	699b      	ldr	r3, [r3, #24]
 8005b6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005b70:	68fa      	ldr	r2, [r7, #12]
 8005b72:	4b2b      	ldr	r3, [pc, #172]	@ (8005c20 <TIM_OC1_SetConfig+0xd8>)
 8005b74:	4013      	ands	r3, r2
 8005b76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	f023 0303 	bic.w	r3, r3, #3
 8005b7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	68fa      	ldr	r2, [r7, #12]
 8005b86:	4313      	orrs	r3, r2
 8005b88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005b8a:	697b      	ldr	r3, [r7, #20]
 8005b8c:	f023 0302 	bic.w	r3, r3, #2
 8005b90:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	689b      	ldr	r3, [r3, #8]
 8005b96:	697a      	ldr	r2, [r7, #20]
 8005b98:	4313      	orrs	r3, r2
 8005b9a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	4a21      	ldr	r2, [pc, #132]	@ (8005c24 <TIM_OC1_SetConfig+0xdc>)
 8005ba0:	4293      	cmp	r3, r2
 8005ba2:	d003      	beq.n	8005bac <TIM_OC1_SetConfig+0x64>
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	4a20      	ldr	r2, [pc, #128]	@ (8005c28 <TIM_OC1_SetConfig+0xe0>)
 8005ba8:	4293      	cmp	r3, r2
 8005baa:	d10c      	bne.n	8005bc6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005bac:	697b      	ldr	r3, [r7, #20]
 8005bae:	f023 0308 	bic.w	r3, r3, #8
 8005bb2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	68db      	ldr	r3, [r3, #12]
 8005bb8:	697a      	ldr	r2, [r7, #20]
 8005bba:	4313      	orrs	r3, r2
 8005bbc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005bbe:	697b      	ldr	r3, [r7, #20]
 8005bc0:	f023 0304 	bic.w	r3, r3, #4
 8005bc4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	4a16      	ldr	r2, [pc, #88]	@ (8005c24 <TIM_OC1_SetConfig+0xdc>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d003      	beq.n	8005bd6 <TIM_OC1_SetConfig+0x8e>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	4a15      	ldr	r2, [pc, #84]	@ (8005c28 <TIM_OC1_SetConfig+0xe0>)
 8005bd2:	4293      	cmp	r3, r2
 8005bd4:	d111      	bne.n	8005bfa <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005bd6:	693b      	ldr	r3, [r7, #16]
 8005bd8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005bdc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005bde:	693b      	ldr	r3, [r7, #16]
 8005be0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005be4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	695b      	ldr	r3, [r3, #20]
 8005bea:	693a      	ldr	r2, [r7, #16]
 8005bec:	4313      	orrs	r3, r2
 8005bee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	699b      	ldr	r3, [r3, #24]
 8005bf4:	693a      	ldr	r2, [r7, #16]
 8005bf6:	4313      	orrs	r3, r2
 8005bf8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	693a      	ldr	r2, [r7, #16]
 8005bfe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	68fa      	ldr	r2, [r7, #12]
 8005c04:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	685a      	ldr	r2, [r3, #4]
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	697a      	ldr	r2, [r7, #20]
 8005c12:	621a      	str	r2, [r3, #32]
}
 8005c14:	bf00      	nop
 8005c16:	371c      	adds	r7, #28
 8005c18:	46bd      	mov	sp, r7
 8005c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1e:	4770      	bx	lr
 8005c20:	fffeff8f 	.word	0xfffeff8f
 8005c24:	40010000 	.word	0x40010000
 8005c28:	40010400 	.word	0x40010400

08005c2c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005c2c:	b480      	push	{r7}
 8005c2e:	b087      	sub	sp, #28
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
 8005c34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6a1b      	ldr	r3, [r3, #32]
 8005c3a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6a1b      	ldr	r3, [r3, #32]
 8005c40:	f023 0210 	bic.w	r2, r3, #16
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	685b      	ldr	r3, [r3, #4]
 8005c4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	699b      	ldr	r3, [r3, #24]
 8005c52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005c54:	68fa      	ldr	r2, [r7, #12]
 8005c56:	4b2e      	ldr	r3, [pc, #184]	@ (8005d10 <TIM_OC2_SetConfig+0xe4>)
 8005c58:	4013      	ands	r3, r2
 8005c5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c62:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	021b      	lsls	r3, r3, #8
 8005c6a:	68fa      	ldr	r2, [r7, #12]
 8005c6c:	4313      	orrs	r3, r2
 8005c6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005c70:	697b      	ldr	r3, [r7, #20]
 8005c72:	f023 0320 	bic.w	r3, r3, #32
 8005c76:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	689b      	ldr	r3, [r3, #8]
 8005c7c:	011b      	lsls	r3, r3, #4
 8005c7e:	697a      	ldr	r2, [r7, #20]
 8005c80:	4313      	orrs	r3, r2
 8005c82:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	4a23      	ldr	r2, [pc, #140]	@ (8005d14 <TIM_OC2_SetConfig+0xe8>)
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	d003      	beq.n	8005c94 <TIM_OC2_SetConfig+0x68>
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	4a22      	ldr	r2, [pc, #136]	@ (8005d18 <TIM_OC2_SetConfig+0xec>)
 8005c90:	4293      	cmp	r3, r2
 8005c92:	d10d      	bne.n	8005cb0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005c94:	697b      	ldr	r3, [r7, #20]
 8005c96:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005c9a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	68db      	ldr	r3, [r3, #12]
 8005ca0:	011b      	lsls	r3, r3, #4
 8005ca2:	697a      	ldr	r2, [r7, #20]
 8005ca4:	4313      	orrs	r3, r2
 8005ca6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005ca8:	697b      	ldr	r3, [r7, #20]
 8005caa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005cae:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	4a18      	ldr	r2, [pc, #96]	@ (8005d14 <TIM_OC2_SetConfig+0xe8>)
 8005cb4:	4293      	cmp	r3, r2
 8005cb6:	d003      	beq.n	8005cc0 <TIM_OC2_SetConfig+0x94>
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	4a17      	ldr	r2, [pc, #92]	@ (8005d18 <TIM_OC2_SetConfig+0xec>)
 8005cbc:	4293      	cmp	r3, r2
 8005cbe:	d113      	bne.n	8005ce8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005cc0:	693b      	ldr	r3, [r7, #16]
 8005cc2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005cc6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005cc8:	693b      	ldr	r3, [r7, #16]
 8005cca:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005cce:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	695b      	ldr	r3, [r3, #20]
 8005cd4:	009b      	lsls	r3, r3, #2
 8005cd6:	693a      	ldr	r2, [r7, #16]
 8005cd8:	4313      	orrs	r3, r2
 8005cda:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	699b      	ldr	r3, [r3, #24]
 8005ce0:	009b      	lsls	r3, r3, #2
 8005ce2:	693a      	ldr	r2, [r7, #16]
 8005ce4:	4313      	orrs	r3, r2
 8005ce6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	693a      	ldr	r2, [r7, #16]
 8005cec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	68fa      	ldr	r2, [r7, #12]
 8005cf2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	685a      	ldr	r2, [r3, #4]
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	697a      	ldr	r2, [r7, #20]
 8005d00:	621a      	str	r2, [r3, #32]
}
 8005d02:	bf00      	nop
 8005d04:	371c      	adds	r7, #28
 8005d06:	46bd      	mov	sp, r7
 8005d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0c:	4770      	bx	lr
 8005d0e:	bf00      	nop
 8005d10:	feff8fff 	.word	0xfeff8fff
 8005d14:	40010000 	.word	0x40010000
 8005d18:	40010400 	.word	0x40010400

08005d1c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d1c:	b480      	push	{r7}
 8005d1e:	b087      	sub	sp, #28
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
 8005d24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6a1b      	ldr	r3, [r3, #32]
 8005d2a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6a1b      	ldr	r3, [r3, #32]
 8005d30:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	685b      	ldr	r3, [r3, #4]
 8005d3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	69db      	ldr	r3, [r3, #28]
 8005d42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005d44:	68fa      	ldr	r2, [r7, #12]
 8005d46:	4b2d      	ldr	r3, [pc, #180]	@ (8005dfc <TIM_OC3_SetConfig+0xe0>)
 8005d48:	4013      	ands	r3, r2
 8005d4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	f023 0303 	bic.w	r3, r3, #3
 8005d52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d54:	683b      	ldr	r3, [r7, #0]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	68fa      	ldr	r2, [r7, #12]
 8005d5a:	4313      	orrs	r3, r2
 8005d5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005d5e:	697b      	ldr	r3, [r7, #20]
 8005d60:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005d64:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005d66:	683b      	ldr	r3, [r7, #0]
 8005d68:	689b      	ldr	r3, [r3, #8]
 8005d6a:	021b      	lsls	r3, r3, #8
 8005d6c:	697a      	ldr	r2, [r7, #20]
 8005d6e:	4313      	orrs	r3, r2
 8005d70:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	4a22      	ldr	r2, [pc, #136]	@ (8005e00 <TIM_OC3_SetConfig+0xe4>)
 8005d76:	4293      	cmp	r3, r2
 8005d78:	d003      	beq.n	8005d82 <TIM_OC3_SetConfig+0x66>
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	4a21      	ldr	r2, [pc, #132]	@ (8005e04 <TIM_OC3_SetConfig+0xe8>)
 8005d7e:	4293      	cmp	r3, r2
 8005d80:	d10d      	bne.n	8005d9e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005d82:	697b      	ldr	r3, [r7, #20]
 8005d84:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005d88:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	68db      	ldr	r3, [r3, #12]
 8005d8e:	021b      	lsls	r3, r3, #8
 8005d90:	697a      	ldr	r2, [r7, #20]
 8005d92:	4313      	orrs	r3, r2
 8005d94:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005d96:	697b      	ldr	r3, [r7, #20]
 8005d98:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005d9c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	4a17      	ldr	r2, [pc, #92]	@ (8005e00 <TIM_OC3_SetConfig+0xe4>)
 8005da2:	4293      	cmp	r3, r2
 8005da4:	d003      	beq.n	8005dae <TIM_OC3_SetConfig+0x92>
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	4a16      	ldr	r2, [pc, #88]	@ (8005e04 <TIM_OC3_SetConfig+0xe8>)
 8005daa:	4293      	cmp	r3, r2
 8005dac:	d113      	bne.n	8005dd6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005dae:	693b      	ldr	r3, [r7, #16]
 8005db0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005db4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005db6:	693b      	ldr	r3, [r7, #16]
 8005db8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005dbc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005dbe:	683b      	ldr	r3, [r7, #0]
 8005dc0:	695b      	ldr	r3, [r3, #20]
 8005dc2:	011b      	lsls	r3, r3, #4
 8005dc4:	693a      	ldr	r2, [r7, #16]
 8005dc6:	4313      	orrs	r3, r2
 8005dc8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005dca:	683b      	ldr	r3, [r7, #0]
 8005dcc:	699b      	ldr	r3, [r3, #24]
 8005dce:	011b      	lsls	r3, r3, #4
 8005dd0:	693a      	ldr	r2, [r7, #16]
 8005dd2:	4313      	orrs	r3, r2
 8005dd4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	693a      	ldr	r2, [r7, #16]
 8005dda:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	68fa      	ldr	r2, [r7, #12]
 8005de0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	685a      	ldr	r2, [r3, #4]
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	697a      	ldr	r2, [r7, #20]
 8005dee:	621a      	str	r2, [r3, #32]
}
 8005df0:	bf00      	nop
 8005df2:	371c      	adds	r7, #28
 8005df4:	46bd      	mov	sp, r7
 8005df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfa:	4770      	bx	lr
 8005dfc:	fffeff8f 	.word	0xfffeff8f
 8005e00:	40010000 	.word	0x40010000
 8005e04:	40010400 	.word	0x40010400

08005e08 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e08:	b480      	push	{r7}
 8005e0a:	b087      	sub	sp, #28
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
 8005e10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6a1b      	ldr	r3, [r3, #32]
 8005e16:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	6a1b      	ldr	r3, [r3, #32]
 8005e1c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	685b      	ldr	r3, [r3, #4]
 8005e28:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	69db      	ldr	r3, [r3, #28]
 8005e2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005e30:	68fa      	ldr	r2, [r7, #12]
 8005e32:	4b1e      	ldr	r3, [pc, #120]	@ (8005eac <TIM_OC4_SetConfig+0xa4>)
 8005e34:	4013      	ands	r3, r2
 8005e36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e3e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e40:	683b      	ldr	r3, [r7, #0]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	021b      	lsls	r3, r3, #8
 8005e46:	68fa      	ldr	r2, [r7, #12]
 8005e48:	4313      	orrs	r3, r2
 8005e4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005e4c:	693b      	ldr	r3, [r7, #16]
 8005e4e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005e52:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	689b      	ldr	r3, [r3, #8]
 8005e58:	031b      	lsls	r3, r3, #12
 8005e5a:	693a      	ldr	r2, [r7, #16]
 8005e5c:	4313      	orrs	r3, r2
 8005e5e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	4a13      	ldr	r2, [pc, #76]	@ (8005eb0 <TIM_OC4_SetConfig+0xa8>)
 8005e64:	4293      	cmp	r3, r2
 8005e66:	d003      	beq.n	8005e70 <TIM_OC4_SetConfig+0x68>
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	4a12      	ldr	r2, [pc, #72]	@ (8005eb4 <TIM_OC4_SetConfig+0xac>)
 8005e6c:	4293      	cmp	r3, r2
 8005e6e:	d109      	bne.n	8005e84 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005e70:	697b      	ldr	r3, [r7, #20]
 8005e72:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005e76:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005e78:	683b      	ldr	r3, [r7, #0]
 8005e7a:	695b      	ldr	r3, [r3, #20]
 8005e7c:	019b      	lsls	r3, r3, #6
 8005e7e:	697a      	ldr	r2, [r7, #20]
 8005e80:	4313      	orrs	r3, r2
 8005e82:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	697a      	ldr	r2, [r7, #20]
 8005e88:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	68fa      	ldr	r2, [r7, #12]
 8005e8e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005e90:	683b      	ldr	r3, [r7, #0]
 8005e92:	685a      	ldr	r2, [r3, #4]
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	693a      	ldr	r2, [r7, #16]
 8005e9c:	621a      	str	r2, [r3, #32]
}
 8005e9e:	bf00      	nop
 8005ea0:	371c      	adds	r7, #28
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea8:	4770      	bx	lr
 8005eaa:	bf00      	nop
 8005eac:	feff8fff 	.word	0xfeff8fff
 8005eb0:	40010000 	.word	0x40010000
 8005eb4:	40010400 	.word	0x40010400

08005eb8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005eb8:	b480      	push	{r7}
 8005eba:	b087      	sub	sp, #28
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
 8005ec0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6a1b      	ldr	r3, [r3, #32]
 8005ec6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	6a1b      	ldr	r3, [r3, #32]
 8005ecc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	685b      	ldr	r3, [r3, #4]
 8005ed8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ede:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005ee0:	68fa      	ldr	r2, [r7, #12]
 8005ee2:	4b1b      	ldr	r3, [pc, #108]	@ (8005f50 <TIM_OC5_SetConfig+0x98>)
 8005ee4:	4013      	ands	r3, r2
 8005ee6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	68fa      	ldr	r2, [r7, #12]
 8005eee:	4313      	orrs	r3, r2
 8005ef0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005ef2:	693b      	ldr	r3, [r7, #16]
 8005ef4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005ef8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005efa:	683b      	ldr	r3, [r7, #0]
 8005efc:	689b      	ldr	r3, [r3, #8]
 8005efe:	041b      	lsls	r3, r3, #16
 8005f00:	693a      	ldr	r2, [r7, #16]
 8005f02:	4313      	orrs	r3, r2
 8005f04:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	4a12      	ldr	r2, [pc, #72]	@ (8005f54 <TIM_OC5_SetConfig+0x9c>)
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d003      	beq.n	8005f16 <TIM_OC5_SetConfig+0x5e>
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	4a11      	ldr	r2, [pc, #68]	@ (8005f58 <TIM_OC5_SetConfig+0xa0>)
 8005f12:	4293      	cmp	r3, r2
 8005f14:	d109      	bne.n	8005f2a <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005f16:	697b      	ldr	r3, [r7, #20]
 8005f18:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f1c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	695b      	ldr	r3, [r3, #20]
 8005f22:	021b      	lsls	r3, r3, #8
 8005f24:	697a      	ldr	r2, [r7, #20]
 8005f26:	4313      	orrs	r3, r2
 8005f28:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	697a      	ldr	r2, [r7, #20]
 8005f2e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	68fa      	ldr	r2, [r7, #12]
 8005f34:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	685a      	ldr	r2, [r3, #4]
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	693a      	ldr	r2, [r7, #16]
 8005f42:	621a      	str	r2, [r3, #32]
}
 8005f44:	bf00      	nop
 8005f46:	371c      	adds	r7, #28
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4e:	4770      	bx	lr
 8005f50:	fffeff8f 	.word	0xfffeff8f
 8005f54:	40010000 	.word	0x40010000
 8005f58:	40010400 	.word	0x40010400

08005f5c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005f5c:	b480      	push	{r7}
 8005f5e:	b087      	sub	sp, #28
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]
 8005f64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6a1b      	ldr	r3, [r3, #32]
 8005f6a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	6a1b      	ldr	r3, [r3, #32]
 8005f70:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	685b      	ldr	r3, [r3, #4]
 8005f7c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005f84:	68fa      	ldr	r2, [r7, #12]
 8005f86:	4b1c      	ldr	r3, [pc, #112]	@ (8005ff8 <TIM_OC6_SetConfig+0x9c>)
 8005f88:	4013      	ands	r3, r2
 8005f8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	021b      	lsls	r3, r3, #8
 8005f92:	68fa      	ldr	r2, [r7, #12]
 8005f94:	4313      	orrs	r3, r2
 8005f96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005f98:	693b      	ldr	r3, [r7, #16]
 8005f9a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005f9e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005fa0:	683b      	ldr	r3, [r7, #0]
 8005fa2:	689b      	ldr	r3, [r3, #8]
 8005fa4:	051b      	lsls	r3, r3, #20
 8005fa6:	693a      	ldr	r2, [r7, #16]
 8005fa8:	4313      	orrs	r3, r2
 8005faa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	4a13      	ldr	r2, [pc, #76]	@ (8005ffc <TIM_OC6_SetConfig+0xa0>)
 8005fb0:	4293      	cmp	r3, r2
 8005fb2:	d003      	beq.n	8005fbc <TIM_OC6_SetConfig+0x60>
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	4a12      	ldr	r2, [pc, #72]	@ (8006000 <TIM_OC6_SetConfig+0xa4>)
 8005fb8:	4293      	cmp	r3, r2
 8005fba:	d109      	bne.n	8005fd0 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005fbc:	697b      	ldr	r3, [r7, #20]
 8005fbe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005fc2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	695b      	ldr	r3, [r3, #20]
 8005fc8:	029b      	lsls	r3, r3, #10
 8005fca:	697a      	ldr	r2, [r7, #20]
 8005fcc:	4313      	orrs	r3, r2
 8005fce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	697a      	ldr	r2, [r7, #20]
 8005fd4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	68fa      	ldr	r2, [r7, #12]
 8005fda:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005fdc:	683b      	ldr	r3, [r7, #0]
 8005fde:	685a      	ldr	r2, [r3, #4]
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	693a      	ldr	r2, [r7, #16]
 8005fe8:	621a      	str	r2, [r3, #32]
}
 8005fea:	bf00      	nop
 8005fec:	371c      	adds	r7, #28
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff4:	4770      	bx	lr
 8005ff6:	bf00      	nop
 8005ff8:	feff8fff 	.word	0xfeff8fff
 8005ffc:	40010000 	.word	0x40010000
 8006000:	40010400 	.word	0x40010400

08006004 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006004:	b480      	push	{r7}
 8006006:	b087      	sub	sp, #28
 8006008:	af00      	add	r7, sp, #0
 800600a:	60f8      	str	r0, [r7, #12]
 800600c:	60b9      	str	r1, [r7, #8]
 800600e:	607a      	str	r2, [r7, #4]
 8006010:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	6a1b      	ldr	r3, [r3, #32]
 8006016:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	6a1b      	ldr	r3, [r3, #32]
 800601c:	f023 0201 	bic.w	r2, r3, #1
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	699b      	ldr	r3, [r3, #24]
 8006028:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	4a28      	ldr	r2, [pc, #160]	@ (80060d0 <TIM_TI1_SetConfig+0xcc>)
 800602e:	4293      	cmp	r3, r2
 8006030:	d01b      	beq.n	800606a <TIM_TI1_SetConfig+0x66>
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006038:	d017      	beq.n	800606a <TIM_TI1_SetConfig+0x66>
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	4a25      	ldr	r2, [pc, #148]	@ (80060d4 <TIM_TI1_SetConfig+0xd0>)
 800603e:	4293      	cmp	r3, r2
 8006040:	d013      	beq.n	800606a <TIM_TI1_SetConfig+0x66>
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	4a24      	ldr	r2, [pc, #144]	@ (80060d8 <TIM_TI1_SetConfig+0xd4>)
 8006046:	4293      	cmp	r3, r2
 8006048:	d00f      	beq.n	800606a <TIM_TI1_SetConfig+0x66>
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	4a23      	ldr	r2, [pc, #140]	@ (80060dc <TIM_TI1_SetConfig+0xd8>)
 800604e:	4293      	cmp	r3, r2
 8006050:	d00b      	beq.n	800606a <TIM_TI1_SetConfig+0x66>
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	4a22      	ldr	r2, [pc, #136]	@ (80060e0 <TIM_TI1_SetConfig+0xdc>)
 8006056:	4293      	cmp	r3, r2
 8006058:	d007      	beq.n	800606a <TIM_TI1_SetConfig+0x66>
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	4a21      	ldr	r2, [pc, #132]	@ (80060e4 <TIM_TI1_SetConfig+0xe0>)
 800605e:	4293      	cmp	r3, r2
 8006060:	d003      	beq.n	800606a <TIM_TI1_SetConfig+0x66>
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	4a20      	ldr	r2, [pc, #128]	@ (80060e8 <TIM_TI1_SetConfig+0xe4>)
 8006066:	4293      	cmp	r3, r2
 8006068:	d101      	bne.n	800606e <TIM_TI1_SetConfig+0x6a>
 800606a:	2301      	movs	r3, #1
 800606c:	e000      	b.n	8006070 <TIM_TI1_SetConfig+0x6c>
 800606e:	2300      	movs	r3, #0
 8006070:	2b00      	cmp	r3, #0
 8006072:	d008      	beq.n	8006086 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006074:	697b      	ldr	r3, [r7, #20]
 8006076:	f023 0303 	bic.w	r3, r3, #3
 800607a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800607c:	697a      	ldr	r2, [r7, #20]
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	4313      	orrs	r3, r2
 8006082:	617b      	str	r3, [r7, #20]
 8006084:	e003      	b.n	800608e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006086:	697b      	ldr	r3, [r7, #20]
 8006088:	f043 0301 	orr.w	r3, r3, #1
 800608c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800608e:	697b      	ldr	r3, [r7, #20]
 8006090:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006094:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	011b      	lsls	r3, r3, #4
 800609a:	b2db      	uxtb	r3, r3
 800609c:	697a      	ldr	r2, [r7, #20]
 800609e:	4313      	orrs	r3, r2
 80060a0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80060a2:	693b      	ldr	r3, [r7, #16]
 80060a4:	f023 030a 	bic.w	r3, r3, #10
 80060a8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80060aa:	68bb      	ldr	r3, [r7, #8]
 80060ac:	f003 030a 	and.w	r3, r3, #10
 80060b0:	693a      	ldr	r2, [r7, #16]
 80060b2:	4313      	orrs	r3, r2
 80060b4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	697a      	ldr	r2, [r7, #20]
 80060ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	693a      	ldr	r2, [r7, #16]
 80060c0:	621a      	str	r2, [r3, #32]
}
 80060c2:	bf00      	nop
 80060c4:	371c      	adds	r7, #28
 80060c6:	46bd      	mov	sp, r7
 80060c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060cc:	4770      	bx	lr
 80060ce:	bf00      	nop
 80060d0:	40010000 	.word	0x40010000
 80060d4:	40000400 	.word	0x40000400
 80060d8:	40000800 	.word	0x40000800
 80060dc:	40000c00 	.word	0x40000c00
 80060e0:	40010400 	.word	0x40010400
 80060e4:	40014000 	.word	0x40014000
 80060e8:	40001800 	.word	0x40001800

080060ec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80060ec:	b480      	push	{r7}
 80060ee:	b087      	sub	sp, #28
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	60f8      	str	r0, [r7, #12]
 80060f4:	60b9      	str	r1, [r7, #8]
 80060f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	6a1b      	ldr	r3, [r3, #32]
 80060fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	6a1b      	ldr	r3, [r3, #32]
 8006102:	f023 0201 	bic.w	r2, r3, #1
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	699b      	ldr	r3, [r3, #24]
 800610e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006110:	693b      	ldr	r3, [r7, #16]
 8006112:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006116:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	011b      	lsls	r3, r3, #4
 800611c:	693a      	ldr	r2, [r7, #16]
 800611e:	4313      	orrs	r3, r2
 8006120:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006122:	697b      	ldr	r3, [r7, #20]
 8006124:	f023 030a 	bic.w	r3, r3, #10
 8006128:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800612a:	697a      	ldr	r2, [r7, #20]
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	4313      	orrs	r3, r2
 8006130:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	693a      	ldr	r2, [r7, #16]
 8006136:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	697a      	ldr	r2, [r7, #20]
 800613c:	621a      	str	r2, [r3, #32]
}
 800613e:	bf00      	nop
 8006140:	371c      	adds	r7, #28
 8006142:	46bd      	mov	sp, r7
 8006144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006148:	4770      	bx	lr

0800614a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800614a:	b480      	push	{r7}
 800614c:	b087      	sub	sp, #28
 800614e:	af00      	add	r7, sp, #0
 8006150:	60f8      	str	r0, [r7, #12]
 8006152:	60b9      	str	r1, [r7, #8]
 8006154:	607a      	str	r2, [r7, #4]
 8006156:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	6a1b      	ldr	r3, [r3, #32]
 800615c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	6a1b      	ldr	r3, [r3, #32]
 8006162:	f023 0210 	bic.w	r2, r3, #16
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	699b      	ldr	r3, [r3, #24]
 800616e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006170:	693b      	ldr	r3, [r7, #16]
 8006172:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006176:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	021b      	lsls	r3, r3, #8
 800617c:	693a      	ldr	r2, [r7, #16]
 800617e:	4313      	orrs	r3, r2
 8006180:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006182:	693b      	ldr	r3, [r7, #16]
 8006184:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006188:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	031b      	lsls	r3, r3, #12
 800618e:	b29b      	uxth	r3, r3
 8006190:	693a      	ldr	r2, [r7, #16]
 8006192:	4313      	orrs	r3, r2
 8006194:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006196:	697b      	ldr	r3, [r7, #20]
 8006198:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800619c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800619e:	68bb      	ldr	r3, [r7, #8]
 80061a0:	011b      	lsls	r3, r3, #4
 80061a2:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80061a6:	697a      	ldr	r2, [r7, #20]
 80061a8:	4313      	orrs	r3, r2
 80061aa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	693a      	ldr	r2, [r7, #16]
 80061b0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	697a      	ldr	r2, [r7, #20]
 80061b6:	621a      	str	r2, [r3, #32]
}
 80061b8:	bf00      	nop
 80061ba:	371c      	adds	r7, #28
 80061bc:	46bd      	mov	sp, r7
 80061be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c2:	4770      	bx	lr

080061c4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80061c4:	b480      	push	{r7}
 80061c6:	b087      	sub	sp, #28
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	60f8      	str	r0, [r7, #12]
 80061cc:	60b9      	str	r1, [r7, #8]
 80061ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	6a1b      	ldr	r3, [r3, #32]
 80061d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	6a1b      	ldr	r3, [r3, #32]
 80061da:	f023 0210 	bic.w	r2, r3, #16
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	699b      	ldr	r3, [r3, #24]
 80061e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80061e8:	693b      	ldr	r3, [r7, #16]
 80061ea:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80061ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	031b      	lsls	r3, r3, #12
 80061f4:	693a      	ldr	r2, [r7, #16]
 80061f6:	4313      	orrs	r3, r2
 80061f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80061fa:	697b      	ldr	r3, [r7, #20]
 80061fc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006200:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006202:	68bb      	ldr	r3, [r7, #8]
 8006204:	011b      	lsls	r3, r3, #4
 8006206:	697a      	ldr	r2, [r7, #20]
 8006208:	4313      	orrs	r3, r2
 800620a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	693a      	ldr	r2, [r7, #16]
 8006210:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	697a      	ldr	r2, [r7, #20]
 8006216:	621a      	str	r2, [r3, #32]
}
 8006218:	bf00      	nop
 800621a:	371c      	adds	r7, #28
 800621c:	46bd      	mov	sp, r7
 800621e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006222:	4770      	bx	lr

08006224 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006224:	b480      	push	{r7}
 8006226:	b087      	sub	sp, #28
 8006228:	af00      	add	r7, sp, #0
 800622a:	60f8      	str	r0, [r7, #12]
 800622c:	60b9      	str	r1, [r7, #8]
 800622e:	607a      	str	r2, [r7, #4]
 8006230:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	6a1b      	ldr	r3, [r3, #32]
 8006236:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	6a1b      	ldr	r3, [r3, #32]
 800623c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	69db      	ldr	r3, [r3, #28]
 8006248:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800624a:	693b      	ldr	r3, [r7, #16]
 800624c:	f023 0303 	bic.w	r3, r3, #3
 8006250:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8006252:	693a      	ldr	r2, [r7, #16]
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	4313      	orrs	r3, r2
 8006258:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800625a:	693b      	ldr	r3, [r7, #16]
 800625c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006260:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006262:	683b      	ldr	r3, [r7, #0]
 8006264:	011b      	lsls	r3, r3, #4
 8006266:	b2db      	uxtb	r3, r3
 8006268:	693a      	ldr	r2, [r7, #16]
 800626a:	4313      	orrs	r3, r2
 800626c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800626e:	697b      	ldr	r3, [r7, #20]
 8006270:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8006274:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006276:	68bb      	ldr	r3, [r7, #8]
 8006278:	021b      	lsls	r3, r3, #8
 800627a:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800627e:	697a      	ldr	r2, [r7, #20]
 8006280:	4313      	orrs	r3, r2
 8006282:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	693a      	ldr	r2, [r7, #16]
 8006288:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	697a      	ldr	r2, [r7, #20]
 800628e:	621a      	str	r2, [r3, #32]
}
 8006290:	bf00      	nop
 8006292:	371c      	adds	r7, #28
 8006294:	46bd      	mov	sp, r7
 8006296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629a:	4770      	bx	lr

0800629c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800629c:	b480      	push	{r7}
 800629e:	b087      	sub	sp, #28
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	60f8      	str	r0, [r7, #12]
 80062a4:	60b9      	str	r1, [r7, #8]
 80062a6:	607a      	str	r2, [r7, #4]
 80062a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	6a1b      	ldr	r3, [r3, #32]
 80062ae:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	6a1b      	ldr	r3, [r3, #32]
 80062b4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	69db      	ldr	r3, [r3, #28]
 80062c0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80062c2:	693b      	ldr	r3, [r7, #16]
 80062c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80062c8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	021b      	lsls	r3, r3, #8
 80062ce:	693a      	ldr	r2, [r7, #16]
 80062d0:	4313      	orrs	r3, r2
 80062d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80062d4:	693b      	ldr	r3, [r7, #16]
 80062d6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80062da:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	031b      	lsls	r3, r3, #12
 80062e0:	b29b      	uxth	r3, r3
 80062e2:	693a      	ldr	r2, [r7, #16]
 80062e4:	4313      	orrs	r3, r2
 80062e6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80062e8:	697b      	ldr	r3, [r7, #20]
 80062ea:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 80062ee:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80062f0:	68bb      	ldr	r3, [r7, #8]
 80062f2:	031b      	lsls	r3, r3, #12
 80062f4:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 80062f8:	697a      	ldr	r2, [r7, #20]
 80062fa:	4313      	orrs	r3, r2
 80062fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	693a      	ldr	r2, [r7, #16]
 8006302:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	697a      	ldr	r2, [r7, #20]
 8006308:	621a      	str	r2, [r3, #32]
}
 800630a:	bf00      	nop
 800630c:	371c      	adds	r7, #28
 800630e:	46bd      	mov	sp, r7
 8006310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006314:	4770      	bx	lr

08006316 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006316:	b480      	push	{r7}
 8006318:	b085      	sub	sp, #20
 800631a:	af00      	add	r7, sp, #0
 800631c:	6078      	str	r0, [r7, #4]
 800631e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	689b      	ldr	r3, [r3, #8]
 8006324:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800632c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800632e:	683a      	ldr	r2, [r7, #0]
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	4313      	orrs	r3, r2
 8006334:	f043 0307 	orr.w	r3, r3, #7
 8006338:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	68fa      	ldr	r2, [r7, #12]
 800633e:	609a      	str	r2, [r3, #8]
}
 8006340:	bf00      	nop
 8006342:	3714      	adds	r7, #20
 8006344:	46bd      	mov	sp, r7
 8006346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634a:	4770      	bx	lr

0800634c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800634c:	b480      	push	{r7}
 800634e:	b087      	sub	sp, #28
 8006350:	af00      	add	r7, sp, #0
 8006352:	60f8      	str	r0, [r7, #12]
 8006354:	60b9      	str	r1, [r7, #8]
 8006356:	607a      	str	r2, [r7, #4]
 8006358:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	689b      	ldr	r3, [r3, #8]
 800635e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006360:	697b      	ldr	r3, [r7, #20]
 8006362:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006366:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006368:	683b      	ldr	r3, [r7, #0]
 800636a:	021a      	lsls	r2, r3, #8
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	431a      	orrs	r2, r3
 8006370:	68bb      	ldr	r3, [r7, #8]
 8006372:	4313      	orrs	r3, r2
 8006374:	697a      	ldr	r2, [r7, #20]
 8006376:	4313      	orrs	r3, r2
 8006378:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	697a      	ldr	r2, [r7, #20]
 800637e:	609a      	str	r2, [r3, #8]
}
 8006380:	bf00      	nop
 8006382:	371c      	adds	r7, #28
 8006384:	46bd      	mov	sp, r7
 8006386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638a:	4770      	bx	lr

0800638c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800638c:	b480      	push	{r7}
 800638e:	b087      	sub	sp, #28
 8006390:	af00      	add	r7, sp, #0
 8006392:	60f8      	str	r0, [r7, #12]
 8006394:	60b9      	str	r1, [r7, #8]
 8006396:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006398:	68bb      	ldr	r3, [r7, #8]
 800639a:	f003 031f 	and.w	r3, r3, #31
 800639e:	2201      	movs	r2, #1
 80063a0:	fa02 f303 	lsl.w	r3, r2, r3
 80063a4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	6a1a      	ldr	r2, [r3, #32]
 80063aa:	697b      	ldr	r3, [r7, #20]
 80063ac:	43db      	mvns	r3, r3
 80063ae:	401a      	ands	r2, r3
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	6a1a      	ldr	r2, [r3, #32]
 80063b8:	68bb      	ldr	r3, [r7, #8]
 80063ba:	f003 031f 	and.w	r3, r3, #31
 80063be:	6879      	ldr	r1, [r7, #4]
 80063c0:	fa01 f303 	lsl.w	r3, r1, r3
 80063c4:	431a      	orrs	r2, r3
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	621a      	str	r2, [r3, #32]
}
 80063ca:	bf00      	nop
 80063cc:	371c      	adds	r7, #28
 80063ce:	46bd      	mov	sp, r7
 80063d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d4:	4770      	bx	lr
	...

080063d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80063d8:	b480      	push	{r7}
 80063da:	b085      	sub	sp, #20
 80063dc:	af00      	add	r7, sp, #0
 80063de:	6078      	str	r0, [r7, #4]
 80063e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80063e8:	2b01      	cmp	r3, #1
 80063ea:	d101      	bne.n	80063f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80063ec:	2302      	movs	r3, #2
 80063ee:	e06d      	b.n	80064cc <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2201      	movs	r2, #1
 80063f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2202      	movs	r2, #2
 80063fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	685b      	ldr	r3, [r3, #4]
 8006406:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	689b      	ldr	r3, [r3, #8]
 800640e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	4a30      	ldr	r2, [pc, #192]	@ (80064d8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006416:	4293      	cmp	r3, r2
 8006418:	d004      	beq.n	8006424 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	4a2f      	ldr	r2, [pc, #188]	@ (80064dc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006420:	4293      	cmp	r3, r2
 8006422:	d108      	bne.n	8006436 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800642a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800642c:	683b      	ldr	r3, [r7, #0]
 800642e:	685b      	ldr	r3, [r3, #4]
 8006430:	68fa      	ldr	r2, [r7, #12]
 8006432:	4313      	orrs	r3, r2
 8006434:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800643c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800643e:	683b      	ldr	r3, [r7, #0]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	68fa      	ldr	r2, [r7, #12]
 8006444:	4313      	orrs	r3, r2
 8006446:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	68fa      	ldr	r2, [r7, #12]
 800644e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	4a20      	ldr	r2, [pc, #128]	@ (80064d8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006456:	4293      	cmp	r3, r2
 8006458:	d022      	beq.n	80064a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006462:	d01d      	beq.n	80064a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	4a1d      	ldr	r2, [pc, #116]	@ (80064e0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800646a:	4293      	cmp	r3, r2
 800646c:	d018      	beq.n	80064a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	4a1c      	ldr	r2, [pc, #112]	@ (80064e4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006474:	4293      	cmp	r3, r2
 8006476:	d013      	beq.n	80064a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	4a1a      	ldr	r2, [pc, #104]	@ (80064e8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800647e:	4293      	cmp	r3, r2
 8006480:	d00e      	beq.n	80064a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	4a15      	ldr	r2, [pc, #84]	@ (80064dc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006488:	4293      	cmp	r3, r2
 800648a:	d009      	beq.n	80064a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	4a16      	ldr	r2, [pc, #88]	@ (80064ec <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006492:	4293      	cmp	r3, r2
 8006494:	d004      	beq.n	80064a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	4a15      	ldr	r2, [pc, #84]	@ (80064f0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800649c:	4293      	cmp	r3, r2
 800649e:	d10c      	bne.n	80064ba <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80064a0:	68bb      	ldr	r3, [r7, #8]
 80064a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80064a6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80064a8:	683b      	ldr	r3, [r7, #0]
 80064aa:	689b      	ldr	r3, [r3, #8]
 80064ac:	68ba      	ldr	r2, [r7, #8]
 80064ae:	4313      	orrs	r3, r2
 80064b0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	68ba      	ldr	r2, [r7, #8]
 80064b8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	2201      	movs	r2, #1
 80064be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	2200      	movs	r2, #0
 80064c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80064ca:	2300      	movs	r3, #0
}
 80064cc:	4618      	mov	r0, r3
 80064ce:	3714      	adds	r7, #20
 80064d0:	46bd      	mov	sp, r7
 80064d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d6:	4770      	bx	lr
 80064d8:	40010000 	.word	0x40010000
 80064dc:	40010400 	.word	0x40010400
 80064e0:	40000400 	.word	0x40000400
 80064e4:	40000800 	.word	0x40000800
 80064e8:	40000c00 	.word	0x40000c00
 80064ec:	40014000 	.word	0x40014000
 80064f0:	40001800 	.word	0x40001800

080064f4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80064f4:	b480      	push	{r7}
 80064f6:	b083      	sub	sp, #12
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80064fc:	bf00      	nop
 80064fe:	370c      	adds	r7, #12
 8006500:	46bd      	mov	sp, r7
 8006502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006506:	4770      	bx	lr

08006508 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006508:	b480      	push	{r7}
 800650a:	b083      	sub	sp, #12
 800650c:	af00      	add	r7, sp, #0
 800650e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006510:	bf00      	nop
 8006512:	370c      	adds	r7, #12
 8006514:	46bd      	mov	sp, r7
 8006516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651a:	4770      	bx	lr

0800651c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800651c:	b480      	push	{r7}
 800651e:	b083      	sub	sp, #12
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006524:	bf00      	nop
 8006526:	370c      	adds	r7, #12
 8006528:	46bd      	mov	sp, r7
 800652a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652e:	4770      	bx	lr

08006530 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006530:	b580      	push	{r7, lr}
 8006532:	b082      	sub	sp, #8
 8006534:	af00      	add	r7, sp, #0
 8006536:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2b00      	cmp	r3, #0
 800653c:	d101      	bne.n	8006542 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800653e:	2301      	movs	r3, #1
 8006540:	e040      	b.n	80065c4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006546:	2b00      	cmp	r3, #0
 8006548:	d106      	bne.n	8006558 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	2200      	movs	r2, #0
 800654e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006552:	6878      	ldr	r0, [r7, #4]
 8006554:	f7fb ff5a 	bl	800240c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2224      	movs	r2, #36	@ 0x24
 800655c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	681a      	ldr	r2, [r3, #0]
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f022 0201 	bic.w	r2, r2, #1
 800656c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006572:	2b00      	cmp	r3, #0
 8006574:	d002      	beq.n	800657c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006576:	6878      	ldr	r0, [r7, #4]
 8006578:	f000 fb16 	bl	8006ba8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800657c:	6878      	ldr	r0, [r7, #4]
 800657e:	f000 f8af 	bl	80066e0 <UART_SetConfig>
 8006582:	4603      	mov	r3, r0
 8006584:	2b01      	cmp	r3, #1
 8006586:	d101      	bne.n	800658c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006588:	2301      	movs	r3, #1
 800658a:	e01b      	b.n	80065c4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	685a      	ldr	r2, [r3, #4]
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800659a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	689a      	ldr	r2, [r3, #8]
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80065aa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	681a      	ldr	r2, [r3, #0]
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f042 0201 	orr.w	r2, r2, #1
 80065ba:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80065bc:	6878      	ldr	r0, [r7, #4]
 80065be:	f000 fb95 	bl	8006cec <UART_CheckIdleState>
 80065c2:	4603      	mov	r3, r0
}
 80065c4:	4618      	mov	r0, r3
 80065c6:	3708      	adds	r7, #8
 80065c8:	46bd      	mov	sp, r7
 80065ca:	bd80      	pop	{r7, pc}

080065cc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80065cc:	b580      	push	{r7, lr}
 80065ce:	b08a      	sub	sp, #40	@ 0x28
 80065d0:	af02      	add	r7, sp, #8
 80065d2:	60f8      	str	r0, [r7, #12]
 80065d4:	60b9      	str	r1, [r7, #8]
 80065d6:	603b      	str	r3, [r7, #0]
 80065d8:	4613      	mov	r3, r2
 80065da:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80065e0:	2b20      	cmp	r3, #32
 80065e2:	d177      	bne.n	80066d4 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80065e4:	68bb      	ldr	r3, [r7, #8]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d002      	beq.n	80065f0 <HAL_UART_Transmit+0x24>
 80065ea:	88fb      	ldrh	r3, [r7, #6]
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d101      	bne.n	80065f4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80065f0:	2301      	movs	r3, #1
 80065f2:	e070      	b.n	80066d6 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	2200      	movs	r2, #0
 80065f8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	2221      	movs	r2, #33	@ 0x21
 8006600:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006602:	f7fc f885 	bl	8002710 <HAL_GetTick>
 8006606:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	88fa      	ldrh	r2, [r7, #6]
 800660c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	88fa      	ldrh	r2, [r7, #6]
 8006614:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	689b      	ldr	r3, [r3, #8]
 800661c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006620:	d108      	bne.n	8006634 <HAL_UART_Transmit+0x68>
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	691b      	ldr	r3, [r3, #16]
 8006626:	2b00      	cmp	r3, #0
 8006628:	d104      	bne.n	8006634 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800662a:	2300      	movs	r3, #0
 800662c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800662e:	68bb      	ldr	r3, [r7, #8]
 8006630:	61bb      	str	r3, [r7, #24]
 8006632:	e003      	b.n	800663c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006634:	68bb      	ldr	r3, [r7, #8]
 8006636:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006638:	2300      	movs	r3, #0
 800663a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800663c:	e02f      	b.n	800669e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800663e:	683b      	ldr	r3, [r7, #0]
 8006640:	9300      	str	r3, [sp, #0]
 8006642:	697b      	ldr	r3, [r7, #20]
 8006644:	2200      	movs	r2, #0
 8006646:	2180      	movs	r1, #128	@ 0x80
 8006648:	68f8      	ldr	r0, [r7, #12]
 800664a:	f000 fba6 	bl	8006d9a <UART_WaitOnFlagUntilTimeout>
 800664e:	4603      	mov	r3, r0
 8006650:	2b00      	cmp	r3, #0
 8006652:	d004      	beq.n	800665e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	2220      	movs	r2, #32
 8006658:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800665a:	2303      	movs	r3, #3
 800665c:	e03b      	b.n	80066d6 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800665e:	69fb      	ldr	r3, [r7, #28]
 8006660:	2b00      	cmp	r3, #0
 8006662:	d10b      	bne.n	800667c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006664:	69bb      	ldr	r3, [r7, #24]
 8006666:	881b      	ldrh	r3, [r3, #0]
 8006668:	461a      	mov	r2, r3
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006672:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006674:	69bb      	ldr	r3, [r7, #24]
 8006676:	3302      	adds	r3, #2
 8006678:	61bb      	str	r3, [r7, #24]
 800667a:	e007      	b.n	800668c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800667c:	69fb      	ldr	r3, [r7, #28]
 800667e:	781a      	ldrb	r2, [r3, #0]
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006686:	69fb      	ldr	r3, [r7, #28]
 8006688:	3301      	adds	r3, #1
 800668a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006692:	b29b      	uxth	r3, r3
 8006694:	3b01      	subs	r3, #1
 8006696:	b29a      	uxth	r2, r3
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80066a4:	b29b      	uxth	r3, r3
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d1c9      	bne.n	800663e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80066aa:	683b      	ldr	r3, [r7, #0]
 80066ac:	9300      	str	r3, [sp, #0]
 80066ae:	697b      	ldr	r3, [r7, #20]
 80066b0:	2200      	movs	r2, #0
 80066b2:	2140      	movs	r1, #64	@ 0x40
 80066b4:	68f8      	ldr	r0, [r7, #12]
 80066b6:	f000 fb70 	bl	8006d9a <UART_WaitOnFlagUntilTimeout>
 80066ba:	4603      	mov	r3, r0
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d004      	beq.n	80066ca <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	2220      	movs	r2, #32
 80066c4:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80066c6:	2303      	movs	r3, #3
 80066c8:	e005      	b.n	80066d6 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	2220      	movs	r2, #32
 80066ce:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80066d0:	2300      	movs	r3, #0
 80066d2:	e000      	b.n	80066d6 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80066d4:	2302      	movs	r3, #2
  }
}
 80066d6:	4618      	mov	r0, r3
 80066d8:	3720      	adds	r7, #32
 80066da:	46bd      	mov	sp, r7
 80066dc:	bd80      	pop	{r7, pc}
	...

080066e0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80066e0:	b580      	push	{r7, lr}
 80066e2:	b088      	sub	sp, #32
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80066e8:	2300      	movs	r3, #0
 80066ea:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	689a      	ldr	r2, [r3, #8]
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	691b      	ldr	r3, [r3, #16]
 80066f4:	431a      	orrs	r2, r3
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	695b      	ldr	r3, [r3, #20]
 80066fa:	431a      	orrs	r2, r3
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	69db      	ldr	r3, [r3, #28]
 8006700:	4313      	orrs	r3, r2
 8006702:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	681a      	ldr	r2, [r3, #0]
 800670a:	4ba6      	ldr	r3, [pc, #664]	@ (80069a4 <UART_SetConfig+0x2c4>)
 800670c:	4013      	ands	r3, r2
 800670e:	687a      	ldr	r2, [r7, #4]
 8006710:	6812      	ldr	r2, [r2, #0]
 8006712:	6979      	ldr	r1, [r7, #20]
 8006714:	430b      	orrs	r3, r1
 8006716:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	685b      	ldr	r3, [r3, #4]
 800671e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	68da      	ldr	r2, [r3, #12]
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	430a      	orrs	r2, r1
 800672c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	699b      	ldr	r3, [r3, #24]
 8006732:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	6a1b      	ldr	r3, [r3, #32]
 8006738:	697a      	ldr	r2, [r7, #20]
 800673a:	4313      	orrs	r3, r2
 800673c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	689b      	ldr	r3, [r3, #8]
 8006744:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	697a      	ldr	r2, [r7, #20]
 800674e:	430a      	orrs	r2, r1
 8006750:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	4a94      	ldr	r2, [pc, #592]	@ (80069a8 <UART_SetConfig+0x2c8>)
 8006758:	4293      	cmp	r3, r2
 800675a:	d120      	bne.n	800679e <UART_SetConfig+0xbe>
 800675c:	4b93      	ldr	r3, [pc, #588]	@ (80069ac <UART_SetConfig+0x2cc>)
 800675e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006762:	f003 0303 	and.w	r3, r3, #3
 8006766:	2b03      	cmp	r3, #3
 8006768:	d816      	bhi.n	8006798 <UART_SetConfig+0xb8>
 800676a:	a201      	add	r2, pc, #4	@ (adr r2, 8006770 <UART_SetConfig+0x90>)
 800676c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006770:	08006781 	.word	0x08006781
 8006774:	0800678d 	.word	0x0800678d
 8006778:	08006787 	.word	0x08006787
 800677c:	08006793 	.word	0x08006793
 8006780:	2301      	movs	r3, #1
 8006782:	77fb      	strb	r3, [r7, #31]
 8006784:	e150      	b.n	8006a28 <UART_SetConfig+0x348>
 8006786:	2302      	movs	r3, #2
 8006788:	77fb      	strb	r3, [r7, #31]
 800678a:	e14d      	b.n	8006a28 <UART_SetConfig+0x348>
 800678c:	2304      	movs	r3, #4
 800678e:	77fb      	strb	r3, [r7, #31]
 8006790:	e14a      	b.n	8006a28 <UART_SetConfig+0x348>
 8006792:	2308      	movs	r3, #8
 8006794:	77fb      	strb	r3, [r7, #31]
 8006796:	e147      	b.n	8006a28 <UART_SetConfig+0x348>
 8006798:	2310      	movs	r3, #16
 800679a:	77fb      	strb	r3, [r7, #31]
 800679c:	e144      	b.n	8006a28 <UART_SetConfig+0x348>
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	4a83      	ldr	r2, [pc, #524]	@ (80069b0 <UART_SetConfig+0x2d0>)
 80067a4:	4293      	cmp	r3, r2
 80067a6:	d132      	bne.n	800680e <UART_SetConfig+0x12e>
 80067a8:	4b80      	ldr	r3, [pc, #512]	@ (80069ac <UART_SetConfig+0x2cc>)
 80067aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067ae:	f003 030c 	and.w	r3, r3, #12
 80067b2:	2b0c      	cmp	r3, #12
 80067b4:	d828      	bhi.n	8006808 <UART_SetConfig+0x128>
 80067b6:	a201      	add	r2, pc, #4	@ (adr r2, 80067bc <UART_SetConfig+0xdc>)
 80067b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067bc:	080067f1 	.word	0x080067f1
 80067c0:	08006809 	.word	0x08006809
 80067c4:	08006809 	.word	0x08006809
 80067c8:	08006809 	.word	0x08006809
 80067cc:	080067fd 	.word	0x080067fd
 80067d0:	08006809 	.word	0x08006809
 80067d4:	08006809 	.word	0x08006809
 80067d8:	08006809 	.word	0x08006809
 80067dc:	080067f7 	.word	0x080067f7
 80067e0:	08006809 	.word	0x08006809
 80067e4:	08006809 	.word	0x08006809
 80067e8:	08006809 	.word	0x08006809
 80067ec:	08006803 	.word	0x08006803
 80067f0:	2300      	movs	r3, #0
 80067f2:	77fb      	strb	r3, [r7, #31]
 80067f4:	e118      	b.n	8006a28 <UART_SetConfig+0x348>
 80067f6:	2302      	movs	r3, #2
 80067f8:	77fb      	strb	r3, [r7, #31]
 80067fa:	e115      	b.n	8006a28 <UART_SetConfig+0x348>
 80067fc:	2304      	movs	r3, #4
 80067fe:	77fb      	strb	r3, [r7, #31]
 8006800:	e112      	b.n	8006a28 <UART_SetConfig+0x348>
 8006802:	2308      	movs	r3, #8
 8006804:	77fb      	strb	r3, [r7, #31]
 8006806:	e10f      	b.n	8006a28 <UART_SetConfig+0x348>
 8006808:	2310      	movs	r3, #16
 800680a:	77fb      	strb	r3, [r7, #31]
 800680c:	e10c      	b.n	8006a28 <UART_SetConfig+0x348>
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	4a68      	ldr	r2, [pc, #416]	@ (80069b4 <UART_SetConfig+0x2d4>)
 8006814:	4293      	cmp	r3, r2
 8006816:	d120      	bne.n	800685a <UART_SetConfig+0x17a>
 8006818:	4b64      	ldr	r3, [pc, #400]	@ (80069ac <UART_SetConfig+0x2cc>)
 800681a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800681e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006822:	2b30      	cmp	r3, #48	@ 0x30
 8006824:	d013      	beq.n	800684e <UART_SetConfig+0x16e>
 8006826:	2b30      	cmp	r3, #48	@ 0x30
 8006828:	d814      	bhi.n	8006854 <UART_SetConfig+0x174>
 800682a:	2b20      	cmp	r3, #32
 800682c:	d009      	beq.n	8006842 <UART_SetConfig+0x162>
 800682e:	2b20      	cmp	r3, #32
 8006830:	d810      	bhi.n	8006854 <UART_SetConfig+0x174>
 8006832:	2b00      	cmp	r3, #0
 8006834:	d002      	beq.n	800683c <UART_SetConfig+0x15c>
 8006836:	2b10      	cmp	r3, #16
 8006838:	d006      	beq.n	8006848 <UART_SetConfig+0x168>
 800683a:	e00b      	b.n	8006854 <UART_SetConfig+0x174>
 800683c:	2300      	movs	r3, #0
 800683e:	77fb      	strb	r3, [r7, #31]
 8006840:	e0f2      	b.n	8006a28 <UART_SetConfig+0x348>
 8006842:	2302      	movs	r3, #2
 8006844:	77fb      	strb	r3, [r7, #31]
 8006846:	e0ef      	b.n	8006a28 <UART_SetConfig+0x348>
 8006848:	2304      	movs	r3, #4
 800684a:	77fb      	strb	r3, [r7, #31]
 800684c:	e0ec      	b.n	8006a28 <UART_SetConfig+0x348>
 800684e:	2308      	movs	r3, #8
 8006850:	77fb      	strb	r3, [r7, #31]
 8006852:	e0e9      	b.n	8006a28 <UART_SetConfig+0x348>
 8006854:	2310      	movs	r3, #16
 8006856:	77fb      	strb	r3, [r7, #31]
 8006858:	e0e6      	b.n	8006a28 <UART_SetConfig+0x348>
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	4a56      	ldr	r2, [pc, #344]	@ (80069b8 <UART_SetConfig+0x2d8>)
 8006860:	4293      	cmp	r3, r2
 8006862:	d120      	bne.n	80068a6 <UART_SetConfig+0x1c6>
 8006864:	4b51      	ldr	r3, [pc, #324]	@ (80069ac <UART_SetConfig+0x2cc>)
 8006866:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800686a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800686e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006870:	d013      	beq.n	800689a <UART_SetConfig+0x1ba>
 8006872:	2bc0      	cmp	r3, #192	@ 0xc0
 8006874:	d814      	bhi.n	80068a0 <UART_SetConfig+0x1c0>
 8006876:	2b80      	cmp	r3, #128	@ 0x80
 8006878:	d009      	beq.n	800688e <UART_SetConfig+0x1ae>
 800687a:	2b80      	cmp	r3, #128	@ 0x80
 800687c:	d810      	bhi.n	80068a0 <UART_SetConfig+0x1c0>
 800687e:	2b00      	cmp	r3, #0
 8006880:	d002      	beq.n	8006888 <UART_SetConfig+0x1a8>
 8006882:	2b40      	cmp	r3, #64	@ 0x40
 8006884:	d006      	beq.n	8006894 <UART_SetConfig+0x1b4>
 8006886:	e00b      	b.n	80068a0 <UART_SetConfig+0x1c0>
 8006888:	2300      	movs	r3, #0
 800688a:	77fb      	strb	r3, [r7, #31]
 800688c:	e0cc      	b.n	8006a28 <UART_SetConfig+0x348>
 800688e:	2302      	movs	r3, #2
 8006890:	77fb      	strb	r3, [r7, #31]
 8006892:	e0c9      	b.n	8006a28 <UART_SetConfig+0x348>
 8006894:	2304      	movs	r3, #4
 8006896:	77fb      	strb	r3, [r7, #31]
 8006898:	e0c6      	b.n	8006a28 <UART_SetConfig+0x348>
 800689a:	2308      	movs	r3, #8
 800689c:	77fb      	strb	r3, [r7, #31]
 800689e:	e0c3      	b.n	8006a28 <UART_SetConfig+0x348>
 80068a0:	2310      	movs	r3, #16
 80068a2:	77fb      	strb	r3, [r7, #31]
 80068a4:	e0c0      	b.n	8006a28 <UART_SetConfig+0x348>
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	4a44      	ldr	r2, [pc, #272]	@ (80069bc <UART_SetConfig+0x2dc>)
 80068ac:	4293      	cmp	r3, r2
 80068ae:	d125      	bne.n	80068fc <UART_SetConfig+0x21c>
 80068b0:	4b3e      	ldr	r3, [pc, #248]	@ (80069ac <UART_SetConfig+0x2cc>)
 80068b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80068ba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80068be:	d017      	beq.n	80068f0 <UART_SetConfig+0x210>
 80068c0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80068c4:	d817      	bhi.n	80068f6 <UART_SetConfig+0x216>
 80068c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80068ca:	d00b      	beq.n	80068e4 <UART_SetConfig+0x204>
 80068cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80068d0:	d811      	bhi.n	80068f6 <UART_SetConfig+0x216>
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d003      	beq.n	80068de <UART_SetConfig+0x1fe>
 80068d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80068da:	d006      	beq.n	80068ea <UART_SetConfig+0x20a>
 80068dc:	e00b      	b.n	80068f6 <UART_SetConfig+0x216>
 80068de:	2300      	movs	r3, #0
 80068e0:	77fb      	strb	r3, [r7, #31]
 80068e2:	e0a1      	b.n	8006a28 <UART_SetConfig+0x348>
 80068e4:	2302      	movs	r3, #2
 80068e6:	77fb      	strb	r3, [r7, #31]
 80068e8:	e09e      	b.n	8006a28 <UART_SetConfig+0x348>
 80068ea:	2304      	movs	r3, #4
 80068ec:	77fb      	strb	r3, [r7, #31]
 80068ee:	e09b      	b.n	8006a28 <UART_SetConfig+0x348>
 80068f0:	2308      	movs	r3, #8
 80068f2:	77fb      	strb	r3, [r7, #31]
 80068f4:	e098      	b.n	8006a28 <UART_SetConfig+0x348>
 80068f6:	2310      	movs	r3, #16
 80068f8:	77fb      	strb	r3, [r7, #31]
 80068fa:	e095      	b.n	8006a28 <UART_SetConfig+0x348>
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	4a2f      	ldr	r2, [pc, #188]	@ (80069c0 <UART_SetConfig+0x2e0>)
 8006902:	4293      	cmp	r3, r2
 8006904:	d125      	bne.n	8006952 <UART_SetConfig+0x272>
 8006906:	4b29      	ldr	r3, [pc, #164]	@ (80069ac <UART_SetConfig+0x2cc>)
 8006908:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800690c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006910:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006914:	d017      	beq.n	8006946 <UART_SetConfig+0x266>
 8006916:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800691a:	d817      	bhi.n	800694c <UART_SetConfig+0x26c>
 800691c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006920:	d00b      	beq.n	800693a <UART_SetConfig+0x25a>
 8006922:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006926:	d811      	bhi.n	800694c <UART_SetConfig+0x26c>
 8006928:	2b00      	cmp	r3, #0
 800692a:	d003      	beq.n	8006934 <UART_SetConfig+0x254>
 800692c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006930:	d006      	beq.n	8006940 <UART_SetConfig+0x260>
 8006932:	e00b      	b.n	800694c <UART_SetConfig+0x26c>
 8006934:	2301      	movs	r3, #1
 8006936:	77fb      	strb	r3, [r7, #31]
 8006938:	e076      	b.n	8006a28 <UART_SetConfig+0x348>
 800693a:	2302      	movs	r3, #2
 800693c:	77fb      	strb	r3, [r7, #31]
 800693e:	e073      	b.n	8006a28 <UART_SetConfig+0x348>
 8006940:	2304      	movs	r3, #4
 8006942:	77fb      	strb	r3, [r7, #31]
 8006944:	e070      	b.n	8006a28 <UART_SetConfig+0x348>
 8006946:	2308      	movs	r3, #8
 8006948:	77fb      	strb	r3, [r7, #31]
 800694a:	e06d      	b.n	8006a28 <UART_SetConfig+0x348>
 800694c:	2310      	movs	r3, #16
 800694e:	77fb      	strb	r3, [r7, #31]
 8006950:	e06a      	b.n	8006a28 <UART_SetConfig+0x348>
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	4a1b      	ldr	r2, [pc, #108]	@ (80069c4 <UART_SetConfig+0x2e4>)
 8006958:	4293      	cmp	r3, r2
 800695a:	d138      	bne.n	80069ce <UART_SetConfig+0x2ee>
 800695c:	4b13      	ldr	r3, [pc, #76]	@ (80069ac <UART_SetConfig+0x2cc>)
 800695e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006962:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8006966:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800696a:	d017      	beq.n	800699c <UART_SetConfig+0x2bc>
 800696c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006970:	d82a      	bhi.n	80069c8 <UART_SetConfig+0x2e8>
 8006972:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006976:	d00b      	beq.n	8006990 <UART_SetConfig+0x2b0>
 8006978:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800697c:	d824      	bhi.n	80069c8 <UART_SetConfig+0x2e8>
 800697e:	2b00      	cmp	r3, #0
 8006980:	d003      	beq.n	800698a <UART_SetConfig+0x2aa>
 8006982:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006986:	d006      	beq.n	8006996 <UART_SetConfig+0x2b6>
 8006988:	e01e      	b.n	80069c8 <UART_SetConfig+0x2e8>
 800698a:	2300      	movs	r3, #0
 800698c:	77fb      	strb	r3, [r7, #31]
 800698e:	e04b      	b.n	8006a28 <UART_SetConfig+0x348>
 8006990:	2302      	movs	r3, #2
 8006992:	77fb      	strb	r3, [r7, #31]
 8006994:	e048      	b.n	8006a28 <UART_SetConfig+0x348>
 8006996:	2304      	movs	r3, #4
 8006998:	77fb      	strb	r3, [r7, #31]
 800699a:	e045      	b.n	8006a28 <UART_SetConfig+0x348>
 800699c:	2308      	movs	r3, #8
 800699e:	77fb      	strb	r3, [r7, #31]
 80069a0:	e042      	b.n	8006a28 <UART_SetConfig+0x348>
 80069a2:	bf00      	nop
 80069a4:	efff69f3 	.word	0xefff69f3
 80069a8:	40011000 	.word	0x40011000
 80069ac:	40023800 	.word	0x40023800
 80069b0:	40004400 	.word	0x40004400
 80069b4:	40004800 	.word	0x40004800
 80069b8:	40004c00 	.word	0x40004c00
 80069bc:	40005000 	.word	0x40005000
 80069c0:	40011400 	.word	0x40011400
 80069c4:	40007800 	.word	0x40007800
 80069c8:	2310      	movs	r3, #16
 80069ca:	77fb      	strb	r3, [r7, #31]
 80069cc:	e02c      	b.n	8006a28 <UART_SetConfig+0x348>
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	4a72      	ldr	r2, [pc, #456]	@ (8006b9c <UART_SetConfig+0x4bc>)
 80069d4:	4293      	cmp	r3, r2
 80069d6:	d125      	bne.n	8006a24 <UART_SetConfig+0x344>
 80069d8:	4b71      	ldr	r3, [pc, #452]	@ (8006ba0 <UART_SetConfig+0x4c0>)
 80069da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069de:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80069e2:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80069e6:	d017      	beq.n	8006a18 <UART_SetConfig+0x338>
 80069e8:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80069ec:	d817      	bhi.n	8006a1e <UART_SetConfig+0x33e>
 80069ee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80069f2:	d00b      	beq.n	8006a0c <UART_SetConfig+0x32c>
 80069f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80069f8:	d811      	bhi.n	8006a1e <UART_SetConfig+0x33e>
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d003      	beq.n	8006a06 <UART_SetConfig+0x326>
 80069fe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006a02:	d006      	beq.n	8006a12 <UART_SetConfig+0x332>
 8006a04:	e00b      	b.n	8006a1e <UART_SetConfig+0x33e>
 8006a06:	2300      	movs	r3, #0
 8006a08:	77fb      	strb	r3, [r7, #31]
 8006a0a:	e00d      	b.n	8006a28 <UART_SetConfig+0x348>
 8006a0c:	2302      	movs	r3, #2
 8006a0e:	77fb      	strb	r3, [r7, #31]
 8006a10:	e00a      	b.n	8006a28 <UART_SetConfig+0x348>
 8006a12:	2304      	movs	r3, #4
 8006a14:	77fb      	strb	r3, [r7, #31]
 8006a16:	e007      	b.n	8006a28 <UART_SetConfig+0x348>
 8006a18:	2308      	movs	r3, #8
 8006a1a:	77fb      	strb	r3, [r7, #31]
 8006a1c:	e004      	b.n	8006a28 <UART_SetConfig+0x348>
 8006a1e:	2310      	movs	r3, #16
 8006a20:	77fb      	strb	r3, [r7, #31]
 8006a22:	e001      	b.n	8006a28 <UART_SetConfig+0x348>
 8006a24:	2310      	movs	r3, #16
 8006a26:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	69db      	ldr	r3, [r3, #28]
 8006a2c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006a30:	d15b      	bne.n	8006aea <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8006a32:	7ffb      	ldrb	r3, [r7, #31]
 8006a34:	2b08      	cmp	r3, #8
 8006a36:	d828      	bhi.n	8006a8a <UART_SetConfig+0x3aa>
 8006a38:	a201      	add	r2, pc, #4	@ (adr r2, 8006a40 <UART_SetConfig+0x360>)
 8006a3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a3e:	bf00      	nop
 8006a40:	08006a65 	.word	0x08006a65
 8006a44:	08006a6d 	.word	0x08006a6d
 8006a48:	08006a75 	.word	0x08006a75
 8006a4c:	08006a8b 	.word	0x08006a8b
 8006a50:	08006a7b 	.word	0x08006a7b
 8006a54:	08006a8b 	.word	0x08006a8b
 8006a58:	08006a8b 	.word	0x08006a8b
 8006a5c:	08006a8b 	.word	0x08006a8b
 8006a60:	08006a83 	.word	0x08006a83
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006a64:	f7fd fc32 	bl	80042cc <HAL_RCC_GetPCLK1Freq>
 8006a68:	61b8      	str	r0, [r7, #24]
        break;
 8006a6a:	e013      	b.n	8006a94 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006a6c:	f7fd fc42 	bl	80042f4 <HAL_RCC_GetPCLK2Freq>
 8006a70:	61b8      	str	r0, [r7, #24]
        break;
 8006a72:	e00f      	b.n	8006a94 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006a74:	4b4b      	ldr	r3, [pc, #300]	@ (8006ba4 <UART_SetConfig+0x4c4>)
 8006a76:	61bb      	str	r3, [r7, #24]
        break;
 8006a78:	e00c      	b.n	8006a94 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006a7a:	f7fd fb15 	bl	80040a8 <HAL_RCC_GetSysClockFreq>
 8006a7e:	61b8      	str	r0, [r7, #24]
        break;
 8006a80:	e008      	b.n	8006a94 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006a82:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006a86:	61bb      	str	r3, [r7, #24]
        break;
 8006a88:	e004      	b.n	8006a94 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006a8e:	2301      	movs	r3, #1
 8006a90:	77bb      	strb	r3, [r7, #30]
        break;
 8006a92:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006a94:	69bb      	ldr	r3, [r7, #24]
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d074      	beq.n	8006b84 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006a9a:	69bb      	ldr	r3, [r7, #24]
 8006a9c:	005a      	lsls	r2, r3, #1
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	685b      	ldr	r3, [r3, #4]
 8006aa2:	085b      	lsrs	r3, r3, #1
 8006aa4:	441a      	add	r2, r3
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	685b      	ldr	r3, [r3, #4]
 8006aaa:	fbb2 f3f3 	udiv	r3, r2, r3
 8006aae:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006ab0:	693b      	ldr	r3, [r7, #16]
 8006ab2:	2b0f      	cmp	r3, #15
 8006ab4:	d916      	bls.n	8006ae4 <UART_SetConfig+0x404>
 8006ab6:	693b      	ldr	r3, [r7, #16]
 8006ab8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006abc:	d212      	bcs.n	8006ae4 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006abe:	693b      	ldr	r3, [r7, #16]
 8006ac0:	b29b      	uxth	r3, r3
 8006ac2:	f023 030f 	bic.w	r3, r3, #15
 8006ac6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006ac8:	693b      	ldr	r3, [r7, #16]
 8006aca:	085b      	lsrs	r3, r3, #1
 8006acc:	b29b      	uxth	r3, r3
 8006ace:	f003 0307 	and.w	r3, r3, #7
 8006ad2:	b29a      	uxth	r2, r3
 8006ad4:	89fb      	ldrh	r3, [r7, #14]
 8006ad6:	4313      	orrs	r3, r2
 8006ad8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	89fa      	ldrh	r2, [r7, #14]
 8006ae0:	60da      	str	r2, [r3, #12]
 8006ae2:	e04f      	b.n	8006b84 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006ae4:	2301      	movs	r3, #1
 8006ae6:	77bb      	strb	r3, [r7, #30]
 8006ae8:	e04c      	b.n	8006b84 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006aea:	7ffb      	ldrb	r3, [r7, #31]
 8006aec:	2b08      	cmp	r3, #8
 8006aee:	d828      	bhi.n	8006b42 <UART_SetConfig+0x462>
 8006af0:	a201      	add	r2, pc, #4	@ (adr r2, 8006af8 <UART_SetConfig+0x418>)
 8006af2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006af6:	bf00      	nop
 8006af8:	08006b1d 	.word	0x08006b1d
 8006afc:	08006b25 	.word	0x08006b25
 8006b00:	08006b2d 	.word	0x08006b2d
 8006b04:	08006b43 	.word	0x08006b43
 8006b08:	08006b33 	.word	0x08006b33
 8006b0c:	08006b43 	.word	0x08006b43
 8006b10:	08006b43 	.word	0x08006b43
 8006b14:	08006b43 	.word	0x08006b43
 8006b18:	08006b3b 	.word	0x08006b3b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b1c:	f7fd fbd6 	bl	80042cc <HAL_RCC_GetPCLK1Freq>
 8006b20:	61b8      	str	r0, [r7, #24]
        break;
 8006b22:	e013      	b.n	8006b4c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006b24:	f7fd fbe6 	bl	80042f4 <HAL_RCC_GetPCLK2Freq>
 8006b28:	61b8      	str	r0, [r7, #24]
        break;
 8006b2a:	e00f      	b.n	8006b4c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006b2c:	4b1d      	ldr	r3, [pc, #116]	@ (8006ba4 <UART_SetConfig+0x4c4>)
 8006b2e:	61bb      	str	r3, [r7, #24]
        break;
 8006b30:	e00c      	b.n	8006b4c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006b32:	f7fd fab9 	bl	80040a8 <HAL_RCC_GetSysClockFreq>
 8006b36:	61b8      	str	r0, [r7, #24]
        break;
 8006b38:	e008      	b.n	8006b4c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006b3a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006b3e:	61bb      	str	r3, [r7, #24]
        break;
 8006b40:	e004      	b.n	8006b4c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8006b42:	2300      	movs	r3, #0
 8006b44:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006b46:	2301      	movs	r3, #1
 8006b48:	77bb      	strb	r3, [r7, #30]
        break;
 8006b4a:	bf00      	nop
    }

    if (pclk != 0U)
 8006b4c:	69bb      	ldr	r3, [r7, #24]
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d018      	beq.n	8006b84 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	685b      	ldr	r3, [r3, #4]
 8006b56:	085a      	lsrs	r2, r3, #1
 8006b58:	69bb      	ldr	r3, [r7, #24]
 8006b5a:	441a      	add	r2, r3
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	685b      	ldr	r3, [r3, #4]
 8006b60:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b64:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006b66:	693b      	ldr	r3, [r7, #16]
 8006b68:	2b0f      	cmp	r3, #15
 8006b6a:	d909      	bls.n	8006b80 <UART_SetConfig+0x4a0>
 8006b6c:	693b      	ldr	r3, [r7, #16]
 8006b6e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006b72:	d205      	bcs.n	8006b80 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006b74:	693b      	ldr	r3, [r7, #16]
 8006b76:	b29a      	uxth	r2, r3
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	60da      	str	r2, [r3, #12]
 8006b7e:	e001      	b.n	8006b84 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006b80:	2301      	movs	r3, #1
 8006b82:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2200      	movs	r2, #0
 8006b88:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006b90:	7fbb      	ldrb	r3, [r7, #30]
}
 8006b92:	4618      	mov	r0, r3
 8006b94:	3720      	adds	r7, #32
 8006b96:	46bd      	mov	sp, r7
 8006b98:	bd80      	pop	{r7, pc}
 8006b9a:	bf00      	nop
 8006b9c:	40007c00 	.word	0x40007c00
 8006ba0:	40023800 	.word	0x40023800
 8006ba4:	00f42400 	.word	0x00f42400

08006ba8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006ba8:	b480      	push	{r7}
 8006baa:	b083      	sub	sp, #12
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bb4:	f003 0308 	and.w	r3, r3, #8
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d00a      	beq.n	8006bd2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	685b      	ldr	r3, [r3, #4]
 8006bc2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	430a      	orrs	r2, r1
 8006bd0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bd6:	f003 0301 	and.w	r3, r3, #1
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d00a      	beq.n	8006bf4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	685b      	ldr	r3, [r3, #4]
 8006be4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	430a      	orrs	r2, r1
 8006bf2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bf8:	f003 0302 	and.w	r3, r3, #2
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d00a      	beq.n	8006c16 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	685b      	ldr	r3, [r3, #4]
 8006c06:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	430a      	orrs	r2, r1
 8006c14:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c1a:	f003 0304 	and.w	r3, r3, #4
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d00a      	beq.n	8006c38 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	685b      	ldr	r3, [r3, #4]
 8006c28:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	430a      	orrs	r2, r1
 8006c36:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c3c:	f003 0310 	and.w	r3, r3, #16
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d00a      	beq.n	8006c5a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	689b      	ldr	r3, [r3, #8]
 8006c4a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	430a      	orrs	r2, r1
 8006c58:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c5e:	f003 0320 	and.w	r3, r3, #32
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d00a      	beq.n	8006c7c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	689b      	ldr	r3, [r3, #8]
 8006c6c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	430a      	orrs	r2, r1
 8006c7a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d01a      	beq.n	8006cbe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	685b      	ldr	r3, [r3, #4]
 8006c8e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	430a      	orrs	r2, r1
 8006c9c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ca2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006ca6:	d10a      	bne.n	8006cbe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	685b      	ldr	r3, [r3, #4]
 8006cae:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	430a      	orrs	r2, r1
 8006cbc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d00a      	beq.n	8006ce0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	685b      	ldr	r3, [r3, #4]
 8006cd0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	430a      	orrs	r2, r1
 8006cde:	605a      	str	r2, [r3, #4]
  }
}
 8006ce0:	bf00      	nop
 8006ce2:	370c      	adds	r7, #12
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cea:	4770      	bx	lr

08006cec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006cec:	b580      	push	{r7, lr}
 8006cee:	b08c      	sub	sp, #48	@ 0x30
 8006cf0:	af02      	add	r7, sp, #8
 8006cf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006cfc:	f7fb fd08 	bl	8002710 <HAL_GetTick>
 8006d00:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f003 0308 	and.w	r3, r3, #8
 8006d0c:	2b08      	cmp	r3, #8
 8006d0e:	d12e      	bne.n	8006d6e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006d10:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006d14:	9300      	str	r3, [sp, #0]
 8006d16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d18:	2200      	movs	r2, #0
 8006d1a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006d1e:	6878      	ldr	r0, [r7, #4]
 8006d20:	f000 f83b 	bl	8006d9a <UART_WaitOnFlagUntilTimeout>
 8006d24:	4603      	mov	r3, r0
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d021      	beq.n	8006d6e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d30:	693b      	ldr	r3, [r7, #16]
 8006d32:	e853 3f00 	ldrex	r3, [r3]
 8006d36:	60fb      	str	r3, [r7, #12]
   return(result);
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006d3e:	623b      	str	r3, [r7, #32]
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	461a      	mov	r2, r3
 8006d46:	6a3b      	ldr	r3, [r7, #32]
 8006d48:	61fb      	str	r3, [r7, #28]
 8006d4a:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d4c:	69b9      	ldr	r1, [r7, #24]
 8006d4e:	69fa      	ldr	r2, [r7, #28]
 8006d50:	e841 2300 	strex	r3, r2, [r1]
 8006d54:	617b      	str	r3, [r7, #20]
   return(result);
 8006d56:	697b      	ldr	r3, [r7, #20]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d1e6      	bne.n	8006d2a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2220      	movs	r2, #32
 8006d60:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	2200      	movs	r2, #0
 8006d66:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006d6a:	2303      	movs	r3, #3
 8006d6c:	e011      	b.n	8006d92 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	2220      	movs	r2, #32
 8006d72:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2220      	movs	r2, #32
 8006d78:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2200      	movs	r2, #0
 8006d80:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	2200      	movs	r2, #0
 8006d86:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006d90:	2300      	movs	r3, #0
}
 8006d92:	4618      	mov	r0, r3
 8006d94:	3728      	adds	r7, #40	@ 0x28
 8006d96:	46bd      	mov	sp, r7
 8006d98:	bd80      	pop	{r7, pc}

08006d9a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006d9a:	b580      	push	{r7, lr}
 8006d9c:	b084      	sub	sp, #16
 8006d9e:	af00      	add	r7, sp, #0
 8006da0:	60f8      	str	r0, [r7, #12]
 8006da2:	60b9      	str	r1, [r7, #8]
 8006da4:	603b      	str	r3, [r7, #0]
 8006da6:	4613      	mov	r3, r2
 8006da8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006daa:	e04f      	b.n	8006e4c <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006dac:	69bb      	ldr	r3, [r7, #24]
 8006dae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006db2:	d04b      	beq.n	8006e4c <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006db4:	f7fb fcac 	bl	8002710 <HAL_GetTick>
 8006db8:	4602      	mov	r2, r0
 8006dba:	683b      	ldr	r3, [r7, #0]
 8006dbc:	1ad3      	subs	r3, r2, r3
 8006dbe:	69ba      	ldr	r2, [r7, #24]
 8006dc0:	429a      	cmp	r2, r3
 8006dc2:	d302      	bcc.n	8006dca <UART_WaitOnFlagUntilTimeout+0x30>
 8006dc4:	69bb      	ldr	r3, [r7, #24]
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d101      	bne.n	8006dce <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006dca:	2303      	movs	r3, #3
 8006dcc:	e04e      	b.n	8006e6c <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	f003 0304 	and.w	r3, r3, #4
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d037      	beq.n	8006e4c <UART_WaitOnFlagUntilTimeout+0xb2>
 8006ddc:	68bb      	ldr	r3, [r7, #8]
 8006dde:	2b80      	cmp	r3, #128	@ 0x80
 8006de0:	d034      	beq.n	8006e4c <UART_WaitOnFlagUntilTimeout+0xb2>
 8006de2:	68bb      	ldr	r3, [r7, #8]
 8006de4:	2b40      	cmp	r3, #64	@ 0x40
 8006de6:	d031      	beq.n	8006e4c <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	69db      	ldr	r3, [r3, #28]
 8006dee:	f003 0308 	and.w	r3, r3, #8
 8006df2:	2b08      	cmp	r3, #8
 8006df4:	d110      	bne.n	8006e18 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	2208      	movs	r2, #8
 8006dfc:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006dfe:	68f8      	ldr	r0, [r7, #12]
 8006e00:	f000 f838 	bl	8006e74 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	2208      	movs	r2, #8
 8006e08:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	2200      	movs	r2, #0
 8006e10:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006e14:	2301      	movs	r3, #1
 8006e16:	e029      	b.n	8006e6c <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	69db      	ldr	r3, [r3, #28]
 8006e1e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006e22:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006e26:	d111      	bne.n	8006e4c <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006e30:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006e32:	68f8      	ldr	r0, [r7, #12]
 8006e34:	f000 f81e 	bl	8006e74 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	2220      	movs	r2, #32
 8006e3c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	2200      	movs	r2, #0
 8006e44:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8006e48:	2303      	movs	r3, #3
 8006e4a:	e00f      	b.n	8006e6c <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	69da      	ldr	r2, [r3, #28]
 8006e52:	68bb      	ldr	r3, [r7, #8]
 8006e54:	4013      	ands	r3, r2
 8006e56:	68ba      	ldr	r2, [r7, #8]
 8006e58:	429a      	cmp	r2, r3
 8006e5a:	bf0c      	ite	eq
 8006e5c:	2301      	moveq	r3, #1
 8006e5e:	2300      	movne	r3, #0
 8006e60:	b2db      	uxtb	r3, r3
 8006e62:	461a      	mov	r2, r3
 8006e64:	79fb      	ldrb	r3, [r7, #7]
 8006e66:	429a      	cmp	r2, r3
 8006e68:	d0a0      	beq.n	8006dac <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006e6a:	2300      	movs	r3, #0
}
 8006e6c:	4618      	mov	r0, r3
 8006e6e:	3710      	adds	r7, #16
 8006e70:	46bd      	mov	sp, r7
 8006e72:	bd80      	pop	{r7, pc}

08006e74 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006e74:	b480      	push	{r7}
 8006e76:	b095      	sub	sp, #84	@ 0x54
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e84:	e853 3f00 	ldrex	r3, [r3]
 8006e88:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006e8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e8c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006e90:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	461a      	mov	r2, r3
 8006e98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006e9a:	643b      	str	r3, [r7, #64]	@ 0x40
 8006e9c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e9e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006ea0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006ea2:	e841 2300 	strex	r3, r2, [r1]
 8006ea6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006ea8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d1e6      	bne.n	8006e7c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	3308      	adds	r3, #8
 8006eb4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eb6:	6a3b      	ldr	r3, [r7, #32]
 8006eb8:	e853 3f00 	ldrex	r3, [r3]
 8006ebc:	61fb      	str	r3, [r7, #28]
   return(result);
 8006ebe:	69fb      	ldr	r3, [r7, #28]
 8006ec0:	f023 0301 	bic.w	r3, r3, #1
 8006ec4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	3308      	adds	r3, #8
 8006ecc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006ece:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006ed0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ed2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006ed4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006ed6:	e841 2300 	strex	r3, r2, [r1]
 8006eda:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006edc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d1e5      	bne.n	8006eae <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ee6:	2b01      	cmp	r3, #1
 8006ee8:	d118      	bne.n	8006f1c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	e853 3f00 	ldrex	r3, [r3]
 8006ef6:	60bb      	str	r3, [r7, #8]
   return(result);
 8006ef8:	68bb      	ldr	r3, [r7, #8]
 8006efa:	f023 0310 	bic.w	r3, r3, #16
 8006efe:	647b      	str	r3, [r7, #68]	@ 0x44
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	461a      	mov	r2, r3
 8006f06:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006f08:	61bb      	str	r3, [r7, #24]
 8006f0a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f0c:	6979      	ldr	r1, [r7, #20]
 8006f0e:	69ba      	ldr	r2, [r7, #24]
 8006f10:	e841 2300 	strex	r3, r2, [r1]
 8006f14:	613b      	str	r3, [r7, #16]
   return(result);
 8006f16:	693b      	ldr	r3, [r7, #16]
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d1e6      	bne.n	8006eea <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2220      	movs	r2, #32
 8006f20:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2200      	movs	r2, #0
 8006f28:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006f30:	bf00      	nop
 8006f32:	3754      	adds	r7, #84	@ 0x54
 8006f34:	46bd      	mov	sp, r7
 8006f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f3a:	4770      	bx	lr

08006f3c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006f3c:	b084      	sub	sp, #16
 8006f3e:	b580      	push	{r7, lr}
 8006f40:	b084      	sub	sp, #16
 8006f42:	af00      	add	r7, sp, #0
 8006f44:	6078      	str	r0, [r7, #4]
 8006f46:	f107 001c 	add.w	r0, r7, #28
 8006f4a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006f4e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006f52:	2b01      	cmp	r3, #1
 8006f54:	d121      	bne.n	8006f9a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f5a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	68da      	ldr	r2, [r3, #12]
 8006f66:	4b21      	ldr	r3, [pc, #132]	@ (8006fec <USB_CoreInit+0xb0>)
 8006f68:	4013      	ands	r3, r2
 8006f6a:	687a      	ldr	r2, [r7, #4]
 8006f6c:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	68db      	ldr	r3, [r3, #12]
 8006f72:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006f7a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006f7e:	2b01      	cmp	r3, #1
 8006f80:	d105      	bne.n	8006f8e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	68db      	ldr	r3, [r3, #12]
 8006f86:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006f8e:	6878      	ldr	r0, [r7, #4]
 8006f90:	f000 fa92 	bl	80074b8 <USB_CoreReset>
 8006f94:	4603      	mov	r3, r0
 8006f96:	73fb      	strb	r3, [r7, #15]
 8006f98:	e010      	b.n	8006fbc <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	68db      	ldr	r3, [r3, #12]
 8006f9e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006fa6:	6878      	ldr	r0, [r7, #4]
 8006fa8:	f000 fa86 	bl	80074b8 <USB_CoreReset>
 8006fac:	4603      	mov	r3, r0
 8006fae:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fb4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8006fbc:	7fbb      	ldrb	r3, [r7, #30]
 8006fbe:	2b01      	cmp	r3, #1
 8006fc0:	d10b      	bne.n	8006fda <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	689b      	ldr	r3, [r3, #8]
 8006fc6:	f043 0206 	orr.w	r2, r3, #6
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	689b      	ldr	r3, [r3, #8]
 8006fd2:	f043 0220 	orr.w	r2, r3, #32
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006fda:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fdc:	4618      	mov	r0, r3
 8006fde:	3710      	adds	r7, #16
 8006fe0:	46bd      	mov	sp, r7
 8006fe2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006fe6:	b004      	add	sp, #16
 8006fe8:	4770      	bx	lr
 8006fea:	bf00      	nop
 8006fec:	ffbdffbf 	.word	0xffbdffbf

08006ff0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006ff0:	b480      	push	{r7}
 8006ff2:	b083      	sub	sp, #12
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	689b      	ldr	r3, [r3, #8]
 8006ffc:	f023 0201 	bic.w	r2, r3, #1
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007004:	2300      	movs	r3, #0
}
 8007006:	4618      	mov	r0, r3
 8007008:	370c      	adds	r7, #12
 800700a:	46bd      	mov	sp, r7
 800700c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007010:	4770      	bx	lr

08007012 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007012:	b580      	push	{r7, lr}
 8007014:	b084      	sub	sp, #16
 8007016:	af00      	add	r7, sp, #0
 8007018:	6078      	str	r0, [r7, #4]
 800701a:	460b      	mov	r3, r1
 800701c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800701e:	2300      	movs	r3, #0
 8007020:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	68db      	ldr	r3, [r3, #12]
 8007026:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800702e:	78fb      	ldrb	r3, [r7, #3]
 8007030:	2b01      	cmp	r3, #1
 8007032:	d115      	bne.n	8007060 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	68db      	ldr	r3, [r3, #12]
 8007038:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007040:	200a      	movs	r0, #10
 8007042:	f7fb fb71 	bl	8002728 <HAL_Delay>
      ms += 10U;
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	330a      	adds	r3, #10
 800704a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800704c:	6878      	ldr	r0, [r7, #4]
 800704e:	f000 fa25 	bl	800749c <USB_GetMode>
 8007052:	4603      	mov	r3, r0
 8007054:	2b01      	cmp	r3, #1
 8007056:	d01e      	beq.n	8007096 <USB_SetCurrentMode+0x84>
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	2bc7      	cmp	r3, #199	@ 0xc7
 800705c:	d9f0      	bls.n	8007040 <USB_SetCurrentMode+0x2e>
 800705e:	e01a      	b.n	8007096 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007060:	78fb      	ldrb	r3, [r7, #3]
 8007062:	2b00      	cmp	r3, #0
 8007064:	d115      	bne.n	8007092 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	68db      	ldr	r3, [r3, #12]
 800706a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007072:	200a      	movs	r0, #10
 8007074:	f7fb fb58 	bl	8002728 <HAL_Delay>
      ms += 10U;
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	330a      	adds	r3, #10
 800707c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800707e:	6878      	ldr	r0, [r7, #4]
 8007080:	f000 fa0c 	bl	800749c <USB_GetMode>
 8007084:	4603      	mov	r3, r0
 8007086:	2b00      	cmp	r3, #0
 8007088:	d005      	beq.n	8007096 <USB_SetCurrentMode+0x84>
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	2bc7      	cmp	r3, #199	@ 0xc7
 800708e:	d9f0      	bls.n	8007072 <USB_SetCurrentMode+0x60>
 8007090:	e001      	b.n	8007096 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007092:	2301      	movs	r3, #1
 8007094:	e005      	b.n	80070a2 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	2bc8      	cmp	r3, #200	@ 0xc8
 800709a:	d101      	bne.n	80070a0 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800709c:	2301      	movs	r3, #1
 800709e:	e000      	b.n	80070a2 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80070a0:	2300      	movs	r3, #0
}
 80070a2:	4618      	mov	r0, r3
 80070a4:	3710      	adds	r7, #16
 80070a6:	46bd      	mov	sp, r7
 80070a8:	bd80      	pop	{r7, pc}
	...

080070ac <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80070ac:	b084      	sub	sp, #16
 80070ae:	b580      	push	{r7, lr}
 80070b0:	b086      	sub	sp, #24
 80070b2:	af00      	add	r7, sp, #0
 80070b4:	6078      	str	r0, [r7, #4]
 80070b6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80070ba:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80070be:	2300      	movs	r3, #0
 80070c0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80070c6:	2300      	movs	r3, #0
 80070c8:	613b      	str	r3, [r7, #16]
 80070ca:	e009      	b.n	80070e0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80070cc:	687a      	ldr	r2, [r7, #4]
 80070ce:	693b      	ldr	r3, [r7, #16]
 80070d0:	3340      	adds	r3, #64	@ 0x40
 80070d2:	009b      	lsls	r3, r3, #2
 80070d4:	4413      	add	r3, r2
 80070d6:	2200      	movs	r2, #0
 80070d8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80070da:	693b      	ldr	r3, [r7, #16]
 80070dc:	3301      	adds	r3, #1
 80070de:	613b      	str	r3, [r7, #16]
 80070e0:	693b      	ldr	r3, [r7, #16]
 80070e2:	2b0e      	cmp	r3, #14
 80070e4:	d9f2      	bls.n	80070cc <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80070e6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d11c      	bne.n	8007128 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80070f4:	685b      	ldr	r3, [r3, #4]
 80070f6:	68fa      	ldr	r2, [r7, #12]
 80070f8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80070fc:	f043 0302 	orr.w	r3, r3, #2
 8007100:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007106:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	601a      	str	r2, [r3, #0]
 8007126:	e005      	b.n	8007134 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800712c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800713a:	461a      	mov	r2, r3
 800713c:	2300      	movs	r3, #0
 800713e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007140:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8007144:	2b01      	cmp	r3, #1
 8007146:	d10d      	bne.n	8007164 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007148:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800714c:	2b00      	cmp	r3, #0
 800714e:	d104      	bne.n	800715a <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007150:	2100      	movs	r1, #0
 8007152:	6878      	ldr	r0, [r7, #4]
 8007154:	f000 f968 	bl	8007428 <USB_SetDevSpeed>
 8007158:	e008      	b.n	800716c <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800715a:	2101      	movs	r1, #1
 800715c:	6878      	ldr	r0, [r7, #4]
 800715e:	f000 f963 	bl	8007428 <USB_SetDevSpeed>
 8007162:	e003      	b.n	800716c <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007164:	2103      	movs	r1, #3
 8007166:	6878      	ldr	r0, [r7, #4]
 8007168:	f000 f95e 	bl	8007428 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800716c:	2110      	movs	r1, #16
 800716e:	6878      	ldr	r0, [r7, #4]
 8007170:	f000 f8fa 	bl	8007368 <USB_FlushTxFifo>
 8007174:	4603      	mov	r3, r0
 8007176:	2b00      	cmp	r3, #0
 8007178:	d001      	beq.n	800717e <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800717a:	2301      	movs	r3, #1
 800717c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800717e:	6878      	ldr	r0, [r7, #4]
 8007180:	f000 f924 	bl	80073cc <USB_FlushRxFifo>
 8007184:	4603      	mov	r3, r0
 8007186:	2b00      	cmp	r3, #0
 8007188:	d001      	beq.n	800718e <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800718a:	2301      	movs	r3, #1
 800718c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007194:	461a      	mov	r2, r3
 8007196:	2300      	movs	r3, #0
 8007198:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80071a0:	461a      	mov	r2, r3
 80071a2:	2300      	movs	r3, #0
 80071a4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80071ac:	461a      	mov	r2, r3
 80071ae:	2300      	movs	r3, #0
 80071b0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80071b2:	2300      	movs	r3, #0
 80071b4:	613b      	str	r3, [r7, #16]
 80071b6:	e043      	b.n	8007240 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80071b8:	693b      	ldr	r3, [r7, #16]
 80071ba:	015a      	lsls	r2, r3, #5
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	4413      	add	r3, r2
 80071c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80071ca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80071ce:	d118      	bne.n	8007202 <USB_DevInit+0x156>
    {
      if (i == 0U)
 80071d0:	693b      	ldr	r3, [r7, #16]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d10a      	bne.n	80071ec <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80071d6:	693b      	ldr	r3, [r7, #16]
 80071d8:	015a      	lsls	r2, r3, #5
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	4413      	add	r3, r2
 80071de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80071e2:	461a      	mov	r2, r3
 80071e4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80071e8:	6013      	str	r3, [r2, #0]
 80071ea:	e013      	b.n	8007214 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80071ec:	693b      	ldr	r3, [r7, #16]
 80071ee:	015a      	lsls	r2, r3, #5
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	4413      	add	r3, r2
 80071f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80071f8:	461a      	mov	r2, r3
 80071fa:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80071fe:	6013      	str	r3, [r2, #0]
 8007200:	e008      	b.n	8007214 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007202:	693b      	ldr	r3, [r7, #16]
 8007204:	015a      	lsls	r2, r3, #5
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	4413      	add	r3, r2
 800720a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800720e:	461a      	mov	r2, r3
 8007210:	2300      	movs	r3, #0
 8007212:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007214:	693b      	ldr	r3, [r7, #16]
 8007216:	015a      	lsls	r2, r3, #5
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	4413      	add	r3, r2
 800721c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007220:	461a      	mov	r2, r3
 8007222:	2300      	movs	r3, #0
 8007224:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007226:	693b      	ldr	r3, [r7, #16]
 8007228:	015a      	lsls	r2, r3, #5
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	4413      	add	r3, r2
 800722e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007232:	461a      	mov	r2, r3
 8007234:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007238:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800723a:	693b      	ldr	r3, [r7, #16]
 800723c:	3301      	adds	r3, #1
 800723e:	613b      	str	r3, [r7, #16]
 8007240:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007244:	461a      	mov	r2, r3
 8007246:	693b      	ldr	r3, [r7, #16]
 8007248:	4293      	cmp	r3, r2
 800724a:	d3b5      	bcc.n	80071b8 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800724c:	2300      	movs	r3, #0
 800724e:	613b      	str	r3, [r7, #16]
 8007250:	e043      	b.n	80072da <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007252:	693b      	ldr	r3, [r7, #16]
 8007254:	015a      	lsls	r2, r3, #5
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	4413      	add	r3, r2
 800725a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007264:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007268:	d118      	bne.n	800729c <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800726a:	693b      	ldr	r3, [r7, #16]
 800726c:	2b00      	cmp	r3, #0
 800726e:	d10a      	bne.n	8007286 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007270:	693b      	ldr	r3, [r7, #16]
 8007272:	015a      	lsls	r2, r3, #5
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	4413      	add	r3, r2
 8007278:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800727c:	461a      	mov	r2, r3
 800727e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007282:	6013      	str	r3, [r2, #0]
 8007284:	e013      	b.n	80072ae <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007286:	693b      	ldr	r3, [r7, #16]
 8007288:	015a      	lsls	r2, r3, #5
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	4413      	add	r3, r2
 800728e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007292:	461a      	mov	r2, r3
 8007294:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007298:	6013      	str	r3, [r2, #0]
 800729a:	e008      	b.n	80072ae <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800729c:	693b      	ldr	r3, [r7, #16]
 800729e:	015a      	lsls	r2, r3, #5
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	4413      	add	r3, r2
 80072a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072a8:	461a      	mov	r2, r3
 80072aa:	2300      	movs	r3, #0
 80072ac:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80072ae:	693b      	ldr	r3, [r7, #16]
 80072b0:	015a      	lsls	r2, r3, #5
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	4413      	add	r3, r2
 80072b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072ba:	461a      	mov	r2, r3
 80072bc:	2300      	movs	r3, #0
 80072be:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80072c0:	693b      	ldr	r3, [r7, #16]
 80072c2:	015a      	lsls	r2, r3, #5
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	4413      	add	r3, r2
 80072c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072cc:	461a      	mov	r2, r3
 80072ce:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80072d2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80072d4:	693b      	ldr	r3, [r7, #16]
 80072d6:	3301      	adds	r3, #1
 80072d8:	613b      	str	r3, [r7, #16]
 80072da:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80072de:	461a      	mov	r2, r3
 80072e0:	693b      	ldr	r3, [r7, #16]
 80072e2:	4293      	cmp	r3, r2
 80072e4:	d3b5      	bcc.n	8007252 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80072ec:	691b      	ldr	r3, [r3, #16]
 80072ee:	68fa      	ldr	r2, [r7, #12]
 80072f0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80072f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80072f8:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	2200      	movs	r2, #0
 80072fe:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8007306:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007308:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800730c:	2b00      	cmp	r3, #0
 800730e:	d105      	bne.n	800731c <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	699b      	ldr	r3, [r3, #24]
 8007314:	f043 0210 	orr.w	r2, r3, #16
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	699a      	ldr	r2, [r3, #24]
 8007320:	4b0f      	ldr	r3, [pc, #60]	@ (8007360 <USB_DevInit+0x2b4>)
 8007322:	4313      	orrs	r3, r2
 8007324:	687a      	ldr	r2, [r7, #4]
 8007326:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007328:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800732c:	2b00      	cmp	r3, #0
 800732e:	d005      	beq.n	800733c <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	699b      	ldr	r3, [r3, #24]
 8007334:	f043 0208 	orr.w	r2, r3, #8
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800733c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007340:	2b01      	cmp	r3, #1
 8007342:	d105      	bne.n	8007350 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	699a      	ldr	r2, [r3, #24]
 8007348:	4b06      	ldr	r3, [pc, #24]	@ (8007364 <USB_DevInit+0x2b8>)
 800734a:	4313      	orrs	r3, r2
 800734c:	687a      	ldr	r2, [r7, #4]
 800734e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007350:	7dfb      	ldrb	r3, [r7, #23]
}
 8007352:	4618      	mov	r0, r3
 8007354:	3718      	adds	r7, #24
 8007356:	46bd      	mov	sp, r7
 8007358:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800735c:	b004      	add	sp, #16
 800735e:	4770      	bx	lr
 8007360:	803c3800 	.word	0x803c3800
 8007364:	40000004 	.word	0x40000004

08007368 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007368:	b480      	push	{r7}
 800736a:	b085      	sub	sp, #20
 800736c:	af00      	add	r7, sp, #0
 800736e:	6078      	str	r0, [r7, #4]
 8007370:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007372:	2300      	movs	r3, #0
 8007374:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	3301      	adds	r3, #1
 800737a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007382:	d901      	bls.n	8007388 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007384:	2303      	movs	r3, #3
 8007386:	e01b      	b.n	80073c0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	691b      	ldr	r3, [r3, #16]
 800738c:	2b00      	cmp	r3, #0
 800738e:	daf2      	bge.n	8007376 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007390:	2300      	movs	r3, #0
 8007392:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007394:	683b      	ldr	r3, [r7, #0]
 8007396:	019b      	lsls	r3, r3, #6
 8007398:	f043 0220 	orr.w	r2, r3, #32
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	3301      	adds	r3, #1
 80073a4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80073ac:	d901      	bls.n	80073b2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80073ae:	2303      	movs	r3, #3
 80073b0:	e006      	b.n	80073c0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	691b      	ldr	r3, [r3, #16]
 80073b6:	f003 0320 	and.w	r3, r3, #32
 80073ba:	2b20      	cmp	r3, #32
 80073bc:	d0f0      	beq.n	80073a0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80073be:	2300      	movs	r3, #0
}
 80073c0:	4618      	mov	r0, r3
 80073c2:	3714      	adds	r7, #20
 80073c4:	46bd      	mov	sp, r7
 80073c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ca:	4770      	bx	lr

080073cc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80073cc:	b480      	push	{r7}
 80073ce:	b085      	sub	sp, #20
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80073d4:	2300      	movs	r3, #0
 80073d6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	3301      	adds	r3, #1
 80073dc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80073e4:	d901      	bls.n	80073ea <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80073e6:	2303      	movs	r3, #3
 80073e8:	e018      	b.n	800741c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	691b      	ldr	r3, [r3, #16]
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	daf2      	bge.n	80073d8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80073f2:	2300      	movs	r3, #0
 80073f4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	2210      	movs	r2, #16
 80073fa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	3301      	adds	r3, #1
 8007400:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007408:	d901      	bls.n	800740e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800740a:	2303      	movs	r3, #3
 800740c:	e006      	b.n	800741c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	691b      	ldr	r3, [r3, #16]
 8007412:	f003 0310 	and.w	r3, r3, #16
 8007416:	2b10      	cmp	r3, #16
 8007418:	d0f0      	beq.n	80073fc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800741a:	2300      	movs	r3, #0
}
 800741c:	4618      	mov	r0, r3
 800741e:	3714      	adds	r7, #20
 8007420:	46bd      	mov	sp, r7
 8007422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007426:	4770      	bx	lr

08007428 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007428:	b480      	push	{r7}
 800742a:	b085      	sub	sp, #20
 800742c:	af00      	add	r7, sp, #0
 800742e:	6078      	str	r0, [r7, #4]
 8007430:	460b      	mov	r3, r1
 8007432:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800743e:	681a      	ldr	r2, [r3, #0]
 8007440:	78fb      	ldrb	r3, [r7, #3]
 8007442:	68f9      	ldr	r1, [r7, #12]
 8007444:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007448:	4313      	orrs	r3, r2
 800744a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800744c:	2300      	movs	r3, #0
}
 800744e:	4618      	mov	r0, r3
 8007450:	3714      	adds	r7, #20
 8007452:	46bd      	mov	sp, r7
 8007454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007458:	4770      	bx	lr

0800745a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800745a:	b480      	push	{r7}
 800745c:	b085      	sub	sp, #20
 800745e:	af00      	add	r7, sp, #0
 8007460:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	68fa      	ldr	r2, [r7, #12]
 8007470:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007474:	f023 0303 	bic.w	r3, r3, #3
 8007478:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007480:	685b      	ldr	r3, [r3, #4]
 8007482:	68fa      	ldr	r2, [r7, #12]
 8007484:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007488:	f043 0302 	orr.w	r3, r3, #2
 800748c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800748e:	2300      	movs	r3, #0
}
 8007490:	4618      	mov	r0, r3
 8007492:	3714      	adds	r7, #20
 8007494:	46bd      	mov	sp, r7
 8007496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800749a:	4770      	bx	lr

0800749c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800749c:	b480      	push	{r7}
 800749e:	b083      	sub	sp, #12
 80074a0:	af00      	add	r7, sp, #0
 80074a2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	695b      	ldr	r3, [r3, #20]
 80074a8:	f003 0301 	and.w	r3, r3, #1
}
 80074ac:	4618      	mov	r0, r3
 80074ae:	370c      	adds	r7, #12
 80074b0:	46bd      	mov	sp, r7
 80074b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b6:	4770      	bx	lr

080074b8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80074b8:	b480      	push	{r7}
 80074ba:	b085      	sub	sp, #20
 80074bc:	af00      	add	r7, sp, #0
 80074be:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80074c0:	2300      	movs	r3, #0
 80074c2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	3301      	adds	r3, #1
 80074c8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80074d0:	d901      	bls.n	80074d6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80074d2:	2303      	movs	r3, #3
 80074d4:	e022      	b.n	800751c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	691b      	ldr	r3, [r3, #16]
 80074da:	2b00      	cmp	r3, #0
 80074dc:	daf2      	bge.n	80074c4 <USB_CoreReset+0xc>

  count = 10U;
 80074de:	230a      	movs	r3, #10
 80074e0:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80074e2:	e002      	b.n	80074ea <USB_CoreReset+0x32>
  {
    count--;
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	3b01      	subs	r3, #1
 80074e8:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d1f9      	bne.n	80074e4 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	691b      	ldr	r3, [r3, #16]
 80074f4:	f043 0201 	orr.w	r2, r3, #1
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	3301      	adds	r3, #1
 8007500:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007508:	d901      	bls.n	800750e <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800750a:	2303      	movs	r3, #3
 800750c:	e006      	b.n	800751c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	691b      	ldr	r3, [r3, #16]
 8007512:	f003 0301 	and.w	r3, r3, #1
 8007516:	2b01      	cmp	r3, #1
 8007518:	d0f0      	beq.n	80074fc <USB_CoreReset+0x44>

  return HAL_OK;
 800751a:	2300      	movs	r3, #0
}
 800751c:	4618      	mov	r0, r3
 800751e:	3714      	adds	r7, #20
 8007520:	46bd      	mov	sp, r7
 8007522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007526:	4770      	bx	lr

08007528 <__cvt>:
 8007528:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800752c:	ec57 6b10 	vmov	r6, r7, d0
 8007530:	2f00      	cmp	r7, #0
 8007532:	460c      	mov	r4, r1
 8007534:	4619      	mov	r1, r3
 8007536:	463b      	mov	r3, r7
 8007538:	bfbb      	ittet	lt
 800753a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800753e:	461f      	movlt	r7, r3
 8007540:	2300      	movge	r3, #0
 8007542:	232d      	movlt	r3, #45	@ 0x2d
 8007544:	700b      	strb	r3, [r1, #0]
 8007546:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007548:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800754c:	4691      	mov	r9, r2
 800754e:	f023 0820 	bic.w	r8, r3, #32
 8007552:	bfbc      	itt	lt
 8007554:	4632      	movlt	r2, r6
 8007556:	4616      	movlt	r6, r2
 8007558:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800755c:	d005      	beq.n	800756a <__cvt+0x42>
 800755e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007562:	d100      	bne.n	8007566 <__cvt+0x3e>
 8007564:	3401      	adds	r4, #1
 8007566:	2102      	movs	r1, #2
 8007568:	e000      	b.n	800756c <__cvt+0x44>
 800756a:	2103      	movs	r1, #3
 800756c:	ab03      	add	r3, sp, #12
 800756e:	9301      	str	r3, [sp, #4]
 8007570:	ab02      	add	r3, sp, #8
 8007572:	9300      	str	r3, [sp, #0]
 8007574:	ec47 6b10 	vmov	d0, r6, r7
 8007578:	4653      	mov	r3, sl
 800757a:	4622      	mov	r2, r4
 800757c:	f000 fe5c 	bl	8008238 <_dtoa_r>
 8007580:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007584:	4605      	mov	r5, r0
 8007586:	d119      	bne.n	80075bc <__cvt+0x94>
 8007588:	f019 0f01 	tst.w	r9, #1
 800758c:	d00e      	beq.n	80075ac <__cvt+0x84>
 800758e:	eb00 0904 	add.w	r9, r0, r4
 8007592:	2200      	movs	r2, #0
 8007594:	2300      	movs	r3, #0
 8007596:	4630      	mov	r0, r6
 8007598:	4639      	mov	r1, r7
 800759a:	f7f9 fab5 	bl	8000b08 <__aeabi_dcmpeq>
 800759e:	b108      	cbz	r0, 80075a4 <__cvt+0x7c>
 80075a0:	f8cd 900c 	str.w	r9, [sp, #12]
 80075a4:	2230      	movs	r2, #48	@ 0x30
 80075a6:	9b03      	ldr	r3, [sp, #12]
 80075a8:	454b      	cmp	r3, r9
 80075aa:	d31e      	bcc.n	80075ea <__cvt+0xc2>
 80075ac:	9b03      	ldr	r3, [sp, #12]
 80075ae:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80075b0:	1b5b      	subs	r3, r3, r5
 80075b2:	4628      	mov	r0, r5
 80075b4:	6013      	str	r3, [r2, #0]
 80075b6:	b004      	add	sp, #16
 80075b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075bc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80075c0:	eb00 0904 	add.w	r9, r0, r4
 80075c4:	d1e5      	bne.n	8007592 <__cvt+0x6a>
 80075c6:	7803      	ldrb	r3, [r0, #0]
 80075c8:	2b30      	cmp	r3, #48	@ 0x30
 80075ca:	d10a      	bne.n	80075e2 <__cvt+0xba>
 80075cc:	2200      	movs	r2, #0
 80075ce:	2300      	movs	r3, #0
 80075d0:	4630      	mov	r0, r6
 80075d2:	4639      	mov	r1, r7
 80075d4:	f7f9 fa98 	bl	8000b08 <__aeabi_dcmpeq>
 80075d8:	b918      	cbnz	r0, 80075e2 <__cvt+0xba>
 80075da:	f1c4 0401 	rsb	r4, r4, #1
 80075de:	f8ca 4000 	str.w	r4, [sl]
 80075e2:	f8da 3000 	ldr.w	r3, [sl]
 80075e6:	4499      	add	r9, r3
 80075e8:	e7d3      	b.n	8007592 <__cvt+0x6a>
 80075ea:	1c59      	adds	r1, r3, #1
 80075ec:	9103      	str	r1, [sp, #12]
 80075ee:	701a      	strb	r2, [r3, #0]
 80075f0:	e7d9      	b.n	80075a6 <__cvt+0x7e>

080075f2 <__exponent>:
 80075f2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80075f4:	2900      	cmp	r1, #0
 80075f6:	bfba      	itte	lt
 80075f8:	4249      	neglt	r1, r1
 80075fa:	232d      	movlt	r3, #45	@ 0x2d
 80075fc:	232b      	movge	r3, #43	@ 0x2b
 80075fe:	2909      	cmp	r1, #9
 8007600:	7002      	strb	r2, [r0, #0]
 8007602:	7043      	strb	r3, [r0, #1]
 8007604:	dd29      	ble.n	800765a <__exponent+0x68>
 8007606:	f10d 0307 	add.w	r3, sp, #7
 800760a:	461d      	mov	r5, r3
 800760c:	270a      	movs	r7, #10
 800760e:	461a      	mov	r2, r3
 8007610:	fbb1 f6f7 	udiv	r6, r1, r7
 8007614:	fb07 1416 	mls	r4, r7, r6, r1
 8007618:	3430      	adds	r4, #48	@ 0x30
 800761a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800761e:	460c      	mov	r4, r1
 8007620:	2c63      	cmp	r4, #99	@ 0x63
 8007622:	f103 33ff 	add.w	r3, r3, #4294967295
 8007626:	4631      	mov	r1, r6
 8007628:	dcf1      	bgt.n	800760e <__exponent+0x1c>
 800762a:	3130      	adds	r1, #48	@ 0x30
 800762c:	1e94      	subs	r4, r2, #2
 800762e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007632:	1c41      	adds	r1, r0, #1
 8007634:	4623      	mov	r3, r4
 8007636:	42ab      	cmp	r3, r5
 8007638:	d30a      	bcc.n	8007650 <__exponent+0x5e>
 800763a:	f10d 0309 	add.w	r3, sp, #9
 800763e:	1a9b      	subs	r3, r3, r2
 8007640:	42ac      	cmp	r4, r5
 8007642:	bf88      	it	hi
 8007644:	2300      	movhi	r3, #0
 8007646:	3302      	adds	r3, #2
 8007648:	4403      	add	r3, r0
 800764a:	1a18      	subs	r0, r3, r0
 800764c:	b003      	add	sp, #12
 800764e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007650:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007654:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007658:	e7ed      	b.n	8007636 <__exponent+0x44>
 800765a:	2330      	movs	r3, #48	@ 0x30
 800765c:	3130      	adds	r1, #48	@ 0x30
 800765e:	7083      	strb	r3, [r0, #2]
 8007660:	70c1      	strb	r1, [r0, #3]
 8007662:	1d03      	adds	r3, r0, #4
 8007664:	e7f1      	b.n	800764a <__exponent+0x58>
	...

08007668 <_printf_float>:
 8007668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800766c:	b08d      	sub	sp, #52	@ 0x34
 800766e:	460c      	mov	r4, r1
 8007670:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007674:	4616      	mov	r6, r2
 8007676:	461f      	mov	r7, r3
 8007678:	4605      	mov	r5, r0
 800767a:	f000 fcdb 	bl	8008034 <_localeconv_r>
 800767e:	6803      	ldr	r3, [r0, #0]
 8007680:	9304      	str	r3, [sp, #16]
 8007682:	4618      	mov	r0, r3
 8007684:	f7f8 fe14 	bl	80002b0 <strlen>
 8007688:	2300      	movs	r3, #0
 800768a:	930a      	str	r3, [sp, #40]	@ 0x28
 800768c:	f8d8 3000 	ldr.w	r3, [r8]
 8007690:	9005      	str	r0, [sp, #20]
 8007692:	3307      	adds	r3, #7
 8007694:	f023 0307 	bic.w	r3, r3, #7
 8007698:	f103 0208 	add.w	r2, r3, #8
 800769c:	f894 a018 	ldrb.w	sl, [r4, #24]
 80076a0:	f8d4 b000 	ldr.w	fp, [r4]
 80076a4:	f8c8 2000 	str.w	r2, [r8]
 80076a8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80076ac:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80076b0:	9307      	str	r3, [sp, #28]
 80076b2:	f8cd 8018 	str.w	r8, [sp, #24]
 80076b6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80076ba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80076be:	4b9c      	ldr	r3, [pc, #624]	@ (8007930 <_printf_float+0x2c8>)
 80076c0:	f04f 32ff 	mov.w	r2, #4294967295
 80076c4:	f7f9 fa52 	bl	8000b6c <__aeabi_dcmpun>
 80076c8:	bb70      	cbnz	r0, 8007728 <_printf_float+0xc0>
 80076ca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80076ce:	4b98      	ldr	r3, [pc, #608]	@ (8007930 <_printf_float+0x2c8>)
 80076d0:	f04f 32ff 	mov.w	r2, #4294967295
 80076d4:	f7f9 fa2c 	bl	8000b30 <__aeabi_dcmple>
 80076d8:	bb30      	cbnz	r0, 8007728 <_printf_float+0xc0>
 80076da:	2200      	movs	r2, #0
 80076dc:	2300      	movs	r3, #0
 80076de:	4640      	mov	r0, r8
 80076e0:	4649      	mov	r1, r9
 80076e2:	f7f9 fa1b 	bl	8000b1c <__aeabi_dcmplt>
 80076e6:	b110      	cbz	r0, 80076ee <_printf_float+0x86>
 80076e8:	232d      	movs	r3, #45	@ 0x2d
 80076ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80076ee:	4a91      	ldr	r2, [pc, #580]	@ (8007934 <_printf_float+0x2cc>)
 80076f0:	4b91      	ldr	r3, [pc, #580]	@ (8007938 <_printf_float+0x2d0>)
 80076f2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80076f6:	bf8c      	ite	hi
 80076f8:	4690      	movhi	r8, r2
 80076fa:	4698      	movls	r8, r3
 80076fc:	2303      	movs	r3, #3
 80076fe:	6123      	str	r3, [r4, #16]
 8007700:	f02b 0304 	bic.w	r3, fp, #4
 8007704:	6023      	str	r3, [r4, #0]
 8007706:	f04f 0900 	mov.w	r9, #0
 800770a:	9700      	str	r7, [sp, #0]
 800770c:	4633      	mov	r3, r6
 800770e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007710:	4621      	mov	r1, r4
 8007712:	4628      	mov	r0, r5
 8007714:	f000 f9d2 	bl	8007abc <_printf_common>
 8007718:	3001      	adds	r0, #1
 800771a:	f040 808d 	bne.w	8007838 <_printf_float+0x1d0>
 800771e:	f04f 30ff 	mov.w	r0, #4294967295
 8007722:	b00d      	add	sp, #52	@ 0x34
 8007724:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007728:	4642      	mov	r2, r8
 800772a:	464b      	mov	r3, r9
 800772c:	4640      	mov	r0, r8
 800772e:	4649      	mov	r1, r9
 8007730:	f7f9 fa1c 	bl	8000b6c <__aeabi_dcmpun>
 8007734:	b140      	cbz	r0, 8007748 <_printf_float+0xe0>
 8007736:	464b      	mov	r3, r9
 8007738:	2b00      	cmp	r3, #0
 800773a:	bfbc      	itt	lt
 800773c:	232d      	movlt	r3, #45	@ 0x2d
 800773e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007742:	4a7e      	ldr	r2, [pc, #504]	@ (800793c <_printf_float+0x2d4>)
 8007744:	4b7e      	ldr	r3, [pc, #504]	@ (8007940 <_printf_float+0x2d8>)
 8007746:	e7d4      	b.n	80076f2 <_printf_float+0x8a>
 8007748:	6863      	ldr	r3, [r4, #4]
 800774a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800774e:	9206      	str	r2, [sp, #24]
 8007750:	1c5a      	adds	r2, r3, #1
 8007752:	d13b      	bne.n	80077cc <_printf_float+0x164>
 8007754:	2306      	movs	r3, #6
 8007756:	6063      	str	r3, [r4, #4]
 8007758:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800775c:	2300      	movs	r3, #0
 800775e:	6022      	str	r2, [r4, #0]
 8007760:	9303      	str	r3, [sp, #12]
 8007762:	ab0a      	add	r3, sp, #40	@ 0x28
 8007764:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007768:	ab09      	add	r3, sp, #36	@ 0x24
 800776a:	9300      	str	r3, [sp, #0]
 800776c:	6861      	ldr	r1, [r4, #4]
 800776e:	ec49 8b10 	vmov	d0, r8, r9
 8007772:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007776:	4628      	mov	r0, r5
 8007778:	f7ff fed6 	bl	8007528 <__cvt>
 800777c:	9b06      	ldr	r3, [sp, #24]
 800777e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007780:	2b47      	cmp	r3, #71	@ 0x47
 8007782:	4680      	mov	r8, r0
 8007784:	d129      	bne.n	80077da <_printf_float+0x172>
 8007786:	1cc8      	adds	r0, r1, #3
 8007788:	db02      	blt.n	8007790 <_printf_float+0x128>
 800778a:	6863      	ldr	r3, [r4, #4]
 800778c:	4299      	cmp	r1, r3
 800778e:	dd41      	ble.n	8007814 <_printf_float+0x1ac>
 8007790:	f1aa 0a02 	sub.w	sl, sl, #2
 8007794:	fa5f fa8a 	uxtb.w	sl, sl
 8007798:	3901      	subs	r1, #1
 800779a:	4652      	mov	r2, sl
 800779c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80077a0:	9109      	str	r1, [sp, #36]	@ 0x24
 80077a2:	f7ff ff26 	bl	80075f2 <__exponent>
 80077a6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80077a8:	1813      	adds	r3, r2, r0
 80077aa:	2a01      	cmp	r2, #1
 80077ac:	4681      	mov	r9, r0
 80077ae:	6123      	str	r3, [r4, #16]
 80077b0:	dc02      	bgt.n	80077b8 <_printf_float+0x150>
 80077b2:	6822      	ldr	r2, [r4, #0]
 80077b4:	07d2      	lsls	r2, r2, #31
 80077b6:	d501      	bpl.n	80077bc <_printf_float+0x154>
 80077b8:	3301      	adds	r3, #1
 80077ba:	6123      	str	r3, [r4, #16]
 80077bc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d0a2      	beq.n	800770a <_printf_float+0xa2>
 80077c4:	232d      	movs	r3, #45	@ 0x2d
 80077c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80077ca:	e79e      	b.n	800770a <_printf_float+0xa2>
 80077cc:	9a06      	ldr	r2, [sp, #24]
 80077ce:	2a47      	cmp	r2, #71	@ 0x47
 80077d0:	d1c2      	bne.n	8007758 <_printf_float+0xf0>
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d1c0      	bne.n	8007758 <_printf_float+0xf0>
 80077d6:	2301      	movs	r3, #1
 80077d8:	e7bd      	b.n	8007756 <_printf_float+0xee>
 80077da:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80077de:	d9db      	bls.n	8007798 <_printf_float+0x130>
 80077e0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80077e4:	d118      	bne.n	8007818 <_printf_float+0x1b0>
 80077e6:	2900      	cmp	r1, #0
 80077e8:	6863      	ldr	r3, [r4, #4]
 80077ea:	dd0b      	ble.n	8007804 <_printf_float+0x19c>
 80077ec:	6121      	str	r1, [r4, #16]
 80077ee:	b913      	cbnz	r3, 80077f6 <_printf_float+0x18e>
 80077f0:	6822      	ldr	r2, [r4, #0]
 80077f2:	07d0      	lsls	r0, r2, #31
 80077f4:	d502      	bpl.n	80077fc <_printf_float+0x194>
 80077f6:	3301      	adds	r3, #1
 80077f8:	440b      	add	r3, r1
 80077fa:	6123      	str	r3, [r4, #16]
 80077fc:	65a1      	str	r1, [r4, #88]	@ 0x58
 80077fe:	f04f 0900 	mov.w	r9, #0
 8007802:	e7db      	b.n	80077bc <_printf_float+0x154>
 8007804:	b913      	cbnz	r3, 800780c <_printf_float+0x1a4>
 8007806:	6822      	ldr	r2, [r4, #0]
 8007808:	07d2      	lsls	r2, r2, #31
 800780a:	d501      	bpl.n	8007810 <_printf_float+0x1a8>
 800780c:	3302      	adds	r3, #2
 800780e:	e7f4      	b.n	80077fa <_printf_float+0x192>
 8007810:	2301      	movs	r3, #1
 8007812:	e7f2      	b.n	80077fa <_printf_float+0x192>
 8007814:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007818:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800781a:	4299      	cmp	r1, r3
 800781c:	db05      	blt.n	800782a <_printf_float+0x1c2>
 800781e:	6823      	ldr	r3, [r4, #0]
 8007820:	6121      	str	r1, [r4, #16]
 8007822:	07d8      	lsls	r0, r3, #31
 8007824:	d5ea      	bpl.n	80077fc <_printf_float+0x194>
 8007826:	1c4b      	adds	r3, r1, #1
 8007828:	e7e7      	b.n	80077fa <_printf_float+0x192>
 800782a:	2900      	cmp	r1, #0
 800782c:	bfd4      	ite	le
 800782e:	f1c1 0202 	rsble	r2, r1, #2
 8007832:	2201      	movgt	r2, #1
 8007834:	4413      	add	r3, r2
 8007836:	e7e0      	b.n	80077fa <_printf_float+0x192>
 8007838:	6823      	ldr	r3, [r4, #0]
 800783a:	055a      	lsls	r2, r3, #21
 800783c:	d407      	bmi.n	800784e <_printf_float+0x1e6>
 800783e:	6923      	ldr	r3, [r4, #16]
 8007840:	4642      	mov	r2, r8
 8007842:	4631      	mov	r1, r6
 8007844:	4628      	mov	r0, r5
 8007846:	47b8      	blx	r7
 8007848:	3001      	adds	r0, #1
 800784a:	d12b      	bne.n	80078a4 <_printf_float+0x23c>
 800784c:	e767      	b.n	800771e <_printf_float+0xb6>
 800784e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007852:	f240 80dd 	bls.w	8007a10 <_printf_float+0x3a8>
 8007856:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800785a:	2200      	movs	r2, #0
 800785c:	2300      	movs	r3, #0
 800785e:	f7f9 f953 	bl	8000b08 <__aeabi_dcmpeq>
 8007862:	2800      	cmp	r0, #0
 8007864:	d033      	beq.n	80078ce <_printf_float+0x266>
 8007866:	4a37      	ldr	r2, [pc, #220]	@ (8007944 <_printf_float+0x2dc>)
 8007868:	2301      	movs	r3, #1
 800786a:	4631      	mov	r1, r6
 800786c:	4628      	mov	r0, r5
 800786e:	47b8      	blx	r7
 8007870:	3001      	adds	r0, #1
 8007872:	f43f af54 	beq.w	800771e <_printf_float+0xb6>
 8007876:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800787a:	4543      	cmp	r3, r8
 800787c:	db02      	blt.n	8007884 <_printf_float+0x21c>
 800787e:	6823      	ldr	r3, [r4, #0]
 8007880:	07d8      	lsls	r0, r3, #31
 8007882:	d50f      	bpl.n	80078a4 <_printf_float+0x23c>
 8007884:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007888:	4631      	mov	r1, r6
 800788a:	4628      	mov	r0, r5
 800788c:	47b8      	blx	r7
 800788e:	3001      	adds	r0, #1
 8007890:	f43f af45 	beq.w	800771e <_printf_float+0xb6>
 8007894:	f04f 0900 	mov.w	r9, #0
 8007898:	f108 38ff 	add.w	r8, r8, #4294967295
 800789c:	f104 0a1a 	add.w	sl, r4, #26
 80078a0:	45c8      	cmp	r8, r9
 80078a2:	dc09      	bgt.n	80078b8 <_printf_float+0x250>
 80078a4:	6823      	ldr	r3, [r4, #0]
 80078a6:	079b      	lsls	r3, r3, #30
 80078a8:	f100 8103 	bmi.w	8007ab2 <_printf_float+0x44a>
 80078ac:	68e0      	ldr	r0, [r4, #12]
 80078ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80078b0:	4298      	cmp	r0, r3
 80078b2:	bfb8      	it	lt
 80078b4:	4618      	movlt	r0, r3
 80078b6:	e734      	b.n	8007722 <_printf_float+0xba>
 80078b8:	2301      	movs	r3, #1
 80078ba:	4652      	mov	r2, sl
 80078bc:	4631      	mov	r1, r6
 80078be:	4628      	mov	r0, r5
 80078c0:	47b8      	blx	r7
 80078c2:	3001      	adds	r0, #1
 80078c4:	f43f af2b 	beq.w	800771e <_printf_float+0xb6>
 80078c8:	f109 0901 	add.w	r9, r9, #1
 80078cc:	e7e8      	b.n	80078a0 <_printf_float+0x238>
 80078ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	dc39      	bgt.n	8007948 <_printf_float+0x2e0>
 80078d4:	4a1b      	ldr	r2, [pc, #108]	@ (8007944 <_printf_float+0x2dc>)
 80078d6:	2301      	movs	r3, #1
 80078d8:	4631      	mov	r1, r6
 80078da:	4628      	mov	r0, r5
 80078dc:	47b8      	blx	r7
 80078de:	3001      	adds	r0, #1
 80078e0:	f43f af1d 	beq.w	800771e <_printf_float+0xb6>
 80078e4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80078e8:	ea59 0303 	orrs.w	r3, r9, r3
 80078ec:	d102      	bne.n	80078f4 <_printf_float+0x28c>
 80078ee:	6823      	ldr	r3, [r4, #0]
 80078f0:	07d9      	lsls	r1, r3, #31
 80078f2:	d5d7      	bpl.n	80078a4 <_printf_float+0x23c>
 80078f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80078f8:	4631      	mov	r1, r6
 80078fa:	4628      	mov	r0, r5
 80078fc:	47b8      	blx	r7
 80078fe:	3001      	adds	r0, #1
 8007900:	f43f af0d 	beq.w	800771e <_printf_float+0xb6>
 8007904:	f04f 0a00 	mov.w	sl, #0
 8007908:	f104 0b1a 	add.w	fp, r4, #26
 800790c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800790e:	425b      	negs	r3, r3
 8007910:	4553      	cmp	r3, sl
 8007912:	dc01      	bgt.n	8007918 <_printf_float+0x2b0>
 8007914:	464b      	mov	r3, r9
 8007916:	e793      	b.n	8007840 <_printf_float+0x1d8>
 8007918:	2301      	movs	r3, #1
 800791a:	465a      	mov	r2, fp
 800791c:	4631      	mov	r1, r6
 800791e:	4628      	mov	r0, r5
 8007920:	47b8      	blx	r7
 8007922:	3001      	adds	r0, #1
 8007924:	f43f aefb 	beq.w	800771e <_printf_float+0xb6>
 8007928:	f10a 0a01 	add.w	sl, sl, #1
 800792c:	e7ee      	b.n	800790c <_printf_float+0x2a4>
 800792e:	bf00      	nop
 8007930:	7fefffff 	.word	0x7fefffff
 8007934:	0800a240 	.word	0x0800a240
 8007938:	0800a23c 	.word	0x0800a23c
 800793c:	0800a248 	.word	0x0800a248
 8007940:	0800a244 	.word	0x0800a244
 8007944:	0800a24c 	.word	0x0800a24c
 8007948:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800794a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800794e:	4553      	cmp	r3, sl
 8007950:	bfa8      	it	ge
 8007952:	4653      	movge	r3, sl
 8007954:	2b00      	cmp	r3, #0
 8007956:	4699      	mov	r9, r3
 8007958:	dc36      	bgt.n	80079c8 <_printf_float+0x360>
 800795a:	f04f 0b00 	mov.w	fp, #0
 800795e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007962:	f104 021a 	add.w	r2, r4, #26
 8007966:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007968:	9306      	str	r3, [sp, #24]
 800796a:	eba3 0309 	sub.w	r3, r3, r9
 800796e:	455b      	cmp	r3, fp
 8007970:	dc31      	bgt.n	80079d6 <_printf_float+0x36e>
 8007972:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007974:	459a      	cmp	sl, r3
 8007976:	dc3a      	bgt.n	80079ee <_printf_float+0x386>
 8007978:	6823      	ldr	r3, [r4, #0]
 800797a:	07da      	lsls	r2, r3, #31
 800797c:	d437      	bmi.n	80079ee <_printf_float+0x386>
 800797e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007980:	ebaa 0903 	sub.w	r9, sl, r3
 8007984:	9b06      	ldr	r3, [sp, #24]
 8007986:	ebaa 0303 	sub.w	r3, sl, r3
 800798a:	4599      	cmp	r9, r3
 800798c:	bfa8      	it	ge
 800798e:	4699      	movge	r9, r3
 8007990:	f1b9 0f00 	cmp.w	r9, #0
 8007994:	dc33      	bgt.n	80079fe <_printf_float+0x396>
 8007996:	f04f 0800 	mov.w	r8, #0
 800799a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800799e:	f104 0b1a 	add.w	fp, r4, #26
 80079a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079a4:	ebaa 0303 	sub.w	r3, sl, r3
 80079a8:	eba3 0309 	sub.w	r3, r3, r9
 80079ac:	4543      	cmp	r3, r8
 80079ae:	f77f af79 	ble.w	80078a4 <_printf_float+0x23c>
 80079b2:	2301      	movs	r3, #1
 80079b4:	465a      	mov	r2, fp
 80079b6:	4631      	mov	r1, r6
 80079b8:	4628      	mov	r0, r5
 80079ba:	47b8      	blx	r7
 80079bc:	3001      	adds	r0, #1
 80079be:	f43f aeae 	beq.w	800771e <_printf_float+0xb6>
 80079c2:	f108 0801 	add.w	r8, r8, #1
 80079c6:	e7ec      	b.n	80079a2 <_printf_float+0x33a>
 80079c8:	4642      	mov	r2, r8
 80079ca:	4631      	mov	r1, r6
 80079cc:	4628      	mov	r0, r5
 80079ce:	47b8      	blx	r7
 80079d0:	3001      	adds	r0, #1
 80079d2:	d1c2      	bne.n	800795a <_printf_float+0x2f2>
 80079d4:	e6a3      	b.n	800771e <_printf_float+0xb6>
 80079d6:	2301      	movs	r3, #1
 80079d8:	4631      	mov	r1, r6
 80079da:	4628      	mov	r0, r5
 80079dc:	9206      	str	r2, [sp, #24]
 80079de:	47b8      	blx	r7
 80079e0:	3001      	adds	r0, #1
 80079e2:	f43f ae9c 	beq.w	800771e <_printf_float+0xb6>
 80079e6:	9a06      	ldr	r2, [sp, #24]
 80079e8:	f10b 0b01 	add.w	fp, fp, #1
 80079ec:	e7bb      	b.n	8007966 <_printf_float+0x2fe>
 80079ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80079f2:	4631      	mov	r1, r6
 80079f4:	4628      	mov	r0, r5
 80079f6:	47b8      	blx	r7
 80079f8:	3001      	adds	r0, #1
 80079fa:	d1c0      	bne.n	800797e <_printf_float+0x316>
 80079fc:	e68f      	b.n	800771e <_printf_float+0xb6>
 80079fe:	9a06      	ldr	r2, [sp, #24]
 8007a00:	464b      	mov	r3, r9
 8007a02:	4442      	add	r2, r8
 8007a04:	4631      	mov	r1, r6
 8007a06:	4628      	mov	r0, r5
 8007a08:	47b8      	blx	r7
 8007a0a:	3001      	adds	r0, #1
 8007a0c:	d1c3      	bne.n	8007996 <_printf_float+0x32e>
 8007a0e:	e686      	b.n	800771e <_printf_float+0xb6>
 8007a10:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007a14:	f1ba 0f01 	cmp.w	sl, #1
 8007a18:	dc01      	bgt.n	8007a1e <_printf_float+0x3b6>
 8007a1a:	07db      	lsls	r3, r3, #31
 8007a1c:	d536      	bpl.n	8007a8c <_printf_float+0x424>
 8007a1e:	2301      	movs	r3, #1
 8007a20:	4642      	mov	r2, r8
 8007a22:	4631      	mov	r1, r6
 8007a24:	4628      	mov	r0, r5
 8007a26:	47b8      	blx	r7
 8007a28:	3001      	adds	r0, #1
 8007a2a:	f43f ae78 	beq.w	800771e <_printf_float+0xb6>
 8007a2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a32:	4631      	mov	r1, r6
 8007a34:	4628      	mov	r0, r5
 8007a36:	47b8      	blx	r7
 8007a38:	3001      	adds	r0, #1
 8007a3a:	f43f ae70 	beq.w	800771e <_printf_float+0xb6>
 8007a3e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007a42:	2200      	movs	r2, #0
 8007a44:	2300      	movs	r3, #0
 8007a46:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007a4a:	f7f9 f85d 	bl	8000b08 <__aeabi_dcmpeq>
 8007a4e:	b9c0      	cbnz	r0, 8007a82 <_printf_float+0x41a>
 8007a50:	4653      	mov	r3, sl
 8007a52:	f108 0201 	add.w	r2, r8, #1
 8007a56:	4631      	mov	r1, r6
 8007a58:	4628      	mov	r0, r5
 8007a5a:	47b8      	blx	r7
 8007a5c:	3001      	adds	r0, #1
 8007a5e:	d10c      	bne.n	8007a7a <_printf_float+0x412>
 8007a60:	e65d      	b.n	800771e <_printf_float+0xb6>
 8007a62:	2301      	movs	r3, #1
 8007a64:	465a      	mov	r2, fp
 8007a66:	4631      	mov	r1, r6
 8007a68:	4628      	mov	r0, r5
 8007a6a:	47b8      	blx	r7
 8007a6c:	3001      	adds	r0, #1
 8007a6e:	f43f ae56 	beq.w	800771e <_printf_float+0xb6>
 8007a72:	f108 0801 	add.w	r8, r8, #1
 8007a76:	45d0      	cmp	r8, sl
 8007a78:	dbf3      	blt.n	8007a62 <_printf_float+0x3fa>
 8007a7a:	464b      	mov	r3, r9
 8007a7c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007a80:	e6df      	b.n	8007842 <_printf_float+0x1da>
 8007a82:	f04f 0800 	mov.w	r8, #0
 8007a86:	f104 0b1a 	add.w	fp, r4, #26
 8007a8a:	e7f4      	b.n	8007a76 <_printf_float+0x40e>
 8007a8c:	2301      	movs	r3, #1
 8007a8e:	4642      	mov	r2, r8
 8007a90:	e7e1      	b.n	8007a56 <_printf_float+0x3ee>
 8007a92:	2301      	movs	r3, #1
 8007a94:	464a      	mov	r2, r9
 8007a96:	4631      	mov	r1, r6
 8007a98:	4628      	mov	r0, r5
 8007a9a:	47b8      	blx	r7
 8007a9c:	3001      	adds	r0, #1
 8007a9e:	f43f ae3e 	beq.w	800771e <_printf_float+0xb6>
 8007aa2:	f108 0801 	add.w	r8, r8, #1
 8007aa6:	68e3      	ldr	r3, [r4, #12]
 8007aa8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007aaa:	1a5b      	subs	r3, r3, r1
 8007aac:	4543      	cmp	r3, r8
 8007aae:	dcf0      	bgt.n	8007a92 <_printf_float+0x42a>
 8007ab0:	e6fc      	b.n	80078ac <_printf_float+0x244>
 8007ab2:	f04f 0800 	mov.w	r8, #0
 8007ab6:	f104 0919 	add.w	r9, r4, #25
 8007aba:	e7f4      	b.n	8007aa6 <_printf_float+0x43e>

08007abc <_printf_common>:
 8007abc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ac0:	4616      	mov	r6, r2
 8007ac2:	4698      	mov	r8, r3
 8007ac4:	688a      	ldr	r2, [r1, #8]
 8007ac6:	690b      	ldr	r3, [r1, #16]
 8007ac8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007acc:	4293      	cmp	r3, r2
 8007ace:	bfb8      	it	lt
 8007ad0:	4613      	movlt	r3, r2
 8007ad2:	6033      	str	r3, [r6, #0]
 8007ad4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007ad8:	4607      	mov	r7, r0
 8007ada:	460c      	mov	r4, r1
 8007adc:	b10a      	cbz	r2, 8007ae2 <_printf_common+0x26>
 8007ade:	3301      	adds	r3, #1
 8007ae0:	6033      	str	r3, [r6, #0]
 8007ae2:	6823      	ldr	r3, [r4, #0]
 8007ae4:	0699      	lsls	r1, r3, #26
 8007ae6:	bf42      	ittt	mi
 8007ae8:	6833      	ldrmi	r3, [r6, #0]
 8007aea:	3302      	addmi	r3, #2
 8007aec:	6033      	strmi	r3, [r6, #0]
 8007aee:	6825      	ldr	r5, [r4, #0]
 8007af0:	f015 0506 	ands.w	r5, r5, #6
 8007af4:	d106      	bne.n	8007b04 <_printf_common+0x48>
 8007af6:	f104 0a19 	add.w	sl, r4, #25
 8007afa:	68e3      	ldr	r3, [r4, #12]
 8007afc:	6832      	ldr	r2, [r6, #0]
 8007afe:	1a9b      	subs	r3, r3, r2
 8007b00:	42ab      	cmp	r3, r5
 8007b02:	dc26      	bgt.n	8007b52 <_printf_common+0x96>
 8007b04:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007b08:	6822      	ldr	r2, [r4, #0]
 8007b0a:	3b00      	subs	r3, #0
 8007b0c:	bf18      	it	ne
 8007b0e:	2301      	movne	r3, #1
 8007b10:	0692      	lsls	r2, r2, #26
 8007b12:	d42b      	bmi.n	8007b6c <_printf_common+0xb0>
 8007b14:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007b18:	4641      	mov	r1, r8
 8007b1a:	4638      	mov	r0, r7
 8007b1c:	47c8      	blx	r9
 8007b1e:	3001      	adds	r0, #1
 8007b20:	d01e      	beq.n	8007b60 <_printf_common+0xa4>
 8007b22:	6823      	ldr	r3, [r4, #0]
 8007b24:	6922      	ldr	r2, [r4, #16]
 8007b26:	f003 0306 	and.w	r3, r3, #6
 8007b2a:	2b04      	cmp	r3, #4
 8007b2c:	bf02      	ittt	eq
 8007b2e:	68e5      	ldreq	r5, [r4, #12]
 8007b30:	6833      	ldreq	r3, [r6, #0]
 8007b32:	1aed      	subeq	r5, r5, r3
 8007b34:	68a3      	ldr	r3, [r4, #8]
 8007b36:	bf0c      	ite	eq
 8007b38:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007b3c:	2500      	movne	r5, #0
 8007b3e:	4293      	cmp	r3, r2
 8007b40:	bfc4      	itt	gt
 8007b42:	1a9b      	subgt	r3, r3, r2
 8007b44:	18ed      	addgt	r5, r5, r3
 8007b46:	2600      	movs	r6, #0
 8007b48:	341a      	adds	r4, #26
 8007b4a:	42b5      	cmp	r5, r6
 8007b4c:	d11a      	bne.n	8007b84 <_printf_common+0xc8>
 8007b4e:	2000      	movs	r0, #0
 8007b50:	e008      	b.n	8007b64 <_printf_common+0xa8>
 8007b52:	2301      	movs	r3, #1
 8007b54:	4652      	mov	r2, sl
 8007b56:	4641      	mov	r1, r8
 8007b58:	4638      	mov	r0, r7
 8007b5a:	47c8      	blx	r9
 8007b5c:	3001      	adds	r0, #1
 8007b5e:	d103      	bne.n	8007b68 <_printf_common+0xac>
 8007b60:	f04f 30ff 	mov.w	r0, #4294967295
 8007b64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b68:	3501      	adds	r5, #1
 8007b6a:	e7c6      	b.n	8007afa <_printf_common+0x3e>
 8007b6c:	18e1      	adds	r1, r4, r3
 8007b6e:	1c5a      	adds	r2, r3, #1
 8007b70:	2030      	movs	r0, #48	@ 0x30
 8007b72:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007b76:	4422      	add	r2, r4
 8007b78:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007b7c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007b80:	3302      	adds	r3, #2
 8007b82:	e7c7      	b.n	8007b14 <_printf_common+0x58>
 8007b84:	2301      	movs	r3, #1
 8007b86:	4622      	mov	r2, r4
 8007b88:	4641      	mov	r1, r8
 8007b8a:	4638      	mov	r0, r7
 8007b8c:	47c8      	blx	r9
 8007b8e:	3001      	adds	r0, #1
 8007b90:	d0e6      	beq.n	8007b60 <_printf_common+0xa4>
 8007b92:	3601      	adds	r6, #1
 8007b94:	e7d9      	b.n	8007b4a <_printf_common+0x8e>
	...

08007b98 <_printf_i>:
 8007b98:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007b9c:	7e0f      	ldrb	r7, [r1, #24]
 8007b9e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007ba0:	2f78      	cmp	r7, #120	@ 0x78
 8007ba2:	4691      	mov	r9, r2
 8007ba4:	4680      	mov	r8, r0
 8007ba6:	460c      	mov	r4, r1
 8007ba8:	469a      	mov	sl, r3
 8007baa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007bae:	d807      	bhi.n	8007bc0 <_printf_i+0x28>
 8007bb0:	2f62      	cmp	r7, #98	@ 0x62
 8007bb2:	d80a      	bhi.n	8007bca <_printf_i+0x32>
 8007bb4:	2f00      	cmp	r7, #0
 8007bb6:	f000 80d1 	beq.w	8007d5c <_printf_i+0x1c4>
 8007bba:	2f58      	cmp	r7, #88	@ 0x58
 8007bbc:	f000 80b8 	beq.w	8007d30 <_printf_i+0x198>
 8007bc0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007bc4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007bc8:	e03a      	b.n	8007c40 <_printf_i+0xa8>
 8007bca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007bce:	2b15      	cmp	r3, #21
 8007bd0:	d8f6      	bhi.n	8007bc0 <_printf_i+0x28>
 8007bd2:	a101      	add	r1, pc, #4	@ (adr r1, 8007bd8 <_printf_i+0x40>)
 8007bd4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007bd8:	08007c31 	.word	0x08007c31
 8007bdc:	08007c45 	.word	0x08007c45
 8007be0:	08007bc1 	.word	0x08007bc1
 8007be4:	08007bc1 	.word	0x08007bc1
 8007be8:	08007bc1 	.word	0x08007bc1
 8007bec:	08007bc1 	.word	0x08007bc1
 8007bf0:	08007c45 	.word	0x08007c45
 8007bf4:	08007bc1 	.word	0x08007bc1
 8007bf8:	08007bc1 	.word	0x08007bc1
 8007bfc:	08007bc1 	.word	0x08007bc1
 8007c00:	08007bc1 	.word	0x08007bc1
 8007c04:	08007d43 	.word	0x08007d43
 8007c08:	08007c6f 	.word	0x08007c6f
 8007c0c:	08007cfd 	.word	0x08007cfd
 8007c10:	08007bc1 	.word	0x08007bc1
 8007c14:	08007bc1 	.word	0x08007bc1
 8007c18:	08007d65 	.word	0x08007d65
 8007c1c:	08007bc1 	.word	0x08007bc1
 8007c20:	08007c6f 	.word	0x08007c6f
 8007c24:	08007bc1 	.word	0x08007bc1
 8007c28:	08007bc1 	.word	0x08007bc1
 8007c2c:	08007d05 	.word	0x08007d05
 8007c30:	6833      	ldr	r3, [r6, #0]
 8007c32:	1d1a      	adds	r2, r3, #4
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	6032      	str	r2, [r6, #0]
 8007c38:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007c3c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007c40:	2301      	movs	r3, #1
 8007c42:	e09c      	b.n	8007d7e <_printf_i+0x1e6>
 8007c44:	6833      	ldr	r3, [r6, #0]
 8007c46:	6820      	ldr	r0, [r4, #0]
 8007c48:	1d19      	adds	r1, r3, #4
 8007c4a:	6031      	str	r1, [r6, #0]
 8007c4c:	0606      	lsls	r6, r0, #24
 8007c4e:	d501      	bpl.n	8007c54 <_printf_i+0xbc>
 8007c50:	681d      	ldr	r5, [r3, #0]
 8007c52:	e003      	b.n	8007c5c <_printf_i+0xc4>
 8007c54:	0645      	lsls	r5, r0, #25
 8007c56:	d5fb      	bpl.n	8007c50 <_printf_i+0xb8>
 8007c58:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007c5c:	2d00      	cmp	r5, #0
 8007c5e:	da03      	bge.n	8007c68 <_printf_i+0xd0>
 8007c60:	232d      	movs	r3, #45	@ 0x2d
 8007c62:	426d      	negs	r5, r5
 8007c64:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007c68:	4858      	ldr	r0, [pc, #352]	@ (8007dcc <_printf_i+0x234>)
 8007c6a:	230a      	movs	r3, #10
 8007c6c:	e011      	b.n	8007c92 <_printf_i+0xfa>
 8007c6e:	6821      	ldr	r1, [r4, #0]
 8007c70:	6833      	ldr	r3, [r6, #0]
 8007c72:	0608      	lsls	r0, r1, #24
 8007c74:	f853 5b04 	ldr.w	r5, [r3], #4
 8007c78:	d402      	bmi.n	8007c80 <_printf_i+0xe8>
 8007c7a:	0649      	lsls	r1, r1, #25
 8007c7c:	bf48      	it	mi
 8007c7e:	b2ad      	uxthmi	r5, r5
 8007c80:	2f6f      	cmp	r7, #111	@ 0x6f
 8007c82:	4852      	ldr	r0, [pc, #328]	@ (8007dcc <_printf_i+0x234>)
 8007c84:	6033      	str	r3, [r6, #0]
 8007c86:	bf14      	ite	ne
 8007c88:	230a      	movne	r3, #10
 8007c8a:	2308      	moveq	r3, #8
 8007c8c:	2100      	movs	r1, #0
 8007c8e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007c92:	6866      	ldr	r6, [r4, #4]
 8007c94:	60a6      	str	r6, [r4, #8]
 8007c96:	2e00      	cmp	r6, #0
 8007c98:	db05      	blt.n	8007ca6 <_printf_i+0x10e>
 8007c9a:	6821      	ldr	r1, [r4, #0]
 8007c9c:	432e      	orrs	r6, r5
 8007c9e:	f021 0104 	bic.w	r1, r1, #4
 8007ca2:	6021      	str	r1, [r4, #0]
 8007ca4:	d04b      	beq.n	8007d3e <_printf_i+0x1a6>
 8007ca6:	4616      	mov	r6, r2
 8007ca8:	fbb5 f1f3 	udiv	r1, r5, r3
 8007cac:	fb03 5711 	mls	r7, r3, r1, r5
 8007cb0:	5dc7      	ldrb	r7, [r0, r7]
 8007cb2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007cb6:	462f      	mov	r7, r5
 8007cb8:	42bb      	cmp	r3, r7
 8007cba:	460d      	mov	r5, r1
 8007cbc:	d9f4      	bls.n	8007ca8 <_printf_i+0x110>
 8007cbe:	2b08      	cmp	r3, #8
 8007cc0:	d10b      	bne.n	8007cda <_printf_i+0x142>
 8007cc2:	6823      	ldr	r3, [r4, #0]
 8007cc4:	07df      	lsls	r7, r3, #31
 8007cc6:	d508      	bpl.n	8007cda <_printf_i+0x142>
 8007cc8:	6923      	ldr	r3, [r4, #16]
 8007cca:	6861      	ldr	r1, [r4, #4]
 8007ccc:	4299      	cmp	r1, r3
 8007cce:	bfde      	ittt	le
 8007cd0:	2330      	movle	r3, #48	@ 0x30
 8007cd2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007cd6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007cda:	1b92      	subs	r2, r2, r6
 8007cdc:	6122      	str	r2, [r4, #16]
 8007cde:	f8cd a000 	str.w	sl, [sp]
 8007ce2:	464b      	mov	r3, r9
 8007ce4:	aa03      	add	r2, sp, #12
 8007ce6:	4621      	mov	r1, r4
 8007ce8:	4640      	mov	r0, r8
 8007cea:	f7ff fee7 	bl	8007abc <_printf_common>
 8007cee:	3001      	adds	r0, #1
 8007cf0:	d14a      	bne.n	8007d88 <_printf_i+0x1f0>
 8007cf2:	f04f 30ff 	mov.w	r0, #4294967295
 8007cf6:	b004      	add	sp, #16
 8007cf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007cfc:	6823      	ldr	r3, [r4, #0]
 8007cfe:	f043 0320 	orr.w	r3, r3, #32
 8007d02:	6023      	str	r3, [r4, #0]
 8007d04:	4832      	ldr	r0, [pc, #200]	@ (8007dd0 <_printf_i+0x238>)
 8007d06:	2778      	movs	r7, #120	@ 0x78
 8007d08:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007d0c:	6823      	ldr	r3, [r4, #0]
 8007d0e:	6831      	ldr	r1, [r6, #0]
 8007d10:	061f      	lsls	r7, r3, #24
 8007d12:	f851 5b04 	ldr.w	r5, [r1], #4
 8007d16:	d402      	bmi.n	8007d1e <_printf_i+0x186>
 8007d18:	065f      	lsls	r7, r3, #25
 8007d1a:	bf48      	it	mi
 8007d1c:	b2ad      	uxthmi	r5, r5
 8007d1e:	6031      	str	r1, [r6, #0]
 8007d20:	07d9      	lsls	r1, r3, #31
 8007d22:	bf44      	itt	mi
 8007d24:	f043 0320 	orrmi.w	r3, r3, #32
 8007d28:	6023      	strmi	r3, [r4, #0]
 8007d2a:	b11d      	cbz	r5, 8007d34 <_printf_i+0x19c>
 8007d2c:	2310      	movs	r3, #16
 8007d2e:	e7ad      	b.n	8007c8c <_printf_i+0xf4>
 8007d30:	4826      	ldr	r0, [pc, #152]	@ (8007dcc <_printf_i+0x234>)
 8007d32:	e7e9      	b.n	8007d08 <_printf_i+0x170>
 8007d34:	6823      	ldr	r3, [r4, #0]
 8007d36:	f023 0320 	bic.w	r3, r3, #32
 8007d3a:	6023      	str	r3, [r4, #0]
 8007d3c:	e7f6      	b.n	8007d2c <_printf_i+0x194>
 8007d3e:	4616      	mov	r6, r2
 8007d40:	e7bd      	b.n	8007cbe <_printf_i+0x126>
 8007d42:	6833      	ldr	r3, [r6, #0]
 8007d44:	6825      	ldr	r5, [r4, #0]
 8007d46:	6961      	ldr	r1, [r4, #20]
 8007d48:	1d18      	adds	r0, r3, #4
 8007d4a:	6030      	str	r0, [r6, #0]
 8007d4c:	062e      	lsls	r6, r5, #24
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	d501      	bpl.n	8007d56 <_printf_i+0x1be>
 8007d52:	6019      	str	r1, [r3, #0]
 8007d54:	e002      	b.n	8007d5c <_printf_i+0x1c4>
 8007d56:	0668      	lsls	r0, r5, #25
 8007d58:	d5fb      	bpl.n	8007d52 <_printf_i+0x1ba>
 8007d5a:	8019      	strh	r1, [r3, #0]
 8007d5c:	2300      	movs	r3, #0
 8007d5e:	6123      	str	r3, [r4, #16]
 8007d60:	4616      	mov	r6, r2
 8007d62:	e7bc      	b.n	8007cde <_printf_i+0x146>
 8007d64:	6833      	ldr	r3, [r6, #0]
 8007d66:	1d1a      	adds	r2, r3, #4
 8007d68:	6032      	str	r2, [r6, #0]
 8007d6a:	681e      	ldr	r6, [r3, #0]
 8007d6c:	6862      	ldr	r2, [r4, #4]
 8007d6e:	2100      	movs	r1, #0
 8007d70:	4630      	mov	r0, r6
 8007d72:	f7f8 fa4d 	bl	8000210 <memchr>
 8007d76:	b108      	cbz	r0, 8007d7c <_printf_i+0x1e4>
 8007d78:	1b80      	subs	r0, r0, r6
 8007d7a:	6060      	str	r0, [r4, #4]
 8007d7c:	6863      	ldr	r3, [r4, #4]
 8007d7e:	6123      	str	r3, [r4, #16]
 8007d80:	2300      	movs	r3, #0
 8007d82:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007d86:	e7aa      	b.n	8007cde <_printf_i+0x146>
 8007d88:	6923      	ldr	r3, [r4, #16]
 8007d8a:	4632      	mov	r2, r6
 8007d8c:	4649      	mov	r1, r9
 8007d8e:	4640      	mov	r0, r8
 8007d90:	47d0      	blx	sl
 8007d92:	3001      	adds	r0, #1
 8007d94:	d0ad      	beq.n	8007cf2 <_printf_i+0x15a>
 8007d96:	6823      	ldr	r3, [r4, #0]
 8007d98:	079b      	lsls	r3, r3, #30
 8007d9a:	d413      	bmi.n	8007dc4 <_printf_i+0x22c>
 8007d9c:	68e0      	ldr	r0, [r4, #12]
 8007d9e:	9b03      	ldr	r3, [sp, #12]
 8007da0:	4298      	cmp	r0, r3
 8007da2:	bfb8      	it	lt
 8007da4:	4618      	movlt	r0, r3
 8007da6:	e7a6      	b.n	8007cf6 <_printf_i+0x15e>
 8007da8:	2301      	movs	r3, #1
 8007daa:	4632      	mov	r2, r6
 8007dac:	4649      	mov	r1, r9
 8007dae:	4640      	mov	r0, r8
 8007db0:	47d0      	blx	sl
 8007db2:	3001      	adds	r0, #1
 8007db4:	d09d      	beq.n	8007cf2 <_printf_i+0x15a>
 8007db6:	3501      	adds	r5, #1
 8007db8:	68e3      	ldr	r3, [r4, #12]
 8007dba:	9903      	ldr	r1, [sp, #12]
 8007dbc:	1a5b      	subs	r3, r3, r1
 8007dbe:	42ab      	cmp	r3, r5
 8007dc0:	dcf2      	bgt.n	8007da8 <_printf_i+0x210>
 8007dc2:	e7eb      	b.n	8007d9c <_printf_i+0x204>
 8007dc4:	2500      	movs	r5, #0
 8007dc6:	f104 0619 	add.w	r6, r4, #25
 8007dca:	e7f5      	b.n	8007db8 <_printf_i+0x220>
 8007dcc:	0800a24e 	.word	0x0800a24e
 8007dd0:	0800a25f 	.word	0x0800a25f

08007dd4 <std>:
 8007dd4:	2300      	movs	r3, #0
 8007dd6:	b510      	push	{r4, lr}
 8007dd8:	4604      	mov	r4, r0
 8007dda:	e9c0 3300 	strd	r3, r3, [r0]
 8007dde:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007de2:	6083      	str	r3, [r0, #8]
 8007de4:	8181      	strh	r1, [r0, #12]
 8007de6:	6643      	str	r3, [r0, #100]	@ 0x64
 8007de8:	81c2      	strh	r2, [r0, #14]
 8007dea:	6183      	str	r3, [r0, #24]
 8007dec:	4619      	mov	r1, r3
 8007dee:	2208      	movs	r2, #8
 8007df0:	305c      	adds	r0, #92	@ 0x5c
 8007df2:	f000 f916 	bl	8008022 <memset>
 8007df6:	4b0d      	ldr	r3, [pc, #52]	@ (8007e2c <std+0x58>)
 8007df8:	6263      	str	r3, [r4, #36]	@ 0x24
 8007dfa:	4b0d      	ldr	r3, [pc, #52]	@ (8007e30 <std+0x5c>)
 8007dfc:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007dfe:	4b0d      	ldr	r3, [pc, #52]	@ (8007e34 <std+0x60>)
 8007e00:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007e02:	4b0d      	ldr	r3, [pc, #52]	@ (8007e38 <std+0x64>)
 8007e04:	6323      	str	r3, [r4, #48]	@ 0x30
 8007e06:	4b0d      	ldr	r3, [pc, #52]	@ (8007e3c <std+0x68>)
 8007e08:	6224      	str	r4, [r4, #32]
 8007e0a:	429c      	cmp	r4, r3
 8007e0c:	d006      	beq.n	8007e1c <std+0x48>
 8007e0e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007e12:	4294      	cmp	r4, r2
 8007e14:	d002      	beq.n	8007e1c <std+0x48>
 8007e16:	33d0      	adds	r3, #208	@ 0xd0
 8007e18:	429c      	cmp	r4, r3
 8007e1a:	d105      	bne.n	8007e28 <std+0x54>
 8007e1c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007e20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e24:	f000 b97a 	b.w	800811c <__retarget_lock_init_recursive>
 8007e28:	bd10      	pop	{r4, pc}
 8007e2a:	bf00      	nop
 8007e2c:	08007f9d 	.word	0x08007f9d
 8007e30:	08007fbf 	.word	0x08007fbf
 8007e34:	08007ff7 	.word	0x08007ff7
 8007e38:	0800801b 	.word	0x0800801b
 8007e3c:	20000b90 	.word	0x20000b90

08007e40 <stdio_exit_handler>:
 8007e40:	4a02      	ldr	r2, [pc, #8]	@ (8007e4c <stdio_exit_handler+0xc>)
 8007e42:	4903      	ldr	r1, [pc, #12]	@ (8007e50 <stdio_exit_handler+0x10>)
 8007e44:	4803      	ldr	r0, [pc, #12]	@ (8007e54 <stdio_exit_handler+0x14>)
 8007e46:	f000 b869 	b.w	8007f1c <_fwalk_sglue>
 8007e4a:	bf00      	nop
 8007e4c:	20000010 	.word	0x20000010
 8007e50:	08009a85 	.word	0x08009a85
 8007e54:	20000020 	.word	0x20000020

08007e58 <cleanup_stdio>:
 8007e58:	6841      	ldr	r1, [r0, #4]
 8007e5a:	4b0c      	ldr	r3, [pc, #48]	@ (8007e8c <cleanup_stdio+0x34>)
 8007e5c:	4299      	cmp	r1, r3
 8007e5e:	b510      	push	{r4, lr}
 8007e60:	4604      	mov	r4, r0
 8007e62:	d001      	beq.n	8007e68 <cleanup_stdio+0x10>
 8007e64:	f001 fe0e 	bl	8009a84 <_fflush_r>
 8007e68:	68a1      	ldr	r1, [r4, #8]
 8007e6a:	4b09      	ldr	r3, [pc, #36]	@ (8007e90 <cleanup_stdio+0x38>)
 8007e6c:	4299      	cmp	r1, r3
 8007e6e:	d002      	beq.n	8007e76 <cleanup_stdio+0x1e>
 8007e70:	4620      	mov	r0, r4
 8007e72:	f001 fe07 	bl	8009a84 <_fflush_r>
 8007e76:	68e1      	ldr	r1, [r4, #12]
 8007e78:	4b06      	ldr	r3, [pc, #24]	@ (8007e94 <cleanup_stdio+0x3c>)
 8007e7a:	4299      	cmp	r1, r3
 8007e7c:	d004      	beq.n	8007e88 <cleanup_stdio+0x30>
 8007e7e:	4620      	mov	r0, r4
 8007e80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e84:	f001 bdfe 	b.w	8009a84 <_fflush_r>
 8007e88:	bd10      	pop	{r4, pc}
 8007e8a:	bf00      	nop
 8007e8c:	20000b90 	.word	0x20000b90
 8007e90:	20000bf8 	.word	0x20000bf8
 8007e94:	20000c60 	.word	0x20000c60

08007e98 <global_stdio_init.part.0>:
 8007e98:	b510      	push	{r4, lr}
 8007e9a:	4b0b      	ldr	r3, [pc, #44]	@ (8007ec8 <global_stdio_init.part.0+0x30>)
 8007e9c:	4c0b      	ldr	r4, [pc, #44]	@ (8007ecc <global_stdio_init.part.0+0x34>)
 8007e9e:	4a0c      	ldr	r2, [pc, #48]	@ (8007ed0 <global_stdio_init.part.0+0x38>)
 8007ea0:	601a      	str	r2, [r3, #0]
 8007ea2:	4620      	mov	r0, r4
 8007ea4:	2200      	movs	r2, #0
 8007ea6:	2104      	movs	r1, #4
 8007ea8:	f7ff ff94 	bl	8007dd4 <std>
 8007eac:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007eb0:	2201      	movs	r2, #1
 8007eb2:	2109      	movs	r1, #9
 8007eb4:	f7ff ff8e 	bl	8007dd4 <std>
 8007eb8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007ebc:	2202      	movs	r2, #2
 8007ebe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ec2:	2112      	movs	r1, #18
 8007ec4:	f7ff bf86 	b.w	8007dd4 <std>
 8007ec8:	20000cc8 	.word	0x20000cc8
 8007ecc:	20000b90 	.word	0x20000b90
 8007ed0:	08007e41 	.word	0x08007e41

08007ed4 <__sfp_lock_acquire>:
 8007ed4:	4801      	ldr	r0, [pc, #4]	@ (8007edc <__sfp_lock_acquire+0x8>)
 8007ed6:	f000 b922 	b.w	800811e <__retarget_lock_acquire_recursive>
 8007eda:	bf00      	nop
 8007edc:	20000cd1 	.word	0x20000cd1

08007ee0 <__sfp_lock_release>:
 8007ee0:	4801      	ldr	r0, [pc, #4]	@ (8007ee8 <__sfp_lock_release+0x8>)
 8007ee2:	f000 b91d 	b.w	8008120 <__retarget_lock_release_recursive>
 8007ee6:	bf00      	nop
 8007ee8:	20000cd1 	.word	0x20000cd1

08007eec <__sinit>:
 8007eec:	b510      	push	{r4, lr}
 8007eee:	4604      	mov	r4, r0
 8007ef0:	f7ff fff0 	bl	8007ed4 <__sfp_lock_acquire>
 8007ef4:	6a23      	ldr	r3, [r4, #32]
 8007ef6:	b11b      	cbz	r3, 8007f00 <__sinit+0x14>
 8007ef8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007efc:	f7ff bff0 	b.w	8007ee0 <__sfp_lock_release>
 8007f00:	4b04      	ldr	r3, [pc, #16]	@ (8007f14 <__sinit+0x28>)
 8007f02:	6223      	str	r3, [r4, #32]
 8007f04:	4b04      	ldr	r3, [pc, #16]	@ (8007f18 <__sinit+0x2c>)
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d1f5      	bne.n	8007ef8 <__sinit+0xc>
 8007f0c:	f7ff ffc4 	bl	8007e98 <global_stdio_init.part.0>
 8007f10:	e7f2      	b.n	8007ef8 <__sinit+0xc>
 8007f12:	bf00      	nop
 8007f14:	08007e59 	.word	0x08007e59
 8007f18:	20000cc8 	.word	0x20000cc8

08007f1c <_fwalk_sglue>:
 8007f1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f20:	4607      	mov	r7, r0
 8007f22:	4688      	mov	r8, r1
 8007f24:	4614      	mov	r4, r2
 8007f26:	2600      	movs	r6, #0
 8007f28:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007f2c:	f1b9 0901 	subs.w	r9, r9, #1
 8007f30:	d505      	bpl.n	8007f3e <_fwalk_sglue+0x22>
 8007f32:	6824      	ldr	r4, [r4, #0]
 8007f34:	2c00      	cmp	r4, #0
 8007f36:	d1f7      	bne.n	8007f28 <_fwalk_sglue+0xc>
 8007f38:	4630      	mov	r0, r6
 8007f3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f3e:	89ab      	ldrh	r3, [r5, #12]
 8007f40:	2b01      	cmp	r3, #1
 8007f42:	d907      	bls.n	8007f54 <_fwalk_sglue+0x38>
 8007f44:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007f48:	3301      	adds	r3, #1
 8007f4a:	d003      	beq.n	8007f54 <_fwalk_sglue+0x38>
 8007f4c:	4629      	mov	r1, r5
 8007f4e:	4638      	mov	r0, r7
 8007f50:	47c0      	blx	r8
 8007f52:	4306      	orrs	r6, r0
 8007f54:	3568      	adds	r5, #104	@ 0x68
 8007f56:	e7e9      	b.n	8007f2c <_fwalk_sglue+0x10>

08007f58 <siprintf>:
 8007f58:	b40e      	push	{r1, r2, r3}
 8007f5a:	b510      	push	{r4, lr}
 8007f5c:	b09d      	sub	sp, #116	@ 0x74
 8007f5e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007f60:	9002      	str	r0, [sp, #8]
 8007f62:	9006      	str	r0, [sp, #24]
 8007f64:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007f68:	480a      	ldr	r0, [pc, #40]	@ (8007f94 <siprintf+0x3c>)
 8007f6a:	9107      	str	r1, [sp, #28]
 8007f6c:	9104      	str	r1, [sp, #16]
 8007f6e:	490a      	ldr	r1, [pc, #40]	@ (8007f98 <siprintf+0x40>)
 8007f70:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f74:	9105      	str	r1, [sp, #20]
 8007f76:	2400      	movs	r4, #0
 8007f78:	a902      	add	r1, sp, #8
 8007f7a:	6800      	ldr	r0, [r0, #0]
 8007f7c:	9301      	str	r3, [sp, #4]
 8007f7e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007f80:	f001 fc00 	bl	8009784 <_svfiprintf_r>
 8007f84:	9b02      	ldr	r3, [sp, #8]
 8007f86:	701c      	strb	r4, [r3, #0]
 8007f88:	b01d      	add	sp, #116	@ 0x74
 8007f8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f8e:	b003      	add	sp, #12
 8007f90:	4770      	bx	lr
 8007f92:	bf00      	nop
 8007f94:	2000001c 	.word	0x2000001c
 8007f98:	ffff0208 	.word	0xffff0208

08007f9c <__sread>:
 8007f9c:	b510      	push	{r4, lr}
 8007f9e:	460c      	mov	r4, r1
 8007fa0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007fa4:	f000 f86c 	bl	8008080 <_read_r>
 8007fa8:	2800      	cmp	r0, #0
 8007faa:	bfab      	itete	ge
 8007fac:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007fae:	89a3      	ldrhlt	r3, [r4, #12]
 8007fb0:	181b      	addge	r3, r3, r0
 8007fb2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007fb6:	bfac      	ite	ge
 8007fb8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007fba:	81a3      	strhlt	r3, [r4, #12]
 8007fbc:	bd10      	pop	{r4, pc}

08007fbe <__swrite>:
 8007fbe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007fc2:	461f      	mov	r7, r3
 8007fc4:	898b      	ldrh	r3, [r1, #12]
 8007fc6:	05db      	lsls	r3, r3, #23
 8007fc8:	4605      	mov	r5, r0
 8007fca:	460c      	mov	r4, r1
 8007fcc:	4616      	mov	r6, r2
 8007fce:	d505      	bpl.n	8007fdc <__swrite+0x1e>
 8007fd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007fd4:	2302      	movs	r3, #2
 8007fd6:	2200      	movs	r2, #0
 8007fd8:	f000 f840 	bl	800805c <_lseek_r>
 8007fdc:	89a3      	ldrh	r3, [r4, #12]
 8007fde:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007fe2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007fe6:	81a3      	strh	r3, [r4, #12]
 8007fe8:	4632      	mov	r2, r6
 8007fea:	463b      	mov	r3, r7
 8007fec:	4628      	mov	r0, r5
 8007fee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007ff2:	f000 b857 	b.w	80080a4 <_write_r>

08007ff6 <__sseek>:
 8007ff6:	b510      	push	{r4, lr}
 8007ff8:	460c      	mov	r4, r1
 8007ffa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ffe:	f000 f82d 	bl	800805c <_lseek_r>
 8008002:	1c43      	adds	r3, r0, #1
 8008004:	89a3      	ldrh	r3, [r4, #12]
 8008006:	bf15      	itete	ne
 8008008:	6560      	strne	r0, [r4, #84]	@ 0x54
 800800a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800800e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008012:	81a3      	strheq	r3, [r4, #12]
 8008014:	bf18      	it	ne
 8008016:	81a3      	strhne	r3, [r4, #12]
 8008018:	bd10      	pop	{r4, pc}

0800801a <__sclose>:
 800801a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800801e:	f000 b80d 	b.w	800803c <_close_r>

08008022 <memset>:
 8008022:	4402      	add	r2, r0
 8008024:	4603      	mov	r3, r0
 8008026:	4293      	cmp	r3, r2
 8008028:	d100      	bne.n	800802c <memset+0xa>
 800802a:	4770      	bx	lr
 800802c:	f803 1b01 	strb.w	r1, [r3], #1
 8008030:	e7f9      	b.n	8008026 <memset+0x4>
	...

08008034 <_localeconv_r>:
 8008034:	4800      	ldr	r0, [pc, #0]	@ (8008038 <_localeconv_r+0x4>)
 8008036:	4770      	bx	lr
 8008038:	2000015c 	.word	0x2000015c

0800803c <_close_r>:
 800803c:	b538      	push	{r3, r4, r5, lr}
 800803e:	4d06      	ldr	r5, [pc, #24]	@ (8008058 <_close_r+0x1c>)
 8008040:	2300      	movs	r3, #0
 8008042:	4604      	mov	r4, r0
 8008044:	4608      	mov	r0, r1
 8008046:	602b      	str	r3, [r5, #0]
 8008048:	f7f9 fe9a 	bl	8001d80 <_close>
 800804c:	1c43      	adds	r3, r0, #1
 800804e:	d102      	bne.n	8008056 <_close_r+0x1a>
 8008050:	682b      	ldr	r3, [r5, #0]
 8008052:	b103      	cbz	r3, 8008056 <_close_r+0x1a>
 8008054:	6023      	str	r3, [r4, #0]
 8008056:	bd38      	pop	{r3, r4, r5, pc}
 8008058:	20000ccc 	.word	0x20000ccc

0800805c <_lseek_r>:
 800805c:	b538      	push	{r3, r4, r5, lr}
 800805e:	4d07      	ldr	r5, [pc, #28]	@ (800807c <_lseek_r+0x20>)
 8008060:	4604      	mov	r4, r0
 8008062:	4608      	mov	r0, r1
 8008064:	4611      	mov	r1, r2
 8008066:	2200      	movs	r2, #0
 8008068:	602a      	str	r2, [r5, #0]
 800806a:	461a      	mov	r2, r3
 800806c:	f7f9 feaf 	bl	8001dce <_lseek>
 8008070:	1c43      	adds	r3, r0, #1
 8008072:	d102      	bne.n	800807a <_lseek_r+0x1e>
 8008074:	682b      	ldr	r3, [r5, #0]
 8008076:	b103      	cbz	r3, 800807a <_lseek_r+0x1e>
 8008078:	6023      	str	r3, [r4, #0]
 800807a:	bd38      	pop	{r3, r4, r5, pc}
 800807c:	20000ccc 	.word	0x20000ccc

08008080 <_read_r>:
 8008080:	b538      	push	{r3, r4, r5, lr}
 8008082:	4d07      	ldr	r5, [pc, #28]	@ (80080a0 <_read_r+0x20>)
 8008084:	4604      	mov	r4, r0
 8008086:	4608      	mov	r0, r1
 8008088:	4611      	mov	r1, r2
 800808a:	2200      	movs	r2, #0
 800808c:	602a      	str	r2, [r5, #0]
 800808e:	461a      	mov	r2, r3
 8008090:	f7f9 fe3d 	bl	8001d0e <_read>
 8008094:	1c43      	adds	r3, r0, #1
 8008096:	d102      	bne.n	800809e <_read_r+0x1e>
 8008098:	682b      	ldr	r3, [r5, #0]
 800809a:	b103      	cbz	r3, 800809e <_read_r+0x1e>
 800809c:	6023      	str	r3, [r4, #0]
 800809e:	bd38      	pop	{r3, r4, r5, pc}
 80080a0:	20000ccc 	.word	0x20000ccc

080080a4 <_write_r>:
 80080a4:	b538      	push	{r3, r4, r5, lr}
 80080a6:	4d07      	ldr	r5, [pc, #28]	@ (80080c4 <_write_r+0x20>)
 80080a8:	4604      	mov	r4, r0
 80080aa:	4608      	mov	r0, r1
 80080ac:	4611      	mov	r1, r2
 80080ae:	2200      	movs	r2, #0
 80080b0:	602a      	str	r2, [r5, #0]
 80080b2:	461a      	mov	r2, r3
 80080b4:	f7f9 fe48 	bl	8001d48 <_write>
 80080b8:	1c43      	adds	r3, r0, #1
 80080ba:	d102      	bne.n	80080c2 <_write_r+0x1e>
 80080bc:	682b      	ldr	r3, [r5, #0]
 80080be:	b103      	cbz	r3, 80080c2 <_write_r+0x1e>
 80080c0:	6023      	str	r3, [r4, #0]
 80080c2:	bd38      	pop	{r3, r4, r5, pc}
 80080c4:	20000ccc 	.word	0x20000ccc

080080c8 <__errno>:
 80080c8:	4b01      	ldr	r3, [pc, #4]	@ (80080d0 <__errno+0x8>)
 80080ca:	6818      	ldr	r0, [r3, #0]
 80080cc:	4770      	bx	lr
 80080ce:	bf00      	nop
 80080d0:	2000001c 	.word	0x2000001c

080080d4 <__libc_init_array>:
 80080d4:	b570      	push	{r4, r5, r6, lr}
 80080d6:	4d0d      	ldr	r5, [pc, #52]	@ (800810c <__libc_init_array+0x38>)
 80080d8:	4c0d      	ldr	r4, [pc, #52]	@ (8008110 <__libc_init_array+0x3c>)
 80080da:	1b64      	subs	r4, r4, r5
 80080dc:	10a4      	asrs	r4, r4, #2
 80080de:	2600      	movs	r6, #0
 80080e0:	42a6      	cmp	r6, r4
 80080e2:	d109      	bne.n	80080f8 <__libc_init_array+0x24>
 80080e4:	4d0b      	ldr	r5, [pc, #44]	@ (8008114 <__libc_init_array+0x40>)
 80080e6:	4c0c      	ldr	r4, [pc, #48]	@ (8008118 <__libc_init_array+0x44>)
 80080e8:	f002 f86a 	bl	800a1c0 <_init>
 80080ec:	1b64      	subs	r4, r4, r5
 80080ee:	10a4      	asrs	r4, r4, #2
 80080f0:	2600      	movs	r6, #0
 80080f2:	42a6      	cmp	r6, r4
 80080f4:	d105      	bne.n	8008102 <__libc_init_array+0x2e>
 80080f6:	bd70      	pop	{r4, r5, r6, pc}
 80080f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80080fc:	4798      	blx	r3
 80080fe:	3601      	adds	r6, #1
 8008100:	e7ee      	b.n	80080e0 <__libc_init_array+0xc>
 8008102:	f855 3b04 	ldr.w	r3, [r5], #4
 8008106:	4798      	blx	r3
 8008108:	3601      	adds	r6, #1
 800810a:	e7f2      	b.n	80080f2 <__libc_init_array+0x1e>
 800810c:	0800a5bc 	.word	0x0800a5bc
 8008110:	0800a5bc 	.word	0x0800a5bc
 8008114:	0800a5bc 	.word	0x0800a5bc
 8008118:	0800a5c0 	.word	0x0800a5c0

0800811c <__retarget_lock_init_recursive>:
 800811c:	4770      	bx	lr

0800811e <__retarget_lock_acquire_recursive>:
 800811e:	4770      	bx	lr

08008120 <__retarget_lock_release_recursive>:
 8008120:	4770      	bx	lr

08008122 <quorem>:
 8008122:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008126:	6903      	ldr	r3, [r0, #16]
 8008128:	690c      	ldr	r4, [r1, #16]
 800812a:	42a3      	cmp	r3, r4
 800812c:	4607      	mov	r7, r0
 800812e:	db7e      	blt.n	800822e <quorem+0x10c>
 8008130:	3c01      	subs	r4, #1
 8008132:	f101 0814 	add.w	r8, r1, #20
 8008136:	00a3      	lsls	r3, r4, #2
 8008138:	f100 0514 	add.w	r5, r0, #20
 800813c:	9300      	str	r3, [sp, #0]
 800813e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008142:	9301      	str	r3, [sp, #4]
 8008144:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008148:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800814c:	3301      	adds	r3, #1
 800814e:	429a      	cmp	r2, r3
 8008150:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008154:	fbb2 f6f3 	udiv	r6, r2, r3
 8008158:	d32e      	bcc.n	80081b8 <quorem+0x96>
 800815a:	f04f 0a00 	mov.w	sl, #0
 800815e:	46c4      	mov	ip, r8
 8008160:	46ae      	mov	lr, r5
 8008162:	46d3      	mov	fp, sl
 8008164:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008168:	b298      	uxth	r0, r3
 800816a:	fb06 a000 	mla	r0, r6, r0, sl
 800816e:	0c02      	lsrs	r2, r0, #16
 8008170:	0c1b      	lsrs	r3, r3, #16
 8008172:	fb06 2303 	mla	r3, r6, r3, r2
 8008176:	f8de 2000 	ldr.w	r2, [lr]
 800817a:	b280      	uxth	r0, r0
 800817c:	b292      	uxth	r2, r2
 800817e:	1a12      	subs	r2, r2, r0
 8008180:	445a      	add	r2, fp
 8008182:	f8de 0000 	ldr.w	r0, [lr]
 8008186:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800818a:	b29b      	uxth	r3, r3
 800818c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008190:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008194:	b292      	uxth	r2, r2
 8008196:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800819a:	45e1      	cmp	r9, ip
 800819c:	f84e 2b04 	str.w	r2, [lr], #4
 80081a0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80081a4:	d2de      	bcs.n	8008164 <quorem+0x42>
 80081a6:	9b00      	ldr	r3, [sp, #0]
 80081a8:	58eb      	ldr	r3, [r5, r3]
 80081aa:	b92b      	cbnz	r3, 80081b8 <quorem+0x96>
 80081ac:	9b01      	ldr	r3, [sp, #4]
 80081ae:	3b04      	subs	r3, #4
 80081b0:	429d      	cmp	r5, r3
 80081b2:	461a      	mov	r2, r3
 80081b4:	d32f      	bcc.n	8008216 <quorem+0xf4>
 80081b6:	613c      	str	r4, [r7, #16]
 80081b8:	4638      	mov	r0, r7
 80081ba:	f001 f97f 	bl	80094bc <__mcmp>
 80081be:	2800      	cmp	r0, #0
 80081c0:	db25      	blt.n	800820e <quorem+0xec>
 80081c2:	4629      	mov	r1, r5
 80081c4:	2000      	movs	r0, #0
 80081c6:	f858 2b04 	ldr.w	r2, [r8], #4
 80081ca:	f8d1 c000 	ldr.w	ip, [r1]
 80081ce:	fa1f fe82 	uxth.w	lr, r2
 80081d2:	fa1f f38c 	uxth.w	r3, ip
 80081d6:	eba3 030e 	sub.w	r3, r3, lr
 80081da:	4403      	add	r3, r0
 80081dc:	0c12      	lsrs	r2, r2, #16
 80081de:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80081e2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80081e6:	b29b      	uxth	r3, r3
 80081e8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80081ec:	45c1      	cmp	r9, r8
 80081ee:	f841 3b04 	str.w	r3, [r1], #4
 80081f2:	ea4f 4022 	mov.w	r0, r2, asr #16
 80081f6:	d2e6      	bcs.n	80081c6 <quorem+0xa4>
 80081f8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80081fc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008200:	b922      	cbnz	r2, 800820c <quorem+0xea>
 8008202:	3b04      	subs	r3, #4
 8008204:	429d      	cmp	r5, r3
 8008206:	461a      	mov	r2, r3
 8008208:	d30b      	bcc.n	8008222 <quorem+0x100>
 800820a:	613c      	str	r4, [r7, #16]
 800820c:	3601      	adds	r6, #1
 800820e:	4630      	mov	r0, r6
 8008210:	b003      	add	sp, #12
 8008212:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008216:	6812      	ldr	r2, [r2, #0]
 8008218:	3b04      	subs	r3, #4
 800821a:	2a00      	cmp	r2, #0
 800821c:	d1cb      	bne.n	80081b6 <quorem+0x94>
 800821e:	3c01      	subs	r4, #1
 8008220:	e7c6      	b.n	80081b0 <quorem+0x8e>
 8008222:	6812      	ldr	r2, [r2, #0]
 8008224:	3b04      	subs	r3, #4
 8008226:	2a00      	cmp	r2, #0
 8008228:	d1ef      	bne.n	800820a <quorem+0xe8>
 800822a:	3c01      	subs	r4, #1
 800822c:	e7ea      	b.n	8008204 <quorem+0xe2>
 800822e:	2000      	movs	r0, #0
 8008230:	e7ee      	b.n	8008210 <quorem+0xee>
 8008232:	0000      	movs	r0, r0
 8008234:	0000      	movs	r0, r0
	...

08008238 <_dtoa_r>:
 8008238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800823c:	69c7      	ldr	r7, [r0, #28]
 800823e:	b097      	sub	sp, #92	@ 0x5c
 8008240:	ed8d 0b04 	vstr	d0, [sp, #16]
 8008244:	ec55 4b10 	vmov	r4, r5, d0
 8008248:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800824a:	9107      	str	r1, [sp, #28]
 800824c:	4681      	mov	r9, r0
 800824e:	920c      	str	r2, [sp, #48]	@ 0x30
 8008250:	9311      	str	r3, [sp, #68]	@ 0x44
 8008252:	b97f      	cbnz	r7, 8008274 <_dtoa_r+0x3c>
 8008254:	2010      	movs	r0, #16
 8008256:	f000 fe09 	bl	8008e6c <malloc>
 800825a:	4602      	mov	r2, r0
 800825c:	f8c9 001c 	str.w	r0, [r9, #28]
 8008260:	b920      	cbnz	r0, 800826c <_dtoa_r+0x34>
 8008262:	4ba9      	ldr	r3, [pc, #676]	@ (8008508 <_dtoa_r+0x2d0>)
 8008264:	21ef      	movs	r1, #239	@ 0xef
 8008266:	48a9      	ldr	r0, [pc, #676]	@ (800850c <_dtoa_r+0x2d4>)
 8008268:	f001 fc6c 	bl	8009b44 <__assert_func>
 800826c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008270:	6007      	str	r7, [r0, #0]
 8008272:	60c7      	str	r7, [r0, #12]
 8008274:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008278:	6819      	ldr	r1, [r3, #0]
 800827a:	b159      	cbz	r1, 8008294 <_dtoa_r+0x5c>
 800827c:	685a      	ldr	r2, [r3, #4]
 800827e:	604a      	str	r2, [r1, #4]
 8008280:	2301      	movs	r3, #1
 8008282:	4093      	lsls	r3, r2
 8008284:	608b      	str	r3, [r1, #8]
 8008286:	4648      	mov	r0, r9
 8008288:	f000 fee6 	bl	8009058 <_Bfree>
 800828c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008290:	2200      	movs	r2, #0
 8008292:	601a      	str	r2, [r3, #0]
 8008294:	1e2b      	subs	r3, r5, #0
 8008296:	bfb9      	ittee	lt
 8008298:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800829c:	9305      	strlt	r3, [sp, #20]
 800829e:	2300      	movge	r3, #0
 80082a0:	6033      	strge	r3, [r6, #0]
 80082a2:	9f05      	ldr	r7, [sp, #20]
 80082a4:	4b9a      	ldr	r3, [pc, #616]	@ (8008510 <_dtoa_r+0x2d8>)
 80082a6:	bfbc      	itt	lt
 80082a8:	2201      	movlt	r2, #1
 80082aa:	6032      	strlt	r2, [r6, #0]
 80082ac:	43bb      	bics	r3, r7
 80082ae:	d112      	bne.n	80082d6 <_dtoa_r+0x9e>
 80082b0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80082b2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80082b6:	6013      	str	r3, [r2, #0]
 80082b8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80082bc:	4323      	orrs	r3, r4
 80082be:	f000 855a 	beq.w	8008d76 <_dtoa_r+0xb3e>
 80082c2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80082c4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8008524 <_dtoa_r+0x2ec>
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	f000 855c 	beq.w	8008d86 <_dtoa_r+0xb4e>
 80082ce:	f10a 0303 	add.w	r3, sl, #3
 80082d2:	f000 bd56 	b.w	8008d82 <_dtoa_r+0xb4a>
 80082d6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80082da:	2200      	movs	r2, #0
 80082dc:	ec51 0b17 	vmov	r0, r1, d7
 80082e0:	2300      	movs	r3, #0
 80082e2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80082e6:	f7f8 fc0f 	bl	8000b08 <__aeabi_dcmpeq>
 80082ea:	4680      	mov	r8, r0
 80082ec:	b158      	cbz	r0, 8008306 <_dtoa_r+0xce>
 80082ee:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80082f0:	2301      	movs	r3, #1
 80082f2:	6013      	str	r3, [r2, #0]
 80082f4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80082f6:	b113      	cbz	r3, 80082fe <_dtoa_r+0xc6>
 80082f8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80082fa:	4b86      	ldr	r3, [pc, #536]	@ (8008514 <_dtoa_r+0x2dc>)
 80082fc:	6013      	str	r3, [r2, #0]
 80082fe:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8008528 <_dtoa_r+0x2f0>
 8008302:	f000 bd40 	b.w	8008d86 <_dtoa_r+0xb4e>
 8008306:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800830a:	aa14      	add	r2, sp, #80	@ 0x50
 800830c:	a915      	add	r1, sp, #84	@ 0x54
 800830e:	4648      	mov	r0, r9
 8008310:	f001 f984 	bl	800961c <__d2b>
 8008314:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008318:	9002      	str	r0, [sp, #8]
 800831a:	2e00      	cmp	r6, #0
 800831c:	d078      	beq.n	8008410 <_dtoa_r+0x1d8>
 800831e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008320:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8008324:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008328:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800832c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008330:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008334:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008338:	4619      	mov	r1, r3
 800833a:	2200      	movs	r2, #0
 800833c:	4b76      	ldr	r3, [pc, #472]	@ (8008518 <_dtoa_r+0x2e0>)
 800833e:	f7f7 ffc3 	bl	80002c8 <__aeabi_dsub>
 8008342:	a36b      	add	r3, pc, #428	@ (adr r3, 80084f0 <_dtoa_r+0x2b8>)
 8008344:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008348:	f7f8 f976 	bl	8000638 <__aeabi_dmul>
 800834c:	a36a      	add	r3, pc, #424	@ (adr r3, 80084f8 <_dtoa_r+0x2c0>)
 800834e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008352:	f7f7 ffbb 	bl	80002cc <__adddf3>
 8008356:	4604      	mov	r4, r0
 8008358:	4630      	mov	r0, r6
 800835a:	460d      	mov	r5, r1
 800835c:	f7f8 f902 	bl	8000564 <__aeabi_i2d>
 8008360:	a367      	add	r3, pc, #412	@ (adr r3, 8008500 <_dtoa_r+0x2c8>)
 8008362:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008366:	f7f8 f967 	bl	8000638 <__aeabi_dmul>
 800836a:	4602      	mov	r2, r0
 800836c:	460b      	mov	r3, r1
 800836e:	4620      	mov	r0, r4
 8008370:	4629      	mov	r1, r5
 8008372:	f7f7 ffab 	bl	80002cc <__adddf3>
 8008376:	4604      	mov	r4, r0
 8008378:	460d      	mov	r5, r1
 800837a:	f7f8 fc0d 	bl	8000b98 <__aeabi_d2iz>
 800837e:	2200      	movs	r2, #0
 8008380:	4607      	mov	r7, r0
 8008382:	2300      	movs	r3, #0
 8008384:	4620      	mov	r0, r4
 8008386:	4629      	mov	r1, r5
 8008388:	f7f8 fbc8 	bl	8000b1c <__aeabi_dcmplt>
 800838c:	b140      	cbz	r0, 80083a0 <_dtoa_r+0x168>
 800838e:	4638      	mov	r0, r7
 8008390:	f7f8 f8e8 	bl	8000564 <__aeabi_i2d>
 8008394:	4622      	mov	r2, r4
 8008396:	462b      	mov	r3, r5
 8008398:	f7f8 fbb6 	bl	8000b08 <__aeabi_dcmpeq>
 800839c:	b900      	cbnz	r0, 80083a0 <_dtoa_r+0x168>
 800839e:	3f01      	subs	r7, #1
 80083a0:	2f16      	cmp	r7, #22
 80083a2:	d852      	bhi.n	800844a <_dtoa_r+0x212>
 80083a4:	4b5d      	ldr	r3, [pc, #372]	@ (800851c <_dtoa_r+0x2e4>)
 80083a6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80083aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083ae:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80083b2:	f7f8 fbb3 	bl	8000b1c <__aeabi_dcmplt>
 80083b6:	2800      	cmp	r0, #0
 80083b8:	d049      	beq.n	800844e <_dtoa_r+0x216>
 80083ba:	3f01      	subs	r7, #1
 80083bc:	2300      	movs	r3, #0
 80083be:	9310      	str	r3, [sp, #64]	@ 0x40
 80083c0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80083c2:	1b9b      	subs	r3, r3, r6
 80083c4:	1e5a      	subs	r2, r3, #1
 80083c6:	bf45      	ittet	mi
 80083c8:	f1c3 0301 	rsbmi	r3, r3, #1
 80083cc:	9300      	strmi	r3, [sp, #0]
 80083ce:	2300      	movpl	r3, #0
 80083d0:	2300      	movmi	r3, #0
 80083d2:	9206      	str	r2, [sp, #24]
 80083d4:	bf54      	ite	pl
 80083d6:	9300      	strpl	r3, [sp, #0]
 80083d8:	9306      	strmi	r3, [sp, #24]
 80083da:	2f00      	cmp	r7, #0
 80083dc:	db39      	blt.n	8008452 <_dtoa_r+0x21a>
 80083de:	9b06      	ldr	r3, [sp, #24]
 80083e0:	970d      	str	r7, [sp, #52]	@ 0x34
 80083e2:	443b      	add	r3, r7
 80083e4:	9306      	str	r3, [sp, #24]
 80083e6:	2300      	movs	r3, #0
 80083e8:	9308      	str	r3, [sp, #32]
 80083ea:	9b07      	ldr	r3, [sp, #28]
 80083ec:	2b09      	cmp	r3, #9
 80083ee:	d863      	bhi.n	80084b8 <_dtoa_r+0x280>
 80083f0:	2b05      	cmp	r3, #5
 80083f2:	bfc4      	itt	gt
 80083f4:	3b04      	subgt	r3, #4
 80083f6:	9307      	strgt	r3, [sp, #28]
 80083f8:	9b07      	ldr	r3, [sp, #28]
 80083fa:	f1a3 0302 	sub.w	r3, r3, #2
 80083fe:	bfcc      	ite	gt
 8008400:	2400      	movgt	r4, #0
 8008402:	2401      	movle	r4, #1
 8008404:	2b03      	cmp	r3, #3
 8008406:	d863      	bhi.n	80084d0 <_dtoa_r+0x298>
 8008408:	e8df f003 	tbb	[pc, r3]
 800840c:	2b375452 	.word	0x2b375452
 8008410:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8008414:	441e      	add	r6, r3
 8008416:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800841a:	2b20      	cmp	r3, #32
 800841c:	bfc1      	itttt	gt
 800841e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008422:	409f      	lslgt	r7, r3
 8008424:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008428:	fa24 f303 	lsrgt.w	r3, r4, r3
 800842c:	bfd6      	itet	le
 800842e:	f1c3 0320 	rsble	r3, r3, #32
 8008432:	ea47 0003 	orrgt.w	r0, r7, r3
 8008436:	fa04 f003 	lslle.w	r0, r4, r3
 800843a:	f7f8 f883 	bl	8000544 <__aeabi_ui2d>
 800843e:	2201      	movs	r2, #1
 8008440:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008444:	3e01      	subs	r6, #1
 8008446:	9212      	str	r2, [sp, #72]	@ 0x48
 8008448:	e776      	b.n	8008338 <_dtoa_r+0x100>
 800844a:	2301      	movs	r3, #1
 800844c:	e7b7      	b.n	80083be <_dtoa_r+0x186>
 800844e:	9010      	str	r0, [sp, #64]	@ 0x40
 8008450:	e7b6      	b.n	80083c0 <_dtoa_r+0x188>
 8008452:	9b00      	ldr	r3, [sp, #0]
 8008454:	1bdb      	subs	r3, r3, r7
 8008456:	9300      	str	r3, [sp, #0]
 8008458:	427b      	negs	r3, r7
 800845a:	9308      	str	r3, [sp, #32]
 800845c:	2300      	movs	r3, #0
 800845e:	930d      	str	r3, [sp, #52]	@ 0x34
 8008460:	e7c3      	b.n	80083ea <_dtoa_r+0x1b2>
 8008462:	2301      	movs	r3, #1
 8008464:	9309      	str	r3, [sp, #36]	@ 0x24
 8008466:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008468:	eb07 0b03 	add.w	fp, r7, r3
 800846c:	f10b 0301 	add.w	r3, fp, #1
 8008470:	2b01      	cmp	r3, #1
 8008472:	9303      	str	r3, [sp, #12]
 8008474:	bfb8      	it	lt
 8008476:	2301      	movlt	r3, #1
 8008478:	e006      	b.n	8008488 <_dtoa_r+0x250>
 800847a:	2301      	movs	r3, #1
 800847c:	9309      	str	r3, [sp, #36]	@ 0x24
 800847e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008480:	2b00      	cmp	r3, #0
 8008482:	dd28      	ble.n	80084d6 <_dtoa_r+0x29e>
 8008484:	469b      	mov	fp, r3
 8008486:	9303      	str	r3, [sp, #12]
 8008488:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800848c:	2100      	movs	r1, #0
 800848e:	2204      	movs	r2, #4
 8008490:	f102 0514 	add.w	r5, r2, #20
 8008494:	429d      	cmp	r5, r3
 8008496:	d926      	bls.n	80084e6 <_dtoa_r+0x2ae>
 8008498:	6041      	str	r1, [r0, #4]
 800849a:	4648      	mov	r0, r9
 800849c:	f000 fd9c 	bl	8008fd8 <_Balloc>
 80084a0:	4682      	mov	sl, r0
 80084a2:	2800      	cmp	r0, #0
 80084a4:	d142      	bne.n	800852c <_dtoa_r+0x2f4>
 80084a6:	4b1e      	ldr	r3, [pc, #120]	@ (8008520 <_dtoa_r+0x2e8>)
 80084a8:	4602      	mov	r2, r0
 80084aa:	f240 11af 	movw	r1, #431	@ 0x1af
 80084ae:	e6da      	b.n	8008266 <_dtoa_r+0x2e>
 80084b0:	2300      	movs	r3, #0
 80084b2:	e7e3      	b.n	800847c <_dtoa_r+0x244>
 80084b4:	2300      	movs	r3, #0
 80084b6:	e7d5      	b.n	8008464 <_dtoa_r+0x22c>
 80084b8:	2401      	movs	r4, #1
 80084ba:	2300      	movs	r3, #0
 80084bc:	9307      	str	r3, [sp, #28]
 80084be:	9409      	str	r4, [sp, #36]	@ 0x24
 80084c0:	f04f 3bff 	mov.w	fp, #4294967295
 80084c4:	2200      	movs	r2, #0
 80084c6:	f8cd b00c 	str.w	fp, [sp, #12]
 80084ca:	2312      	movs	r3, #18
 80084cc:	920c      	str	r2, [sp, #48]	@ 0x30
 80084ce:	e7db      	b.n	8008488 <_dtoa_r+0x250>
 80084d0:	2301      	movs	r3, #1
 80084d2:	9309      	str	r3, [sp, #36]	@ 0x24
 80084d4:	e7f4      	b.n	80084c0 <_dtoa_r+0x288>
 80084d6:	f04f 0b01 	mov.w	fp, #1
 80084da:	f8cd b00c 	str.w	fp, [sp, #12]
 80084de:	465b      	mov	r3, fp
 80084e0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80084e4:	e7d0      	b.n	8008488 <_dtoa_r+0x250>
 80084e6:	3101      	adds	r1, #1
 80084e8:	0052      	lsls	r2, r2, #1
 80084ea:	e7d1      	b.n	8008490 <_dtoa_r+0x258>
 80084ec:	f3af 8000 	nop.w
 80084f0:	636f4361 	.word	0x636f4361
 80084f4:	3fd287a7 	.word	0x3fd287a7
 80084f8:	8b60c8b3 	.word	0x8b60c8b3
 80084fc:	3fc68a28 	.word	0x3fc68a28
 8008500:	509f79fb 	.word	0x509f79fb
 8008504:	3fd34413 	.word	0x3fd34413
 8008508:	0800a27d 	.word	0x0800a27d
 800850c:	0800a294 	.word	0x0800a294
 8008510:	7ff00000 	.word	0x7ff00000
 8008514:	0800a24d 	.word	0x0800a24d
 8008518:	3ff80000 	.word	0x3ff80000
 800851c:	0800a3e8 	.word	0x0800a3e8
 8008520:	0800a2ec 	.word	0x0800a2ec
 8008524:	0800a279 	.word	0x0800a279
 8008528:	0800a24c 	.word	0x0800a24c
 800852c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008530:	6018      	str	r0, [r3, #0]
 8008532:	9b03      	ldr	r3, [sp, #12]
 8008534:	2b0e      	cmp	r3, #14
 8008536:	f200 80a1 	bhi.w	800867c <_dtoa_r+0x444>
 800853a:	2c00      	cmp	r4, #0
 800853c:	f000 809e 	beq.w	800867c <_dtoa_r+0x444>
 8008540:	2f00      	cmp	r7, #0
 8008542:	dd33      	ble.n	80085ac <_dtoa_r+0x374>
 8008544:	4b9c      	ldr	r3, [pc, #624]	@ (80087b8 <_dtoa_r+0x580>)
 8008546:	f007 020f 	and.w	r2, r7, #15
 800854a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800854e:	ed93 7b00 	vldr	d7, [r3]
 8008552:	05f8      	lsls	r0, r7, #23
 8008554:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8008558:	ea4f 1427 	mov.w	r4, r7, asr #4
 800855c:	d516      	bpl.n	800858c <_dtoa_r+0x354>
 800855e:	4b97      	ldr	r3, [pc, #604]	@ (80087bc <_dtoa_r+0x584>)
 8008560:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008564:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008568:	f7f8 f990 	bl	800088c <__aeabi_ddiv>
 800856c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008570:	f004 040f 	and.w	r4, r4, #15
 8008574:	2603      	movs	r6, #3
 8008576:	4d91      	ldr	r5, [pc, #580]	@ (80087bc <_dtoa_r+0x584>)
 8008578:	b954      	cbnz	r4, 8008590 <_dtoa_r+0x358>
 800857a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800857e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008582:	f7f8 f983 	bl	800088c <__aeabi_ddiv>
 8008586:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800858a:	e028      	b.n	80085de <_dtoa_r+0x3a6>
 800858c:	2602      	movs	r6, #2
 800858e:	e7f2      	b.n	8008576 <_dtoa_r+0x33e>
 8008590:	07e1      	lsls	r1, r4, #31
 8008592:	d508      	bpl.n	80085a6 <_dtoa_r+0x36e>
 8008594:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008598:	e9d5 2300 	ldrd	r2, r3, [r5]
 800859c:	f7f8 f84c 	bl	8000638 <__aeabi_dmul>
 80085a0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80085a4:	3601      	adds	r6, #1
 80085a6:	1064      	asrs	r4, r4, #1
 80085a8:	3508      	adds	r5, #8
 80085aa:	e7e5      	b.n	8008578 <_dtoa_r+0x340>
 80085ac:	f000 80af 	beq.w	800870e <_dtoa_r+0x4d6>
 80085b0:	427c      	negs	r4, r7
 80085b2:	4b81      	ldr	r3, [pc, #516]	@ (80087b8 <_dtoa_r+0x580>)
 80085b4:	4d81      	ldr	r5, [pc, #516]	@ (80087bc <_dtoa_r+0x584>)
 80085b6:	f004 020f 	and.w	r2, r4, #15
 80085ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80085be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085c2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80085c6:	f7f8 f837 	bl	8000638 <__aeabi_dmul>
 80085ca:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80085ce:	1124      	asrs	r4, r4, #4
 80085d0:	2300      	movs	r3, #0
 80085d2:	2602      	movs	r6, #2
 80085d4:	2c00      	cmp	r4, #0
 80085d6:	f040 808f 	bne.w	80086f8 <_dtoa_r+0x4c0>
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d1d3      	bne.n	8008586 <_dtoa_r+0x34e>
 80085de:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80085e0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	f000 8094 	beq.w	8008712 <_dtoa_r+0x4da>
 80085ea:	4b75      	ldr	r3, [pc, #468]	@ (80087c0 <_dtoa_r+0x588>)
 80085ec:	2200      	movs	r2, #0
 80085ee:	4620      	mov	r0, r4
 80085f0:	4629      	mov	r1, r5
 80085f2:	f7f8 fa93 	bl	8000b1c <__aeabi_dcmplt>
 80085f6:	2800      	cmp	r0, #0
 80085f8:	f000 808b 	beq.w	8008712 <_dtoa_r+0x4da>
 80085fc:	9b03      	ldr	r3, [sp, #12]
 80085fe:	2b00      	cmp	r3, #0
 8008600:	f000 8087 	beq.w	8008712 <_dtoa_r+0x4da>
 8008604:	f1bb 0f00 	cmp.w	fp, #0
 8008608:	dd34      	ble.n	8008674 <_dtoa_r+0x43c>
 800860a:	4620      	mov	r0, r4
 800860c:	4b6d      	ldr	r3, [pc, #436]	@ (80087c4 <_dtoa_r+0x58c>)
 800860e:	2200      	movs	r2, #0
 8008610:	4629      	mov	r1, r5
 8008612:	f7f8 f811 	bl	8000638 <__aeabi_dmul>
 8008616:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800861a:	f107 38ff 	add.w	r8, r7, #4294967295
 800861e:	3601      	adds	r6, #1
 8008620:	465c      	mov	r4, fp
 8008622:	4630      	mov	r0, r6
 8008624:	f7f7 ff9e 	bl	8000564 <__aeabi_i2d>
 8008628:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800862c:	f7f8 f804 	bl	8000638 <__aeabi_dmul>
 8008630:	4b65      	ldr	r3, [pc, #404]	@ (80087c8 <_dtoa_r+0x590>)
 8008632:	2200      	movs	r2, #0
 8008634:	f7f7 fe4a 	bl	80002cc <__adddf3>
 8008638:	4605      	mov	r5, r0
 800863a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800863e:	2c00      	cmp	r4, #0
 8008640:	d16a      	bne.n	8008718 <_dtoa_r+0x4e0>
 8008642:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008646:	4b61      	ldr	r3, [pc, #388]	@ (80087cc <_dtoa_r+0x594>)
 8008648:	2200      	movs	r2, #0
 800864a:	f7f7 fe3d 	bl	80002c8 <__aeabi_dsub>
 800864e:	4602      	mov	r2, r0
 8008650:	460b      	mov	r3, r1
 8008652:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008656:	462a      	mov	r2, r5
 8008658:	4633      	mov	r3, r6
 800865a:	f7f8 fa7d 	bl	8000b58 <__aeabi_dcmpgt>
 800865e:	2800      	cmp	r0, #0
 8008660:	f040 8298 	bne.w	8008b94 <_dtoa_r+0x95c>
 8008664:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008668:	462a      	mov	r2, r5
 800866a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800866e:	f7f8 fa55 	bl	8000b1c <__aeabi_dcmplt>
 8008672:	bb38      	cbnz	r0, 80086c4 <_dtoa_r+0x48c>
 8008674:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8008678:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800867c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800867e:	2b00      	cmp	r3, #0
 8008680:	f2c0 8157 	blt.w	8008932 <_dtoa_r+0x6fa>
 8008684:	2f0e      	cmp	r7, #14
 8008686:	f300 8154 	bgt.w	8008932 <_dtoa_r+0x6fa>
 800868a:	4b4b      	ldr	r3, [pc, #300]	@ (80087b8 <_dtoa_r+0x580>)
 800868c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008690:	ed93 7b00 	vldr	d7, [r3]
 8008694:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008696:	2b00      	cmp	r3, #0
 8008698:	ed8d 7b00 	vstr	d7, [sp]
 800869c:	f280 80e5 	bge.w	800886a <_dtoa_r+0x632>
 80086a0:	9b03      	ldr	r3, [sp, #12]
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	f300 80e1 	bgt.w	800886a <_dtoa_r+0x632>
 80086a8:	d10c      	bne.n	80086c4 <_dtoa_r+0x48c>
 80086aa:	4b48      	ldr	r3, [pc, #288]	@ (80087cc <_dtoa_r+0x594>)
 80086ac:	2200      	movs	r2, #0
 80086ae:	ec51 0b17 	vmov	r0, r1, d7
 80086b2:	f7f7 ffc1 	bl	8000638 <__aeabi_dmul>
 80086b6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80086ba:	f7f8 fa43 	bl	8000b44 <__aeabi_dcmpge>
 80086be:	2800      	cmp	r0, #0
 80086c0:	f000 8266 	beq.w	8008b90 <_dtoa_r+0x958>
 80086c4:	2400      	movs	r4, #0
 80086c6:	4625      	mov	r5, r4
 80086c8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80086ca:	4656      	mov	r6, sl
 80086cc:	ea6f 0803 	mvn.w	r8, r3
 80086d0:	2700      	movs	r7, #0
 80086d2:	4621      	mov	r1, r4
 80086d4:	4648      	mov	r0, r9
 80086d6:	f000 fcbf 	bl	8009058 <_Bfree>
 80086da:	2d00      	cmp	r5, #0
 80086dc:	f000 80bd 	beq.w	800885a <_dtoa_r+0x622>
 80086e0:	b12f      	cbz	r7, 80086ee <_dtoa_r+0x4b6>
 80086e2:	42af      	cmp	r7, r5
 80086e4:	d003      	beq.n	80086ee <_dtoa_r+0x4b6>
 80086e6:	4639      	mov	r1, r7
 80086e8:	4648      	mov	r0, r9
 80086ea:	f000 fcb5 	bl	8009058 <_Bfree>
 80086ee:	4629      	mov	r1, r5
 80086f0:	4648      	mov	r0, r9
 80086f2:	f000 fcb1 	bl	8009058 <_Bfree>
 80086f6:	e0b0      	b.n	800885a <_dtoa_r+0x622>
 80086f8:	07e2      	lsls	r2, r4, #31
 80086fa:	d505      	bpl.n	8008708 <_dtoa_r+0x4d0>
 80086fc:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008700:	f7f7 ff9a 	bl	8000638 <__aeabi_dmul>
 8008704:	3601      	adds	r6, #1
 8008706:	2301      	movs	r3, #1
 8008708:	1064      	asrs	r4, r4, #1
 800870a:	3508      	adds	r5, #8
 800870c:	e762      	b.n	80085d4 <_dtoa_r+0x39c>
 800870e:	2602      	movs	r6, #2
 8008710:	e765      	b.n	80085de <_dtoa_r+0x3a6>
 8008712:	9c03      	ldr	r4, [sp, #12]
 8008714:	46b8      	mov	r8, r7
 8008716:	e784      	b.n	8008622 <_dtoa_r+0x3ea>
 8008718:	4b27      	ldr	r3, [pc, #156]	@ (80087b8 <_dtoa_r+0x580>)
 800871a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800871c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008720:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008724:	4454      	add	r4, sl
 8008726:	2900      	cmp	r1, #0
 8008728:	d054      	beq.n	80087d4 <_dtoa_r+0x59c>
 800872a:	4929      	ldr	r1, [pc, #164]	@ (80087d0 <_dtoa_r+0x598>)
 800872c:	2000      	movs	r0, #0
 800872e:	f7f8 f8ad 	bl	800088c <__aeabi_ddiv>
 8008732:	4633      	mov	r3, r6
 8008734:	462a      	mov	r2, r5
 8008736:	f7f7 fdc7 	bl	80002c8 <__aeabi_dsub>
 800873a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800873e:	4656      	mov	r6, sl
 8008740:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008744:	f7f8 fa28 	bl	8000b98 <__aeabi_d2iz>
 8008748:	4605      	mov	r5, r0
 800874a:	f7f7 ff0b 	bl	8000564 <__aeabi_i2d>
 800874e:	4602      	mov	r2, r0
 8008750:	460b      	mov	r3, r1
 8008752:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008756:	f7f7 fdb7 	bl	80002c8 <__aeabi_dsub>
 800875a:	3530      	adds	r5, #48	@ 0x30
 800875c:	4602      	mov	r2, r0
 800875e:	460b      	mov	r3, r1
 8008760:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008764:	f806 5b01 	strb.w	r5, [r6], #1
 8008768:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800876c:	f7f8 f9d6 	bl	8000b1c <__aeabi_dcmplt>
 8008770:	2800      	cmp	r0, #0
 8008772:	d172      	bne.n	800885a <_dtoa_r+0x622>
 8008774:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008778:	4911      	ldr	r1, [pc, #68]	@ (80087c0 <_dtoa_r+0x588>)
 800877a:	2000      	movs	r0, #0
 800877c:	f7f7 fda4 	bl	80002c8 <__aeabi_dsub>
 8008780:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008784:	f7f8 f9ca 	bl	8000b1c <__aeabi_dcmplt>
 8008788:	2800      	cmp	r0, #0
 800878a:	f040 80b4 	bne.w	80088f6 <_dtoa_r+0x6be>
 800878e:	42a6      	cmp	r6, r4
 8008790:	f43f af70 	beq.w	8008674 <_dtoa_r+0x43c>
 8008794:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008798:	4b0a      	ldr	r3, [pc, #40]	@ (80087c4 <_dtoa_r+0x58c>)
 800879a:	2200      	movs	r2, #0
 800879c:	f7f7 ff4c 	bl	8000638 <__aeabi_dmul>
 80087a0:	4b08      	ldr	r3, [pc, #32]	@ (80087c4 <_dtoa_r+0x58c>)
 80087a2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80087a6:	2200      	movs	r2, #0
 80087a8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80087ac:	f7f7 ff44 	bl	8000638 <__aeabi_dmul>
 80087b0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80087b4:	e7c4      	b.n	8008740 <_dtoa_r+0x508>
 80087b6:	bf00      	nop
 80087b8:	0800a3e8 	.word	0x0800a3e8
 80087bc:	0800a3c0 	.word	0x0800a3c0
 80087c0:	3ff00000 	.word	0x3ff00000
 80087c4:	40240000 	.word	0x40240000
 80087c8:	401c0000 	.word	0x401c0000
 80087cc:	40140000 	.word	0x40140000
 80087d0:	3fe00000 	.word	0x3fe00000
 80087d4:	4631      	mov	r1, r6
 80087d6:	4628      	mov	r0, r5
 80087d8:	f7f7 ff2e 	bl	8000638 <__aeabi_dmul>
 80087dc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80087e0:	9413      	str	r4, [sp, #76]	@ 0x4c
 80087e2:	4656      	mov	r6, sl
 80087e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80087e8:	f7f8 f9d6 	bl	8000b98 <__aeabi_d2iz>
 80087ec:	4605      	mov	r5, r0
 80087ee:	f7f7 feb9 	bl	8000564 <__aeabi_i2d>
 80087f2:	4602      	mov	r2, r0
 80087f4:	460b      	mov	r3, r1
 80087f6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80087fa:	f7f7 fd65 	bl	80002c8 <__aeabi_dsub>
 80087fe:	3530      	adds	r5, #48	@ 0x30
 8008800:	f806 5b01 	strb.w	r5, [r6], #1
 8008804:	4602      	mov	r2, r0
 8008806:	460b      	mov	r3, r1
 8008808:	42a6      	cmp	r6, r4
 800880a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800880e:	f04f 0200 	mov.w	r2, #0
 8008812:	d124      	bne.n	800885e <_dtoa_r+0x626>
 8008814:	4baf      	ldr	r3, [pc, #700]	@ (8008ad4 <_dtoa_r+0x89c>)
 8008816:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800881a:	f7f7 fd57 	bl	80002cc <__adddf3>
 800881e:	4602      	mov	r2, r0
 8008820:	460b      	mov	r3, r1
 8008822:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008826:	f7f8 f997 	bl	8000b58 <__aeabi_dcmpgt>
 800882a:	2800      	cmp	r0, #0
 800882c:	d163      	bne.n	80088f6 <_dtoa_r+0x6be>
 800882e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008832:	49a8      	ldr	r1, [pc, #672]	@ (8008ad4 <_dtoa_r+0x89c>)
 8008834:	2000      	movs	r0, #0
 8008836:	f7f7 fd47 	bl	80002c8 <__aeabi_dsub>
 800883a:	4602      	mov	r2, r0
 800883c:	460b      	mov	r3, r1
 800883e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008842:	f7f8 f96b 	bl	8000b1c <__aeabi_dcmplt>
 8008846:	2800      	cmp	r0, #0
 8008848:	f43f af14 	beq.w	8008674 <_dtoa_r+0x43c>
 800884c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800884e:	1e73      	subs	r3, r6, #1
 8008850:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008852:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008856:	2b30      	cmp	r3, #48	@ 0x30
 8008858:	d0f8      	beq.n	800884c <_dtoa_r+0x614>
 800885a:	4647      	mov	r7, r8
 800885c:	e03b      	b.n	80088d6 <_dtoa_r+0x69e>
 800885e:	4b9e      	ldr	r3, [pc, #632]	@ (8008ad8 <_dtoa_r+0x8a0>)
 8008860:	f7f7 feea 	bl	8000638 <__aeabi_dmul>
 8008864:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008868:	e7bc      	b.n	80087e4 <_dtoa_r+0x5ac>
 800886a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800886e:	4656      	mov	r6, sl
 8008870:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008874:	4620      	mov	r0, r4
 8008876:	4629      	mov	r1, r5
 8008878:	f7f8 f808 	bl	800088c <__aeabi_ddiv>
 800887c:	f7f8 f98c 	bl	8000b98 <__aeabi_d2iz>
 8008880:	4680      	mov	r8, r0
 8008882:	f7f7 fe6f 	bl	8000564 <__aeabi_i2d>
 8008886:	e9dd 2300 	ldrd	r2, r3, [sp]
 800888a:	f7f7 fed5 	bl	8000638 <__aeabi_dmul>
 800888e:	4602      	mov	r2, r0
 8008890:	460b      	mov	r3, r1
 8008892:	4620      	mov	r0, r4
 8008894:	4629      	mov	r1, r5
 8008896:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800889a:	f7f7 fd15 	bl	80002c8 <__aeabi_dsub>
 800889e:	f806 4b01 	strb.w	r4, [r6], #1
 80088a2:	9d03      	ldr	r5, [sp, #12]
 80088a4:	eba6 040a 	sub.w	r4, r6, sl
 80088a8:	42a5      	cmp	r5, r4
 80088aa:	4602      	mov	r2, r0
 80088ac:	460b      	mov	r3, r1
 80088ae:	d133      	bne.n	8008918 <_dtoa_r+0x6e0>
 80088b0:	f7f7 fd0c 	bl	80002cc <__adddf3>
 80088b4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80088b8:	4604      	mov	r4, r0
 80088ba:	460d      	mov	r5, r1
 80088bc:	f7f8 f94c 	bl	8000b58 <__aeabi_dcmpgt>
 80088c0:	b9c0      	cbnz	r0, 80088f4 <_dtoa_r+0x6bc>
 80088c2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80088c6:	4620      	mov	r0, r4
 80088c8:	4629      	mov	r1, r5
 80088ca:	f7f8 f91d 	bl	8000b08 <__aeabi_dcmpeq>
 80088ce:	b110      	cbz	r0, 80088d6 <_dtoa_r+0x69e>
 80088d0:	f018 0f01 	tst.w	r8, #1
 80088d4:	d10e      	bne.n	80088f4 <_dtoa_r+0x6bc>
 80088d6:	9902      	ldr	r1, [sp, #8]
 80088d8:	4648      	mov	r0, r9
 80088da:	f000 fbbd 	bl	8009058 <_Bfree>
 80088de:	2300      	movs	r3, #0
 80088e0:	7033      	strb	r3, [r6, #0]
 80088e2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80088e4:	3701      	adds	r7, #1
 80088e6:	601f      	str	r7, [r3, #0]
 80088e8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	f000 824b 	beq.w	8008d86 <_dtoa_r+0xb4e>
 80088f0:	601e      	str	r6, [r3, #0]
 80088f2:	e248      	b.n	8008d86 <_dtoa_r+0xb4e>
 80088f4:	46b8      	mov	r8, r7
 80088f6:	4633      	mov	r3, r6
 80088f8:	461e      	mov	r6, r3
 80088fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80088fe:	2a39      	cmp	r2, #57	@ 0x39
 8008900:	d106      	bne.n	8008910 <_dtoa_r+0x6d8>
 8008902:	459a      	cmp	sl, r3
 8008904:	d1f8      	bne.n	80088f8 <_dtoa_r+0x6c0>
 8008906:	2230      	movs	r2, #48	@ 0x30
 8008908:	f108 0801 	add.w	r8, r8, #1
 800890c:	f88a 2000 	strb.w	r2, [sl]
 8008910:	781a      	ldrb	r2, [r3, #0]
 8008912:	3201      	adds	r2, #1
 8008914:	701a      	strb	r2, [r3, #0]
 8008916:	e7a0      	b.n	800885a <_dtoa_r+0x622>
 8008918:	4b6f      	ldr	r3, [pc, #444]	@ (8008ad8 <_dtoa_r+0x8a0>)
 800891a:	2200      	movs	r2, #0
 800891c:	f7f7 fe8c 	bl	8000638 <__aeabi_dmul>
 8008920:	2200      	movs	r2, #0
 8008922:	2300      	movs	r3, #0
 8008924:	4604      	mov	r4, r0
 8008926:	460d      	mov	r5, r1
 8008928:	f7f8 f8ee 	bl	8000b08 <__aeabi_dcmpeq>
 800892c:	2800      	cmp	r0, #0
 800892e:	d09f      	beq.n	8008870 <_dtoa_r+0x638>
 8008930:	e7d1      	b.n	80088d6 <_dtoa_r+0x69e>
 8008932:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008934:	2a00      	cmp	r2, #0
 8008936:	f000 80ea 	beq.w	8008b0e <_dtoa_r+0x8d6>
 800893a:	9a07      	ldr	r2, [sp, #28]
 800893c:	2a01      	cmp	r2, #1
 800893e:	f300 80cd 	bgt.w	8008adc <_dtoa_r+0x8a4>
 8008942:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008944:	2a00      	cmp	r2, #0
 8008946:	f000 80c1 	beq.w	8008acc <_dtoa_r+0x894>
 800894a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800894e:	9c08      	ldr	r4, [sp, #32]
 8008950:	9e00      	ldr	r6, [sp, #0]
 8008952:	9a00      	ldr	r2, [sp, #0]
 8008954:	441a      	add	r2, r3
 8008956:	9200      	str	r2, [sp, #0]
 8008958:	9a06      	ldr	r2, [sp, #24]
 800895a:	2101      	movs	r1, #1
 800895c:	441a      	add	r2, r3
 800895e:	4648      	mov	r0, r9
 8008960:	9206      	str	r2, [sp, #24]
 8008962:	f000 fc2d 	bl	80091c0 <__i2b>
 8008966:	4605      	mov	r5, r0
 8008968:	b166      	cbz	r6, 8008984 <_dtoa_r+0x74c>
 800896a:	9b06      	ldr	r3, [sp, #24]
 800896c:	2b00      	cmp	r3, #0
 800896e:	dd09      	ble.n	8008984 <_dtoa_r+0x74c>
 8008970:	42b3      	cmp	r3, r6
 8008972:	9a00      	ldr	r2, [sp, #0]
 8008974:	bfa8      	it	ge
 8008976:	4633      	movge	r3, r6
 8008978:	1ad2      	subs	r2, r2, r3
 800897a:	9200      	str	r2, [sp, #0]
 800897c:	9a06      	ldr	r2, [sp, #24]
 800897e:	1af6      	subs	r6, r6, r3
 8008980:	1ad3      	subs	r3, r2, r3
 8008982:	9306      	str	r3, [sp, #24]
 8008984:	9b08      	ldr	r3, [sp, #32]
 8008986:	b30b      	cbz	r3, 80089cc <_dtoa_r+0x794>
 8008988:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800898a:	2b00      	cmp	r3, #0
 800898c:	f000 80c6 	beq.w	8008b1c <_dtoa_r+0x8e4>
 8008990:	2c00      	cmp	r4, #0
 8008992:	f000 80c0 	beq.w	8008b16 <_dtoa_r+0x8de>
 8008996:	4629      	mov	r1, r5
 8008998:	4622      	mov	r2, r4
 800899a:	4648      	mov	r0, r9
 800899c:	f000 fcc8 	bl	8009330 <__pow5mult>
 80089a0:	9a02      	ldr	r2, [sp, #8]
 80089a2:	4601      	mov	r1, r0
 80089a4:	4605      	mov	r5, r0
 80089a6:	4648      	mov	r0, r9
 80089a8:	f000 fc20 	bl	80091ec <__multiply>
 80089ac:	9902      	ldr	r1, [sp, #8]
 80089ae:	4680      	mov	r8, r0
 80089b0:	4648      	mov	r0, r9
 80089b2:	f000 fb51 	bl	8009058 <_Bfree>
 80089b6:	9b08      	ldr	r3, [sp, #32]
 80089b8:	1b1b      	subs	r3, r3, r4
 80089ba:	9308      	str	r3, [sp, #32]
 80089bc:	f000 80b1 	beq.w	8008b22 <_dtoa_r+0x8ea>
 80089c0:	9a08      	ldr	r2, [sp, #32]
 80089c2:	4641      	mov	r1, r8
 80089c4:	4648      	mov	r0, r9
 80089c6:	f000 fcb3 	bl	8009330 <__pow5mult>
 80089ca:	9002      	str	r0, [sp, #8]
 80089cc:	2101      	movs	r1, #1
 80089ce:	4648      	mov	r0, r9
 80089d0:	f000 fbf6 	bl	80091c0 <__i2b>
 80089d4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80089d6:	4604      	mov	r4, r0
 80089d8:	2b00      	cmp	r3, #0
 80089da:	f000 81d8 	beq.w	8008d8e <_dtoa_r+0xb56>
 80089de:	461a      	mov	r2, r3
 80089e0:	4601      	mov	r1, r0
 80089e2:	4648      	mov	r0, r9
 80089e4:	f000 fca4 	bl	8009330 <__pow5mult>
 80089e8:	9b07      	ldr	r3, [sp, #28]
 80089ea:	2b01      	cmp	r3, #1
 80089ec:	4604      	mov	r4, r0
 80089ee:	f300 809f 	bgt.w	8008b30 <_dtoa_r+0x8f8>
 80089f2:	9b04      	ldr	r3, [sp, #16]
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	f040 8097 	bne.w	8008b28 <_dtoa_r+0x8f0>
 80089fa:	9b05      	ldr	r3, [sp, #20]
 80089fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	f040 8093 	bne.w	8008b2c <_dtoa_r+0x8f4>
 8008a06:	9b05      	ldr	r3, [sp, #20]
 8008a08:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008a0c:	0d1b      	lsrs	r3, r3, #20
 8008a0e:	051b      	lsls	r3, r3, #20
 8008a10:	b133      	cbz	r3, 8008a20 <_dtoa_r+0x7e8>
 8008a12:	9b00      	ldr	r3, [sp, #0]
 8008a14:	3301      	adds	r3, #1
 8008a16:	9300      	str	r3, [sp, #0]
 8008a18:	9b06      	ldr	r3, [sp, #24]
 8008a1a:	3301      	adds	r3, #1
 8008a1c:	9306      	str	r3, [sp, #24]
 8008a1e:	2301      	movs	r3, #1
 8008a20:	9308      	str	r3, [sp, #32]
 8008a22:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	f000 81b8 	beq.w	8008d9a <_dtoa_r+0xb62>
 8008a2a:	6923      	ldr	r3, [r4, #16]
 8008a2c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008a30:	6918      	ldr	r0, [r3, #16]
 8008a32:	f000 fb79 	bl	8009128 <__hi0bits>
 8008a36:	f1c0 0020 	rsb	r0, r0, #32
 8008a3a:	9b06      	ldr	r3, [sp, #24]
 8008a3c:	4418      	add	r0, r3
 8008a3e:	f010 001f 	ands.w	r0, r0, #31
 8008a42:	f000 8082 	beq.w	8008b4a <_dtoa_r+0x912>
 8008a46:	f1c0 0320 	rsb	r3, r0, #32
 8008a4a:	2b04      	cmp	r3, #4
 8008a4c:	dd73      	ble.n	8008b36 <_dtoa_r+0x8fe>
 8008a4e:	9b00      	ldr	r3, [sp, #0]
 8008a50:	f1c0 001c 	rsb	r0, r0, #28
 8008a54:	4403      	add	r3, r0
 8008a56:	9300      	str	r3, [sp, #0]
 8008a58:	9b06      	ldr	r3, [sp, #24]
 8008a5a:	4403      	add	r3, r0
 8008a5c:	4406      	add	r6, r0
 8008a5e:	9306      	str	r3, [sp, #24]
 8008a60:	9b00      	ldr	r3, [sp, #0]
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	dd05      	ble.n	8008a72 <_dtoa_r+0x83a>
 8008a66:	9902      	ldr	r1, [sp, #8]
 8008a68:	461a      	mov	r2, r3
 8008a6a:	4648      	mov	r0, r9
 8008a6c:	f000 fcba 	bl	80093e4 <__lshift>
 8008a70:	9002      	str	r0, [sp, #8]
 8008a72:	9b06      	ldr	r3, [sp, #24]
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	dd05      	ble.n	8008a84 <_dtoa_r+0x84c>
 8008a78:	4621      	mov	r1, r4
 8008a7a:	461a      	mov	r2, r3
 8008a7c:	4648      	mov	r0, r9
 8008a7e:	f000 fcb1 	bl	80093e4 <__lshift>
 8008a82:	4604      	mov	r4, r0
 8008a84:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d061      	beq.n	8008b4e <_dtoa_r+0x916>
 8008a8a:	9802      	ldr	r0, [sp, #8]
 8008a8c:	4621      	mov	r1, r4
 8008a8e:	f000 fd15 	bl	80094bc <__mcmp>
 8008a92:	2800      	cmp	r0, #0
 8008a94:	da5b      	bge.n	8008b4e <_dtoa_r+0x916>
 8008a96:	2300      	movs	r3, #0
 8008a98:	9902      	ldr	r1, [sp, #8]
 8008a9a:	220a      	movs	r2, #10
 8008a9c:	4648      	mov	r0, r9
 8008a9e:	f000 fafd 	bl	800909c <__multadd>
 8008aa2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008aa4:	9002      	str	r0, [sp, #8]
 8008aa6:	f107 38ff 	add.w	r8, r7, #4294967295
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	f000 8177 	beq.w	8008d9e <_dtoa_r+0xb66>
 8008ab0:	4629      	mov	r1, r5
 8008ab2:	2300      	movs	r3, #0
 8008ab4:	220a      	movs	r2, #10
 8008ab6:	4648      	mov	r0, r9
 8008ab8:	f000 faf0 	bl	800909c <__multadd>
 8008abc:	f1bb 0f00 	cmp.w	fp, #0
 8008ac0:	4605      	mov	r5, r0
 8008ac2:	dc6f      	bgt.n	8008ba4 <_dtoa_r+0x96c>
 8008ac4:	9b07      	ldr	r3, [sp, #28]
 8008ac6:	2b02      	cmp	r3, #2
 8008ac8:	dc49      	bgt.n	8008b5e <_dtoa_r+0x926>
 8008aca:	e06b      	b.n	8008ba4 <_dtoa_r+0x96c>
 8008acc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008ace:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008ad2:	e73c      	b.n	800894e <_dtoa_r+0x716>
 8008ad4:	3fe00000 	.word	0x3fe00000
 8008ad8:	40240000 	.word	0x40240000
 8008adc:	9b03      	ldr	r3, [sp, #12]
 8008ade:	1e5c      	subs	r4, r3, #1
 8008ae0:	9b08      	ldr	r3, [sp, #32]
 8008ae2:	42a3      	cmp	r3, r4
 8008ae4:	db09      	blt.n	8008afa <_dtoa_r+0x8c2>
 8008ae6:	1b1c      	subs	r4, r3, r4
 8008ae8:	9b03      	ldr	r3, [sp, #12]
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	f6bf af30 	bge.w	8008950 <_dtoa_r+0x718>
 8008af0:	9b00      	ldr	r3, [sp, #0]
 8008af2:	9a03      	ldr	r2, [sp, #12]
 8008af4:	1a9e      	subs	r6, r3, r2
 8008af6:	2300      	movs	r3, #0
 8008af8:	e72b      	b.n	8008952 <_dtoa_r+0x71a>
 8008afa:	9b08      	ldr	r3, [sp, #32]
 8008afc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008afe:	9408      	str	r4, [sp, #32]
 8008b00:	1ae3      	subs	r3, r4, r3
 8008b02:	441a      	add	r2, r3
 8008b04:	9e00      	ldr	r6, [sp, #0]
 8008b06:	9b03      	ldr	r3, [sp, #12]
 8008b08:	920d      	str	r2, [sp, #52]	@ 0x34
 8008b0a:	2400      	movs	r4, #0
 8008b0c:	e721      	b.n	8008952 <_dtoa_r+0x71a>
 8008b0e:	9c08      	ldr	r4, [sp, #32]
 8008b10:	9e00      	ldr	r6, [sp, #0]
 8008b12:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8008b14:	e728      	b.n	8008968 <_dtoa_r+0x730>
 8008b16:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008b1a:	e751      	b.n	80089c0 <_dtoa_r+0x788>
 8008b1c:	9a08      	ldr	r2, [sp, #32]
 8008b1e:	9902      	ldr	r1, [sp, #8]
 8008b20:	e750      	b.n	80089c4 <_dtoa_r+0x78c>
 8008b22:	f8cd 8008 	str.w	r8, [sp, #8]
 8008b26:	e751      	b.n	80089cc <_dtoa_r+0x794>
 8008b28:	2300      	movs	r3, #0
 8008b2a:	e779      	b.n	8008a20 <_dtoa_r+0x7e8>
 8008b2c:	9b04      	ldr	r3, [sp, #16]
 8008b2e:	e777      	b.n	8008a20 <_dtoa_r+0x7e8>
 8008b30:	2300      	movs	r3, #0
 8008b32:	9308      	str	r3, [sp, #32]
 8008b34:	e779      	b.n	8008a2a <_dtoa_r+0x7f2>
 8008b36:	d093      	beq.n	8008a60 <_dtoa_r+0x828>
 8008b38:	9a00      	ldr	r2, [sp, #0]
 8008b3a:	331c      	adds	r3, #28
 8008b3c:	441a      	add	r2, r3
 8008b3e:	9200      	str	r2, [sp, #0]
 8008b40:	9a06      	ldr	r2, [sp, #24]
 8008b42:	441a      	add	r2, r3
 8008b44:	441e      	add	r6, r3
 8008b46:	9206      	str	r2, [sp, #24]
 8008b48:	e78a      	b.n	8008a60 <_dtoa_r+0x828>
 8008b4a:	4603      	mov	r3, r0
 8008b4c:	e7f4      	b.n	8008b38 <_dtoa_r+0x900>
 8008b4e:	9b03      	ldr	r3, [sp, #12]
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	46b8      	mov	r8, r7
 8008b54:	dc20      	bgt.n	8008b98 <_dtoa_r+0x960>
 8008b56:	469b      	mov	fp, r3
 8008b58:	9b07      	ldr	r3, [sp, #28]
 8008b5a:	2b02      	cmp	r3, #2
 8008b5c:	dd1e      	ble.n	8008b9c <_dtoa_r+0x964>
 8008b5e:	f1bb 0f00 	cmp.w	fp, #0
 8008b62:	f47f adb1 	bne.w	80086c8 <_dtoa_r+0x490>
 8008b66:	4621      	mov	r1, r4
 8008b68:	465b      	mov	r3, fp
 8008b6a:	2205      	movs	r2, #5
 8008b6c:	4648      	mov	r0, r9
 8008b6e:	f000 fa95 	bl	800909c <__multadd>
 8008b72:	4601      	mov	r1, r0
 8008b74:	4604      	mov	r4, r0
 8008b76:	9802      	ldr	r0, [sp, #8]
 8008b78:	f000 fca0 	bl	80094bc <__mcmp>
 8008b7c:	2800      	cmp	r0, #0
 8008b7e:	f77f ada3 	ble.w	80086c8 <_dtoa_r+0x490>
 8008b82:	4656      	mov	r6, sl
 8008b84:	2331      	movs	r3, #49	@ 0x31
 8008b86:	f806 3b01 	strb.w	r3, [r6], #1
 8008b8a:	f108 0801 	add.w	r8, r8, #1
 8008b8e:	e59f      	b.n	80086d0 <_dtoa_r+0x498>
 8008b90:	9c03      	ldr	r4, [sp, #12]
 8008b92:	46b8      	mov	r8, r7
 8008b94:	4625      	mov	r5, r4
 8008b96:	e7f4      	b.n	8008b82 <_dtoa_r+0x94a>
 8008b98:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8008b9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	f000 8101 	beq.w	8008da6 <_dtoa_r+0xb6e>
 8008ba4:	2e00      	cmp	r6, #0
 8008ba6:	dd05      	ble.n	8008bb4 <_dtoa_r+0x97c>
 8008ba8:	4629      	mov	r1, r5
 8008baa:	4632      	mov	r2, r6
 8008bac:	4648      	mov	r0, r9
 8008bae:	f000 fc19 	bl	80093e4 <__lshift>
 8008bb2:	4605      	mov	r5, r0
 8008bb4:	9b08      	ldr	r3, [sp, #32]
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d05c      	beq.n	8008c74 <_dtoa_r+0xa3c>
 8008bba:	6869      	ldr	r1, [r5, #4]
 8008bbc:	4648      	mov	r0, r9
 8008bbe:	f000 fa0b 	bl	8008fd8 <_Balloc>
 8008bc2:	4606      	mov	r6, r0
 8008bc4:	b928      	cbnz	r0, 8008bd2 <_dtoa_r+0x99a>
 8008bc6:	4b82      	ldr	r3, [pc, #520]	@ (8008dd0 <_dtoa_r+0xb98>)
 8008bc8:	4602      	mov	r2, r0
 8008bca:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008bce:	f7ff bb4a 	b.w	8008266 <_dtoa_r+0x2e>
 8008bd2:	692a      	ldr	r2, [r5, #16]
 8008bd4:	3202      	adds	r2, #2
 8008bd6:	0092      	lsls	r2, r2, #2
 8008bd8:	f105 010c 	add.w	r1, r5, #12
 8008bdc:	300c      	adds	r0, #12
 8008bde:	f000 ffa3 	bl	8009b28 <memcpy>
 8008be2:	2201      	movs	r2, #1
 8008be4:	4631      	mov	r1, r6
 8008be6:	4648      	mov	r0, r9
 8008be8:	f000 fbfc 	bl	80093e4 <__lshift>
 8008bec:	f10a 0301 	add.w	r3, sl, #1
 8008bf0:	9300      	str	r3, [sp, #0]
 8008bf2:	eb0a 030b 	add.w	r3, sl, fp
 8008bf6:	9308      	str	r3, [sp, #32]
 8008bf8:	9b04      	ldr	r3, [sp, #16]
 8008bfa:	f003 0301 	and.w	r3, r3, #1
 8008bfe:	462f      	mov	r7, r5
 8008c00:	9306      	str	r3, [sp, #24]
 8008c02:	4605      	mov	r5, r0
 8008c04:	9b00      	ldr	r3, [sp, #0]
 8008c06:	9802      	ldr	r0, [sp, #8]
 8008c08:	4621      	mov	r1, r4
 8008c0a:	f103 3bff 	add.w	fp, r3, #4294967295
 8008c0e:	f7ff fa88 	bl	8008122 <quorem>
 8008c12:	4603      	mov	r3, r0
 8008c14:	3330      	adds	r3, #48	@ 0x30
 8008c16:	9003      	str	r0, [sp, #12]
 8008c18:	4639      	mov	r1, r7
 8008c1a:	9802      	ldr	r0, [sp, #8]
 8008c1c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c1e:	f000 fc4d 	bl	80094bc <__mcmp>
 8008c22:	462a      	mov	r2, r5
 8008c24:	9004      	str	r0, [sp, #16]
 8008c26:	4621      	mov	r1, r4
 8008c28:	4648      	mov	r0, r9
 8008c2a:	f000 fc63 	bl	80094f4 <__mdiff>
 8008c2e:	68c2      	ldr	r2, [r0, #12]
 8008c30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c32:	4606      	mov	r6, r0
 8008c34:	bb02      	cbnz	r2, 8008c78 <_dtoa_r+0xa40>
 8008c36:	4601      	mov	r1, r0
 8008c38:	9802      	ldr	r0, [sp, #8]
 8008c3a:	f000 fc3f 	bl	80094bc <__mcmp>
 8008c3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c40:	4602      	mov	r2, r0
 8008c42:	4631      	mov	r1, r6
 8008c44:	4648      	mov	r0, r9
 8008c46:	920c      	str	r2, [sp, #48]	@ 0x30
 8008c48:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c4a:	f000 fa05 	bl	8009058 <_Bfree>
 8008c4e:	9b07      	ldr	r3, [sp, #28]
 8008c50:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008c52:	9e00      	ldr	r6, [sp, #0]
 8008c54:	ea42 0103 	orr.w	r1, r2, r3
 8008c58:	9b06      	ldr	r3, [sp, #24]
 8008c5a:	4319      	orrs	r1, r3
 8008c5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c5e:	d10d      	bne.n	8008c7c <_dtoa_r+0xa44>
 8008c60:	2b39      	cmp	r3, #57	@ 0x39
 8008c62:	d027      	beq.n	8008cb4 <_dtoa_r+0xa7c>
 8008c64:	9a04      	ldr	r2, [sp, #16]
 8008c66:	2a00      	cmp	r2, #0
 8008c68:	dd01      	ble.n	8008c6e <_dtoa_r+0xa36>
 8008c6a:	9b03      	ldr	r3, [sp, #12]
 8008c6c:	3331      	adds	r3, #49	@ 0x31
 8008c6e:	f88b 3000 	strb.w	r3, [fp]
 8008c72:	e52e      	b.n	80086d2 <_dtoa_r+0x49a>
 8008c74:	4628      	mov	r0, r5
 8008c76:	e7b9      	b.n	8008bec <_dtoa_r+0x9b4>
 8008c78:	2201      	movs	r2, #1
 8008c7a:	e7e2      	b.n	8008c42 <_dtoa_r+0xa0a>
 8008c7c:	9904      	ldr	r1, [sp, #16]
 8008c7e:	2900      	cmp	r1, #0
 8008c80:	db04      	blt.n	8008c8c <_dtoa_r+0xa54>
 8008c82:	9807      	ldr	r0, [sp, #28]
 8008c84:	4301      	orrs	r1, r0
 8008c86:	9806      	ldr	r0, [sp, #24]
 8008c88:	4301      	orrs	r1, r0
 8008c8a:	d120      	bne.n	8008cce <_dtoa_r+0xa96>
 8008c8c:	2a00      	cmp	r2, #0
 8008c8e:	ddee      	ble.n	8008c6e <_dtoa_r+0xa36>
 8008c90:	9902      	ldr	r1, [sp, #8]
 8008c92:	9300      	str	r3, [sp, #0]
 8008c94:	2201      	movs	r2, #1
 8008c96:	4648      	mov	r0, r9
 8008c98:	f000 fba4 	bl	80093e4 <__lshift>
 8008c9c:	4621      	mov	r1, r4
 8008c9e:	9002      	str	r0, [sp, #8]
 8008ca0:	f000 fc0c 	bl	80094bc <__mcmp>
 8008ca4:	2800      	cmp	r0, #0
 8008ca6:	9b00      	ldr	r3, [sp, #0]
 8008ca8:	dc02      	bgt.n	8008cb0 <_dtoa_r+0xa78>
 8008caa:	d1e0      	bne.n	8008c6e <_dtoa_r+0xa36>
 8008cac:	07da      	lsls	r2, r3, #31
 8008cae:	d5de      	bpl.n	8008c6e <_dtoa_r+0xa36>
 8008cb0:	2b39      	cmp	r3, #57	@ 0x39
 8008cb2:	d1da      	bne.n	8008c6a <_dtoa_r+0xa32>
 8008cb4:	2339      	movs	r3, #57	@ 0x39
 8008cb6:	f88b 3000 	strb.w	r3, [fp]
 8008cba:	4633      	mov	r3, r6
 8008cbc:	461e      	mov	r6, r3
 8008cbe:	3b01      	subs	r3, #1
 8008cc0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008cc4:	2a39      	cmp	r2, #57	@ 0x39
 8008cc6:	d04e      	beq.n	8008d66 <_dtoa_r+0xb2e>
 8008cc8:	3201      	adds	r2, #1
 8008cca:	701a      	strb	r2, [r3, #0]
 8008ccc:	e501      	b.n	80086d2 <_dtoa_r+0x49a>
 8008cce:	2a00      	cmp	r2, #0
 8008cd0:	dd03      	ble.n	8008cda <_dtoa_r+0xaa2>
 8008cd2:	2b39      	cmp	r3, #57	@ 0x39
 8008cd4:	d0ee      	beq.n	8008cb4 <_dtoa_r+0xa7c>
 8008cd6:	3301      	adds	r3, #1
 8008cd8:	e7c9      	b.n	8008c6e <_dtoa_r+0xa36>
 8008cda:	9a00      	ldr	r2, [sp, #0]
 8008cdc:	9908      	ldr	r1, [sp, #32]
 8008cde:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008ce2:	428a      	cmp	r2, r1
 8008ce4:	d028      	beq.n	8008d38 <_dtoa_r+0xb00>
 8008ce6:	9902      	ldr	r1, [sp, #8]
 8008ce8:	2300      	movs	r3, #0
 8008cea:	220a      	movs	r2, #10
 8008cec:	4648      	mov	r0, r9
 8008cee:	f000 f9d5 	bl	800909c <__multadd>
 8008cf2:	42af      	cmp	r7, r5
 8008cf4:	9002      	str	r0, [sp, #8]
 8008cf6:	f04f 0300 	mov.w	r3, #0
 8008cfa:	f04f 020a 	mov.w	r2, #10
 8008cfe:	4639      	mov	r1, r7
 8008d00:	4648      	mov	r0, r9
 8008d02:	d107      	bne.n	8008d14 <_dtoa_r+0xadc>
 8008d04:	f000 f9ca 	bl	800909c <__multadd>
 8008d08:	4607      	mov	r7, r0
 8008d0a:	4605      	mov	r5, r0
 8008d0c:	9b00      	ldr	r3, [sp, #0]
 8008d0e:	3301      	adds	r3, #1
 8008d10:	9300      	str	r3, [sp, #0]
 8008d12:	e777      	b.n	8008c04 <_dtoa_r+0x9cc>
 8008d14:	f000 f9c2 	bl	800909c <__multadd>
 8008d18:	4629      	mov	r1, r5
 8008d1a:	4607      	mov	r7, r0
 8008d1c:	2300      	movs	r3, #0
 8008d1e:	220a      	movs	r2, #10
 8008d20:	4648      	mov	r0, r9
 8008d22:	f000 f9bb 	bl	800909c <__multadd>
 8008d26:	4605      	mov	r5, r0
 8008d28:	e7f0      	b.n	8008d0c <_dtoa_r+0xad4>
 8008d2a:	f1bb 0f00 	cmp.w	fp, #0
 8008d2e:	bfcc      	ite	gt
 8008d30:	465e      	movgt	r6, fp
 8008d32:	2601      	movle	r6, #1
 8008d34:	4456      	add	r6, sl
 8008d36:	2700      	movs	r7, #0
 8008d38:	9902      	ldr	r1, [sp, #8]
 8008d3a:	9300      	str	r3, [sp, #0]
 8008d3c:	2201      	movs	r2, #1
 8008d3e:	4648      	mov	r0, r9
 8008d40:	f000 fb50 	bl	80093e4 <__lshift>
 8008d44:	4621      	mov	r1, r4
 8008d46:	9002      	str	r0, [sp, #8]
 8008d48:	f000 fbb8 	bl	80094bc <__mcmp>
 8008d4c:	2800      	cmp	r0, #0
 8008d4e:	dcb4      	bgt.n	8008cba <_dtoa_r+0xa82>
 8008d50:	d102      	bne.n	8008d58 <_dtoa_r+0xb20>
 8008d52:	9b00      	ldr	r3, [sp, #0]
 8008d54:	07db      	lsls	r3, r3, #31
 8008d56:	d4b0      	bmi.n	8008cba <_dtoa_r+0xa82>
 8008d58:	4633      	mov	r3, r6
 8008d5a:	461e      	mov	r6, r3
 8008d5c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008d60:	2a30      	cmp	r2, #48	@ 0x30
 8008d62:	d0fa      	beq.n	8008d5a <_dtoa_r+0xb22>
 8008d64:	e4b5      	b.n	80086d2 <_dtoa_r+0x49a>
 8008d66:	459a      	cmp	sl, r3
 8008d68:	d1a8      	bne.n	8008cbc <_dtoa_r+0xa84>
 8008d6a:	2331      	movs	r3, #49	@ 0x31
 8008d6c:	f108 0801 	add.w	r8, r8, #1
 8008d70:	f88a 3000 	strb.w	r3, [sl]
 8008d74:	e4ad      	b.n	80086d2 <_dtoa_r+0x49a>
 8008d76:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008d78:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008dd4 <_dtoa_r+0xb9c>
 8008d7c:	b11b      	cbz	r3, 8008d86 <_dtoa_r+0xb4e>
 8008d7e:	f10a 0308 	add.w	r3, sl, #8
 8008d82:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008d84:	6013      	str	r3, [r2, #0]
 8008d86:	4650      	mov	r0, sl
 8008d88:	b017      	add	sp, #92	@ 0x5c
 8008d8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d8e:	9b07      	ldr	r3, [sp, #28]
 8008d90:	2b01      	cmp	r3, #1
 8008d92:	f77f ae2e 	ble.w	80089f2 <_dtoa_r+0x7ba>
 8008d96:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008d98:	9308      	str	r3, [sp, #32]
 8008d9a:	2001      	movs	r0, #1
 8008d9c:	e64d      	b.n	8008a3a <_dtoa_r+0x802>
 8008d9e:	f1bb 0f00 	cmp.w	fp, #0
 8008da2:	f77f aed9 	ble.w	8008b58 <_dtoa_r+0x920>
 8008da6:	4656      	mov	r6, sl
 8008da8:	9802      	ldr	r0, [sp, #8]
 8008daa:	4621      	mov	r1, r4
 8008dac:	f7ff f9b9 	bl	8008122 <quorem>
 8008db0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008db4:	f806 3b01 	strb.w	r3, [r6], #1
 8008db8:	eba6 020a 	sub.w	r2, r6, sl
 8008dbc:	4593      	cmp	fp, r2
 8008dbe:	ddb4      	ble.n	8008d2a <_dtoa_r+0xaf2>
 8008dc0:	9902      	ldr	r1, [sp, #8]
 8008dc2:	2300      	movs	r3, #0
 8008dc4:	220a      	movs	r2, #10
 8008dc6:	4648      	mov	r0, r9
 8008dc8:	f000 f968 	bl	800909c <__multadd>
 8008dcc:	9002      	str	r0, [sp, #8]
 8008dce:	e7eb      	b.n	8008da8 <_dtoa_r+0xb70>
 8008dd0:	0800a2ec 	.word	0x0800a2ec
 8008dd4:	0800a270 	.word	0x0800a270

08008dd8 <_free_r>:
 8008dd8:	b538      	push	{r3, r4, r5, lr}
 8008dda:	4605      	mov	r5, r0
 8008ddc:	2900      	cmp	r1, #0
 8008dde:	d041      	beq.n	8008e64 <_free_r+0x8c>
 8008de0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008de4:	1f0c      	subs	r4, r1, #4
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	bfb8      	it	lt
 8008dea:	18e4      	addlt	r4, r4, r3
 8008dec:	f000 f8e8 	bl	8008fc0 <__malloc_lock>
 8008df0:	4a1d      	ldr	r2, [pc, #116]	@ (8008e68 <_free_r+0x90>)
 8008df2:	6813      	ldr	r3, [r2, #0]
 8008df4:	b933      	cbnz	r3, 8008e04 <_free_r+0x2c>
 8008df6:	6063      	str	r3, [r4, #4]
 8008df8:	6014      	str	r4, [r2, #0]
 8008dfa:	4628      	mov	r0, r5
 8008dfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008e00:	f000 b8e4 	b.w	8008fcc <__malloc_unlock>
 8008e04:	42a3      	cmp	r3, r4
 8008e06:	d908      	bls.n	8008e1a <_free_r+0x42>
 8008e08:	6820      	ldr	r0, [r4, #0]
 8008e0a:	1821      	adds	r1, r4, r0
 8008e0c:	428b      	cmp	r3, r1
 8008e0e:	bf01      	itttt	eq
 8008e10:	6819      	ldreq	r1, [r3, #0]
 8008e12:	685b      	ldreq	r3, [r3, #4]
 8008e14:	1809      	addeq	r1, r1, r0
 8008e16:	6021      	streq	r1, [r4, #0]
 8008e18:	e7ed      	b.n	8008df6 <_free_r+0x1e>
 8008e1a:	461a      	mov	r2, r3
 8008e1c:	685b      	ldr	r3, [r3, #4]
 8008e1e:	b10b      	cbz	r3, 8008e24 <_free_r+0x4c>
 8008e20:	42a3      	cmp	r3, r4
 8008e22:	d9fa      	bls.n	8008e1a <_free_r+0x42>
 8008e24:	6811      	ldr	r1, [r2, #0]
 8008e26:	1850      	adds	r0, r2, r1
 8008e28:	42a0      	cmp	r0, r4
 8008e2a:	d10b      	bne.n	8008e44 <_free_r+0x6c>
 8008e2c:	6820      	ldr	r0, [r4, #0]
 8008e2e:	4401      	add	r1, r0
 8008e30:	1850      	adds	r0, r2, r1
 8008e32:	4283      	cmp	r3, r0
 8008e34:	6011      	str	r1, [r2, #0]
 8008e36:	d1e0      	bne.n	8008dfa <_free_r+0x22>
 8008e38:	6818      	ldr	r0, [r3, #0]
 8008e3a:	685b      	ldr	r3, [r3, #4]
 8008e3c:	6053      	str	r3, [r2, #4]
 8008e3e:	4408      	add	r0, r1
 8008e40:	6010      	str	r0, [r2, #0]
 8008e42:	e7da      	b.n	8008dfa <_free_r+0x22>
 8008e44:	d902      	bls.n	8008e4c <_free_r+0x74>
 8008e46:	230c      	movs	r3, #12
 8008e48:	602b      	str	r3, [r5, #0]
 8008e4a:	e7d6      	b.n	8008dfa <_free_r+0x22>
 8008e4c:	6820      	ldr	r0, [r4, #0]
 8008e4e:	1821      	adds	r1, r4, r0
 8008e50:	428b      	cmp	r3, r1
 8008e52:	bf04      	itt	eq
 8008e54:	6819      	ldreq	r1, [r3, #0]
 8008e56:	685b      	ldreq	r3, [r3, #4]
 8008e58:	6063      	str	r3, [r4, #4]
 8008e5a:	bf04      	itt	eq
 8008e5c:	1809      	addeq	r1, r1, r0
 8008e5e:	6021      	streq	r1, [r4, #0]
 8008e60:	6054      	str	r4, [r2, #4]
 8008e62:	e7ca      	b.n	8008dfa <_free_r+0x22>
 8008e64:	bd38      	pop	{r3, r4, r5, pc}
 8008e66:	bf00      	nop
 8008e68:	20000cd8 	.word	0x20000cd8

08008e6c <malloc>:
 8008e6c:	4b02      	ldr	r3, [pc, #8]	@ (8008e78 <malloc+0xc>)
 8008e6e:	4601      	mov	r1, r0
 8008e70:	6818      	ldr	r0, [r3, #0]
 8008e72:	f000 b825 	b.w	8008ec0 <_malloc_r>
 8008e76:	bf00      	nop
 8008e78:	2000001c 	.word	0x2000001c

08008e7c <sbrk_aligned>:
 8008e7c:	b570      	push	{r4, r5, r6, lr}
 8008e7e:	4e0f      	ldr	r6, [pc, #60]	@ (8008ebc <sbrk_aligned+0x40>)
 8008e80:	460c      	mov	r4, r1
 8008e82:	6831      	ldr	r1, [r6, #0]
 8008e84:	4605      	mov	r5, r0
 8008e86:	b911      	cbnz	r1, 8008e8e <sbrk_aligned+0x12>
 8008e88:	f000 fe3e 	bl	8009b08 <_sbrk_r>
 8008e8c:	6030      	str	r0, [r6, #0]
 8008e8e:	4621      	mov	r1, r4
 8008e90:	4628      	mov	r0, r5
 8008e92:	f000 fe39 	bl	8009b08 <_sbrk_r>
 8008e96:	1c43      	adds	r3, r0, #1
 8008e98:	d103      	bne.n	8008ea2 <sbrk_aligned+0x26>
 8008e9a:	f04f 34ff 	mov.w	r4, #4294967295
 8008e9e:	4620      	mov	r0, r4
 8008ea0:	bd70      	pop	{r4, r5, r6, pc}
 8008ea2:	1cc4      	adds	r4, r0, #3
 8008ea4:	f024 0403 	bic.w	r4, r4, #3
 8008ea8:	42a0      	cmp	r0, r4
 8008eaa:	d0f8      	beq.n	8008e9e <sbrk_aligned+0x22>
 8008eac:	1a21      	subs	r1, r4, r0
 8008eae:	4628      	mov	r0, r5
 8008eb0:	f000 fe2a 	bl	8009b08 <_sbrk_r>
 8008eb4:	3001      	adds	r0, #1
 8008eb6:	d1f2      	bne.n	8008e9e <sbrk_aligned+0x22>
 8008eb8:	e7ef      	b.n	8008e9a <sbrk_aligned+0x1e>
 8008eba:	bf00      	nop
 8008ebc:	20000cd4 	.word	0x20000cd4

08008ec0 <_malloc_r>:
 8008ec0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ec4:	1ccd      	adds	r5, r1, #3
 8008ec6:	f025 0503 	bic.w	r5, r5, #3
 8008eca:	3508      	adds	r5, #8
 8008ecc:	2d0c      	cmp	r5, #12
 8008ece:	bf38      	it	cc
 8008ed0:	250c      	movcc	r5, #12
 8008ed2:	2d00      	cmp	r5, #0
 8008ed4:	4606      	mov	r6, r0
 8008ed6:	db01      	blt.n	8008edc <_malloc_r+0x1c>
 8008ed8:	42a9      	cmp	r1, r5
 8008eda:	d904      	bls.n	8008ee6 <_malloc_r+0x26>
 8008edc:	230c      	movs	r3, #12
 8008ede:	6033      	str	r3, [r6, #0]
 8008ee0:	2000      	movs	r0, #0
 8008ee2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ee6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008fbc <_malloc_r+0xfc>
 8008eea:	f000 f869 	bl	8008fc0 <__malloc_lock>
 8008eee:	f8d8 3000 	ldr.w	r3, [r8]
 8008ef2:	461c      	mov	r4, r3
 8008ef4:	bb44      	cbnz	r4, 8008f48 <_malloc_r+0x88>
 8008ef6:	4629      	mov	r1, r5
 8008ef8:	4630      	mov	r0, r6
 8008efa:	f7ff ffbf 	bl	8008e7c <sbrk_aligned>
 8008efe:	1c43      	adds	r3, r0, #1
 8008f00:	4604      	mov	r4, r0
 8008f02:	d158      	bne.n	8008fb6 <_malloc_r+0xf6>
 8008f04:	f8d8 4000 	ldr.w	r4, [r8]
 8008f08:	4627      	mov	r7, r4
 8008f0a:	2f00      	cmp	r7, #0
 8008f0c:	d143      	bne.n	8008f96 <_malloc_r+0xd6>
 8008f0e:	2c00      	cmp	r4, #0
 8008f10:	d04b      	beq.n	8008faa <_malloc_r+0xea>
 8008f12:	6823      	ldr	r3, [r4, #0]
 8008f14:	4639      	mov	r1, r7
 8008f16:	4630      	mov	r0, r6
 8008f18:	eb04 0903 	add.w	r9, r4, r3
 8008f1c:	f000 fdf4 	bl	8009b08 <_sbrk_r>
 8008f20:	4581      	cmp	r9, r0
 8008f22:	d142      	bne.n	8008faa <_malloc_r+0xea>
 8008f24:	6821      	ldr	r1, [r4, #0]
 8008f26:	1a6d      	subs	r5, r5, r1
 8008f28:	4629      	mov	r1, r5
 8008f2a:	4630      	mov	r0, r6
 8008f2c:	f7ff ffa6 	bl	8008e7c <sbrk_aligned>
 8008f30:	3001      	adds	r0, #1
 8008f32:	d03a      	beq.n	8008faa <_malloc_r+0xea>
 8008f34:	6823      	ldr	r3, [r4, #0]
 8008f36:	442b      	add	r3, r5
 8008f38:	6023      	str	r3, [r4, #0]
 8008f3a:	f8d8 3000 	ldr.w	r3, [r8]
 8008f3e:	685a      	ldr	r2, [r3, #4]
 8008f40:	bb62      	cbnz	r2, 8008f9c <_malloc_r+0xdc>
 8008f42:	f8c8 7000 	str.w	r7, [r8]
 8008f46:	e00f      	b.n	8008f68 <_malloc_r+0xa8>
 8008f48:	6822      	ldr	r2, [r4, #0]
 8008f4a:	1b52      	subs	r2, r2, r5
 8008f4c:	d420      	bmi.n	8008f90 <_malloc_r+0xd0>
 8008f4e:	2a0b      	cmp	r2, #11
 8008f50:	d917      	bls.n	8008f82 <_malloc_r+0xc2>
 8008f52:	1961      	adds	r1, r4, r5
 8008f54:	42a3      	cmp	r3, r4
 8008f56:	6025      	str	r5, [r4, #0]
 8008f58:	bf18      	it	ne
 8008f5a:	6059      	strne	r1, [r3, #4]
 8008f5c:	6863      	ldr	r3, [r4, #4]
 8008f5e:	bf08      	it	eq
 8008f60:	f8c8 1000 	streq.w	r1, [r8]
 8008f64:	5162      	str	r2, [r4, r5]
 8008f66:	604b      	str	r3, [r1, #4]
 8008f68:	4630      	mov	r0, r6
 8008f6a:	f000 f82f 	bl	8008fcc <__malloc_unlock>
 8008f6e:	f104 000b 	add.w	r0, r4, #11
 8008f72:	1d23      	adds	r3, r4, #4
 8008f74:	f020 0007 	bic.w	r0, r0, #7
 8008f78:	1ac2      	subs	r2, r0, r3
 8008f7a:	bf1c      	itt	ne
 8008f7c:	1a1b      	subne	r3, r3, r0
 8008f7e:	50a3      	strne	r3, [r4, r2]
 8008f80:	e7af      	b.n	8008ee2 <_malloc_r+0x22>
 8008f82:	6862      	ldr	r2, [r4, #4]
 8008f84:	42a3      	cmp	r3, r4
 8008f86:	bf0c      	ite	eq
 8008f88:	f8c8 2000 	streq.w	r2, [r8]
 8008f8c:	605a      	strne	r2, [r3, #4]
 8008f8e:	e7eb      	b.n	8008f68 <_malloc_r+0xa8>
 8008f90:	4623      	mov	r3, r4
 8008f92:	6864      	ldr	r4, [r4, #4]
 8008f94:	e7ae      	b.n	8008ef4 <_malloc_r+0x34>
 8008f96:	463c      	mov	r4, r7
 8008f98:	687f      	ldr	r7, [r7, #4]
 8008f9a:	e7b6      	b.n	8008f0a <_malloc_r+0x4a>
 8008f9c:	461a      	mov	r2, r3
 8008f9e:	685b      	ldr	r3, [r3, #4]
 8008fa0:	42a3      	cmp	r3, r4
 8008fa2:	d1fb      	bne.n	8008f9c <_malloc_r+0xdc>
 8008fa4:	2300      	movs	r3, #0
 8008fa6:	6053      	str	r3, [r2, #4]
 8008fa8:	e7de      	b.n	8008f68 <_malloc_r+0xa8>
 8008faa:	230c      	movs	r3, #12
 8008fac:	6033      	str	r3, [r6, #0]
 8008fae:	4630      	mov	r0, r6
 8008fb0:	f000 f80c 	bl	8008fcc <__malloc_unlock>
 8008fb4:	e794      	b.n	8008ee0 <_malloc_r+0x20>
 8008fb6:	6005      	str	r5, [r0, #0]
 8008fb8:	e7d6      	b.n	8008f68 <_malloc_r+0xa8>
 8008fba:	bf00      	nop
 8008fbc:	20000cd8 	.word	0x20000cd8

08008fc0 <__malloc_lock>:
 8008fc0:	4801      	ldr	r0, [pc, #4]	@ (8008fc8 <__malloc_lock+0x8>)
 8008fc2:	f7ff b8ac 	b.w	800811e <__retarget_lock_acquire_recursive>
 8008fc6:	bf00      	nop
 8008fc8:	20000cd0 	.word	0x20000cd0

08008fcc <__malloc_unlock>:
 8008fcc:	4801      	ldr	r0, [pc, #4]	@ (8008fd4 <__malloc_unlock+0x8>)
 8008fce:	f7ff b8a7 	b.w	8008120 <__retarget_lock_release_recursive>
 8008fd2:	bf00      	nop
 8008fd4:	20000cd0 	.word	0x20000cd0

08008fd8 <_Balloc>:
 8008fd8:	b570      	push	{r4, r5, r6, lr}
 8008fda:	69c6      	ldr	r6, [r0, #28]
 8008fdc:	4604      	mov	r4, r0
 8008fde:	460d      	mov	r5, r1
 8008fe0:	b976      	cbnz	r6, 8009000 <_Balloc+0x28>
 8008fe2:	2010      	movs	r0, #16
 8008fe4:	f7ff ff42 	bl	8008e6c <malloc>
 8008fe8:	4602      	mov	r2, r0
 8008fea:	61e0      	str	r0, [r4, #28]
 8008fec:	b920      	cbnz	r0, 8008ff8 <_Balloc+0x20>
 8008fee:	4b18      	ldr	r3, [pc, #96]	@ (8009050 <_Balloc+0x78>)
 8008ff0:	4818      	ldr	r0, [pc, #96]	@ (8009054 <_Balloc+0x7c>)
 8008ff2:	216b      	movs	r1, #107	@ 0x6b
 8008ff4:	f000 fda6 	bl	8009b44 <__assert_func>
 8008ff8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008ffc:	6006      	str	r6, [r0, #0]
 8008ffe:	60c6      	str	r6, [r0, #12]
 8009000:	69e6      	ldr	r6, [r4, #28]
 8009002:	68f3      	ldr	r3, [r6, #12]
 8009004:	b183      	cbz	r3, 8009028 <_Balloc+0x50>
 8009006:	69e3      	ldr	r3, [r4, #28]
 8009008:	68db      	ldr	r3, [r3, #12]
 800900a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800900e:	b9b8      	cbnz	r0, 8009040 <_Balloc+0x68>
 8009010:	2101      	movs	r1, #1
 8009012:	fa01 f605 	lsl.w	r6, r1, r5
 8009016:	1d72      	adds	r2, r6, #5
 8009018:	0092      	lsls	r2, r2, #2
 800901a:	4620      	mov	r0, r4
 800901c:	f000 fdb0 	bl	8009b80 <_calloc_r>
 8009020:	b160      	cbz	r0, 800903c <_Balloc+0x64>
 8009022:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009026:	e00e      	b.n	8009046 <_Balloc+0x6e>
 8009028:	2221      	movs	r2, #33	@ 0x21
 800902a:	2104      	movs	r1, #4
 800902c:	4620      	mov	r0, r4
 800902e:	f000 fda7 	bl	8009b80 <_calloc_r>
 8009032:	69e3      	ldr	r3, [r4, #28]
 8009034:	60f0      	str	r0, [r6, #12]
 8009036:	68db      	ldr	r3, [r3, #12]
 8009038:	2b00      	cmp	r3, #0
 800903a:	d1e4      	bne.n	8009006 <_Balloc+0x2e>
 800903c:	2000      	movs	r0, #0
 800903e:	bd70      	pop	{r4, r5, r6, pc}
 8009040:	6802      	ldr	r2, [r0, #0]
 8009042:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009046:	2300      	movs	r3, #0
 8009048:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800904c:	e7f7      	b.n	800903e <_Balloc+0x66>
 800904e:	bf00      	nop
 8009050:	0800a27d 	.word	0x0800a27d
 8009054:	0800a2fd 	.word	0x0800a2fd

08009058 <_Bfree>:
 8009058:	b570      	push	{r4, r5, r6, lr}
 800905a:	69c6      	ldr	r6, [r0, #28]
 800905c:	4605      	mov	r5, r0
 800905e:	460c      	mov	r4, r1
 8009060:	b976      	cbnz	r6, 8009080 <_Bfree+0x28>
 8009062:	2010      	movs	r0, #16
 8009064:	f7ff ff02 	bl	8008e6c <malloc>
 8009068:	4602      	mov	r2, r0
 800906a:	61e8      	str	r0, [r5, #28]
 800906c:	b920      	cbnz	r0, 8009078 <_Bfree+0x20>
 800906e:	4b09      	ldr	r3, [pc, #36]	@ (8009094 <_Bfree+0x3c>)
 8009070:	4809      	ldr	r0, [pc, #36]	@ (8009098 <_Bfree+0x40>)
 8009072:	218f      	movs	r1, #143	@ 0x8f
 8009074:	f000 fd66 	bl	8009b44 <__assert_func>
 8009078:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800907c:	6006      	str	r6, [r0, #0]
 800907e:	60c6      	str	r6, [r0, #12]
 8009080:	b13c      	cbz	r4, 8009092 <_Bfree+0x3a>
 8009082:	69eb      	ldr	r3, [r5, #28]
 8009084:	6862      	ldr	r2, [r4, #4]
 8009086:	68db      	ldr	r3, [r3, #12]
 8009088:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800908c:	6021      	str	r1, [r4, #0]
 800908e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009092:	bd70      	pop	{r4, r5, r6, pc}
 8009094:	0800a27d 	.word	0x0800a27d
 8009098:	0800a2fd 	.word	0x0800a2fd

0800909c <__multadd>:
 800909c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80090a0:	690d      	ldr	r5, [r1, #16]
 80090a2:	4607      	mov	r7, r0
 80090a4:	460c      	mov	r4, r1
 80090a6:	461e      	mov	r6, r3
 80090a8:	f101 0c14 	add.w	ip, r1, #20
 80090ac:	2000      	movs	r0, #0
 80090ae:	f8dc 3000 	ldr.w	r3, [ip]
 80090b2:	b299      	uxth	r1, r3
 80090b4:	fb02 6101 	mla	r1, r2, r1, r6
 80090b8:	0c1e      	lsrs	r6, r3, #16
 80090ba:	0c0b      	lsrs	r3, r1, #16
 80090bc:	fb02 3306 	mla	r3, r2, r6, r3
 80090c0:	b289      	uxth	r1, r1
 80090c2:	3001      	adds	r0, #1
 80090c4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80090c8:	4285      	cmp	r5, r0
 80090ca:	f84c 1b04 	str.w	r1, [ip], #4
 80090ce:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80090d2:	dcec      	bgt.n	80090ae <__multadd+0x12>
 80090d4:	b30e      	cbz	r6, 800911a <__multadd+0x7e>
 80090d6:	68a3      	ldr	r3, [r4, #8]
 80090d8:	42ab      	cmp	r3, r5
 80090da:	dc19      	bgt.n	8009110 <__multadd+0x74>
 80090dc:	6861      	ldr	r1, [r4, #4]
 80090de:	4638      	mov	r0, r7
 80090e0:	3101      	adds	r1, #1
 80090e2:	f7ff ff79 	bl	8008fd8 <_Balloc>
 80090e6:	4680      	mov	r8, r0
 80090e8:	b928      	cbnz	r0, 80090f6 <__multadd+0x5a>
 80090ea:	4602      	mov	r2, r0
 80090ec:	4b0c      	ldr	r3, [pc, #48]	@ (8009120 <__multadd+0x84>)
 80090ee:	480d      	ldr	r0, [pc, #52]	@ (8009124 <__multadd+0x88>)
 80090f0:	21ba      	movs	r1, #186	@ 0xba
 80090f2:	f000 fd27 	bl	8009b44 <__assert_func>
 80090f6:	6922      	ldr	r2, [r4, #16]
 80090f8:	3202      	adds	r2, #2
 80090fa:	f104 010c 	add.w	r1, r4, #12
 80090fe:	0092      	lsls	r2, r2, #2
 8009100:	300c      	adds	r0, #12
 8009102:	f000 fd11 	bl	8009b28 <memcpy>
 8009106:	4621      	mov	r1, r4
 8009108:	4638      	mov	r0, r7
 800910a:	f7ff ffa5 	bl	8009058 <_Bfree>
 800910e:	4644      	mov	r4, r8
 8009110:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009114:	3501      	adds	r5, #1
 8009116:	615e      	str	r6, [r3, #20]
 8009118:	6125      	str	r5, [r4, #16]
 800911a:	4620      	mov	r0, r4
 800911c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009120:	0800a2ec 	.word	0x0800a2ec
 8009124:	0800a2fd 	.word	0x0800a2fd

08009128 <__hi0bits>:
 8009128:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800912c:	4603      	mov	r3, r0
 800912e:	bf36      	itet	cc
 8009130:	0403      	lslcc	r3, r0, #16
 8009132:	2000      	movcs	r0, #0
 8009134:	2010      	movcc	r0, #16
 8009136:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800913a:	bf3c      	itt	cc
 800913c:	021b      	lslcc	r3, r3, #8
 800913e:	3008      	addcc	r0, #8
 8009140:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009144:	bf3c      	itt	cc
 8009146:	011b      	lslcc	r3, r3, #4
 8009148:	3004      	addcc	r0, #4
 800914a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800914e:	bf3c      	itt	cc
 8009150:	009b      	lslcc	r3, r3, #2
 8009152:	3002      	addcc	r0, #2
 8009154:	2b00      	cmp	r3, #0
 8009156:	db05      	blt.n	8009164 <__hi0bits+0x3c>
 8009158:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800915c:	f100 0001 	add.w	r0, r0, #1
 8009160:	bf08      	it	eq
 8009162:	2020      	moveq	r0, #32
 8009164:	4770      	bx	lr

08009166 <__lo0bits>:
 8009166:	6803      	ldr	r3, [r0, #0]
 8009168:	4602      	mov	r2, r0
 800916a:	f013 0007 	ands.w	r0, r3, #7
 800916e:	d00b      	beq.n	8009188 <__lo0bits+0x22>
 8009170:	07d9      	lsls	r1, r3, #31
 8009172:	d421      	bmi.n	80091b8 <__lo0bits+0x52>
 8009174:	0798      	lsls	r0, r3, #30
 8009176:	bf49      	itett	mi
 8009178:	085b      	lsrmi	r3, r3, #1
 800917a:	089b      	lsrpl	r3, r3, #2
 800917c:	2001      	movmi	r0, #1
 800917e:	6013      	strmi	r3, [r2, #0]
 8009180:	bf5c      	itt	pl
 8009182:	6013      	strpl	r3, [r2, #0]
 8009184:	2002      	movpl	r0, #2
 8009186:	4770      	bx	lr
 8009188:	b299      	uxth	r1, r3
 800918a:	b909      	cbnz	r1, 8009190 <__lo0bits+0x2a>
 800918c:	0c1b      	lsrs	r3, r3, #16
 800918e:	2010      	movs	r0, #16
 8009190:	b2d9      	uxtb	r1, r3
 8009192:	b909      	cbnz	r1, 8009198 <__lo0bits+0x32>
 8009194:	3008      	adds	r0, #8
 8009196:	0a1b      	lsrs	r3, r3, #8
 8009198:	0719      	lsls	r1, r3, #28
 800919a:	bf04      	itt	eq
 800919c:	091b      	lsreq	r3, r3, #4
 800919e:	3004      	addeq	r0, #4
 80091a0:	0799      	lsls	r1, r3, #30
 80091a2:	bf04      	itt	eq
 80091a4:	089b      	lsreq	r3, r3, #2
 80091a6:	3002      	addeq	r0, #2
 80091a8:	07d9      	lsls	r1, r3, #31
 80091aa:	d403      	bmi.n	80091b4 <__lo0bits+0x4e>
 80091ac:	085b      	lsrs	r3, r3, #1
 80091ae:	f100 0001 	add.w	r0, r0, #1
 80091b2:	d003      	beq.n	80091bc <__lo0bits+0x56>
 80091b4:	6013      	str	r3, [r2, #0]
 80091b6:	4770      	bx	lr
 80091b8:	2000      	movs	r0, #0
 80091ba:	4770      	bx	lr
 80091bc:	2020      	movs	r0, #32
 80091be:	4770      	bx	lr

080091c0 <__i2b>:
 80091c0:	b510      	push	{r4, lr}
 80091c2:	460c      	mov	r4, r1
 80091c4:	2101      	movs	r1, #1
 80091c6:	f7ff ff07 	bl	8008fd8 <_Balloc>
 80091ca:	4602      	mov	r2, r0
 80091cc:	b928      	cbnz	r0, 80091da <__i2b+0x1a>
 80091ce:	4b05      	ldr	r3, [pc, #20]	@ (80091e4 <__i2b+0x24>)
 80091d0:	4805      	ldr	r0, [pc, #20]	@ (80091e8 <__i2b+0x28>)
 80091d2:	f240 1145 	movw	r1, #325	@ 0x145
 80091d6:	f000 fcb5 	bl	8009b44 <__assert_func>
 80091da:	2301      	movs	r3, #1
 80091dc:	6144      	str	r4, [r0, #20]
 80091de:	6103      	str	r3, [r0, #16]
 80091e0:	bd10      	pop	{r4, pc}
 80091e2:	bf00      	nop
 80091e4:	0800a2ec 	.word	0x0800a2ec
 80091e8:	0800a2fd 	.word	0x0800a2fd

080091ec <__multiply>:
 80091ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091f0:	4617      	mov	r7, r2
 80091f2:	690a      	ldr	r2, [r1, #16]
 80091f4:	693b      	ldr	r3, [r7, #16]
 80091f6:	429a      	cmp	r2, r3
 80091f8:	bfa8      	it	ge
 80091fa:	463b      	movge	r3, r7
 80091fc:	4689      	mov	r9, r1
 80091fe:	bfa4      	itt	ge
 8009200:	460f      	movge	r7, r1
 8009202:	4699      	movge	r9, r3
 8009204:	693d      	ldr	r5, [r7, #16]
 8009206:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800920a:	68bb      	ldr	r3, [r7, #8]
 800920c:	6879      	ldr	r1, [r7, #4]
 800920e:	eb05 060a 	add.w	r6, r5, sl
 8009212:	42b3      	cmp	r3, r6
 8009214:	b085      	sub	sp, #20
 8009216:	bfb8      	it	lt
 8009218:	3101      	addlt	r1, #1
 800921a:	f7ff fedd 	bl	8008fd8 <_Balloc>
 800921e:	b930      	cbnz	r0, 800922e <__multiply+0x42>
 8009220:	4602      	mov	r2, r0
 8009222:	4b41      	ldr	r3, [pc, #260]	@ (8009328 <__multiply+0x13c>)
 8009224:	4841      	ldr	r0, [pc, #260]	@ (800932c <__multiply+0x140>)
 8009226:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800922a:	f000 fc8b 	bl	8009b44 <__assert_func>
 800922e:	f100 0414 	add.w	r4, r0, #20
 8009232:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8009236:	4623      	mov	r3, r4
 8009238:	2200      	movs	r2, #0
 800923a:	4573      	cmp	r3, lr
 800923c:	d320      	bcc.n	8009280 <__multiply+0x94>
 800923e:	f107 0814 	add.w	r8, r7, #20
 8009242:	f109 0114 	add.w	r1, r9, #20
 8009246:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800924a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800924e:	9302      	str	r3, [sp, #8]
 8009250:	1beb      	subs	r3, r5, r7
 8009252:	3b15      	subs	r3, #21
 8009254:	f023 0303 	bic.w	r3, r3, #3
 8009258:	3304      	adds	r3, #4
 800925a:	3715      	adds	r7, #21
 800925c:	42bd      	cmp	r5, r7
 800925e:	bf38      	it	cc
 8009260:	2304      	movcc	r3, #4
 8009262:	9301      	str	r3, [sp, #4]
 8009264:	9b02      	ldr	r3, [sp, #8]
 8009266:	9103      	str	r1, [sp, #12]
 8009268:	428b      	cmp	r3, r1
 800926a:	d80c      	bhi.n	8009286 <__multiply+0x9a>
 800926c:	2e00      	cmp	r6, #0
 800926e:	dd03      	ble.n	8009278 <__multiply+0x8c>
 8009270:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009274:	2b00      	cmp	r3, #0
 8009276:	d055      	beq.n	8009324 <__multiply+0x138>
 8009278:	6106      	str	r6, [r0, #16]
 800927a:	b005      	add	sp, #20
 800927c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009280:	f843 2b04 	str.w	r2, [r3], #4
 8009284:	e7d9      	b.n	800923a <__multiply+0x4e>
 8009286:	f8b1 a000 	ldrh.w	sl, [r1]
 800928a:	f1ba 0f00 	cmp.w	sl, #0
 800928e:	d01f      	beq.n	80092d0 <__multiply+0xe4>
 8009290:	46c4      	mov	ip, r8
 8009292:	46a1      	mov	r9, r4
 8009294:	2700      	movs	r7, #0
 8009296:	f85c 2b04 	ldr.w	r2, [ip], #4
 800929a:	f8d9 3000 	ldr.w	r3, [r9]
 800929e:	fa1f fb82 	uxth.w	fp, r2
 80092a2:	b29b      	uxth	r3, r3
 80092a4:	fb0a 330b 	mla	r3, sl, fp, r3
 80092a8:	443b      	add	r3, r7
 80092aa:	f8d9 7000 	ldr.w	r7, [r9]
 80092ae:	0c12      	lsrs	r2, r2, #16
 80092b0:	0c3f      	lsrs	r7, r7, #16
 80092b2:	fb0a 7202 	mla	r2, sl, r2, r7
 80092b6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80092ba:	b29b      	uxth	r3, r3
 80092bc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80092c0:	4565      	cmp	r5, ip
 80092c2:	f849 3b04 	str.w	r3, [r9], #4
 80092c6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80092ca:	d8e4      	bhi.n	8009296 <__multiply+0xaa>
 80092cc:	9b01      	ldr	r3, [sp, #4]
 80092ce:	50e7      	str	r7, [r4, r3]
 80092d0:	9b03      	ldr	r3, [sp, #12]
 80092d2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80092d6:	3104      	adds	r1, #4
 80092d8:	f1b9 0f00 	cmp.w	r9, #0
 80092dc:	d020      	beq.n	8009320 <__multiply+0x134>
 80092de:	6823      	ldr	r3, [r4, #0]
 80092e0:	4647      	mov	r7, r8
 80092e2:	46a4      	mov	ip, r4
 80092e4:	f04f 0a00 	mov.w	sl, #0
 80092e8:	f8b7 b000 	ldrh.w	fp, [r7]
 80092ec:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80092f0:	fb09 220b 	mla	r2, r9, fp, r2
 80092f4:	4452      	add	r2, sl
 80092f6:	b29b      	uxth	r3, r3
 80092f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80092fc:	f84c 3b04 	str.w	r3, [ip], #4
 8009300:	f857 3b04 	ldr.w	r3, [r7], #4
 8009304:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009308:	f8bc 3000 	ldrh.w	r3, [ip]
 800930c:	fb09 330a 	mla	r3, r9, sl, r3
 8009310:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009314:	42bd      	cmp	r5, r7
 8009316:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800931a:	d8e5      	bhi.n	80092e8 <__multiply+0xfc>
 800931c:	9a01      	ldr	r2, [sp, #4]
 800931e:	50a3      	str	r3, [r4, r2]
 8009320:	3404      	adds	r4, #4
 8009322:	e79f      	b.n	8009264 <__multiply+0x78>
 8009324:	3e01      	subs	r6, #1
 8009326:	e7a1      	b.n	800926c <__multiply+0x80>
 8009328:	0800a2ec 	.word	0x0800a2ec
 800932c:	0800a2fd 	.word	0x0800a2fd

08009330 <__pow5mult>:
 8009330:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009334:	4615      	mov	r5, r2
 8009336:	f012 0203 	ands.w	r2, r2, #3
 800933a:	4607      	mov	r7, r0
 800933c:	460e      	mov	r6, r1
 800933e:	d007      	beq.n	8009350 <__pow5mult+0x20>
 8009340:	4c25      	ldr	r4, [pc, #148]	@ (80093d8 <__pow5mult+0xa8>)
 8009342:	3a01      	subs	r2, #1
 8009344:	2300      	movs	r3, #0
 8009346:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800934a:	f7ff fea7 	bl	800909c <__multadd>
 800934e:	4606      	mov	r6, r0
 8009350:	10ad      	asrs	r5, r5, #2
 8009352:	d03d      	beq.n	80093d0 <__pow5mult+0xa0>
 8009354:	69fc      	ldr	r4, [r7, #28]
 8009356:	b97c      	cbnz	r4, 8009378 <__pow5mult+0x48>
 8009358:	2010      	movs	r0, #16
 800935a:	f7ff fd87 	bl	8008e6c <malloc>
 800935e:	4602      	mov	r2, r0
 8009360:	61f8      	str	r0, [r7, #28]
 8009362:	b928      	cbnz	r0, 8009370 <__pow5mult+0x40>
 8009364:	4b1d      	ldr	r3, [pc, #116]	@ (80093dc <__pow5mult+0xac>)
 8009366:	481e      	ldr	r0, [pc, #120]	@ (80093e0 <__pow5mult+0xb0>)
 8009368:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800936c:	f000 fbea 	bl	8009b44 <__assert_func>
 8009370:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009374:	6004      	str	r4, [r0, #0]
 8009376:	60c4      	str	r4, [r0, #12]
 8009378:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800937c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009380:	b94c      	cbnz	r4, 8009396 <__pow5mult+0x66>
 8009382:	f240 2171 	movw	r1, #625	@ 0x271
 8009386:	4638      	mov	r0, r7
 8009388:	f7ff ff1a 	bl	80091c0 <__i2b>
 800938c:	2300      	movs	r3, #0
 800938e:	f8c8 0008 	str.w	r0, [r8, #8]
 8009392:	4604      	mov	r4, r0
 8009394:	6003      	str	r3, [r0, #0]
 8009396:	f04f 0900 	mov.w	r9, #0
 800939a:	07eb      	lsls	r3, r5, #31
 800939c:	d50a      	bpl.n	80093b4 <__pow5mult+0x84>
 800939e:	4631      	mov	r1, r6
 80093a0:	4622      	mov	r2, r4
 80093a2:	4638      	mov	r0, r7
 80093a4:	f7ff ff22 	bl	80091ec <__multiply>
 80093a8:	4631      	mov	r1, r6
 80093aa:	4680      	mov	r8, r0
 80093ac:	4638      	mov	r0, r7
 80093ae:	f7ff fe53 	bl	8009058 <_Bfree>
 80093b2:	4646      	mov	r6, r8
 80093b4:	106d      	asrs	r5, r5, #1
 80093b6:	d00b      	beq.n	80093d0 <__pow5mult+0xa0>
 80093b8:	6820      	ldr	r0, [r4, #0]
 80093ba:	b938      	cbnz	r0, 80093cc <__pow5mult+0x9c>
 80093bc:	4622      	mov	r2, r4
 80093be:	4621      	mov	r1, r4
 80093c0:	4638      	mov	r0, r7
 80093c2:	f7ff ff13 	bl	80091ec <__multiply>
 80093c6:	6020      	str	r0, [r4, #0]
 80093c8:	f8c0 9000 	str.w	r9, [r0]
 80093cc:	4604      	mov	r4, r0
 80093ce:	e7e4      	b.n	800939a <__pow5mult+0x6a>
 80093d0:	4630      	mov	r0, r6
 80093d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80093d6:	bf00      	nop
 80093d8:	0800a3b0 	.word	0x0800a3b0
 80093dc:	0800a27d 	.word	0x0800a27d
 80093e0:	0800a2fd 	.word	0x0800a2fd

080093e4 <__lshift>:
 80093e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80093e8:	460c      	mov	r4, r1
 80093ea:	6849      	ldr	r1, [r1, #4]
 80093ec:	6923      	ldr	r3, [r4, #16]
 80093ee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80093f2:	68a3      	ldr	r3, [r4, #8]
 80093f4:	4607      	mov	r7, r0
 80093f6:	4691      	mov	r9, r2
 80093f8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80093fc:	f108 0601 	add.w	r6, r8, #1
 8009400:	42b3      	cmp	r3, r6
 8009402:	db0b      	blt.n	800941c <__lshift+0x38>
 8009404:	4638      	mov	r0, r7
 8009406:	f7ff fde7 	bl	8008fd8 <_Balloc>
 800940a:	4605      	mov	r5, r0
 800940c:	b948      	cbnz	r0, 8009422 <__lshift+0x3e>
 800940e:	4602      	mov	r2, r0
 8009410:	4b28      	ldr	r3, [pc, #160]	@ (80094b4 <__lshift+0xd0>)
 8009412:	4829      	ldr	r0, [pc, #164]	@ (80094b8 <__lshift+0xd4>)
 8009414:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009418:	f000 fb94 	bl	8009b44 <__assert_func>
 800941c:	3101      	adds	r1, #1
 800941e:	005b      	lsls	r3, r3, #1
 8009420:	e7ee      	b.n	8009400 <__lshift+0x1c>
 8009422:	2300      	movs	r3, #0
 8009424:	f100 0114 	add.w	r1, r0, #20
 8009428:	f100 0210 	add.w	r2, r0, #16
 800942c:	4618      	mov	r0, r3
 800942e:	4553      	cmp	r3, sl
 8009430:	db33      	blt.n	800949a <__lshift+0xb6>
 8009432:	6920      	ldr	r0, [r4, #16]
 8009434:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009438:	f104 0314 	add.w	r3, r4, #20
 800943c:	f019 091f 	ands.w	r9, r9, #31
 8009440:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009444:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009448:	d02b      	beq.n	80094a2 <__lshift+0xbe>
 800944a:	f1c9 0e20 	rsb	lr, r9, #32
 800944e:	468a      	mov	sl, r1
 8009450:	2200      	movs	r2, #0
 8009452:	6818      	ldr	r0, [r3, #0]
 8009454:	fa00 f009 	lsl.w	r0, r0, r9
 8009458:	4310      	orrs	r0, r2
 800945a:	f84a 0b04 	str.w	r0, [sl], #4
 800945e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009462:	459c      	cmp	ip, r3
 8009464:	fa22 f20e 	lsr.w	r2, r2, lr
 8009468:	d8f3      	bhi.n	8009452 <__lshift+0x6e>
 800946a:	ebac 0304 	sub.w	r3, ip, r4
 800946e:	3b15      	subs	r3, #21
 8009470:	f023 0303 	bic.w	r3, r3, #3
 8009474:	3304      	adds	r3, #4
 8009476:	f104 0015 	add.w	r0, r4, #21
 800947a:	4560      	cmp	r0, ip
 800947c:	bf88      	it	hi
 800947e:	2304      	movhi	r3, #4
 8009480:	50ca      	str	r2, [r1, r3]
 8009482:	b10a      	cbz	r2, 8009488 <__lshift+0xa4>
 8009484:	f108 0602 	add.w	r6, r8, #2
 8009488:	3e01      	subs	r6, #1
 800948a:	4638      	mov	r0, r7
 800948c:	612e      	str	r6, [r5, #16]
 800948e:	4621      	mov	r1, r4
 8009490:	f7ff fde2 	bl	8009058 <_Bfree>
 8009494:	4628      	mov	r0, r5
 8009496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800949a:	f842 0f04 	str.w	r0, [r2, #4]!
 800949e:	3301      	adds	r3, #1
 80094a0:	e7c5      	b.n	800942e <__lshift+0x4a>
 80094a2:	3904      	subs	r1, #4
 80094a4:	f853 2b04 	ldr.w	r2, [r3], #4
 80094a8:	f841 2f04 	str.w	r2, [r1, #4]!
 80094ac:	459c      	cmp	ip, r3
 80094ae:	d8f9      	bhi.n	80094a4 <__lshift+0xc0>
 80094b0:	e7ea      	b.n	8009488 <__lshift+0xa4>
 80094b2:	bf00      	nop
 80094b4:	0800a2ec 	.word	0x0800a2ec
 80094b8:	0800a2fd 	.word	0x0800a2fd

080094bc <__mcmp>:
 80094bc:	690a      	ldr	r2, [r1, #16]
 80094be:	4603      	mov	r3, r0
 80094c0:	6900      	ldr	r0, [r0, #16]
 80094c2:	1a80      	subs	r0, r0, r2
 80094c4:	b530      	push	{r4, r5, lr}
 80094c6:	d10e      	bne.n	80094e6 <__mcmp+0x2a>
 80094c8:	3314      	adds	r3, #20
 80094ca:	3114      	adds	r1, #20
 80094cc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80094d0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80094d4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80094d8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80094dc:	4295      	cmp	r5, r2
 80094de:	d003      	beq.n	80094e8 <__mcmp+0x2c>
 80094e0:	d205      	bcs.n	80094ee <__mcmp+0x32>
 80094e2:	f04f 30ff 	mov.w	r0, #4294967295
 80094e6:	bd30      	pop	{r4, r5, pc}
 80094e8:	42a3      	cmp	r3, r4
 80094ea:	d3f3      	bcc.n	80094d4 <__mcmp+0x18>
 80094ec:	e7fb      	b.n	80094e6 <__mcmp+0x2a>
 80094ee:	2001      	movs	r0, #1
 80094f0:	e7f9      	b.n	80094e6 <__mcmp+0x2a>
	...

080094f4 <__mdiff>:
 80094f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094f8:	4689      	mov	r9, r1
 80094fa:	4606      	mov	r6, r0
 80094fc:	4611      	mov	r1, r2
 80094fe:	4648      	mov	r0, r9
 8009500:	4614      	mov	r4, r2
 8009502:	f7ff ffdb 	bl	80094bc <__mcmp>
 8009506:	1e05      	subs	r5, r0, #0
 8009508:	d112      	bne.n	8009530 <__mdiff+0x3c>
 800950a:	4629      	mov	r1, r5
 800950c:	4630      	mov	r0, r6
 800950e:	f7ff fd63 	bl	8008fd8 <_Balloc>
 8009512:	4602      	mov	r2, r0
 8009514:	b928      	cbnz	r0, 8009522 <__mdiff+0x2e>
 8009516:	4b3f      	ldr	r3, [pc, #252]	@ (8009614 <__mdiff+0x120>)
 8009518:	f240 2137 	movw	r1, #567	@ 0x237
 800951c:	483e      	ldr	r0, [pc, #248]	@ (8009618 <__mdiff+0x124>)
 800951e:	f000 fb11 	bl	8009b44 <__assert_func>
 8009522:	2301      	movs	r3, #1
 8009524:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009528:	4610      	mov	r0, r2
 800952a:	b003      	add	sp, #12
 800952c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009530:	bfbc      	itt	lt
 8009532:	464b      	movlt	r3, r9
 8009534:	46a1      	movlt	r9, r4
 8009536:	4630      	mov	r0, r6
 8009538:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800953c:	bfba      	itte	lt
 800953e:	461c      	movlt	r4, r3
 8009540:	2501      	movlt	r5, #1
 8009542:	2500      	movge	r5, #0
 8009544:	f7ff fd48 	bl	8008fd8 <_Balloc>
 8009548:	4602      	mov	r2, r0
 800954a:	b918      	cbnz	r0, 8009554 <__mdiff+0x60>
 800954c:	4b31      	ldr	r3, [pc, #196]	@ (8009614 <__mdiff+0x120>)
 800954e:	f240 2145 	movw	r1, #581	@ 0x245
 8009552:	e7e3      	b.n	800951c <__mdiff+0x28>
 8009554:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009558:	6926      	ldr	r6, [r4, #16]
 800955a:	60c5      	str	r5, [r0, #12]
 800955c:	f109 0310 	add.w	r3, r9, #16
 8009560:	f109 0514 	add.w	r5, r9, #20
 8009564:	f104 0e14 	add.w	lr, r4, #20
 8009568:	f100 0b14 	add.w	fp, r0, #20
 800956c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009570:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009574:	9301      	str	r3, [sp, #4]
 8009576:	46d9      	mov	r9, fp
 8009578:	f04f 0c00 	mov.w	ip, #0
 800957c:	9b01      	ldr	r3, [sp, #4]
 800957e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009582:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009586:	9301      	str	r3, [sp, #4]
 8009588:	fa1f f38a 	uxth.w	r3, sl
 800958c:	4619      	mov	r1, r3
 800958e:	b283      	uxth	r3, r0
 8009590:	1acb      	subs	r3, r1, r3
 8009592:	0c00      	lsrs	r0, r0, #16
 8009594:	4463      	add	r3, ip
 8009596:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800959a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800959e:	b29b      	uxth	r3, r3
 80095a0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80095a4:	4576      	cmp	r6, lr
 80095a6:	f849 3b04 	str.w	r3, [r9], #4
 80095aa:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80095ae:	d8e5      	bhi.n	800957c <__mdiff+0x88>
 80095b0:	1b33      	subs	r3, r6, r4
 80095b2:	3b15      	subs	r3, #21
 80095b4:	f023 0303 	bic.w	r3, r3, #3
 80095b8:	3415      	adds	r4, #21
 80095ba:	3304      	adds	r3, #4
 80095bc:	42a6      	cmp	r6, r4
 80095be:	bf38      	it	cc
 80095c0:	2304      	movcc	r3, #4
 80095c2:	441d      	add	r5, r3
 80095c4:	445b      	add	r3, fp
 80095c6:	461e      	mov	r6, r3
 80095c8:	462c      	mov	r4, r5
 80095ca:	4544      	cmp	r4, r8
 80095cc:	d30e      	bcc.n	80095ec <__mdiff+0xf8>
 80095ce:	f108 0103 	add.w	r1, r8, #3
 80095d2:	1b49      	subs	r1, r1, r5
 80095d4:	f021 0103 	bic.w	r1, r1, #3
 80095d8:	3d03      	subs	r5, #3
 80095da:	45a8      	cmp	r8, r5
 80095dc:	bf38      	it	cc
 80095de:	2100      	movcc	r1, #0
 80095e0:	440b      	add	r3, r1
 80095e2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80095e6:	b191      	cbz	r1, 800960e <__mdiff+0x11a>
 80095e8:	6117      	str	r7, [r2, #16]
 80095ea:	e79d      	b.n	8009528 <__mdiff+0x34>
 80095ec:	f854 1b04 	ldr.w	r1, [r4], #4
 80095f0:	46e6      	mov	lr, ip
 80095f2:	0c08      	lsrs	r0, r1, #16
 80095f4:	fa1c fc81 	uxtah	ip, ip, r1
 80095f8:	4471      	add	r1, lr
 80095fa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80095fe:	b289      	uxth	r1, r1
 8009600:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009604:	f846 1b04 	str.w	r1, [r6], #4
 8009608:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800960c:	e7dd      	b.n	80095ca <__mdiff+0xd6>
 800960e:	3f01      	subs	r7, #1
 8009610:	e7e7      	b.n	80095e2 <__mdiff+0xee>
 8009612:	bf00      	nop
 8009614:	0800a2ec 	.word	0x0800a2ec
 8009618:	0800a2fd 	.word	0x0800a2fd

0800961c <__d2b>:
 800961c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009620:	460f      	mov	r7, r1
 8009622:	2101      	movs	r1, #1
 8009624:	ec59 8b10 	vmov	r8, r9, d0
 8009628:	4616      	mov	r6, r2
 800962a:	f7ff fcd5 	bl	8008fd8 <_Balloc>
 800962e:	4604      	mov	r4, r0
 8009630:	b930      	cbnz	r0, 8009640 <__d2b+0x24>
 8009632:	4602      	mov	r2, r0
 8009634:	4b23      	ldr	r3, [pc, #140]	@ (80096c4 <__d2b+0xa8>)
 8009636:	4824      	ldr	r0, [pc, #144]	@ (80096c8 <__d2b+0xac>)
 8009638:	f240 310f 	movw	r1, #783	@ 0x30f
 800963c:	f000 fa82 	bl	8009b44 <__assert_func>
 8009640:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009644:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009648:	b10d      	cbz	r5, 800964e <__d2b+0x32>
 800964a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800964e:	9301      	str	r3, [sp, #4]
 8009650:	f1b8 0300 	subs.w	r3, r8, #0
 8009654:	d023      	beq.n	800969e <__d2b+0x82>
 8009656:	4668      	mov	r0, sp
 8009658:	9300      	str	r3, [sp, #0]
 800965a:	f7ff fd84 	bl	8009166 <__lo0bits>
 800965e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009662:	b1d0      	cbz	r0, 800969a <__d2b+0x7e>
 8009664:	f1c0 0320 	rsb	r3, r0, #32
 8009668:	fa02 f303 	lsl.w	r3, r2, r3
 800966c:	430b      	orrs	r3, r1
 800966e:	40c2      	lsrs	r2, r0
 8009670:	6163      	str	r3, [r4, #20]
 8009672:	9201      	str	r2, [sp, #4]
 8009674:	9b01      	ldr	r3, [sp, #4]
 8009676:	61a3      	str	r3, [r4, #24]
 8009678:	2b00      	cmp	r3, #0
 800967a:	bf0c      	ite	eq
 800967c:	2201      	moveq	r2, #1
 800967e:	2202      	movne	r2, #2
 8009680:	6122      	str	r2, [r4, #16]
 8009682:	b1a5      	cbz	r5, 80096ae <__d2b+0x92>
 8009684:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009688:	4405      	add	r5, r0
 800968a:	603d      	str	r5, [r7, #0]
 800968c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009690:	6030      	str	r0, [r6, #0]
 8009692:	4620      	mov	r0, r4
 8009694:	b003      	add	sp, #12
 8009696:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800969a:	6161      	str	r1, [r4, #20]
 800969c:	e7ea      	b.n	8009674 <__d2b+0x58>
 800969e:	a801      	add	r0, sp, #4
 80096a0:	f7ff fd61 	bl	8009166 <__lo0bits>
 80096a4:	9b01      	ldr	r3, [sp, #4]
 80096a6:	6163      	str	r3, [r4, #20]
 80096a8:	3020      	adds	r0, #32
 80096aa:	2201      	movs	r2, #1
 80096ac:	e7e8      	b.n	8009680 <__d2b+0x64>
 80096ae:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80096b2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80096b6:	6038      	str	r0, [r7, #0]
 80096b8:	6918      	ldr	r0, [r3, #16]
 80096ba:	f7ff fd35 	bl	8009128 <__hi0bits>
 80096be:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80096c2:	e7e5      	b.n	8009690 <__d2b+0x74>
 80096c4:	0800a2ec 	.word	0x0800a2ec
 80096c8:	0800a2fd 	.word	0x0800a2fd

080096cc <__ssputs_r>:
 80096cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80096d0:	688e      	ldr	r6, [r1, #8]
 80096d2:	461f      	mov	r7, r3
 80096d4:	42be      	cmp	r6, r7
 80096d6:	680b      	ldr	r3, [r1, #0]
 80096d8:	4682      	mov	sl, r0
 80096da:	460c      	mov	r4, r1
 80096dc:	4690      	mov	r8, r2
 80096de:	d82d      	bhi.n	800973c <__ssputs_r+0x70>
 80096e0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80096e4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80096e8:	d026      	beq.n	8009738 <__ssputs_r+0x6c>
 80096ea:	6965      	ldr	r5, [r4, #20]
 80096ec:	6909      	ldr	r1, [r1, #16]
 80096ee:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80096f2:	eba3 0901 	sub.w	r9, r3, r1
 80096f6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80096fa:	1c7b      	adds	r3, r7, #1
 80096fc:	444b      	add	r3, r9
 80096fe:	106d      	asrs	r5, r5, #1
 8009700:	429d      	cmp	r5, r3
 8009702:	bf38      	it	cc
 8009704:	461d      	movcc	r5, r3
 8009706:	0553      	lsls	r3, r2, #21
 8009708:	d527      	bpl.n	800975a <__ssputs_r+0x8e>
 800970a:	4629      	mov	r1, r5
 800970c:	f7ff fbd8 	bl	8008ec0 <_malloc_r>
 8009710:	4606      	mov	r6, r0
 8009712:	b360      	cbz	r0, 800976e <__ssputs_r+0xa2>
 8009714:	6921      	ldr	r1, [r4, #16]
 8009716:	464a      	mov	r2, r9
 8009718:	f000 fa06 	bl	8009b28 <memcpy>
 800971c:	89a3      	ldrh	r3, [r4, #12]
 800971e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009722:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009726:	81a3      	strh	r3, [r4, #12]
 8009728:	6126      	str	r6, [r4, #16]
 800972a:	6165      	str	r5, [r4, #20]
 800972c:	444e      	add	r6, r9
 800972e:	eba5 0509 	sub.w	r5, r5, r9
 8009732:	6026      	str	r6, [r4, #0]
 8009734:	60a5      	str	r5, [r4, #8]
 8009736:	463e      	mov	r6, r7
 8009738:	42be      	cmp	r6, r7
 800973a:	d900      	bls.n	800973e <__ssputs_r+0x72>
 800973c:	463e      	mov	r6, r7
 800973e:	6820      	ldr	r0, [r4, #0]
 8009740:	4632      	mov	r2, r6
 8009742:	4641      	mov	r1, r8
 8009744:	f000 f9c6 	bl	8009ad4 <memmove>
 8009748:	68a3      	ldr	r3, [r4, #8]
 800974a:	1b9b      	subs	r3, r3, r6
 800974c:	60a3      	str	r3, [r4, #8]
 800974e:	6823      	ldr	r3, [r4, #0]
 8009750:	4433      	add	r3, r6
 8009752:	6023      	str	r3, [r4, #0]
 8009754:	2000      	movs	r0, #0
 8009756:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800975a:	462a      	mov	r2, r5
 800975c:	f000 fa36 	bl	8009bcc <_realloc_r>
 8009760:	4606      	mov	r6, r0
 8009762:	2800      	cmp	r0, #0
 8009764:	d1e0      	bne.n	8009728 <__ssputs_r+0x5c>
 8009766:	6921      	ldr	r1, [r4, #16]
 8009768:	4650      	mov	r0, sl
 800976a:	f7ff fb35 	bl	8008dd8 <_free_r>
 800976e:	230c      	movs	r3, #12
 8009770:	f8ca 3000 	str.w	r3, [sl]
 8009774:	89a3      	ldrh	r3, [r4, #12]
 8009776:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800977a:	81a3      	strh	r3, [r4, #12]
 800977c:	f04f 30ff 	mov.w	r0, #4294967295
 8009780:	e7e9      	b.n	8009756 <__ssputs_r+0x8a>
	...

08009784 <_svfiprintf_r>:
 8009784:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009788:	4698      	mov	r8, r3
 800978a:	898b      	ldrh	r3, [r1, #12]
 800978c:	061b      	lsls	r3, r3, #24
 800978e:	b09d      	sub	sp, #116	@ 0x74
 8009790:	4607      	mov	r7, r0
 8009792:	460d      	mov	r5, r1
 8009794:	4614      	mov	r4, r2
 8009796:	d510      	bpl.n	80097ba <_svfiprintf_r+0x36>
 8009798:	690b      	ldr	r3, [r1, #16]
 800979a:	b973      	cbnz	r3, 80097ba <_svfiprintf_r+0x36>
 800979c:	2140      	movs	r1, #64	@ 0x40
 800979e:	f7ff fb8f 	bl	8008ec0 <_malloc_r>
 80097a2:	6028      	str	r0, [r5, #0]
 80097a4:	6128      	str	r0, [r5, #16]
 80097a6:	b930      	cbnz	r0, 80097b6 <_svfiprintf_r+0x32>
 80097a8:	230c      	movs	r3, #12
 80097aa:	603b      	str	r3, [r7, #0]
 80097ac:	f04f 30ff 	mov.w	r0, #4294967295
 80097b0:	b01d      	add	sp, #116	@ 0x74
 80097b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097b6:	2340      	movs	r3, #64	@ 0x40
 80097b8:	616b      	str	r3, [r5, #20]
 80097ba:	2300      	movs	r3, #0
 80097bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80097be:	2320      	movs	r3, #32
 80097c0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80097c4:	f8cd 800c 	str.w	r8, [sp, #12]
 80097c8:	2330      	movs	r3, #48	@ 0x30
 80097ca:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009968 <_svfiprintf_r+0x1e4>
 80097ce:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80097d2:	f04f 0901 	mov.w	r9, #1
 80097d6:	4623      	mov	r3, r4
 80097d8:	469a      	mov	sl, r3
 80097da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80097de:	b10a      	cbz	r2, 80097e4 <_svfiprintf_r+0x60>
 80097e0:	2a25      	cmp	r2, #37	@ 0x25
 80097e2:	d1f9      	bne.n	80097d8 <_svfiprintf_r+0x54>
 80097e4:	ebba 0b04 	subs.w	fp, sl, r4
 80097e8:	d00b      	beq.n	8009802 <_svfiprintf_r+0x7e>
 80097ea:	465b      	mov	r3, fp
 80097ec:	4622      	mov	r2, r4
 80097ee:	4629      	mov	r1, r5
 80097f0:	4638      	mov	r0, r7
 80097f2:	f7ff ff6b 	bl	80096cc <__ssputs_r>
 80097f6:	3001      	adds	r0, #1
 80097f8:	f000 80a7 	beq.w	800994a <_svfiprintf_r+0x1c6>
 80097fc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80097fe:	445a      	add	r2, fp
 8009800:	9209      	str	r2, [sp, #36]	@ 0x24
 8009802:	f89a 3000 	ldrb.w	r3, [sl]
 8009806:	2b00      	cmp	r3, #0
 8009808:	f000 809f 	beq.w	800994a <_svfiprintf_r+0x1c6>
 800980c:	2300      	movs	r3, #0
 800980e:	f04f 32ff 	mov.w	r2, #4294967295
 8009812:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009816:	f10a 0a01 	add.w	sl, sl, #1
 800981a:	9304      	str	r3, [sp, #16]
 800981c:	9307      	str	r3, [sp, #28]
 800981e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009822:	931a      	str	r3, [sp, #104]	@ 0x68
 8009824:	4654      	mov	r4, sl
 8009826:	2205      	movs	r2, #5
 8009828:	f814 1b01 	ldrb.w	r1, [r4], #1
 800982c:	484e      	ldr	r0, [pc, #312]	@ (8009968 <_svfiprintf_r+0x1e4>)
 800982e:	f7f6 fcef 	bl	8000210 <memchr>
 8009832:	9a04      	ldr	r2, [sp, #16]
 8009834:	b9d8      	cbnz	r0, 800986e <_svfiprintf_r+0xea>
 8009836:	06d0      	lsls	r0, r2, #27
 8009838:	bf44      	itt	mi
 800983a:	2320      	movmi	r3, #32
 800983c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009840:	0711      	lsls	r1, r2, #28
 8009842:	bf44      	itt	mi
 8009844:	232b      	movmi	r3, #43	@ 0x2b
 8009846:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800984a:	f89a 3000 	ldrb.w	r3, [sl]
 800984e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009850:	d015      	beq.n	800987e <_svfiprintf_r+0xfa>
 8009852:	9a07      	ldr	r2, [sp, #28]
 8009854:	4654      	mov	r4, sl
 8009856:	2000      	movs	r0, #0
 8009858:	f04f 0c0a 	mov.w	ip, #10
 800985c:	4621      	mov	r1, r4
 800985e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009862:	3b30      	subs	r3, #48	@ 0x30
 8009864:	2b09      	cmp	r3, #9
 8009866:	d94b      	bls.n	8009900 <_svfiprintf_r+0x17c>
 8009868:	b1b0      	cbz	r0, 8009898 <_svfiprintf_r+0x114>
 800986a:	9207      	str	r2, [sp, #28]
 800986c:	e014      	b.n	8009898 <_svfiprintf_r+0x114>
 800986e:	eba0 0308 	sub.w	r3, r0, r8
 8009872:	fa09 f303 	lsl.w	r3, r9, r3
 8009876:	4313      	orrs	r3, r2
 8009878:	9304      	str	r3, [sp, #16]
 800987a:	46a2      	mov	sl, r4
 800987c:	e7d2      	b.n	8009824 <_svfiprintf_r+0xa0>
 800987e:	9b03      	ldr	r3, [sp, #12]
 8009880:	1d19      	adds	r1, r3, #4
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	9103      	str	r1, [sp, #12]
 8009886:	2b00      	cmp	r3, #0
 8009888:	bfbb      	ittet	lt
 800988a:	425b      	neglt	r3, r3
 800988c:	f042 0202 	orrlt.w	r2, r2, #2
 8009890:	9307      	strge	r3, [sp, #28]
 8009892:	9307      	strlt	r3, [sp, #28]
 8009894:	bfb8      	it	lt
 8009896:	9204      	strlt	r2, [sp, #16]
 8009898:	7823      	ldrb	r3, [r4, #0]
 800989a:	2b2e      	cmp	r3, #46	@ 0x2e
 800989c:	d10a      	bne.n	80098b4 <_svfiprintf_r+0x130>
 800989e:	7863      	ldrb	r3, [r4, #1]
 80098a0:	2b2a      	cmp	r3, #42	@ 0x2a
 80098a2:	d132      	bne.n	800990a <_svfiprintf_r+0x186>
 80098a4:	9b03      	ldr	r3, [sp, #12]
 80098a6:	1d1a      	adds	r2, r3, #4
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	9203      	str	r2, [sp, #12]
 80098ac:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80098b0:	3402      	adds	r4, #2
 80098b2:	9305      	str	r3, [sp, #20]
 80098b4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009978 <_svfiprintf_r+0x1f4>
 80098b8:	7821      	ldrb	r1, [r4, #0]
 80098ba:	2203      	movs	r2, #3
 80098bc:	4650      	mov	r0, sl
 80098be:	f7f6 fca7 	bl	8000210 <memchr>
 80098c2:	b138      	cbz	r0, 80098d4 <_svfiprintf_r+0x150>
 80098c4:	9b04      	ldr	r3, [sp, #16]
 80098c6:	eba0 000a 	sub.w	r0, r0, sl
 80098ca:	2240      	movs	r2, #64	@ 0x40
 80098cc:	4082      	lsls	r2, r0
 80098ce:	4313      	orrs	r3, r2
 80098d0:	3401      	adds	r4, #1
 80098d2:	9304      	str	r3, [sp, #16]
 80098d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098d8:	4824      	ldr	r0, [pc, #144]	@ (800996c <_svfiprintf_r+0x1e8>)
 80098da:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80098de:	2206      	movs	r2, #6
 80098e0:	f7f6 fc96 	bl	8000210 <memchr>
 80098e4:	2800      	cmp	r0, #0
 80098e6:	d036      	beq.n	8009956 <_svfiprintf_r+0x1d2>
 80098e8:	4b21      	ldr	r3, [pc, #132]	@ (8009970 <_svfiprintf_r+0x1ec>)
 80098ea:	bb1b      	cbnz	r3, 8009934 <_svfiprintf_r+0x1b0>
 80098ec:	9b03      	ldr	r3, [sp, #12]
 80098ee:	3307      	adds	r3, #7
 80098f0:	f023 0307 	bic.w	r3, r3, #7
 80098f4:	3308      	adds	r3, #8
 80098f6:	9303      	str	r3, [sp, #12]
 80098f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098fa:	4433      	add	r3, r6
 80098fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80098fe:	e76a      	b.n	80097d6 <_svfiprintf_r+0x52>
 8009900:	fb0c 3202 	mla	r2, ip, r2, r3
 8009904:	460c      	mov	r4, r1
 8009906:	2001      	movs	r0, #1
 8009908:	e7a8      	b.n	800985c <_svfiprintf_r+0xd8>
 800990a:	2300      	movs	r3, #0
 800990c:	3401      	adds	r4, #1
 800990e:	9305      	str	r3, [sp, #20]
 8009910:	4619      	mov	r1, r3
 8009912:	f04f 0c0a 	mov.w	ip, #10
 8009916:	4620      	mov	r0, r4
 8009918:	f810 2b01 	ldrb.w	r2, [r0], #1
 800991c:	3a30      	subs	r2, #48	@ 0x30
 800991e:	2a09      	cmp	r2, #9
 8009920:	d903      	bls.n	800992a <_svfiprintf_r+0x1a6>
 8009922:	2b00      	cmp	r3, #0
 8009924:	d0c6      	beq.n	80098b4 <_svfiprintf_r+0x130>
 8009926:	9105      	str	r1, [sp, #20]
 8009928:	e7c4      	b.n	80098b4 <_svfiprintf_r+0x130>
 800992a:	fb0c 2101 	mla	r1, ip, r1, r2
 800992e:	4604      	mov	r4, r0
 8009930:	2301      	movs	r3, #1
 8009932:	e7f0      	b.n	8009916 <_svfiprintf_r+0x192>
 8009934:	ab03      	add	r3, sp, #12
 8009936:	9300      	str	r3, [sp, #0]
 8009938:	462a      	mov	r2, r5
 800993a:	4b0e      	ldr	r3, [pc, #56]	@ (8009974 <_svfiprintf_r+0x1f0>)
 800993c:	a904      	add	r1, sp, #16
 800993e:	4638      	mov	r0, r7
 8009940:	f7fd fe92 	bl	8007668 <_printf_float>
 8009944:	1c42      	adds	r2, r0, #1
 8009946:	4606      	mov	r6, r0
 8009948:	d1d6      	bne.n	80098f8 <_svfiprintf_r+0x174>
 800994a:	89ab      	ldrh	r3, [r5, #12]
 800994c:	065b      	lsls	r3, r3, #25
 800994e:	f53f af2d 	bmi.w	80097ac <_svfiprintf_r+0x28>
 8009952:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009954:	e72c      	b.n	80097b0 <_svfiprintf_r+0x2c>
 8009956:	ab03      	add	r3, sp, #12
 8009958:	9300      	str	r3, [sp, #0]
 800995a:	462a      	mov	r2, r5
 800995c:	4b05      	ldr	r3, [pc, #20]	@ (8009974 <_svfiprintf_r+0x1f0>)
 800995e:	a904      	add	r1, sp, #16
 8009960:	4638      	mov	r0, r7
 8009962:	f7fe f919 	bl	8007b98 <_printf_i>
 8009966:	e7ed      	b.n	8009944 <_svfiprintf_r+0x1c0>
 8009968:	0800a356 	.word	0x0800a356
 800996c:	0800a360 	.word	0x0800a360
 8009970:	08007669 	.word	0x08007669
 8009974:	080096cd 	.word	0x080096cd
 8009978:	0800a35c 	.word	0x0800a35c

0800997c <__sflush_r>:
 800997c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009980:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009984:	0716      	lsls	r6, r2, #28
 8009986:	4605      	mov	r5, r0
 8009988:	460c      	mov	r4, r1
 800998a:	d454      	bmi.n	8009a36 <__sflush_r+0xba>
 800998c:	684b      	ldr	r3, [r1, #4]
 800998e:	2b00      	cmp	r3, #0
 8009990:	dc02      	bgt.n	8009998 <__sflush_r+0x1c>
 8009992:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009994:	2b00      	cmp	r3, #0
 8009996:	dd48      	ble.n	8009a2a <__sflush_r+0xae>
 8009998:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800999a:	2e00      	cmp	r6, #0
 800999c:	d045      	beq.n	8009a2a <__sflush_r+0xae>
 800999e:	2300      	movs	r3, #0
 80099a0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80099a4:	682f      	ldr	r7, [r5, #0]
 80099a6:	6a21      	ldr	r1, [r4, #32]
 80099a8:	602b      	str	r3, [r5, #0]
 80099aa:	d030      	beq.n	8009a0e <__sflush_r+0x92>
 80099ac:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80099ae:	89a3      	ldrh	r3, [r4, #12]
 80099b0:	0759      	lsls	r1, r3, #29
 80099b2:	d505      	bpl.n	80099c0 <__sflush_r+0x44>
 80099b4:	6863      	ldr	r3, [r4, #4]
 80099b6:	1ad2      	subs	r2, r2, r3
 80099b8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80099ba:	b10b      	cbz	r3, 80099c0 <__sflush_r+0x44>
 80099bc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80099be:	1ad2      	subs	r2, r2, r3
 80099c0:	2300      	movs	r3, #0
 80099c2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80099c4:	6a21      	ldr	r1, [r4, #32]
 80099c6:	4628      	mov	r0, r5
 80099c8:	47b0      	blx	r6
 80099ca:	1c43      	adds	r3, r0, #1
 80099cc:	89a3      	ldrh	r3, [r4, #12]
 80099ce:	d106      	bne.n	80099de <__sflush_r+0x62>
 80099d0:	6829      	ldr	r1, [r5, #0]
 80099d2:	291d      	cmp	r1, #29
 80099d4:	d82b      	bhi.n	8009a2e <__sflush_r+0xb2>
 80099d6:	4a2a      	ldr	r2, [pc, #168]	@ (8009a80 <__sflush_r+0x104>)
 80099d8:	40ca      	lsrs	r2, r1
 80099da:	07d6      	lsls	r6, r2, #31
 80099dc:	d527      	bpl.n	8009a2e <__sflush_r+0xb2>
 80099de:	2200      	movs	r2, #0
 80099e0:	6062      	str	r2, [r4, #4]
 80099e2:	04d9      	lsls	r1, r3, #19
 80099e4:	6922      	ldr	r2, [r4, #16]
 80099e6:	6022      	str	r2, [r4, #0]
 80099e8:	d504      	bpl.n	80099f4 <__sflush_r+0x78>
 80099ea:	1c42      	adds	r2, r0, #1
 80099ec:	d101      	bne.n	80099f2 <__sflush_r+0x76>
 80099ee:	682b      	ldr	r3, [r5, #0]
 80099f0:	b903      	cbnz	r3, 80099f4 <__sflush_r+0x78>
 80099f2:	6560      	str	r0, [r4, #84]	@ 0x54
 80099f4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80099f6:	602f      	str	r7, [r5, #0]
 80099f8:	b1b9      	cbz	r1, 8009a2a <__sflush_r+0xae>
 80099fa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80099fe:	4299      	cmp	r1, r3
 8009a00:	d002      	beq.n	8009a08 <__sflush_r+0x8c>
 8009a02:	4628      	mov	r0, r5
 8009a04:	f7ff f9e8 	bl	8008dd8 <_free_r>
 8009a08:	2300      	movs	r3, #0
 8009a0a:	6363      	str	r3, [r4, #52]	@ 0x34
 8009a0c:	e00d      	b.n	8009a2a <__sflush_r+0xae>
 8009a0e:	2301      	movs	r3, #1
 8009a10:	4628      	mov	r0, r5
 8009a12:	47b0      	blx	r6
 8009a14:	4602      	mov	r2, r0
 8009a16:	1c50      	adds	r0, r2, #1
 8009a18:	d1c9      	bne.n	80099ae <__sflush_r+0x32>
 8009a1a:	682b      	ldr	r3, [r5, #0]
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d0c6      	beq.n	80099ae <__sflush_r+0x32>
 8009a20:	2b1d      	cmp	r3, #29
 8009a22:	d001      	beq.n	8009a28 <__sflush_r+0xac>
 8009a24:	2b16      	cmp	r3, #22
 8009a26:	d11e      	bne.n	8009a66 <__sflush_r+0xea>
 8009a28:	602f      	str	r7, [r5, #0]
 8009a2a:	2000      	movs	r0, #0
 8009a2c:	e022      	b.n	8009a74 <__sflush_r+0xf8>
 8009a2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a32:	b21b      	sxth	r3, r3
 8009a34:	e01b      	b.n	8009a6e <__sflush_r+0xf2>
 8009a36:	690f      	ldr	r7, [r1, #16]
 8009a38:	2f00      	cmp	r7, #0
 8009a3a:	d0f6      	beq.n	8009a2a <__sflush_r+0xae>
 8009a3c:	0793      	lsls	r3, r2, #30
 8009a3e:	680e      	ldr	r6, [r1, #0]
 8009a40:	bf08      	it	eq
 8009a42:	694b      	ldreq	r3, [r1, #20]
 8009a44:	600f      	str	r7, [r1, #0]
 8009a46:	bf18      	it	ne
 8009a48:	2300      	movne	r3, #0
 8009a4a:	eba6 0807 	sub.w	r8, r6, r7
 8009a4e:	608b      	str	r3, [r1, #8]
 8009a50:	f1b8 0f00 	cmp.w	r8, #0
 8009a54:	dde9      	ble.n	8009a2a <__sflush_r+0xae>
 8009a56:	6a21      	ldr	r1, [r4, #32]
 8009a58:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009a5a:	4643      	mov	r3, r8
 8009a5c:	463a      	mov	r2, r7
 8009a5e:	4628      	mov	r0, r5
 8009a60:	47b0      	blx	r6
 8009a62:	2800      	cmp	r0, #0
 8009a64:	dc08      	bgt.n	8009a78 <__sflush_r+0xfc>
 8009a66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a6a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a6e:	81a3      	strh	r3, [r4, #12]
 8009a70:	f04f 30ff 	mov.w	r0, #4294967295
 8009a74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a78:	4407      	add	r7, r0
 8009a7a:	eba8 0800 	sub.w	r8, r8, r0
 8009a7e:	e7e7      	b.n	8009a50 <__sflush_r+0xd4>
 8009a80:	20400001 	.word	0x20400001

08009a84 <_fflush_r>:
 8009a84:	b538      	push	{r3, r4, r5, lr}
 8009a86:	690b      	ldr	r3, [r1, #16]
 8009a88:	4605      	mov	r5, r0
 8009a8a:	460c      	mov	r4, r1
 8009a8c:	b913      	cbnz	r3, 8009a94 <_fflush_r+0x10>
 8009a8e:	2500      	movs	r5, #0
 8009a90:	4628      	mov	r0, r5
 8009a92:	bd38      	pop	{r3, r4, r5, pc}
 8009a94:	b118      	cbz	r0, 8009a9e <_fflush_r+0x1a>
 8009a96:	6a03      	ldr	r3, [r0, #32]
 8009a98:	b90b      	cbnz	r3, 8009a9e <_fflush_r+0x1a>
 8009a9a:	f7fe fa27 	bl	8007eec <__sinit>
 8009a9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d0f3      	beq.n	8009a8e <_fflush_r+0xa>
 8009aa6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009aa8:	07d0      	lsls	r0, r2, #31
 8009aaa:	d404      	bmi.n	8009ab6 <_fflush_r+0x32>
 8009aac:	0599      	lsls	r1, r3, #22
 8009aae:	d402      	bmi.n	8009ab6 <_fflush_r+0x32>
 8009ab0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009ab2:	f7fe fb34 	bl	800811e <__retarget_lock_acquire_recursive>
 8009ab6:	4628      	mov	r0, r5
 8009ab8:	4621      	mov	r1, r4
 8009aba:	f7ff ff5f 	bl	800997c <__sflush_r>
 8009abe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009ac0:	07da      	lsls	r2, r3, #31
 8009ac2:	4605      	mov	r5, r0
 8009ac4:	d4e4      	bmi.n	8009a90 <_fflush_r+0xc>
 8009ac6:	89a3      	ldrh	r3, [r4, #12]
 8009ac8:	059b      	lsls	r3, r3, #22
 8009aca:	d4e1      	bmi.n	8009a90 <_fflush_r+0xc>
 8009acc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009ace:	f7fe fb27 	bl	8008120 <__retarget_lock_release_recursive>
 8009ad2:	e7dd      	b.n	8009a90 <_fflush_r+0xc>

08009ad4 <memmove>:
 8009ad4:	4288      	cmp	r0, r1
 8009ad6:	b510      	push	{r4, lr}
 8009ad8:	eb01 0402 	add.w	r4, r1, r2
 8009adc:	d902      	bls.n	8009ae4 <memmove+0x10>
 8009ade:	4284      	cmp	r4, r0
 8009ae0:	4623      	mov	r3, r4
 8009ae2:	d807      	bhi.n	8009af4 <memmove+0x20>
 8009ae4:	1e43      	subs	r3, r0, #1
 8009ae6:	42a1      	cmp	r1, r4
 8009ae8:	d008      	beq.n	8009afc <memmove+0x28>
 8009aea:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009aee:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009af2:	e7f8      	b.n	8009ae6 <memmove+0x12>
 8009af4:	4402      	add	r2, r0
 8009af6:	4601      	mov	r1, r0
 8009af8:	428a      	cmp	r2, r1
 8009afa:	d100      	bne.n	8009afe <memmove+0x2a>
 8009afc:	bd10      	pop	{r4, pc}
 8009afe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009b02:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009b06:	e7f7      	b.n	8009af8 <memmove+0x24>

08009b08 <_sbrk_r>:
 8009b08:	b538      	push	{r3, r4, r5, lr}
 8009b0a:	4d06      	ldr	r5, [pc, #24]	@ (8009b24 <_sbrk_r+0x1c>)
 8009b0c:	2300      	movs	r3, #0
 8009b0e:	4604      	mov	r4, r0
 8009b10:	4608      	mov	r0, r1
 8009b12:	602b      	str	r3, [r5, #0]
 8009b14:	f7f8 f968 	bl	8001de8 <_sbrk>
 8009b18:	1c43      	adds	r3, r0, #1
 8009b1a:	d102      	bne.n	8009b22 <_sbrk_r+0x1a>
 8009b1c:	682b      	ldr	r3, [r5, #0]
 8009b1e:	b103      	cbz	r3, 8009b22 <_sbrk_r+0x1a>
 8009b20:	6023      	str	r3, [r4, #0]
 8009b22:	bd38      	pop	{r3, r4, r5, pc}
 8009b24:	20000ccc 	.word	0x20000ccc

08009b28 <memcpy>:
 8009b28:	440a      	add	r2, r1
 8009b2a:	4291      	cmp	r1, r2
 8009b2c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009b30:	d100      	bne.n	8009b34 <memcpy+0xc>
 8009b32:	4770      	bx	lr
 8009b34:	b510      	push	{r4, lr}
 8009b36:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009b3a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009b3e:	4291      	cmp	r1, r2
 8009b40:	d1f9      	bne.n	8009b36 <memcpy+0xe>
 8009b42:	bd10      	pop	{r4, pc}

08009b44 <__assert_func>:
 8009b44:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009b46:	4614      	mov	r4, r2
 8009b48:	461a      	mov	r2, r3
 8009b4a:	4b09      	ldr	r3, [pc, #36]	@ (8009b70 <__assert_func+0x2c>)
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	4605      	mov	r5, r0
 8009b50:	68d8      	ldr	r0, [r3, #12]
 8009b52:	b14c      	cbz	r4, 8009b68 <__assert_func+0x24>
 8009b54:	4b07      	ldr	r3, [pc, #28]	@ (8009b74 <__assert_func+0x30>)
 8009b56:	9100      	str	r1, [sp, #0]
 8009b58:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009b5c:	4906      	ldr	r1, [pc, #24]	@ (8009b78 <__assert_func+0x34>)
 8009b5e:	462b      	mov	r3, r5
 8009b60:	f000 f870 	bl	8009c44 <fiprintf>
 8009b64:	f000 f880 	bl	8009c68 <abort>
 8009b68:	4b04      	ldr	r3, [pc, #16]	@ (8009b7c <__assert_func+0x38>)
 8009b6a:	461c      	mov	r4, r3
 8009b6c:	e7f3      	b.n	8009b56 <__assert_func+0x12>
 8009b6e:	bf00      	nop
 8009b70:	2000001c 	.word	0x2000001c
 8009b74:	0800a371 	.word	0x0800a371
 8009b78:	0800a37e 	.word	0x0800a37e
 8009b7c:	0800a3ac 	.word	0x0800a3ac

08009b80 <_calloc_r>:
 8009b80:	b570      	push	{r4, r5, r6, lr}
 8009b82:	fba1 5402 	umull	r5, r4, r1, r2
 8009b86:	b934      	cbnz	r4, 8009b96 <_calloc_r+0x16>
 8009b88:	4629      	mov	r1, r5
 8009b8a:	f7ff f999 	bl	8008ec0 <_malloc_r>
 8009b8e:	4606      	mov	r6, r0
 8009b90:	b928      	cbnz	r0, 8009b9e <_calloc_r+0x1e>
 8009b92:	4630      	mov	r0, r6
 8009b94:	bd70      	pop	{r4, r5, r6, pc}
 8009b96:	220c      	movs	r2, #12
 8009b98:	6002      	str	r2, [r0, #0]
 8009b9a:	2600      	movs	r6, #0
 8009b9c:	e7f9      	b.n	8009b92 <_calloc_r+0x12>
 8009b9e:	462a      	mov	r2, r5
 8009ba0:	4621      	mov	r1, r4
 8009ba2:	f7fe fa3e 	bl	8008022 <memset>
 8009ba6:	e7f4      	b.n	8009b92 <_calloc_r+0x12>

08009ba8 <__ascii_mbtowc>:
 8009ba8:	b082      	sub	sp, #8
 8009baa:	b901      	cbnz	r1, 8009bae <__ascii_mbtowc+0x6>
 8009bac:	a901      	add	r1, sp, #4
 8009bae:	b142      	cbz	r2, 8009bc2 <__ascii_mbtowc+0x1a>
 8009bb0:	b14b      	cbz	r3, 8009bc6 <__ascii_mbtowc+0x1e>
 8009bb2:	7813      	ldrb	r3, [r2, #0]
 8009bb4:	600b      	str	r3, [r1, #0]
 8009bb6:	7812      	ldrb	r2, [r2, #0]
 8009bb8:	1e10      	subs	r0, r2, #0
 8009bba:	bf18      	it	ne
 8009bbc:	2001      	movne	r0, #1
 8009bbe:	b002      	add	sp, #8
 8009bc0:	4770      	bx	lr
 8009bc2:	4610      	mov	r0, r2
 8009bc4:	e7fb      	b.n	8009bbe <__ascii_mbtowc+0x16>
 8009bc6:	f06f 0001 	mvn.w	r0, #1
 8009bca:	e7f8      	b.n	8009bbe <__ascii_mbtowc+0x16>

08009bcc <_realloc_r>:
 8009bcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009bd0:	4607      	mov	r7, r0
 8009bd2:	4614      	mov	r4, r2
 8009bd4:	460d      	mov	r5, r1
 8009bd6:	b921      	cbnz	r1, 8009be2 <_realloc_r+0x16>
 8009bd8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009bdc:	4611      	mov	r1, r2
 8009bde:	f7ff b96f 	b.w	8008ec0 <_malloc_r>
 8009be2:	b92a      	cbnz	r2, 8009bf0 <_realloc_r+0x24>
 8009be4:	f7ff f8f8 	bl	8008dd8 <_free_r>
 8009be8:	4625      	mov	r5, r4
 8009bea:	4628      	mov	r0, r5
 8009bec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009bf0:	f000 f841 	bl	8009c76 <_malloc_usable_size_r>
 8009bf4:	4284      	cmp	r4, r0
 8009bf6:	4606      	mov	r6, r0
 8009bf8:	d802      	bhi.n	8009c00 <_realloc_r+0x34>
 8009bfa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009bfe:	d8f4      	bhi.n	8009bea <_realloc_r+0x1e>
 8009c00:	4621      	mov	r1, r4
 8009c02:	4638      	mov	r0, r7
 8009c04:	f7ff f95c 	bl	8008ec0 <_malloc_r>
 8009c08:	4680      	mov	r8, r0
 8009c0a:	b908      	cbnz	r0, 8009c10 <_realloc_r+0x44>
 8009c0c:	4645      	mov	r5, r8
 8009c0e:	e7ec      	b.n	8009bea <_realloc_r+0x1e>
 8009c10:	42b4      	cmp	r4, r6
 8009c12:	4622      	mov	r2, r4
 8009c14:	4629      	mov	r1, r5
 8009c16:	bf28      	it	cs
 8009c18:	4632      	movcs	r2, r6
 8009c1a:	f7ff ff85 	bl	8009b28 <memcpy>
 8009c1e:	4629      	mov	r1, r5
 8009c20:	4638      	mov	r0, r7
 8009c22:	f7ff f8d9 	bl	8008dd8 <_free_r>
 8009c26:	e7f1      	b.n	8009c0c <_realloc_r+0x40>

08009c28 <__ascii_wctomb>:
 8009c28:	4603      	mov	r3, r0
 8009c2a:	4608      	mov	r0, r1
 8009c2c:	b141      	cbz	r1, 8009c40 <__ascii_wctomb+0x18>
 8009c2e:	2aff      	cmp	r2, #255	@ 0xff
 8009c30:	d904      	bls.n	8009c3c <__ascii_wctomb+0x14>
 8009c32:	228a      	movs	r2, #138	@ 0x8a
 8009c34:	601a      	str	r2, [r3, #0]
 8009c36:	f04f 30ff 	mov.w	r0, #4294967295
 8009c3a:	4770      	bx	lr
 8009c3c:	700a      	strb	r2, [r1, #0]
 8009c3e:	2001      	movs	r0, #1
 8009c40:	4770      	bx	lr
	...

08009c44 <fiprintf>:
 8009c44:	b40e      	push	{r1, r2, r3}
 8009c46:	b503      	push	{r0, r1, lr}
 8009c48:	4601      	mov	r1, r0
 8009c4a:	ab03      	add	r3, sp, #12
 8009c4c:	4805      	ldr	r0, [pc, #20]	@ (8009c64 <fiprintf+0x20>)
 8009c4e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c52:	6800      	ldr	r0, [r0, #0]
 8009c54:	9301      	str	r3, [sp, #4]
 8009c56:	f000 f83f 	bl	8009cd8 <_vfiprintf_r>
 8009c5a:	b002      	add	sp, #8
 8009c5c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009c60:	b003      	add	sp, #12
 8009c62:	4770      	bx	lr
 8009c64:	2000001c 	.word	0x2000001c

08009c68 <abort>:
 8009c68:	b508      	push	{r3, lr}
 8009c6a:	2006      	movs	r0, #6
 8009c6c:	f000 fa08 	bl	800a080 <raise>
 8009c70:	2001      	movs	r0, #1
 8009c72:	f7f8 f841 	bl	8001cf8 <_exit>

08009c76 <_malloc_usable_size_r>:
 8009c76:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009c7a:	1f18      	subs	r0, r3, #4
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	bfbc      	itt	lt
 8009c80:	580b      	ldrlt	r3, [r1, r0]
 8009c82:	18c0      	addlt	r0, r0, r3
 8009c84:	4770      	bx	lr

08009c86 <__sfputc_r>:
 8009c86:	6893      	ldr	r3, [r2, #8]
 8009c88:	3b01      	subs	r3, #1
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	b410      	push	{r4}
 8009c8e:	6093      	str	r3, [r2, #8]
 8009c90:	da08      	bge.n	8009ca4 <__sfputc_r+0x1e>
 8009c92:	6994      	ldr	r4, [r2, #24]
 8009c94:	42a3      	cmp	r3, r4
 8009c96:	db01      	blt.n	8009c9c <__sfputc_r+0x16>
 8009c98:	290a      	cmp	r1, #10
 8009c9a:	d103      	bne.n	8009ca4 <__sfputc_r+0x1e>
 8009c9c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009ca0:	f000 b932 	b.w	8009f08 <__swbuf_r>
 8009ca4:	6813      	ldr	r3, [r2, #0]
 8009ca6:	1c58      	adds	r0, r3, #1
 8009ca8:	6010      	str	r0, [r2, #0]
 8009caa:	7019      	strb	r1, [r3, #0]
 8009cac:	4608      	mov	r0, r1
 8009cae:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009cb2:	4770      	bx	lr

08009cb4 <__sfputs_r>:
 8009cb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cb6:	4606      	mov	r6, r0
 8009cb8:	460f      	mov	r7, r1
 8009cba:	4614      	mov	r4, r2
 8009cbc:	18d5      	adds	r5, r2, r3
 8009cbe:	42ac      	cmp	r4, r5
 8009cc0:	d101      	bne.n	8009cc6 <__sfputs_r+0x12>
 8009cc2:	2000      	movs	r0, #0
 8009cc4:	e007      	b.n	8009cd6 <__sfputs_r+0x22>
 8009cc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009cca:	463a      	mov	r2, r7
 8009ccc:	4630      	mov	r0, r6
 8009cce:	f7ff ffda 	bl	8009c86 <__sfputc_r>
 8009cd2:	1c43      	adds	r3, r0, #1
 8009cd4:	d1f3      	bne.n	8009cbe <__sfputs_r+0xa>
 8009cd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009cd8 <_vfiprintf_r>:
 8009cd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cdc:	460d      	mov	r5, r1
 8009cde:	b09d      	sub	sp, #116	@ 0x74
 8009ce0:	4614      	mov	r4, r2
 8009ce2:	4698      	mov	r8, r3
 8009ce4:	4606      	mov	r6, r0
 8009ce6:	b118      	cbz	r0, 8009cf0 <_vfiprintf_r+0x18>
 8009ce8:	6a03      	ldr	r3, [r0, #32]
 8009cea:	b90b      	cbnz	r3, 8009cf0 <_vfiprintf_r+0x18>
 8009cec:	f7fe f8fe 	bl	8007eec <__sinit>
 8009cf0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009cf2:	07d9      	lsls	r1, r3, #31
 8009cf4:	d405      	bmi.n	8009d02 <_vfiprintf_r+0x2a>
 8009cf6:	89ab      	ldrh	r3, [r5, #12]
 8009cf8:	059a      	lsls	r2, r3, #22
 8009cfa:	d402      	bmi.n	8009d02 <_vfiprintf_r+0x2a>
 8009cfc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009cfe:	f7fe fa0e 	bl	800811e <__retarget_lock_acquire_recursive>
 8009d02:	89ab      	ldrh	r3, [r5, #12]
 8009d04:	071b      	lsls	r3, r3, #28
 8009d06:	d501      	bpl.n	8009d0c <_vfiprintf_r+0x34>
 8009d08:	692b      	ldr	r3, [r5, #16]
 8009d0a:	b99b      	cbnz	r3, 8009d34 <_vfiprintf_r+0x5c>
 8009d0c:	4629      	mov	r1, r5
 8009d0e:	4630      	mov	r0, r6
 8009d10:	f000 f938 	bl	8009f84 <__swsetup_r>
 8009d14:	b170      	cbz	r0, 8009d34 <_vfiprintf_r+0x5c>
 8009d16:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009d18:	07dc      	lsls	r4, r3, #31
 8009d1a:	d504      	bpl.n	8009d26 <_vfiprintf_r+0x4e>
 8009d1c:	f04f 30ff 	mov.w	r0, #4294967295
 8009d20:	b01d      	add	sp, #116	@ 0x74
 8009d22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d26:	89ab      	ldrh	r3, [r5, #12]
 8009d28:	0598      	lsls	r0, r3, #22
 8009d2a:	d4f7      	bmi.n	8009d1c <_vfiprintf_r+0x44>
 8009d2c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009d2e:	f7fe f9f7 	bl	8008120 <__retarget_lock_release_recursive>
 8009d32:	e7f3      	b.n	8009d1c <_vfiprintf_r+0x44>
 8009d34:	2300      	movs	r3, #0
 8009d36:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d38:	2320      	movs	r3, #32
 8009d3a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009d3e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009d42:	2330      	movs	r3, #48	@ 0x30
 8009d44:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009ef4 <_vfiprintf_r+0x21c>
 8009d48:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009d4c:	f04f 0901 	mov.w	r9, #1
 8009d50:	4623      	mov	r3, r4
 8009d52:	469a      	mov	sl, r3
 8009d54:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009d58:	b10a      	cbz	r2, 8009d5e <_vfiprintf_r+0x86>
 8009d5a:	2a25      	cmp	r2, #37	@ 0x25
 8009d5c:	d1f9      	bne.n	8009d52 <_vfiprintf_r+0x7a>
 8009d5e:	ebba 0b04 	subs.w	fp, sl, r4
 8009d62:	d00b      	beq.n	8009d7c <_vfiprintf_r+0xa4>
 8009d64:	465b      	mov	r3, fp
 8009d66:	4622      	mov	r2, r4
 8009d68:	4629      	mov	r1, r5
 8009d6a:	4630      	mov	r0, r6
 8009d6c:	f7ff ffa2 	bl	8009cb4 <__sfputs_r>
 8009d70:	3001      	adds	r0, #1
 8009d72:	f000 80a7 	beq.w	8009ec4 <_vfiprintf_r+0x1ec>
 8009d76:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009d78:	445a      	add	r2, fp
 8009d7a:	9209      	str	r2, [sp, #36]	@ 0x24
 8009d7c:	f89a 3000 	ldrb.w	r3, [sl]
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	f000 809f 	beq.w	8009ec4 <_vfiprintf_r+0x1ec>
 8009d86:	2300      	movs	r3, #0
 8009d88:	f04f 32ff 	mov.w	r2, #4294967295
 8009d8c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009d90:	f10a 0a01 	add.w	sl, sl, #1
 8009d94:	9304      	str	r3, [sp, #16]
 8009d96:	9307      	str	r3, [sp, #28]
 8009d98:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009d9c:	931a      	str	r3, [sp, #104]	@ 0x68
 8009d9e:	4654      	mov	r4, sl
 8009da0:	2205      	movs	r2, #5
 8009da2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009da6:	4853      	ldr	r0, [pc, #332]	@ (8009ef4 <_vfiprintf_r+0x21c>)
 8009da8:	f7f6 fa32 	bl	8000210 <memchr>
 8009dac:	9a04      	ldr	r2, [sp, #16]
 8009dae:	b9d8      	cbnz	r0, 8009de8 <_vfiprintf_r+0x110>
 8009db0:	06d1      	lsls	r1, r2, #27
 8009db2:	bf44      	itt	mi
 8009db4:	2320      	movmi	r3, #32
 8009db6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009dba:	0713      	lsls	r3, r2, #28
 8009dbc:	bf44      	itt	mi
 8009dbe:	232b      	movmi	r3, #43	@ 0x2b
 8009dc0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009dc4:	f89a 3000 	ldrb.w	r3, [sl]
 8009dc8:	2b2a      	cmp	r3, #42	@ 0x2a
 8009dca:	d015      	beq.n	8009df8 <_vfiprintf_r+0x120>
 8009dcc:	9a07      	ldr	r2, [sp, #28]
 8009dce:	4654      	mov	r4, sl
 8009dd0:	2000      	movs	r0, #0
 8009dd2:	f04f 0c0a 	mov.w	ip, #10
 8009dd6:	4621      	mov	r1, r4
 8009dd8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009ddc:	3b30      	subs	r3, #48	@ 0x30
 8009dde:	2b09      	cmp	r3, #9
 8009de0:	d94b      	bls.n	8009e7a <_vfiprintf_r+0x1a2>
 8009de2:	b1b0      	cbz	r0, 8009e12 <_vfiprintf_r+0x13a>
 8009de4:	9207      	str	r2, [sp, #28]
 8009de6:	e014      	b.n	8009e12 <_vfiprintf_r+0x13a>
 8009de8:	eba0 0308 	sub.w	r3, r0, r8
 8009dec:	fa09 f303 	lsl.w	r3, r9, r3
 8009df0:	4313      	orrs	r3, r2
 8009df2:	9304      	str	r3, [sp, #16]
 8009df4:	46a2      	mov	sl, r4
 8009df6:	e7d2      	b.n	8009d9e <_vfiprintf_r+0xc6>
 8009df8:	9b03      	ldr	r3, [sp, #12]
 8009dfa:	1d19      	adds	r1, r3, #4
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	9103      	str	r1, [sp, #12]
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	bfbb      	ittet	lt
 8009e04:	425b      	neglt	r3, r3
 8009e06:	f042 0202 	orrlt.w	r2, r2, #2
 8009e0a:	9307      	strge	r3, [sp, #28]
 8009e0c:	9307      	strlt	r3, [sp, #28]
 8009e0e:	bfb8      	it	lt
 8009e10:	9204      	strlt	r2, [sp, #16]
 8009e12:	7823      	ldrb	r3, [r4, #0]
 8009e14:	2b2e      	cmp	r3, #46	@ 0x2e
 8009e16:	d10a      	bne.n	8009e2e <_vfiprintf_r+0x156>
 8009e18:	7863      	ldrb	r3, [r4, #1]
 8009e1a:	2b2a      	cmp	r3, #42	@ 0x2a
 8009e1c:	d132      	bne.n	8009e84 <_vfiprintf_r+0x1ac>
 8009e1e:	9b03      	ldr	r3, [sp, #12]
 8009e20:	1d1a      	adds	r2, r3, #4
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	9203      	str	r2, [sp, #12]
 8009e26:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009e2a:	3402      	adds	r4, #2
 8009e2c:	9305      	str	r3, [sp, #20]
 8009e2e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009f04 <_vfiprintf_r+0x22c>
 8009e32:	7821      	ldrb	r1, [r4, #0]
 8009e34:	2203      	movs	r2, #3
 8009e36:	4650      	mov	r0, sl
 8009e38:	f7f6 f9ea 	bl	8000210 <memchr>
 8009e3c:	b138      	cbz	r0, 8009e4e <_vfiprintf_r+0x176>
 8009e3e:	9b04      	ldr	r3, [sp, #16]
 8009e40:	eba0 000a 	sub.w	r0, r0, sl
 8009e44:	2240      	movs	r2, #64	@ 0x40
 8009e46:	4082      	lsls	r2, r0
 8009e48:	4313      	orrs	r3, r2
 8009e4a:	3401      	adds	r4, #1
 8009e4c:	9304      	str	r3, [sp, #16]
 8009e4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e52:	4829      	ldr	r0, [pc, #164]	@ (8009ef8 <_vfiprintf_r+0x220>)
 8009e54:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009e58:	2206      	movs	r2, #6
 8009e5a:	f7f6 f9d9 	bl	8000210 <memchr>
 8009e5e:	2800      	cmp	r0, #0
 8009e60:	d03f      	beq.n	8009ee2 <_vfiprintf_r+0x20a>
 8009e62:	4b26      	ldr	r3, [pc, #152]	@ (8009efc <_vfiprintf_r+0x224>)
 8009e64:	bb1b      	cbnz	r3, 8009eae <_vfiprintf_r+0x1d6>
 8009e66:	9b03      	ldr	r3, [sp, #12]
 8009e68:	3307      	adds	r3, #7
 8009e6a:	f023 0307 	bic.w	r3, r3, #7
 8009e6e:	3308      	adds	r3, #8
 8009e70:	9303      	str	r3, [sp, #12]
 8009e72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e74:	443b      	add	r3, r7
 8009e76:	9309      	str	r3, [sp, #36]	@ 0x24
 8009e78:	e76a      	b.n	8009d50 <_vfiprintf_r+0x78>
 8009e7a:	fb0c 3202 	mla	r2, ip, r2, r3
 8009e7e:	460c      	mov	r4, r1
 8009e80:	2001      	movs	r0, #1
 8009e82:	e7a8      	b.n	8009dd6 <_vfiprintf_r+0xfe>
 8009e84:	2300      	movs	r3, #0
 8009e86:	3401      	adds	r4, #1
 8009e88:	9305      	str	r3, [sp, #20]
 8009e8a:	4619      	mov	r1, r3
 8009e8c:	f04f 0c0a 	mov.w	ip, #10
 8009e90:	4620      	mov	r0, r4
 8009e92:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009e96:	3a30      	subs	r2, #48	@ 0x30
 8009e98:	2a09      	cmp	r2, #9
 8009e9a:	d903      	bls.n	8009ea4 <_vfiprintf_r+0x1cc>
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d0c6      	beq.n	8009e2e <_vfiprintf_r+0x156>
 8009ea0:	9105      	str	r1, [sp, #20]
 8009ea2:	e7c4      	b.n	8009e2e <_vfiprintf_r+0x156>
 8009ea4:	fb0c 2101 	mla	r1, ip, r1, r2
 8009ea8:	4604      	mov	r4, r0
 8009eaa:	2301      	movs	r3, #1
 8009eac:	e7f0      	b.n	8009e90 <_vfiprintf_r+0x1b8>
 8009eae:	ab03      	add	r3, sp, #12
 8009eb0:	9300      	str	r3, [sp, #0]
 8009eb2:	462a      	mov	r2, r5
 8009eb4:	4b12      	ldr	r3, [pc, #72]	@ (8009f00 <_vfiprintf_r+0x228>)
 8009eb6:	a904      	add	r1, sp, #16
 8009eb8:	4630      	mov	r0, r6
 8009eba:	f7fd fbd5 	bl	8007668 <_printf_float>
 8009ebe:	4607      	mov	r7, r0
 8009ec0:	1c78      	adds	r0, r7, #1
 8009ec2:	d1d6      	bne.n	8009e72 <_vfiprintf_r+0x19a>
 8009ec4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009ec6:	07d9      	lsls	r1, r3, #31
 8009ec8:	d405      	bmi.n	8009ed6 <_vfiprintf_r+0x1fe>
 8009eca:	89ab      	ldrh	r3, [r5, #12]
 8009ecc:	059a      	lsls	r2, r3, #22
 8009ece:	d402      	bmi.n	8009ed6 <_vfiprintf_r+0x1fe>
 8009ed0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009ed2:	f7fe f925 	bl	8008120 <__retarget_lock_release_recursive>
 8009ed6:	89ab      	ldrh	r3, [r5, #12]
 8009ed8:	065b      	lsls	r3, r3, #25
 8009eda:	f53f af1f 	bmi.w	8009d1c <_vfiprintf_r+0x44>
 8009ede:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009ee0:	e71e      	b.n	8009d20 <_vfiprintf_r+0x48>
 8009ee2:	ab03      	add	r3, sp, #12
 8009ee4:	9300      	str	r3, [sp, #0]
 8009ee6:	462a      	mov	r2, r5
 8009ee8:	4b05      	ldr	r3, [pc, #20]	@ (8009f00 <_vfiprintf_r+0x228>)
 8009eea:	a904      	add	r1, sp, #16
 8009eec:	4630      	mov	r0, r6
 8009eee:	f7fd fe53 	bl	8007b98 <_printf_i>
 8009ef2:	e7e4      	b.n	8009ebe <_vfiprintf_r+0x1e6>
 8009ef4:	0800a356 	.word	0x0800a356
 8009ef8:	0800a360 	.word	0x0800a360
 8009efc:	08007669 	.word	0x08007669
 8009f00:	08009cb5 	.word	0x08009cb5
 8009f04:	0800a35c 	.word	0x0800a35c

08009f08 <__swbuf_r>:
 8009f08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f0a:	460e      	mov	r6, r1
 8009f0c:	4614      	mov	r4, r2
 8009f0e:	4605      	mov	r5, r0
 8009f10:	b118      	cbz	r0, 8009f1a <__swbuf_r+0x12>
 8009f12:	6a03      	ldr	r3, [r0, #32]
 8009f14:	b90b      	cbnz	r3, 8009f1a <__swbuf_r+0x12>
 8009f16:	f7fd ffe9 	bl	8007eec <__sinit>
 8009f1a:	69a3      	ldr	r3, [r4, #24]
 8009f1c:	60a3      	str	r3, [r4, #8]
 8009f1e:	89a3      	ldrh	r3, [r4, #12]
 8009f20:	071a      	lsls	r2, r3, #28
 8009f22:	d501      	bpl.n	8009f28 <__swbuf_r+0x20>
 8009f24:	6923      	ldr	r3, [r4, #16]
 8009f26:	b943      	cbnz	r3, 8009f3a <__swbuf_r+0x32>
 8009f28:	4621      	mov	r1, r4
 8009f2a:	4628      	mov	r0, r5
 8009f2c:	f000 f82a 	bl	8009f84 <__swsetup_r>
 8009f30:	b118      	cbz	r0, 8009f3a <__swbuf_r+0x32>
 8009f32:	f04f 37ff 	mov.w	r7, #4294967295
 8009f36:	4638      	mov	r0, r7
 8009f38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009f3a:	6823      	ldr	r3, [r4, #0]
 8009f3c:	6922      	ldr	r2, [r4, #16]
 8009f3e:	1a98      	subs	r0, r3, r2
 8009f40:	6963      	ldr	r3, [r4, #20]
 8009f42:	b2f6      	uxtb	r6, r6
 8009f44:	4283      	cmp	r3, r0
 8009f46:	4637      	mov	r7, r6
 8009f48:	dc05      	bgt.n	8009f56 <__swbuf_r+0x4e>
 8009f4a:	4621      	mov	r1, r4
 8009f4c:	4628      	mov	r0, r5
 8009f4e:	f7ff fd99 	bl	8009a84 <_fflush_r>
 8009f52:	2800      	cmp	r0, #0
 8009f54:	d1ed      	bne.n	8009f32 <__swbuf_r+0x2a>
 8009f56:	68a3      	ldr	r3, [r4, #8]
 8009f58:	3b01      	subs	r3, #1
 8009f5a:	60a3      	str	r3, [r4, #8]
 8009f5c:	6823      	ldr	r3, [r4, #0]
 8009f5e:	1c5a      	adds	r2, r3, #1
 8009f60:	6022      	str	r2, [r4, #0]
 8009f62:	701e      	strb	r6, [r3, #0]
 8009f64:	6962      	ldr	r2, [r4, #20]
 8009f66:	1c43      	adds	r3, r0, #1
 8009f68:	429a      	cmp	r2, r3
 8009f6a:	d004      	beq.n	8009f76 <__swbuf_r+0x6e>
 8009f6c:	89a3      	ldrh	r3, [r4, #12]
 8009f6e:	07db      	lsls	r3, r3, #31
 8009f70:	d5e1      	bpl.n	8009f36 <__swbuf_r+0x2e>
 8009f72:	2e0a      	cmp	r6, #10
 8009f74:	d1df      	bne.n	8009f36 <__swbuf_r+0x2e>
 8009f76:	4621      	mov	r1, r4
 8009f78:	4628      	mov	r0, r5
 8009f7a:	f7ff fd83 	bl	8009a84 <_fflush_r>
 8009f7e:	2800      	cmp	r0, #0
 8009f80:	d0d9      	beq.n	8009f36 <__swbuf_r+0x2e>
 8009f82:	e7d6      	b.n	8009f32 <__swbuf_r+0x2a>

08009f84 <__swsetup_r>:
 8009f84:	b538      	push	{r3, r4, r5, lr}
 8009f86:	4b29      	ldr	r3, [pc, #164]	@ (800a02c <__swsetup_r+0xa8>)
 8009f88:	4605      	mov	r5, r0
 8009f8a:	6818      	ldr	r0, [r3, #0]
 8009f8c:	460c      	mov	r4, r1
 8009f8e:	b118      	cbz	r0, 8009f98 <__swsetup_r+0x14>
 8009f90:	6a03      	ldr	r3, [r0, #32]
 8009f92:	b90b      	cbnz	r3, 8009f98 <__swsetup_r+0x14>
 8009f94:	f7fd ffaa 	bl	8007eec <__sinit>
 8009f98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f9c:	0719      	lsls	r1, r3, #28
 8009f9e:	d422      	bmi.n	8009fe6 <__swsetup_r+0x62>
 8009fa0:	06da      	lsls	r2, r3, #27
 8009fa2:	d407      	bmi.n	8009fb4 <__swsetup_r+0x30>
 8009fa4:	2209      	movs	r2, #9
 8009fa6:	602a      	str	r2, [r5, #0]
 8009fa8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009fac:	81a3      	strh	r3, [r4, #12]
 8009fae:	f04f 30ff 	mov.w	r0, #4294967295
 8009fb2:	e033      	b.n	800a01c <__swsetup_r+0x98>
 8009fb4:	0758      	lsls	r0, r3, #29
 8009fb6:	d512      	bpl.n	8009fde <__swsetup_r+0x5a>
 8009fb8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009fba:	b141      	cbz	r1, 8009fce <__swsetup_r+0x4a>
 8009fbc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009fc0:	4299      	cmp	r1, r3
 8009fc2:	d002      	beq.n	8009fca <__swsetup_r+0x46>
 8009fc4:	4628      	mov	r0, r5
 8009fc6:	f7fe ff07 	bl	8008dd8 <_free_r>
 8009fca:	2300      	movs	r3, #0
 8009fcc:	6363      	str	r3, [r4, #52]	@ 0x34
 8009fce:	89a3      	ldrh	r3, [r4, #12]
 8009fd0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009fd4:	81a3      	strh	r3, [r4, #12]
 8009fd6:	2300      	movs	r3, #0
 8009fd8:	6063      	str	r3, [r4, #4]
 8009fda:	6923      	ldr	r3, [r4, #16]
 8009fdc:	6023      	str	r3, [r4, #0]
 8009fde:	89a3      	ldrh	r3, [r4, #12]
 8009fe0:	f043 0308 	orr.w	r3, r3, #8
 8009fe4:	81a3      	strh	r3, [r4, #12]
 8009fe6:	6923      	ldr	r3, [r4, #16]
 8009fe8:	b94b      	cbnz	r3, 8009ffe <__swsetup_r+0x7a>
 8009fea:	89a3      	ldrh	r3, [r4, #12]
 8009fec:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009ff0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009ff4:	d003      	beq.n	8009ffe <__swsetup_r+0x7a>
 8009ff6:	4621      	mov	r1, r4
 8009ff8:	4628      	mov	r0, r5
 8009ffa:	f000 f883 	bl	800a104 <__smakebuf_r>
 8009ffe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a002:	f013 0201 	ands.w	r2, r3, #1
 800a006:	d00a      	beq.n	800a01e <__swsetup_r+0x9a>
 800a008:	2200      	movs	r2, #0
 800a00a:	60a2      	str	r2, [r4, #8]
 800a00c:	6962      	ldr	r2, [r4, #20]
 800a00e:	4252      	negs	r2, r2
 800a010:	61a2      	str	r2, [r4, #24]
 800a012:	6922      	ldr	r2, [r4, #16]
 800a014:	b942      	cbnz	r2, 800a028 <__swsetup_r+0xa4>
 800a016:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a01a:	d1c5      	bne.n	8009fa8 <__swsetup_r+0x24>
 800a01c:	bd38      	pop	{r3, r4, r5, pc}
 800a01e:	0799      	lsls	r1, r3, #30
 800a020:	bf58      	it	pl
 800a022:	6962      	ldrpl	r2, [r4, #20]
 800a024:	60a2      	str	r2, [r4, #8]
 800a026:	e7f4      	b.n	800a012 <__swsetup_r+0x8e>
 800a028:	2000      	movs	r0, #0
 800a02a:	e7f7      	b.n	800a01c <__swsetup_r+0x98>
 800a02c:	2000001c 	.word	0x2000001c

0800a030 <_raise_r>:
 800a030:	291f      	cmp	r1, #31
 800a032:	b538      	push	{r3, r4, r5, lr}
 800a034:	4605      	mov	r5, r0
 800a036:	460c      	mov	r4, r1
 800a038:	d904      	bls.n	800a044 <_raise_r+0x14>
 800a03a:	2316      	movs	r3, #22
 800a03c:	6003      	str	r3, [r0, #0]
 800a03e:	f04f 30ff 	mov.w	r0, #4294967295
 800a042:	bd38      	pop	{r3, r4, r5, pc}
 800a044:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a046:	b112      	cbz	r2, 800a04e <_raise_r+0x1e>
 800a048:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a04c:	b94b      	cbnz	r3, 800a062 <_raise_r+0x32>
 800a04e:	4628      	mov	r0, r5
 800a050:	f000 f830 	bl	800a0b4 <_getpid_r>
 800a054:	4622      	mov	r2, r4
 800a056:	4601      	mov	r1, r0
 800a058:	4628      	mov	r0, r5
 800a05a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a05e:	f000 b817 	b.w	800a090 <_kill_r>
 800a062:	2b01      	cmp	r3, #1
 800a064:	d00a      	beq.n	800a07c <_raise_r+0x4c>
 800a066:	1c59      	adds	r1, r3, #1
 800a068:	d103      	bne.n	800a072 <_raise_r+0x42>
 800a06a:	2316      	movs	r3, #22
 800a06c:	6003      	str	r3, [r0, #0]
 800a06e:	2001      	movs	r0, #1
 800a070:	e7e7      	b.n	800a042 <_raise_r+0x12>
 800a072:	2100      	movs	r1, #0
 800a074:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a078:	4620      	mov	r0, r4
 800a07a:	4798      	blx	r3
 800a07c:	2000      	movs	r0, #0
 800a07e:	e7e0      	b.n	800a042 <_raise_r+0x12>

0800a080 <raise>:
 800a080:	4b02      	ldr	r3, [pc, #8]	@ (800a08c <raise+0xc>)
 800a082:	4601      	mov	r1, r0
 800a084:	6818      	ldr	r0, [r3, #0]
 800a086:	f7ff bfd3 	b.w	800a030 <_raise_r>
 800a08a:	bf00      	nop
 800a08c:	2000001c 	.word	0x2000001c

0800a090 <_kill_r>:
 800a090:	b538      	push	{r3, r4, r5, lr}
 800a092:	4d07      	ldr	r5, [pc, #28]	@ (800a0b0 <_kill_r+0x20>)
 800a094:	2300      	movs	r3, #0
 800a096:	4604      	mov	r4, r0
 800a098:	4608      	mov	r0, r1
 800a09a:	4611      	mov	r1, r2
 800a09c:	602b      	str	r3, [r5, #0]
 800a09e:	f7f7 fe1b 	bl	8001cd8 <_kill>
 800a0a2:	1c43      	adds	r3, r0, #1
 800a0a4:	d102      	bne.n	800a0ac <_kill_r+0x1c>
 800a0a6:	682b      	ldr	r3, [r5, #0]
 800a0a8:	b103      	cbz	r3, 800a0ac <_kill_r+0x1c>
 800a0aa:	6023      	str	r3, [r4, #0]
 800a0ac:	bd38      	pop	{r3, r4, r5, pc}
 800a0ae:	bf00      	nop
 800a0b0:	20000ccc 	.word	0x20000ccc

0800a0b4 <_getpid_r>:
 800a0b4:	f7f7 be08 	b.w	8001cc8 <_getpid>

0800a0b8 <__swhatbuf_r>:
 800a0b8:	b570      	push	{r4, r5, r6, lr}
 800a0ba:	460c      	mov	r4, r1
 800a0bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a0c0:	2900      	cmp	r1, #0
 800a0c2:	b096      	sub	sp, #88	@ 0x58
 800a0c4:	4615      	mov	r5, r2
 800a0c6:	461e      	mov	r6, r3
 800a0c8:	da0d      	bge.n	800a0e6 <__swhatbuf_r+0x2e>
 800a0ca:	89a3      	ldrh	r3, [r4, #12]
 800a0cc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a0d0:	f04f 0100 	mov.w	r1, #0
 800a0d4:	bf14      	ite	ne
 800a0d6:	2340      	movne	r3, #64	@ 0x40
 800a0d8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a0dc:	2000      	movs	r0, #0
 800a0de:	6031      	str	r1, [r6, #0]
 800a0e0:	602b      	str	r3, [r5, #0]
 800a0e2:	b016      	add	sp, #88	@ 0x58
 800a0e4:	bd70      	pop	{r4, r5, r6, pc}
 800a0e6:	466a      	mov	r2, sp
 800a0e8:	f000 f848 	bl	800a17c <_fstat_r>
 800a0ec:	2800      	cmp	r0, #0
 800a0ee:	dbec      	blt.n	800a0ca <__swhatbuf_r+0x12>
 800a0f0:	9901      	ldr	r1, [sp, #4]
 800a0f2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a0f6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a0fa:	4259      	negs	r1, r3
 800a0fc:	4159      	adcs	r1, r3
 800a0fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a102:	e7eb      	b.n	800a0dc <__swhatbuf_r+0x24>

0800a104 <__smakebuf_r>:
 800a104:	898b      	ldrh	r3, [r1, #12]
 800a106:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a108:	079d      	lsls	r5, r3, #30
 800a10a:	4606      	mov	r6, r0
 800a10c:	460c      	mov	r4, r1
 800a10e:	d507      	bpl.n	800a120 <__smakebuf_r+0x1c>
 800a110:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a114:	6023      	str	r3, [r4, #0]
 800a116:	6123      	str	r3, [r4, #16]
 800a118:	2301      	movs	r3, #1
 800a11a:	6163      	str	r3, [r4, #20]
 800a11c:	b003      	add	sp, #12
 800a11e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a120:	ab01      	add	r3, sp, #4
 800a122:	466a      	mov	r2, sp
 800a124:	f7ff ffc8 	bl	800a0b8 <__swhatbuf_r>
 800a128:	9f00      	ldr	r7, [sp, #0]
 800a12a:	4605      	mov	r5, r0
 800a12c:	4639      	mov	r1, r7
 800a12e:	4630      	mov	r0, r6
 800a130:	f7fe fec6 	bl	8008ec0 <_malloc_r>
 800a134:	b948      	cbnz	r0, 800a14a <__smakebuf_r+0x46>
 800a136:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a13a:	059a      	lsls	r2, r3, #22
 800a13c:	d4ee      	bmi.n	800a11c <__smakebuf_r+0x18>
 800a13e:	f023 0303 	bic.w	r3, r3, #3
 800a142:	f043 0302 	orr.w	r3, r3, #2
 800a146:	81a3      	strh	r3, [r4, #12]
 800a148:	e7e2      	b.n	800a110 <__smakebuf_r+0xc>
 800a14a:	89a3      	ldrh	r3, [r4, #12]
 800a14c:	6020      	str	r0, [r4, #0]
 800a14e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a152:	81a3      	strh	r3, [r4, #12]
 800a154:	9b01      	ldr	r3, [sp, #4]
 800a156:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a15a:	b15b      	cbz	r3, 800a174 <__smakebuf_r+0x70>
 800a15c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a160:	4630      	mov	r0, r6
 800a162:	f000 f81d 	bl	800a1a0 <_isatty_r>
 800a166:	b128      	cbz	r0, 800a174 <__smakebuf_r+0x70>
 800a168:	89a3      	ldrh	r3, [r4, #12]
 800a16a:	f023 0303 	bic.w	r3, r3, #3
 800a16e:	f043 0301 	orr.w	r3, r3, #1
 800a172:	81a3      	strh	r3, [r4, #12]
 800a174:	89a3      	ldrh	r3, [r4, #12]
 800a176:	431d      	orrs	r5, r3
 800a178:	81a5      	strh	r5, [r4, #12]
 800a17a:	e7cf      	b.n	800a11c <__smakebuf_r+0x18>

0800a17c <_fstat_r>:
 800a17c:	b538      	push	{r3, r4, r5, lr}
 800a17e:	4d07      	ldr	r5, [pc, #28]	@ (800a19c <_fstat_r+0x20>)
 800a180:	2300      	movs	r3, #0
 800a182:	4604      	mov	r4, r0
 800a184:	4608      	mov	r0, r1
 800a186:	4611      	mov	r1, r2
 800a188:	602b      	str	r3, [r5, #0]
 800a18a:	f7f7 fe05 	bl	8001d98 <_fstat>
 800a18e:	1c43      	adds	r3, r0, #1
 800a190:	d102      	bne.n	800a198 <_fstat_r+0x1c>
 800a192:	682b      	ldr	r3, [r5, #0]
 800a194:	b103      	cbz	r3, 800a198 <_fstat_r+0x1c>
 800a196:	6023      	str	r3, [r4, #0]
 800a198:	bd38      	pop	{r3, r4, r5, pc}
 800a19a:	bf00      	nop
 800a19c:	20000ccc 	.word	0x20000ccc

0800a1a0 <_isatty_r>:
 800a1a0:	b538      	push	{r3, r4, r5, lr}
 800a1a2:	4d06      	ldr	r5, [pc, #24]	@ (800a1bc <_isatty_r+0x1c>)
 800a1a4:	2300      	movs	r3, #0
 800a1a6:	4604      	mov	r4, r0
 800a1a8:	4608      	mov	r0, r1
 800a1aa:	602b      	str	r3, [r5, #0]
 800a1ac:	f7f7 fe04 	bl	8001db8 <_isatty>
 800a1b0:	1c43      	adds	r3, r0, #1
 800a1b2:	d102      	bne.n	800a1ba <_isatty_r+0x1a>
 800a1b4:	682b      	ldr	r3, [r5, #0]
 800a1b6:	b103      	cbz	r3, 800a1ba <_isatty_r+0x1a>
 800a1b8:	6023      	str	r3, [r4, #0]
 800a1ba:	bd38      	pop	{r3, r4, r5, pc}
 800a1bc:	20000ccc 	.word	0x20000ccc

0800a1c0 <_init>:
 800a1c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1c2:	bf00      	nop
 800a1c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a1c6:	bc08      	pop	{r3}
 800a1c8:	469e      	mov	lr, r3
 800a1ca:	4770      	bx	lr

0800a1cc <_fini>:
 800a1cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1ce:	bf00      	nop
 800a1d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a1d2:	bc08      	pop	{r3}
 800a1d4:	469e      	mov	lr, r3
 800a1d6:	4770      	bx	lr
