Protel Design System Design Rule Check
PCB File : D:\Schematics\Projects\buck_converter\modular_pcb.PcbDoc
Date     : 24/09/2024
Time     : 00:28:16

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=5mil) (Max=100mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Routing Topology Rule(Topology=Shortest) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (4.008mil < 10mil) Between Pad C12-2(2875mil,3100mil) on Top Layer And Pad L1-1(2985.433mil,3150mil) on Top Layer [Top Solder] Mask Sliver [4.008mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.22mil < 10mil) Between Pad C23-1(3645mil,1990.591mil) on Top Layer And Pad S_PAD16-1(3750mil,2080mil) on Top Layer [Top Solder] Mask Sliver [8.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.716mil < 10mil) Between Pad R10-1(3773.622mil,2800mil) on Top Layer And Pad R10-2(3726.378mil,2800mil) on Top Layer [Top Solder] Mask Sliver [9.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.716mil < 10mil) Between Pad R1-1(3640mil,4005.591mil) on Top Layer And Pad R1-2(3640mil,3954.41mil) on Top Layer [Top Solder] Mask Sliver [9.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.716mil < 10mil) Between Pad R2-1(3730mil,4055.591mil) on Top Layer And Pad R2-2(3730mil,4004.41mil) on Top Layer [Top Solder] Mask Sliver [9.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.716mil < 10mil) Between Pad R3-1(3790mil,4055.591mil) on Top Layer And Pad R3-2(3790mil,4004.41mil) on Top Layer [Top Solder] Mask Sliver [9.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.716mil < 10mil) Between Pad R4-1(3149.409mil,2450mil) on Top Layer And Pad R4-2(3200.59mil,2450mil) on Top Layer [Top Solder] Mask Sliver [9.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.716mil < 10mil) Between Pad R5-1(3258.819mil,2460mil) on Top Layer And Pad R5-2(3310mil,2460mil) on Top Layer [Top Solder] Mask Sliver [9.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.716mil < 10mil) Between Pad R6-1(3615.591mil,2440mil) on Top Layer And Pad R6-2(3564.41mil,2440mil) on Top Layer [Top Solder] Mask Sliver [9.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.716mil < 10mil) Between Pad R7-1(3675.591mil,2610mil) on Top Layer And Pad R7-2(3624.41mil,2610mil) on Top Layer [Top Solder] Mask Sliver [9.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.716mil < 10mil) Between Pad R9-1(3723.721mil,2440mil) on Top Layer And Pad R9-2(3672.54mil,2440mil) on Top Layer [Top Solder] Mask Sliver [9.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.244mil < 10mil) Between Pad U2-1(3491.417mil,3811.732mil) on Top Layer And Pad U2-48(3438.268mil,3758.583mil) on Top Layer [Top Solder] Mask Sliver [5.244mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.244mil < 10mil) Between Pad U2-12(3491.417mil,4028.268mil) on Top Layer And Pad U2-13(3438.268mil,4081.417mil) on Top Layer [Top Solder] Mask Sliver [5.244mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.244mil < 10mil) Between Pad U2-24(3221.732mil,4081.417mil) on Top Layer And Pad U2-25(3168.583mil,4028.268mil) on Top Layer [Top Solder] Mask Sliver [5.244mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.244mil < 10mil) Between Pad U2-36(3168.583mil,3811.732mil) on Top Layer And Pad U2-37(3221.732mil,3758.583mil) on Top Layer [Top Solder] Mask Sliver [5.244mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.164mil < 10mil) Between Pad U3-1(3509.213mil,2746.821mil) on Top Layer And Pad U3-24(3536.821mil,2719.213mil) on Top Layer [Top Solder] Mask Sliver [6.164mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.749mil < 10mil) Between Pad U3-1(3509.213mil,2746.821mil) on Top Layer And Pad U3-25(3460mil,2670mil) on Top Layer [Top Solder] Mask Sliver [6.749mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.749mil < 10mil) Between Pad U3-10(3383.179mil,2660.157mil) on Top Layer And Pad U3-25(3460mil,2670mil) on Top Layer [Top Solder] Mask Sliver [6.749mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.749mil < 10mil) Between Pad U3-11(3383.179mil,2640.472mil) on Top Layer And Pad U3-25(3460mil,2670mil) on Top Layer [Top Solder] Mask Sliver [6.749mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.141mil < 10mil) Between Pad U3-12(3383.179mil,2620.787mil) on Top Layer And Pad U3-13(3410.787mil,2593.179mil) on Top Layer [Top Solder] Mask Sliver [8.141mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.749mil < 10mil) Between Pad U3-12(3383.179mil,2620.787mil) on Top Layer And Pad U3-25(3460mil,2670mil) on Top Layer [Top Solder] Mask Sliver [6.749mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.749mil < 10mil) Between Pad U3-13(3410.787mil,2593.179mil) on Top Layer And Pad U3-25(3460mil,2670mil) on Top Layer [Top Solder] Mask Sliver [6.749mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.749mil < 10mil) Between Pad U3-14(3430.472mil,2593.179mil) on Top Layer And Pad U3-25(3460mil,2670mil) on Top Layer [Top Solder] Mask Sliver [6.749mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.749mil < 10mil) Between Pad U3-15(3450.157mil,2593.179mil) on Top Layer And Pad U3-25(3460mil,2670mil) on Top Layer [Top Solder] Mask Sliver [6.749mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.749mil < 10mil) Between Pad U3-16(3469.843mil,2593.179mil) on Top Layer And Pad U3-25(3460mil,2670mil) on Top Layer [Top Solder] Mask Sliver [6.749mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.749mil < 10mil) Between Pad U3-17(3489.528mil,2593.179mil) on Top Layer And Pad U3-25(3460mil,2670mil) on Top Layer [Top Solder] Mask Sliver [6.749mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.141mil < 10mil) Between Pad U3-18(3509.213mil,2593.179mil) on Top Layer And Pad U3-19(3536.821mil,2620.787mil) on Top Layer [Top Solder] Mask Sliver [8.141mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.749mil < 10mil) Between Pad U3-18(3509.213mil,2593.179mil) on Top Layer And Pad U3-25(3460mil,2670mil) on Top Layer [Top Solder] Mask Sliver [6.749mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.749mil < 10mil) Between Pad U3-19(3536.821mil,2620.787mil) on Top Layer And Pad U3-25(3460mil,2670mil) on Top Layer [Top Solder] Mask Sliver [6.749mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.749mil < 10mil) Between Pad U3-2(3489.528mil,2746.821mil) on Top Layer And Pad U3-25(3460mil,2670mil) on Top Layer [Top Solder] Mask Sliver [6.749mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.749mil < 10mil) Between Pad U3-20(3536.821mil,2640.472mil) on Top Layer And Pad U3-25(3460mil,2670mil) on Top Layer [Top Solder] Mask Sliver [6.749mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.749mil < 10mil) Between Pad U3-21(3536.821mil,2660.157mil) on Top Layer And Pad U3-25(3460mil,2670mil) on Top Layer [Top Solder] Mask Sliver [6.749mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.749mil < 10mil) Between Pad U3-22(3536.821mil,2679.843mil) on Top Layer And Pad U3-25(3460mil,2670mil) on Top Layer [Top Solder] Mask Sliver [6.749mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.749mil < 10mil) Between Pad U3-23(3536.821mil,2699.528mil) on Top Layer And Pad U3-25(3460mil,2670mil) on Top Layer [Top Solder] Mask Sliver [6.749mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.749mil < 10mil) Between Pad U3-24(3536.821mil,2719.213mil) on Top Layer And Pad U3-25(3460mil,2670mil) on Top Layer [Top Solder] Mask Sliver [6.749mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.749mil < 10mil) Between Pad U3-25(3460mil,2670mil) on Top Layer And Pad U3-3(3469.843mil,2746.821mil) on Top Layer [Top Solder] Mask Sliver [6.749mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.749mil < 10mil) Between Pad U3-25(3460mil,2670mil) on Top Layer And Pad U3-4(3450.157mil,2746.821mil) on Top Layer [Top Solder] Mask Sliver [6.749mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.749mil < 10mil) Between Pad U3-25(3460mil,2670mil) on Top Layer And Pad U3-5(3430.472mil,2746.821mil) on Top Layer [Top Solder] Mask Sliver [6.749mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.749mil < 10mil) Between Pad U3-25(3460mil,2670mil) on Top Layer And Pad U3-6(3410.787mil,2746.821mil) on Top Layer [Top Solder] Mask Sliver [6.749mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.749mil < 10mil) Between Pad U3-25(3460mil,2670mil) on Top Layer And Pad U3-7(3383.179mil,2719.213mil) on Top Layer [Top Solder] Mask Sliver [6.749mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.749mil < 10mil) Between Pad U3-25(3460mil,2670mil) on Top Layer And Pad U3-8(3383.179mil,2699.528mil) on Top Layer [Top Solder] Mask Sliver [6.749mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.749mil < 10mil) Between Pad U3-25(3460mil,2670mil) on Top Layer And Pad U3-9(3383.179mil,2679.843mil) on Top Layer [Top Solder] Mask Sliver [6.749mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.141mil < 10mil) Between Pad U3-6(3410.787mil,2746.821mil) on Top Layer And Pad U3-7(3383.179mil,2719.213mil) on Top Layer [Top Solder] Mask Sliver [8.141mil]
Rule Violations :43

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Arc (3186.575mil,2782.677mil) on Top Overlay And Pad D1-1(3160mil,2766.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3491.417mil,3784.173mil) on Top Overlay And Pad C3-1(3490mil,3765.591mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3509.213mil,2798.191mil) on Top Overlay And Pad C18-2(3520mil,2804.409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.662mil < 10mil) Between Pad C10-1(3540mil,3715.591mil) on Top Layer And Track (3513.622mil,3688.819mil)(3513.622mil,3791.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.662mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C10-1(3540mil,3715.591mil) on Top Layer And Track (3516.378mil,3638.819mil)(3516.378mil,3741.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C10-1(3540mil,3715.591mil) on Top Layer And Track (3516.378mil,3690mil)(3563.622mil,3690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C10-1(3540mil,3715.591mil) on Top Layer And Track (3516.378mil,3741.181mil)(3528.189mil,3741.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C10-1(3540mil,3715.591mil) on Top Layer And Track (3551.811mil,3741.181mil)(3563.622mil,3741.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C10-1(3540mil,3715.591mil) on Top Layer And Track (3563.622mil,3638.819mil)(3563.622mil,3741.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C10-2(3540mil,3664.409mil) on Top Layer And Track (3516.378mil,3638.819mil)(3516.378mil,3741.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C10-2(3540mil,3664.409mil) on Top Layer And Track (3516.378mil,3638.819mil)(3528.189mil,3638.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C10-2(3540mil,3664.409mil) on Top Layer And Track (3516.378mil,3690mil)(3563.622mil,3690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C10-2(3540mil,3664.409mil) on Top Layer And Track (3551.811mil,3638.819mil)(3563.622mil,3638.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C10-2(3540mil,3664.409mil) on Top Layer And Track (3563.622mil,3638.819mil)(3563.622mil,3741.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-1(2894.409mil,4310mil) on Top Layer And Track (2868.819mil,4286.378mil)(2868.819mil,4298.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C1-1(2894.409mil,4310mil) on Top Layer And Track (2868.819mil,4286.378mil)(2971.181mil,4286.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-1(2894.409mil,4310mil) on Top Layer And Track (2868.819mil,4321.811mil)(2868.819mil,4333.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C1-1(2894.409mil,4310mil) on Top Layer And Track (2868.819mil,4333.622mil)(2971.181mil,4333.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-1(2894.409mil,4310mil) on Top Layer And Track (2920mil,4286.378mil)(2920mil,4333.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C11-1(2813.583mil,3175mil) on Top Layer And Track (2788.976mil,3142.52mil)(2788.976mil,3154.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C11-1(2813.583mil,3175mil) on Top Layer And Track (2788.976mil,3142.52mil)(2911.024mil,3142.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C11-1(2813.583mil,3175mil) on Top Layer And Track (2788.976mil,3195.669mil)(2788.976mil,3207.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C11-1(2813.583mil,3175mil) on Top Layer And Track (2788.976mil,3207.48mil)(2911.024mil,3207.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C11-2(2886.417mil,3175mil) on Top Layer And Track (2788.976mil,3142.52mil)(2911.024mil,3142.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C11-2(2886.417mil,3175mil) on Top Layer And Track (2788.976mil,3207.48mil)(2911.024mil,3207.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C11-2(2886.417mil,3175mil) on Top Layer And Track (2911.024mil,3142.52mil)(2911.024mil,3154.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C11-2(2886.417mil,3175mil) on Top Layer And Track (2911.024mil,3195.669mil)(2911.024mil,3207.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C1-2(2945.591mil,4310mil) on Top Layer And Track (2868.819mil,4286.378mil)(2971.181mil,4286.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C1-2(2945.591mil,4310mil) on Top Layer And Track (2868.819mil,4333.622mil)(2971.181mil,4333.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-2(2945.591mil,4310mil) on Top Layer And Track (2920mil,4286.378mil)(2920mil,4333.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-2(2945.591mil,4310mil) on Top Layer And Track (2971.181mil,4286.378mil)(2971.181mil,4298.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-2(2945.591mil,4310mil) on Top Layer And Track (2971.181mil,4321.811mil)(2971.181mil,4333.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C12-1(2823.819mil,3100mil) on Top Layer And Track (2798.228mil,3076.378mil)(2798.228mil,3088.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C12-1(2823.819mil,3100mil) on Top Layer And Track (2798.228mil,3076.378mil)(2900.59mil,3076.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C12-1(2823.819mil,3100mil) on Top Layer And Track (2798.228mil,3111.811mil)(2798.228mil,3123.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C12-1(2823.819mil,3100mil) on Top Layer And Track (2798.228mil,3123.622mil)(2900.59mil,3123.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C12-1(2823.819mil,3100mil) on Top Layer And Track (2849.409mil,3076.378mil)(2849.409mil,3123.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C12-2(2875mil,3100mil) on Top Layer And Track (2798.228mil,3076.378mil)(2900.59mil,3076.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C12-2(2875mil,3100mil) on Top Layer And Track (2798.228mil,3123.622mil)(2900.59mil,3123.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C12-2(2875mil,3100mil) on Top Layer And Track (2849.409mil,3076.378mil)(2849.409mil,3123.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C12-2(2875mil,3100mil) on Top Layer And Track (2900.59mil,3076.378mil)(2900.59mil,3088.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C12-2(2875mil,3100mil) on Top Layer And Track (2900.59mil,3111.811mil)(2900.59mil,3123.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C13-1(3660mil,3005.669mil) on Top Layer And Track (3574.37mil,2976.142mil)(3610.787mil,2976.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C13-1(3660mil,3005.669mil) on Top Layer And Track (3709.213mil,2976.142mil)(3745.63mil,2976.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C13-2(3660mil,3214.331mil) on Top Layer And Track (3526.142mil,3243.858mil)(3610.787mil,3243.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C13-2(3660mil,3214.331mil) on Top Layer And Track (3709.213mil,3243.858mil)(3793.858mil,3243.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C14-1(3563.583mil,3340mil) on Top Layer And Track (3538.976mil,3307.52mil)(3538.976mil,3319.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C14-1(3563.583mil,3340mil) on Top Layer And Track (3538.976mil,3307.52mil)(3661.024mil,3307.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C14-1(3563.583mil,3340mil) on Top Layer And Track (3538.976mil,3360.669mil)(3538.976mil,3372.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C14-1(3563.583mil,3340mil) on Top Layer And Track (3538.976mil,3372.48mil)(3661.024mil,3372.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C14-2(3636.417mil,3340mil) on Top Layer And Track (3538.976mil,3307.52mil)(3661.024mil,3307.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C14-2(3636.417mil,3340mil) on Top Layer And Track (3538.976mil,3372.48mil)(3661.024mil,3372.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C14-2(3636.417mil,3340mil) on Top Layer And Track (3661.024mil,3307.52mil)(3661.024mil,3319.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C14-2(3636.417mil,3340mil) on Top Layer And Track (3661.024mil,3360.669mil)(3661.024mil,3372.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C15-1(3240mil,2735.591mil) on Top Layer And Track (3216.378mil,2658.819mil)(3216.378mil,2761.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C15-1(3240mil,2735.591mil) on Top Layer And Track (3216.378mil,2710mil)(3263.622mil,2710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C15-1(3240mil,2735.591mil) on Top Layer And Track (3216.378mil,2761.181mil)(3228.189mil,2761.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C15-1(3240mil,2735.591mil) on Top Layer And Track (3251.811mil,2761.181mil)(3263.622mil,2761.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C15-1(3240mil,2735.591mil) on Top Layer And Track (3263.622mil,2658.819mil)(3263.622mil,2761.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C15-2(3240mil,2684.409mil) on Top Layer And Track (3216.378mil,2658.819mil)(3216.378mil,2761.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C15-2(3240mil,2684.409mil) on Top Layer And Track (3216.378mil,2658.819mil)(3228.189mil,2658.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C15-2(3240mil,2684.409mil) on Top Layer And Track (3216.378mil,2710mil)(3263.622mil,2710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C15-2(3240mil,2684.409mil) on Top Layer And Track (3251.811mil,2658.819mil)(3263.622mil,2658.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C15-2(3240mil,2684.409mil) on Top Layer And Track (3263.622mil,2658.819mil)(3263.622mil,2761.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C16-1(3300mil,2735.591mil) on Top Layer And Track (3276.378mil,2658.819mil)(3276.378mil,2761.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C16-1(3300mil,2735.591mil) on Top Layer And Track (3276.378mil,2710mil)(3323.622mil,2710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C16-1(3300mil,2735.591mil) on Top Layer And Track (3276.378mil,2761.181mil)(3288.189mil,2761.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C16-1(3300mil,2735.591mil) on Top Layer And Track (3311.811mil,2761.181mil)(3323.622mil,2761.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C16-1(3300mil,2735.591mil) on Top Layer And Track (3323.622mil,2658.819mil)(3323.622mil,2761.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C16-2(3300mil,2684.409mil) on Top Layer And Track (3276.378mil,2658.819mil)(3276.378mil,2761.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C16-2(3300mil,2684.409mil) on Top Layer And Track (3276.378mil,2658.819mil)(3288.189mil,2658.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C16-2(3300mil,2684.409mil) on Top Layer And Track (3276.378mil,2710mil)(3323.622mil,2710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C16-2(3300mil,2684.409mil) on Top Layer And Track (3311.811mil,2658.819mil)(3323.622mil,2658.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C16-2(3300mil,2684.409mil) on Top Layer And Track (3323.622mil,2658.819mil)(3323.622mil,2761.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C17-1(3285.591mil,2620mil) on Top Layer And Track (3208.819mil,2596.378mil)(3311.181mil,2596.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C17-1(3285.591mil,2620mil) on Top Layer And Track (3208.819mil,2643.622mil)(3311.181mil,2643.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C17-1(3285.591mil,2620mil) on Top Layer And Track (3260mil,2596.378mil)(3260mil,2643.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C17-1(3285.591mil,2620mil) on Top Layer And Track (3311.181mil,2596.378mil)(3311.181mil,2608.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C17-1(3285.591mil,2620mil) on Top Layer And Track (3311.181mil,2631.811mil)(3311.181mil,2643.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C17-2(3234.409mil,2620mil) on Top Layer And Track (3208.819mil,2596.378mil)(3208.819mil,2608.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C17-2(3234.409mil,2620mil) on Top Layer And Track (3208.819mil,2596.378mil)(3311.181mil,2596.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C17-2(3234.409mil,2620mil) on Top Layer And Track (3208.819mil,2631.811mil)(3208.819mil,2643.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C17-2(3234.409mil,2620mil) on Top Layer And Track (3208.819mil,2643.622mil)(3311.181mil,2643.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C17-2(3234.409mil,2620mil) on Top Layer And Track (3260mil,2596.378mil)(3260mil,2643.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C18-1(3520mil,2855.591mil) on Top Layer And Track (3496.378mil,2778.819mil)(3496.378mil,2881.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C18-1(3520mil,2855.591mil) on Top Layer And Track (3496.378mil,2830mil)(3543.622mil,2830mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C18-1(3520mil,2855.591mil) on Top Layer And Track (3496.378mil,2881.181mil)(3508.189mil,2881.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C18-1(3520mil,2855.591mil) on Top Layer And Track (3531.811mil,2881.181mil)(3543.622mil,2881.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C18-1(3520mil,2855.591mil) on Top Layer And Track (3543.622mil,2778.819mil)(3543.622mil,2881.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C18-2(3520mil,2804.409mil) on Top Layer And Track (3496.378mil,2778.819mil)(3496.378mil,2881.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C18-2(3520mil,2804.409mil) on Top Layer And Track (3496.378mil,2778.819mil)(3508.189mil,2778.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C18-2(3520mil,2804.409mil) on Top Layer And Track (3496.378mil,2830mil)(3543.622mil,2830mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C18-2(3520mil,2804.409mil) on Top Layer And Track (3531.811mil,2778.819mil)(3543.622mil,2778.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C18-2(3520mil,2804.409mil) on Top Layer And Track (3543.622mil,2778.819mil)(3543.622mil,2881.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C19-1(3835.591mil,2670mil) on Top Layer And Track (3758.819mil,2646.378mil)(3861.181mil,2646.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C19-1(3835.591mil,2670mil) on Top Layer And Track (3758.819mil,2693.622mil)(3861.181mil,2693.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C19-1(3835.591mil,2670mil) on Top Layer And Track (3810mil,2646.378mil)(3810mil,2693.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C19-1(3835.591mil,2670mil) on Top Layer And Track (3861.181mil,2646.378mil)(3861.181mil,2658.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C19-1(3835.591mil,2670mil) on Top Layer And Track (3861.181mil,2681.811mil)(3861.181mil,2693.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C19-2(3784.409mil,2670mil) on Top Layer And Track (3758.819mil,2646.378mil)(3758.819mil,2658.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C19-2(3784.409mil,2670mil) on Top Layer And Track (3758.819mil,2646.378mil)(3861.181mil,2646.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C19-2(3784.409mil,2670mil) on Top Layer And Track (3758.819mil,2681.811mil)(3758.819mil,2693.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C19-2(3784.409mil,2670mil) on Top Layer And Track (3758.819mil,2693.622mil)(3861.181mil,2693.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C19-2(3784.409mil,2670mil) on Top Layer And Track (3810mil,2646.378mil)(3810mil,2693.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C20-1(3705.591mil,2670mil) on Top Layer And Track (3628.819mil,2646.378mil)(3731.181mil,2646.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C20-1(3705.591mil,2670mil) on Top Layer And Track (3628.819mil,2693.622mil)(3731.181mil,2693.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C20-1(3705.591mil,2670mil) on Top Layer And Track (3680mil,2646.378mil)(3680mil,2693.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C20-1(3705.591mil,2670mil) on Top Layer And Track (3731.181mil,2646.378mil)(3731.181mil,2658.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C20-1(3705.591mil,2670mil) on Top Layer And Track (3731.181mil,2681.811mil)(3731.181mil,2693.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C20-2(3654.409mil,2670mil) on Top Layer And Track (3628.819mil,2646.378mil)(3628.819mil,2658.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C20-2(3654.409mil,2670mil) on Top Layer And Track (3628.819mil,2646.378mil)(3731.181mil,2646.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C20-2(3654.409mil,2670mil) on Top Layer And Track (3628.819mil,2681.811mil)(3628.819mil,2693.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C20-2(3654.409mil,2670mil) on Top Layer And Track (3628.819mil,2693.622mil)(3731.181mil,2693.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C20-2(3654.409mil,2670mil) on Top Layer And Track (3680mil,2646.378mil)(3680mil,2693.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C2-1(2530mil,4114.409mil) on Top Layer And Track (2506.378mil,4088.819mil)(2506.378mil,4191.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-1(2530mil,4114.409mil) on Top Layer And Track (2506.378mil,4088.819mil)(2518.189mil,4088.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-1(2530mil,4114.409mil) on Top Layer And Track (2506.378mil,4140mil)(2553.622mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-1(2530mil,4114.409mil) on Top Layer And Track (2541.811mil,4088.819mil)(2553.622mil,4088.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C2-1(2530mil,4114.409mil) on Top Layer And Track (2553.622mil,4088.819mil)(2553.622mil,4191.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C21-1(3370mil,2455.591mil) on Top Layer And Track (3346.378mil,2378.819mil)(3346.378mil,2481.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C21-1(3370mil,2455.591mil) on Top Layer And Track (3346.378mil,2430mil)(3393.622mil,2430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C21-1(3370mil,2455.591mil) on Top Layer And Track (3346.378mil,2481.181mil)(3358.189mil,2481.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C21-1(3370mil,2455.591mil) on Top Layer And Track (3381.811mil,2481.181mil)(3393.622mil,2481.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C21-1(3370mil,2455.591mil) on Top Layer And Track (3393.622mil,2378.819mil)(3393.622mil,2481.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C21-2(3370mil,2404.409mil) on Top Layer And Track (3346.378mil,2378.819mil)(3346.378mil,2481.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C21-2(3370mil,2404.409mil) on Top Layer And Track (3346.378mil,2378.819mil)(3358.189mil,2378.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C21-2(3370mil,2404.409mil) on Top Layer And Track (3346.378mil,2430mil)(3393.622mil,2430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C21-2(3370mil,2404.409mil) on Top Layer And Track (3381.811mil,2378.819mil)(3393.622mil,2378.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C21-2(3370mil,2404.409mil) on Top Layer And Track (3393.622mil,2378.819mil)(3393.622mil,2481.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C2-2(2530mil,4165.591mil) on Top Layer And Track (2506.378mil,4088.819mil)(2506.378mil,4191.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-2(2530mil,4165.591mil) on Top Layer And Track (2506.378mil,4140mil)(2553.622mil,4140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-2(2530mil,4165.591mil) on Top Layer And Track (2506.378mil,4191.181mil)(2518.189mil,4191.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-2(2530mil,4165.591mil) on Top Layer And Track (2541.811mil,4191.181mil)(2553.622mil,4191.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C2-2(2530mil,4165.591mil) on Top Layer And Track (2553.622mil,4088.819mil)(2553.622mil,4191.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C22-1(3585mil,1990.591mil) on Top Layer And Track (3561.378mil,1913.819mil)(3561.378mil,2016.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C22-1(3585mil,1990.591mil) on Top Layer And Track (3561.378mil,1965mil)(3608.622mil,1965mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C22-1(3585mil,1990.591mil) on Top Layer And Track (3561.378mil,2016.181mil)(3573.189mil,2016.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C22-1(3585mil,1990.591mil) on Top Layer And Track (3596.811mil,2016.181mil)(3608.622mil,2016.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C22-1(3585mil,1990.591mil) on Top Layer And Track (3608.622mil,1913.819mil)(3608.622mil,2016.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C22-2(3585mil,1939.409mil) on Top Layer And Track (3561.378mil,1913.819mil)(3561.378mil,2016.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C22-2(3585mil,1939.409mil) on Top Layer And Track (3561.378mil,1913.819mil)(3573.189mil,1913.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C22-2(3585mil,1939.409mil) on Top Layer And Track (3561.378mil,1965mil)(3608.622mil,1965mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C22-2(3585mil,1939.409mil) on Top Layer And Track (3596.811mil,1913.819mil)(3608.622mil,1913.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C22-2(3585mil,1939.409mil) on Top Layer And Track (3608.622mil,1913.819mil)(3608.622mil,2016.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C23-1(3645mil,1990.591mil) on Top Layer And Track (3621.378mil,1913.819mil)(3621.378mil,2016.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-1(3645mil,1990.591mil) on Top Layer And Track (3621.378mil,1965mil)(3668.622mil,1965mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-1(3645mil,1990.591mil) on Top Layer And Track (3621.378mil,2016.181mil)(3633.189mil,2016.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-1(3645mil,1990.591mil) on Top Layer And Track (3656.811mil,2016.181mil)(3668.622mil,2016.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C23-1(3645mil,1990.591mil) on Top Layer And Track (3668.622mil,1913.819mil)(3668.622mil,2016.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C23-2(3645mil,1939.409mil) on Top Layer And Track (3621.378mil,1913.819mil)(3621.378mil,2016.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-2(3645mil,1939.409mil) on Top Layer And Track (3621.378mil,1913.819mil)(3633.189mil,1913.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-2(3645mil,1939.409mil) on Top Layer And Track (3621.378mil,1965mil)(3668.622mil,1965mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-2(3645mil,1939.409mil) on Top Layer And Track (3656.811mil,1913.819mil)(3668.622mil,1913.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C23-2(3645mil,1939.409mil) on Top Layer And Track (3668.622mil,1913.819mil)(3668.622mil,2016.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C24-1(3390mil,2060mil) on Top Layer And Track (3304.37mil,2089.528mil)(3340.787mil,2089.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C24-1(3390mil,2060mil) on Top Layer And Track (3439.213mil,2089.528mil)(3475.63mil,2089.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C24-2(3390mil,1851.339mil) on Top Layer And Track (3256.142mil,1821.811mil)(3340.787mil,1821.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C24-2(3390mil,1851.339mil) on Top Layer And Track (3439.213mil,1821.811mil)(3523.858mil,1821.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C25-1(3695.591mil,2550mil) on Top Layer And Track (3618.819mil,2526.378mil)(3721.181mil,2526.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C25-1(3695.591mil,2550mil) on Top Layer And Track (3618.819mil,2573.622mil)(3721.181mil,2573.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C25-1(3695.591mil,2550mil) on Top Layer And Track (3670mil,2526.378mil)(3670mil,2573.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C25-1(3695.591mil,2550mil) on Top Layer And Track (3721.181mil,2526.378mil)(3721.181mil,2538.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C25-1(3695.591mil,2550mil) on Top Layer And Track (3721.181mil,2561.811mil)(3721.181mil,2573.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C25-2(3644.409mil,2550mil) on Top Layer And Track (3618.819mil,2526.378mil)(3618.819mil,2538.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C25-2(3644.409mil,2550mil) on Top Layer And Track (3618.819mil,2526.378mil)(3721.181mil,2526.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C25-2(3644.409mil,2550mil) on Top Layer And Track (3618.819mil,2561.811mil)(3618.819mil,2573.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C25-2(3644.409mil,2550mil) on Top Layer And Track (3618.819mil,2573.622mil)(3721.181mil,2573.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C25-2(3644.409mil,2550mil) on Top Layer And Track (3670mil,2526.378mil)(3670mil,2573.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C26-1(3750mil,2554.409mil) on Top Layer And Track (3726.378mil,2528.819mil)(3726.378mil,2631.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C26-1(3750mil,2554.409mil) on Top Layer And Track (3726.378mil,2528.819mil)(3738.189mil,2528.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C26-1(3750mil,2554.409mil) on Top Layer And Track (3726.378mil,2580mil)(3773.622mil,2580mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C26-1(3750mil,2554.409mil) on Top Layer And Track (3761.811mil,2528.819mil)(3773.622mil,2528.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C26-1(3750mil,2554.409mil) on Top Layer And Track (3773.622mil,2528.819mil)(3773.622mil,2631.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C26-2(3750mil,2605.591mil) on Top Layer And Track (3726.378mil,2528.819mil)(3726.378mil,2631.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C26-2(3750mil,2605.591mil) on Top Layer And Track (3726.378mil,2580mil)(3773.622mil,2580mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C26-2(3750mil,2605.591mil) on Top Layer And Track (3726.378mil,2631.181mil)(3738.189mil,2631.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C26-2(3750mil,2605.591mil) on Top Layer And Track (3761.811mil,2631.181mil)(3773.622mil,2631.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C26-2(3750mil,2605.591mil) on Top Layer And Track (3773.622mil,2528.819mil)(3773.622mil,2631.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C27-1(3460mil,2855.591mil) on Top Layer And Track (3436.378mil,2778.819mil)(3436.378mil,2881.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C27-1(3460mil,2855.591mil) on Top Layer And Track (3436.378mil,2830mil)(3483.622mil,2830mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C27-1(3460mil,2855.591mil) on Top Layer And Track (3436.378mil,2881.181mil)(3448.189mil,2881.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C27-1(3460mil,2855.591mil) on Top Layer And Track (3471.811mil,2881.181mil)(3483.622mil,2881.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C27-1(3460mil,2855.591mil) on Top Layer And Track (3483.622mil,2778.819mil)(3483.622mil,2881.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C27-2(3460mil,2804.409mil) on Top Layer And Track (3436.378mil,2778.819mil)(3436.378mil,2881.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C27-2(3460mil,2804.409mil) on Top Layer And Track (3436.378mil,2778.819mil)(3448.189mil,2778.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C27-2(3460mil,2804.409mil) on Top Layer And Track (3436.378mil,2830mil)(3483.622mil,2830mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C27-2(3460mil,2804.409mil) on Top Layer And Track (3471.811mil,2778.819mil)(3483.622mil,2778.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C27-2(3460mil,2804.409mil) on Top Layer And Track (3483.622mil,2778.819mil)(3483.622mil,2881.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C3-1(3490mil,3765.591mil) on Top Layer And Track (3466.378mil,3688.819mil)(3466.378mil,3791.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-1(3490mil,3765.591mil) on Top Layer And Track (3466.378mil,3740mil)(3513.622mil,3740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-1(3490mil,3765.591mil) on Top Layer And Track (3466.378mil,3791.181mil)(3478.189mil,3791.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-1(3490mil,3765.591mil) on Top Layer And Track (3501.811mil,3791.181mil)(3513.622mil,3791.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C3-1(3490mil,3765.591mil) on Top Layer And Track (3513.622mil,3688.819mil)(3513.622mil,3791.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C3-2(3490mil,3714.409mil) on Top Layer And Track (3466.378mil,3688.819mil)(3466.378mil,3791.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-2(3490mil,3714.409mil) on Top Layer And Track (3466.378mil,3688.819mil)(3478.189mil,3688.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-2(3490mil,3714.409mil) on Top Layer And Track (3466.378mil,3740mil)(3513.622mil,3740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-2(3490mil,3714.409mil) on Top Layer And Track (3501.811mil,3688.819mil)(3513.622mil,3688.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C3-2(3490mil,3714.409mil) on Top Layer And Track (3513.622mil,3688.819mil)(3513.622mil,3791.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.662mil < 10mil) Between Pad C3-2(3490mil,3714.409mil) on Top Layer And Track (3516.378mil,3638.819mil)(3516.378mil,3741.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.662mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C4-1(3160mil,4084.409mil) on Top Layer And Track (3136.378mil,4058.819mil)(3136.378mil,4161.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-1(3160mil,4084.409mil) on Top Layer And Track (3136.378mil,4058.819mil)(3148.189mil,4058.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-1(3160mil,4084.409mil) on Top Layer And Track (3136.378mil,4110mil)(3183.622mil,4110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-1(3160mil,4084.409mil) on Top Layer And Track (3171.811mil,4058.819mil)(3183.622mil,4058.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C4-1(3160mil,4084.409mil) on Top Layer And Track (3183.622mil,4058.819mil)(3183.622mil,4161.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C4-2(3160mil,4135.591mil) on Top Layer And Track (3136.378mil,4058.819mil)(3136.378mil,4161.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-2(3160mil,4135.591mil) on Top Layer And Track (3136.378mil,4110mil)(3183.622mil,4110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-2(3160mil,4135.591mil) on Top Layer And Track (3136.378mil,4161.181mil)(3148.189mil,4161.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-2(3160mil,4135.591mil) on Top Layer And Track (3171.811mil,4161.181mil)(3183.622mil,4161.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C4-2(3160mil,4135.591mil) on Top Layer And Track (3183.622mil,4058.819mil)(3183.622mil,4161.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C5-1(3155.591mil,3760mil) on Top Layer And Track (2810mil,3740mil)(3200mil,3740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C5-1(3155.591mil,3760mil) on Top Layer And Track (3078.819mil,3736.378mil)(3181.181mil,3736.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C5-1(3155.591mil,3760mil) on Top Layer And Track (3078.819mil,3783.622mil)(3181.181mil,3783.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-1(3155.591mil,3760mil) on Top Layer And Track (3130mil,3736.378mil)(3130mil,3783.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-1(3155.591mil,3760mil) on Top Layer And Track (3181.181mil,3736.378mil)(3181.181mil,3748.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-1(3155.591mil,3760mil) on Top Layer And Track (3181.181mil,3771.811mil)(3181.181mil,3783.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C5-2(3104.409mil,3760mil) on Top Layer And Track (2810mil,3740mil)(3200mil,3740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-2(3104.409mil,3760mil) on Top Layer And Track (3078.819mil,3736.378mil)(3078.819mil,3748.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C5-2(3104.409mil,3760mil) on Top Layer And Track (3078.819mil,3736.378mil)(3181.181mil,3736.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-2(3104.409mil,3760mil) on Top Layer And Track (3078.819mil,3771.811mil)(3078.819mil,3783.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C5-2(3104.409mil,3760mil) on Top Layer And Track (3078.819mil,3783.622mil)(3181.181mil,3783.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-2(3104.409mil,3760mil) on Top Layer And Track (3130mil,3736.378mil)(3130mil,3783.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C6-1(3570mil,3974.409mil) on Top Layer And Track (3546.378mil,3948.819mil)(3546.378mil,4051.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-1(3570mil,3974.409mil) on Top Layer And Track (3546.378mil,3948.819mil)(3558.189mil,3948.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-1(3570mil,3974.409mil) on Top Layer And Track (3546.378mil,4000mil)(3593.622mil,4000mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-1(3570mil,3974.409mil) on Top Layer And Track (3581.811mil,3948.819mil)(3593.622mil,3948.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C6-1(3570mil,3974.409mil) on Top Layer And Track (3593.622mil,3948.819mil)(3593.622mil,4051.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C6-2(3570mil,4025.591mil) on Top Layer And Track (3546.378mil,3948.819mil)(3546.378mil,4051.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-2(3570mil,4025.591mil) on Top Layer And Track (3546.378mil,4000mil)(3593.622mil,4000mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-2(3570mil,4025.591mil) on Top Layer And Track (3546.378mil,4051.181mil)(3558.189mil,4051.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-2(3570mil,4025.591mil) on Top Layer And Track (3581.811mil,4051.181mil)(3593.622mil,4051.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C6-2(3570mil,4025.591mil) on Top Layer And Track (3593.622mil,3948.819mil)(3593.622mil,4051.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-1(3594.409mil,4090mil) on Top Layer And Track (3568.819mil,4066.378mil)(3568.819mil,4078.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C8-1(3594.409mil,4090mil) on Top Layer And Track (3568.819mil,4066.378mil)(3671.181mil,4066.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-1(3594.409mil,4090mil) on Top Layer And Track (3568.819mil,4101.811mil)(3568.819mil,4113.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C8-1(3594.409mil,4090mil) on Top Layer And Track (3568.819mil,4113.622mil)(3671.181mil,4113.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-1(3594.409mil,4090mil) on Top Layer And Track (3620mil,4066.378mil)(3620mil,4113.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C8-2(3645.591mil,4090mil) on Top Layer And Track (3568.819mil,4066.378mil)(3671.181mil,4066.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C8-2(3645.591mil,4090mil) on Top Layer And Track (3568.819mil,4113.622mil)(3671.181mil,4113.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-2(3645.591mil,4090mil) on Top Layer And Track (3620mil,4066.378mil)(3620mil,4113.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-2(3645.591mil,4090mil) on Top Layer And Track (3671.181mil,4066.378mil)(3671.181mil,4078.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-2(3645.591mil,4090mil) on Top Layer And Track (3671.181mil,4101.811mil)(3671.181mil,4113.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9-1(3594.409mil,4150mil) on Top Layer And Track (3568.819mil,4126.378mil)(3568.819mil,4138.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C9-1(3594.409mil,4150mil) on Top Layer And Track (3568.819mil,4126.378mil)(3671.181mil,4126.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9-1(3594.409mil,4150mil) on Top Layer And Track (3568.819mil,4161.811mil)(3568.819mil,4173.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C9-1(3594.409mil,4150mil) on Top Layer And Track (3568.819mil,4173.622mil)(3671.181mil,4173.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9-1(3594.409mil,4150mil) on Top Layer And Track (3620mil,4126.378mil)(3620mil,4173.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C9-2(3645.591mil,4150mil) on Top Layer And Track (3568.819mil,4126.378mil)(3671.181mil,4126.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C9-2(3645.591mil,4150mil) on Top Layer And Track (3568.819mil,4173.622mil)(3671.181mil,4173.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9-2(3645.591mil,4150mil) on Top Layer And Track (3620mil,4126.378mil)(3620mil,4173.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9-2(3645.591mil,4150mil) on Top Layer And Track (3671.181mil,4126.378mil)(3671.181mil,4138.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9-2(3645.591mil,4150mil) on Top Layer And Track (3671.181mil,4161.811mil)(3671.181mil,4173.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D1-1(3160mil,2766.929mil) on Top Layer And Track (3124.567mil,2755.118mil)(3133.425mil,2755.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D1-1(3160mil,2766.929mil) on Top Layer And Track (3186.575mil,2755.118mil)(3195.433mil,2755.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D1-2(3160mil,2633.071mil) on Top Layer And Track (3124.567mil,2644.882mil)(3133.425mil,2644.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D1-2(3160mil,2633.071mil) on Top Layer And Track (3186.575mil,2644.882mil)(3195.433mil,2644.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L1-1(2985.433mil,3150mil) on Top Layer And Track (2788.976mil,3142.52mil)(2911.024mil,3142.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L1-1(2985.433mil,3150mil) on Top Layer And Track (2788.976mil,3207.48mil)(2911.024mil,3207.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L1-1(2985.433mil,3150mil) on Top Layer And Track (2798.228mil,3076.378mil)(2900.59mil,3076.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L1-1(2985.433mil,3150mil) on Top Layer And Track (2798.228mil,3123.622mil)(2900.59mil,3123.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L1-1(2985.433mil,3150mil) on Top Layer And Track (2900.59mil,3076.378mil)(2900.59mil,3088.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L1-1(2985.433mil,3150mil) on Top Layer And Track (2900.59mil,3111.811mil)(2900.59mil,3123.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L1-1(2985.433mil,3150mil) on Top Layer And Track (2911.024mil,3142.52mil)(2911.024mil,3154.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L1-1(2985.433mil,3150mil) on Top Layer And Track (2911.024mil,3195.669mil)(2911.024mil,3207.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R10-1(3773.622mil,2800mil) on Top Layer And Track (3702.756mil,2776.378mil)(3797.244mil,2776.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R10-1(3773.622mil,2800mil) on Top Layer And Track (3702.756mil,2823.622mil)(3797.244mil,2823.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-1(3773.622mil,2800mil) on Top Layer And Track (3750mil,2776.378mil)(3750mil,2823.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-1(3773.622mil,2800mil) on Top Layer And Track (3797.244mil,2776.378mil)(3797.244mil,2784.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-1(3773.622mil,2800mil) on Top Layer And Track (3797.244mil,2815.748mil)(3797.244mil,2823.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-2(3726.378mil,2800mil) on Top Layer And Track (3702.756mil,2776.378mil)(3702.756mil,2784.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R10-2(3726.378mil,2800mil) on Top Layer And Track (3702.756mil,2776.378mil)(3797.244mil,2776.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-2(3726.378mil,2800mil) on Top Layer And Track (3702.756mil,2815.748mil)(3702.756mil,2823.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R10-2(3726.378mil,2800mil) on Top Layer And Track (3702.756mil,2823.622mil)(3797.244mil,2823.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-2(3726.378mil,2800mil) on Top Layer And Track (3750mil,2776.378mil)(3750mil,2823.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1-1(3640mil,4005.591mil) on Top Layer And Track (3612.441mil,3930mil)(3612.441mil,4030mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1-1(3640mil,4005.591mil) on Top Layer And Track (3612.441mil,3980mil)(3667.559mil,3980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.833mil < 10mil) Between Pad R1-1(3640mil,4005.591mil) on Top Layer And Track (3612.441mil,4030mil)(3620mil,4030mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.833mil < 10mil) Between Pad R1-1(3640mil,4005.591mil) on Top Layer And Track (3660mil,4030mil)(3667.559mil,4030mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1-1(3640mil,4005.591mil) on Top Layer And Track (3667.559mil,3930mil)(3667.559mil,4030mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1-2(3640mil,3954.41mil) on Top Layer And Track (3612.441mil,3930mil)(3612.441mil,4030mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R1-2(3640mil,3954.41mil) on Top Layer And Track (3612.441mil,3930mil)(3620mil,3930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R1-2(3640mil,3954.41mil) on Top Layer And Track (3612.441mil,3980mil)(3667.559mil,3980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R1-2(3640mil,3954.41mil) on Top Layer And Track (3660mil,3930mil)(3667.559mil,3930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1-2(3640mil,3954.41mil) on Top Layer And Track (3667.559mil,3930mil)(3667.559mil,4030mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2-1(3730mil,4055.591mil) on Top Layer And Track (3702.441mil,3980mil)(3702.441mil,4080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2-1(3730mil,4055.591mil) on Top Layer And Track (3702.441mil,4030mil)(3757.559mil,4030mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.833mil < 10mil) Between Pad R2-1(3730mil,4055.591mil) on Top Layer And Track (3702.441mil,4080mil)(3710mil,4080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.833mil < 10mil) Between Pad R2-1(3730mil,4055.591mil) on Top Layer And Track (3750mil,4080mil)(3757.559mil,4080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2-1(3730mil,4055.591mil) on Top Layer And Track (3757.559mil,3980mil)(3757.559mil,4080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2-2(3730mil,4004.41mil) on Top Layer And Track (3702.441mil,3980mil)(3702.441mil,4080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R2-2(3730mil,4004.41mil) on Top Layer And Track (3702.441mil,3980mil)(3710mil,3980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R2-2(3730mil,4004.41mil) on Top Layer And Track (3702.441mil,4030mil)(3757.559mil,4030mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R2-2(3730mil,4004.41mil) on Top Layer And Track (3750mil,3980mil)(3757.559mil,3980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2-2(3730mil,4004.41mil) on Top Layer And Track (3757.559mil,3980mil)(3757.559mil,4080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3-1(3790mil,4055.591mil) on Top Layer And Track (3762.441mil,3980mil)(3762.441mil,4080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3-1(3790mil,4055.591mil) on Top Layer And Track (3762.441mil,4030mil)(3817.559mil,4030mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.833mil < 10mil) Between Pad R3-1(3790mil,4055.591mil) on Top Layer And Track (3762.441mil,4080mil)(3770mil,4080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.833mil < 10mil) Between Pad R3-1(3790mil,4055.591mil) on Top Layer And Track (3810mil,4080mil)(3817.559mil,4080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3-1(3790mil,4055.591mil) on Top Layer And Track (3817.559mil,3980mil)(3817.559mil,4080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3-2(3790mil,4004.41mil) on Top Layer And Track (3762.441mil,3980mil)(3762.441mil,4080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R3-2(3790mil,4004.41mil) on Top Layer And Track (3762.441mil,3980mil)(3770mil,3980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R3-2(3790mil,4004.41mil) on Top Layer And Track (3762.441mil,4030mil)(3817.559mil,4030mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R3-2(3790mil,4004.41mil) on Top Layer And Track (3810mil,3980mil)(3817.559mil,3980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3-2(3790mil,4004.41mil) on Top Layer And Track (3817.559mil,3980mil)(3817.559mil,4080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R4-1(3149.409mil,2450mil) on Top Layer And Track (3125mil,2422.441mil)(3125mil,2430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-1(3149.409mil,2450mil) on Top Layer And Track (3125mil,2422.441mil)(3225mil,2422.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R4-1(3149.409mil,2450mil) on Top Layer And Track (3125mil,2470mil)(3125mil,2477.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-1(3149.409mil,2450mil) on Top Layer And Track (3125mil,2477.559mil)(3225mil,2477.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-1(3149.409mil,2450mil) on Top Layer And Track (3175mil,2422.441mil)(3175mil,2477.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-2(3200.59mil,2450mil) on Top Layer And Track (3125mil,2422.441mil)(3225mil,2422.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-2(3200.59mil,2450mil) on Top Layer And Track (3125mil,2477.559mil)(3225mil,2477.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-2(3200.59mil,2450mil) on Top Layer And Track (3175mil,2422.441mil)(3175mil,2477.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R4-2(3200.59mil,2450mil) on Top Layer And Track (3225mil,2422.441mil)(3225mil,2430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R4-2(3200.59mil,2450mil) on Top Layer And Track (3225mil,2470mil)(3225mil,2477.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R5-1(3258.819mil,2460mil) on Top Layer And Track (3234.409mil,2432.441mil)(3234.409mil,2440mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-1(3258.819mil,2460mil) on Top Layer And Track (3234.409mil,2432.441mil)(3334.409mil,2432.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R5-1(3258.819mil,2460mil) on Top Layer And Track (3234.409mil,2480mil)(3234.409mil,2487.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-1(3258.819mil,2460mil) on Top Layer And Track (3234.409mil,2487.559mil)(3334.409mil,2487.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-1(3258.819mil,2460mil) on Top Layer And Track (3284.409mil,2432.441mil)(3284.409mil,2487.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-2(3310mil,2460mil) on Top Layer And Track (3234.409mil,2432.441mil)(3334.409mil,2432.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-2(3310mil,2460mil) on Top Layer And Track (3234.409mil,2487.559mil)(3334.409mil,2487.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-2(3310mil,2460mil) on Top Layer And Track (3284.409mil,2432.441mil)(3284.409mil,2487.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R5-2(3310mil,2460mil) on Top Layer And Track (3334.409mil,2432.441mil)(3334.409mil,2440mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R5-2(3310mil,2460mil) on Top Layer And Track (3334.409mil,2480mil)(3334.409mil,2487.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-1(3615.591mil,2440mil) on Top Layer And Track (3540mil,2412.441mil)(3640mil,2412.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-1(3615.591mil,2440mil) on Top Layer And Track (3540mil,2467.559mil)(3640mil,2467.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-1(3615.591mil,2440mil) on Top Layer And Track (3590mil,2412.441mil)(3590mil,2467.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.833mil < 10mil) Between Pad R6-1(3615.591mil,2440mil) on Top Layer And Track (3640mil,2412.441mil)(3640mil,2420mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.833mil < 10mil) Between Pad R6-1(3615.591mil,2440mil) on Top Layer And Track (3640mil,2460mil)(3640mil,2467.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R6-2(3564.41mil,2440mil) on Top Layer And Track (3540mil,2412.441mil)(3540mil,2420mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-2(3564.41mil,2440mil) on Top Layer And Track (3540mil,2412.441mil)(3640mil,2412.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R6-2(3564.41mil,2440mil) on Top Layer And Track (3540mil,2460mil)(3540mil,2467.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-2(3564.41mil,2440mil) on Top Layer And Track (3540mil,2467.559mil)(3640mil,2467.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R6-2(3564.41mil,2440mil) on Top Layer And Track (3590mil,2412.441mil)(3590mil,2467.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-1(3675.591mil,2610mil) on Top Layer And Track (3600mil,2582.441mil)(3700mil,2582.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-1(3675.591mil,2610mil) on Top Layer And Track (3600mil,2637.559mil)(3700mil,2637.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-1(3675.591mil,2610mil) on Top Layer And Track (3650mil,2582.441mil)(3650mil,2637.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.833mil < 10mil) Between Pad R7-1(3675.591mil,2610mil) on Top Layer And Track (3700mil,2582.441mil)(3700mil,2590mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.833mil < 10mil) Between Pad R7-1(3675.591mil,2610mil) on Top Layer And Track (3700mil,2630mil)(3700mil,2637.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R7-2(3624.41mil,2610mil) on Top Layer And Track (3600mil,2582.441mil)(3600mil,2590mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-2(3624.41mil,2610mil) on Top Layer And Track (3600mil,2582.441mil)(3700mil,2582.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R7-2(3624.41mil,2610mil) on Top Layer And Track (3600mil,2630mil)(3600mil,2637.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-2(3624.41mil,2610mil) on Top Layer And Track (3600mil,2637.559mil)(3700mil,2637.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R7-2(3624.41mil,2610mil) on Top Layer And Track (3650mil,2582.441mil)(3650mil,2637.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8-3(3530mil,2330mil) on Multi-Layer And Track (3480mil,2360mil)(3800mil,2360mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-1(3723.721mil,2440mil) on Top Layer And Track (3648.13mil,2412.441mil)(3748.13mil,2412.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-1(3723.721mil,2440mil) on Top Layer And Track (3648.13mil,2467.559mil)(3748.13mil,2467.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-1(3723.721mil,2440mil) on Top Layer And Track (3698.13mil,2412.441mil)(3698.13mil,2467.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.833mil < 10mil) Between Pad R9-1(3723.721mil,2440mil) on Top Layer And Track (3748.13mil,2412.441mil)(3748.13mil,2420mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.833mil < 10mil) Between Pad R9-1(3723.721mil,2440mil) on Top Layer And Track (3748.13mil,2460mil)(3748.13mil,2467.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R9-2(3672.54mil,2440mil) on Top Layer And Track (3648.13mil,2412.441mil)(3648.13mil,2420mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-2(3672.54mil,2440mil) on Top Layer And Track (3648.13mil,2412.441mil)(3748.13mil,2412.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R9-2(3672.54mil,2440mil) on Top Layer And Track (3648.13mil,2460mil)(3648.13mil,2467.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-2(3672.54mil,2440mil) on Top Layer And Track (3648.13mil,2467.559mil)(3748.13mil,2467.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R9-2(3672.54mil,2440mil) on Top Layer And Track (3698.13mil,2412.441mil)(3698.13mil,2467.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad S_PAD16-1(3750mil,2080mil) on Top Layer And Track (3656.811mil,2016.181mil)(3668.622mil,2016.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad S_PAD16-1(3750mil,2080mil) on Top Layer And Track (3668.622mil,1913.819mil)(3668.622mil,2016.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.681mil < 10mil) Between Pad U2-10(3491.417mil,3988.898mil) on Top Layer And Track (3546.378mil,3948.819mil)(3546.378mil,4051.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.681mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.681mil < 10mil) Between Pad U2-11(3491.417mil,4008.583mil) on Top Layer And Track (3546.378mil,3948.819mil)(3546.378mil,4051.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.681mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.681mil < 10mil) Between Pad U2-12(3491.417mil,4028.268mil) on Top Layer And Track (3546.378mil,3948.819mil)(3546.378mil,4051.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.681mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.322mil < 10mil) Between Pad U2-37(3221.732mil,3758.583mil) on Top Layer And Track (2810mil,3740mil)(3200mil,3740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.322mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.322mil < 10mil) Between Pad U2-37(3221.732mil,3758.583mil) on Top Layer And Track (3200mil,3550mil)(3200mil,3740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.322mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.681mil < 10mil) Between Pad U2-8(3491.417mil,3949.528mil) on Top Layer And Track (3546.378mil,3948.819mil)(3546.378mil,4051.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.681mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.698mil < 10mil) Between Pad U2-8(3491.417mil,3949.528mil) on Top Layer And Track (3546.378mil,3948.819mil)(3558.189mil,3948.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.698mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.681mil < 10mil) Between Pad U2-9(3491.417mil,3969.213mil) on Top Layer And Track (3546.378mil,3948.819mil)(3546.378mil,4051.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.681mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.187mil < 10mil) Between Pad U3-1(3509.213mil,2746.821mil) on Top Layer And Track (3496.378mil,2778.819mil)(3508.189mil,2778.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.187mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.185mil < 10mil) Between Pad U3-2(3489.528mil,2746.821mil) on Top Layer And Track (3471.811mil,2778.819mil)(3483.622mil,2778.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.185mil < 10mil) Between Pad U3-2(3489.528mil,2746.821mil) on Top Layer And Track (3483.622mil,2778.819mil)(3483.622mil,2881.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.522mil < 10mil) Between Pad U3-2(3489.528mil,2746.821mil) on Top Layer And Track (3496.378mil,2778.819mil)(3496.378mil,2881.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.522mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.522mil < 10mil) Between Pad U3-2(3489.528mil,2746.821mil) on Top Layer And Track (3496.378mil,2778.819mil)(3508.189mil,2778.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.522mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.299mil < 10mil) Between Pad U3-3(3469.843mil,2746.821mil) on Top Layer And Track (3471.811mil,2778.819mil)(3483.622mil,2778.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.299mil < 10mil) Between Pad U3-4(3450.157mil,2746.821mil) on Top Layer And Track (3436.378mil,2778.819mil)(3448.189mil,2778.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.185mil < 10mil) Between Pad U3-5(3430.472mil,2746.821mil) on Top Layer And Track (3436.378mil,2778.819mil)(3436.378mil,2881.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.185mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.185mil < 10mil) Between Pad U3-5(3430.472mil,2746.821mil) on Top Layer And Track (3436.378mil,2778.819mil)(3448.189mil,2778.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.185mil]
Rule Violations :373

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (7.385mil < 10mil) Between Text "DEBUG" (2817mil,3757mil) on Top Overlay And Track (2810mil,3550mil)(2810mil,3740mil) on Top Overlay Silk Text to Silk Clearance [7.385mil]
   Violation between Silk To Silk Clearance Constraint: (6mil < 10mil) Between Text "DEBUG" (2817mil,3757mil) on Top Overlay And Track (2810mil,3740mil)(3200mil,3740mil) on Top Overlay Silk Text to Silk Clearance [6mil]
   Violation between Silk To Silk Clearance Constraint: (8.435mil < 10mil) Between Text "GND" (3783mil,2417mil) on Top Overlay And Track (3648.13mil,2467.559mil)(3748.13mil,2467.559mil) on Top Overlay Silk Text to Silk Clearance [8.435mil]
   Violation between Silk To Silk Clearance Constraint: (8.427mil < 10mil) Between Text "GND" (3783mil,2417mil) on Top Overlay And Track (3748.13mil,2412.441mil)(3748.13mil,2420mil) on Top Overlay Silk Text to Silk Clearance [8.427mil]
   Violation between Silk To Silk Clearance Constraint: (8.424mil < 10mil) Between Text "GND" (3783mil,2417mil) on Top Overlay And Track (3748.13mil,2460mil)(3748.13mil,2467.559mil) on Top Overlay Silk Text to Silk Clearance [8.424mil]
   Violation between Silk To Silk Clearance Constraint: (6mil < 10mil) Between Text "GND" (3783mil,2417mil) on Top Overlay And Track (3800mil,2360mil)(3800mil,2510mil) on Top Overlay Silk Text to Silk Clearance [6mil]
   Violation between Silk To Silk Clearance Constraint: (6.664mil < 10mil) Between Text "HARD ENABLE" (3950mil,2720mil) on Top Overlay And Track (3630mil,2720mil)(3855mil,2720mil) on Top Overlay Silk Text to Silk Clearance [6.664mil]
   Violation between Silk To Silk Clearance Constraint: (5.218mil < 10mil) Between Text "HARD ENABLE" (3950mil,2720mil) on Top Overlay And Track (3855mil,2720mil)(3855mil,2870mil) on Top Overlay Silk Text to Silk Clearance [5.218mil]
   Violation between Silk To Silk Clearance Constraint: (9.221mil < 10mil) Between Text "SET OUTPUT VOLTAGE" (3650mil,2250mil) on Top Overlay And Track (3480mil,2360mil)(3800mil,2360mil) on Top Overlay Silk Text to Silk Clearance [9.221mil]
   Violation between Silk To Silk Clearance Constraint: (8.691mil < 10mil) Between Text "VOUT" (3523mil,2417mil) on Top Overlay And Track (3480mil,2510mil)(3800mil,2510mil) on Top Overlay Silk Text to Silk Clearance [8.691mil]
Rule Violations :10

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 426
Waived Violations : 0
Time Elapsed        : 00:00:00