m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/intelFPGA_lite/17.1/projects/FFTtest/simulation
Ealtera_fft_dual_port_ram
Z1 w1554847882
Z2 DPx12 altera_lnsim 23 altera_lnsim_components 0 22 dfin^_@l97Ngz6cK0kjS62
Z3 DPx9 altera_mf 20 altera_mf_components 0 22 Sn8Ol<dGSW99iM6NfOU>g1
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z6 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/altera_fft_dual_port_ram.vhd
Z7 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/altera_fft_dual_port_ram.vhd
l0
L36
Vj6@H@VIQ1MYbEnh8cjHUz1
!s100 BdH<Ejoz0S=ZH<o>;hXEU3
Z8 OV;C;10.5b;63
32
Z9 !s110 1555456015
!i10b 1
Z10 !s108 1555456014.000000
Z11 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/altera_fft_dual_port_ram.vhd|-work|fft_ii_0|
Z12 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/altera_fft_dual_port_ram.vhd|
!i113 1
Z13 o-work fft_ii_0
Z14 tExplicit 1 CvgOpt 0
Artl
R2
R3
R4
R5
DEx4 work 24 altera_fft_dual_port_ram 0 22 j6@H@VIQ1MYbEnh8cjHUz1
l72
L58
Vn9K@ClSAi9[bC549H;SMK0
!s100 gm8ZEgojZ5`o8H:6`25<N0
R8
32
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Ealtera_fft_dual_port_rom
R1
R2
R3
R4
R5
R0
Z15 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/altera_fft_dual_port_rom.vhd
Z16 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/altera_fft_dual_port_rom.vhd
l0
L23
Vk^iZF[f1FUAA9UfR9z5<l2
!s100 H@bfF4k1@3>K]G7b8V1o31
R8
32
R9
!i10b 1
Z17 !s108 1555456015.000000
Z18 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/altera_fft_dual_port_rom.vhd|-work|fft_ii_0|
Z19 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/altera_fft_dual_port_rom.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
R5
DEx4 work 24 altera_fft_dual_port_rom 0 22 k^iZF[f1FUAA9UfR9z5<l2
l56
L43
V2FN;`zc;d^[Bb9nRPg_X62
!s100 ;GaRoKFCibl2c^@<T9i<e3
R8
32
R9
!i10b 1
R17
R18
R19
!i113 1
R13
R14
Ealtera_fft_mult_add
R1
Z20 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z21 DPx4 ieee 16 std_logic_signed 0 22 C<aanc0R`<LWPSe[JYRP^3
R4
R5
R0
Z22 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/altera_fft_mult_add.vhd
Z23 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/altera_fft_mult_add.vhd
l0
L23
VC`Md>XXgeMW4aFaTY3@jP3
!s100 H3ijk[GZk;X8zc0o_;TmB2
R8
32
R9
!i10b 1
R17
Z24 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/altera_fft_mult_add.vhd|-work|fft_ii_0|
Z25 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/altera_fft_mult_add.vhd|
!i113 1
R13
R14
Artl
R20
R21
R4
R5
DEx4 work 19 altera_fft_mult_add 0 22 C`Md>XXgeMW4aFaTY3@jP3
l90
L42
VD@UQ1he;gmI^[k00IoeLX3
!s100 XM<X`BMJP<j_BQ5P>ITka0
R8
32
R9
!i10b 1
R17
R24
R25
!i113 1
R13
R14
Ealtera_fft_mult_add_new
R1
R2
R20
R21
R4
R5
R0
R22
R23
l0
L140
V4dOdIlfzC=8UYVLURT:_?1
!s100 c]NbY]7F0z4IKmBL3546X3
R8
32
R9
!i10b 1
R17
R24
R25
!i113 1
R13
R14
Artl
R2
R20
R21
R4
R5
DEx4 work 23 altera_fft_mult_add_new 0 22 4dOdIlfzC=8UYVLURT:_?1
l160
L159
Vz:PZI@lPMb9RdzULbE8JS2
!s100 UlgY90<;2FLH1=;EO>Cz?0
R8
32
R9
!i10b 1
R17
R24
R25
!i113 1
R13
R14
Ealtera_fft_mult_add_old
R1
R3
R20
R21
R4
R5
R0
R22
R23
l0
L396
V;KF^jSSGL713`3m]?I6FB0
!s100 aF?UYhC@k_k9hUB@4LdAJ0
R8
32
R9
!i10b 1
R17
R24
R25
!i113 1
R13
R14
Artl
R3
R20
R21
R4
R5
DEx4 work 23 altera_fft_mult_add_old 0 22 ;KF^jSSGL713`3m]?I6FB0
l416
L415
V3U8R]lCIHMTd_S<=R@YUZ0
!s100 `9=3M8iUc?d1YHYUJ4[A:0
R8
32
R9
!i10b 1
R17
R24
R25
!i113 1
R13
R14
Ealtera_fft_single_port_rom
R1
R2
R3
R4
R5
R0
Z26 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/altera_fft_single_port_rom.vhd
Z27 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/altera_fft_single_port_rom.vhd
l0
L23
V57:TM2d^J?@^bI5`Z^=G<3
!s100 G6:9o[WFbD2oWH;=8]nNE0
R8
32
R9
!i10b 1
R17
Z28 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/altera_fft_single_port_rom.vhd|-work|fft_ii_0|
Z29 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/altera_fft_single_port_rom.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
R5
DEx4 work 26 altera_fft_single_port_rom 0 22 57:TM2d^J?@^bI5`Z^=G<3
l53
L40
VgnlhmKRj@ePWT@nf[lala1
!s100 3eQFGiX^SoLO=2e[F@R1U1
R8
32
R9
!i10b 1
R17
R28
R29
!i113 1
R13
R14
Eapn_fft_cmult_cpx
R1
R3
Z30 DPx4 work 8 fft_pack 0 22 8cmehlU<iKfVa62GQ3MT@0
Z31 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
R20
R4
R5
R0
Z32 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/apn_fft_cmult_cpx.vhd
Z33 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/apn_fft_cmult_cpx.vhd
l0
L38
Vb1Fmnjm8fMf`NB3W9b`Ie2
!s100 Kg]P?d<bZ42R^j;AFO5D@0
R8
32
Z34 !s110 1555456017
!i10b 1
Z35 !s108 1555456017.000000
Z36 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/apn_fft_cmult_cpx.vhd|-work|fft_ii_0|
Z37 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/apn_fft_cmult_cpx.vhd|
!i113 1
R13
R14
Amodel
R3
R30
R31
R20
R4
R5
DEx4 work 17 apn_fft_cmult_cpx 0 22 b1Fmnjm8fMf`NB3W9b`Ie2
l70
L58
VmZ<cOlECm`D20Fb1FSOWj1
!s100 F:81:fzHN^QIzEb6EPGVC3
R8
32
R34
!i10b 1
R35
R36
R37
!i113 1
R13
R14
Eapn_fft_cmult_cpx2
R1
R3
R30
R31
R20
R4
R5
R0
Z38 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/apn_fft_cmult_cpx2.vhd
Z39 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/apn_fft_cmult_cpx2.vhd
l0
L38
V;Af6X``6nfM[YGE]fCC=51
!s100 ]AV:G_G7>7RTgN8nmOnYP0
R8
32
R34
!i10b 1
R35
Z40 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/apn_fft_cmult_cpx2.vhd|-work|fft_ii_0|
Z41 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/apn_fft_cmult_cpx2.vhd|
!i113 1
R13
R14
Amodel
R3
R30
R31
R20
R4
R5
DEx4 work 18 apn_fft_cmult_cpx2 0 22 ;Af6X``6nfM[YGE]fCC=51
l69
L57
VI3NdzETE2kESeXlceg<Xn3
!s100 <`leZDnb@NP<@ODVn=Ef73
R8
32
R34
!i10b 1
R35
R40
R41
!i113 1
R13
R14
Eapn_fft_mult_can
R1
Z42 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
R4
R5
R0
Z43 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/apn_fft_mult_can.vhd
Z44 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/apn_fft_mult_can.vhd
l0
L21
V<C`Yo3D1NSm06iW1<1>m13
!s100 lEcolbV>2PX_DQRI[@?C42
R8
32
Z45 !s110 1555456018
!i10b 1
Z46 !s108 1555456018.000000
Z47 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/apn_fft_mult_can.vhd|-work|fft_ii_0|
Z48 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/apn_fft_mult_can.vhd|
!i113 1
R13
R14
Artl
R42
R4
R5
DEx4 work 16 apn_fft_mult_can 0 22 <C`Yo3D1NSm06iW1<1>m13
l57
L39
V;FNa@M7R9knXQ4WB;oRke1
!s100 [O7jgRH:4l_8HkZSQVEIK2
R8
32
R45
!i10b 1
R46
R47
R48
!i113 1
R13
R14
Eapn_fft_mult_cpx
R1
R42
R4
R5
R0
Z49 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/apn_fft_mult_cpx.vhd
Z50 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/apn_fft_mult_cpx.vhd
l0
L21
VGeh@g:m?k@zhm1;::6QV^0
!s100 PekPO659JaXM;L7Z6KC@M3
R8
32
R45
!i10b 1
R46
Z51 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/apn_fft_mult_cpx.vhd|-work|fft_ii_0|
Z52 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/apn_fft_mult_cpx.vhd|
!i113 1
R13
R14
Artl
R42
R4
R5
DEx4 work 16 apn_fft_mult_cpx 0 22 Geh@g:m?k@zhm1;::6QV^0
l50
L39
VgS9^f9COG`EK<5:hgL@Sa2
!s100 74f@jkKkhZ8@nLZ=>Z1LG1
R8
32
R45
!i10b 1
R46
R51
R52
!i113 1
R13
R14
v7F0jL/SJ3tcbOfDFrliwYifk+gBpFvPFIE8DkHVfjig=
Z53 !s110 1555456032
!i10b 0
!s100 ROe`QZ`_O8;YRM=fJ1[]X0
Id84^>o3lC7YQ6?3li:1XV1
Z54 VDg1SIo80bB@j0V0VzS_@n1
!i8a 1450894432
R0
w1555456032
8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/apn_fft_mult_cpx_1825.v
FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/apn_fft_mult_cpx_1825.v
Z55 L0 38
Z56 OV;L;10.5b;63
r1
!s85 0
31
Z57 !s108 1555456032.000000
!s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/apn_fft_mult_cpx_1825.v|
!s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/apn_fft_mult_cpx_1825.v|-work|fft_ii_0|
!i113 1
R13
Z58 tCvgOpt 0
n73d7cc5
Easj_fft_1dp_ram
R1
R3
Z59 DPx3 lpm 14 lpm_components 0 22 LL[@dD@lm0N5G7N5gC9bn1
R30
R20
R31
R4
R5
R0
Z60 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_1dp_ram.vhd
Z61 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_1dp_ram.vhd
l0
L45
V_[TmXC`V_dzVhQ[aU=f_S1
!s100 S`C:DNImQjmZ6dT1A34iW1
R8
32
R45
!i10b 1
R46
Z62 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_1dp_ram.vhd|-work|fft_ii_0|
Z63 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_1dp_ram.vhd|
!i113 1
R13
R14
Asyn
R3
R59
R30
R20
R31
R4
R5
DEx4 work 15 asj_fft_1dp_ram 0 22 _[TmXC`V_dzVhQ[aU=f_S1
l71
L64
V7GaRUd744P:UJNzX7UU2Q3
!s100 CEPg3e2;gQ`b5>TND^Z8f1
R8
32
R45
!i10b 1
R46
R62
R63
!i113 1
R13
R14
Easj_fft_1tdp_rom
R1
R3
R59
R30
R20
R31
R4
R5
R0
Z64 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_1tdp_rom.vhd
Z65 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_1tdp_rom.vhd
l0
L47
Vg3nSjYanXOC^<jGFHnf6d3
!s100 5RR[1aA_`VT=bYoSPiobN2
R8
32
R45
!i10b 1
R46
Z66 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_1tdp_rom.vhd|-work|fft_ii_0|
Z67 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_1tdp_rom.vhd|
!i113 1
R13
R14
Asyn
R3
R59
R30
R20
R31
R4
R5
DEx4 work 16 asj_fft_1tdp_rom 0 22 g3nSjYanXOC^<jGFHnf6d3
l71
L69
Va6ll[VI^ii^k:K:P=cPz:2
!s100 QWHJ5amCk5m0FGDP5Cm[N3
R8
32
R45
!i10b 1
R46
R66
R67
!i113 1
R13
R14
Easj_fft_3dp_rom
R1
R3
R59
R30
R20
R31
R4
R5
R0
Z68 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_3dp_rom.vhd
Z69 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_3dp_rom.vhd
l0
L48
VH[BfL929n^I7nCHJGIWEj0
!s100 NJZB;Z3]GoDRBm7fORh@C1
R8
32
R45
!i10b 1
R46
Z70 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_3dp_rom.vhd|-work|fft_ii_0|
Z71 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_3dp_rom.vhd|
!i113 1
R13
R14
Asyn
R3
R59
R30
R20
R31
R4
R5
DEx4 work 15 asj_fft_3dp_rom 0 22 H[BfL929n^I7nCHJGIWEj0
l75
L73
VDY7D^bUV6T;8i=J?ZTc4m2
!s100 :mE79a9_38cG`XNmB5ANP3
R8
32
R45
!i10b 1
R46
R70
R71
!i113 1
R13
R14
Easj_fft_3pi_mram
R1
R3
R59
R31
R20
R30
R4
R5
R0
Z72 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_3pi_mram.vhd
Z73 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_3pi_mram.vhd
l0
L75
VQPb0SS4^Cz?E<0k_f[YMS3
!s100 J;dbifL4akUIgYk4UE2_J3
R8
32
Z74 !s110 1555456019
!i10b 1
Z75 !s108 1555456019.000000
Z76 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_3pi_mram.vhd|-work|fft_ii_0|
Z77 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_3pi_mram.vhd|
!i113 1
R13
R14
Asyn
R3
R59
R31
R20
R30
R4
R5
DEx4 work 16 asj_fft_3pi_mram 0 22 QPb0SS4^Cz?E<0k_f[YMS3
l158
L100
Vl2R>Ro4cL=8R<SXAd6jl21
!s100 c22UP0>F=1@;3VhOa7Xhh2
R8
32
R74
!i10b 1
R75
R76
R77
!i113 1
R13
R14
Easj_fft_3tdp_rom
R1
R3
R59
R30
R20
R31
R4
R5
R0
Z78 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_3tdp_rom.vhd
Z79 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_3tdp_rom.vhd
l0
L55
VzWd=Z@T;^bJBOD`l_KGRc0
!s100 4Dga_zNgbY[HGJmf<5XGF0
R8
32
R74
!i10b 1
R75
Z80 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_3tdp_rom.vhd|-work|fft_ii_0|
Z81 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_3tdp_rom.vhd|
!i113 1
R13
R14
Asyn
R3
R59
R30
R20
R31
R4
R5
DEx4 work 16 asj_fft_3tdp_rom 0 22 zWd=Z@T;^bJBOD`l_KGRc0
l95
L87
V@RokXg<OY2`1X?HCUn?9Y3
!s100 [:FgeoBUPf>UiGOziT]h@1
R8
32
R74
!i10b 1
R75
R80
R81
!i113 1
R13
R14
Easj_fft_4dp_ram
R1
R3
R59
R30
R20
R31
R4
R5
R0
Z82 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_4dp_ram.vhd
Z83 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_4dp_ram.vhd
l0
L47
V7<DFB>7eX@z7Y1G1Y7?OI2
!s100 FMefJHTCDWSLad;YlGzdB2
R8
32
R74
!i10b 1
R75
Z84 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_4dp_ram.vhd|-work|fft_ii_0|
Z85 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_4dp_ram.vhd|
!i113 1
R13
R14
Asyn
R3
R59
R30
R20
R31
R4
R5
DEx4 work 15 asj_fft_4dp_ram 0 22 7<DFB>7eX@z7Y1G1Y7?OI2
l80
L68
V5Po:7F2_:hRNeEfeo^3U@1
!s100 ^[=FQRD_[ZKROzjC2]niI1
R8
32
R74
!i10b 1
R75
R84
R85
!i113 1
R13
R14
Easj_fft_6tdp_rom
R1
R3
R59
R30
R20
R31
R4
R5
R0
Z86 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_6tdp_rom.vhd
Z87 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_6tdp_rom.vhd
l0
L56
Vz]Z<]=aOmAViZ5;]POzjD2
!s100 Y2NFOIVDDn2Wnmfi^jAZ:1
R8
32
R74
!i10b 1
R75
Z88 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_6tdp_rom.vhd|-work|fft_ii_0|
Z89 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_6tdp_rom.vhd|
!i113 1
R13
R14
Asyn
R3
R59
R30
R20
R31
R4
R5
DEx4 work 16 asj_fft_6tdp_rom 0 22 z]Z<]=aOmAViZ5;]POzjD2
l101
L96
VWOVgYiS>BZ9z[2L9i>P492
!s100 RK54B]AaV2l9N4X71jEO>1
R8
32
R74
!i10b 1
R75
R88
R89
!i113 1
R13
R14
Easj_fft_alt_shift_tdl
R1
R3
R59
R31
R20
R30
R4
R5
R0
Z90 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_alt_shift_tdl.vhd
Z91 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_alt_shift_tdl.vhd
l0
L82
Vn5RG2SO_8^KDOIT^^fB@23
!s100 hU6COj6k<=HjI9[4C^[5F1
R8
32
Z92 !s110 1555456020
!i10b 1
R75
Z93 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_alt_shift_tdl.vhd|-work|fft_ii_0|
Z94 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_alt_shift_tdl.vhd|
!i113 1
R13
R14
Asyn
R3
R59
R31
R20
R30
R4
R5
DEx4 work 21 asj_fft_alt_shift_tdl 0 22 n5RG2SO_8^KDOIT^^fB@23
l124
L100
V3@g[zfbb@lUK>X_Gdc?nh2
!s100 fnIC2e<[>I`T_<nf^IITd3
R8
32
R92
!i10b 1
R75
R93
R94
!i113 1
R13
R14
Easj_fft_bfp_ctrl
R1
R30
R20
R31
R4
R5
R0
Z95 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_ctrl.vhd
Z96 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_ctrl.vhd
l0
L40
VDLmhR?kl[b5HCj>HFak8I0
!s100 MXG^BRXFAERV:RH8a];z33
R8
32
R92
!i10b 1
Z97 !s108 1555456020.000000
Z98 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_ctrl.vhd|-work|fft_ii_0|
Z99 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_ctrl.vhd|
!i113 1
R13
R14
Asyn
R30
R20
R31
R4
R5
DEx4 work 16 asj_fft_bfp_ctrl 0 22 DLmhR?kl[b5HCj>HFak8I0
l116
L62
VlNn><EA50`HNzl:?=QaE@0
!s100 DLB7z_f_PWAzk:YjYHo@82
R8
32
R92
!i10b 1
R97
R98
R99
!i113 1
R13
R14
Easj_fft_bfp_i
R1
R31
R30
R20
R21
R4
R5
R0
Z100 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_i.vhd
Z101 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_i.vhd
l0
L39
V59z[iAkTH13Q9cBjPf<0z3
!s100 GkjUV]eEK>lJ=bP37G<o_2
R8
32
R92
!i10b 1
R97
Z102 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_i.vhd|-work|fft_ii_0|
Z103 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_i.vhd|
!i113 1
R13
R14
Ainput_bfp
R31
R30
R20
R21
R4
R5
DEx4 work 13 asj_fft_bfp_i 0 22 59z[iAkTH13Q9cBjPf<0z3
l125
L70
VX1=mf9cO]KCCMOE2V5>`01
!s100 IGAajG2N;@^@I@[4E^nWg3
R8
32
R92
!i10b 1
R97
R102
R103
!i113 1
R13
R14
Easj_fft_bfp_i_1pt
R1
R31
R30
R20
R21
R4
R5
R0
Z104 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_i_1pt.vhd
Z105 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_i_1pt.vhd
l0
L39
VCTjbALm;2O9Q>4HK>bPl]1
!s100 eAC76RJozS:FLKQH<dd_@0
R8
32
R92
!i10b 1
R97
Z106 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_i_1pt.vhd|-work|fft_ii_0|
Z107 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_i_1pt.vhd|
!i113 1
R13
R14
Ainput_bfp
R31
R30
R20
R21
R4
R5
DEx4 work 17 asj_fft_bfp_i_1pt 0 22 CTjbALm;2O9Q>4HK>bPl]1
l97
L69
VeQZ=CC^NE3dU3STWDfXK30
!s100 0_SJ6AMMKT98ABB13WhW22
R8
32
R92
!i10b 1
R97
R106
R107
!i113 1
R13
R14
Easj_fft_bfp_o
R1
R30
R20
R31
R4
R5
R0
Z108 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_o.vhd
Z109 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_o.vhd
l0
L45
VYAAnEjc7bf8iR7:zPBG>e1
!s100 Z:G>Gl>g6hFS4oJlDegk02
R8
32
R92
!i10b 1
R97
Z110 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_o.vhd|-work|fft_ii_0|
Z111 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_o.vhd|
!i113 1
R13
R14
Aoutput_bfp
R30
R20
R31
R4
R5
DEx4 work 13 asj_fft_bfp_o 0 22 YAAnEjc7bf8iR7:zPBG>e1
l143
L76
VnAI>5Llm1fQ6c>Pz;z]k81
!s100 0BNX>C]bTo7^nE<PH?3GX1
R8
32
R92
!i10b 1
R97
R110
R111
!i113 1
R13
R14
Easj_fft_bfp_o_1pt
R1
R31
R30
R20
R21
R4
R5
R0
Z112 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_o_1pt.vhd
Z113 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_o_1pt.vhd
l0
L35
V[fNLE?:WTAnbZ;jWmOFM@2
!s100 CDnnU<;9dYM3C_>9O6_SQ3
R8
32
Z114 !s110 1555456021
!i10b 1
Z115 !s108 1555456021.000000
Z116 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_o_1pt.vhd|-work|fft_ii_0|
Z117 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_bfp_o_1pt.vhd|
!i113 1
R13
R14
Aoutput_bfp
R31
R30
R20
R21
R4
R5
DEx4 work 17 asj_fft_bfp_o_1pt 0 22 [fNLE?:WTAnbZ;jWmOFM@2
l100
L60
Vo5[zXmgRM`76E3;c6<]P92
!s100 ]NJ1PBD_0DbW:JlWVk44b3
R8
32
R114
!i10b 1
R115
R116
R117
!i113 1
R13
R14
Easj_fft_burst_ctrl
R1
R30
R20
R31
R4
R5
R0
Z118 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_burst_ctrl.vhd
Z119 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_burst_ctrl.vhd
l0
L41
VK[e05H[aQk;AdKQERX]a83
!s100 n201E]1Mo`W3TGDRnn=lz0
R8
32
R114
!i10b 1
R115
Z120 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_burst_ctrl.vhd|-work|fft_ii_0|
Z121 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_burst_ctrl.vhd|
!i113 1
R13
R14
Aburst_sw
R30
R20
R31
R4
R5
DEx4 work 18 asj_fft_burst_ctrl 0 22 K[e05H[aQk;AdKQERX]a83
l96
L92
Vc:?2gijl?=<jLOZLA=oN93
!s100 edzQk^L5SGOdYGmIN4zQa2
R8
32
R114
!i10b 1
R115
R120
R121
!i113 1
R13
R14
Easj_fft_burst_ctrl_de
R1
R30
R20
R31
R4
R5
R0
Z122 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_burst_ctrl_de.vhd
Z123 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_burst_ctrl_de.vhd
l0
L39
V1A8RAn2PonN3Ad?J;Chnk0
!s100 HXCje19Qe6_c?QU?W6b0:3
R8
32
R114
!i10b 1
R115
Z124 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_burst_ctrl_de.vhd|-work|fft_ii_0|
Z125 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_burst_ctrl_de.vhd|
!i113 1
R13
R14
Acnt_sw
R30
R20
R31
R4
R5
DEx4 work 21 asj_fft_burst_ctrl_de 0 22 1A8RAn2PonN3Ad?J;Chnk0
l104
L101
VTECh05[jZD0la4<kH5<W@0
!s100 _<hOBYF[C324i?MQ1mCHk2
R8
32
R114
!i10b 1
R115
R124
R125
!i113 1
R13
R14
Easj_fft_burst_ctrl_qe
R1
R30
R20
R31
R4
R5
R0
Z126 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_burst_ctrl_qe.vhd
Z127 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_burst_ctrl_qe.vhd
l0
L39
VSgNnXZ^4KaGn3Djzbloo<1
!s100 @UjYbGlz>k_m?]JW1E]^z1
R8
32
R114
!i10b 1
R115
Z128 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_burst_ctrl_qe.vhd|-work|fft_ii_0|
Z129 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_burst_ctrl_qe.vhd|
!i113 1
R13
R14
Acnt_sw
R30
R20
R31
R4
R5
DEx4 work 21 asj_fft_burst_ctrl_qe 0 22 SgNnXZ^4KaGn3Djzbloo<1
l133
L126
VkboA^WY[3QDFaAfnO55@]0
!s100 9PIJf2XKD?VakKHA7Cj`C0
R8
32
R114
!i10b 1
R115
R128
R129
!i113 1
R13
R14
Easj_fft_cmult_can
R1
R3
R59
R30
R31
R20
R4
R5
R0
Z130 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cmult_can.vhd
Z131 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cmult_can.vhd
l0
L44
VcQcUbRJfG^fADGJMXZ5FY0
!s100 AmBPC<JfaWhW3;=F0EkjG0
R8
32
R114
!i10b 1
R115
Z132 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cmult_can.vhd|-work|fft_ii_0|
Z133 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cmult_can.vhd|
!i113 1
R13
R14
Amodel
R3
R59
R30
R31
R20
R4
R5
DEx4 work 17 asj_fft_cmult_can 0 22 cQcUbRJfG^fADGJMXZ5FY0
l113
L65
VYD^@C]_BjiC>^?@naMPfc0
!s100 ci]1FO9HSokhCBzC4<iSG1
R8
32
R114
!i10b 1
R115
R132
R133
!i113 1
R13
R14
Easj_fft_cmult_std
R1
R3
R59
R30
R31
R20
R4
R5
R0
Z134 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cmult_std.vhd
Z135 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cmult_std.vhd
l0
L43
V_PO_0Md:3f?f1[PZL^9VF3
!s100 62oXVBY8=8hD8;jUWFVXe3
R8
32
Z136 !s110 1555456022
!i10b 1
Z137 !s108 1555456022.000000
Z138 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cmult_std.vhd|-work|fft_ii_0|
Z139 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cmult_std.vhd|
!i113 1
R13
R14
Amodel
R3
R59
R30
R31
R20
R4
R5
DEx4 work 17 asj_fft_cmult_std 0 22 _PO_0Md:3f?f1[PZL^9VF3
l108
L62
VG1ZZNH>^^zHKK0gfe?hEH2
!s100 iigQ:5Tcm@]<BU?^7?5LV2
R8
32
R136
!i10b 1
R137
R138
R139
!i113 1
R13
R14
Easj_fft_cnt_ctrl
R1
R30
R20
R31
R4
R5
R0
Z140 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cnt_ctrl.vhd
Z141 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cnt_ctrl.vhd
l0
L35
VbYKLl:lXdHRTio6EdV<6Z1
!s100 H1NYcXm3G[J3WXE^>c<1e3
R8
32
R136
!i10b 1
R137
Z142 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cnt_ctrl.vhd|-work|fft_ii_0|
Z143 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cnt_ctrl.vhd|
!i113 1
R13
R14
Acnt_sw
R30
R20
R31
R4
R5
DEx4 work 16 asj_fft_cnt_ctrl 0 22 bYKLl:lXdHRTio6EdV<6Z1
l89
L86
VhlX3BYPT]]>Q0]dUFmRb;1
!s100 M2G?D=>6E<nF9JECQZZl[0
R8
32
R136
!i10b 1
R137
R142
R143
!i113 1
R13
R14
Easj_fft_cnt_ctrl_de
R1
R30
R20
R31
R4
R5
R0
Z144 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cnt_ctrl_de.vhd
Z145 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cnt_ctrl_de.vhd
l0
L36
V4_k=e6T56IIlDNQ]6Z2I`1
!s100 jAMR67S=5[L=QLSk3@Efa2
R8
32
R136
!i10b 1
R137
Z146 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cnt_ctrl_de.vhd|-work|fft_ii_0|
Z147 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cnt_ctrl_de.vhd|
!i113 1
R13
R14
Acnt_sw
R30
R20
R31
R4
R5
DEx4 work 19 asj_fft_cnt_ctrl_de 0 22 4_k=e6T56IIlDNQ]6Z2I`1
l101
L98
VO3bciGcNdEB`>=gK?hgIS2
!s100 37j1<25^>M>Om9fQDZXlN1
R8
32
R136
!i10b 1
R137
R146
R147
!i113 1
R13
R14
Easj_fft_cxb_addr
R1
R30
R31
R20
R4
R5
R0
Z148 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cxb_addr.vhd
Z149 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cxb_addr.vhd
l0
L37
Vd`:5YSiPBRbC^NPPBNi950
!s100 ]EbUbcnAU;8^P]RYMhMb=1
R8
32
R136
!i10b 1
R137
Z150 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cxb_addr.vhd|-work|fft_ii_0|
Z151 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cxb_addr.vhd|
!i113 1
R13
R14
Asyn
R30
R31
R20
R4
R5
DEx4 work 16 asj_fft_cxb_addr 0 22 d`:5YSiPBRbC^NPPBNi950
l78
L60
VZ`cQnMI7f4PO3DDPQH3_J0
!s100 Z9QUE8e_mX_]1=bVd]UJl0
R8
32
R136
!i10b 1
R137
R150
R151
!i113 1
R13
R14
Easj_fft_cxb_data
R1
R30
R31
R20
R4
R5
R0
Z152 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cxb_data.vhd
Z153 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cxb_data.vhd
l0
L44
Vo^>R8N=olek62@W2iXoS41
!s100 9BmcUX1@48i?H^6>5lHz:1
R8
32
R136
!i10b 1
R137
Z154 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cxb_data.vhd|-work|fft_ii_0|
Z155 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cxb_data.vhd|
!i113 1
R13
R14
Asyn
R30
R31
R20
R4
R5
DEx4 work 16 asj_fft_cxb_data 0 22 o^>R8N=olek62@W2iXoS41
l76
L66
Vm=jklg_ORScQVVE7[idl13
!s100 PaA`k;Tc[@he^3E=;QP0T1
R8
32
R136
!i10b 1
R137
R154
R155
!i113 1
R13
R14
Easj_fft_cxb_data_mram
R1
R30
R31
R20
R4
R5
R0
Z156 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cxb_data_mram.vhd
Z157 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cxb_data_mram.vhd
l0
L38
VQ:KUXA0I8l0=FbTK5<ciZ1
!s100 onieUML0dLSFP2D7h6RaJ2
R8
32
Z158 !s110 1555456023
!i10b 1
Z159 !s108 1555456023.000000
Z160 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cxb_data_mram.vhd|-work|fft_ii_0|
Z161 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cxb_data_mram.vhd|
!i113 1
R13
R14
Asyn
R30
R31
R20
R4
R5
DEx4 work 21 asj_fft_cxb_data_mram 0 22 Q:KUXA0I8l0=FbTK5<ciZ1
l77
L67
VODC:VIFD>^m9VIVTYJllQ0
!s100 mMf1VhSVGMGQJA1V^Pa9c0
R8
32
R158
!i10b 1
R159
R160
R161
!i113 1
R13
R14
Easj_fft_cxb_data_r
R1
R30
R31
R20
R4
R5
R0
Z162 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cxb_data_r.vhd
Z163 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cxb_data_r.vhd
l0
L44
V9G_Z7STSK>KEiZBFak:ne2
!s100 88[6[P_CbR`zR@k=Hil[O3
R8
32
R158
!i10b 1
R159
Z164 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cxb_data_r.vhd|-work|fft_ii_0|
Z165 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_cxb_data_r.vhd|
!i113 1
R13
R14
Asyn
R30
R31
R20
R4
R5
DEx4 work 18 asj_fft_cxb_data_r 0 22 9G_Z7STSK>KEiZBFak:ne2
l76
L66
VbNgo8HA`49[0X2:k`z<nC2
!s100 nb5D1G]on99GLdlEfOWH93
R8
32
R158
!i10b 1
R159
R164
R165
!i113 1
R13
R14
Easj_fft_data_ram
R1
R3
R59
R31
R20
R30
R4
R5
R0
Z166 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_data_ram.vhd
Z167 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_data_ram.vhd
l0
L40
VgmkWQ2o@[UQJYCcRn7PFX2
!s100 I^eDnMIjK1^JHPT3D59oY1
R8
32
R158
!i10b 1
R159
Z168 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_data_ram.vhd|-work|fft_ii_0|
Z169 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_data_ram.vhd|
!i113 1
R13
R14
Asyn
R3
R59
R31
R20
R30
R4
R5
DEx4 work 16 asj_fft_data_ram 0 22 gmkWQ2o@[UQJYCcRn7PFX2
l88
L61
VP?fVTF:_5oh7SoZ7]UKK@3
!s100 BQj[TVeh1koVS^oaFWONX1
R8
32
R158
!i10b 1
R159
R168
R169
!i113 1
R13
R14
Easj_fft_data_ram_dp
R1
R3
R59
R31
R20
R30
R4
R5
R0
Z170 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_data_ram_dp.vhd
Z171 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_data_ram_dp.vhd
l0
L40
VBVl_eN8iDYBL2mPOUb];13
!s100 :TB8`[7Z<`32T`F4fQdU^0
R8
32
Z172 !s110 1555456024
!i10b 1
R159
Z173 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_data_ram_dp.vhd|-work|fft_ii_0|
Z174 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_data_ram_dp.vhd|
!i113 1
R13
R14
Asyn
R3
R59
R31
R20
R30
R4
R5
DEx4 work 19 asj_fft_data_ram_dp 0 22 BVl_eN8iDYBL2mPOUb];13
l112
L63
VKQIbc:S9a9KI8nHm>8dzT3
!s100 @8Dhao@;9NCl0^j?09F<B3
R8
32
R172
!i10b 1
R159
R173
R174
!i113 1
R13
R14
Easj_fft_dataadgen
R1
R30
R20
R31
R4
R5
R0
Z175 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_dataadgen.vhd
Z176 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_dataadgen.vhd
l0
L38
VUi=PTIlU<]a8HbJnZ?Ie=0
!s100 Ug8k9CU[2L5>d5NMAO_Qi3
R8
32
R158
!i10b 1
R159
Z177 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_dataadgen.vhd|-work|fft_ii_0|
Z178 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_dataadgen.vhd|
!i113 1
R13
R14
Agen_all
R30
R20
R31
R4
R5
DEx4 work 17 asj_fft_dataadgen 0 22 Ui=PTIlU<]a8HbJnZ?Ie=0
l66
L60
V7Kf?TLSJ?1o7J8S^ZM`Cn1
!s100 9:OWM<]]1<UkGAehf<[=Z3
R8
32
R158
!i10b 1
R159
R177
R178
!i113 1
R13
R14
Easj_fft_dft_bfp
R1
R3
R59
R31
R30
R20
R21
R4
R5
R0
Z179 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_dft_bfp.vhd
Z180 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_dft_bfp.vhd
l0
L42
V`6:]QlcMO`UiLWVh[aQfM3
!s100 J=UEPN]iZ]`kRA1G5K2gV2
R8
32
R172
!i10b 1
Z181 !s108 1555456024.000000
Z182 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_dft_bfp.vhd|-work|fft_ii_0|
Z183 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_dft_bfp.vhd|
!i113 1
R13
R14
Adft_r4
R3
R59
R31
R30
R20
R21
R4
R5
DEx4 work 15 asj_fft_dft_bfp 0 22 `6:]QlcMO`UiLWVh[aQfM3
l212
L95
VkKzTYlehNNBW2IB5aO=mU3
!s100 2T>m5=^BAVzdOK=k[Zb`>2
R8
32
R172
!i10b 1
R181
R182
R183
!i113 1
R13
R14
Easj_fft_dft_bfp_sgl
R1
R3
R59
R31
R30
R20
R21
R4
R5
R0
Z184 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_dft_bfp_sgl.vhd
Z185 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_dft_bfp_sgl.vhd
l0
L42
V@:5ODIZA96d3mLkV2@^Oo1
!s100 RRkR9;IEeOlYehI3]_`2M1
R8
32
R172
!i10b 1
R181
Z186 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_dft_bfp_sgl.vhd|-work|fft_ii_0|
Z187 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_dft_bfp_sgl.vhd|
!i113 1
R13
R14
Adft_r4
R3
R59
R31
R30
R20
R21
R4
R5
DEx4 work 19 asj_fft_dft_bfp_sgl 0 22 @:5ODIZA96d3mLkV2@^Oo1
l255
L80
V6jM;mSe9kllVdAPCV__>40
!s100 P8WaoQRKAhoMNg[;4;L7]0
R8
32
R172
!i10b 1
R181
R186
R187
!i113 1
R13
R14
Easj_fft_dp_mram
R1
R3
R59
R31
R20
R30
R4
R5
R0
Z188 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_dp_mram.vhd
Z189 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_dp_mram.vhd
l0
L73
VceGZQ[5<dY?AKk7GWgd^f0
!s100 ^B`6KnJhDLINDo36m78Pg0
R8
32
R172
!i10b 1
R181
Z190 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_dp_mram.vhd|-work|fft_ii_0|
Z191 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_dp_mram.vhd|
!i113 1
R13
R14
Asyn
R3
R59
R31
R20
R30
R4
R5
DEx4 work 15 asj_fft_dp_mram 0 22 ceGZQ[5<dY?AKk7GWgd^f0
l131
L92
VmjSFPJk0Xc:eP<TdTMhOc0
!s100 YQSQ4nAKdfeiEkmH>37<T3
R8
32
R172
!i10b 1
R181
R190
R191
!i113 1
R13
R14
Easj_fft_dpi_mram
R1
R3
R59
R31
R20
R30
R4
R5
R0
Z192 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_dpi_mram.vhd
Z193 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_dpi_mram.vhd
l0
L76
V@M_`GdTDl`@?:JLRO^]B81
!s100 ooTiZK]TFWTV2gohaHLGd1
R8
32
R172
!i10b 1
R181
Z194 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_dpi_mram.vhd|-work|fft_ii_0|
Z195 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_dpi_mram.vhd|
!i113 1
R13
R14
Asyn
R3
R59
R31
R20
R30
R4
R5
DEx4 work 16 asj_fft_dpi_mram 0 22 @M_`GdTDl`@?:JLRO^]B81
l160
L98
V?k`9[Im[fC[cafOG>YNEM1
!s100 _OeS_n[3ff5A@Xdk1k;gS3
R8
32
R172
!i10b 1
R181
R194
R195
!i113 1
R13
R14
Easj_fft_dualstream
R1
Z196 DPx4 work 18 auk_dspip_math_pkg 0 22 n?1X_^XLl;O4a:8M64kRS0
Z197 DPx4 work 17 auk_dspip_lib_pkg 0 22 [Lag;Z:I^H?=5^_LMn`Zl2
R30
R42
R20
R31
R4
R5
R0
Z198 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_dualstream.vhd
Z199 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_dualstream.vhd
l0
L40
V2KRYQIKVC_QN[X2fGY=DH3
!s100 6<]H0jW7[WNngKbWe1nPC3
R8
32
Z200 !s110 1555456025
!i10b 1
R181
Z201 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_dualstream.vhd|-work|fft_ii_0|
Z202 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_dualstream.vhd|
!i113 1
R13
R14
Atransform
R196
R197
R30
R42
R20
R31
R4
R5
DEx4 work 18 asj_fft_dualstream 0 22 2KRYQIKVC_QN[X2fGY=DH3
l529
L88
V6iN2fn;fMCSenHjPH9CzC2
!s100 jZ=H0K`_>hM=WRQRC9`CH3
R8
32
R200
!i10b 1
R181
R201
R202
!i113 1
R13
R14
Easj_fft_in_write_sgl
R1
R31
R30
R20
R21
R4
R5
R0
Z203 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_in_write_sgl.vhd
Z204 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_in_write_sgl.vhd
l0
L35
V8U?`:nbFoMWWOcdI21z9k0
!s100 >DV<V8:jlmf@]0f5d2n]52
R8
32
R200
!i10b 1
Z205 !s108 1555456025.000000
Z206 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_in_write_sgl.vhd|-work|fft_ii_0|
Z207 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_in_write_sgl.vhd|
!i113 1
R13
R14
Awriter
R31
R30
R20
R21
R4
R5
DEx4 work 20 asj_fft_in_write_sgl 0 22 8U?`:nbFoMWWOcdI21z9k0
l117
L66
VR>DfoUMX7U?UnIfifFS;61
!s100 bneePTh<lfR;GR`^nEPho3
R8
32
R200
!i10b 1
R205
R206
R207
!i113 1
R13
R14
Easj_fft_lcm_mult
R1
R3
R59
R31
R30
R20
R21
R4
R5
R0
Z208 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lcm_mult.vhd
Z209 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lcm_mult.vhd
l0
L43
VS6TY5cMO`^Jk34`Q8_B@A2
!s100 FCo0LzEgC`di7c?04e35G0
R8
32
R200
!i10b 1
R205
Z210 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lcm_mult.vhd|-work|fft_ii_0|
Z211 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lcm_mult.vhd|
!i113 1
R13
R14
Amult
R3
R59
R31
R30
R20
R21
R4
R5
DEx4 work 16 asj_fft_lcm_mult 0 22 S6TY5cMO`^Jk34`Q8_B@A2
l135
L62
VM;EoJiOL;S9k7TR6QCHlm2
!s100 2ZW1zz^GN8lLVhWgPbTWI3
R8
32
R200
!i10b 1
R205
R210
R211
!i113 1
R13
R14
Easj_fft_lcm_mult_2m
R1
R3
R59
R31
R30
R20
R21
R4
R5
R0
Z212 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lcm_mult_2m.vhd
Z213 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lcm_mult_2m.vhd
l0
L45
V_Gf@^I6L=^`5WV4BMcX;72
!s100 _a4cA=A@<=hUeVMd_AKcc0
R8
32
R200
!i10b 1
R205
Z214 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lcm_mult_2m.vhd|-work|fft_ii_0|
Z215 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lcm_mult_2m.vhd|
!i113 1
R13
R14
Amult
R3
R59
R31
R30
R20
R21
R4
R5
DEx4 work 19 asj_fft_lcm_mult_2m 0 22 _Gf@^I6L=^`5WV4BMcX;72
l121
L64
VE1[=R@;dB3FGLccdDze490
!s100 K;VCo_UM9z>EIIVjh>Kom3
R8
32
R200
!i10b 1
R205
R214
R215
!i113 1
R13
R14
Easj_fft_lpp
R1
R31
R30
R20
R21
R4
R5
R0
Z216 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lpp.vhd
Z217 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lpp.vhd
l0
L36
Vj6FEz?U`3PjSz>3?zIAhe3
!s100 1]niQl[DHBCb20jN]WePk3
R8
32
R200
!i10b 1
R205
Z218 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lpp.vhd|-work|fft_ii_0|
Z219 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lpp.vhd|
!i113 1
R13
R14
Adft
R31
R30
R20
R21
R4
R5
DEx4 work 11 asj_fft_lpp 0 22 j6FEz?U`3PjSz>3?zIAhe3
l107
L67
VAiT[m4ELmI12DaVLOkRN[3
!s100 ^QDhk_i9Z[DZ_TSd?EQiM1
R8
32
R200
!i10b 1
R205
R218
R219
!i113 1
R13
R14
Easj_fft_lpp_serial
R1
R31
R30
R20
R21
R4
R5
R0
Z220 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lpp_serial.vhd
Z221 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lpp_serial.vhd
l0
L37
V0@l9?moTVMBHHiZkXn`RC2
!s100 B=?D5FRCcNz@?8kU_0B^c0
R8
32
Z222 !s110 1555456026
!i10b 1
Z223 !s108 1555456026.000000
Z224 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lpp_serial.vhd|-work|fft_ii_0|
Z225 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lpp_serial.vhd|
!i113 1
R13
R14
Alp
R31
R30
R20
R21
R4
R5
DEx4 work 18 asj_fft_lpp_serial 0 22 0@l9?moTVMBHHiZkXn`RC2
l152
L65
VO]g431<jB_L7n6ON<>f`93
!s100 zfJ5C>M7bO:f:Z4;gY;^D2
R8
32
R222
!i10b 1
R223
R224
R225
!i113 1
R13
R14
Easj_fft_lpp_serial_r2
R1
R31
R30
R20
R21
R4
R5
R0
Z226 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lpp_serial_r2.vhd
Z227 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lpp_serial_r2.vhd
l0
L39
V]7jB]aeP6L3nJ:6GOF^ZL0
!s100 ]I@TX`5aaLZDcLG`X=:OZ2
R8
32
R222
!i10b 1
R223
Z228 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lpp_serial_r2.vhd|-work|fft_ii_0|
Z229 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lpp_serial_r2.vhd|
!i113 1
R13
R14
Alp
R31
R30
R20
R21
R4
R5
DEx4 work 21 asj_fft_lpp_serial_r2 0 22 ]7jB]aeP6L3nJ:6GOF^ZL0
l119
L63
VBeB?@Q1Ok0Qa6aRXKf`BK1
!s100 W`ZGz@QXFTjPFlmBliI[d0
R8
32
R222
!i10b 1
R223
R228
R229
!i113 1
R13
R14
Easj_fft_lpprdadgen
R1
R30
R20
R31
R4
R5
R0
Z230 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lpprdadgen.vhd
Z231 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lpprdadgen.vhd
l0
L37
VATinm^WWTS<J=2AmN4HCZ1
!s100 Em:j@MALK3J`?G6UC5JZW2
R8
32
R222
!i10b 1
R223
Z232 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lpprdadgen.vhd|-work|fft_ii_0|
Z233 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lpprdadgen.vhd|
!i113 1
R13
R14
Agen_all
R30
R20
R31
R4
R5
DEx4 work 18 asj_fft_lpprdadgen 0 22 ATinm^WWTS<J=2AmN4HCZ1
l85
L63
VQR5_?CFhP61[Y9bbELJ3>3
!s100 =DP>4ohjH:9497I]iVV052
R8
32
R222
!i10b 1
R223
R232
R233
!i113 1
R13
R14
Easj_fft_lpprdadr2gen
R1
R30
R20
R31
R4
R5
R0
Z234 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lpprdadr2gen.vhd
Z235 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lpprdadr2gen.vhd
l0
L37
V2b2IONaK[;BJFJJT9O6hB2
!s100 5[laMM4E_RY:E6;3<;BSS0
R8
32
R222
!i10b 1
R223
Z236 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lpprdadr2gen.vhd|-work|fft_ii_0|
Z237 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_lpprdadr2gen.vhd|
!i113 1
R13
R14
Agen_all
R30
R20
R31
R4
R5
DEx4 work 20 asj_fft_lpprdadr2gen 0 22 2b2IONaK[;BJFJJT9O6hB2
l80
L63
VLU0V;CVRURZ2EQMJ88N=c2
!s100 UZaCNnIgY74@EDi=^kD7C1
R8
32
R222
!i10b 1
R223
R236
R237
!i113 1
R13
R14
Easj_fft_m_k_counter
Z238 w1554847883
R30
R20
R31
R4
R5
R0
Z239 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_m_k_counter.vhd
Z240 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_m_k_counter.vhd
l0
L35
VfSch35c3e@i?UREY`VlES3
!s100 Ym?GN?[U;c^><Q5E9Kf@_3
R8
32
Z241 !s110 1555456027
!i10b 1
Z242 !s108 1555456027.000000
Z243 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_m_k_counter.vhd|-work|fft_ii_0|
Z244 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_m_k_counter.vhd|
!i113 1
R13
R14
Agen_all
R30
R20
R31
R4
R5
DEx4 work 19 asj_fft_m_k_counter 0 22 fSch35c3e@i?UREY`VlES3
l89
L59
V6;CJ^lELCbX8_hz6Q>[jc3
!s100 mc4LmeJVmTY^SWd[Iz1XE1
R8
32
R241
!i10b 1
R242
R243
R244
!i113 1
R13
R14
Easj_fft_mult_add
R238
R3
R59
R30
R20
R31
R4
R5
R0
Z245 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_mult_add.vhd
Z246 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_mult_add.vhd
l0
L77
VKQJKCZ?UGB_l75^SaiVSX2
!s100 6DBz[P1ELZN_W2e<]Joi]1
R8
32
R222
!i10b 1
R223
Z247 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_mult_add.vhd|-work|fft_ii_0|
Z248 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_mult_add.vhd|
!i113 1
R13
R14
Asyn
R3
R59
R30
R20
R31
R4
R5
DEx4 work 16 asj_fft_mult_add 0 22 KQJKCZ?UGB_l75^SaiVSX2
l130
L97
V2Z35bC;XI6:B;mj>OcHn?3
!s100 RQDOSgnLJB@?`d5f:RZMb1
R8
32
R222
!i10b 1
R223
R247
R248
!i113 1
R13
R14
Easj_fft_pround
R238
R3
R59
R30
R20
R31
R4
R5
R0
Z249 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_pround.vhd
Z250 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_pround.vhd
l0
L42
Vac:z:AANOV?4@njlzFdT<3
!s100 mf==S>JTfgX^R3h9EHVBB0
R8
32
R241
!i10b 1
R242
Z251 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_pround.vhd|-work|fft_ii_0|
Z252 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_pround.vhd|
!i113 1
R13
R14
Aaroundpipe_synth
R3
R59
R30
R20
R31
R4
R5
DEx4 work 14 asj_fft_pround 0 22 ac:z:AANOV?4@njlzFdT<3
l70
L57
VQV:fJ[^bAK[nL^mN4K>UT1
!s100 Kb:KoKJlZPD7C8Q[2YeHQ2
R8
32
R241
!i10b 1
R242
R251
R252
!i113 1
R13
R14
Easj_fft_sglstream
R238
R196
R197
R30
R42
R20
R31
R4
R5
R0
Z253 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_sglstream.vhd
Z254 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_sglstream.vhd
l0
L42
Vj6zc2MUbMmVQ?PVPGmem92
!s100 RID6F5iaSHVJJca[2CHVm3
R8
32
R241
!i10b 1
R242
Z255 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_sglstream.vhd|-work|fft_ii_0|
Z256 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_sglstream.vhd|
!i113 1
R13
R14
Atransform
R196
R197
R30
R42
R20
R31
R4
R5
DEx4 work 17 asj_fft_sglstream 0 22 j6zc2MUbMmVQ?PVPGmem92
l460
L90
VFU9Yz^XW@c;^[@MUo::CO2
!s100 ;OKP4`:?W0^Kz>HCh5H410
R8
32
R241
!i10b 1
R242
R255
R256
!i113 1
R13
R14
Easj_fft_si_de_so_b
R238
R196
R197
R30
R42
R20
R31
R4
R5
R0
Z257 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_de_so_b.vhd
Z258 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_de_so_b.vhd
l0
L41
Vdd@TQ6KIUemhgHRPV`oKj0
!s100 N88fh906fJSFXU?8?ZR<S0
R8
32
R241
!i10b 1
R242
Z259 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_de_so_b.vhd|-work|fft_ii_0|
Z260 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_de_so_b.vhd|
!i113 1
R13
R14
Atransform
R196
R197
R30
R42
R20
R31
R4
R5
DEx4 work 18 asj_fft_si_de_so_b 0 22 dd@TQ6KIUemhgHRPV`oKj0
l406
L89
V_=G1eWJVZ_BWe5f=a>;S=2
!s100 WKOzR]3;99c=Y:n6N2eFk2
R8
32
R241
!i10b 1
R242
R259
R260
!i113 1
R13
R14
Easj_fft_si_de_so_bb
R238
R196
R197
R30
R42
R20
R31
R4
R5
R0
Z261 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_de_so_bb.vhd
Z262 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_de_so_bb.vhd
l0
L42
V0OnzPC6ZQSETWJBc]hZWA1
!s100 Y@fFCn^m_K67NmmWdf[ni2
R8
32
R241
!i10b 1
R242
Z263 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_de_so_bb.vhd|-work|fft_ii_0|
Z264 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_de_so_bb.vhd|
!i113 1
R13
R14
Atransform
R196
R197
R30
R42
R20
R31
R4
R5
DEx4 work 19 asj_fft_si_de_so_bb 0 22 0OnzPC6ZQSETWJBc]hZWA1
l553
L90
VZ1<e59kjENH1LoFOYIcWh2
!s100 no_Ik6?<[5[20e[l[gWNh2
R8
32
R241
!i10b 1
R242
R263
R264
!i113 1
R13
R14
Easj_fft_si_qe_so_b
R238
R196
R197
R30
R42
R20
R31
R4
R5
R0
Z265 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_qe_so_b.vhd
Z266 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_qe_so_b.vhd
l0
L39
VRRh`jOS5FC=U[S11U;kd31
!s100 dz?<0SXAT@Z`>l@fkaWJY0
R8
32
Z267 !s110 1555456028
!i10b 1
Z268 !s108 1555456028.000000
Z269 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_qe_so_b.vhd|-work|fft_ii_0|
Z270 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_qe_so_b.vhd|
!i113 1
R13
R14
Atransform
R196
R197
R30
R42
R20
R31
R4
R5
DEx4 work 18 asj_fft_si_qe_so_b 0 22 RRh`jOS5FC=U[S11U;kd31
l599
L96
VkgC:COegS8d<SDUbTO9ZB3
!s100 5H6zo^?LHYnGYMRfI:WHo1
R8
32
R267
!i10b 1
R268
R269
R270
!i113 1
R13
R14
Easj_fft_si_qe_so_bb
R238
R196
R197
R30
R42
R20
R31
R4
R5
R0
Z271 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_qe_so_bb.vhd
Z272 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_qe_so_bb.vhd
l0
L40
VWNW<[Femo30l_jD9<^VB62
!s100 T:N<WUQjE]N5nELm?BI0>1
R8
32
R267
!i10b 1
R268
Z273 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_qe_so_bb.vhd|-work|fft_ii_0|
Z274 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_qe_so_bb.vhd|
!i113 1
R13
R14
Atransform
R196
R197
R30
R42
R20
R31
R4
R5
DEx4 work 19 asj_fft_si_qe_so_bb 0 22 WNW<[Femo30l_jD9<^VB62
l595
L97
V1`Sn97m>?Q8=GLWKG:GeQ0
!s100 fE;?;Bj^IoA_c9hT=RmD_3
R8
32
R267
!i10b 1
R268
R273
R274
!i113 1
R13
R14
Easj_fft_si_se_so_b
R238
R196
R197
R30
R42
R20
R31
R4
R5
R0
Z275 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_se_so_b.vhd
Z276 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_se_so_b.vhd
l0
L37
VFjEfA7h:TVaYL;G`znL`80
!s100 4^QQKOh6:jnC_gO017ED23
R8
32
R267
!i10b 1
R268
Z277 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_se_so_b.vhd|-work|fft_ii_0|
Z278 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_se_so_b.vhd|
!i113 1
R13
R14
Atransform
R196
R197
R30
R42
R20
R31
R4
R5
DEx4 work 18 asj_fft_si_se_so_b 0 22 FjEfA7h:TVaYL;G`znL`80
l479
L85
V>Zd^chYb^cZzT;R3_XGf;0
!s100 Bc:eIRHZi3l9iee8dYJS@3
R8
32
R267
!i10b 1
R268
R277
R278
!i113 1
R13
R14
Easj_fft_si_se_so_bb
R238
R196
R197
R30
R42
R20
R31
R4
R5
R0
Z279 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_se_so_bb.vhd
Z280 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_se_so_bb.vhd
l0
L40
V=R:JbOz;e:K9<0GzY@@110
!s100 ^]X8WH6S?T0`O0]D<YEd;2
R8
32
R267
!i10b 1
R268
Z281 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_se_so_bb.vhd|-work|fft_ii_0|
Z282 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_se_so_bb.vhd|
!i113 1
R13
R14
Atransform
R196
R197
R30
R42
R20
R31
R4
R5
DEx4 work 19 asj_fft_si_se_so_bb 0 22 =R:JbOz;e:K9<0GzY@@110
l484
L88
V_J8Il>EIJKUeF>_Z<V4HY2
!s100 1@iB@3lKgQ0GX5zj8;V272
R8
32
R267
!i10b 1
R268
R281
R282
!i113 1
R13
R14
Easj_fft_si_sose_so_b
R238
R196
R197
R30
R42
R20
R31
R4
R5
R0
Z283 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_sose_so_b.vhd
Z284 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_sose_so_b.vhd
l0
L37
VJle]8gzig2<hl775QI1>I3
!s100 V`5NJOZZQdkJjSSDc^J<N3
R8
32
R267
!i10b 1
R268
Z285 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_sose_so_b.vhd|-work|fft_ii_0|
Z286 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_si_sose_so_b.vhd|
!i113 1
R13
R14
Atransform
R196
R197
R30
R42
R20
R31
R4
R5
DEx4 work 20 asj_fft_si_sose_so_b 0 22 Jle]8gzig2<hl775QI1>I3
l549
L85
VA0LR5XO=z_HVzTF:]o6jc1
!s100 P9=<znJjY8aoGHiJ>HNbD3
R8
32
R267
!i10b 1
R268
R285
R286
!i113 1
R13
R14
Easj_fft_tdl
R238
R3
R59
R30
R31
R20
R4
R5
R0
Z287 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_tdl.vhd
Z288 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_tdl.vhd
l0
L42
VnC9MfefeQQD5^PWE7dNih2
!s100 47l0dn8[P9hmTPdG?zBGm2
R8
32
Z289 !s110 1555456029
!i10b 1
Z290 !s108 1555456029.000000
Z291 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_tdl.vhd|-work|fft_ii_0|
Z292 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_tdl.vhd|
!i113 1
R13
R14
Asyn
R3
R59
R30
R31
R20
R4
R5
DEx4 work 11 asj_fft_tdl 0 22 nC9MfefeQQD5^PWE7dNih2
l66
L58
V3lcIY9KzfACczc]BH6Dmd2
!s100 @GNQ`@@4d>7V>=5SC68ng3
R8
32
R289
!i10b 1
R290
R291
R292
!i113 1
R13
R14
Easj_fft_tdl_bit
R238
R30
R31
R20
R4
R5
R0
Z293 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_tdl_bit.vhd
Z294 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_tdl_bit.vhd
l0
L37
V2ALej[ENUOAB;MZS04URW2
!s100 NFFBJMSmk?=:Za]@=EH]n0
R8
32
R289
!i10b 1
R290
Z295 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_tdl_bit.vhd|-work|fft_ii_0|
Z296 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_tdl_bit.vhd|
!i113 1
R13
R14
Asyn
R30
R31
R20
R4
R5
DEx4 work 15 asj_fft_tdl_bit 0 22 2ALej[ENUOAB;MZS04URW2
l58
L51
Vh9MgMQ[XUN5f0`4:=cLi`3
!s100 gf8M>Rk6TVfoPGaQU4Cgf3
R8
32
R289
!i10b 1
R290
R295
R296
!i113 1
R13
R14
Easj_fft_tdl_bit_rst
R238
R30
R31
R20
R4
R5
R0
Z297 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_tdl_bit_rst.vhd
Z298 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_tdl_bit_rst.vhd
l0
L37
VZhEoeGnVlbg=n0Ae;;44?0
!s100 7P8^OfbLR;diWn@5IKJM_0
R8
32
R289
!i10b 1
R290
Z299 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_tdl_bit_rst.vhd|-work|fft_ii_0|
Z300 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_tdl_bit_rst.vhd|
!i113 1
R13
R14
Asyn
R30
R31
R20
R4
R5
DEx4 work 19 asj_fft_tdl_bit_rst 0 22 ZhEoeGnVlbg=n0Ae;;44?0
l60
L51
V17ZfRE^PMF35n@@YhM5AC1
!s100 aaa[bfV0biNZGl05jWcjg1
R8
32
R289
!i10b 1
R290
R299
R300
!i113 1
R13
R14
Easj_fft_tdl_rst
R238
R3
R59
R30
R31
R20
R4
R5
R0
Z301 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_tdl_rst.vhd
Z302 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_tdl_rst.vhd
l0
L42
Vggz<b:[]YHibiI[;K6c@O1
!s100 N=PPBHP=IXd3^5^?5:5BO2
R8
32
R289
!i10b 1
R290
Z303 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_tdl_rst.vhd|-work|fft_ii_0|
Z304 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_tdl_rst.vhd|
!i113 1
R13
R14
Asyn
R3
R59
R30
R31
R20
R4
R5
DEx4 work 15 asj_fft_tdl_rst 0 22 ggz<b:[]YHibiI[;K6c@O1
l66
L57
VaR2>9I=]4HU2Y@FEC<IkJ1
!s100 V<cmaOeGWEnDZGlF5S88I2
R8
32
R289
!i10b 1
R290
R303
R304
!i113 1
R13
R14
Easj_fft_twadgen
R238
R30
R20
R31
R4
R5
R0
Z305 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_twadgen.vhd
Z306 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_twadgen.vhd
l0
L37
V3h2z`FPPDC@:Z@XIQ?Uno1
!s100 n1@1]NG6L7mdzPN4TkYPH1
R8
32
R289
!i10b 1
R290
Z307 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_twadgen.vhd|-work|fft_ii_0|
Z308 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_twadgen.vhd|
!i113 1
R13
R14
Agen_all
R30
R20
R31
R4
R5
DEx4 work 15 asj_fft_twadgen 0 22 3h2z`FPPDC@:Z@XIQ?Uno1
l63
L54
Vlh<;@Bz>of?F1NndWUJ^@2
!s100 G4IR1Gc>0;T2Ff@5ld_OJ0
R8
32
Z309 !s110 1555456030
!i10b 1
R290
R307
R308
!i113 1
R13
R14
Easj_fft_twadgen_dual
R238
R30
R20
R31
R4
R5
R0
Z310 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_twadgen_dual.vhd
Z311 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_twadgen_dual.vhd
l0
L37
Vm;;Ygde36Od27]ceKm`_]1
!s100 So;fA7Ph[dDiB:o`23dAz1
R8
32
R309
!i10b 1
Z312 !s108 1555456030.000000
Z313 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_twadgen_dual.vhd|-work|fft_ii_0|
Z314 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_twadgen_dual.vhd|
!i113 1
R13
R14
Agen_all
R30
R20
R31
R4
R5
DEx4 work 20 asj_fft_twadgen_dual 0 22 m;;Ygde36Od27]ceKm`_]1
l69
L55
V`aO8lVUAe::`BH4<HWGOD1
!s100 92c0a05<m<1732BBJJ_S<2
R8
32
R309
!i10b 1
R312
R313
R314
!i113 1
R13
R14
Easj_fft_twadsogen
R238
R30
R20
R31
R4
R5
R0
Z315 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_twadsogen.vhd
Z316 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_twadsogen.vhd
l0
L36
Vk9O=_`Zj[1DN@6d8n=B@f0
!s100 ?GICnPkObH8ageFcehOGQ0
R8
32
R309
!i10b 1
R312
Z317 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_twadsogen.vhd|-work|fft_ii_0|
Z318 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_twadsogen.vhd|
!i113 1
R13
R14
Agen_all
R30
R20
R31
R4
R5
DEx4 work 17 asj_fft_twadsogen 0 22 k9O=_`Zj[1DN@6d8n=B@f0
l77
L54
VR6h_]ZS2HA=VQl>Y4jC`D1
!s100 V5NoLgjgN=fLO;_G:6bY70
R8
32
R309
!i10b 1
R312
R317
R318
!i113 1
R13
R14
Easj_fft_twadsogen_q
R238
R30
R20
R31
R4
R5
R0
Z319 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_twadsogen_q.vhd
Z320 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_twadsogen_q.vhd
l0
L36
V8IfJTH7izJe;`_M0JX6YK1
!s100 7LU>WL61jz1^i[h^;7E=^1
R8
32
R309
!i10b 1
R312
Z321 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_twadsogen_q.vhd|-work|fft_ii_0|
Z322 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_twadsogen_q.vhd|
!i113 1
R13
R14
Agen_all
R30
R20
R31
R4
R5
DEx4 work 19 asj_fft_twadsogen_q 0 22 8IfJTH7izJe;`_M0JX6YK1
l84
L55
VmCDU`b6Zna:]W_Jl<hjP^1
!s100 Q7Gz3g_cFA4Q6:d6gOA361
R8
32
R309
!i10b 1
R312
R321
R322
!i113 1
R13
R14
Easj_fft_twid_rom_tdp
R238
R3
R59
R31
R20
R30
R4
R5
R0
Z323 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_twid_rom_tdp.vhd
Z324 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_twid_rom_tdp.vhd
l0
L39
V3mLm0MN=2JiQXME6K:GZV2
!s100 oB:8aiD`AIIUUiMial:gC3
R8
32
R309
!i10b 1
R312
Z325 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_twid_rom_tdp.vhd|-work|fft_ii_0|
Z326 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_twid_rom_tdp.vhd|
!i113 1
R13
R14
Asyn
R3
R59
R31
R20
R30
R4
R5
DEx4 work 20 asj_fft_twid_rom_tdp 0 22 3mLm0MN=2JiQXME6K:GZV2
l88
L59
V@d>;H9<iCe36:a5[ABSBN3
!s100 7VWl<[mWRONhoZ[ngW6:J3
R8
32
R309
!i10b 1
R312
R325
R326
!i113 1
R13
R14
Easj_fft_twiddle_ctrl_qe
R238
R30
R20
R31
R4
R5
R0
Z327 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_twiddle_ctrl_qe.vhd
Z328 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_twiddle_ctrl_qe.vhd
l0
L37
Voi;TYn8<0C?JizaK]d@bl0
!s100 Pde]`DF;ARE`]D5ToQ4zY3
R8
32
R309
!i10b 1
R312
Z329 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_twiddle_ctrl_qe.vhd|-work|fft_ii_0|
Z330 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_twiddle_ctrl_qe.vhd|
!i113 1
R13
R14
Acnt_sw
R30
R20
R31
R4
R5
DEx4 work 23 asj_fft_twiddle_ctrl_qe 0 22 oi;TYn8<0C?JizaK]d@bl0
l106
L86
V?X_eOO^oj8b6^B7:C7YSZ0
!s100 4;No;XT7MER9oCgeSFL]=1
R8
32
R309
!i10b 1
R312
R329
R330
!i113 1
R13
R14
Easj_fft_unbburst_ctrl
R238
R30
R20
R31
R4
R5
R0
Z331 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_unbburst_ctrl.vhd
Z332 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_unbburst_ctrl.vhd
l0
L34
VY[4A20CHO6bf8z];8CRFL3
!s100 deGOL;Z1bGEJj2LNIJ@c@0
R8
32
Z333 !s110 1555456031
!i10b 1
Z334 !s108 1555456031.000000
Z335 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_unbburst_ctrl.vhd|-work|fft_ii_0|
Z336 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_unbburst_ctrl.vhd|
!i113 1
R13
R14
Aburst_sw
R30
R20
R31
R4
R5
DEx4 work 21 asj_fft_unbburst_ctrl 0 22 Y[4A20CHO6bf8z];8CRFL3
l89
L85
VYk4jV55fai>ma8hGj_dOQ2
!s100 e9memZDSHI9MD_7D3e>=20
R8
32
R333
!i10b 1
R334
R335
R336
!i113 1
R13
R14
Easj_fft_unbburst_ctrl_de
R238
R30
R20
R31
R4
R5
R0
Z337 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_unbburst_ctrl_de.vhd
Z338 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_unbburst_ctrl_de.vhd
l0
L34
VL3<OI9JEW`<?:FjZ^9=060
!s100 em>?<TI2I:i7IEJb[W]Qm2
R8
32
R333
!i10b 1
R334
Z339 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_unbburst_ctrl_de.vhd|-work|fft_ii_0|
Z340 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_unbburst_ctrl_de.vhd|
!i113 1
R13
R14
Acnt_sw
R30
R20
R31
R4
R5
DEx4 work 24 asj_fft_unbburst_ctrl_de 0 22 L3<OI9JEW`<?:FjZ^9=060
l98
L94
VGdYF;RnDN9XMZ6F8;LJ>`2
!s100 @45Rb?<;D3XleTJVPWg=T2
R8
32
R333
!i10b 1
R334
R339
R340
!i113 1
R13
R14
Easj_fft_unbburst_ctrl_qe
R238
R30
R20
R31
R4
R5
R0
Z341 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_unbburst_ctrl_qe.vhd
Z342 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_unbburst_ctrl_qe.vhd
l0
L37
Vfo8gE<KVj;eVXNL3lHI`F3
!s100 J;LKBL4EZ<YV01B];XmHN3
R8
32
R333
!i10b 1
R334
Z343 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_unbburst_ctrl_qe.vhd|-work|fft_ii_0|
Z344 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_unbburst_ctrl_qe.vhd|
!i113 1
R13
R14
Acnt_sw
R30
R20
R31
R4
R5
DEx4 work 24 asj_fft_unbburst_ctrl_qe 0 22 fo8gE<KVj;eVXNL3lHI`F3
l126
L119
V4^B`U?FclP6M=mR8elUM;1
!s100 DHAG;Oo]9OnBbUIl:XAAU3
R8
32
R333
!i10b 1
R334
R343
R344
!i113 1
R13
R14
Easj_fft_unbburst_sose_ctrl
R238
R30
R20
R31
R4
R5
R0
Z345 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_unbburst_sose_ctrl.vhd
Z346 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_unbburst_sose_ctrl.vhd
l0
L41
VMAzm:KJ?j<S31P@6bO7JD3
!s100 _Xc;>SoFo=o6=2KIcW=UI3
R8
32
R333
!i10b 1
R334
Z347 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_unbburst_sose_ctrl.vhd|-work|fft_ii_0|
Z348 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_unbburst_sose_ctrl.vhd|
!i113 1
R13
R14
Aburst_sw
R30
R20
R31
R4
R5
DEx4 work 26 asj_fft_unbburst_sose_ctrl 0 22 MAzm:KJ?j<S31P@6bO7JD3
l83
L72
VlCbTHcj9:KLNFSGR1nm;g3
!s100 0>l3T68=[[b`U1;XRD91f0
R8
32
R333
!i10b 1
R334
R347
R348
!i113 1
R13
R14
Easj_fft_wrengen
R238
R30
R20
R31
R4
R5
R0
Z349 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_wrengen.vhd
Z350 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_wrengen.vhd
l0
L37
VhH51F]=EBJFgIc<aId@[m0
!s100 o4WM7>j@763PcZ^TLL8Mz0
R8
32
R333
!i10b 1
R334
Z351 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_wrengen.vhd|-work|fft_ii_0|
Z352 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_wrengen.vhd|
!i113 1
R13
R14
Agen_all
R30
R20
R31
R4
R5
DEx4 work 15 asj_fft_wrengen 0 22 hH51F]=EBJFgIc<aId@[m0
l76
L58
VA53M=INN27B62fYPHRFle0
!s100 lRQHo?NX:7E9gbK3zzUJe1
R8
32
R333
!i10b 1
R334
R351
R352
!i113 1
R13
R14
Easj_fft_wrswgen
R238
R30
R20
R31
R4
R5
R0
Z353 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_wrswgen.vhd
Z354 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_wrswgen.vhd
l0
L37
V<HkOA9I;0Q=jITh:_Mb3U3
!s100 GI88cdWGT?`2P@[Dl2G?M0
R8
32
R333
!i10b 1
R334
Z355 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_wrswgen.vhd|-work|fft_ii_0|
Z356 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/asj_fft_wrswgen.vhd|
!i113 1
R13
R14
Agen_all
R30
R20
R31
R4
R5
DEx4 work 15 asj_fft_wrswgen 0 22 <HkOA9I;0Q=jITh:_Mb3U3
l66
L57
VgZkfCChLYZWLOPPCDzIzC0
!s100 5;[9om09o6W6d5T1ghb`k1
R8
32
R333
!i10b 1
R334
R355
R356
!i113 1
R13
R14
Eauk_dspip_avalon_streaming_block_sink
R1
R196
R42
R4
R5
R0
Z357 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/auk_dspip_avalon_streaming_block_sink.vhd
Z358 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/auk_dspip_avalon_streaming_block_sink.vhd
l0
L22
VWW05ER=nE=[fUH26>cVX;2
!s100 5FkmY2J9_R^OCddRZBZ_i1
R8
32
Z359 !s110 1555456013
!i10b 1
Z360 !s108 1555456013.000000
Z361 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/auk_dspip_avalon_streaming_block_sink.vhd|-work|fft_ii_0|
Z362 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/auk_dspip_avalon_streaming_block_sink.vhd|
!i113 1
R13
R14
Artl
R196
R42
R4
R5
DEx4 work 37 auk_dspip_avalon_streaming_block_sink 0 22 WW05ER=nE=[fUH26>cVX;2
l142
L59
Vik803:S;e99?elY9o>[n11
!s100 38QZ;1;3801MEH1PhgNl=3
R8
32
R359
!i10b 1
R360
R361
R362
!i113 1
R13
R14
Eauk_dspip_avalon_streaming_block_source
R1
R3
R196
R197
R42
R4
R5
R0
Z363 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/auk_dspip_avalon_streaming_block_source.vhd
Z364 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/auk_dspip_avalon_streaming_block_source.vhd
l0
L25
Voll^MJQjIiGj;<c@0:__Z3
!s100 PcknmbOT5fM?^3Ua7SJWA0
R8
32
Z365 !s110 1555456014
!i10b 1
R360
Z366 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/auk_dspip_avalon_streaming_block_source.vhd|-work|fft_ii_0|
Z367 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/auk_dspip_avalon_streaming_block_source.vhd|
!i113 1
R13
R14
Artl
R3
R196
R197
R42
R4
R5
DEx4 work 39 auk_dspip_avalon_streaming_block_source 0 22 oll^MJQjIiGj;<c@0:__Z3
l119
L47
VHj>HJbQ>0aVDf5ifSaAOH2
!s100 :k4nQbJ<X1g=i>`Jeb;XM1
R8
32
R365
!i10b 1
R360
R366
R367
!i113 1
R13
R14
Eauk_dspip_avalon_streaming_controller
R1
R20
R4
R5
R0
Z368 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_controller.vhd
Z369 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_controller.vhd
l0
L57
V_n<>D1cdnZ;=XV17KGA0a0
!s100 `cYja=lbnJ^F3>dl>Pc6[3
R8
32
R365
!i10b 1
R10
Z370 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_controller.vhd|-work|fft_ii_0|
Z371 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_controller.vhd|
!i113 1
R13
R14
Astruct
R20
R4
R5
DEx4 work 37 auk_dspip_avalon_streaming_controller 0 22 _n<>D1cdnZ;=XV17KGA0a0
l97
L80
V<X9HcACcmzAZ^nU?0R9gC2
!s100 ml<bfFIC28PDReZ@kc_k;2
R8
32
R365
!i10b 1
R10
R370
R371
!i113 1
R13
R14
Eauk_dspip_avalon_streaming_sink
R1
R3
R196
R197
R42
R4
R5
R0
Z372 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_sink.vhd
Z373 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_sink.vhd
l0
L60
VB7j60_Mc1ZI`anmh`zPCz2
!s100 WR_9jEX0=Z8MK;14ie:eB1
R8
32
R365
!i10b 1
R10
Z374 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_sink.vhd|-work|fft_ii_0|
Z375 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_sink.vhd|
!i113 1
R13
R14
Artl
R3
R196
R197
R42
R4
R5
DEx4 work 31 auk_dspip_avalon_streaming_sink 0 22 B7j60_Mc1ZI`anmh`zPCz2
l171
L106
V8NbHmcT`gfWOQa0ZLn>@_0
!s100 :P<1@5=zol[G9AX>0lMI;3
R8
32
R365
!i10b 1
R10
R374
R375
!i113 1
R13
R14
Eauk_dspip_avalon_streaming_source
R1
R196
R42
R4
R5
R0
Z376 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_source.vhd
Z377 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_source.vhd
l0
L72
VR]@8HRWIEc[3KB7gaK=K=0
!s100 =CcIhGGaPN[@fj@Yj`LI_0
R8
32
R365
!i10b 1
R10
Z378 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_source.vhd|-work|fft_ii_0|
Z379 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_avalon_streaming_source.vhd|
!i113 1
R13
R14
Artl
R196
R42
R4
R5
DEx4 work 33 auk_dspip_avalon_streaming_source 0 22 R]@8HRWIEc[3KB7gaK=K=0
l145
L105
VDJbbg0i40K79dOL:jhPBl2
!s100 YQD:X[dIDUTl8ZlcW2EK[0
R8
32
R365
!i10b 1
R10
R378
R379
!i113 1
R13
R14
Pauk_dspip_lib_pkg
R196
R42
R4
R5
R1
R0
8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_lib_pkg.vhd
FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_lib_pkg.vhd
l0
L28
V[Lag;Z:I^H?=5^_LMn`Zl2
!s100 KcRlL:CTnlUz=1CF=kC_S0
R8
32
R359
!i10b 1
R360
!s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_lib_pkg.vhd|-work|fft_ii_0|
!s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_lib_pkg.vhd|
!i113 1
R13
R14
Pauk_dspip_math_pkg
R42
R4
R5
R1
R0
Z380 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_math_pkg.vhd
Z381 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_math_pkg.vhd
l0
L51
Vn?1X_^XLl;O4a:8M64kRS0
!s100 [z_3ODE8b:W7XDJ[_]HTW0
R8
32
b1
R359
!i10b 1
R360
Z382 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_math_pkg.vhd|-work|fft_ii_0|
Z383 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_math_pkg.vhd|
!i113 1
R13
R14
Bbody
R196
R42
R4
R5
l0
L128
V^H`3M4[WME?EzH^Ed7LNU1
!s100 `941_Ff6o7=GBNnXYB1eU3
R8
32
R359
!i10b 1
R360
R382
R383
!i113 1
R13
R14
Eauk_dspip_roundsat
R1
R42
R4
R5
R0
Z384 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_roundsat.vhd
Z385 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_roundsat.vhd
l0
L45
VB?9f2JYDRH_oj4;=FSnJ32
!s100 :Ro[aE[BH^N6eIGEG[O?N3
R8
32
R365
!i10b 1
R10
Z386 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_roundsat.vhd|-work|fft_ii_0|
Z387 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_roundsat.vhd|
!i113 1
R13
R14
Abeh
R42
R4
R5
DEx4 work 18 auk_dspip_roundsat 0 22 B?9f2JYDRH_oj4;=FSnJ32
l63
L61
VXggCldKcC78L[78CV4YMB3
!s100 ]_3I0;m7RDoiJeFA6M^`A1
R8
32
R365
!i10b 1
R10
R386
R387
!i113 1
R13
R14
Pauk_dspip_text_pkg
R42
R4
R5
R1
R0
Z388 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_text_pkg.vhd
Z389 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_text_pkg.vhd
l0
L60
V?9650dUc4EIVa?hL>i2Z[2
!s100 D132L>H75ieXQdW840k7O0
R8
32
b1
R359
!i10b 1
R360
Z390 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_text_pkg.vhd|-work|fft_ii_0|
Z391 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/auk_dspip_text_pkg.vhd|
!i113 1
R13
R14
Bbody
DPx4 work 18 auk_dspip_text_pkg 0 22 ?9650dUc4EIVa?hL>i2Z[2
R42
R4
R5
l0
L76
VBMT?2FQ;8ajiSf>Kz973e3
!s100 8<?]li33IkB>fMMF[SR`S2
R8
32
R359
!i10b 1
R360
R390
R391
!i113 1
R13
R14
Pauk_fft_pkg
R42
R4
R5
R1
R0
Z392 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/auk_fft_pkg.vhd
Z393 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/auk_fft_pkg.vhd
l0
L18
VlGBLUAU9@>gB3fj1oZY713
!s100 KO4z40;KgGV8e8Ta2T@QA0
R8
32
b1
R9
!i10b 1
R17
Z394 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/auk_fft_pkg.vhd|-work|fft_ii_0|
Z395 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/auk_fft_pkg.vhd|
!i113 1
R13
R14
Bbody
DPx4 work 11 auk_fft_pkg 0 22 lGBLUAU9@>gB3fj1oZY713
R42
R4
R5
l0
L27
VEf7VAQOgil7[UkHS3;gdW3
!s100 PON1X2]W1W82nXe?d6j<h2
R8
32
R9
!i10b 1
R17
R394
R395
!i113 1
R13
R14
vy1OzPkAfQ/JFg4HFwYHPOQ==
Z396 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
R34
!i10b 0
!s100 QdHzZ<>7ZdJ4XRAz9oZQA0
I]Cb47mR;BQ<F>8_zSnb4z3
R54
!i8a 1443522464
!s105 counter_module_sv_unit
S1
R0
w1555456017
8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/counter_module.sv
FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/counter_module.sv
R55
R56
r1
!s85 0
31
!s108 1555456016.000000
!s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/counter_module.sv|
!s90 -reportprogress|300|-sv|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/counter_module.sv|-work|fft_ii_0|
!i113 1
Z397 o-sv -work fft_ii_0
R58
n50012c5
vFFT_fft_ii_0
R396
R53
!i10b 1
!s100 5d>o_TbIE8LfMeoHcfm9=3
ISFSUBA6`Y?LmkR7kPI6ZC1
R54
!s105 FFT_fft_ii_0_sv_unit
S1
R0
R238
8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/FFT_fft_ii_0.sv
FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/FFT_fft_ii_0.sv
L0 15
R56
r1
!s85 0
31
R57
!s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/FFT_fft_ii_0.sv|
!s90 -reportprogress|300|-sv|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/FFT_fft_ii_0.sv|-work|fft_ii_0|
!i113 1
R397
R58
n@f@f@t_fft_ii_0
Pfft_pack
R31
R20
R4
R5
R1
R0
Z398 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/fft_pack.vhd
Z399 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/fft_pack.vhd
l0
L34
V8cmehlU<iKfVa62GQ3MT@0
!s100 1bK16@n_UGFH;TT`Q1^cU1
R8
32
b1
R34
!i10b 1
R35
Z400 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/fft_pack.vhd|-work|fft_ii_0|
Z401 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/fft_pack.vhd|
!i113 1
R13
R14
Bbody
R30
R31
R20
R4
R5
l0
L2136
Ve[K=Vb3bm[4b;aRgcMUN71
!s100 aiJm8h=n]IJOG00moeCiL2
R8
32
R34
!i10b 1
R35
R400
R401
!i113 1
R13
R14
vai2N/GJLyqH1Vd23UIkPnwkPxO/mzviPEognNVi6eLE=
!s110 1555456016
!i10b 0
!s100 L^@BnRdg_lel_IeL9W?Th1
IVWmQT88eQTHl[E_ISoXH43
R54
!i8a 1510415328
R0
w1555456016
8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/hyper_pipeline_interface.v
FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/hyper_pipeline_interface.v
R55
R56
r1
!s85 0
31
R17
!s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/hyper_pipeline_interface.v|
!s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/hyper_pipeline_interface.v|-work|fft_ii_0|
!i113 1
R13
R58
n5f39f65
Etwid_rom
R238
R3
R59
R31
R20
R30
R4
R5
R0
Z402 8C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/twid_rom.vhd
Z403 FC:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/twid_rom.vhd
l0
L59
VbHb4dm0fdaECb2=akKcNo3
!s100 N:N;E9BjTk`5z@C9o1d7C0
R8
32
R53
!i10b 1
R57
Z404 !s90 -reportprogress|300|C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/twid_rom.vhd|-work|fft_ii_0|
Z405 !s107 C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/simulation/submodules/mentor/twid_rom.vhd|
!i113 1
R13
R14
Asyn
R3
R59
R31
R20
R30
R4
R5
DEx4 work 8 twid_rom 0 22 bHb4dm0fdaECb2=akKcNo3
l98
L77
Vb[:=?zfMM9Q<LG4YC;9L12
!s100 8JcZJ@WIWhZc=CAB55VZl3
R8
32
R53
!i10b 1
R57
R404
R405
!i113 1
R13
R14
