Analysis & Synthesis report for lab2
Wed Dec 23 13:43:18 2015
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. User-Specified and Inferred Latches
  5. Multiplexer Restructuring Statistics (Restructuring Performed)
  6. Parameter Settings for User Entity Instance: EC2_microprocessor:ProcessorH|CU:ControlUnit
  7. Parameter Settings for User Entity Instance: EC2_microprocessor:ProcessorH|DP:DataPath|register8bit:IRreg
  8. Parameter Settings for User Entity Instance: EC2_microprocessor:ProcessorH|DP:DataPath|register8bit:PCreg
  9. Parameter Settings for User Entity Instance: EC2_microprocessor:ProcessorH|DP:DataPath|register8bit:Amux
 10. Analysis & Synthesis Messages
 11. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Dec 23 13:43:18 2015   ;
; Quartus II Version                 ; 8.1 Build 163 10/28/2008 SJ Web Edition ;
; Revision Name                      ; lab2                                    ;
; Top-level Entity Name              ; HardwareProcessor                       ;
; Family                             ; Cyclone II                              ;
; Total logic elements               ; N/A until Partition Merge               ;
;     Total combinational functions  ; N/A until Partition Merge               ;
;     Dedicated logic registers      ; N/A until Partition Merge               ;
; Total registers                    ; N/A until Partition Merge               ;
; Total pins                         ; N/A until Partition Merge               ;
; Total virtual pins                 ; N/A until Partition Merge               ;
; Total memory bits                  ; N/A until Partition Merge               ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge               ;
; Total PLLs                         ; N/A until Partition Merge               ;
+------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP2C20F484C7       ;                    ;
; Top-level entity name                                          ; HardwareProcessor  ; lab2               ;
; Family name                                                    ; Cyclone II         ; Cyclone IV GX      ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Synchronization Register Chain Length                          ; 2                  ; 3                  ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; On                 ; On                 ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Perform gate-level register retiming                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax         ; On                 ; On                 ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal                                  ; Free of Timing Hazards ;
+------------------------------------------------------+------------------------------------------------------+------------------------+
; EC2_microprocessor:ProcessorH|CU:ControlUnit|Halt    ; EC2_microprocessor:ProcessorH|CU:ControlUnit|WideOr1 ; yes                    ;
; EC2_microprocessor:ProcessorH|CU:ControlUnit|Asel[1] ; EC2_microprocessor:ProcessorH|CU:ControlUnit|WideOr1 ; yes                    ;
; EC2_microprocessor:ProcessorH|CU:ControlUnit|Asel[0] ; EC2_microprocessor:ProcessorH|CU:ControlUnit|WideOr1 ; yes                    ;
; EC2_microprocessor:ProcessorH|CU:ControlUnit|Sub     ; EC2_microprocessor:ProcessorH|CU:ControlUnit|WideOr1 ; yes                    ;
; EC2_microprocessor:ProcessorH|CU:ControlUnit|Aload   ; EC2_microprocessor:ProcessorH|CU:ControlUnit|WideOr1 ; yes                    ;
; EC2_microprocessor:ProcessorH|CU:ControlUnit|Meminst ; EC2_microprocessor:ProcessorH|CU:ControlUnit|WideOr1 ; yes                    ;
; EC2_microprocessor:ProcessorH|CU:ControlUnit|MemWr   ; EC2_microprocessor:ProcessorH|CU:ControlUnit|WideOr1 ; yes                    ;
; EC2_microprocessor:ProcessorH|CU:ControlUnit|IRload  ; EC2_microprocessor:ProcessorH|CU:ControlUnit|WideOr1 ; yes                    ;
; EC2_microprocessor:ProcessorH|CU:ControlUnit|JMPmux  ; EC2_microprocessor:ProcessorH|CU:ControlUnit|WideOr1 ; yes                    ;
; EC2_microprocessor:ProcessorH|CU:ControlUnit|PCload  ; EC2_microprocessor:ProcessorH|CU:ControlUnit|WideOr1 ; yes                    ;
; Number of user-specified and inferred latches = 10   ;                                                      ;                        ;
+------------------------------------------------------+------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |HardwareProcessor|EC2_microprocessor:ProcessorH|DP:DataPath|register8bit:Amux|Q[1]          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |HardwareProcessor|EC2_microprocessor:ProcessorH|DP:DataPath|storeRAM:RAM32|AddrStore[31][5] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |HardwareProcessor|EC2_microprocessor:ProcessorH|DP:DataPath|storeRAM:RAM32|AddrStore[30][4] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |HardwareProcessor|EC2_microprocessor:ProcessorH|DP:DataPath|storeRAM:RAM32|AddrStore[17][6] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |HardwareProcessor|EC2_microprocessor:ProcessorH|DP:DataPath|storeRAM:RAM32|AddrStore[16][4] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |HardwareProcessor|EC2_microprocessor:ProcessorH|DP:DataPath|storeRAM:RAM32|AddrStore[15][3] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |HardwareProcessor|EC2_microprocessor:ProcessorH|DP:DataPath|storeRAM:RAM32|AddrStore[14][1] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |HardwareProcessor|EC2_microprocessor:ProcessorH|DP:DataPath|storeRAM:RAM32|AddrStore[13][2] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |HardwareProcessor|EC2_microprocessor:ProcessorH|DP:DataPath|storeRAM:RAM32|AddrStore[12][6] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |HardwareProcessor|EC2_microprocessor:ProcessorH|DP:DataPath|storeRAM:RAM32|AddrStore[11][2] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |HardwareProcessor|EC2_microprocessor:ProcessorH|DP:DataPath|storeRAM:RAM32|AddrStore[10][2] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |HardwareProcessor|EC2_microprocessor:ProcessorH|DP:DataPath|storeRAM:RAM32|AddrStore[9][2]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |HardwareProcessor|EC2_microprocessor:ProcessorH|DP:DataPath|storeRAM:RAM32|AddrStore[8][3]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |HardwareProcessor|EC2_microprocessor:ProcessorH|DP:DataPath|storeRAM:RAM32|AddrStore[7][6]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |HardwareProcessor|EC2_microprocessor:ProcessorH|DP:DataPath|storeRAM:RAM32|AddrStore[6][4]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |HardwareProcessor|EC2_microprocessor:ProcessorH|DP:DataPath|storeRAM:RAM32|AddrStore[5][6]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |HardwareProcessor|EC2_microprocessor:ProcessorH|DP:DataPath|storeRAM:RAM32|AddrStore[4][3]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |HardwareProcessor|EC2_microprocessor:ProcessorH|DP:DataPath|storeRAM:RAM32|AddrStore[3][4]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |HardwareProcessor|EC2_microprocessor:ProcessorH|DP:DataPath|storeRAM:RAM32|AddrStore[2][7]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |HardwareProcessor|EC2_microprocessor:ProcessorH|DP:DataPath|storeRAM:RAM32|AddrStore[1][7]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |HardwareProcessor|EC2_microprocessor:ProcessorH|DP:DataPath|storeRAM:RAM32|AddrStore[0][2]  ;
; 16:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |HardwareProcessor|EC2_microprocessor:ProcessorH|CU:ControlUnit|state[0]                     ;
; 32:1               ; 8 bits    ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; Yes        ; |HardwareProcessor|EC2_microprocessor:ProcessorH|DP:DataPath|storeRAM:RAM32|data_Out[4]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EC2_microprocessor:ProcessorH|CU:ControlUnit ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; start          ; 0000  ; Unsigned Binary                                                  ;
; fetch          ; 0001  ; Unsigned Binary                                                  ;
; decode         ; 0010  ; Unsigned Binary                                                  ;
; load           ; 1000  ; Unsigned Binary                                                  ;
; store          ; 1001  ; Unsigned Binary                                                  ;
; add            ; 1010  ; Unsigned Binary                                                  ;
; sub            ; 1011  ; Unsigned Binary                                                  ;
; Input          ; 1100  ; Unsigned Binary                                                  ;
; jz             ; 1101  ; Unsigned Binary                                                  ;
; jpos           ; 1110  ; Unsigned Binary                                                  ;
; halt           ; 1111  ; Unsigned Binary                                                  ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EC2_microprocessor:ProcessorH|DP:DataPath|register8bit:IRreg ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; SIZE           ; 8     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EC2_microprocessor:ProcessorH|DP:DataPath|register8bit:PCreg ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; SIZE           ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EC2_microprocessor:ProcessorH|DP:DataPath|register8bit:Amux ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; SIZE           ; 8     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Wed Dec 23 13:43:13 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2
Info: Found 1 design units, including 1 entities, in source file ../ProcessorTestBench/DP.v
    Info: Found entity 1: DP
Info: Found 1 design units, including 1 entities, in source file ../ProcessorTestBench/EC2_microprocessor.v
    Info: Found entity 1: EC2_microprocessor
Info: Found 1 design units, including 1 entities, in source file ../HardwareProcessor.v
    Info: Found entity 1: HardwareProcessor
Info: Found 1 design units, including 1 entities, in source file RAM.v
    Info: Found entity 1: RAM
Info: Found 1 design units, including 1 entities, in source file Part1.v
    Info: Found entity 1: Part1
Info: Found 1 design units, including 1 entities, in source file CU.v
    Info: Found entity 1: CU
Info: Found 1 design units, including 1 entities, in source file CUFPGA.v
    Info: Found entity 1: CUFPGA
Info: Found 1 design units, including 1 entities, in source file register8bit.v
    Info: Found entity 1: register8bit
Info: Found 1 design units, including 1 entities, in source file counter.v
    Info: Found entity 1: counter
Info: Found 1 design units, including 1 entities, in source file addsub.v
    Info: Found entity 1: addsub
Info: Found 1 design units, including 1 entities, in source file mux1_2.v
    Info: Found entity 1: mux1_2
Info: Found 1 design units, including 1 entities, in source file mux2_4.v
    Info: Found entity 1: mux2_4
Info: Found 1 design units, including 1 entities, in source file ClockDivider25M_4Hz.v
    Info: Found entity 1: ClockDivider25M_4Hz
Info: Found 1 design units, including 1 entities, in source file Aregister.v
    Info: Found entity 1: Aregister
Info: Found 1 design units, including 1 entities, in source file IRregiester.v
    Info: Found entity 1: IRregiester
Info: Found 1 design units, including 1 entities, in source file storeRAM.v
    Info: Found entity 1: storeRAM
Warning (10236): Verilog HDL Implicit Net warning at HardwareProcessor.v(34): created implicit net for "CLOCKOUT"
Critical Warning (10846): Verilog HDL Instantiation warning at Aregister.v(13): instance has no name
Info: Elaborating entity "HardwareProcessor" for the top level hierarchy
Warning (10034): Output port "LEDG[3]" at HardwareProcessor.v(5) has no driver
Warning (10034): Output port "LEDG[2]" at HardwareProcessor.v(5) has no driver
Warning (10034): Output port "LEDG[1]" at HardwareProcessor.v(5) has no driver
Warning (10034): Output port "LEDG[0]" at HardwareProcessor.v(5) has no driver
Info: Elaborating entity "Part1" for hierarchy "Part1:Clockdiv"
Warning (10036): Verilog HDL or VHDL warning at Part1.v(6): object "value" assigned a value but never read
Info: Elaborating entity "EC2_microprocessor" for hierarchy "EC2_microprocessor:ProcessorH"
Info: Elaborating entity "CU" for hierarchy "EC2_microprocessor:ProcessorH|CU:ControlUnit"
Warning (10240): Verilog HDL Always Construct warning at CU.v(37): inferring latch(es) for variable "IRload", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at CU.v(37): inferring latch(es) for variable "JMPmux", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at CU.v(37): inferring latch(es) for variable "PCload", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at CU.v(37): inferring latch(es) for variable "Meminst", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at CU.v(37): inferring latch(es) for variable "MemWr", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at CU.v(37): inferring latch(es) for variable "Asel", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at CU.v(37): inferring latch(es) for variable "Aload", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at CU.v(37): inferring latch(es) for variable "Sub", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at CU.v(37): inferring latch(es) for variable "Halt", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "Halt" at CU.v(37)
Info (10041): Inferred latch for "Sub" at CU.v(37)
Info (10041): Inferred latch for "Aload" at CU.v(37)
Info (10041): Inferred latch for "Asel[0]" at CU.v(37)
Info (10041): Inferred latch for "Asel[1]" at CU.v(37)
Info (10041): Inferred latch for "MemWr" at CU.v(37)
Info (10041): Inferred latch for "Meminst" at CU.v(37)
Info (10041): Inferred latch for "PCload" at CU.v(37)
Info (10041): Inferred latch for "JMPmux" at CU.v(37)
Info (10041): Inferred latch for "IRload" at CU.v(37)
Info: Elaborating entity "DP" for hierarchy "EC2_microprocessor:ProcessorH|DP:DataPath"
Warning (10034): Output port "addr[4]" at DP.v(12) has no driver
Warning (10034): Output port "addr[3]" at DP.v(12) has no driver
Warning (10034): Output port "addr[2]" at DP.v(12) has no driver
Warning (10034): Output port "addr[1]" at DP.v(12) has no driver
Warning (10034): Output port "addr[0]" at DP.v(12) has no driver
Info: Elaborating entity "register8bit" for hierarchy "EC2_microprocessor:ProcessorH|DP:DataPath|register8bit:IRreg"
Info: Elaborating entity "mux1_2" for hierarchy "EC2_microprocessor:ProcessorH|DP:DataPath|mux1_2:JMPMux"
Info: Elaborating entity "register8bit" for hierarchy "EC2_microprocessor:ProcessorH|DP:DataPath|register8bit:PCreg"
Info: Elaborating entity "counter" for hierarchy "EC2_microprocessor:ProcessorH|DP:DataPath|counter:Incr"
Info: Elaborating entity "storeRAM" for hierarchy "EC2_microprocessor:ProcessorH|DP:DataPath|storeRAM:RAM32"
Warning (10027): Verilog HDL or VHDL warning at the storeRAM.v(40): index expression is not wide enough to address all of the elements in the array
Info: Elaborating entity "mux2_4" for hierarchy "EC2_microprocessor:ProcessorH|DP:DataPath|mux2_4:muxA"
Info: Elaborating entity "addsub" for hierarchy "EC2_microprocessor:ProcessorH|DP:DataPath|addsub:AddSub"
Warning (10235): Verilog HDL Always Construct warning at addsub.v(11): variable "dataa" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at addsub.v(11): variable "datab" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at addsub.v(13): variable "dataa" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at addsub.v(13): variable "datab" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (12030): Port "ordered port 1" on the entity instantiation of "Clockdiv" is connected to a signal of width 1. The formal width of the signal in the module is 10.  The extra bits will be left dangling without any fan-out logic.
Warning: Latch EC2_microprocessor:ProcessorH|CU:ControlUnit|Halt has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal EC2_microprocessor:ProcessorH|CU:ControlUnit|state[0]
Warning: Latch EC2_microprocessor:ProcessorH|CU:ControlUnit|Asel[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal EC2_microprocessor:ProcessorH|CU:ControlUnit|state[0]
Warning: Latch EC2_microprocessor:ProcessorH|CU:ControlUnit|Asel[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal EC2_microprocessor:ProcessorH|CU:ControlUnit|state[0]
Warning: Latch EC2_microprocessor:ProcessorH|CU:ControlUnit|Sub has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal EC2_microprocessor:ProcessorH|CU:ControlUnit|state[0]
Warning: Latch EC2_microprocessor:ProcessorH|CU:ControlUnit|Aload has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal EC2_microprocessor:ProcessorH|CU:ControlUnit|state[0]
Warning: Latch EC2_microprocessor:ProcessorH|CU:ControlUnit|Meminst has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal EC2_microprocessor:ProcessorH|CU:ControlUnit|state[0]
Warning: Latch EC2_microprocessor:ProcessorH|CU:ControlUnit|MemWr has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal EC2_microprocessor:ProcessorH|CU:ControlUnit|state[0]
Warning: Latch EC2_microprocessor:ProcessorH|CU:ControlUnit|IRload has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal EC2_microprocessor:ProcessorH|CU:ControlUnit|state[0]
Warning: Latch EC2_microprocessor:ProcessorH|CU:ControlUnit|JMPmux has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal EC2_microprocessor:ProcessorH|CU:ControlUnit|state[0]
Warning: Latch EC2_microprocessor:ProcessorH|CU:ControlUnit|PCload has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal EC2_microprocessor:ProcessorH|CU:ControlUnit|state[2]
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
Info: Generated suppressed messages file C:/Users/D203C-01/Desktop/processor/practical 1/lab2.map.smsg


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/D203C-01/Desktop/processor/practical 1/lab2.map.smsg.


