<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/instance/spi4.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d28a4824dc47e487b107a5db32ef43c4.xhtml">examples</a></li><li class="navelem"><a class="el" href="dir_0e96b936377161858012b6f31c3bd790.xhtml">atmel_samg55</a></li><li class="navelem"><a class="el" href="dir_0ae219bfaa679f3dbaaacda5fb614d9c.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_67951177d7f5e66661a526635115739c.xhtml">ASF</a></li><li class="navelem"><a class="el" href="dir_48be2503ae6ae6de0698f11fb632640c.xhtml">sam</a></li><li class="navelem"><a class="el" href="dir_7f529e4fc6ea7f44596b5de9bf0437d9.xhtml">utils</a></li><li class="navelem"><a class="el" href="dir_ac7f1bd40a4e1acdd23b3d2004ea04d6.xhtml">cmsis</a></li><li class="navelem"><a class="el" href="dir_e52153a309e79ea7ef542584943148af.xhtml">samg</a></li><li class="navelem"><a class="el" href="dir_295dc956b22fd3b5130153261f8e1cfd.xhtml">samg55</a></li><li class="navelem"><a class="el" href="dir_0cbb778e238e84dc6f6e8469495480cc.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_09314c8bcf9f95fb2152f0a0f557ddac.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">spi4.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2014-2015 Atmel Corporation.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="spi4_8h__dep__incl.svg" width="1274" height="171"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="spi4_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a45211758333ceb5cf1eb0f8bc9f9eb8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi4_8h.xhtml#a45211758333ceb5cf1eb0f8bc9f9eb8e">REG_SPI4_CR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4001C400U)</td></tr>
<tr class="memdesc:a45211758333ceb5cf1eb0f8bc9f9eb8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI4) SPI Control Register  <a href="#a45211758333ceb5cf1eb0f8bc9f9eb8e">More...</a><br /></td></tr>
<tr class="separator:a45211758333ceb5cf1eb0f8bc9f9eb8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d217ae7e33e7e356dd947216c3cf055"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi4_8h.xhtml#a1d217ae7e33e7e356dd947216c3cf055">REG_SPI4_MR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C404U)</td></tr>
<tr class="memdesc:a1d217ae7e33e7e356dd947216c3cf055"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI4) SPI Mode Register  <a href="#a1d217ae7e33e7e356dd947216c3cf055">More...</a><br /></td></tr>
<tr class="separator:a1d217ae7e33e7e356dd947216c3cf055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a641c5712f6551c40ce271cc6ff0ceff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi4_8h.xhtml#a641c5712f6551c40ce271cc6ff0ceff5">REG_SPI4_RDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4001C408U)</td></tr>
<tr class="memdesc:a641c5712f6551c40ce271cc6ff0ceff5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI4) SPI Receive Data Register  <a href="#a641c5712f6551c40ce271cc6ff0ceff5">More...</a><br /></td></tr>
<tr class="separator:a641c5712f6551c40ce271cc6ff0ceff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9ac53322e74b0ac51bb947ea7d146ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi4_8h.xhtml#af9ac53322e74b0ac51bb947ea7d146ad">REG_SPI4_TDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4001C40CU)</td></tr>
<tr class="memdesc:af9ac53322e74b0ac51bb947ea7d146ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI4) SPI Transmit Data Register  <a href="#af9ac53322e74b0ac51bb947ea7d146ad">More...</a><br /></td></tr>
<tr class="separator:af9ac53322e74b0ac51bb947ea7d146ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9bc8e44d5cc2e3c87b76d3f41a4c6d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi4_8h.xhtml#af9bc8e44d5cc2e3c87b76d3f41a4c6d4">REG_SPI4_SR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4001C410U)</td></tr>
<tr class="memdesc:af9bc8e44d5cc2e3c87b76d3f41a4c6d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI4) SPI Status Register  <a href="#af9bc8e44d5cc2e3c87b76d3f41a4c6d4">More...</a><br /></td></tr>
<tr class="separator:af9bc8e44d5cc2e3c87b76d3f41a4c6d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0d738f1cef9cb696b584c2cb02dbc0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi4_8h.xhtml#ac0d738f1cef9cb696b584c2cb02dbc0e">REG_SPI4_IER</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4001C414U)</td></tr>
<tr class="memdesc:ac0d738f1cef9cb696b584c2cb02dbc0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI4) SPI Interrupt Enable Register  <a href="#ac0d738f1cef9cb696b584c2cb02dbc0e">More...</a><br /></td></tr>
<tr class="separator:ac0d738f1cef9cb696b584c2cb02dbc0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56d2da11b5ad239252475cba45b5a28e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi4_8h.xhtml#a56d2da11b5ad239252475cba45b5a28e">REG_SPI4_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4001C418U)</td></tr>
<tr class="memdesc:a56d2da11b5ad239252475cba45b5a28e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI4) SPI Interrupt Disable Register  <a href="#a56d2da11b5ad239252475cba45b5a28e">More...</a><br /></td></tr>
<tr class="separator:a56d2da11b5ad239252475cba45b5a28e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e32c43b3310e874e387e7207072a52c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi4_8h.xhtml#a9e32c43b3310e874e387e7207072a52c">REG_SPI4_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4001C41CU)</td></tr>
<tr class="memdesc:a9e32c43b3310e874e387e7207072a52c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI4) SPI Interrupt Mask Register  <a href="#a9e32c43b3310e874e387e7207072a52c">More...</a><br /></td></tr>
<tr class="separator:a9e32c43b3310e874e387e7207072a52c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d02b1d534dd6e7b4ff6d96cac5aa505"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi4_8h.xhtml#a8d02b1d534dd6e7b4ff6d96cac5aa505">REG_SPI4_CSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C430U)</td></tr>
<tr class="memdesc:a8d02b1d534dd6e7b4ff6d96cac5aa505"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI4) SPI Chip Select Register  <a href="#a8d02b1d534dd6e7b4ff6d96cac5aa505">More...</a><br /></td></tr>
<tr class="separator:a8d02b1d534dd6e7b4ff6d96cac5aa505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a647d108d8ce1778c1b577ea8efe67c19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi4_8h.xhtml#a647d108d8ce1778c1b577ea8efe67c19">REG_SPI4_CMPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C448U)</td></tr>
<tr class="memdesc:a647d108d8ce1778c1b577ea8efe67c19"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI4) SPI Comparison Register  <a href="#a647d108d8ce1778c1b577ea8efe67c19">More...</a><br /></td></tr>
<tr class="separator:a647d108d8ce1778c1b577ea8efe67c19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63ac796d75fc9c7688792f835b33256f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi4_8h.xhtml#a63ac796d75fc9c7688792f835b33256f">REG_SPI4_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C4E4U)</td></tr>
<tr class="memdesc:a63ac796d75fc9c7688792f835b33256f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI4) SPI Write Protection Mode Register  <a href="#a63ac796d75fc9c7688792f835b33256f">More...</a><br /></td></tr>
<tr class="separator:a63ac796d75fc9c7688792f835b33256f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35183a726d15864998a89875a88ae488"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi4_8h.xhtml#a35183a726d15864998a89875a88ae488">REG_SPI4_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4001C4E8U)</td></tr>
<tr class="memdesc:a35183a726d15864998a89875a88ae488"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI4) SPI Write Protection Status Register  <a href="#a35183a726d15864998a89875a88ae488">More...</a><br /></td></tr>
<tr class="separator:a35183a726d15864998a89875a88ae488"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a8d24214fd5e82385ee69645b70eba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi4_8h.xhtml#a8a8d24214fd5e82385ee69645b70eba9">REG_SPI4_RPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C500U)</td></tr>
<tr class="memdesc:a8a8d24214fd5e82385ee69645b70eba9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI4) Receive Pointer Register  <a href="#a8a8d24214fd5e82385ee69645b70eba9">More...</a><br /></td></tr>
<tr class="separator:a8a8d24214fd5e82385ee69645b70eba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26f1b77074b2110c8a19769d6a50b3e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi4_8h.xhtml#a26f1b77074b2110c8a19769d6a50b3e7">REG_SPI4_RCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C504U)</td></tr>
<tr class="memdesc:a26f1b77074b2110c8a19769d6a50b3e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI4) Receive Counter Register  <a href="#a26f1b77074b2110c8a19769d6a50b3e7">More...</a><br /></td></tr>
<tr class="separator:a26f1b77074b2110c8a19769d6a50b3e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49399fb59861f018be7e08b92e8f88e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi4_8h.xhtml#a49399fb59861f018be7e08b92e8f88e4">REG_SPI4_TPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C508U)</td></tr>
<tr class="memdesc:a49399fb59861f018be7e08b92e8f88e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI4) Transmit Pointer Register  <a href="#a49399fb59861f018be7e08b92e8f88e4">More...</a><br /></td></tr>
<tr class="separator:a49399fb59861f018be7e08b92e8f88e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8763c6d4dc392f73f07ae7ff7f44f0e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi4_8h.xhtml#a8763c6d4dc392f73f07ae7ff7f44f0e6">REG_SPI4_TCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C50CU)</td></tr>
<tr class="memdesc:a8763c6d4dc392f73f07ae7ff7f44f0e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI4) Transmit Counter Register  <a href="#a8763c6d4dc392f73f07ae7ff7f44f0e6">More...</a><br /></td></tr>
<tr class="separator:a8763c6d4dc392f73f07ae7ff7f44f0e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8a65928cd760d5c99c2bc1a55ac15c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi4_8h.xhtml#ae8a65928cd760d5c99c2bc1a55ac15c1">REG_SPI4_RNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C510U)</td></tr>
<tr class="memdesc:ae8a65928cd760d5c99c2bc1a55ac15c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI4) Receive Next Pointer Register  <a href="#ae8a65928cd760d5c99c2bc1a55ac15c1">More...</a><br /></td></tr>
<tr class="separator:ae8a65928cd760d5c99c2bc1a55ac15c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34c6cce940b3b06474b6c96f6c020d81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi4_8h.xhtml#a34c6cce940b3b06474b6c96f6c020d81">REG_SPI4_RNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C514U)</td></tr>
<tr class="memdesc:a34c6cce940b3b06474b6c96f6c020d81"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI4) Receive Next Counter Register  <a href="#a34c6cce940b3b06474b6c96f6c020d81">More...</a><br /></td></tr>
<tr class="separator:a34c6cce940b3b06474b6c96f6c020d81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a129c8b66170691333f752504053f8cd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi4_8h.xhtml#a129c8b66170691333f752504053f8cd2">REG_SPI4_TNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C518U)</td></tr>
<tr class="memdesc:a129c8b66170691333f752504053f8cd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI4) Transmit Next Pointer Register  <a href="#a129c8b66170691333f752504053f8cd2">More...</a><br /></td></tr>
<tr class="separator:a129c8b66170691333f752504053f8cd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afca6697686721a15e9bba997f1ea929d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi4_8h.xhtml#afca6697686721a15e9bba997f1ea929d">REG_SPI4_TNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C51CU)</td></tr>
<tr class="memdesc:afca6697686721a15e9bba997f1ea929d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI4) Transmit Next Counter Register  <a href="#afca6697686721a15e9bba997f1ea929d">More...</a><br /></td></tr>
<tr class="separator:afca6697686721a15e9bba997f1ea929d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a9660f2e52204a1b3fce90bfc59c498"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi4_8h.xhtml#a9a9660f2e52204a1b3fce90bfc59c498">REG_SPI4_PTCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4001C520U)</td></tr>
<tr class="memdesc:a9a9660f2e52204a1b3fce90bfc59c498"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI4) Transfer Control Register  <a href="#a9a9660f2e52204a1b3fce90bfc59c498">More...</a><br /></td></tr>
<tr class="separator:a9a9660f2e52204a1b3fce90bfc59c498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac075f1b1c9e44382cb4f240fe901a952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi4_8h.xhtml#ac075f1b1c9e44382cb4f240fe901a952">REG_SPI4_PTSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4001C524U)</td></tr>
<tr class="memdesc:ac075f1b1c9e44382cb4f240fe901a952"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI4) Transfer Status Register  <a href="#ac075f1b1c9e44382cb4f240fe901a952">More...</a><br /></td></tr>
<tr class="separator:ac075f1b1c9e44382cb4f240fe901a952"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2014-2015 Atmel Corporation. </p>
<p>All rights reserved. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a647d108d8ce1778c1b577ea8efe67c19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a647d108d8ce1778c1b577ea8efe67c19">&sect;&nbsp;</a></span>REG_SPI4_CMPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI4_CMPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C448U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI4) SPI Comparison Register </p>

</div>
</div>
<a id="a45211758333ceb5cf1eb0f8bc9f9eb8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45211758333ceb5cf1eb0f8bc9f9eb8e">&sect;&nbsp;</a></span>REG_SPI4_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI4_CR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4001C400U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI4) SPI Control Register </p>

</div>
</div>
<a id="a8d02b1d534dd6e7b4ff6d96cac5aa505"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d02b1d534dd6e7b4ff6d96cac5aa505">&sect;&nbsp;</a></span>REG_SPI4_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI4_CSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C430U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI4) SPI Chip Select Register </p>

</div>
</div>
<a id="a56d2da11b5ad239252475cba45b5a28e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56d2da11b5ad239252475cba45b5a28e">&sect;&nbsp;</a></span>REG_SPI4_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI4_IDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4001C418U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI4) SPI Interrupt Disable Register </p>

</div>
</div>
<a id="ac0d738f1cef9cb696b584c2cb02dbc0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0d738f1cef9cb696b584c2cb02dbc0e">&sect;&nbsp;</a></span>REG_SPI4_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI4_IER&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4001C414U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI4) SPI Interrupt Enable Register </p>

</div>
</div>
<a id="a9e32c43b3310e874e387e7207072a52c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e32c43b3310e874e387e7207072a52c">&sect;&nbsp;</a></span>REG_SPI4_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI4_IMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4001C41CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI4) SPI Interrupt Mask Register </p>

</div>
</div>
<a id="a1d217ae7e33e7e356dd947216c3cf055"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d217ae7e33e7e356dd947216c3cf055">&sect;&nbsp;</a></span>REG_SPI4_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI4_MR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C404U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI4) SPI Mode Register </p>

</div>
</div>
<a id="a9a9660f2e52204a1b3fce90bfc59c498"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a9660f2e52204a1b3fce90bfc59c498">&sect;&nbsp;</a></span>REG_SPI4_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI4_PTCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4001C520U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI4) Transfer Control Register </p>

</div>
</div>
<a id="ac075f1b1c9e44382cb4f240fe901a952"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac075f1b1c9e44382cb4f240fe901a952">&sect;&nbsp;</a></span>REG_SPI4_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI4_PTSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4001C524U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI4) Transfer Status Register </p>

</div>
</div>
<a id="a26f1b77074b2110c8a19769d6a50b3e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26f1b77074b2110c8a19769d6a50b3e7">&sect;&nbsp;</a></span>REG_SPI4_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI4_RCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C504U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI4) Receive Counter Register </p>

</div>
</div>
<a id="a641c5712f6551c40ce271cc6ff0ceff5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a641c5712f6551c40ce271cc6ff0ceff5">&sect;&nbsp;</a></span>REG_SPI4_RDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI4_RDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4001C408U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI4) SPI Receive Data Register </p>

</div>
</div>
<a id="a34c6cce940b3b06474b6c96f6c020d81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34c6cce940b3b06474b6c96f6c020d81">&sect;&nbsp;</a></span>REG_SPI4_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI4_RNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C514U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI4) Receive Next Counter Register </p>

</div>
</div>
<a id="ae8a65928cd760d5c99c2bc1a55ac15c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8a65928cd760d5c99c2bc1a55ac15c1">&sect;&nbsp;</a></span>REG_SPI4_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI4_RNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C510U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI4) Receive Next Pointer Register </p>

</div>
</div>
<a id="a8a8d24214fd5e82385ee69645b70eba9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a8d24214fd5e82385ee69645b70eba9">&sect;&nbsp;</a></span>REG_SPI4_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI4_RPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C500U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI4) Receive Pointer Register </p>

</div>
</div>
<a id="af9bc8e44d5cc2e3c87b76d3f41a4c6d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9bc8e44d5cc2e3c87b76d3f41a4c6d4">&sect;&nbsp;</a></span>REG_SPI4_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI4_SR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4001C410U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI4) SPI Status Register </p>

</div>
</div>
<a id="a8763c6d4dc392f73f07ae7ff7f44f0e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8763c6d4dc392f73f07ae7ff7f44f0e6">&sect;&nbsp;</a></span>REG_SPI4_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI4_TCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C50CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI4) Transmit Counter Register </p>

</div>
</div>
<a id="af9ac53322e74b0ac51bb947ea7d146ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9ac53322e74b0ac51bb947ea7d146ad">&sect;&nbsp;</a></span>REG_SPI4_TDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI4_TDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4001C40CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI4) SPI Transmit Data Register </p>

</div>
</div>
<a id="afca6697686721a15e9bba997f1ea929d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afca6697686721a15e9bba997f1ea929d">&sect;&nbsp;</a></span>REG_SPI4_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI4_TNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C51CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI4) Transmit Next Counter Register </p>

</div>
</div>
<a id="a129c8b66170691333f752504053f8cd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a129c8b66170691333f752504053f8cd2">&sect;&nbsp;</a></span>REG_SPI4_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI4_TNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C518U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI4) Transmit Next Pointer Register </p>

</div>
</div>
<a id="a49399fb59861f018be7e08b92e8f88e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49399fb59861f018be7e08b92e8f88e4">&sect;&nbsp;</a></span>REG_SPI4_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI4_TPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C508U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI4) Transmit Pointer Register </p>

</div>
</div>
<a id="a63ac796d75fc9c7688792f835b33256f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63ac796d75fc9c7688792f835b33256f">&sect;&nbsp;</a></span>REG_SPI4_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI4_WPMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C4E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI4) SPI Write Protection Mode Register </p>

</div>
</div>
<a id="a35183a726d15864998a89875a88ae488"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35183a726d15864998a89875a88ae488">&sect;&nbsp;</a></span>REG_SPI4_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI4_WPSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4001C4E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI4) SPI Write Protection Status Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
