{"sha": "e7b533a2d431572668daa57c9f3f57530b1f75c1", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZTdiNTMzYTJkNDMxNTcyNjY4ZGFhNTdjOWYzZjU3NTMwYjFmNzVjMQ==", "commit": {"author": {"name": "Alexander Ivchenko", "email": "alexander.ivchenko@intel.com", "date": "2014-08-28T06:30:27Z"}, "committer": {"name": "Kirill Yukhin", "email": "kyukhin@gcc.gnu.org", "date": "2014-08-28T06:30:27Z"}, "message": "AVX-512. Add integer max/min.\n\ngcc/\n\t* config/i386/sse.md\n\t(define_mode_iterator VI128_256): New.\n\t(define_insn \"<mask_codefor><code><mode>3<mask_name>\"): Ditto.\n\nCo-Authored-By: Andrey Turetskiy <andrey.turetskiy@intel.com>\nCo-Authored-By: Anna Tikhonova <anna.tikhonova@intel.com>\nCo-Authored-By: Ilya Tocar <ilya.tocar@intel.com>\nCo-Authored-By: Ilya Verbin <ilya.verbin@intel.com>\nCo-Authored-By: Kirill Yukhin <kirill.yukhin@intel.com>\nCo-Authored-By: Maxim Kuznetsov <maxim.kuznetsov@intel.com>\nCo-Authored-By: Michael Zolotukhin <michael.v.zolotukhin@intel.com>\n\nFrom-SVN: r214669", "tree": {"sha": "63512c2ad8bc6f1b9f6bcfdde7cac148e380281f", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/63512c2ad8bc6f1b9f6bcfdde7cac148e380281f"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/e7b533a2d431572668daa57c9f3f57530b1f75c1", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e7b533a2d431572668daa57c9f3f57530b1f75c1", "html_url": "https://github.com/Rust-GCC/gccrs/commit/e7b533a2d431572668daa57c9f3f57530b1f75c1", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e7b533a2d431572668daa57c9f3f57530b1f75c1/comments", "author": null, "committer": null, "parents": [{"sha": "dc3b8d27d4b98cb35404713f6dcb9017f583c2c8", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/dc3b8d27d4b98cb35404713f6dcb9017f583c2c8", "html_url": "https://github.com/Rust-GCC/gccrs/commit/dc3b8d27d4b98cb35404713f6dcb9017f583c2c8"}], "stats": {"total": 27, "additions": 27, "deletions": 0}, "files": [{"sha": "326919a29c95d0a2e8abef22f45700d8d57af172", "filename": "gcc/ChangeLog", "status": "modified", "additions": 13, "deletions": 0, "changes": 13, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e7b533a2d431572668daa57c9f3f57530b1f75c1/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e7b533a2d431572668daa57c9f3f57530b1f75c1/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=e7b533a2d431572668daa57c9f3f57530b1f75c1", "patch": "@@ -1,3 +1,16 @@\n+2014-08-28  Alexander Ivchenko  <alexander.ivchenko@intel.com>\n+\t    Maxim Kuznetsov  <maxim.kuznetsov@intel.com>\n+\t    Anna Tikhonova  <anna.tikhonova@intel.com>\n+\t    Ilya Tocar  <ilya.tocar@intel.com>\n+\t    Andrey Turetskiy  <andrey.turetskiy@intel.com>\n+\t    Ilya Verbin  <ilya.verbin@intel.com>\n+\t    Kirill Yukhin  <kirill.yukhin@intel.com>\n+\t    Michael Zolotukhin  <michael.v.zolotukhin@intel.com>\n+\n+\t* config/i386/sse.md\n+\t(define_mode_iterator VI128_256): New.\n+\t(define_insn \"<mask_codefor><code><mode>3<mask_name>\"): Ditto.\n+\n 2014-08-28  Alexander Ivchenko  <alexander.ivchenko@intel.com>\n \t    Maxim Kuznetsov  <maxim.kuznetsov@intel.com>\n \t    Anna Tikhonova  <anna.tikhonova@intel.com>"}, {"sha": "6c99d846062a1082bfd2a762c769f5c890d67b8e", "filename": "gcc/config/i386/sse.md", "status": "modified", "additions": 14, "deletions": 0, "changes": 14, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e7b533a2d431572668daa57c9f3f57530b1f75c1/gcc%2Fconfig%2Fi386%2Fsse.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e7b533a2d431572668daa57c9f3f57530b1f75c1/gcc%2Fconfig%2Fi386%2Fsse.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fsse.md?ref=e7b533a2d431572668daa57c9f3f57530b1f75c1", "patch": "@@ -281,6 +281,9 @@\n (define_mode_iterator VI8_256_512\n   [V8DI (V4DI \"TARGET_AVX512VL\")])\n \n+(define_mode_iterator VI128_256\n+  [V4DI V2DI V4SI (V16QI \"TARGET_AVX512BW\") (V8HI \"TARGET_AVX512BW\")])\n+\n (define_mode_iterator VI1_AVX2\n   [(V32QI \"TARGET_AVX2\") V16QI])\n \n@@ -8922,6 +8925,17 @@\n    (set_attr \"prefix\" \"maybe_evex\")\n    (set_attr \"mode\" \"OI\")])\n \n+(define_insn \"<mask_codefor><code><mode>3<mask_name>\"\n+  [(set (match_operand:VI128_256 0 \"register_operand\" \"=v\")\n+        (maxmin:VI128_256\n+          (match_operand:VI128_256 1 \"register_operand\" \"v\")\n+          (match_operand:VI128_256 2 \"nonimmediate_operand\" \"vm\")))]\n+  \"TARGET_AVX512VL\"\n+  \"vp<maxmin_int><ssemodesuffix>\\t{%2, %1, %0<mask_operand3>|%0<mask_operand3>, %1, %2}\"\n+  [(set_attr \"type\" \"sseiadd\")\n+   (set_attr \"prefix\" \"evex\")\n+   (set_attr \"mode\" \"<sseinsnmode>\")])\n+\n (define_expand \"<code><mode>3\"\n   [(set (match_operand:VI8_AVX2 0 \"register_operand\")\n \t(maxmin:VI8_AVX2"}]}