//
// Copyright (c) 2018 NVIDIA Corporation.
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
// Redistributions of source code must retain the above copyright notice,
// this list of conditions and the following disclaimer.
//
// Redistributions in binary form must reproduce the above copyright notice,
// this list of conditions and the following disclaimer in the documentation
// and/or other materials provided with the distribution.
//
// Neither the name of the NVIDIA Corporation nor the names of its contributors
// may be used to endorse or promote products derived from this software
// without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
// POSSIBILITY OF SUCH DAMAGE.
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARSCE_HSM_ERROR_H_INC_
#define ___ARSCE_HSM_ERROR_H_INC_
#define NV_MOBILE_ARSCE_HSM_ERROR_H_UNIT_OF_OFFSET 1B

#define NV_SCE_HSM_ERROR_BACKBONE_CONTROL2HSM_FUNCTIONAL_CRITICAL_ERR   0
#define NV_SCE_HSM_ERROR_BACKBONE_CONTROL_AXIS_CENTRAL2HSM_CRITICAL_ERR 1
#define NV_SCE_HSM_ERROR_BACKBONE_CONTROL_AXIS_SATELLITE_GROUT2HSM_CRITICAL_ERR 2
#define NV_SCE_HSM_ERROR_BACKBONE_CONTROL_AXIS_SATELLITE_AXI2APB2HSM_CRITICAL_ERR       3
#define NV_SCE_HSM_ERROR_BACKBONE_CONTROL_AXIS_SATELLITE_PCIE2HSM_CRITICAL_ERR  4
#define NV_SCE_HSM_ERROR_BACKBONE_CONTROL_AXIS_SATELLITE_AON2HSM_CRITICAL_ERR   5
#define NV_SCE_HSM_ERROR_CBB_172HSM_CRITICAL_ERR        6
#define NV_SCE_HSM_ERROR_CBB_162HSM_CRITICAL_ERR        7
#define NV_SCE_HSM_ERROR_CBB_152HSM_CRITICAL_ERR        8
#define NV_SCE_HSM_ERROR_CBB_142HSM_CRITICAL_ERR        9
#define NV_SCE_HSM_ERROR_CBB_132HSM_CRITICAL_ERR        10
#define NV_SCE_HSM_ERROR_CBB_122HSM_CRITICAL_ERR        11
#define NV_SCE_HSM_ERROR_CBB_ERR_COLLATOR_112HSM_CRITICAL_ERR   12
#define NV_SCE_HSM_ERROR_CBB_ERR_COLLATOR_102HSM_CRITICAL_ERR   13
#define NV_SCE_HSM_ERROR_CBB_92HSM_CRITICAL_ERR 14
#define NV_SCE_HSM_ERROR_CBB_82HSM_CRITICAL_ERR 15
#define NV_SCE_HSM_ERROR_CBB_72HSM_CRITICAL_ERR 16
#define NV_SCE_HSM_ERROR_CBB_62HSM_CRITICAL_ERR 17
#define NV_SCE_HSM_ERROR_CBB_52HSM_CRITICAL_ERR 18
#define NV_SCE_HSM_ERROR_CBB_42HSM_CRITICAL_ERR 19
#define NV_SCE_HSM_ERROR_CBB_32HSM_CRITICAL_ERR 20
#define NV_SCE_HSM_ERROR_CBB_22HSM_CRITICAL_ERR 21
#define NV_SCE_HSM_ERROR_CBB_12HSM_CRITICAL_ERR 22
#define NV_SCE_HSM_ERROR_CBB_ERR_COLLATOR_02HSM_CRITICAL_ERR    23
#define NV_SCE_HSM_ERROR_APE    24
#define NV_SCE_HSM_ERROR_CBB_ERR_COLLATOR_182HSM_CRITICAL_ERR   25
#define NV_SCE_HSM_ERROR_RSVD26 26
#define NV_SCE_HSM_ERROR_RSVD27 27
#define NV_SCE_HSM_ERROR_TKE_WDT_3      28
#define NV_SCE_HSM_ERROR_CVNOC2HSM_EC_FATAL_ERR 29
#define NV_SCE_HSM_ERROR_CVNOC2HSM_FATAL_ERR    30
#define NV_SCE_HSM_ERROR_CVSRAM2HSM_FATAL_ERR_SLICE0    31
#define NV_SCE_HSM_ERROR_CVSRAM2HSM_FATAL_ERR_SLICE1    32
#define NV_SCE_HSM_ERROR_CVSRAM2HSM_FATAL_ERR_SLICE2    33
#define NV_SCE_HSM_ERROR_CVSRAM2HSM_FATAL_ERR_SLICE3    34
#define NV_SCE_HSM_ERROR_SCE_HSM_TIMER  35
#define NV_SCE_HSM_ERROR_RSVD36 36
#define NV_SCE_HSM_ERROR_RSVD37 37
#define NV_SCE_HSM_ERROR_RSVD38 38
#define NV_SCE_HSM_ERROR_RSVD39 39
#define NV_SCE_HSM_ERROR_HSM_CRITICAL_ERR       40
#define NV_SCE_HSM_ERROR_RSVD41 41
#define NV_SCE_HSM_ERROR_GPU    42
#define NV_SCE_HSM_ERROR_GPU2SOC_CLKMON_FAULT_INTR      43
#define NV_SCE_HSM_ERROR_GPU2ICTLR_INTR_0       44
#define NV_SCE_HSM_ERROR_QUALENG_CRITICAL_ERR   45
#define NV_SCE_HSM_ERROR_MC_CHANNEL15_CRITICAL_ERR      46
#define NV_SCE_HSM_ERROR_MC_CHANNEL14_CRITICAL_ERR      47
#define NV_SCE_HSM_ERROR_MC_CHANNEL13_CRITICAL_ERR      48
#define NV_SCE_HSM_ERROR_MC_CHANNEL12_CRITICAL_ERR      49
#define NV_SCE_HSM_ERROR_MC_CHANNEL11_CRITICAL_ERR      50
#define NV_SCE_HSM_ERROR_MC_CHANNEL10_CRITICAL_ERR      51
#define NV_SCE_HSM_ERROR_MC_CHANNEL9_CRITICAL_ERR       52
#define NV_SCE_HSM_ERROR_MC_CHANNEL8_CRITICAL_ERR       53
#define NV_SCE_HSM_ERROR_MC_CHANNEL7_CRITICAL_ERR       54
#define NV_SCE_HSM_ERROR_MC_CHANNEL6_CRITICAL_ERR       55
#define NV_SCE_HSM_ERROR_MC_CHANNEL5_CRITICAL_ERR       56
#define NV_SCE_HSM_ERROR_MC_CHANNEL4_CRITICAL_ERR       57
#define NV_SCE_HSM_ERROR_MC_CHANNEL3_CRITICAL_ERR       58
#define NV_SCE_HSM_ERROR_MC_CHANNEL2_CRITICAL_ERR       59
#define NV_SCE_HSM_ERROR_MC_CHANNEL1_CRITICAL_ERR       60
#define NV_SCE_HSM_ERROR_MC_CHANNEL0_CRITICAL_ERR       61
#define NV_SCE_HSM_ERROR_EMC_CHANNEL15_CRITICAL_ERR     62
#define NV_SCE_HSM_ERROR_EMC_CHANNEL14_CRITICAL_ERR     63
#define NV_SCE_HSM_ERROR_EMC_CHANNEL13_CRITICAL_ERR     64
#define NV_SCE_HSM_ERROR_EMC_CHANNEL12_CRITICAL_ERR     65
#define NV_SCE_HSM_ERROR_EMC_CHANNEL11_CRITICAL_ERR     66
#define NV_SCE_HSM_ERROR_EMC_CHANNEL10_CRITICAL_ERR     67
#define NV_SCE_HSM_ERROR_EMC_CHANNEL9_CRITICAL_ERR      68
#define NV_SCE_HSM_ERROR_EMC_CHANNEL8_CRITICAL_ERR      69
#define NV_SCE_HSM_ERROR_EMC_CHANNEL7_CRITICAL_ERR      70
#define NV_SCE_HSM_ERROR_EMC_CHANNEL6_CRITICAL_ERR      71
#define NV_SCE_HSM_ERROR_EMC_CHANNEL5_CRITICAL_ERR      72
#define NV_SCE_HSM_ERROR_EMC_CHANNEL4_CRITICAL_ERR      73
#define NV_SCE_HSM_ERROR_EMC_CHANNEL3_CRITICAL_ERR      74
#define NV_SCE_HSM_ERROR_EMC_CHANNEL2_CRITICAL_ERR      75
#define NV_SCE_HSM_ERROR_EMC_CHANNEL1_CRITICAL_ERR      76
#define NV_SCE_HSM_ERROR_EMC_CHANNEL0_CRITICAL_ERR      77
#define NV_SCE_HSM_ERROR_MC_HUB3_CRITICAL_ERR   78
#define NV_SCE_HSM_ERROR_MC_HUB2_CRITICAL_ERR   79
#define NV_SCE_HSM_ERROR_MC_HUB1_CRITICAL_ERR   80
#define NV_SCE_HSM_ERROR_MC_HUB0_CRITICAL_ERR   81
#define NV_SCE_HSM_ERROR_MSSNVLINK4_CRITICAL_ERR        82
#define NV_SCE_HSM_ERROR_MSSNVLINK3_CRITICAL_ERR        83
#define NV_SCE_HSM_ERROR_MSSNVLINK2_CRITICAL_ERR        84
#define NV_SCE_HSM_ERROR_MSSNVLINK1_CRITICAL_ERR        85
#define NV_SCE_HSM_ERROR_MSSNVLINK0_CRITICAL_ERR        86
#define NV_SCE_HSM_ERROR_TCU_WRAP0_CRITICAL_ERR 87
#define NV_SCE_HSM_ERROR_MC_HUBC_CRITICAL_ERR   88
#define NV_SCE_HSM_ERROR_MCF_SLICE3_CRITICAL_ERR        89
#define NV_SCE_HSM_ERROR_MCF_SLICE2_CRITICAL_ERR        90
#define NV_SCE_HSM_ERROR_MCF_SLICE1_CRITICAL_ERR        91
#define NV_SCE_HSM_ERROR_MCF_SLICE0_CRITICAL_ERR        92
#define NV_SCE_HSM_ERROR_MCF_IREQX_CRITICAL_ERR 93
#define NV_SCE_HSM_ERROR_MCF_IRSPX1_CRITICAL_ERR        94
#define NV_SCE_HSM_ERROR_MCF_IRSPX0_CRITICAL_ERR        95
#define NV_SCE_HSM_ERROR_MCF_OREQX1_CRITICAL_ERR        96
#define NV_SCE_HSM_ERROR_MCF_OREQX0_CRITICAL_ERR        97
#define NV_SCE_HSM_ERROR_MCF_ORSPX_CRITICAL_ERR 98
#define NV_SCE_HSM_ERROR_SYSRAM1_CRITICAL_ERR   99
#define NV_SCE_HSM_ERROR_SYSRAM0_CRITICAL_ERR   100
#define NV_SCE_HSM_ERROR_MSS_SBS_CRITICAL_ERR   101
#define NV_SCE_HSM_ERROR_RSVD102        102
#define NV_SCE_HSM_ERROR_RSVD103        103
#define NV_SCE_HSM_ERROR_RSVD104        104
#define NV_SCE_HSM_ERROR_RSVD105        105
#define NV_SCE_HSM_ERROR_RSVD106        106
#define NV_SCE_HSM_ERROR_RSVD107        107
#define NV_SCE_HSM_ERROR_RSVD108        108
#define NV_SCE_HSM_ERROR_RSVD109        109
#define NV_SCE_HSM_ERROR_TSA_NODE_55_CRITICAL_ERR       110
#define NV_SCE_HSM_ERROR_TSA_NODE_54_CRITICAL_ERR       111
#define NV_SCE_HSM_ERROR_TSA_NODE_53_CRITICAL_ERR       112
#define NV_SCE_HSM_ERROR_TSA_NODE_52_CRITICAL_ERR       113
#define NV_SCE_HSM_ERROR_TSA_NODE_51_CRITICAL_ERR       114
#define NV_SCE_HSM_ERROR_TSA_NODE_50_CRITICAL_ERR       115
#define NV_SCE_HSM_ERROR_TSA_NODE_49_CRITICAL_ERR       116
#define NV_SCE_HSM_ERROR_TSA_NODE_48_CRITICAL_ERR       117
#define NV_SCE_HSM_ERROR_TSA_NODE_47_CRITICAL_ERR       118
#define NV_SCE_HSM_ERROR_TSA_NODE_46_CRITICAL_ERR       119
#define NV_SCE_HSM_ERROR_TSA_NODE_45_CRITICAL_ERR       120
#define NV_SCE_HSM_ERROR_TSA_NODE_44_CRITICAL_ERR       121
#define NV_SCE_HSM_ERROR_TSA_NODE_43_CRITICAL_ERR       122
#define NV_SCE_HSM_ERROR_TSA_NODE_42_CRITICAL_ERR       123
#define NV_SCE_HSM_ERROR_TSA_NODE_41_CRITICAL_ERR       124
#define NV_SCE_HSM_ERROR_TSA_NODE_40_CRITICAL_ERR       125
#define NV_SCE_HSM_ERROR_TSA_NODE_39_CRITICAL_ERR       126
#define NV_SCE_HSM_ERROR_TSA_NODE_38_CRITICAL_ERR       127
#define NV_SCE_HSM_ERROR_TSA_NODE_37_CRITICAL_ERR       128
#define NV_SCE_HSM_ERROR_TSA_NODE_36_CRITICAL_ERR       129
#define NV_SCE_HSM_ERROR_TSA_NODE_35_CRITICAL_ERR       130
#define NV_SCE_HSM_ERROR_TSA_NODE_34_CRITICAL_ERR       131
#define NV_SCE_HSM_ERROR_TSA_NODE_33_CRITICAL_ERR       132
#define NV_SCE_HSM_ERROR_TSA_NODE_32_CRITICAL_ERR       133
#define NV_SCE_HSM_ERROR_TSA_NODE_31_CRITICAL_ERR       134
#define NV_SCE_HSM_ERROR_TSA_NODE_30_CRITICAL_ERR       135
#define NV_SCE_HSM_ERROR_TSA_NODE_29_CRITICAL_ERR       136
#define NV_SCE_HSM_ERROR_TSA_NODE_28_CRITICAL_ERR       137
#define NV_SCE_HSM_ERROR_TSA_NODE_27_CRITICAL_ERR       138
#define NV_SCE_HSM_ERROR_TSA_NODE_26_CRITICAL_ERR       139
#define NV_SCE_HSM_ERROR_TSA_NODE_25_CRITICAL_ERR       140
#define NV_SCE_HSM_ERROR_TSA_NODE_24_CRITICAL_ERR       141
#define NV_SCE_HSM_ERROR_TSA_NODE_23_CRITICAL_ERR       142
#define NV_SCE_HSM_ERROR_TSA_NODE_22_CRITICAL_ERR       143
#define NV_SCE_HSM_ERROR_TSA_NODE_21_CRITICAL_ERR       144
#define NV_SCE_HSM_ERROR_TSA_NODE_20_CRITICAL_ERR       145
#define NV_SCE_HSM_ERROR_TSA_NODE_19_CRITICAL_ERR       146
#define NV_SCE_HSM_ERROR_TSA_NODE_18_CRITICAL_ERR       147
#define NV_SCE_HSM_ERROR_TSA_NODE_17_CRITICAL_ERR       148
#define NV_SCE_HSM_ERROR_TSA_NODE_16_CRITICAL_ERR       149
#define NV_SCE_HSM_ERROR_TSA_NODE_15_CRITICAL_ERR       150
#define NV_SCE_HSM_ERROR_TSA_NODE_14_CRITICAL_ERR       151
#define NV_SCE_HSM_ERROR_TSA_NODE_13_CRITICAL_ERR       152
#define NV_SCE_HSM_ERROR_TSA_NODE_12_CRITICAL_ERR       153
#define NV_SCE_HSM_ERROR_TSA_NODE_11_CRITICAL_ERR       154
#define NV_SCE_HSM_ERROR_TSA_NODE_10_CRITICAL_ERR       155
#define NV_SCE_HSM_ERROR_TSA_NODE_9_CRITICAL_ERR        156
#define NV_SCE_HSM_ERROR_TSA_NODE_8_CRITICAL_ERR        157
#define NV_SCE_HSM_ERROR_TSA_NODE_7_CRITICAL_ERR        158
#define NV_SCE_HSM_ERROR_TSA_NODE_6_CRITICAL_ERR        159
#define NV_SCE_HSM_ERROR_TSA_NODE_5_CRITICAL_ERR        160
#define NV_SCE_HSM_ERROR_TSA_NODE_4_CRITICAL_ERR        161
#define NV_SCE_HSM_ERROR_TSA_NODE_3_CRITICAL_ERR        162
#define NV_SCE_HSM_ERROR_TSA_NODE_2_CRITICAL_ERR        163
#define NV_SCE_HSM_ERROR_TSA_NODE_1_CRITICAL_ERR        164
#define NV_SCE_HSM_ERROR_TSA_NODE_0_CRITICAL_ERR        165
#define NV_SCE_HSM_ERROR_RSVD166        166
#define NV_SCE_HSM_ERROR_RSVD167        167
#define NV_SCE_HSM_ERROR_BPMPNOC_HSM_CRITICAL_ERR       168
#define NV_SCE_HSM_ERROR_BPMPNOC_HSM_FUNCTIONAL_ERR     169
#define NV_SCE_HSM_ERROR_MSS_AON_CRITICAL_ERR   170
#define NV_SCE_HSM_ERROR_PMC_FMON_OSCNFUSE_CLK_CRITICAL_ERR     171
#define NV_SCE_HSM_ERROR_PMC_FMON_PMC_CLK_CRITICAL_ERR  172
#define NV_SCE_HSM_ERROR_RSVD173        173
#define NV_SCE_HSM_ERROR_RSVD174        174
#define NV_SCE_HSM_ERROR_RSVD175        175
#define NV_SCE_HSM_ERROR_RSVD176        176
#define NV_SCE_HSM_ERROR_RSVD177        177
#define NV_SCE_HSM_ERROR_TKE_WDT_6      178
#define NV_SCE_HSM_ERROR_RCE_NOC_CRITICAL_ERR   179
#define NV_SCE_HSM_ERROR_RCE_EC_CRITICAL_ERR    180
#define NV_SCE_HSM_ERROR_RSVD181        181
#define NV_SCE_HSM_ERROR_RSVD182        182
#define NV_SCE_HSM_ERROR_RCE_GPCDMA_CRITICAL_ERR        183
#define NV_SCE_HSM_ERROR_TKE_WDT_4      184
#define NV_SCE_HSM_ERROR_SCE_NOC_FUNCTIONAL_ERR 185
#define NV_SCE_HSM_ERROR_SCE_NOC_CRITICAL_ERR   186
#define NV_SCE_HSM_ERROR_SCE_EC_CRITICAL_ERR    187
#define NV_SCE_HSM_ERROR_RSVD188        188
#define NV_SCE_HSM_ERROR_RSVD189        189
#define NV_SCE_HSM_ERROR_SCE_GPCDMA_CRITICAL_ERR        190
#define NV_SCE_HSM_ERROR_RSVD191        191
#define NV_SCE_HSM_ERROR_RSVD192        192
#define NV_SCE_HSM_ERROR_RSVD193        193
#define NV_SCE_HSM_ERROR_RSVD194        194
#define NV_SCE_HSM_ERROR_HSIO_XUSB_0    195
#define NV_SCE_HSM_ERROR_RSVD196        196
#define NV_SCE_HSM_ERROR_TKE_WDT_5      197
#define NV_SCE_HSM_ERROR_RSVD198        198
#define NV_SCE_HSM_ERROR_AON_HSM_CRITICAL_ERROR 199
#define NV_SCE_HSM_ERROR_AON_NOC_FUNCTIONAL_CRITICAL_ERR        200
#define NV_SCE_HSM_ERROR_AON_NOC_PG_CRITICAL_ERR        201
#define NV_SCE_HSM_ERROR_AON_NOC_NPG_CRITICAL_ERR       202
#define NV_SCE_HSM_ERROR_BPMP_EC_CRITICAL       203
#define NV_SCE_HSM_ERROR_CRITICAL_ERR_NVENC_0_CAR       204
#define NV_SCE_HSM_ERROR_CRITICAL_ERR_NVENC_1_CAR       205
#define NV_SCE_HSM_ERROR_CRITICAL_ERR_PEX_0_CAR 206
#define NV_SCE_HSM_ERROR_CRITICAL_ERR_PEX_1_CAR 207
#define NV_SCE_HSM_ERROR_CRITICAL_ERR_PVA_1_CAR 208
#define NV_SCE_HSM_ERROR_CRITICAL_ERR_PVA_0_CAR 209
#define NV_SCE_HSM_ERROR_CRITICAL_ERR_MC_2_CAR  210
#define NV_SCE_HSM_ERROR_CRITICAL_ERR_MC_0_CAR  211
#define NV_SCE_HSM_ERROR_CRITICAL_ERR_MC_3_CAR  212
#define NV_SCE_HSM_ERROR_CRITICAL_ERR_MC_1_CAR  213
#define NV_SCE_HSM_ERROR_CRITICAL_ERR_NVDEC_1_CAR       214
#define NV_SCE_HSM_ERROR_CRITICAL_ERR_NVDEC_0_CAR       215
#define NV_SCE_HSM_ERROR_CRITICAL_ERR_NVDISPLAY0_CAR    216
#define NV_SCE_HSM_ERROR_CAR_CRITICAL_ERR_SCE   217
#define NV_SCE_HSM_ERROR_CRITICAL_ERR_I2CB_CAR  218
#define NV_SCE_HSM_ERROR_CRITICAL_ERR_HOST1X_CAR        219
#define NV_SCE_HSM_ERROR_CRITICAL_ERR_RCE_CAR   220
#define NV_SCE_HSM_ERROR_CRITICAL_ERR_PEXB_CAR  221
#define NV_SCE_HSM_ERROR_CRITICAL_ERR_VI_CAR    222
#define NV_SCE_HSM_ERROR_CAR_CRITICAL_ERR_SOR   223
#define NV_SCE_HSM_ERROR_CRITICAL_ERR_NVJPG_CAR 224
#define NV_SCE_HSM_ERROR_CRITICAL_ERR_CVNAS_CAR 225
#define NV_SCE_HSM_ERROR_CRITICAL_ERR_SE_CAR    226
#define NV_SCE_HSM_ERROR_CRITICAL_ERR_DLA_CAR   227
#define NV_SCE_HSM_ERROR_CRITICAL_ERR_NVCSI_CAR 228
#define NV_SCE_HSM_ERROR_CRITICAL_ERR_AON_CAR   229
#define NV_SCE_HSM_ERROR_CRITICAL_ERR_AXIS_CAR  230
#define NV_SCE_HSM_ERROR_CRITICAL_ERR_I2CA_CAR  231
#define NV_SCE_HSM_ERROR_CRITICAL_ERR_EQOS_CAR  232
#define NV_SCE_HSM_ERROR_CRITICAL_ERR_PEXA_CAR  233
#define NV_SCE_HSM_ERROR_CAR_CRITICAL_ERR_BPMP  234
#define NV_SCE_HSM_ERROR_CRITICAL_ERR_NVDISPLAY3_CAR    235
#define NV_SCE_HSM_ERROR_CRITICAL_ERR_EMCHUB_CAR        236
#define NV_SCE_HSM_ERROR_CRITICAL_ERR_I2C_SLOW_CAR      237
#define NV_SCE_HSM_ERROR_CRITICAL_ERR_NVDISPLAYHUB_CAR  238
#define NV_SCE_HSM_ERROR_CRITICAL_ERR_ISP_CAR   239
#define NV_SCE_HSM_ERROR_CRITICAL_ERR_PEXC_CAR  240
#define NV_SCE_HSM_ERROR_CRITICAL_ERR_VIC_CAR   241
#define NV_SCE_HSM_ERROR_CRITICAL_ERR_NVDISPLAY2_CAR    242
#define NV_SCE_HSM_ERROR_CRITICAL_ERR_NVDISPLAY1_CAR    243
#define NV_SCE_HSM_ERROR_CRITICAL_ERR_NVL_CAR   244
#define NV_SCE_HSM_ERROR_RSVD245        245
#define NV_SCE_HSM_ERROR_RSVD246        246
#define NV_SCE_HSM_ERROR_RSVD247        247
#define NV_SCE_HSM_ERROR_RSVD248        248
#define NV_SCE_HSM_ERROR_RSVD249        249
#define NV_SCE_HSM_ERROR_RSVD250        250
#define NV_SCE_HSM_ERROR_RSVD251        251
#define NV_SCE_HSM_ERROR_CCPLEX2SCE_HSM_ERROR_1 252
#define NV_SCE_HSM_ERROR_DISPLAY_2HSM_CRITICAL_ERR      253
#define NV_SCE_HSM_ERROR_SOR3_2HSM_CRITICAL_ERR 254
#define NV_SCE_HSM_ERROR_SOR2_2HSM_CRITICAL_ERR 255
#define NV_SCE_HSM_ERROR_SOR1_2HSM_CRITICAL_ERR 256
#define NV_SCE_HSM_ERROR_SOR0_2HSM_CRITICAL_ERR 257
#define NV_SCE_HSM_ERROR_RSVD258        258
#define NV_SCE_HSM_ERROR_RSVD259        259
#define NV_SCE_HSM_ERROR_RSVD260        260
#define NV_SCE_HSM_ERROR_RSVD261        261
#define NV_SCE_HSM_ERROR_GPCDMA_CRITICAL_ERR    262
#define NV_SCE_HSM_ERROR_HOST1X2HSM_CRITICAL_ERR        263
#define NV_SCE_HSM_ERROR_MISC_EC_CRITICAL_ERR   264
#define NV_SCE_HSM_ERROR_ISP_UNCORRECTABLE_FAULT        265
#define NV_SCE_HSM_ERROR_NVCSI_CRITICAL_ERR     266
#define NV_SCE_HSM_ERROR_DLA0_FAULT_CRITICAL    267
#define NV_SCE_HSM_ERROR_DLA1_FAULT_CRITICAL    268
#define NV_SCE_HSM_ERROR_NVENC2HSM_CRITICAL_ERR 269
#define NV_SCE_HSM_ERROR_NVENC12HSM_CRITICAL_ERR        270
#define NV_SCE_HSM_ERROR_VIC2HSM_CRITICAL_ERR   271
#define NV_SCE_HSM_ERROR_PVA0_HSM_UNCORRERR     272
#define NV_SCE_HSM_ERROR_PVA1_HSM_UNCORRERR     273
#define NV_SCE_HSM_ERROR_AOWDT  274
#define NV_SCE_HSM_ERROR_LSIO_SPI_1     275
#define NV_SCE_HSM_ERROR_LSIO_SPI_0     276
#define NV_SCE_HSM_ERROR_AON_SPI        277
#define NV_SCE_HSM_ERROR_TKE_WDT_2      278
#define NV_SCE_HSM_ERROR_TKE_WDT_1      279
#define NV_SCE_HSM_ERROR_TKE_WDT_0      280
#define NV_SCE_HSM_ERROR_VI_CRITICAL    281
#define NV_SCE_HSM_ERROR_DGPU_FAULT_IN  282
#define NV_SCE_HSM_ERROR_DRAM_ECC1      283
#define NV_SCE_HSM_ERROR_DRAM_ECC0      284
#define NV_SCE_HSM_ERROR_NVLINK2HOST_INTR_0     285
#define NV_SCE_HSM_ERROR_PEX0_C0_SYS_FAULT      286
#define NV_SCE_HSM_ERROR_PEX0_C1_SYS_FAULT      287
#define NV_SCE_HSM_ERROR_PEX0_C2_SYS_FAULT      288
#define NV_SCE_HSM_ERROR_PEX0_C3_SYS_FAULT      289
#define NV_SCE_HSM_ERROR_PEX0_C4_SYS_FAULT      290
#define NV_SCE_HSM_ERROR_PEX1_C5_SYS_FAULT      291
#define NV_SCE_HSM_ERROR_RSVD292        292
#define NV_SCE_HSM_ERROR_RSVD293        293
#define NV_SCE_HSM_ERROR_RSVD294        294
#define NV_SCE_HSM_ERROR_RSVD295        295
#define NV_SCE_HSM_ERROR_PADCTL_EDP_CRITICAL_ERR        296
#define NV_SCE_HSM_ERROR_PADCTL_SYS_CRITICAL_ERR        297
#define NV_SCE_HSM_ERROR_RSVD298        298
#define NV_SCE_HSM_ERROR_RSVD299        299
#define NV_SCE_HSM_ERROR_RSVD300        300
#define NV_SCE_HSM_ERROR_RSVD301        301
#define NV_SCE_HSM_ERROR_RSVD302        302
#define NV_SCE_HSM_ERROR_RSVD303        303
#define NV_SCE_HSM_ERROR_RSVD304        304
#define NV_SCE_HSM_ERROR_RSVD305        305
#define NV_SCE_HSM_ERROR_RSVD306        306
#define NV_SCE_HSM_ERROR_RSVD307        307
#define NV_SCE_HSM_ERROR_RSVD308        308
#define NV_SCE_HSM_ERROR_RSVD309        309
#define NV_SCE_HSM_ERROR_RSVD310        310
#define NV_SCE_HSM_ERROR_RSVD311        311
#define NV_SCE_HSM_ERROR_RSVD312        312
#define NV_SCE_HSM_ERROR_RSVD313        313
#define NV_SCE_HSM_ERROR_RSVD314        314
#define NV_SCE_HSM_ERROR_RSVD315        315
#define NV_SCE_HSM_ERROR_RSVD316        316
#define NV_SCE_HSM_ERROR_RSVD317        317
#define NV_SCE_HSM_ERROR_RSVD318        318
#define NV_SCE_HSM_ERROR_RSVD319        319
#define NV_SCE_HSM_ERROR_CBB_172HSM_CORRECTED_ERR       320
#define NV_SCE_HSM_ERROR_CBB_162HSM_CORRECTED_ERR       321
#define NV_SCE_HSM_ERROR_CBB_152HSM_CORRECTED_ERR       322
#define NV_SCE_HSM_ERROR_CBB_142HSM_CORRECTED_ERR       323
#define NV_SCE_HSM_ERROR_CBB_132HSM_CORRECTED_ERR       324
#define NV_SCE_HSM_ERROR_CBB_122HSM_CORRECTED_ERR       325
#define NV_SCE_HSM_ERROR_CBB_ERR_COLLATOR_112HSM_CORRECTED_ERR  326
#define NV_SCE_HSM_ERROR_CBB_ERR_COLLATOR_102HSM_CORRECTED_ERR  327
#define NV_SCE_HSM_ERROR_CBB_92HSM_CORRECTED_ERR        328
#define NV_SCE_HSM_ERROR_CBB_82HSM_CORRECTED_ERR        329
#define NV_SCE_HSM_ERROR_CBB_72HSM_CORRECTED_ERR        330
#define NV_SCE_HSM_ERROR_CBB_62HSM_CORRECTED_ERR        331
#define NV_SCE_HSM_ERROR_CBB_52HSM_CORRECTED_ERR        332
#define NV_SCE_HSM_ERROR_CBB_42HSM_CORRECTED_ERR        333
#define NV_SCE_HSM_ERROR_CBB_32HSM_CORRECTED_ERR        334
#define NV_SCE_HSM_ERROR_CBB_22HSM_CORRECTED_ERR        335
#define NV_SCE_HSM_ERROR_CBB_12HSM_CORRECTED_ERR        336
#define NV_SCE_HSM_ERROR_CBB_ERR_COLLATOR_02HSM_CORRECTED_ERR   337
#define NV_SCE_HSM_ERROR_CBB_ERR_COLLATOR_182HSM_CORRECTED_ERR  338
#define NV_SCE_HSM_ERROR_RSVD339        339
#define NV_SCE_HSM_ERROR_SYSRAM0_CORRECTED_ERR  340
#define NV_SCE_HSM_ERROR_SYSRAM1_CORRECTED_ERR  341
#define NV_SCE_HSM_ERROR_CVNOC2HSM_EC_NONFATAL_ERR      342
#define NV_SCE_HSM_ERROR_CVNOC2HSM_FUNC_ERR     343
#define NV_SCE_HSM_ERROR_CVSRAM2HSM_NONFATAL_ERR_SLICE0 344
#define NV_SCE_HSM_ERROR_CVSRAM2HSM_NONFATAL_ERR_SLICE1 345
#define NV_SCE_HSM_ERROR_CVSRAM2HSM_NONFATAL_ERR_SLICE2 346
#define NV_SCE_HSM_ERROR_CVSRAM2HSM_NONFATAL_ERR_SLICE3 347
#define NV_SCE_HSM_ERROR_QUALENG_CORRECTED_ERR  348
#define NV_SCE_HSM_ERROR_RSVD349        349
#define NV_SCE_HSM_ERROR_MC_CHANNEL15_CORRECTED_ERR     350
#define NV_SCE_HSM_ERROR_MC_CHANNEL14_CORRECTED_ERR     351
#define NV_SCE_HSM_ERROR_MC_CHANNEL13_CORRECTED_ERR     352
#define NV_SCE_HSM_ERROR_MC_CHANNEL12_CORRECTED_ERR     353
#define NV_SCE_HSM_ERROR_MC_CHANNEL11_CORRECTED_ERR     354
#define NV_SCE_HSM_ERROR_MC_CHANNEL10_CORRECTED_ERR     355
#define NV_SCE_HSM_ERROR_MC_CHANNEL9_CORRECTED_ERR      356
#define NV_SCE_HSM_ERROR_MC_CHANNEL8_CORRECTED_ERR      357
#define NV_SCE_HSM_ERROR_MC_CHANNEL7_CORRECTED_ERR      358
#define NV_SCE_HSM_ERROR_MC_CHANNEL6_CORRECTED_ERR      359
#define NV_SCE_HSM_ERROR_MC_CHANNEL5_CORRECTED_ERR      360
#define NV_SCE_HSM_ERROR_MC_CHANNEL4_CORRECTED_ERR      361
#define NV_SCE_HSM_ERROR_MC_CHANNEL3_CORRECTED_ERR      362
#define NV_SCE_HSM_ERROR_MC_CHANNEL2_CORRECTED_ERR      363
#define NV_SCE_HSM_ERROR_MC_CHANNEL1_CORRECTED_ERR      364
#define NV_SCE_HSM_ERROR_MC_CHANNEL0_CORRECTED_ERR      365
#define NV_SCE_HSM_ERROR_EMC_CHANNEL15_CORRECTED_ERR    366
#define NV_SCE_HSM_ERROR_EMC_CHANNEL14_CORRECTED_ERR    367
#define NV_SCE_HSM_ERROR_EMC_CHANNEL13_CORRECTED_ERR    368
#define NV_SCE_HSM_ERROR_EMC_CHANNEL12_CORRECTED_ERR    369
#define NV_SCE_HSM_ERROR_EMC_CHANNEL11_CORRECTED_ERR    370
#define NV_SCE_HSM_ERROR_EMC_CHANNEL10_CORRECTED_ERR    371
#define NV_SCE_HSM_ERROR_EMC_CHANNEL9_CORRECTED_ERR     372
#define NV_SCE_HSM_ERROR_EMC_CHANNEL8_CORRECTED_ERR     373
#define NV_SCE_HSM_ERROR_EMC_CHANNEL7_CORRECTED_ERR     374
#define NV_SCE_HSM_ERROR_EMC_CHANNEL6_CORRECTED_ERR     375
#define NV_SCE_HSM_ERROR_EMC_CHANNEL5_CORRECTED_ERR     376
#define NV_SCE_HSM_ERROR_EMC_CHANNEL4_CORRECTED_ERR     377
#define NV_SCE_HSM_ERROR_EMC_CHANNEL3_CORRECTED_ERR     378
#define NV_SCE_HSM_ERROR_EMC_CHANNEL2_CORRECTED_ERR     379
#define NV_SCE_HSM_ERROR_EMC_CHANNEL1_CORRECTED_ERR     380
#define NV_SCE_HSM_ERROR_EMC_CHANNEL0_CORRECTED_ERR     381
#define NV_SCE_HSM_ERROR_MC_HUB3_CORRECTED_ERR  382
#define NV_SCE_HSM_ERROR_MC_HUB2_CORRECTED_ERR  383
#define NV_SCE_HSM_ERROR_MC_HUB1_CORRECTED_ERR  384
#define NV_SCE_HSM_ERROR_MC_HUB0_CORRECTED_ERR  385
#define NV_SCE_HSM_ERROR_MSSNVLINK4_CORRECTED_ERR       386
#define NV_SCE_HSM_ERROR_MSSNVLINK3_CORRECTED_ERR       387
#define NV_SCE_HSM_ERROR_MSSNVLINK2_CORRECTED_ERR       388
#define NV_SCE_HSM_ERROR_MSSNVLINK1_CORRECTED_ERR       389
#define NV_SCE_HSM_ERROR_MSSNVLINK0_CORRECTED_ERR       390
#define NV_SCE_HSM_ERROR_TCU_WRAP0_CORRECTED_ERR        391
#define NV_SCE_HSM_ERROR_MC_HUBC_CORRECTED_ERR  392
#define NV_SCE_HSM_ERROR_MCF_SLICE3_CORRECTED_ERR       393
#define NV_SCE_HSM_ERROR_MCF_SLICE2_CORRECTED_ERR       394
#define NV_SCE_HSM_ERROR_MCF_SLICE1_CORRECTED_ERR       395
#define NV_SCE_HSM_ERROR_MCF_SLICE0_CORRECTED_ERR       396
#define NV_SCE_HSM_ERROR_MCF_IREQX_CORRECTED_ERR        397
#define NV_SCE_HSM_ERROR_MCF_IRSPX1_CORRECTED_ERR       398
#define NV_SCE_HSM_ERROR_MCF_IRSPX0_CORRECTED_ERR       399
#define NV_SCE_HSM_ERROR_MCF_OREQX1_CORRECTED_ERR       400
#define NV_SCE_HSM_ERROR_MCF_OREQX0_CORRECTED_ERR       401
#define NV_SCE_HSM_ERROR_RSVD402        402
#define NV_SCE_HSM_ERROR_RSVD403        403
#define NV_SCE_HSM_ERROR_MCF_ORSPX_CORRECTED_ERR        404
#define NV_SCE_HSM_ERROR_RSVD405        405
#define NV_SCE_HSM_ERROR_MSS_SBS_CORRECTED_ERR  406
#define NV_SCE_HSM_ERROR_MSS_AON_CORRECTED_ERR  407
#define NV_SCE_HSM_ERROR_RSVD408        408
#define NV_SCE_HSM_ERROR_RSVD409        409
#define NV_SCE_HSM_ERROR_RSVD410        410
#define NV_SCE_HSM_ERROR_RSVD411        411
#define NV_SCE_HSM_ERROR_RSVD412        412
#define NV_SCE_HSM_ERROR_RSVD413        413
#define NV_SCE_HSM_ERROR_RSVD414        414
#define NV_SCE_HSM_ERROR_RSVD415        415
#define NV_SCE_HSM_ERROR_TSA_NODE_55_CORRECTED_ERR      416
#define NV_SCE_HSM_ERROR_TSA_NODE_54_CORRECTED_ERR      417
#define NV_SCE_HSM_ERROR_TSA_NODE_53_CORRECTED_ERR      418
#define NV_SCE_HSM_ERROR_TSA_NODE_52_CORRECTED_ERR      419
#define NV_SCE_HSM_ERROR_TSA_NODE_51_CORRECTED_ERR      420
#define NV_SCE_HSM_ERROR_TSA_NODE_50_CORRECTED_ERR      421
#define NV_SCE_HSM_ERROR_TSA_NODE_49_CORRECTED_ERR      422
#define NV_SCE_HSM_ERROR_TSA_NODE_48_CORRECTED_ERR      423
#define NV_SCE_HSM_ERROR_TSA_NODE_47_CORRECTED_ERR      424
#define NV_SCE_HSM_ERROR_TSA_NODE_46_CORRECTED_ERR      425
#define NV_SCE_HSM_ERROR_TSA_NODE_45_CORRECTED_ERR      426
#define NV_SCE_HSM_ERROR_TSA_NODE_44_CORRECTED_ERR      427
#define NV_SCE_HSM_ERROR_TSA_NODE_43_CORRECTED_ERR      428
#define NV_SCE_HSM_ERROR_TSA_NODE_42_CORRECTED_ERR      429
#define NV_SCE_HSM_ERROR_TSA_NODE_41_CORRECTED_ERR      430
#define NV_SCE_HSM_ERROR_TSA_NODE_40_CORRECTED_ERR      431
#define NV_SCE_HSM_ERROR_TSA_NODE_39_CORRECTED_ERR      432
#define NV_SCE_HSM_ERROR_TSA_NODE_38_CORRECTED_ERR      433
#define NV_SCE_HSM_ERROR_TSA_NODE_37_CORRECTED_ERR      434
#define NV_SCE_HSM_ERROR_TSA_NODE_36_CORRECTED_ERR      435
#define NV_SCE_HSM_ERROR_TSA_NODE_35_CORRECTED_ERR      436
#define NV_SCE_HSM_ERROR_TSA_NODE_34_CORRECTED_ERR      437
#define NV_SCE_HSM_ERROR_TSA_NODE_33_CORRECTED_ERR      438
#define NV_SCE_HSM_ERROR_TSA_NODE_32_CORRECTED_ERR      439
#define NV_SCE_HSM_ERROR_TSA_NODE_31_CORRECTED_ERR      440
#define NV_SCE_HSM_ERROR_TSA_NODE_30_CORRECTED_ERR      441
#define NV_SCE_HSM_ERROR_TSA_NODE_29_CORRECTED_ERR      442
#define NV_SCE_HSM_ERROR_TSA_NODE_28_CORRECTED_ERR      443
#define NV_SCE_HSM_ERROR_TSA_NODE_27_CORRECTED_ERR      444
#define NV_SCE_HSM_ERROR_TSA_NODE_26_CORRECTED_ERR      445
#define NV_SCE_HSM_ERROR_TSA_NODE_25_CORRECTED_ERR      446
#define NV_SCE_HSM_ERROR_TSA_NODE_24_CORRECTED_ERR      447
#define NV_SCE_HSM_ERROR_TSA_NODE_23_CORRECTED_ERR      448
#define NV_SCE_HSM_ERROR_TSA_NODE_22_CORRECTED_ERR      449
#define NV_SCE_HSM_ERROR_TSA_NODE_21_CORRECTED_ERR      450
#define NV_SCE_HSM_ERROR_TSA_NODE_20_CORRECTED_ERR      451
#define NV_SCE_HSM_ERROR_TSA_NODE_19_CORRECTED_ERR      452
#define NV_SCE_HSM_ERROR_TSA_NODE_18_CORRECTED_ERR      453
#define NV_SCE_HSM_ERROR_TSA_NODE_17_CORRECTED_ERR      454
#define NV_SCE_HSM_ERROR_TSA_NODE_16_CORRECTED_ERR      455
#define NV_SCE_HSM_ERROR_TSA_NODE_15_CORRECTED_ERR      456
#define NV_SCE_HSM_ERROR_TSA_NODE_14_CORRECTED_ERR      457
#define NV_SCE_HSM_ERROR_TSA_NODE_13_CORRECTED_ERR      458
#define NV_SCE_HSM_ERROR_TSA_NODE_12_CORRECTED_ERR      459
#define NV_SCE_HSM_ERROR_TSA_NODE_11_CORRECTED_ERR      460
#define NV_SCE_HSM_ERROR_TSA_NODE_10_CORRECTED_ERR      461
#define NV_SCE_HSM_ERROR_TSA_NODE_9_CORRECTED_ERR       462
#define NV_SCE_HSM_ERROR_TSA_NODE_8_CORRECTED_ERR       463
#define NV_SCE_HSM_ERROR_TSA_NODE_7_CORRECTED_ERR       464
#define NV_SCE_HSM_ERROR_TSA_NODE_6_CORRECTED_ERR       465
#define NV_SCE_HSM_ERROR_TSA_NODE_5_CORRECTED_ERR       466
#define NV_SCE_HSM_ERROR_TSA_NODE_4_CORRECTED_ERR       467
#define NV_SCE_HSM_ERROR_TSA_NODE_3_CORRECTED_ERR       468
#define NV_SCE_HSM_ERROR_TSA_NODE_2_CORRECTED_ERR       469
#define NV_SCE_HSM_ERROR_TSA_NODE_1_CORRECTED_ERR       470
#define NV_SCE_HSM_ERROR_TSA_NODE_0_CORRECTED_ERR       471
#define NV_SCE_HSM_ERROR_RCE_NOC_FUNCTIONAL_ERR 472
#define NV_SCE_HSM_ERROR_RCE_EC_CORR_ERR        473
#define NV_SCE_HSM_ERROR_RCE_GPCDMA_CORRECTED_ERR       474
#define NV_SCE_HSM_ERROR_SCE_EC_CORR_ERR        475
#define NV_SCE_HSM_ERROR_SCE_GPCDMA_CORRECTED_ERR       476
#define NV_SCE_HSM_ERROR_RSVD477        477
#define NV_SCE_HSM_ERROR_RSVD478        478
#define NV_SCE_HSM_ERROR_RSVD479        479
#define NV_SCE_HSM_ERROR_RSVD480        480
#define NV_SCE_HSM_ERROR_AON_HSM_CORRECTED_ERROR        481
#define NV_SCE_HSM_ERROR_BPMP_EC_CORRECTABLE    482
#define NV_SCE_HSM_ERROR_CCPLEX 483
#define NV_SCE_HSM_ERROR_DISPLAY_2HSM_ERR_HEAD3_ERR     484
#define NV_SCE_HSM_ERROR_DISP_6 485
#define NV_SCE_HSM_ERROR_DISP_5 486
#define NV_SCE_HSM_ERROR_DISP_4 487
#define NV_SCE_HSM_ERROR_DISP_10        488
#define NV_SCE_HSM_ERROR_DISP_9 489
#define NV_SCE_HSM_ERROR_DISP_3 490
#define NV_SCE_HSM_ERROR_DISP_2 491
#define NV_SCE_HSM_ERROR_DISP_8 492
#define NV_SCE_HSM_ERROR_DISP_7 493
#define NV_SCE_HSM_ERROR_DISP_1 494
#define NV_SCE_HSM_ERROR_DISP_0 495
#define NV_SCE_HSM_ERROR_GPCDMA_CORRECTED_ERR   496
#define NV_SCE_HSM_ERROR_HOST1X 497
#define NV_SCE_HSM_ERROR_HOST1X2HSM_CORRECTED_ERR       498
#define NV_SCE_HSM_ERROR_MISC_EC_CORRECTED_ERR  499
#define NV_SCE_HSM_ERROR_ISP_CORRECTABLE_FAULT  500
#define NV_SCE_HSM_ERROR_NVCSI_CORRECTABLE_ERR  501
#define NV_SCE_HSM_ERROR_DLA0_FAULT_CORRECTED   502
#define NV_SCE_HSM_ERROR_DLA1_FAULT_CORRECTED   503
#define NV_SCE_HSM_ERROR_NVENC2HSM_CORRECTED_ERR        504
#define NV_SCE_HSM_ERROR_NVENC12HSM_CORRECTED_ERR       505
#define NV_SCE_HSM_ERROR_VIC2HSM_CORRECTED_ERR  506
#define NV_SCE_HSM_ERROR_PVA0_HSM_CORRERR       507
#define NV_SCE_HSM_ERROR_PVA1_HSM_CORRERR       508
#define NV_SCE_HSM_ERROR_VI_CORRECTED   509
#define NV_SCE_HSM_ERROR_MSS2HSM_EMC_NONCRITICAL_INTR   510
#define NV_SCE_HSM_ERROR_NVLINK2HOST_INTR_1     511

//
// ADDRESS SPACES
//


//
// ARSCE_HSM_ERROR REGISTER BANKS
//


// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___ARSCE_HSM_ERROR_H_INC_
