# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../top_level.srcs/sources_1/imports/new/filtro_fir.vhd" \
"../../../../top_level.srcs/sources_1/new/top_level.vhd" \
"../../../../top_level.srcs/sources_1/new/valor_absoluto.vhd" \
"../../../../top_level.srcs/sim_1/new/tb_top_level.vhd" \

# Do not sort compile order
nosort
