project:
  title:        "Simple-ALU"
  author:       "Your Name"
  discord:      ""
  description:  "Simple 8-bit ALU with ADD, SUB, AND operations"
  language:     "Verilog"
  clock_hz:     100
  tiles:        "1x1"
  top_module:   "tt_um_mac"
  source_files:
    - "tt_um_mac.v"

pinout:
  ui[0]: "ui_in[0]"
  ui[1]: "ui_in[1]"
  ui[2]: "ui_in[2]"
  ui[3]: "ui_in[3]"
  ui[4]: "ui_in[4]"
  ui[5]: "ui_in[5]"
  ui[6]: "ui_in[6]"
  ui[7]: "ui_in[7]"

  uo[0]: "uo_out[0]"
  uo[1]: "uo_out[1]"
  uo[2]: "uo_out[2]"
  uo[3]: "uo_out[3]"
  uo[4]: "uo_out[4]"
  uo[5]: "uo_out[5]"
  uo[6]: "uo_out[6]"
  uo[7]: "uo_out[7]"

  uio[0]: "uio_in[0]"
  uio[1]: "uio_in[1]"
  uio[2]: "uio_in[2]"
  uio[3]: "uio_in[3]"
  uio[4]: "uio_in[4]"
  uio[5]: "uio_in[5]"
  uio[6]: "uio_in[6]"
  uio[7]: "uio_in[7]"

yaml_version: 6
