The project here implements and tests a 5-stage Pipeline for a RISC processor for MIPS32 instruction set architecture
