
---------- Begin Simulation Statistics ----------
final_tick                               742642703000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 124785                       # Simulator instruction rate (inst/s)
host_mem_usage                                 976428                       # Number of bytes of host memory used
host_op_rate                                   127400                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11138.52                       # Real time elapsed on the host
host_tick_rate                               13674842                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1389919956                       # Number of instructions simulated
sim_ops                                    1419042531                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.152318                       # Number of seconds simulated
sim_ticks                                152317528500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       855655                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1711389                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct    99.921881                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits      51204826                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups     51244858                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           17                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      5041641                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     79029082                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits          349                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups          742                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses          393                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      98695175                       # Number of BP lookups
system.switch_cpus_1.branchPred.loop_predictor.loopPredictorCorrect     32200679                       # Number of times the loop predictor is the provider and the prediction is correct
system.switch_cpus_1.branchPred.loop_predictor.loopPredictorWrong     15127152                       # Number of times the loop predictor is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.statistical_corrector.scPredictorCorrect     26113563                       # Number of time the SC predictor is the provider and the prediction is correct
system.switch_cpus_1.branchPred.statistical_corrector.scPredictorWrong     21214268                       # Number of time the SC predictor is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.tage.bimodalAltMatchProviderCorrect       390326                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.switch_cpus_1.branchPred.tage.bimodalAltMatchProviderWrong       143482                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::0      7397570                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::2      1341286                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::4       929468                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::6       887783                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::7      1521089                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::8      1437242                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::9      1155623                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::10      1086090                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::11       700125                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::12       863016                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::13       716710                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::14       691197                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::15       525534                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::16       512236                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::17       406910                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::18       261013                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::19       430817                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::20       286522                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::22       269798                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::24       128679                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::26       248112                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::28       148876                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProviderCorrect      1126030                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.switch_cpus_1.branchPred.tage.tageAltMatchProviderWouldHaveHit       786142                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.switch_cpus_1.branchPred.tage.tageAltMatchProviderWrong       438205                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.tage.tageBimodalProviderCorrect     21761371                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.switch_cpus_1.branchPred.tage.tageBimodalProviderWrong       776751                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::2      1432135                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::4      1178177                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::6      1025262                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::7      1643506                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::8      1427140                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::9      1943898                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::10      1997777                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::11      1393290                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::12      1458663                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::13      1266695                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::14      1204119                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::15       771057                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::16       870473                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::17       626639                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::18       495696                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::19       743269                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::20       563181                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::22       550902                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::24       400093                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::26       248292                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::28       312555                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::30       392877                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProviderCorrect     18128015                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.switch_cpus_1.branchPred.tage.tageLongestMatchProviderWouldHaveHit       336131                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.switch_cpus_1.branchPred.tage.tageLongestMatchProviderWrong      2253446                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.usedRAS       2830755                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted          106                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       153443745                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      154302336                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      5041579                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         58490010                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     18124244                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls           31                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    142983107                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    340428061                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    347374287                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    283755501                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.224203                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.277374                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    180441768     63.59%     63.59% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     39836320     14.04%     77.63% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     15987111      5.63%     83.26% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     10059160      3.55%     86.81% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      5900711      2.08%     88.89% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      6526120      2.30%     91.19% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      4001600      1.41%     92.60% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      2878467      1.01%     93.61% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     18124244      6.39%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    283755501                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      1549632                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       300950576                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            84515284                       # Number of loads committed
system.switch_cpus_1.commit.membars                26                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass            9      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    232069542     66.81%     66.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult        37751      0.01%     66.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv           14      0.00%     66.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     66.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     66.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     66.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     66.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     66.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     66.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            2      0.00%     66.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     66.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd           21      0.00%     66.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     66.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu           39      0.00%     66.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp           36      0.00%     66.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     66.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc           26      0.00%     66.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     66.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     66.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     66.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     66.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     66.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     66.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     66.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     66.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     66.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     84515284     24.33%     91.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     30751563      8.85%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    347374287                       # Class of committed instruction
system.switch_cpus_1.commit.refs            115266847                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts             267                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         339919954                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           346866180                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.896196                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.896196                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    130208478                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.BranchMispred          453                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.BranchResolved     48808740                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DecodedInsts    532398995                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       69531575                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        87069922                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      5078239                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.SquashedInsts         1601                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.UnblockCycles     12702427                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.accesses                   0                       # DTB accesses
system.switch_cpus_1.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.flush_tlb                  4                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.hits                       0                       # DTB hits
system.switch_cpus_1.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.dtb.misses                     0                       # DTB misses
system.switch_cpus_1.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.dtb.read_misses                0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.dtb.write_misses               0                       # DTB write misses
system.switch_cpus_1.fetch.Branches          98695175                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        85564724                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           211479607                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      2012392                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            544920997                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          246                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles         7093                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      10157352                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.323978                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     88025007                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     54035930                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.788767                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    304590647                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.824655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.857372                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      187317183     61.50%     61.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       22488671      7.38%     68.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        9833379      3.23%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       13290957      4.36%     76.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       12544327      4.12%     80.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       11285295      3.71%     84.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        4040518      1.33%     85.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        7424981      2.44%     88.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       36365336     11.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    304590647                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                 44411                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      6095092                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       74004915                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop              856680                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.481166                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          154217020                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         35899429                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      64929653                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    115355251                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts           67                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      1570108                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     41588169                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    490322214                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    118317591                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      8609839                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    451215045                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       731796                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents      9252680                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      5078239                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     10412388                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      1885769                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      7464639                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        38308                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        38929                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads       856408                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     30839967                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     10836606                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        38929                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      3346939                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      2748153                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       430822133                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           430347409                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.616884                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       265767451                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.412665                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            432172017                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      605285391                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     325957810                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.115827                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.115827                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass          985      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    302072865     65.69%     65.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult        37820      0.01%     65.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv           26      0.00%     65.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0      0.00%     65.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     65.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt           10      0.00%     65.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            8      0.00%     65.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            8      0.00%     65.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     65.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            4      0.00%     65.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     65.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd           26      0.00%     65.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     65.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu           49      0.00%     65.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp           44      0.00%     65.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            1      0.00%     65.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc           33      0.00%     65.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     65.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     65.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     65.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     65.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     65.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     65.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     65.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     65.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     65.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    120854800     26.28%     91.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     36858205      8.02%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    459824884                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           6674717                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.014516                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       1847563     27.68%     27.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            1      0.00%     27.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     27.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     27.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     27.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     27.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     27.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     27.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     27.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     27.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     27.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     27.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     27.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     27.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            3      0.00%     27.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     27.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     27.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     27.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     27.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     27.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     27.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     27.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     27.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     27.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     27.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     27.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     27.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     27.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     27.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     27.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     27.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     27.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     27.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     27.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     27.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     27.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     27.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     27.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     27.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     27.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     27.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     27.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     27.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      4492753     67.31%     94.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       334397      5.01%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    466497405                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1231470136                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    430346458                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    632101258                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        489465467                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       459824884                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded           67                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    142599353                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       557319                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved           36                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    104339757                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    304590647                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.509649                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.886802                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    141442554     46.44%     46.44% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     45585798     14.97%     61.40% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     38278846     12.57%     73.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     28621550      9.40%     83.37% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     24693249      8.11%     91.47% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     11511705      3.78%     95.25% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6      8326946      2.73%     97.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      3516445      1.15%     99.14% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      2613554      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    304590647                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.509429                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses         1211                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads         2315                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses          951                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes         2017                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.accesses                   0                       # DTB accesses
system.switch_cpus_1.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.flush_tlb                  4                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.hits                       0                       # DTB hits
system.switch_cpus_1.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.itb.misses                     0                       # DTB misses
system.switch_cpus_1.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads     19753477                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     13026753                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    115355251                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     41588169                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     311057668                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes          104                       # number of misc regfile writes
system.switch_cpus_1.numCycles              304635058                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      83934059                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    382867250                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     16785755                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       75379427                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     31293386                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents       310794                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups    882748366                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    517848132                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    578731866                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        92993941                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents      4693333                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      5078239                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     47197499                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      195864616                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups    689984880                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles         7476                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          166                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        53015393                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts           69                       # count of temporary serializing insts renamed
system.switch_cpus_1.rename.vec_rename_lookups         1297                       # Number of vector rename lookups
system.switch_cpus_1.rob.rob_reads          755986051                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1001617764                       # The number of ROB writes
system.switch_cpus_1.timesIdled                   456                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_1.vec_regfile_reads           1039                       # number of vector regfile reads
system.switch_cpus_1.vec_regfile_writes           213                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          123                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5528112                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          408                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11056045                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            408                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             528089                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       460538                       # Transaction distribution
system.membus.trans_dist::CleanEvict           395104                       # Transaction distribution
system.membus.trans_dist::ReadExReq            309522                       # Transaction distribution
system.membus.trans_dist::ReadExResp           309522                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        528089                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         18132                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2548996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2548996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     83081536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                83081536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            855743                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  855743    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              855743                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3734543500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4525262000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 742642703000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 742642703000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 742642703000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 742642703000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 742642703000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 742642703000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 742642703000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 742642703000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 742642703000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 742642703000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 742642703000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4659056                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2201944                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          685                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4181274                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           849085                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          849085                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           689                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4658368                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        19715                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        19715                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2062                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     16581504                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              16583566                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        87872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    463926976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              464014848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          856050                       # Total snoops (count)
system.tol2bus.snoopTraffic                  29474432                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6383984                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000083                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009128                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6383452     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    532      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6383984                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7270279168                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8271037000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1032499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 742642703000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst          142                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      4670388                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4670530                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst          142                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      4670388                       # number of overall hits
system.l2.overall_hits::total                 4670530                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          547                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data       837065                       # number of demand (read+write) misses
system.l2.demand_misses::total                 837612                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          547                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data       837065                       # number of overall misses
system.l2.overall_misses::total                837612                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     45064500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  77416363000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      77461427500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     45064500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  77416363000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     77461427500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst          689                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      5507453                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5508142                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst          689                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      5507453                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5508142                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.793904                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.151988                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.152068                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.793904                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.151988                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.152068                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 82384.826325                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 92485.485596                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92478.889390                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 82384.826325                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 92485.485596                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92478.889390                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              460538                       # number of writebacks
system.l2.writebacks::total                    460538                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          547                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data       837065                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            837612                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          547                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data       837065                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           837612                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     39604500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  69045713000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  69085317500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     39604500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  69045713000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  69085317500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.793904                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.151988                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.152068                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.793904                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.151988                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.152068                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 72403.107861                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 82485.485596                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82478.901329                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 72403.107861                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 82485.485596                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82478.901329                       # average overall mshr miss latency
system.l2.replacements                         856050                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1741406                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1741406                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1741406                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1741406                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          685                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              685                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          685                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          685                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus_1.data       539563                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                539563                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       309522                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              309522                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  30058400500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   30058400500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       849085                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            849085                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.364536                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.364536                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 97112.323195                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97112.323195                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       309522                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         309522                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  26963180500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  26963180500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.364536                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.364536                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 87112.323195                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87112.323195                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst          142                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                142                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          547                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              547                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     45064500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     45064500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst          689                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            689                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.793904                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.793904                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 82384.826325                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82384.826325                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          547                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          547                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     39604500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     39604500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.793904                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.793904                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 72403.107861                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72403.107861                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data      4130825                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4130825                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data       527543                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          527543                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data  47357962500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  47357962500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      4658368                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       4658368                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.113246                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.113246                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 89770.810152                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89770.810152                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data       527543                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       527543                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  42082532500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  42082532500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.113246                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.113246                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 79770.810152                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79770.810152                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus_1.data         1583                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1583                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus_1.data        18132                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           18132                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.switch_cpus_1.data        19715                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         19715                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus_1.data     0.919706                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.919706                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus_1.data        18132                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        18132                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus_1.data    346414249                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    346414249                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus_1.data     0.919706                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.919706                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus_1.data 19105.131756                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19105.131756                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 742642703000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32767.669633                       # Cycle average of tags in use
system.l2.tags.total_refs                    11667546                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    890210                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.106510                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     951.949865                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       138.004352                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1001.024559                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst    30.507264                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data 30646.183594                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.029051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.004212                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.030549                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000931                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.935247                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999990                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32577                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          910                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3258                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1331                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        24056                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3022                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.994171                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  89302138                       # Number of tag accesses
system.l2.tags.data_accesses                 89302138                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 742642703000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        34944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     53572160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           53607104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        34944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     29474432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        29474432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          546                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       837065                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              837611                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       460538                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             460538                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       229415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    351713690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             351943105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       229415                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           229415                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      193506501                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            193506501                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      193506501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       229415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    351713690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            545449607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    460538.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       546.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    836311.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.023726406500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        27635                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        27635                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2055372                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             433785                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      837611                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     460538                       # Number of write requests accepted
system.mem_ctrls.readBursts                    837611                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   460538                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    754                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             53936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             53453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             51905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             52916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             50641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             50942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             50217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             52924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             48379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             49258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            51230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            53766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            55165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            53077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            55502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            53546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             29876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             29270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             28741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             29334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             27114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             28490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            29221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            28958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            29558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            28820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            29822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            29103                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.64                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  18850493500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4184285000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             34541562250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     22525.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41275.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         4                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   415477                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  194915                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 49.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                42.32                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                837611                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               460538                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  567411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  164566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   78476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   26387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  27218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  28884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  29218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  29166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  29486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  29279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  29395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  29600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  29333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  29549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  30237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  28765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  28397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  27908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    144                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       686964                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    120.862368                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.164340                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   165.883245                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       512519     74.61%     74.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       115178     16.77%     91.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        20744      3.02%     94.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9902      1.44%     95.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6314      0.92%     96.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3948      0.57%     97.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3139      0.46%     97.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2777      0.40%     98.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12443      1.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       686964                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        27635                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.279826                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    146.780566                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        27624     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            6      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         27635                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        27635                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.663941                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.559206                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.700717                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23         27580     99.80%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31            10      0.04%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39             9      0.03%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-47             1      0.00%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-55             1      0.00%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-63             2      0.01%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-71             3      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-79             6      0.02%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-87             5      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-95             3      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-103            3      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-127            4      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-135            2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-143            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-151            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-159            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::168-175            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::216-223            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-279            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         27635                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               53558848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   48256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                29472512                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                53607104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             29474432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       351.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       193.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    351.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    193.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  152330817000                       # Total gap between requests
system.mem_ctrls.avgGap                     117344.63                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        34944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     53523904                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     29472512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 229415.487134824420                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 351396878.134088158607                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 193493895.878175318241                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          546                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       837065                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       460538                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     17084250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  34524478000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3761644540750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     31289.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     41244.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8167935.20                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    47.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2476758900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1316409600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2998250220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1206268920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12023587680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      46782479820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      19094158560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        85897913700                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        563.939781                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  49126335250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5086120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  98105073250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2428228320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1290618780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2976908760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1197582840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12023587680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      45826589250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      19899119040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        85642634670                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        562.263815                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  51238408000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5086120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  95993000500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 742642703000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1000003459                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     50000001                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     85563815                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1135567275                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1000003459                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     50000001                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     85563815                       # number of overall hits
system.cpu.icache.overall_hits::total      1135567275                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1707                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          908                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2615                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1707                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          908                       # number of overall misses
system.cpu.icache.overall_misses::total          2615                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     60446500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     60446500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     60446500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     60446500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1000005166                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     50000001                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     85564723                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1135569890                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1000005166                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     50000001                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     85564723                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1135569890                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000011                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000011                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 66571.035242                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 23115.296367                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 66571.035242                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 23115.296367                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          472                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    47.200000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1886                       # number of writebacks
system.cpu.icache.writebacks::total              1886                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          219                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          219                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          219                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          219                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst          689                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          689                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst          689                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          689                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     47625500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     47625500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     47625500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     47625500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 69122.641509                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69122.641509                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 69122.641509                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69122.641509                       # average overall mshr miss latency
system.cpu.icache.replacements                   1886                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1000003459                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     50000001                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     85563815                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1135567275                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1707                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          908                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2615                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     60446500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     60446500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1000005166                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     50000001                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     85564723                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1135569890                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 66571.035242                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 23115.296367                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          219                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          219                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst          689                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          689                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     47625500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     47625500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 69122.641509                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69122.641509                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 742642703000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           485.069491                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1135569670                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2395                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          474141.824635                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   457.702034                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    27.367457                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.893949                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.053452                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.947401                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          350                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2271142175                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2271142175                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 742642703000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 742642703000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 742642703000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 742642703000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 742642703000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    357120674                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     14891735                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    117350749                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        489363158                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    357121912                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     14891735                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    117350890                       # number of overall hits
system.cpu.dcache.overall_hits::total       489364537                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     14341169                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       625534                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      9854874                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       24821577                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     14341172                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       625534                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      9855067                       # number of overall misses
system.cpu.dcache.overall_misses::total      24821773                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  14466638000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 323400208322                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 337866846322                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  14466638000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 323400208322                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 337866846322                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    371461843                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     15517269                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    127205623                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    514184735                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    371463084                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     15517269                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    127205957                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    514186310                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.038607                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.040312                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.077472                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048274                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.038607                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.040312                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.077473                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048274                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 23126.861210                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 32816.270236                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13611.820326                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 23126.861210                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 32815.627567                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13611.712843                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     26377633                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        21666                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1976265                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             297                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.347215                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    72.949495                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     10006127                       # number of writebacks
system.cpu.dcache.writebacks::total          10006127                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      4327876                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4327876                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      4327876                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4327876                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       625534                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      5526998                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6152532                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       625534                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      5527167                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6152701                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  13841104000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 137343438406                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 151184542406                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  13841104000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 137345589406                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 151186693406                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.040312                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.043449                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011966                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.040312                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.043451                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011966                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 22126.861210                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 24849.554569                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24572.735649                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 22126.861210                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 24849.183932                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24572.410297                       # average overall mshr miss latency
system.cpu.dcache.replacements               20493362                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    258508256                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     12829879                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     88359632                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       359697767                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     11184390                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       499031                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      8094187                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      19777608                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   9741223000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 233084481500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 242825704500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    269692646                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13328910                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     96453819                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    379475375                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.041471                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.037440                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.083918                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.052118                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 19520.276295                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 28796.527866                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12277.809556                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      3435978                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3435978                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       499031                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      4658209                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      5157240                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   9242192000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  98861102000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 108103294000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.037440                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.048295                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013590                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 18520.276295                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 21222.985486                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20961.462720                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     98612418                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2061856                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     28991117                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      129665391                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3117359                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       126503                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      1741060                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4984922                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   4725415000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  89694684593                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  94420099593                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    101729777                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2188359                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     30732177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    134650313                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030644                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.057807                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.056653                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037021                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 37354.173419                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 51517.285213                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18941.138817                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data       891898                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       891898                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       126503                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       849162                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       975665                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   4598912000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  37880921177                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  42479833177                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.057807                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.027631                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007246                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 36354.173419                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 44609.769605                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43539.363590                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1238                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus_1.data          141                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1379                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus_1.data          193                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          196                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1241                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus_1.data          334                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1575                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.002417                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus_1.data     0.577844                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.124444                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus_1.data          169                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          169                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus_1.data      2151000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2151000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus_1.data     0.505988                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.107302                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus_1.data 12727.810651                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12727.810651                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data        39420                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::.switch_cpus_1.data        19627                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        59047                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.switch_cpus_1.data    621042229                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total    621042229                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        39420                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::.switch_cpus_1.data        19627                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        59047                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.switch_cpus_1.data 31642.239211                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 10517.760919                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.switch_cpus_1.data        19627                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total        19627                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus_1.data    601415229                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total    601415229                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.332396                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus_1.data 30642.239211                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30642.239211                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           76                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus_1.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          114                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus_1.data            7                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus_1.data       314500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       314500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           76                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus_1.data           45                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          121                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus_1.data     0.155556                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.057851                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus_1.data 44928.571429                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 44928.571429                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus_1.data            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus_1.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus_1.data        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus_1.data     0.022222                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.008264                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus_1.data        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           76                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus_1.data           26                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          102                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus_1.data           26                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          102                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 742642703000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.993918                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           509858627                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          20493874                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.878587                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   352.411927                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    54.571571                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   105.010420                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.688305                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.106585                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.205098                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          512                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1048866940                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1048866940                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 742642703000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 510990799500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 231651903500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
