Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr 24 21:33:24 2024
| Host         : Max_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file snake_timing_summary_routed.rpt -pb snake_timing_summary_routed.pb -rpx snake_timing_summary_routed.rpx -warn_on_violation
| Design       : snake
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-18  Warning           Missing input or output delay   15          
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4632)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7118)
5. checking no_input_delay (7)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4632)
---------------------------
 There are 61 register/latch pins with no clock driven by root clock pin: A0/PIXEL_CLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[0]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[0]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[0]_rep__1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[0]_rep__2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[1]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[1]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[2]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[2]_rep__1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[3]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[3]_rep__1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[4]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[4]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[4]_rep__1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[5]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[5]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[5]_rep__1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[6]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[6]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[6]_rep__1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[7]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[7]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[7]_rep__1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[7]_rep__2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[0]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[0]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[1]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[1]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[2]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[2]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[2]_rep__1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[3]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[3]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[3]_rep__1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[5]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[5]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[6]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[6]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[7]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[7]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: G0/point_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: G0/point_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: G0/point_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: G0/point_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: G0/point_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: G0/point_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: G0/point_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: K0/ps2_keyboard_0/D0/O_reg/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: N3/FOOD_CLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RE0/G_RESET_reg/Q (HIGH)

 There are 2251 register/latch pins with no clock driven by root clock pin: S0/SNAKE_CLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[0][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[0][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[0][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[0][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[0][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[0][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[0][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[0][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[0][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[0][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[0][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[10][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[10][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[10][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[10][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[10][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[10][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[10][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[10][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[10][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[10][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[10][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[11][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[11][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[11][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[11][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[11][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[11][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[11][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[11][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[11][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[11][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[11][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[12][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[12][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[12][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[12][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[12][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[12][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[12][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[12][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[12][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[12][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[12][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[13][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[13][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[13][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[13][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[13][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[13][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[13][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[13][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[13][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[13][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[13][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[14][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[14][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[14][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[14][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[14][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[14][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[14][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[14][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[14][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[14][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[14][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[15][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[15][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[15][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[15][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[15][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[15][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[15][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[15][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[15][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[15][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[15][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[16][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[16][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[16][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[16][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[16][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[16][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[16][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[16][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[16][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[16][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[16][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[17][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[17][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[17][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[17][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[17][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[17][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[17][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[17][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[17][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[17][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[17][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[18][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[18][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[18][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[18][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[18][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[18][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[18][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[18][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[18][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[18][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[18][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[19][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[19][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[19][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[19][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[19][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[19][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[19][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[19][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[19][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[19][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[19][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[1][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[1][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[1][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[1][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[1][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[1][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[1][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[1][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[1][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[1][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[1][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[20][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[20][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[20][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[20][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[20][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[20][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[20][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[20][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[20][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[20][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[20][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[21][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[21][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[21][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[21][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[21][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[21][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[21][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[21][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[21][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[21][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[21][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[22][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[22][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[22][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[22][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[22][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[22][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[22][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[22][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[22][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[22][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[22][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[23][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[23][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[23][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[23][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[23][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[23][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[23][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[23][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[23][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[23][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[23][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[24][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[24][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[24][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[24][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[24][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[24][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[24][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[24][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[24][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[24][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[24][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[25][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[25][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[25][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[25][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[25][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[25][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[25][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[25][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[25][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[25][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[25][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[26][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[26][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[26][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[26][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[26][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[26][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[26][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[26][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[26][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[26][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[26][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[27][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[27][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[27][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[27][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[27][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[27][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[27][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[27][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[27][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[27][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[27][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[28][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[28][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[28][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[28][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[28][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[28][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[28][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[28][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[28][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[28][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[28][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[29][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[29][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[29][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[29][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[29][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[29][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[29][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[29][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[29][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[29][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[29][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[2][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[2][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[2][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[2][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[2][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[2][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[2][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[2][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[2][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[2][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[2][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[30][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[30][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[30][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[30][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[30][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[30][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[30][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[30][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[30][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[30][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[30][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[31][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[31][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[31][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[31][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[31][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[31][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[31][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[31][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[31][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[31][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[31][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[32][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[32][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[32][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[32][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[32][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[32][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[32][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[32][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[32][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[32][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[32][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[33][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[33][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[33][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[33][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[33][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[33][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[33][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[33][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[33][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[33][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[33][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[34][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[34][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[34][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[34][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[34][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[34][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[34][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[34][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[34][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[34][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[34][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[35][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[35][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[35][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[35][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[35][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[35][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[35][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[35][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[35][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[35][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[35][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[36][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[36][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[36][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[36][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[36][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[36][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[36][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[36][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[36][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[36][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[36][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[37][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[37][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[37][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[37][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[37][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[37][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[37][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[37][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[37][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[37][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[37][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[38][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[38][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[38][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[38][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[38][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[38][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[38][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[38][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[38][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[38][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[38][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[39][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[39][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[39][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[39][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[39][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[39][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[39][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[39][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[39][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[39][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[39][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[3][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[3][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[3][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[3][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[3][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[3][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[3][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[3][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[3][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[3][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[3][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[40][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[40][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[40][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[40][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[40][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[40][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[40][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[40][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[40][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[40][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[40][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[41][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[41][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[41][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[41][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[41][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[41][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[41][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[41][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[41][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[41][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[41][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[42][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[42][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[42][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[42][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[42][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[42][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[42][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[42][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[42][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[42][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[42][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[43][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[43][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[43][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[43][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[43][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[43][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[43][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[43][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[43][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[43][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[43][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[44][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[44][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[44][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[44][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[44][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[44][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[44][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[44][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[44][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[44][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[44][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[45][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[45][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[45][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[45][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[45][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[45][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[45][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[45][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[45][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[45][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[45][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[46][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[46][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[46][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[46][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[46][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[46][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[46][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[46][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[46][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[46][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[46][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[47][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[47][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[47][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[47][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[47][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[47][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[47][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[47][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[47][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[47][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[47][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[48][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[48][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[48][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[48][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[48][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[48][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[48][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[48][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[48][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[48][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[48][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[49][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[49][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[49][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[49][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[49][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[49][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[49][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[49][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[49][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[49][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[49][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[4][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[4][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[4][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[4][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[4][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[4][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[4][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[4][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[4][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[4][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[4][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[50][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[50][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[50][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[50][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[50][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[50][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[50][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[50][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[50][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[50][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[50][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[51][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[51][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[51][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[51][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[51][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[51][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[51][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[51][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[51][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[51][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[51][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[52][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[52][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[52][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[52][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[52][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[52][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[52][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[52][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[52][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[52][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[52][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[53][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[53][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[53][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[53][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[53][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[53][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[53][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[53][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[53][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[53][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[53][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[54][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[54][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[54][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[54][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[54][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[54][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[54][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[54][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[54][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[54][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[54][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[55][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[55][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[55][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[55][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[55][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[55][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[55][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[55][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[55][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[55][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[55][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[56][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[56][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[56][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[56][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[56][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[56][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[56][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[56][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[56][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[56][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[56][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[57][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[57][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[57][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[57][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[57][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[57][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[57][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[57][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[57][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[57][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[57][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[58][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[58][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[58][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[58][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[58][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[58][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[58][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[58][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[58][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[58][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[58][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[59][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[59][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[59][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[59][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[59][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[59][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[59][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[59][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[59][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[59][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[59][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[5][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[5][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[5][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[5][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[5][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[5][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[5][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[5][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[5][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[5][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[5][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[60][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[60][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[60][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[60][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[60][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[60][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[60][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[60][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[60][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[60][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[60][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[61][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[61][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[61][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[61][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[61][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[61][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[61][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[61][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[61][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[61][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[61][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[62][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[62][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[62][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[62][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[62][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[62][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[62][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[62][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[62][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[62][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[62][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[63][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[63][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[63][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[63][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[63][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[63][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[63][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[63][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[63][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[63][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[63][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[64][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[64][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[64][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[64][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[64][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[64][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[64][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[64][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[64][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[64][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[64][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[65][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[65][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[65][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[65][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[65][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[65][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[65][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[65][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[65][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[65][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[65][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[66][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[66][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[66][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[66][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[66][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[66][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[66][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[66][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[66][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[66][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[66][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[67][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[67][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[67][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[67][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[67][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[67][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[67][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[67][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[67][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[67][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[67][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[68][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[68][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[68][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[68][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[68][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[68][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[68][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[68][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[68][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[68][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[68][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[69][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[69][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[69][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[69][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[69][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[69][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[69][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[69][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[69][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[69][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[69][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[6][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[6][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[6][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[6][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[6][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[6][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[6][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[6][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[6][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[6][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[6][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[70][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[70][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[70][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[70][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[70][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[70][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[70][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[70][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[70][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[70][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[70][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[71][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[71][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[71][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[71][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[71][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[71][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[71][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[71][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[71][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[71][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[71][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[72][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[72][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[72][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[72][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[72][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[72][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[72][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[72][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[72][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[72][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[72][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[73][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[73][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[73][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[73][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[73][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[73][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[73][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[73][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[73][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[73][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[73][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[74][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[74][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[74][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[74][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[74][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[74][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[74][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[74][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[74][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[74][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[74][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[75][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[75][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[75][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[75][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[75][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[75][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[75][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[75][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[75][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[75][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[75][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[76][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[76][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[76][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[76][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[76][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[76][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[76][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[76][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[76][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[76][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[76][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[77][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[77][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[77][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[77][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[77][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[77][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[77][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[77][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[77][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[77][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[77][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[78][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[78][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[78][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[78][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[78][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[78][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[78][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[78][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[78][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[78][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[78][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[79][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[79][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[79][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[79][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[79][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[79][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[79][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[79][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[79][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[79][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[79][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[7][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[7][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[7][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[7][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[7][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[7][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[7][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[7][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[7][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[7][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[7][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[80][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[80][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[80][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[80][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[80][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[80][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[80][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[80][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[80][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[80][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[80][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[81][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[81][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[81][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[81][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[81][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[81][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[81][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[81][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[81][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[81][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[81][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[82][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[82][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[82][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[82][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[82][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[82][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[82][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[82][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[82][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[82][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[82][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[83][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[83][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[83][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[83][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[83][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[83][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[83][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[83][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[83][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[83][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[83][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[84][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[84][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[84][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[84][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[84][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[84][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[84][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[84][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[84][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[84][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[84][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[85][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[85][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[85][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[85][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[85][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[85][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[85][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[85][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[85][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[85][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[85][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[86][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[86][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[86][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[86][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[86][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[86][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[86][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[86][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[86][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[86][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[86][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[87][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[87][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[87][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[87][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[87][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[87][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[87][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[87][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[87][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[87][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[87][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[88][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[88][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[88][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[88][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[88][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[88][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[88][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[88][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[88][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[88][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[88][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[89][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[89][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[89][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[89][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[89][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[89][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[89][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[89][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[89][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[89][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[89][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[8][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[8][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[8][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[8][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[8][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[8][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[8][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[8][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[8][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[8][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[8][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[90][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[90][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[90][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[90][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[90][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[90][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[90][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[90][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[90][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[90][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[90][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[91][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[91][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[91][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[91][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[91][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[91][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[91][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[91][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[91][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[91][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[91][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[92][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[92][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[92][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[92][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[92][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[92][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[92][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[92][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[92][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[92][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[92][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[93][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[93][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[93][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[93][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[93][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[93][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[93][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[93][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[93][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[93][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[93][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[94][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[94][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[94][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[94][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[94][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[94][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[94][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[94][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[94][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[94][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[94][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[95][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[95][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[95][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[95][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[95][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[95][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[95][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[95][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[95][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[95][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[95][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[96][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[96][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[96][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[96][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[96][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[96][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[96][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[96][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[96][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[96][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[96][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[97][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[97][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[97][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[97][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[97][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[97][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[97][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[97][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[97][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[97][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[97][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[98][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[98][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[98][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[98][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[98][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[98][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[98][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[98][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[98][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[98][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[98][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[9][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[9][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[9][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[9][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[9][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[9][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[9][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[9][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[9][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[9][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[9][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[0][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[0][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[0][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[0][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[0][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[0][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[0][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[0][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[0][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[0][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[0][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[10][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[10][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[10][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[10][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[10][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[10][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[10][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[10][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[10][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[10][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[10][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[11][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[11][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[11][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[11][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[11][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[11][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[11][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[11][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[11][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[11][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[11][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[12][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[12][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[12][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[12][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[12][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[12][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[12][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[12][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[12][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[12][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[12][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[13][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[13][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[13][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[13][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[13][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[13][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[13][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[13][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[13][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[13][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[13][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[14][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[14][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[14][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[14][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[14][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[14][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[14][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[14][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[14][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[14][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[14][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[15][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[15][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[15][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[15][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[15][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[15][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[15][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[15][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[15][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[15][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[15][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[16][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[16][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[16][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[16][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[16][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[16][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[16][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[16][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[16][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[16][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[16][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[17][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[17][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[17][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[17][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[17][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[17][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[17][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[17][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[17][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[17][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[17][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[18][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[18][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[18][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[18][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[18][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[18][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[18][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[18][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[18][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[18][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[18][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[19][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[19][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[19][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[19][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[19][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[19][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[19][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[19][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[19][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[19][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[19][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[1][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[1][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[1][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[1][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[1][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[1][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[1][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[1][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[1][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[1][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[1][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[20][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[20][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[20][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[20][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[20][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[20][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[20][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[20][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[20][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[20][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[20][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[21][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[21][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[21][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[21][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[21][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[21][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[21][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[21][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[21][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[21][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[21][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[22][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[22][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[22][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[22][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[22][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[22][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[22][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[22][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[22][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[22][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[22][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[23][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[23][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[23][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[23][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[23][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[23][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[23][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[23][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[23][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[23][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[23][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[24][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[24][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[24][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[24][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[24][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[24][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[24][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[24][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[24][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[24][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[24][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[25][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[25][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[25][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[25][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[25][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[25][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[25][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[25][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[25][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[25][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[25][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[26][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[26][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[26][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[26][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[26][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[26][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[26][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[26][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[26][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[26][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[26][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[27][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[27][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[27][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[27][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[27][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[27][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[27][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[27][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[27][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[27][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[27][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[28][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[28][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[28][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[28][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[28][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[28][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[28][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[28][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[28][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[28][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[28][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[29][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[29][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[29][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[29][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[29][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[29][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[29][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[29][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[29][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[29][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[29][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[2][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[2][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[2][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[2][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[2][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[2][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[2][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[2][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[2][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[2][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[2][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[30][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[30][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[30][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[30][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[30][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[30][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[30][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[30][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[30][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[30][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[30][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[31][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[31][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[31][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[31][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[31][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[31][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[31][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[31][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[31][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[31][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[31][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[32][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[32][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[32][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[32][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[32][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[32][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[32][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[32][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[32][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[32][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[32][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[33][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[33][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[33][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[33][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[33][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[33][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[33][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[33][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[33][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[33][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[33][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[34][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[34][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[34][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[34][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[34][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[34][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[34][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[34][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[34][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[34][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[34][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[35][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[35][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[35][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[35][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[35][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[35][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[35][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[35][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[35][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[35][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[35][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[36][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[36][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[36][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[36][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[36][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[36][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[36][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[36][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[36][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[36][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[36][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[37][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[37][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[37][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[37][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[37][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[37][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[37][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[37][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[37][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[37][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[37][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[38][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[38][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[38][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[38][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[38][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[38][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[38][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[38][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[38][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[38][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[38][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[39][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[39][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[39][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[39][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[39][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[39][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[39][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[39][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[39][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[39][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[39][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[3][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[3][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[3][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[3][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[3][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[3][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[3][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[3][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[3][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[3][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[3][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[40][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[40][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[40][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[40][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[40][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[40][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[40][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[40][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[40][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[40][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[40][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[41][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[41][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[41][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[41][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[41][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[41][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[41][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[41][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[41][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[41][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[41][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[42][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[42][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[42][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[42][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[42][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[42][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[42][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[42][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[42][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[42][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[42][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[43][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[43][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[43][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[43][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[43][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[43][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[43][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[43][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[43][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[43][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[43][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[44][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[44][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[44][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[44][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[44][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[44][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[44][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[44][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[44][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[44][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[44][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[45][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[45][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[45][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[45][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[45][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[45][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[45][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[45][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[45][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[45][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[45][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[46][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[46][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[46][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[46][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[46][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[46][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[46][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[46][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[46][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[46][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[46][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[47][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[47][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[47][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[47][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[47][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[47][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[47][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[47][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[47][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[47][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[47][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[48][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[48][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[48][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[48][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[48][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[48][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[48][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[48][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[48][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[48][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[48][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[49][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[49][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[49][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[49][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[49][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[49][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[49][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[49][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[49][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[49][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[49][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[4][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[4][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[4][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[4][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[4][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[4][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[4][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[4][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[4][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[4][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[4][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[50][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[50][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[50][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[50][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[50][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[50][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[50][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[50][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[50][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[50][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[50][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[51][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[51][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[51][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[51][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[51][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[51][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[51][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[51][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[51][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[51][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[51][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[52][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[52][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[52][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[52][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[52][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[52][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[52][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[52][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[52][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[52][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[52][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[53][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[53][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[53][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[53][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[53][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[53][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[53][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[53][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[53][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[53][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[53][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[54][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[54][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[54][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[54][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[54][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[54][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[54][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[54][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[54][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[54][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[54][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[55][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[55][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[55][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[55][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[55][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[55][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[55][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[55][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[55][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[55][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[55][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[56][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[56][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[56][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[56][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[56][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[56][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[56][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[56][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[56][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[56][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[56][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[57][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[57][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[57][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[57][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[57][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[57][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[57][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[57][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[57][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[57][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[57][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[58][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[58][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[58][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[58][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[58][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[58][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[58][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[58][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[58][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[58][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[58][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[59][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[59][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[59][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[59][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[59][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[59][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[59][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[59][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[59][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[59][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[59][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[5][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[5][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[5][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[5][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[5][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[5][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[5][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[5][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[5][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[5][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[5][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[60][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[60][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[60][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[60][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[60][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[60][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[60][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[60][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[60][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[60][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[60][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[61][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[61][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[61][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[61][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[61][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[61][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[61][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[61][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[61][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[61][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[61][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[62][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[62][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[62][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[62][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[62][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[62][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[62][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[62][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[62][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[62][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[62][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[63][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[63][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[63][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[63][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[63][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[63][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[63][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[63][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[63][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[63][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[63][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[64][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[64][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[64][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[64][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[64][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[64][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[64][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[64][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[64][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[64][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[64][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[65][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[65][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[65][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[65][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[65][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[65][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[65][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[65][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[65][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[65][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[65][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[66][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[66][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[66][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[66][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[66][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[66][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[66][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[66][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[66][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[66][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[66][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[67][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[67][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[67][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[67][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[67][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[67][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[67][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[67][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[67][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[67][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[67][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[68][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[68][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[68][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[68][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[68][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[68][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[68][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[68][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[68][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[68][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[68][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[69][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[69][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[69][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[69][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[69][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[69][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[69][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[69][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[69][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[69][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[69][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[6][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[6][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[6][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[6][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[6][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[6][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[6][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[6][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[6][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[6][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[6][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[70][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[70][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[70][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[70][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[70][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[70][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[70][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[70][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[70][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[70][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[70][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[71][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[71][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[71][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[71][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[71][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[71][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[71][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[71][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[71][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[71][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[71][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[72][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[72][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[72][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[72][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[72][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[72][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[72][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[72][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[72][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[72][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[72][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[73][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[73][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[73][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[73][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[73][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[73][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[73][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[73][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[73][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[73][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[73][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[74][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[74][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[74][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[74][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[74][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[74][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[74][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[74][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[74][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[74][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[74][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[75][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[75][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[75][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[75][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[75][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[75][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[75][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[75][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[75][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[75][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[75][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[76][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[76][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[76][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[76][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[76][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[76][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[76][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[76][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[76][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[76][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[76][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[77][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[77][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[77][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[77][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[77][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[77][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[77][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[77][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[77][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[77][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[77][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[78][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[78][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[78][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[78][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[78][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[78][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[78][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[78][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[78][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[78][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[78][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[79][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[79][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[79][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[79][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[79][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[79][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[79][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[79][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[79][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[79][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[79][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[7][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[7][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[7][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[7][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[7][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[7][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[7][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[7][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[7][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[7][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[7][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[80][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[80][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[80][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[80][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[80][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[80][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[80][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[80][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[80][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[80][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[80][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[81][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[81][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[81][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[81][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[81][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[81][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[81][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[81][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[81][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[81][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[81][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[82][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[82][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[82][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[82][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[82][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[82][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[82][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[82][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[82][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[82][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[82][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[83][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[83][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[83][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[83][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[83][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[83][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[83][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[83][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[83][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[83][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[83][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[84][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[84][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[84][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[84][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[84][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[84][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[84][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[84][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[84][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[84][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[84][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[85][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[85][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[85][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[85][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[85][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[85][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[85][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[85][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[85][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[85][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[85][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[86][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[86][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[86][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[86][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[86][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[86][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[86][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[86][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[86][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[86][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[86][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[87][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[87][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[87][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[87][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[87][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[87][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[87][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[87][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[87][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[87][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[87][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[88][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[88][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[88][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[88][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[88][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[88][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[88][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[88][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[88][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[88][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[88][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[89][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[89][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[89][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[89][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[89][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[89][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[89][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[89][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[89][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[89][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[89][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[8][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[8][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[8][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[8][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[8][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[8][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[8][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[8][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[8][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[8][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[8][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[90][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[90][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[90][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[90][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[90][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[90][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[90][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[90][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[90][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[90][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[90][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[91][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[91][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[91][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[91][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[91][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[91][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[91][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[91][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[91][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[91][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[91][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[92][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[92][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[92][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[92][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[92][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[92][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[92][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[92][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[92][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[92][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[92][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[93][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[93][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[93][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[93][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[93][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[93][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[93][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[93][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[93][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[93][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[93][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[94][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[94][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[94][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[94][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[94][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[94][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[94][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[94][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[94][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[94][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[94][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[95][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[95][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[95][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[95][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[95][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[95][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[95][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[95][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[95][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[95][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[95][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[96][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[96][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[96][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[96][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[96][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[96][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[96][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[96][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[96][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[96][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[96][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[97][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[97][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[97][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[97][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[97][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[97][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[97][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[97][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[97][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[97][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[97][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[98][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[98][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[98][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[98][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[98][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[98][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[98][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[98][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[98][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[98][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[98][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[9][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[9][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[9][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[9][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[9][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[9][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[9][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[9][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[9][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[9][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[9][9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7118)
---------------------------------------------------
 There are 7118 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.290        0.000                      0                  175        0.121        0.000                      0                  175        4.500        0.000                       0                    75  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.380        0.000                      0                  107        0.121        0.000                      0                  107        4.500        0.000                       0                    75  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              1.290        0.000                      0                   68        0.578        0.000                      0                   68  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.380ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.380ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/SNAKE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 0.580ns (12.873%)  route 3.926ns (87.127%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.554     5.075    RE0/CLK
    SLICE_X32Y97         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  RE0/G_RESET_reg/Q
                         net (fo=2399, routed)        3.926     9.457    S0/reset_g
    SLICE_X36Y48         LUT3 (Prop_lut3_I1_O)        0.124     9.581 r  S0/SNAKE_CLK_i_1/O
                         net (fo=1, routed)           0.000     9.581    S0/SNAKE_CLK_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  S0/SNAKE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.446    14.787    S0/CLK
    SLICE_X36Y48         FDRE                                         r  S0/SNAKE_CLK_reg/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.029    14.961    S0/SNAKE_CLK_reg
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                          -9.581    
  -------------------------------------------------------------------
                         slack                                  5.380    

Slack (MET) :             5.489ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/FOOD_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 0.580ns (13.193%)  route 3.816ns (86.807%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.554     5.075    RE0/CLK
    SLICE_X32Y97         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  RE0/G_RESET_reg/Q
                         net (fo=2399, routed)        3.816     9.347    N3/reset_g
    SLICE_X35Y48         LUT3 (Prop_lut3_I1_O)        0.124     9.471 r  N3/FOOD_CLK_i_1/O
                         net (fo=1, routed)           0.000     9.471    N3/FOOD_CLK_i_1_n_0
    SLICE_X35Y48         FDRE                                         r  N3/FOOD_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.445    14.786    N3/CLK
    SLICE_X35Y48         FDRE                                         r  N3/FOOD_CLK_reg/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X35Y48         FDRE (Setup_fdre_C_D)        0.029    14.960    N3/FOOD_CLK_reg
  -------------------------------------------------------------------
                         required time                         14.960    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                  5.489    

Slack (MET) :             6.346ns  (required time - arrival time)
  Source:                 G0/prev_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/point_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.642ns (19.089%)  route 2.721ns (80.911%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.735     5.256    G0/CLK
    SLICE_X30Y108        FDCE                                         r  G0/prev_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDCE (Prop_fdce_C_Q)         0.518     5.774 f  G0/prev_flag_reg/Q
                         net (fo=1, routed)           0.521     6.295    N4/prev_flag
    SLICE_X30Y108        LUT2 (Prop_lut2_I1_O)        0.124     6.419 r  N4/point[6]_i_1/O
                         net (fo=7, routed)           2.200     8.619    G0/point_reg[6]_15[0]
    SLICE_X21Y126        FDCE                                         r  G0/point_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.598    14.939    G0/CLK
    SLICE_X21Y126        FDCE                                         r  G0/point_reg[0]/C
                         clock pessimism              0.267    15.206    
                         clock uncertainty           -0.035    15.171    
    SLICE_X21Y126        FDCE (Setup_fdce_C_CE)      -0.205    14.966    G0/point_reg[0]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                          -8.619    
  -------------------------------------------------------------------
                         slack                                  6.346    

Slack (MET) :             6.374ns  (required time - arrival time)
  Source:                 G0/prev_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/point_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 0.642ns (19.176%)  route 2.706ns (80.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.735     5.256    G0/CLK
    SLICE_X30Y108        FDCE                                         r  G0/prev_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDCE (Prop_fdce_C_Q)         0.518     5.774 f  G0/prev_flag_reg/Q
                         net (fo=1, routed)           0.521     6.295    N4/prev_flag
    SLICE_X30Y108        LUT2 (Prop_lut2_I1_O)        0.124     6.419 r  N4/point[6]_i_1/O
                         net (fo=7, routed)           2.185     8.604    G0/point_reg[6]_15[0]
    SLICE_X15Y114        FDCE                                         r  G0/point_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.610    14.951    G0/CLK
    SLICE_X15Y114        FDCE                                         r  G0/point_reg[2]/C
                         clock pessimism              0.267    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X15Y114        FDCE (Setup_fdce_C_CE)      -0.205    14.978    G0/point_reg[2]
  -------------------------------------------------------------------
                         required time                         14.978    
                         arrival time                          -8.604    
  -------------------------------------------------------------------
                         slack                                  6.374    

Slack (MET) :             6.434ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/D1/Iv_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D1/O_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 1.118ns (32.588%)  route 2.313ns (67.412%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.606     5.127    K0/ps2_keyboard_0/D1/CLK
    SLICE_X6Y77          FDCE                                         r  K0/ps2_keyboard_0/D1/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDCE (Prop_fdce_C_Q)         0.518     5.645 r  K0/ps2_keyboard_0/D1/Iv_reg/Q
                         net (fo=5, routed)           0.594     6.239    K0/ps2_keyboard_0/D1/Iv_reg_n_0
    SLICE_X5Y77          LUT2 (Prop_lut2_I1_O)        0.150     6.389 f  K0/ps2_keyboard_0/D1/count[4]_i_3/O
                         net (fo=3, routed)           0.452     6.841    K0/ps2_keyboard_0/D1/count[4]_i_3_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.326     7.167 r  K0/ps2_keyboard_0/D1/O_i_2__0/O
                         net (fo=1, routed)           0.656     7.823    K0/ps2_keyboard_0/D1/O_i_2__0_n_0
    SLICE_X5Y77          LUT3 (Prop_lut3_I1_O)        0.124     7.947 r  K0/ps2_keyboard_0/D1/O_i_1__0/O
                         net (fo=1, routed)           0.611     8.558    K0/ps2_keyboard_0/D1/O_i_1__0_n_0
    SLICE_X4Y79          FDCE                                         r  K0/ps2_keyboard_0/D1/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.496    14.837    K0/ps2_keyboard_0/D1/CLK
    SLICE_X4Y79          FDCE                                         r  K0/ps2_keyboard_0/D1/O_reg/C
                         clock pessimism              0.271    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X4Y79          FDCE (Setup_fdce_C_D)       -0.081    14.992    K0/ps2_keyboard_0/D1/O_reg
  -------------------------------------------------------------------
                         required time                         14.992    
                         arrival time                          -8.558    
  -------------------------------------------------------------------
                         slack                                  6.434    

Slack (MET) :             6.512ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/count_idle_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.890ns (27.292%)  route 2.371ns (72.708%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.548     5.069    K0/ps2_keyboard_0/C0/CLK
    SLICE_X8Y82          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDCE (Prop_fdce_C_Q)         0.518     5.587 r  K0/ps2_keyboard_0/C0/count_idle_reg[11]/Q
                         net (fo=2, routed)           0.817     6.404    K0/ps2_keyboard_0/C0/count_idle_reg[12]_0[10]
    SLICE_X9Y81          LUT4 (Prop_lut4_I1_O)        0.124     6.528 r  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5/O
                         net (fo=1, routed)           0.633     7.161    K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I4_O)        0.124     7.285 r  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_3/O
                         net (fo=2, routed)           0.414     7.699    K0/ps2_keyboard_0/C0/count_idle_reg[0]_0
    SLICE_X9Y80          LUT3 (Prop_lut3_I0_O)        0.124     7.823 r  K0/ps2_keyboard_0/C0/count_idle[0]_i_1/O
                         net (fo=13, routed)          0.507     8.330    K0/ps2_keyboard_0/C0/count_idle[0]_i_1_n_0
    SLICE_X8Y83          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.433    14.774    K0/ps2_keyboard_0/C0/CLK
    SLICE_X8Y83          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[12]/C
                         clock pessimism              0.272    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X8Y83          FDCE (Setup_fdce_C_CE)      -0.169    14.842    K0/ps2_keyboard_0/C0/count_idle_reg[12]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -8.330    
  -------------------------------------------------------------------
                         slack                                  6.512    

Slack (MET) :             6.579ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 0.890ns (27.755%)  route 2.317ns (72.245%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.548     5.069    K0/ps2_keyboard_0/C0/CLK
    SLICE_X8Y82          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDCE (Prop_fdce_C_Q)         0.518     5.587 f  K0/ps2_keyboard_0/C0/count_idle_reg[11]/Q
                         net (fo=2, routed)           0.817     6.404    K0/ps2_keyboard_0/C0/count_idle_reg[12]_0[10]
    SLICE_X9Y81          LUT4 (Prop_lut4_I1_O)        0.124     6.528 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5/O
                         net (fo=1, routed)           0.633     7.161    K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I4_O)        0.124     7.285 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_3/O
                         net (fo=2, routed)           0.276     7.561    K0/ps2_keyboard_0/R0/temp_ps2_code_reg[0]_0
    SLICE_X9Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.685 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.590     8.275    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X7Y79          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.496    14.837    K0/ps2_keyboard_0/C0/CLK
    SLICE_X7Y79          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X7Y79          FDCE (Setup_fdce_C_CE)      -0.205    14.855    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                  6.579    

Slack (MET) :             6.605ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.890ns (26.659%)  route 2.448ns (73.341%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.548     5.069    K0/ps2_keyboard_0/C0/CLK
    SLICE_X8Y82          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDCE (Prop_fdce_C_Q)         0.518     5.587 f  K0/ps2_keyboard_0/C0/count_idle_reg[11]/Q
                         net (fo=2, routed)           0.817     6.404    K0/ps2_keyboard_0/C0/count_idle_reg[12]_0[10]
    SLICE_X9Y81          LUT4 (Prop_lut4_I1_O)        0.124     6.528 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5/O
                         net (fo=1, routed)           0.633     7.161    K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I4_O)        0.124     7.285 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_3/O
                         net (fo=2, routed)           0.276     7.561    K0/ps2_keyboard_0/R0/temp_ps2_code_reg[0]_0
    SLICE_X9Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.685 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.722     8.407    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X5Y79          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.496    14.837    K0/ps2_keyboard_0/C0/CLK
    SLICE_X5Y79          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_flag_reg/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X5Y79          FDCE (Setup_fdce_C_D)       -0.047    15.013    K0/ps2_keyboard_0/C0/temp_ps2_flag_reg
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                          -8.407    
  -------------------------------------------------------------------
                         slack                                  6.605    

Slack (MET) :             6.610ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/count_idle_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.890ns (28.179%)  route 2.268ns (71.821%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.548     5.069    K0/ps2_keyboard_0/C0/CLK
    SLICE_X8Y82          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDCE (Prop_fdce_C_Q)         0.518     5.587 r  K0/ps2_keyboard_0/C0/count_idle_reg[11]/Q
                         net (fo=2, routed)           0.817     6.404    K0/ps2_keyboard_0/C0/count_idle_reg[12]_0[10]
    SLICE_X9Y81          LUT4 (Prop_lut4_I1_O)        0.124     6.528 r  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5/O
                         net (fo=1, routed)           0.633     7.161    K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I4_O)        0.124     7.285 r  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_3/O
                         net (fo=2, routed)           0.414     7.699    K0/ps2_keyboard_0/C0/count_idle_reg[0]_0
    SLICE_X9Y80          LUT3 (Prop_lut3_I0_O)        0.124     7.823 r  K0/ps2_keyboard_0/C0/count_idle[0]_i_1/O
                         net (fo=13, routed)          0.404     8.227    K0/ps2_keyboard_0/C0/count_idle[0]_i_1_n_0
    SLICE_X8Y80          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.429    14.770    K0/ps2_keyboard_0/C0/CLK
    SLICE_X8Y80          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[0]/C
                         clock pessimism              0.272    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X8Y80          FDCE (Setup_fdce_C_CE)      -0.169    14.838    K0/ps2_keyboard_0/C0/count_idle_reg[0]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.227    
  -------------------------------------------------------------------
                         slack                                  6.610    

Slack (MET) :             6.610ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/count_idle_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.890ns (28.179%)  route 2.268ns (71.821%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.548     5.069    K0/ps2_keyboard_0/C0/CLK
    SLICE_X8Y82          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDCE (Prop_fdce_C_Q)         0.518     5.587 r  K0/ps2_keyboard_0/C0/count_idle_reg[11]/Q
                         net (fo=2, routed)           0.817     6.404    K0/ps2_keyboard_0/C0/count_idle_reg[12]_0[10]
    SLICE_X9Y81          LUT4 (Prop_lut4_I1_O)        0.124     6.528 r  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5/O
                         net (fo=1, routed)           0.633     7.161    K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I4_O)        0.124     7.285 r  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_3/O
                         net (fo=2, routed)           0.414     7.699    K0/ps2_keyboard_0/C0/count_idle_reg[0]_0
    SLICE_X9Y80          LUT3 (Prop_lut3_I0_O)        0.124     7.823 r  K0/ps2_keyboard_0/C0/count_idle[0]_i_1/O
                         net (fo=13, routed)          0.404     8.227    K0/ps2_keyboard_0/C0/count_idle[0]_i_1_n_0
    SLICE_X8Y80          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.429    14.770    K0/ps2_keyboard_0/C0/CLK
    SLICE_X8Y80          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[1]/C
                         clock pessimism              0.272    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X8Y80          FDCE (Setup_fdce_C_CE)      -0.169    14.838    K0/ps2_keyboard_0/C0/count_idle_reg[1]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.227    
  -------------------------------------------------------------------
                         slack                                  6.610    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/decode_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.583     1.466    K0/ps2_keyboard_0/C0/CLK
    SLICE_X7Y80          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/Q
                         net (fo=6, routed)           0.068     1.675    K0/ps2_keyboard_0/C0/ps2_code__0[2]
    SLICE_X6Y80          LUT4 (Prop_lut4_I1_O)        0.045     1.720 r  K0/ps2_keyboard_0/C0/decode[2]_i_1/O
                         net (fo=1, routed)           0.000     1.720    K0/ps2_keyboard_0_n_7
    SLICE_X6Y80          FDCE                                         r  K0/decode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.851     1.979    K0/CLK
    SLICE_X6Y80          FDCE                                         r  K0/decode_reg[2]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X6Y80          FDCE (Hold_fdce_C_D)         0.120     1.599    K0/decode_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/decode_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.189ns (62.293%)  route 0.114ns (37.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.583     1.466    K0/ps2_keyboard_0/C0/CLK
    SLICE_X7Y80          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.141     1.607 f  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/Q
                         net (fo=5, routed)           0.114     1.722    K0/ps2_keyboard_0/C0/ps2_code__0[0]
    SLICE_X6Y80          LUT5 (Prop_lut5_I1_O)        0.048     1.770 r  K0/ps2_keyboard_0/C0/decode[1]_i_1/O
                         net (fo=1, routed)           0.000     1.770    K0/ps2_keyboard_0_n_8
    SLICE_X6Y80          FDCE                                         r  K0/decode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.851     1.979    K0/CLK
    SLICE_X6Y80          FDCE                                         r  K0/decode_reg[1]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X6Y80          FDCE (Hold_fdce_C_D)         0.131     1.610    K0/decode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/decode_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.916%)  route 0.114ns (38.084%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.583     1.466    K0/ps2_keyboard_0/C0/CLK
    SLICE_X7Y80          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/Q
                         net (fo=5, routed)           0.114     1.722    K0/ps2_keyboard_0/C0/ps2_code__0[0]
    SLICE_X6Y80          LUT4 (Prop_lut4_I2_O)        0.045     1.767 r  K0/ps2_keyboard_0/C0/decode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.767    K0/ps2_keyboard_0_n_9
    SLICE_X6Y80          FDCE                                         r  K0/decode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.851     1.979    K0/CLK
    SLICE_X6Y80          FDCE                                         r  K0/decode_reg[0]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X6Y80          FDCE (Hold_fdce_C_D)         0.121     1.600    K0/decode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 K0/prev_ps2_code_flag_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.582     1.465    K0/CLK
    SLICE_X4Y79          FDPE                                         r  K0/prev_ps2_code_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDPE (Prop_fdpe_C_Q)         0.141     1.606 f  K0/prev_ps2_code_flag_reg/Q
                         net (fo=1, routed)           0.086     1.692    K0/ps2_keyboard_0/C0/prev_ps2_code_flag
    SLICE_X5Y79          LUT5 (Prop_lut5_I2_O)        0.045     1.737 r  K0/ps2_keyboard_0/C0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.737    K0/state__0[0]
    SLICE_X5Y79          FDCE                                         r  K0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.850     1.978    K0/CLK
    SLICE_X5Y79          FDCE                                         r  K0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.500     1.478    
    SLICE_X5Y79          FDCE (Hold_fdce_C_D)         0.091     1.569    K0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/D1/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D1/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.042%)  route 0.114ns (37.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.581     1.464    K0/ps2_keyboard_0/D1/CLK
    SLICE_X5Y77          FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  K0/ps2_keyboard_0/D1/count_reg[0]/Q
                         net (fo=7, routed)           0.114     1.719    K0/ps2_keyboard_0/D1/count_reg[0]
    SLICE_X4Y77          LUT6 (Prop_lut6_I3_O)        0.045     1.764 r  K0/ps2_keyboard_0/D1/count[4]_i_2__0/O
                         net (fo=1, routed)           0.000     1.764    K0/ps2_keyboard_0/D1/count[4]_i_2__0_n_0
    SLICE_X4Y77          FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.849     1.976    K0/ps2_keyboard_0/D1/CLK
    SLICE_X4Y77          FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[4]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X4Y77          FDCE (Hold_fdce_C_D)         0.091     1.568    K0/ps2_keyboard_0/D1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/break_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.198%)  route 0.123ns (39.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.583     1.466    K0/ps2_keyboard_0/C0/CLK
    SLICE_X7Y80          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.141     1.607 f  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/Q
                         net (fo=4, routed)           0.123     1.730    K0/ps2_keyboard_0/C0/ps2_code__0[1]
    SLICE_X5Y79          LUT6 (Prop_lut6_I0_O)        0.045     1.775 r  K0/ps2_keyboard_0/C0/break_i_1/O
                         net (fo=1, routed)           0.000     1.775    K0/ps2_keyboard_0_n_1
    SLICE_X5Y79          FDCE                                         r  K0/break_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.850     1.978    K0/CLK
    SLICE_X5Y79          FDCE                                         r  K0/break_reg/C
                         clock pessimism             -0.499     1.479    
    SLICE_X5Y79          FDCE (Hold_fdce_C_D)         0.092     1.571    K0/break_reg
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/D0/Iv_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D0/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.213ns (64.660%)  route 0.116ns (35.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.586     1.469    K0/ps2_keyboard_0/D0/CLK
    SLICE_X6Y83          FDCE                                         r  K0/ps2_keyboard_0/D0/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDCE (Prop_fdce_C_Q)         0.164     1.633 r  K0/ps2_keyboard_0/D0/Iv_reg/Q
                         net (fo=5, routed)           0.116     1.750    K0/ps2_keyboard_0/D0/Iv
    SLICE_X7Y83          LUT5 (Prop_lut5_I0_O)        0.049     1.799 r  K0/ps2_keyboard_0/D0/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.799    K0/ps2_keyboard_0/D0/count[2]_i_1_n_0
    SLICE_X7Y83          FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.855     1.982    K0/ps2_keyboard_0/D0/CLK
    SLICE_X7Y83          FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[2]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X7Y83          FDCE (Hold_fdce_C_D)         0.107     1.589    K0/ps2_keyboard_0/D0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/D0/Iv_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D0/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.226%)  route 0.116ns (35.774%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.586     1.469    K0/ps2_keyboard_0/D0/CLK
    SLICE_X6Y83          FDCE                                         r  K0/ps2_keyboard_0/D0/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDCE (Prop_fdce_C_Q)         0.164     1.633 r  K0/ps2_keyboard_0/D0/Iv_reg/Q
                         net (fo=5, routed)           0.116     1.750    K0/ps2_keyboard_0/D0/Iv
    SLICE_X7Y83          LUT4 (Prop_lut4_I2_O)        0.045     1.795 r  K0/ps2_keyboard_0/D0/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.795    K0/ps2_keyboard_0/D0/p_0_in[1]
    SLICE_X7Y83          FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.855     1.982    K0/ps2_keyboard_0/D0/CLK
    SLICE_X7Y83          FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[1]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X7Y83          FDCE (Hold_fdce_C_D)         0.092     1.574    K0/ps2_keyboard_0/D0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/D1/Iv_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D1/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.709%)  route 0.124ns (37.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.581     1.464    K0/ps2_keyboard_0/D1/CLK
    SLICE_X6Y77          FDCE                                         r  K0/ps2_keyboard_0/D1/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDCE (Prop_fdce_C_Q)         0.164     1.628 r  K0/ps2_keyboard_0/D1/Iv_reg/Q
                         net (fo=5, routed)           0.124     1.753    K0/ps2_keyboard_0/D1/Iv_reg_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I4_O)        0.045     1.798 r  K0/ps2_keyboard_0/D1/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.798    K0/ps2_keyboard_0/D1/p_0_in__0[3]
    SLICE_X5Y77          FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.849     1.976    K0/ps2_keyboard_0/D1/CLK
    SLICE_X5Y77          FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[3]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X5Y77          FDCE (Hold_fdce_C_D)         0.092     1.569    K0/ps2_keyboard_0/D1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 K0/decode_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/DECODE_CODE_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.213ns (60.139%)  route 0.141ns (39.861%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.582     1.465    K0/CLK
    SLICE_X6Y79          FDCE                                         r  K0/decode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDCE (Prop_fdce_C_Q)         0.164     1.629 r  K0/decode_reg[3]/Q
                         net (fo=1, routed)           0.141     1.770    K0/decode_reg_n_0_[3]
    SLICE_X4Y80          LUT2 (Prop_lut2_I1_O)        0.049     1.819 r  K0/DECODE_CODE[3]_i_2/O
                         net (fo=1, routed)           0.000     1.819    K0/DECODE_CODE[3]_i_2_n_0
    SLICE_X4Y80          FDCE                                         r  K0/DECODE_CODE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.851     1.979    K0/CLK
    SLICE_X4Y80          FDCE                                         r  K0/DECODE_CODE_reg[3]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X4Y80          FDCE (Hold_fdce_C_D)         0.107     1.587    K0/DECODE_CODE_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   A0/PIXEL_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   A0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   A0/cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X21Y126  G0/point_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y117  G0/point_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X15Y114  G0/point_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y108  G0/point_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X27Y116  G0/point_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y122  G0/point_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   A0/PIXEL_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   A0/PIXEL_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   A0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   A0/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   A0/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   A0/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X21Y126  G0/point_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X21Y126  G0/point_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y117  G0/point_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y117  G0/point_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   A0/PIXEL_CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   A0/PIXEL_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   A0/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   A0/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   A0/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   A0/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X21Y126  G0/point_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X21Y126  G0/point_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y117  G0/point_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y117  G0/point_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.290ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.578ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.290ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/point_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.321ns  (logic 0.456ns (5.480%)  route 7.865ns (94.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.554     5.075    RE0/CLK
    SLICE_X32Y97         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  RE0/G_RESET_reg/Q
                         net (fo=2399, routed)        7.865    13.396    G0/reset_g
    SLICE_X21Y126        FDCE                                         f  G0/point_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.598    14.939    G0/CLK
    SLICE_X21Y126        FDCE                                         r  G0/point_reg[0]/C
                         clock pessimism              0.187    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X21Y126        FDCE (Recov_fdce_C_CLR)     -0.405    14.686    G0/point_reg[0]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                         -13.396    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.367ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/point_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.256ns  (logic 0.456ns (5.523%)  route 7.800ns (94.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.554     5.075    RE0/CLK
    SLICE_X32Y97         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  RE0/G_RESET_reg/Q
                         net (fo=2399, routed)        7.800    13.331    G0/reset_g
    SLICE_X15Y114        FDCE                                         f  G0/point_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.610    14.951    G0/CLK
    SLICE_X15Y114        FDCE                                         r  G0/point_reg[2]/C
                         clock pessimism              0.187    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X15Y114        FDCE (Recov_fdce_C_CLR)     -0.405    14.698    G0/point_reg[2]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                         -13.331    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.463ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/point_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.230ns  (logic 0.456ns (5.541%)  route 7.774ns (94.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.554     5.075    RE0/CLK
    SLICE_X32Y97         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  RE0/G_RESET_reg/Q
                         net (fo=2399, routed)        7.774    13.305    G0/reset_g
    SLICE_X34Y122        FDCE                                         f  G0/point_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.594    14.935    G0/CLK
    SLICE_X34Y122        FDCE                                         r  G0/point_reg[5]/C
                         clock pessimism              0.187    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X34Y122        FDCE (Recov_fdce_C_CLR)     -0.319    14.768    G0/point_reg[5]
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                         -13.305    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.583ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/point_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.034ns  (logic 0.456ns (5.676%)  route 7.578ns (94.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.554     5.075    RE0/CLK
    SLICE_X32Y97         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  RE0/G_RESET_reg/Q
                         net (fo=2399, routed)        7.578    13.109    G0/reset_g
    SLICE_X27Y116        FDCE                                         f  G0/point_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.605    14.946    G0/CLK
    SLICE_X27Y116        FDCE                                         r  G0/point_reg[4]/C
                         clock pessimism              0.187    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X27Y116        FDCE (Recov_fdce_C_CLR)     -0.405    14.693    G0/point_reg[4]
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                         -13.109    
  -------------------------------------------------------------------
                         slack                                  1.583    

Slack (MET) :             2.486ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/point_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.213ns  (logic 0.456ns (6.322%)  route 6.757ns (93.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.554     5.075    RE0/CLK
    SLICE_X32Y97         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  RE0/G_RESET_reg/Q
                         net (fo=2399, routed)        6.757    12.287    G0/reset_g
    SLICE_X34Y117        FDCE                                         f  G0/point_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.600    14.941    G0/CLK
    SLICE_X34Y117        FDCE                                         r  G0/point_reg[1]/C
                         clock pessimism              0.187    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X34Y117        FDCE (Recov_fdce_C_CLR)     -0.319    14.774    G0/point_reg[1]
  -------------------------------------------------------------------
                         required time                         14.774    
                         arrival time                         -12.287    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.486ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/point_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.213ns  (logic 0.456ns (6.322%)  route 6.757ns (93.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.554     5.075    RE0/CLK
    SLICE_X32Y97         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  RE0/G_RESET_reg/Q
                         net (fo=2399, routed)        6.757    12.287    G0/reset_g
    SLICE_X34Y117        FDCE                                         f  G0/point_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.600    14.941    G0/CLK
    SLICE_X34Y117        FDCE                                         r  G0/point_reg[6]/C
                         clock pessimism              0.187    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X34Y117        FDCE (Recov_fdce_C_CLR)     -0.319    14.774    G0/point_reg[6]
  -------------------------------------------------------------------
                         required time                         14.774    
                         arrival time                         -12.287    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             5.096ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 0.456ns (10.366%)  route 3.943ns (89.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.554     5.075    RE0/CLK
    SLICE_X32Y97         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  RE0/G_RESET_reg/Q
                         net (fo=2399, routed)        3.943     9.474    N3/reset_g
    SLICE_X34Y48         FDCE                                         f  N3/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.445    14.786    N3/CLK
    SLICE_X34Y48         FDCE                                         r  N3/cnt_reg[1]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X34Y48         FDCE (Recov_fdce_C_CLR)     -0.361    14.570    N3/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                  5.096    

Slack (MET) :             5.138ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 0.456ns (10.366%)  route 3.943ns (89.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.554     5.075    RE0/CLK
    SLICE_X32Y97         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  RE0/G_RESET_reg/Q
                         net (fo=2399, routed)        3.943     9.474    N3/reset_g
    SLICE_X34Y48         FDCE                                         f  N3/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.445    14.786    N3/CLK
    SLICE_X34Y48         FDCE                                         r  N3/cnt_reg[0]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X34Y48         FDCE (Recov_fdce_C_CLR)     -0.319    14.612    N3/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                  5.138    

Slack (MET) :             5.431ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D1/O_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 0.456ns (10.992%)  route 3.693ns (89.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.554     5.075    RE0/CLK
    SLICE_X32Y97         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  RE0/G_RESET_reg/Q
                         net (fo=2399, routed)        3.693     9.224    K0/ps2_keyboard_0/D1/reset_g
    SLICE_X4Y79          FDCE                                         f  K0/ps2_keyboard_0/D1/O_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.496    14.837    K0/ps2_keyboard_0/D1/CLK
    SLICE_X4Y79          FDCE                                         r  K0/ps2_keyboard_0/D1/O_reg/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X4Y79          FDCE (Recov_fdce_C_CLR)     -0.405    14.655    K0/ps2_keyboard_0/D1/O_reg
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                  5.431    

Slack (MET) :             5.435ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 0.456ns (11.003%)  route 3.688ns (88.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.554     5.075    RE0/CLK
    SLICE_X32Y97         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  RE0/G_RESET_reg/Q
                         net (fo=2399, routed)        3.688     9.219    K0/reset_g
    SLICE_X5Y79          FDCE                                         f  K0/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.496    14.837    K0/CLK
    SLICE_X5Y79          FDCE                                         r  K0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X5Y79          FDCE (Recov_fdce_C_CLR)     -0.405    14.655    K0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                  5.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/prev_flag_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.141ns (16.415%)  route 0.718ns (83.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.562     1.445    RE0/CLK
    SLICE_X32Y97         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  RE0/G_RESET_reg/Q
                         net (fo=2399, routed)        0.718     2.304    G0/reset_g
    SLICE_X30Y108        FDCE                                         f  G0/prev_flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.915     2.043    G0/CLK
    SLICE_X30Y108        FDCE                                         r  G0/prev_flag_reg/C
                         clock pessimism             -0.249     1.794    
    SLICE_X30Y108        FDCE (Remov_fdce_C_CLR)     -0.067     1.727    G0/prev_flag_reg
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/point_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.141ns (16.415%)  route 0.718ns (83.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.562     1.445    RE0/CLK
    SLICE_X32Y97         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  RE0/G_RESET_reg/Q
                         net (fo=2399, routed)        0.718     2.304    G0/reset_g
    SLICE_X31Y108        FDCE                                         f  G0/point_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.915     2.043    G0/CLK
    SLICE_X31Y108        FDCE                                         r  G0/point_reg[3]/C
                         clock pessimism             -0.249     1.794    
    SLICE_X31Y108        FDCE (Remov_fdce_C_CLR)     -0.092     1.702    G0/point_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             1.225ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/count_idle_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.141ns (11.861%)  route 1.048ns (88.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.562     1.445    RE0/CLK
    SLICE_X32Y97         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  RE0/G_RESET_reg/Q
                         net (fo=2399, routed)        1.048     2.634    K0/ps2_keyboard_0/C0/reset_g
    SLICE_X8Y83          FDCE                                         f  K0/ps2_keyboard_0/C0/count_idle_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.826     1.954    K0/ps2_keyboard_0/C0/CLK
    SLICE_X8Y83          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[12]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X8Y83          FDCE (Remov_fdce_C_CLR)     -0.067     1.409    K0/ps2_keyboard_0/C0/count_idle_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           2.634    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.290ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/count_idle_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.141ns (11.252%)  route 1.112ns (88.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.562     1.445    RE0/CLK
    SLICE_X32Y97         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  RE0/G_RESET_reg/Q
                         net (fo=2399, routed)        1.112     2.698    K0/ps2_keyboard_0/C0/reset_g
    SLICE_X8Y82          FDCE                                         f  K0/ps2_keyboard_0/C0/count_idle_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.825     1.953    K0/ps2_keyboard_0/C0/CLK
    SLICE_X8Y82          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[10]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X8Y82          FDCE (Remov_fdce_C_CLR)     -0.067     1.408    K0/ps2_keyboard_0/C0/count_idle_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.290ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/count_idle_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.141ns (11.252%)  route 1.112ns (88.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.562     1.445    RE0/CLK
    SLICE_X32Y97         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  RE0/G_RESET_reg/Q
                         net (fo=2399, routed)        1.112     2.698    K0/ps2_keyboard_0/C0/reset_g
    SLICE_X8Y82          FDCE                                         f  K0/ps2_keyboard_0/C0/count_idle_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.825     1.953    K0/ps2_keyboard_0/C0/CLK
    SLICE_X8Y82          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X8Y82          FDCE (Remov_fdce_C_CLR)     -0.067     1.408    K0/ps2_keyboard_0/C0/count_idle_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.290ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/count_idle_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.141ns (11.252%)  route 1.112ns (88.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.562     1.445    RE0/CLK
    SLICE_X32Y97         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  RE0/G_RESET_reg/Q
                         net (fo=2399, routed)        1.112     2.698    K0/ps2_keyboard_0/C0/reset_g
    SLICE_X8Y82          FDCE                                         f  K0/ps2_keyboard_0/C0/count_idle_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.825     1.953    K0/ps2_keyboard_0/C0/CLK
    SLICE_X8Y82          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[8]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X8Y82          FDCE (Remov_fdce_C_CLR)     -0.067     1.408    K0/ps2_keyboard_0/C0/count_idle_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.290ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/count_idle_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.141ns (11.252%)  route 1.112ns (88.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.562     1.445    RE0/CLK
    SLICE_X32Y97         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  RE0/G_RESET_reg/Q
                         net (fo=2399, routed)        1.112     2.698    K0/ps2_keyboard_0/C0/reset_g
    SLICE_X8Y82          FDCE                                         f  K0/ps2_keyboard_0/C0/count_idle_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.825     1.953    K0/ps2_keyboard_0/C0/CLK
    SLICE_X8Y82          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[9]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X8Y82          FDCE (Remov_fdce_C_CLR)     -0.067     1.408    K0/ps2_keyboard_0/C0/count_idle_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.412ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D0/Iv_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.404ns  (logic 0.141ns (10.045%)  route 1.263ns (89.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.562     1.445    RE0/CLK
    SLICE_X32Y97         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  RE0/G_RESET_reg/Q
                         net (fo=2399, routed)        1.263     2.849    K0/ps2_keyboard_0/D0/reset_g
    SLICE_X6Y83          FDCE                                         f  K0/ps2_keyboard_0/D0/Iv_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.855     1.982    K0/ps2_keyboard_0/D0/CLK
    SLICE_X6Y83          FDCE                                         r  K0/ps2_keyboard_0/D0/Iv_reg/C
                         clock pessimism             -0.478     1.504    
    SLICE_X6Y83          FDCE (Remov_fdce_C_CLR)     -0.067     1.437    K0/ps2_keyboard_0/D0/Iv_reg
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           2.849    
  -------------------------------------------------------------------
                         slack                                  1.412    

Slack (MET) :             1.412ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D0/O_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.404ns  (logic 0.141ns (10.045%)  route 1.263ns (89.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.562     1.445    RE0/CLK
    SLICE_X32Y97         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  RE0/G_RESET_reg/Q
                         net (fo=2399, routed)        1.263     2.849    K0/ps2_keyboard_0/D0/reset_g
    SLICE_X6Y83          FDCE                                         f  K0/ps2_keyboard_0/D0/O_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.855     1.982    K0/ps2_keyboard_0/D0/CLK
    SLICE_X6Y83          FDCE                                         r  K0/ps2_keyboard_0/D0/O_reg/C
                         clock pessimism             -0.478     1.504    
    SLICE_X6Y83          FDCE (Remov_fdce_C_CLR)     -0.067     1.437    K0/ps2_keyboard_0/D0/O_reg
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           2.849    
  -------------------------------------------------------------------
                         slack                                  1.412    

Slack (MET) :             1.418ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/count_idle_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.141ns (10.225%)  route 1.238ns (89.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.562     1.445    RE0/CLK
    SLICE_X32Y97         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  RE0/G_RESET_reg/Q
                         net (fo=2399, routed)        1.238     2.824    K0/ps2_keyboard_0/C0/reset_g
    SLICE_X8Y80          FDCE                                         f  K0/ps2_keyboard_0/C0/count_idle_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.823     1.951    K0/ps2_keyboard_0/C0/CLK
    SLICE_X8Y80          FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[0]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X8Y80          FDCE (Remov_fdce_C_CLR)     -0.067     1.406    K0/ps2_keyboard_0/C0/count_idle_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           2.824    
  -------------------------------------------------------------------
                         slack                                  1.418    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          4740 Endpoints
Min Delay          4740 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A1/countY_reg[3]_rep__1/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.022ns  (logic 4.959ns (21.542%)  route 18.063ns (78.458%))
  Logic Levels:           8  (CARRY4=3 FDCE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDCE                         0.000     0.000 r  A1/countY_reg[3]_rep__1/C
    SLICE_X55Y110        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  A1/countY_reg[3]_rep__1/Q
                         net (fo=107, routed)        10.102    10.558    A1/countY_reg[3]_rep__1_n_0
    SLICE_X15Y87         LUT2 (Prop_lut2_I0_O)        0.124    10.682 r  A1/p_1_out__170_carry_i_1/O
                         net (fo=1, routed)           0.000    10.682    N4/p_1_out__170_carry__0_1[3]
    SLICE_X15Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.083 r  N4/p_1_out__170_carry/CO[3]
                         net (fo=1, routed)           0.000    11.083    N4/p_1_out__170_carry_n_0
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.197 r  N4/p_1_out__170_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.197    N4/p_1_out__170_carry__0_n_0
    SLICE_X15Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.311 f  N4/p_1_out__170_carry__1/CO[3]
                         net (fo=1, routed)           1.254    12.565    N4/p_1_out__170_carry__1_n_0
    SLICE_X14Y93         LUT5 (Prop_lut5_I4_O)        0.124    12.689 f  N4/RED_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           1.443    14.132    A1/RED[0]
    SLICE_X48Y107        LUT6 (Prop_lut6_I4_O)        0.124    14.256 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.264    19.520    RED_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    23.022 r  RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    23.022    RED[3]
    N19                                                               r  RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[3]_rep__1/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.841ns  (logic 4.981ns (21.807%)  route 17.860ns (78.193%))
  Logic Levels:           8  (CARRY4=3 FDCE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDCE                         0.000     0.000 r  A1/countY_reg[3]_rep__1/C
    SLICE_X55Y110        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  A1/countY_reg[3]_rep__1/Q
                         net (fo=107, routed)        10.102    10.558    A1/countY_reg[3]_rep__1_n_0
    SLICE_X15Y87         LUT2 (Prop_lut2_I0_O)        0.124    10.682 r  A1/p_1_out__170_carry_i_1/O
                         net (fo=1, routed)           0.000    10.682    N4/p_1_out__170_carry__0_1[3]
    SLICE_X15Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.083 r  N4/p_1_out__170_carry/CO[3]
                         net (fo=1, routed)           0.000    11.083    N4/p_1_out__170_carry_n_0
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.197 r  N4/p_1_out__170_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.197    N4/p_1_out__170_carry__0_n_0
    SLICE_X15Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.311 f  N4/p_1_out__170_carry__1/CO[3]
                         net (fo=1, routed)           1.254    12.565    N4/p_1_out__170_carry__1_n_0
    SLICE_X14Y93         LUT5 (Prop_lut5_I4_O)        0.124    12.689 f  N4/RED_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           1.443    14.132    A1/RED[0]
    SLICE_X48Y107        LUT6 (Prop_lut6_I4_O)        0.124    14.256 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.061    19.317    RED_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    22.841 r  RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.841    RED[2]
    J19                                                               r  RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[3]_rep__1/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.678ns  (logic 4.976ns (21.943%)  route 17.702ns (78.057%))
  Logic Levels:           8  (CARRY4=3 FDCE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDCE                         0.000     0.000 r  A1/countY_reg[3]_rep__1/C
    SLICE_X55Y110        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  A1/countY_reg[3]_rep__1/Q
                         net (fo=107, routed)        10.102    10.558    A1/countY_reg[3]_rep__1_n_0
    SLICE_X15Y87         LUT2 (Prop_lut2_I0_O)        0.124    10.682 r  A1/p_1_out__170_carry_i_1/O
                         net (fo=1, routed)           0.000    10.682    N4/p_1_out__170_carry__0_1[3]
    SLICE_X15Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.083 r  N4/p_1_out__170_carry/CO[3]
                         net (fo=1, routed)           0.000    11.083    N4/p_1_out__170_carry_n_0
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.197 r  N4/p_1_out__170_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.197    N4/p_1_out__170_carry__0_n_0
    SLICE_X15Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.311 f  N4/p_1_out__170_carry__1/CO[3]
                         net (fo=1, routed)           1.254    12.565    N4/p_1_out__170_carry__1_n_0
    SLICE_X14Y93         LUT5 (Prop_lut5_I4_O)        0.124    12.689 f  N4/RED_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           1.443    14.132    A1/RED[0]
    SLICE_X48Y107        LUT6 (Prop_lut6_I4_O)        0.124    14.256 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.903    19.159    RED_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    22.678 r  RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.678    RED[1]
    H19                                                               r  RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[3]_rep__1/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.542ns  (logic 4.981ns (22.095%)  route 17.561ns (77.904%))
  Logic Levels:           8  (CARRY4=3 FDCE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDCE                         0.000     0.000 r  A1/countY_reg[3]_rep__1/C
    SLICE_X55Y110        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  A1/countY_reg[3]_rep__1/Q
                         net (fo=107, routed)        10.102    10.558    A1/countY_reg[3]_rep__1_n_0
    SLICE_X15Y87         LUT2 (Prop_lut2_I0_O)        0.124    10.682 r  A1/p_1_out__170_carry_i_1/O
                         net (fo=1, routed)           0.000    10.682    N4/p_1_out__170_carry__0_1[3]
    SLICE_X15Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.083 r  N4/p_1_out__170_carry/CO[3]
                         net (fo=1, routed)           0.000    11.083    N4/p_1_out__170_carry_n_0
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.197 r  N4/p_1_out__170_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.197    N4/p_1_out__170_carry__0_n_0
    SLICE_X15Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.311 f  N4/p_1_out__170_carry__1/CO[3]
                         net (fo=1, routed)           1.254    12.565    N4/p_1_out__170_carry__1_n_0
    SLICE_X14Y93         LUT5 (Prop_lut5_I4_O)        0.124    12.689 f  N4/RED_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           1.443    14.132    A1/RED[0]
    SLICE_X48Y107        LUT6 (Prop_lut6_I4_O)        0.124    14.256 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.762    19.018    RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    22.542 r  RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.542    RED[0]
    G19                                                               r  RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S1/IS_SNAKE_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.363ns  (logic 2.404ns (11.253%)  route 18.959ns (88.747%))
  Logic Levels:           11  (CARRY4=2 FDCE=1 LUT3=1 LUT4=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y105        FDCE                         0.000     0.000 r  A1/countY_reg[0]/C
    SLICE_X56Y105        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  A1/countY_reg[0]/Q
                         net (fo=208, routed)        11.469    11.987    A1/countY_reg[9]_0[0]
    SLICE_X57Y146        LUT3 (Prop_lut3_I2_O)        0.124    12.111 r  A1/IS_SNAKE_reg_i_6139/O
                         net (fo=1, routed)           0.000    12.111    A1/IS_SNAKE_reg_i_6139_n_0
    SLICE_X57Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.643 r  A1/IS_SNAKE_reg_i_3973/CO[3]
                         net (fo=1, routed)           0.000    12.643    A1/IS_SNAKE_reg_i_3973_n_0
    SLICE_X57Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.800 r  A1/IS_SNAKE_reg_i_2241/CO[1]
                         net (fo=1, routed)           1.148    13.948    A1/S1/geqOp357_in
    SLICE_X52Y145        LUT6 (Prop_lut6_I3_O)        0.329    14.277 r  A1/IS_SNAKE_reg_i_1106/O
                         net (fo=1, routed)           1.587    15.865    A1/IS_SNAKE_reg_i_1106_n_0
    SLICE_X27Y143        LUT6 (Prop_lut6_I0_O)        0.124    15.989 r  A1/IS_SNAKE_reg_i_467/O
                         net (fo=1, routed)           1.132    17.121    A1/IS_SNAKE_reg_i_467_n_0
    SLICE_X37Y143        LUT6 (Prop_lut6_I5_O)        0.124    17.245 r  A1/IS_SNAKE_reg_i_148/O
                         net (fo=1, routed)           0.804    18.049    G0/IS_SNAKE_reg_i_8_1
    SLICE_X36Y143        LUT6 (Prop_lut6_I4_O)        0.124    18.173 r  G0/IS_SNAKE_reg_i_38/O
                         net (fo=2, routed)           0.503    18.675    G0/IS_SNAKE_reg_i_38_n_0
    SLICE_X36Y143        LUT6 (Prop_lut6_I0_O)        0.124    18.799 r  G0/IS_SNAKE_reg_i_36/O
                         net (fo=1, routed)           1.043    19.842    G0/IS_SNAKE_reg_i_36_n_0
    SLICE_X46Y127        LUT6 (Prop_lut6_I4_O)        0.124    19.966 r  G0/IS_SNAKE_reg_i_7/O
                         net (fo=1, routed)           0.444    20.411    G0/IS_SNAKE_reg_i_7_n_0
    SLICE_X43Y125        LUT4 (Prop_lut4_I3_O)        0.124    20.535 r  G0/IS_SNAKE_reg_i_1/O
                         net (fo=1, routed)           0.828    21.363    S1/BLUE_OBUF[3]_inst_i_1
    SLICE_X41Y124        LDPE                                         r  S1/IS_SNAKE_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countX_reg[4]_rep__1/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.656ns  (logic 5.031ns (25.595%)  route 14.625ns (74.405%))
  Logic Levels:           10  (FDCE=1 LUT2=1 LUT3=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDCE                         0.000     0.000 r  A1/countX_reg[4]_rep__1/C
    SLICE_X56Y104        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  A1/countX_reg[4]_rep__1/Q
                         net (fo=115, routed)         2.327     2.845    A1/countX_reg[6]_rep__1_0[0]
    SLICE_X52Y112        LUT6 (Prop_lut6_I3_O)        0.124     2.969 f  A1/RED_OBUF[3]_inst_i_73/O
                         net (fo=1, routed)           0.850     3.819    A1/RED_OBUF[3]_inst_i_73_n_0
    SLICE_X52Y112        LUT6 (Prop_lut6_I1_O)        0.124     3.943 f  A1/RED_OBUF[3]_inst_i_60/O
                         net (fo=3, routed)           0.911     4.854    A1/RED_OBUF[3]_inst_i_60_n_0
    SLICE_X57Y110        LUT3 (Prop_lut3_I2_O)        0.124     4.978 f  A1/RED_OBUF[3]_inst_i_33/O
                         net (fo=2, routed)           0.677     5.655    A1/countY_reg[5]_1
    SLICE_X57Y110        LUT2 (Prop_lut2_I0_O)        0.124     5.779 f  A1/RED_OBUF[3]_inst_i_14/O
                         net (fo=3, routed)           1.005     6.783    A1/RED_OBUF[3]_inst_i_14_n_0
    SLICE_X52Y110        LUT3 (Prop_lut3_I0_O)        0.124     6.907 f  A1/RED_OBUF[3]_inst_i_35/O
                         net (fo=1, routed)           0.939     7.846    A1/RED_OBUF[3]_inst_i_35_n_0
    SLICE_X56Y109        LUT6 (Prop_lut6_I5_O)        0.124     7.970 f  A1/RED_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.942     8.912    A1/RED_OBUF[3]_inst_i_11_n_0
    SLICE_X57Y108        LUT6 (Prop_lut6_I3_O)        0.124     9.036 f  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.335    10.371    A1/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X49Y107        LUT6 (Prop_lut6_I5_O)        0.124    10.495 r  A1/GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.640    16.135    GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    19.656 r  GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.656    GREEN[0]
    J17                                                               r  GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countX_reg[4]_rep__1/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.380ns  (logic 5.039ns (26.002%)  route 14.341ns (73.998%))
  Logic Levels:           10  (FDCE=1 LUT2=1 LUT3=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDCE                         0.000     0.000 r  A1/countX_reg[4]_rep__1/C
    SLICE_X56Y104        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  A1/countX_reg[4]_rep__1/Q
                         net (fo=115, routed)         2.327     2.845    A1/countX_reg[6]_rep__1_0[0]
    SLICE_X52Y112        LUT6 (Prop_lut6_I3_O)        0.124     2.969 f  A1/RED_OBUF[3]_inst_i_73/O
                         net (fo=1, routed)           0.850     3.819    A1/RED_OBUF[3]_inst_i_73_n_0
    SLICE_X52Y112        LUT6 (Prop_lut6_I1_O)        0.124     3.943 f  A1/RED_OBUF[3]_inst_i_60/O
                         net (fo=3, routed)           0.911     4.854    A1/RED_OBUF[3]_inst_i_60_n_0
    SLICE_X57Y110        LUT3 (Prop_lut3_I2_O)        0.124     4.978 f  A1/RED_OBUF[3]_inst_i_33/O
                         net (fo=2, routed)           0.677     5.655    A1/countY_reg[5]_1
    SLICE_X57Y110        LUT2 (Prop_lut2_I0_O)        0.124     5.779 f  A1/RED_OBUF[3]_inst_i_14/O
                         net (fo=3, routed)           1.005     6.783    A1/RED_OBUF[3]_inst_i_14_n_0
    SLICE_X52Y110        LUT3 (Prop_lut3_I0_O)        0.124     6.907 f  A1/RED_OBUF[3]_inst_i_35/O
                         net (fo=1, routed)           0.939     7.846    A1/RED_OBUF[3]_inst_i_35_n_0
    SLICE_X56Y109        LUT6 (Prop_lut6_I5_O)        0.124     7.970 f  A1/RED_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.942     8.912    A1/RED_OBUF[3]_inst_i_11_n_0
    SLICE_X57Y108        LUT6 (Prop_lut6_I3_O)        0.124     9.036 f  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.335    10.371    A1/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X49Y107        LUT6 (Prop_lut6_I5_O)        0.124    10.495 r  A1/GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.355    15.851    GREEN_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    19.380 r  GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.380    GREEN[2]
    G17                                                               r  GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countX_reg[4]_rep__1/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.206ns  (logic 5.015ns (26.114%)  route 14.191ns (73.886%))
  Logic Levels:           10  (FDCE=1 LUT2=1 LUT3=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDCE                         0.000     0.000 r  A1/countX_reg[4]_rep__1/C
    SLICE_X56Y104        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  A1/countX_reg[4]_rep__1/Q
                         net (fo=115, routed)         2.327     2.845    A1/countX_reg[6]_rep__1_0[0]
    SLICE_X52Y112        LUT6 (Prop_lut6_I3_O)        0.124     2.969 f  A1/RED_OBUF[3]_inst_i_73/O
                         net (fo=1, routed)           0.850     3.819    A1/RED_OBUF[3]_inst_i_73_n_0
    SLICE_X52Y112        LUT6 (Prop_lut6_I1_O)        0.124     3.943 f  A1/RED_OBUF[3]_inst_i_60/O
                         net (fo=3, routed)           0.911     4.854    A1/RED_OBUF[3]_inst_i_60_n_0
    SLICE_X57Y110        LUT3 (Prop_lut3_I2_O)        0.124     4.978 f  A1/RED_OBUF[3]_inst_i_33/O
                         net (fo=2, routed)           0.677     5.655    A1/countY_reg[5]_1
    SLICE_X57Y110        LUT2 (Prop_lut2_I0_O)        0.124     5.779 f  A1/RED_OBUF[3]_inst_i_14/O
                         net (fo=3, routed)           1.005     6.783    A1/RED_OBUF[3]_inst_i_14_n_0
    SLICE_X52Y110        LUT3 (Prop_lut3_I0_O)        0.124     6.907 f  A1/RED_OBUF[3]_inst_i_35/O
                         net (fo=1, routed)           0.939     7.846    A1/RED_OBUF[3]_inst_i_35_n_0
    SLICE_X56Y109        LUT6 (Prop_lut6_I5_O)        0.124     7.970 f  A1/RED_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.942     8.912    A1/RED_OBUF[3]_inst_i_11_n_0
    SLICE_X57Y108        LUT6 (Prop_lut6_I3_O)        0.124     9.036 f  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.335    10.371    A1/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X49Y107        LUT6 (Prop_lut6_I5_O)        0.124    10.495 r  A1/GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.206    15.701    GREEN_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    19.206 r  GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.206    GREEN[1]
    H17                                                               r  GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countX_reg[4]_rep__1/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.026ns  (logic 5.035ns (26.463%)  route 13.991ns (73.537%))
  Logic Levels:           10  (FDCE=1 LUT2=1 LUT3=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDCE                         0.000     0.000 r  A1/countX_reg[4]_rep__1/C
    SLICE_X56Y104        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  A1/countX_reg[4]_rep__1/Q
                         net (fo=115, routed)         2.327     2.845    A1/countX_reg[6]_rep__1_0[0]
    SLICE_X52Y112        LUT6 (Prop_lut6_I3_O)        0.124     2.969 f  A1/RED_OBUF[3]_inst_i_73/O
                         net (fo=1, routed)           0.850     3.819    A1/RED_OBUF[3]_inst_i_73_n_0
    SLICE_X52Y112        LUT6 (Prop_lut6_I1_O)        0.124     3.943 f  A1/RED_OBUF[3]_inst_i_60/O
                         net (fo=3, routed)           0.911     4.854    A1/RED_OBUF[3]_inst_i_60_n_0
    SLICE_X57Y110        LUT3 (Prop_lut3_I2_O)        0.124     4.978 f  A1/RED_OBUF[3]_inst_i_33/O
                         net (fo=2, routed)           0.677     5.655    A1/countY_reg[5]_1
    SLICE_X57Y110        LUT2 (Prop_lut2_I0_O)        0.124     5.779 f  A1/RED_OBUF[3]_inst_i_14/O
                         net (fo=3, routed)           1.005     6.783    A1/RED_OBUF[3]_inst_i_14_n_0
    SLICE_X52Y110        LUT3 (Prop_lut3_I0_O)        0.124     6.907 f  A1/RED_OBUF[3]_inst_i_35/O
                         net (fo=1, routed)           0.939     7.846    A1/RED_OBUF[3]_inst_i_35_n_0
    SLICE_X56Y109        LUT6 (Prop_lut6_I5_O)        0.124     7.970 f  A1/RED_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.942     8.912    A1/RED_OBUF[3]_inst_i_11_n_0
    SLICE_X57Y108        LUT6 (Prop_lut6_I3_O)        0.124     9.036 f  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.163    10.200    A1/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X48Y107        LUT6 (Prop_lut6_I2_O)        0.124    10.324 r  A1/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.177    15.501    BLUE_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    19.026 r  BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.026    BLUE[3]
    J18                                                               r  BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countX_reg[4]_rep__1/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.872ns  (logic 5.040ns (26.709%)  route 13.832ns (73.291%))
  Logic Levels:           10  (FDCE=1 LUT2=1 LUT3=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDCE                         0.000     0.000 r  A1/countX_reg[4]_rep__1/C
    SLICE_X56Y104        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  A1/countX_reg[4]_rep__1/Q
                         net (fo=115, routed)         2.327     2.845    A1/countX_reg[6]_rep__1_0[0]
    SLICE_X52Y112        LUT6 (Prop_lut6_I3_O)        0.124     2.969 f  A1/RED_OBUF[3]_inst_i_73/O
                         net (fo=1, routed)           0.850     3.819    A1/RED_OBUF[3]_inst_i_73_n_0
    SLICE_X52Y112        LUT6 (Prop_lut6_I1_O)        0.124     3.943 f  A1/RED_OBUF[3]_inst_i_60/O
                         net (fo=3, routed)           0.911     4.854    A1/RED_OBUF[3]_inst_i_60_n_0
    SLICE_X57Y110        LUT3 (Prop_lut3_I2_O)        0.124     4.978 f  A1/RED_OBUF[3]_inst_i_33/O
                         net (fo=2, routed)           0.677     5.655    A1/countY_reg[5]_1
    SLICE_X57Y110        LUT2 (Prop_lut2_I0_O)        0.124     5.779 f  A1/RED_OBUF[3]_inst_i_14/O
                         net (fo=3, routed)           1.005     6.783    A1/RED_OBUF[3]_inst_i_14_n_0
    SLICE_X52Y110        LUT3 (Prop_lut3_I0_O)        0.124     6.907 f  A1/RED_OBUF[3]_inst_i_35/O
                         net (fo=1, routed)           0.939     7.846    A1/RED_OBUF[3]_inst_i_35_n_0
    SLICE_X56Y109        LUT6 (Prop_lut6_I5_O)        0.124     7.970 f  A1/RED_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.942     8.912    A1/RED_OBUF[3]_inst_i_11_n_0
    SLICE_X57Y108        LUT6 (Prop_lut6_I3_O)        0.124     9.036 f  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.335    10.371    A1/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X49Y107        LUT6 (Prop_lut6_I5_O)        0.124    10.495 r  A1/GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.846    15.342    GREEN_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    18.872 r  GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.872    GREEN[3]
    D17                                                               r  GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S1/ySnake_reg[64][7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/ySnake_reg[65][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.187%)  route 0.110ns (43.813%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y147        FDPE                         0.000     0.000 r  S1/ySnake_reg[64][7]/C
    SLICE_X40Y147        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/ySnake_reg[64][7]/Q
                         net (fo=4, routed)           0.110     0.251    S1/ySnake_reg_n_0_[64][7]
    SLICE_X41Y147        FDPE                                         r  S1/ySnake_reg[65][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xSnake_reg[64][2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/xSnake_reg[65][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.964%)  route 0.111ns (44.036%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y135        FDPE                         0.000     0.000 r  S1/xSnake_reg[64][2]/C
    SLICE_X40Y135        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/xSnake_reg[64][2]/Q
                         net (fo=4, routed)           0.111     0.252    S1/xSnake_reg_n_0_[64][2]
    SLICE_X41Y135        FDPE                                         r  S1/xSnake_reg[65][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/ySnake_reg[16][5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/ySnake_reg[17][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.856%)  route 0.111ns (44.144%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDPE                         0.000     0.000 r  S1/ySnake_reg[16][5]/C
    SLICE_X39Y97         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/ySnake_reg[16][5]/Q
                         net (fo=4, routed)           0.111     0.252    S1/ySnake_reg[16]_31[5]
    SLICE_X38Y97         FDPE                                         r  S1/ySnake_reg[17][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xSnake_reg[84][9]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/xSnake_reg[85][9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.687%)  route 0.112ns (44.313%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y130        FDPE                         0.000     0.000 r  S1/xSnake_reg[84][9]/C
    SLICE_X43Y130        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/xSnake_reg[84][9]/Q
                         net (fo=4, routed)           0.112     0.253    S1/xSnake_reg_n_0_[84][9]
    SLICE_X40Y130        FDPE                                         r  S1/xSnake_reg[85][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/ySnake_reg[11][1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/ySnake_reg[12][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.547%)  route 0.113ns (44.453%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDPE                         0.000     0.000 r  S1/ySnake_reg[11][1]/C
    SLICE_X53Y96         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/ySnake_reg[11][1]/Q
                         net (fo=5, routed)           0.113     0.254    S1/ySnake_reg_n_0_[11][1]
    SLICE_X52Y96         FDPE                                         r  S1/ySnake_reg[12][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xSnake_reg[4][10]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/xSnake_reg[5][10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.379%)  route 0.114ns (44.621%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDPE                         0.000     0.000 r  S1/xSnake_reg[4][10]/C
    SLICE_X41Y92         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/xSnake_reg[4][10]/Q
                         net (fo=4, routed)           0.114     0.255    S1/xSnake_reg[4]_21[10]
    SLICE_X42Y91         FDPE                                         r  S1/xSnake_reg[5][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xSnake_reg[4][4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/xSnake_reg[5][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.086%)  route 0.115ns (44.914%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDPE                         0.000     0.000 r  S1/xSnake_reg[4][4]/C
    SLICE_X40Y91         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/xSnake_reg[4][4]/Q
                         net (fo=4, routed)           0.115     0.256    S1/xSnake_reg[4]_21[4]
    SLICE_X43Y91         FDPE                                         r  S1/xSnake_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xSnake_reg[69][10]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/xSnake_reg[70][10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.164ns (63.507%)  route 0.094ns (36.493%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y145        FDPE                         0.000     0.000 r  S1/xSnake_reg[69][10]/C
    SLICE_X46Y145        FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  S1/xSnake_reg[69][10]/Q
                         net (fo=4, routed)           0.094     0.258    S1/xSnake_reg_n_0_[69][10]
    SLICE_X47Y145        FDPE                                         r  S1/xSnake_reg[70][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xSnake_reg[64][4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/xSnake_reg[65][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.164ns (63.492%)  route 0.094ns (36.508%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y137        FDPE                         0.000     0.000 r  S1/xSnake_reg[64][4]/C
    SLICE_X38Y137        FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  S1/xSnake_reg[64][4]/Q
                         net (fo=4, routed)           0.094     0.258    S1/xSnake_reg_n_0_[64][4]
    SLICE_X39Y137        FDPE                                         r  S1/xSnake_reg[65][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xSnake_reg[84][10]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/xSnake_reg[85][10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.770%)  route 0.121ns (46.230%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y130        FDPE                         0.000     0.000 r  S1/xSnake_reg[84][10]/C
    SLICE_X43Y130        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/xSnake_reg[84][10]/Q
                         net (fo=4, routed)           0.121     0.262    S1/xSnake_reg_n_0_[84][10]
    SLICE_X40Y130        FDPE                                         r  S1/xSnake_reg[85][10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay          4596 Endpoints
Min Delay          4596 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/xSnake_reg[90][9]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.557ns  (logic 0.456ns (1.655%)  route 27.101ns (98.345%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.554     5.075    RE0/CLK
    SLICE_X32Y97         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  RE0/G_RESET_reg/Q
                         net (fo=2399, routed)       27.101    32.632    S1/reset_g
    SLICE_X24Y134        FDPE                                         f  S1/xSnake_reg[90][9]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/xSnake_reg[89][3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.430ns  (logic 0.456ns (1.662%)  route 26.974ns (98.338%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.554     5.075    RE0/CLK
    SLICE_X32Y97         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  RE0/G_RESET_reg/Q
                         net (fo=2399, routed)       26.974    32.505    S1/reset_g
    SLICE_X27Y132        FDCE                                         f  S1/xSnake_reg[89][3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/ySnake_reg[89][4]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.430ns  (logic 0.456ns (1.662%)  route 26.974ns (98.338%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.554     5.075    RE0/CLK
    SLICE_X32Y97         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  RE0/G_RESET_reg/Q
                         net (fo=2399, routed)       26.974    32.505    S1/reset_g
    SLICE_X27Y132        FDPE                                         f  S1/ySnake_reg[89][4]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/ySnake_reg[89][6]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.430ns  (logic 0.456ns (1.662%)  route 26.974ns (98.338%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.554     5.075    RE0/CLK
    SLICE_X32Y97         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  RE0/G_RESET_reg/Q
                         net (fo=2399, routed)       26.974    32.505    S1/reset_g
    SLICE_X27Y132        FDPE                                         f  S1/ySnake_reg[89][6]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/xSnake_reg[91][10]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.378ns  (logic 0.456ns (1.666%)  route 26.922ns (98.334%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.554     5.075    RE0/CLK
    SLICE_X32Y97         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  RE0/G_RESET_reg/Q
                         net (fo=2399, routed)       26.922    32.453    S1/reset_g
    SLICE_X21Y132        FDPE                                         f  S1/xSnake_reg[91][10]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/xSnake_reg[91][11]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.378ns  (logic 0.456ns (1.666%)  route 26.922ns (98.334%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.554     5.075    RE0/CLK
    SLICE_X32Y97         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  RE0/G_RESET_reg/Q
                         net (fo=2399, routed)       26.922    32.453    S1/reset_g
    SLICE_X21Y132        FDPE                                         f  S1/xSnake_reg[91][11]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/xSnake_reg[91][7]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.378ns  (logic 0.456ns (1.666%)  route 26.922ns (98.334%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.554     5.075    RE0/CLK
    SLICE_X32Y97         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  RE0/G_RESET_reg/Q
                         net (fo=2399, routed)       26.922    32.453    S1/reset_g
    SLICE_X21Y132        FDPE                                         f  S1/xSnake_reg[91][7]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/xSnake_reg[91][8]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.378ns  (logic 0.456ns (1.666%)  route 26.922ns (98.334%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.554     5.075    RE0/CLK
    SLICE_X32Y97         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  RE0/G_RESET_reg/Q
                         net (fo=2399, routed)       26.922    32.453    S1/reset_g
    SLICE_X21Y132        FDPE                                         f  S1/xSnake_reg[91][8]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/ySnake_reg[88][5]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.167ns  (logic 0.456ns (1.678%)  route 26.711ns (98.322%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.554     5.075    RE0/CLK
    SLICE_X32Y97         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  RE0/G_RESET_reg/Q
                         net (fo=2399, routed)       26.711    32.242    S1/reset_g
    SLICE_X31Y130        FDPE                                         f  S1/ySnake_reg[88][5]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/xSnake_reg[89][1]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.129ns  (logic 0.456ns (1.681%)  route 26.673ns (98.319%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.554     5.075    RE0/CLK
    SLICE_X32Y97         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  RE0/G_RESET_reg/Q
                         net (fo=2399, routed)       26.673    32.204    S1/reset_g
    SLICE_X27Y131        FDPE                                         f  S1/xSnake_reg[89][1]/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/ySnake_reg[18][2]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.141ns (35.424%)  route 0.257ns (64.576%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.562     1.445    RE0/CLK
    SLICE_X32Y97         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  RE0/G_RESET_reg/Q
                         net (fo=2399, routed)        0.257     1.843    S1/reset_g
    SLICE_X32Y98         FDPE                                         f  S1/ySnake_reg[18][2]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/D1/O_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/R0/ps2_word_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.141ns (35.483%)  route 0.256ns (64.517%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.582     1.465    K0/ps2_keyboard_0/D1/CLK
    SLICE_X4Y79          FDCE                                         r  K0/ps2_keyboard_0/D1/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  K0/ps2_keyboard_0/D1/O_reg/Q
                         net (fo=2, routed)           0.256     1.863    K0/ps2_keyboard_0/R0/D[0]
    SLICE_X9Y80          FDCE                                         r  K0/ps2_keyboard_0/R0/ps2_word_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/ySnake_reg[18][10]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.141ns (31.133%)  route 0.312ns (68.867%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.562     1.445    RE0/CLK
    SLICE_X32Y97         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  RE0/G_RESET_reg/Q
                         net (fo=2399, routed)        0.312     1.898    S1/reset_g
    SLICE_X32Y99         FDPE                                         f  S1/ySnake_reg[18][10]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/ySnake_reg[18][11]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.141ns (31.133%)  route 0.312ns (68.867%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.562     1.445    RE0/CLK
    SLICE_X32Y97         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  RE0/G_RESET_reg/Q
                         net (fo=2399, routed)        0.312     1.898    S1/reset_g
    SLICE_X32Y99         FDPE                                         f  S1/ySnake_reg[18][11]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/ySnake_reg[18][8]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.141ns (31.133%)  route 0.312ns (68.867%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.562     1.445    RE0/CLK
    SLICE_X32Y97         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  RE0/G_RESET_reg/Q
                         net (fo=2399, routed)        0.312     1.898    S1/reset_g
    SLICE_X32Y99         FDPE                                         f  S1/ySnake_reg[18][8]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/ySnake_reg[18][9]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.141ns (31.133%)  route 0.312ns (68.867%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.562     1.445    RE0/CLK
    SLICE_X32Y97         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  RE0/G_RESET_reg/Q
                         net (fo=2399, routed)        0.312     1.898    S1/reset_g
    SLICE_X32Y99         FDPE                                         f  S1/ySnake_reg[18][9]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/ySnake_reg[19][1]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.459ns  (logic 0.141ns (30.715%)  route 0.318ns (69.285%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.562     1.445    RE0/CLK
    SLICE_X32Y97         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  RE0/G_RESET_reg/Q
                         net (fo=2399, routed)        0.318     1.904    S1/reset_g
    SLICE_X30Y99         FDPE                                         f  S1/ySnake_reg[19][1]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/ySnake_reg[19][3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.459ns  (logic 0.141ns (30.715%)  route 0.318ns (69.285%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.562     1.445    RE0/CLK
    SLICE_X32Y97         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  RE0/G_RESET_reg/Q
                         net (fo=2399, routed)        0.318     1.904    S1/reset_g
    SLICE_X30Y99         FDCE                                         f  S1/ySnake_reg[19][3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/ySnake_reg[19][5]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.459ns  (logic 0.141ns (30.715%)  route 0.318ns (69.285%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.562     1.445    RE0/CLK
    SLICE_X32Y97         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  RE0/G_RESET_reg/Q
                         net (fo=2399, routed)        0.318     1.904    S1/reset_g
    SLICE_X31Y99         FDPE                                         f  S1/ySnake_reg[19][5]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/ySnake_reg[19][6]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.459ns  (logic 0.141ns (30.715%)  route 0.318ns (69.285%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.562     1.445    RE0/CLK
    SLICE_X32Y97         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  RE0/G_RESET_reg/Q
                         net (fo=2399, routed)        0.318     1.904    S1/reset_g
    SLICE_X31Y99         FDPE                                         f  S1/ySnake_reg[19][6]/PRE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/O_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.863ns  (logic 2.020ns (29.434%)  route 4.843ns (70.565%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=7, routed)           3.124     4.576    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X5Y77          LUT2 (Prop_lut2_I0_O)        0.118     4.694 f  K0/ps2_keyboard_0/D1/count[4]_i_3/O
                         net (fo=3, routed)           0.452     5.146    K0/ps2_keyboard_0/D1/count[4]_i_3_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.326     5.472 r  K0/ps2_keyboard_0/D1/O_i_2__0/O
                         net (fo=1, routed)           0.656     6.128    K0/ps2_keyboard_0/D1/O_i_2__0_n_0
    SLICE_X5Y77          LUT3 (Prop_lut3_I1_O)        0.124     6.252 r  K0/ps2_keyboard_0/D1/O_i_1__0/O
                         net (fo=1, routed)           0.611     6.863    K0/ps2_keyboard_0/D1/O_i_1__0_n_0
    SLICE_X4Y79          FDCE                                         r  K0/ps2_keyboard_0/D1/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.496     4.837    K0/ps2_keyboard_0/D1/CLK
    SLICE_X4Y79          FDCE                                         r  K0/ps2_keyboard_0/D1/O_reg/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.241ns  (logic 1.896ns (30.379%)  route 4.345ns (69.621%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=7, routed)           3.124     4.576    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X5Y77          LUT2 (Prop_lut2_I0_O)        0.118     4.694 r  K0/ps2_keyboard_0/D1/count[4]_i_3/O
                         net (fo=3, routed)           0.842     5.536    K0/ps2_keyboard_0/D1/count[4]_i_3_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I5_O)        0.326     5.862 r  K0/ps2_keyboard_0/D1/count[4]_i_1/O
                         net (fo=5, routed)           0.379     6.241    K0/ps2_keyboard_0/D1/count[4]_i_1_n_0
    SLICE_X5Y77          FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.493     4.834    K0/ps2_keyboard_0/D1/CLK
    SLICE_X5Y77          FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[0]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.241ns  (logic 1.896ns (30.379%)  route 4.345ns (69.621%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=7, routed)           3.124     4.576    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X5Y77          LUT2 (Prop_lut2_I0_O)        0.118     4.694 r  K0/ps2_keyboard_0/D1/count[4]_i_3/O
                         net (fo=3, routed)           0.842     5.536    K0/ps2_keyboard_0/D1/count[4]_i_3_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I5_O)        0.326     5.862 r  K0/ps2_keyboard_0/D1/count[4]_i_1/O
                         net (fo=5, routed)           0.379     6.241    K0/ps2_keyboard_0/D1/count[4]_i_1_n_0
    SLICE_X5Y77          FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.493     4.834    K0/ps2_keyboard_0/D1/CLK
    SLICE_X5Y77          FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[1]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.241ns  (logic 1.896ns (30.379%)  route 4.345ns (69.621%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=7, routed)           3.124     4.576    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X5Y77          LUT2 (Prop_lut2_I0_O)        0.118     4.694 r  K0/ps2_keyboard_0/D1/count[4]_i_3/O
                         net (fo=3, routed)           0.842     5.536    K0/ps2_keyboard_0/D1/count[4]_i_3_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I5_O)        0.326     5.862 r  K0/ps2_keyboard_0/D1/count[4]_i_1/O
                         net (fo=5, routed)           0.379     6.241    K0/ps2_keyboard_0/D1/count[4]_i_1_n_0
    SLICE_X5Y77          FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.493     4.834    K0/ps2_keyboard_0/D1/CLK
    SLICE_X5Y77          FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[2]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.241ns  (logic 1.896ns (30.379%)  route 4.345ns (69.621%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=7, routed)           3.124     4.576    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X5Y77          LUT2 (Prop_lut2_I0_O)        0.118     4.694 r  K0/ps2_keyboard_0/D1/count[4]_i_3/O
                         net (fo=3, routed)           0.842     5.536    K0/ps2_keyboard_0/D1/count[4]_i_3_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I5_O)        0.326     5.862 r  K0/ps2_keyboard_0/D1/count[4]_i_1/O
                         net (fo=5, routed)           0.379     6.241    K0/ps2_keyboard_0/D1/count[4]_i_1_n_0
    SLICE_X5Y77          FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.493     4.834    K0/ps2_keyboard_0/D1/CLK
    SLICE_X5Y77          FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[3]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.052ns  (logic 1.896ns (31.329%)  route 4.156ns (68.671%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=7, routed)           3.124     4.576    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X5Y77          LUT2 (Prop_lut2_I0_O)        0.118     4.694 r  K0/ps2_keyboard_0/D1/count[4]_i_3/O
                         net (fo=3, routed)           0.842     5.536    K0/ps2_keyboard_0/D1/count[4]_i_3_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I5_O)        0.326     5.862 r  K0/ps2_keyboard_0/D1/count[4]_i_1/O
                         net (fo=5, routed)           0.190     6.052    K0/ps2_keyboard_0/D1/count[4]_i_1_n_0
    SLICE_X4Y77          FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.493     4.834    K0/ps2_keyboard_0/D1/CLK
    SLICE_X4Y77          FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[4]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/O_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.955ns  (logic 2.048ns (34.397%)  route 3.907ns (65.603%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           2.500     3.948    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X7Y83          LUT2 (Prop_lut2_I0_O)        0.150     4.098 f  K0/ps2_keyboard_0/D0/count[3]_i_3/O
                         net (fo=3, routed)           0.314     4.412    K0/ps2_keyboard_0/D0/load
    SLICE_X7Y82          LUT6 (Prop_lut6_I0_O)        0.326     4.738 r  K0/ps2_keyboard_0/D0/O_i_2/O
                         net (fo=1, routed)           0.575     5.313    K0/ps2_keyboard_0/D0/O_i_2_n_0
    SLICE_X7Y83          LUT3 (Prop_lut3_I1_O)        0.124     5.437 r  K0/ps2_keyboard_0/D0/O_i_1/O
                         net (fo=1, routed)           0.518     5.955    K0/ps2_keyboard_0/D0/O_i_1_n_0
    SLICE_X6Y83          FDCE                                         r  K0/ps2_keyboard_0/D0/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.500     4.841    K0/ps2_keyboard_0/D0/CLK
    SLICE_X6Y83          FDCE                                         r  K0/ps2_keyboard_0/D0/O_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            RE0/G_RESET_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.895ns  (logic 1.565ns (26.554%)  route 4.329ns (73.446%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=65, routed)          4.329     5.771    S1/RST_IBUF
    SLICE_X32Y97         LUT2 (Prop_lut2_I1_O)        0.124     5.895 r  S1/G_RESET_i_1/O
                         net (fo=1, routed)           0.000     5.895    RE0/G_RESET_reg_0
    SLICE_X32Y97         FDRE                                         r  RE0/G_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.436     4.777    RE0/CLK
    SLICE_X32Y97         FDRE                                         r  RE0/G_RESET_reg/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.772ns  (logic 2.048ns (35.490%)  route 3.724ns (64.510%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           2.500     3.948    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X7Y83          LUT2 (Prop_lut2_I0_O)        0.150     4.098 f  K0/ps2_keyboard_0/D0/count[3]_i_3/O
                         net (fo=3, routed)           0.821     4.919    K0/ps2_keyboard_0/D0/load
    SLICE_X7Y82          LUT6 (Prop_lut6_I0_O)        0.326     5.245 r  K0/ps2_keyboard_0/D0/count[4]_i_2/O
                         net (fo=1, routed)           0.403     5.648    K0/ps2_keyboard_0/D0/count[4]_i_2_n_0
    SLICE_X7Y82          LUT3 (Prop_lut3_I1_O)        0.124     5.772 r  K0/ps2_keyboard_0/D0/count[4]_i_1/O
                         net (fo=1, routed)           0.000     5.772    K0/ps2_keyboard_0/D0/count[4]_i_1_n_0
    SLICE_X7Y82          FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.499     4.840    K0/ps2_keyboard_0/D0/CLK
    SLICE_X7Y82          FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[4]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.729ns  (logic 1.924ns (33.594%)  route 3.804ns (66.406%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           2.500     3.948    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X7Y83          LUT2 (Prop_lut2_I0_O)        0.150     4.098 r  K0/ps2_keyboard_0/D0/count[3]_i_3/O
                         net (fo=3, routed)           0.819     4.917    K0/ps2_keyboard_0/D0/load
    SLICE_X7Y82          LUT6 (Prop_lut6_I5_O)        0.326     5.243 r  K0/ps2_keyboard_0/D0/count[3]_i_1/O
                         net (fo=5, routed)           0.486     5.729    K0/ps2_keyboard_0/D0/count[3]_i_1_n_0
    SLICE_X7Y83          FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.500     4.841    K0/ps2_keyboard_0/D0/CLK
    SLICE_X7Y83          FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.146ns (52.674%)  route 0.131ns (47.326%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[5]/C
    SLICE_X7Y81          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[5]/Q
                         net (fo=3, routed)           0.131     0.277    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[4]
    SLICE_X7Y80          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.851     1.979    K0/ps2_keyboard_0/C0/CLK
    SLICE_X7Y80          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[4]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.146ns (52.662%)  route 0.131ns (47.338%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[6]/C
    SLICE_X7Y81          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[6]/Q
                         net (fo=3, routed)           0.131     0.277    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[5]
    SLICE_X7Y80          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.851     1.979    K0/ps2_keyboard_0/C0/CLK
    SLICE_X7Y80          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.146ns (43.058%)  route 0.193ns (56.942%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[8]/C
    SLICE_X7Y81          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[8]/Q
                         net (fo=3, routed)           0.193     0.339    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[7]
    SLICE_X7Y79          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.850     1.978    K0/ps2_keyboard_0/C0/CLK
    SLICE_X7Y79          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.167ns (47.994%)  route 0.181ns (52.006%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[3]/C
    SLICE_X6Y81          FDCE (Prop_fdce_C_Q)         0.167     0.167 r  K0/ps2_keyboard_0/R0/ps2_word_reg[3]/Q
                         net (fo=3, routed)           0.181     0.348    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[2]
    SLICE_X7Y80          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.851     1.979    K0/ps2_keyboard_0/C0/CLK
    SLICE_X7Y80          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.167ns (46.338%)  route 0.193ns (53.662%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[2]/C
    SLICE_X6Y81          FDCE (Prop_fdce_C_Q)         0.167     0.167 r  K0/ps2_keyboard_0/R0/ps2_word_reg[2]/Q
                         net (fo=3, routed)           0.193     0.360    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[1]
    SLICE_X7Y80          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.851     1.979    K0/ps2_keyboard_0/C0/CLK
    SLICE_X7Y80          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.461ns  (logic 0.167ns (36.215%)  route 0.294ns (63.785%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[1]/C
    SLICE_X6Y81          FDCE (Prop_fdce_C_Q)         0.167     0.167 r  K0/ps2_keyboard_0/R0/ps2_word_reg[1]/Q
                         net (fo=3, routed)           0.294     0.461    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[0]
    SLICE_X7Y80          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.851     1.979    K0/ps2_keyboard_0/C0/CLK
    SLICE_X7Y80          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C

Slack:                    inf
  Source:                 S1/snake_life_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            RE0/G_RESET_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.480ns  (logic 0.209ns (43.513%)  route 0.271ns (56.487%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDCE                         0.000     0.000 r  S1/snake_life_reg/C
    SLICE_X10Y97         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  S1/snake_life_reg/Q
                         net (fo=2, routed)           0.271     0.435    S1/end_game
    SLICE_X32Y97         LUT2 (Prop_lut2_I0_O)        0.045     0.480 r  S1/G_RESET_i_1/O
                         net (fo=1, routed)           0.000     0.480    RE0/G_RESET_reg_0
    SLICE_X32Y97         FDRE                                         r  RE0/G_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.830     1.958    RE0/CLK
    SLICE_X32Y97         FDRE                                         r  RE0/G_RESET_reg/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.503ns  (logic 0.146ns (29.049%)  route 0.357ns (70.951%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[7]/C
    SLICE_X7Y81          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[7]/Q
                         net (fo=3, routed)           0.357     0.503    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[6]
    SLICE_X7Y80          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.851     1.979    K0/ps2_keyboard_0/C0/CLK
    SLICE_X7Y80          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.562ns  (logic 0.191ns (33.992%)  route 0.371ns (66.008%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[0]/C
    SLICE_X9Y80          FDCE (Prop_fdce_C_Q)         0.146     0.146 f  K0/ps2_keyboard_0/R0/ps2_word_reg[0]/Q
                         net (fo=1, routed)           0.158     0.304    K0/ps2_keyboard_0/R0/ps2_word_reg_n_0_[0]
    SLICE_X9Y80          LUT5 (Prop_lut5_I1_O)        0.045     0.349 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.213     0.562    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X7Y80          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.851     1.979    K0/ps2_keyboard_0/C0/CLK
    SLICE_X7Y80          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.562ns  (logic 0.191ns (33.992%)  route 0.371ns (66.008%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[0]/C
    SLICE_X9Y80          FDCE (Prop_fdce_C_Q)         0.146     0.146 f  K0/ps2_keyboard_0/R0/ps2_word_reg[0]/Q
                         net (fo=1, routed)           0.158     0.304    K0/ps2_keyboard_0/R0/ps2_word_reg_n_0_[0]
    SLICE_X9Y80          LUT5 (Prop_lut5_I1_O)        0.045     0.349 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.213     0.562    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X7Y80          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.851     1.979    K0/ps2_keyboard_0/C0/CLK
    SLICE_X7Y80          FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/C





