
Lab06.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008414  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00408414  00408414  00018414  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d8  20000000  0040841c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000310  200009d8  00408df4  000209d8  2**2
                  ALLOC
  4 .stack        00003000  20000ce8  00409104  000209d8  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  000209d8  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020a06  2**0
                  CONTENTS, READONLY
  7 .debug_info   0001d202  00000000  00000000  00020a5f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003eb8  00000000  00000000  0003dc61  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00008d69  00000000  00000000  00041b19  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000c08  00000000  00000000  0004a882  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000cf8  00000000  00000000  0004b48a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001a2dc  00000000  00000000  0004c182  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000e26d  00000000  00000000  0006645e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0006b52e  00000000  00000000  000746cb  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000029e4  00000000  00000000  000dfbfc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	e8 3c 00 20 51 30 40 00 4d 30 40 00 4d 30 40 00     .<. Q0@.M0@.M0@.
  400010:	4d 30 40 00 4d 30 40 00 4d 30 40 00 00 00 00 00     M0@.M0@.M0@.....
	...
  40002c:	61 07 40 00 4d 30 40 00 00 00 00 00 01 08 40 00     a.@.M0@.......@.
  40003c:	65 08 40 00 4d 30 40 00 4d 30 40 00 4d 30 40 00     e.@.M0@.M0@.M0@.
  40004c:	4d 30 40 00 4d 30 40 00 4d 30 40 00 4d 30 40 00     M0@.M0@.M0@.M0@.
  40005c:	ed 2d 40 00 4d 30 40 00 4d 04 40 00 61 04 40 00     .-@.M0@.M.@.a.@.
  40006c:	75 04 40 00 89 04 40 00 9d 04 40 00 4d 30 40 00     u.@...@...@.M0@.
  40007c:	4d 30 40 00 4d 30 40 00 4d 30 40 00 4d 30 40 00     M0@.M0@.M0@.M0@.
  40008c:	4d 30 40 00 4d 30 40 00 4d 30 40 00 4d 30 40 00     M0@.M0@.M0@.M0@.
  40009c:	4d 30 40 00 4d 30 40 00 4d 30 40 00 4d 30 40 00     M0@.M0@.M0@.M0@.
  4000ac:	4d 30 40 00 4d 30 40 00 4d 30 40 00 4d 30 40 00     M0@.M0@.M0@.M0@.
  4000bc:	4d 30 40 00 4d 30 40 00 4d 30 40 00 4d 30 40 00     M0@.M0@.M0@.M0@.
  4000cc:	4d 30 40 00 4d 30 40 00 4d 30 40 00 4d 30 40 00     M0@.M0@.M0@.M0@.
  4000dc:	4d 30 40 00 4d 30 40 00 4d 30 40 00 4d 30 40 00     M0@.M0@.M0@.M0@.
  4000ec:	4d 30 40 00 4d 30 40 00 4d 30 40 00                 M0@.M0@.M0@.

004000f8 <__do_global_dtors_aux>:
  4000f8:	b510      	push	{r4, lr}
  4000fa:	4c05      	ldr	r4, [pc, #20]	; (400110 <__do_global_dtors_aux+0x18>)
  4000fc:	7823      	ldrb	r3, [r4, #0]
  4000fe:	b933      	cbnz	r3, 40010e <__do_global_dtors_aux+0x16>
  400100:	4b04      	ldr	r3, [pc, #16]	; (400114 <__do_global_dtors_aux+0x1c>)
  400102:	b113      	cbz	r3, 40010a <__do_global_dtors_aux+0x12>
  400104:	4804      	ldr	r0, [pc, #16]	; (400118 <__do_global_dtors_aux+0x20>)
  400106:	f3af 8000 	nop.w
  40010a:	2301      	movs	r3, #1
  40010c:	7023      	strb	r3, [r4, #0]
  40010e:	bd10      	pop	{r4, pc}
  400110:	200009d8 	.word	0x200009d8
  400114:	00000000 	.word	0x00000000
  400118:	0040841c 	.word	0x0040841c

0040011c <frame_dummy>:
  40011c:	4b0c      	ldr	r3, [pc, #48]	; (400150 <frame_dummy+0x34>)
  40011e:	b143      	cbz	r3, 400132 <frame_dummy+0x16>
  400120:	480c      	ldr	r0, [pc, #48]	; (400154 <frame_dummy+0x38>)
  400122:	490d      	ldr	r1, [pc, #52]	; (400158 <frame_dummy+0x3c>)
  400124:	b510      	push	{r4, lr}
  400126:	f3af 8000 	nop.w
  40012a:	480c      	ldr	r0, [pc, #48]	; (40015c <frame_dummy+0x40>)
  40012c:	6803      	ldr	r3, [r0, #0]
  40012e:	b923      	cbnz	r3, 40013a <frame_dummy+0x1e>
  400130:	bd10      	pop	{r4, pc}
  400132:	480a      	ldr	r0, [pc, #40]	; (40015c <frame_dummy+0x40>)
  400134:	6803      	ldr	r3, [r0, #0]
  400136:	b933      	cbnz	r3, 400146 <frame_dummy+0x2a>
  400138:	4770      	bx	lr
  40013a:	4b09      	ldr	r3, [pc, #36]	; (400160 <frame_dummy+0x44>)
  40013c:	2b00      	cmp	r3, #0
  40013e:	d0f7      	beq.n	400130 <frame_dummy+0x14>
  400140:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400144:	4718      	bx	r3
  400146:	4b06      	ldr	r3, [pc, #24]	; (400160 <frame_dummy+0x44>)
  400148:	2b00      	cmp	r3, #0
  40014a:	d0f5      	beq.n	400138 <frame_dummy+0x1c>
  40014c:	4718      	bx	r3
  40014e:	bf00      	nop
  400150:	00000000 	.word	0x00000000
  400154:	0040841c 	.word	0x0040841c
  400158:	200009dc 	.word	0x200009dc
  40015c:	0040841c 	.word	0x0040841c
  400160:	00000000 	.word	0x00000000

00400164 <pio_pull_up>:
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400164:	b90a      	cbnz	r2, 40016a <pio_pull_up+0x6>
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400166:	6601      	str	r1, [r0, #96]	; 0x60
  400168:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  40016a:	6641      	str	r1, [r0, #100]	; 0x64
  40016c:	4770      	bx	lr

0040016e <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  40016e:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  400172:	0053      	lsls	r3, r2, #1
  400174:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400178:	fbb2 f2f3 	udiv	r2, r2, r3
  40017c:	3a01      	subs	r2, #1
  40017e:	f3c2 020d 	ubfx	r2, r2, #0, #14
  400182:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  400186:	4770      	bx	lr

00400188 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400188:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40018a:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  40018e:	d039      	beq.n	400204 <pio_set_peripheral+0x7c>
  400190:	d813      	bhi.n	4001ba <pio_set_peripheral+0x32>
  400192:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400196:	d025      	beq.n	4001e4 <pio_set_peripheral+0x5c>
  400198:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  40019c:	d10a      	bne.n	4001b4 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40019e:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4001a0:	4313      	orrs	r3, r2
  4001a2:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4001a4:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4001a6:	6f43      	ldr	r3, [r0, #116]	; 0x74
  4001a8:	ea21 0102 	bic.w	r1, r1, r2
  4001ac:	400b      	ands	r3, r1
  4001ae:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4001b0:	6042      	str	r2, [r0, #4]
  4001b2:	4770      	bx	lr
	switch (ul_type) {
  4001b4:	2900      	cmp	r1, #0
  4001b6:	d1fb      	bne.n	4001b0 <pio_set_peripheral+0x28>
  4001b8:	4770      	bx	lr
  4001ba:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4001be:	d020      	beq.n	400202 <pio_set_peripheral+0x7a>
  4001c0:	d809      	bhi.n	4001d6 <pio_set_peripheral+0x4e>
  4001c2:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4001c6:	d1f3      	bne.n	4001b0 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  4001c8:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4001ca:	4313      	orrs	r3, r2
  4001cc:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4001ce:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4001d0:	4313      	orrs	r3, r2
  4001d2:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4001d4:	e7ec      	b.n	4001b0 <pio_set_peripheral+0x28>
	switch (ul_type) {
  4001d6:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4001da:	d012      	beq.n	400202 <pio_set_peripheral+0x7a>
  4001dc:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4001e0:	d00f      	beq.n	400202 <pio_set_peripheral+0x7a>
  4001e2:	e7e5      	b.n	4001b0 <pio_set_peripheral+0x28>
{
  4001e4:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  4001e6:	6f04      	ldr	r4, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4001e8:	6f01      	ldr	r1, [r0, #112]	; 0x70
  4001ea:	43d3      	mvns	r3, r2
  4001ec:	401c      	ands	r4, r3
  4001ee:	4021      	ands	r1, r4
  4001f0:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4001f2:	6f44      	ldr	r4, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4001f4:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4001f6:	4023      	ands	r3, r4
  4001f8:	400b      	ands	r3, r1
  4001fa:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  4001fc:	6042      	str	r2, [r0, #4]
}
  4001fe:	f85d 4b04 	ldr.w	r4, [sp], #4
  400202:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400204:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400206:	6f03      	ldr	r3, [r0, #112]	; 0x70
  400208:	ea21 0102 	bic.w	r1, r1, r2
  40020c:	400b      	ands	r3, r1
  40020e:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400210:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400212:	4313      	orrs	r3, r2
  400214:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400216:	e7cb      	b.n	4001b0 <pio_set_peripheral+0x28>

00400218 <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  400218:	f012 0f10 	tst.w	r2, #16
  40021c:	d012      	beq.n	400244 <pio_configure_interrupt+0x2c>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  40021e:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400222:	f012 0f20 	tst.w	r2, #32
  400226:	d007      	beq.n	400238 <pio_configure_interrupt+0x20>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  400228:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
			p_pio->PIO_FELLSR = ul_mask;
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  40022c:	f012 0f40 	tst.w	r2, #64	; 0x40
  400230:	d005      	beq.n	40023e <pio_configure_interrupt+0x26>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  400232:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  400236:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  400238:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  40023c:	e7f6      	b.n	40022c <pio_configure_interrupt+0x14>
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  40023e:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  400242:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  400244:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400248:	4770      	bx	lr

0040024a <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IER = ul_mask;
  40024a:	6401      	str	r1, [r0, #64]	; 0x40
  40024c:	4770      	bx	lr

0040024e <pio_disable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  40024e:	6441      	str	r1, [r0, #68]	; 0x44
  400250:	4770      	bx	lr
	...

00400254 <pio_set_input>:
{
  400254:	b570      	push	{r4, r5, r6, lr}
  400256:	4604      	mov	r4, r0
  400258:	460d      	mov	r5, r1
  40025a:	4616      	mov	r6, r2
	pio_disable_interrupt(p_pio, ul_mask);
  40025c:	4b0d      	ldr	r3, [pc, #52]	; (400294 <pio_set_input+0x40>)
  40025e:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  400260:	f006 0201 	and.w	r2, r6, #1
  400264:	4629      	mov	r1, r5
  400266:	4620      	mov	r0, r4
  400268:	4b0b      	ldr	r3, [pc, #44]	; (400298 <pio_set_input+0x44>)
  40026a:	4798      	blx	r3
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  40026c:	f016 0f0a 	tst.w	r6, #10
  400270:	d009      	beq.n	400286 <pio_set_input+0x32>
		p_pio->PIO_IFER = ul_mask;
  400272:	6225      	str	r5, [r4, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400274:	f016 0f02 	tst.w	r6, #2
  400278:	d107      	bne.n	40028a <pio_set_input+0x36>
		if (ul_attribute & PIO_DEBOUNCE) {
  40027a:	f016 0f08 	tst.w	r6, #8
  40027e:	d006      	beq.n	40028e <pio_set_input+0x3a>
			p_pio->PIO_IFSCER = ul_mask;
  400280:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
  400284:	e003      	b.n	40028e <pio_set_input+0x3a>
		p_pio->PIO_IFDR = ul_mask;
  400286:	6265      	str	r5, [r4, #36]	; 0x24
  400288:	e7f4      	b.n	400274 <pio_set_input+0x20>
		p_pio->PIO_IFSCDR = ul_mask;
  40028a:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  40028e:	6165      	str	r5, [r4, #20]
	p_pio->PIO_PER = ul_mask;
  400290:	6025      	str	r5, [r4, #0]
  400292:	bd70      	pop	{r4, r5, r6, pc}
  400294:	0040024f 	.word	0x0040024f
  400298:	00400165 	.word	0x00400165

0040029c <pio_set_output>:
{
  40029c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40029e:	4604      	mov	r4, r0
  4002a0:	460d      	mov	r5, r1
  4002a2:	4616      	mov	r6, r2
  4002a4:	461f      	mov	r7, r3
	pio_disable_interrupt(p_pio, ul_mask);
  4002a6:	4b09      	ldr	r3, [pc, #36]	; (4002cc <pio_set_output+0x30>)
  4002a8:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  4002aa:	9a06      	ldr	r2, [sp, #24]
  4002ac:	4629      	mov	r1, r5
  4002ae:	4620      	mov	r0, r4
  4002b0:	4b07      	ldr	r3, [pc, #28]	; (4002d0 <pio_set_output+0x34>)
  4002b2:	4798      	blx	r3
	if (ul_multidrive_enable) {
  4002b4:	b12f      	cbz	r7, 4002c2 <pio_set_output+0x26>
		p_pio->PIO_MDER = ul_mask;
  4002b6:	6525      	str	r5, [r4, #80]	; 0x50
	if (ul_default_level) {
  4002b8:	b92e      	cbnz	r6, 4002c6 <pio_set_output+0x2a>
		p_pio->PIO_CODR = ul_mask;
  4002ba:	6365      	str	r5, [r4, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  4002bc:	6125      	str	r5, [r4, #16]
	p_pio->PIO_PER = ul_mask;
  4002be:	6025      	str	r5, [r4, #0]
  4002c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		p_pio->PIO_MDDR = ul_mask;
  4002c2:	6565      	str	r5, [r4, #84]	; 0x54
  4002c4:	e7f8      	b.n	4002b8 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  4002c6:	6325      	str	r5, [r4, #48]	; 0x30
  4002c8:	e7f8      	b.n	4002bc <pio_set_output+0x20>
  4002ca:	bf00      	nop
  4002cc:	0040024f 	.word	0x0040024f
  4002d0:	00400165 	.word	0x00400165

004002d4 <pio_configure>:
{
  4002d4:	b570      	push	{r4, r5, r6, lr}
  4002d6:	b082      	sub	sp, #8
  4002d8:	4604      	mov	r4, r0
  4002da:	4615      	mov	r5, r2
  4002dc:	461e      	mov	r6, r3
	switch (ul_type) {
  4002de:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4002e2:	d014      	beq.n	40030e <pio_configure+0x3a>
  4002e4:	d90a      	bls.n	4002fc <pio_configure+0x28>
  4002e6:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4002ea:	d023      	beq.n	400334 <pio_configure+0x60>
  4002ec:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4002f0:	d020      	beq.n	400334 <pio_configure+0x60>
  4002f2:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4002f6:	d017      	beq.n	400328 <pio_configure+0x54>
		return 0;
  4002f8:	2000      	movs	r0, #0
  4002fa:	e013      	b.n	400324 <pio_configure+0x50>
	switch (ul_type) {
  4002fc:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400300:	d005      	beq.n	40030e <pio_configure+0x3a>
  400302:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400306:	d002      	beq.n	40030e <pio_configure+0x3a>
  400308:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  40030c:	d1f4      	bne.n	4002f8 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  40030e:	462a      	mov	r2, r5
  400310:	4620      	mov	r0, r4
  400312:	4b10      	ldr	r3, [pc, #64]	; (400354 <pio_configure+0x80>)
  400314:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
  400316:	f006 0201 	and.w	r2, r6, #1
  40031a:	4629      	mov	r1, r5
  40031c:	4620      	mov	r0, r4
  40031e:	4b0e      	ldr	r3, [pc, #56]	; (400358 <pio_configure+0x84>)
  400320:	4798      	blx	r3
	return 1;
  400322:	2001      	movs	r0, #1
}
  400324:	b002      	add	sp, #8
  400326:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400328:	461a      	mov	r2, r3
  40032a:	4629      	mov	r1, r5
  40032c:	4b0b      	ldr	r3, [pc, #44]	; (40035c <pio_configure+0x88>)
  40032e:	4798      	blx	r3
	return 1;
  400330:	2001      	movs	r0, #1
		break;
  400332:	e7f7      	b.n	400324 <pio_configure+0x50>
				(ul_attribute & PIO_PULLUP) ? 1 : 0);
  400334:	f006 0301 	and.w	r3, r6, #1
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400338:	9300      	str	r3, [sp, #0]
  40033a:	f3c6 0380 	ubfx	r3, r6, #2, #1
  40033e:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400342:	bf14      	ite	ne
  400344:	2200      	movne	r2, #0
  400346:	2201      	moveq	r2, #1
  400348:	4629      	mov	r1, r5
  40034a:	4620      	mov	r0, r4
  40034c:	4c04      	ldr	r4, [pc, #16]	; (400360 <pio_configure+0x8c>)
  40034e:	47a0      	blx	r4
	return 1;
  400350:	2001      	movs	r0, #1
		break;
  400352:	e7e7      	b.n	400324 <pio_configure+0x50>
  400354:	00400189 	.word	0x00400189
  400358:	00400165 	.word	0x00400165
  40035c:	00400255 	.word	0x00400255
  400360:	0040029d 	.word	0x0040029d

00400364 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400364:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400366:	4770      	bx	lr

00400368 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400368:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  40036a:	4770      	bx	lr

0040036c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  40036c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400370:	4607      	mov	r7, r0
  400372:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400374:	4b16      	ldr	r3, [pc, #88]	; (4003d0 <pio_handler_process+0x64>)
  400376:	4798      	blx	r3
  400378:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  40037a:	4638      	mov	r0, r7
  40037c:	4b15      	ldr	r3, [pc, #84]	; (4003d4 <pio_handler_process+0x68>)
  40037e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400380:	4005      	ands	r5, r0
  400382:	d122      	bne.n	4003ca <pio_handler_process+0x5e>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  400384:	4b14      	ldr	r3, [pc, #80]	; (4003d8 <pio_handler_process+0x6c>)
  400386:	681b      	ldr	r3, [r3, #0]
  400388:	b123      	cbz	r3, 400394 <pio_handler_process+0x28>
		if (pio_capture_handler) {
  40038a:	4b14      	ldr	r3, [pc, #80]	; (4003dc <pio_handler_process+0x70>)
  40038c:	681b      	ldr	r3, [r3, #0]
  40038e:	b10b      	cbz	r3, 400394 <pio_handler_process+0x28>
			pio_capture_handler(p_pio);
  400390:	4638      	mov	r0, r7
  400392:	4798      	blx	r3
  400394:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			i++;
  400398:	3401      	adds	r4, #1
			if (i >= MAX_INTERRUPT_SOURCES) {
  40039a:	2c06      	cmp	r4, #6
  40039c:	d8f2      	bhi.n	400384 <pio_handler_process+0x18>
		while (status != 0) {
  40039e:	2d00      	cmp	r5, #0
  4003a0:	d0f0      	beq.n	400384 <pio_handler_process+0x18>
			if (gs_interrupt_sources[i].id == ul_id) {
  4003a2:	0123      	lsls	r3, r4, #4
  4003a4:	4a0e      	ldr	r2, [pc, #56]	; (4003e0 <pio_handler_process+0x74>)
  4003a6:	58d0      	ldr	r0, [r2, r3]
  4003a8:	42b0      	cmp	r0, r6
  4003aa:	d1f5      	bne.n	400398 <pio_handler_process+0x2c>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4003ac:	eb02 1304 	add.w	r3, r2, r4, lsl #4
  4003b0:	6859      	ldr	r1, [r3, #4]
  4003b2:	420d      	tst	r5, r1
  4003b4:	d0f0      	beq.n	400398 <pio_handler_process+0x2c>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4003b6:	eb02 1804 	add.w	r8, r2, r4, lsl #4
  4003ba:	f8d8 300c 	ldr.w	r3, [r8, #12]
  4003be:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  4003c0:	f8d8 3004 	ldr.w	r3, [r8, #4]
  4003c4:	ea25 0503 	bic.w	r5, r5, r3
  4003c8:	e7e6      	b.n	400398 <pio_handler_process+0x2c>
  4003ca:	2400      	movs	r4, #0
  4003cc:	e7e7      	b.n	40039e <pio_handler_process+0x32>
  4003ce:	bf00      	nop
  4003d0:	00400365 	.word	0x00400365
  4003d4:	00400369 	.word	0x00400369
  4003d8:	20000c60 	.word	0x20000c60
  4003dc:	20000a68 	.word	0x20000a68
  4003e0:	200009f4 	.word	0x200009f4

004003e4 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  4003e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  4003e6:	4c16      	ldr	r4, [pc, #88]	; (400440 <pio_handler_set+0x5c>)
  4003e8:	6827      	ldr	r7, [r4, #0]
  4003ea:	2f06      	cmp	r7, #6
  4003ec:	d826      	bhi.n	40043c <pio_handler_set+0x58>
  4003ee:	2400      	movs	r4, #0
  4003f0:	e001      	b.n	4003f6 <pio_handler_set+0x12>
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  4003f2:	3401      	adds	r4, #1
  4003f4:	b2e4      	uxtb	r4, r4
  4003f6:	46a4      	mov	ip, r4
  4003f8:	42a7      	cmp	r7, r4
  4003fa:	d30a      	bcc.n	400412 <pio_handler_set+0x2e>
		pSource = &(gs_interrupt_sources[i]);
  4003fc:	4e11      	ldr	r6, [pc, #68]	; (400444 <pio_handler_set+0x60>)
  4003fe:	0125      	lsls	r5, r4, #4
  400400:	eb06 0e05 	add.w	lr, r6, r5
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400404:	5975      	ldr	r5, [r6, r5]
  400406:	428d      	cmp	r5, r1
  400408:	d1f3      	bne.n	4003f2 <pio_handler_set+0xe>
  40040a:	f8de 5004 	ldr.w	r5, [lr, #4]
  40040e:	4295      	cmp	r5, r2
  400410:	d1ef      	bne.n	4003f2 <pio_handler_set+0xe>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400412:	f8ce 1000 	str.w	r1, [lr]
	pSource->mask = ul_mask;
  400416:	f8ce 2004 	str.w	r2, [lr, #4]
	pSource->attr = ul_attr;
  40041a:	f8ce 3008 	str.w	r3, [lr, #8]
	pSource->handler = p_handler;
  40041e:	9906      	ldr	r1, [sp, #24]
  400420:	f8ce 100c 	str.w	r1, [lr, #12]
	if (i == gs_ul_nb_sources + 1) {
  400424:	3701      	adds	r7, #1
  400426:	45bc      	cmp	ip, r7
  400428:	d005      	beq.n	400436 <pio_handler_set+0x52>
  40042a:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  40042c:	461a      	mov	r2, r3
  40042e:	4b06      	ldr	r3, [pc, #24]	; (400448 <pio_handler_set+0x64>)
  400430:	4798      	blx	r3

	return 0;
  400432:	2000      	movs	r0, #0
  400434:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  400436:	4902      	ldr	r1, [pc, #8]	; (400440 <pio_handler_set+0x5c>)
  400438:	600f      	str	r7, [r1, #0]
  40043a:	e7f6      	b.n	40042a <pio_handler_set+0x46>
		return 1;
  40043c:	2001      	movs	r0, #1
}
  40043e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400440:	20000a64 	.word	0x20000a64
  400444:	200009f4 	.word	0x200009f4
  400448:	00400219 	.word	0x00400219

0040044c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  40044c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  40044e:	2109      	movs	r1, #9
  400450:	4801      	ldr	r0, [pc, #4]	; (400458 <PIOA_Handler+0xc>)
  400452:	4b02      	ldr	r3, [pc, #8]	; (40045c <PIOA_Handler+0x10>)
  400454:	4798      	blx	r3
  400456:	bd08      	pop	{r3, pc}
  400458:	400e0e00 	.word	0x400e0e00
  40045c:	0040036d 	.word	0x0040036d

00400460 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400460:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400462:	210a      	movs	r1, #10
  400464:	4801      	ldr	r0, [pc, #4]	; (40046c <PIOB_Handler+0xc>)
  400466:	4b02      	ldr	r3, [pc, #8]	; (400470 <PIOB_Handler+0x10>)
  400468:	4798      	blx	r3
  40046a:	bd08      	pop	{r3, pc}
  40046c:	400e1000 	.word	0x400e1000
  400470:	0040036d 	.word	0x0040036d

00400474 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400474:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400476:	210b      	movs	r1, #11
  400478:	4801      	ldr	r0, [pc, #4]	; (400480 <PIOC_Handler+0xc>)
  40047a:	4b02      	ldr	r3, [pc, #8]	; (400484 <PIOC_Handler+0x10>)
  40047c:	4798      	blx	r3
  40047e:	bd08      	pop	{r3, pc}
  400480:	400e1200 	.word	0x400e1200
  400484:	0040036d 	.word	0x0040036d

00400488 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400488:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  40048a:	210c      	movs	r1, #12
  40048c:	4801      	ldr	r0, [pc, #4]	; (400494 <PIOD_Handler+0xc>)
  40048e:	4b02      	ldr	r3, [pc, #8]	; (400498 <PIOD_Handler+0x10>)
  400490:	4798      	blx	r3
  400492:	bd08      	pop	{r3, pc}
  400494:	400e1400 	.word	0x400e1400
  400498:	0040036d 	.word	0x0040036d

0040049c <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  40049c:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  40049e:	210d      	movs	r1, #13
  4004a0:	4801      	ldr	r0, [pc, #4]	; (4004a8 <PIOE_Handler+0xc>)
  4004a2:	4b02      	ldr	r3, [pc, #8]	; (4004ac <PIOE_Handler+0x10>)
  4004a4:	4798      	blx	r3
  4004a6:	bd08      	pop	{r3, pc}
  4004a8:	400e1600 	.word	0x400e1600
  4004ac:	0040036d 	.word	0x0040036d

004004b0 <pio_handler_set_priority>:
 * \param p_pio PIO controller base address.
 * \param ul_irqn NVIC line number.
 * \param ul_priority PIO controller interrupts priority.
 */
void pio_handler_set_priority(Pio *p_pio, IRQn_Type ul_irqn, uint32_t ul_priority)
{
  4004b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4004b2:	4606      	mov	r6, r0
  4004b4:	460c      	mov	r4, r1
  4004b6:	4615      	mov	r5, r2
	uint32_t bitmask = 0;

	bitmask = pio_get_interrupt_mask(p_pio);
  4004b8:	4b22      	ldr	r3, [pc, #136]	; (400544 <pio_handler_set_priority+0x94>)
  4004ba:	4798      	blx	r3
  4004bc:	4607      	mov	r7, r0
	pio_disable_interrupt(p_pio, 0xFFFFFFFF);
  4004be:	f04f 31ff 	mov.w	r1, #4294967295
  4004c2:	4630      	mov	r0, r6
  4004c4:	4b20      	ldr	r3, [pc, #128]	; (400548 <pio_handler_set_priority+0x98>)
  4004c6:	4798      	blx	r3
	pio_get_interrupt_status(p_pio);
  4004c8:	4630      	mov	r0, r6
  4004ca:	4b20      	ldr	r3, [pc, #128]	; (40054c <pio_handler_set_priority+0x9c>)
  4004cc:	4798      	blx	r3
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  4004ce:	2c00      	cmp	r4, #0
  4004d0:	db0c      	blt.n	4004ec <pio_handler_set_priority+0x3c>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4004d2:	0963      	lsrs	r3, r4, #5
  4004d4:	f004 011f 	and.w	r1, r4, #31
  4004d8:	2201      	movs	r2, #1
  4004da:	408a      	lsls	r2, r1
  4004dc:	3320      	adds	r3, #32
  4004de:	491c      	ldr	r1, [pc, #112]	; (400550 <pio_handler_set_priority+0xa0>)
  4004e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
  4004e4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4004e8:	f3bf 8f6f 	isb	sy
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  4004ec:	2c00      	cmp	r4, #0
  4004ee:	db08      	blt.n	400502 <pio_handler_set_priority+0x52>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4004f0:	0963      	lsrs	r3, r4, #5
  4004f2:	f004 011f 	and.w	r1, r4, #31
  4004f6:	2201      	movs	r2, #1
  4004f8:	408a      	lsls	r2, r1
  4004fa:	3360      	adds	r3, #96	; 0x60
  4004fc:	4914      	ldr	r1, [pc, #80]	; (400550 <pio_handler_set_priority+0xa0>)
  4004fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  400502:	2c00      	cmp	r4, #0
  400504:	db17      	blt.n	400536 <pio_handler_set_priority+0x86>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  400506:	012d      	lsls	r5, r5, #4
  400508:	b2ed      	uxtb	r5, r5
  40050a:	f104 4360 	add.w	r3, r4, #3758096384	; 0xe0000000
  40050e:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
  400512:	f883 5300 	strb.w	r5, [r3, #768]	; 0x300
  if ((int32_t)(IRQn) >= 0)
  400516:	2c00      	cmp	r4, #0
  400518:	db08      	blt.n	40052c <pio_handler_set_priority+0x7c>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40051a:	0962      	lsrs	r2, r4, #5
  40051c:	f004 041f 	and.w	r4, r4, #31
  400520:	2301      	movs	r3, #1
  400522:	fa03 f404 	lsl.w	r4, r3, r4
  400526:	4b0a      	ldr	r3, [pc, #40]	; (400550 <pio_handler_set_priority+0xa0>)
  400528:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
	NVIC_DisableIRQ(ul_irqn);
	NVIC_ClearPendingIRQ(ul_irqn);
	NVIC_SetPriority(ul_irqn, ul_priority);
	NVIC_EnableIRQ(ul_irqn);
	pio_enable_interrupt(p_pio, bitmask);
  40052c:	4639      	mov	r1, r7
  40052e:	4630      	mov	r0, r6
  400530:	4b08      	ldr	r3, [pc, #32]	; (400554 <pio_handler_set_priority+0xa4>)
  400532:	4798      	blx	r3
  400534:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  400536:	f004 020f 	and.w	r2, r4, #15
  40053a:	012d      	lsls	r5, r5, #4
  40053c:	b2ed      	uxtb	r5, r5
  40053e:	4b06      	ldr	r3, [pc, #24]	; (400558 <pio_handler_set_priority+0xa8>)
  400540:	549d      	strb	r5, [r3, r2]
  400542:	e7e8      	b.n	400516 <pio_handler_set_priority+0x66>
  400544:	00400369 	.word	0x00400369
  400548:	0040024f 	.word	0x0040024f
  40054c:	00400365 	.word	0x00400365
  400550:	e000e100 	.word	0xe000e100
  400554:	0040024b 	.word	0x0040024b
  400558:	e000ed14 	.word	0xe000ed14

0040055c <prvTaskStatsCommand>:
*/

//task-stats – Provide a listing tasks and task related information
// Note: You should check to make sure everything fits in the buffer you are sending back. This example does not...
portBASE_TYPE prvTaskStatsCommand(int8_t *pcWriteBuffer, size_t xWriteBufferLen, const int8_t *pcCommandString)
{
  40055c:	b538      	push	{r3, r4, r5, lr}
  40055e:	4605      	mov	r5, r0
	sprintf(pcWriteBuffer, taskListHdr);
  400560:	4c08      	ldr	r4, [pc, #32]	; (400584 <prvTaskStatsCommand+0x28>)
  400562:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
  400564:	6028      	str	r0, [r5, #0]
  400566:	6069      	str	r1, [r5, #4]
  400568:	60aa      	str	r2, [r5, #8]
  40056a:	60eb      	str	r3, [r5, #12]
  40056c:	cc07      	ldmia	r4!, {r0, r1, r2}
  40056e:	6128      	str	r0, [r5, #16]
  400570:	6169      	str	r1, [r5, #20]
  400572:	61aa      	str	r2, [r5, #24]
  400574:	8823      	ldrh	r3, [r4, #0]
  400576:	83ab      	strh	r3, [r5, #28]
	//if (sizeof(taskListHdr) > pcWriteBuffer)
	//{
		//
	//}
	//else
	vTaskList(pcWriteBuffer);
  400578:	f105 001d 	add.w	r0, r5, #29
  40057c:	4b02      	ldr	r3, [pc, #8]	; (400588 <prvTaskStatsCommand+0x2c>)
  40057e:	4798      	blx	r3

	return pdFALSE;
}
  400580:	2000      	movs	r0, #0
  400582:	bd38      	pop	{r3, r4, r5, pc}
  400584:	00407ee8 	.word	0x00407ee8
  400588:	00402205 	.word	0x00402205

0040058c <prvHelpCommand>:
	return pcReturn;
}
/*-----------------------------------------------------------*/

static BaseType_t prvHelpCommand( char *pcWriteBuffer, size_t xWriteBufferLen, const char *pcCommandString )
{
  40058c:	b538      	push	{r3, r4, r5, lr}
  40058e:	460a      	mov	r2, r1
static const CLI_Definition_List_Item_t * pxCommand = NULL;
BaseType_t xReturn;

	( void ) pcCommandString;

	if( pxCommand == NULL )
  400590:	4b09      	ldr	r3, [pc, #36]	; (4005b8 <prvHelpCommand+0x2c>)
  400592:	681b      	ldr	r3, [r3, #0]
  400594:	b153      	cbz	r3, 4005ac <prvHelpCommand+0x20>
		pxCommand = &xRegisteredCommands;
	}

	/* Return the next command help string, before moving the pointer on to
	the next command in the list. */
	strncpy( pcWriteBuffer, pxCommand->pxCommandLineDefinition->pcHelpString, xWriteBufferLen );
  400596:	4c08      	ldr	r4, [pc, #32]	; (4005b8 <prvHelpCommand+0x2c>)
  400598:	6825      	ldr	r5, [r4, #0]
  40059a:	682b      	ldr	r3, [r5, #0]
  40059c:	6859      	ldr	r1, [r3, #4]
  40059e:	4b07      	ldr	r3, [pc, #28]	; (4005bc <prvHelpCommand+0x30>)
  4005a0:	4798      	blx	r3
	pxCommand = pxCommand->pxNext;
  4005a2:	686b      	ldr	r3, [r5, #4]
  4005a4:	6023      	str	r3, [r4, #0]

	if( pxCommand == NULL )
  4005a6:	b12b      	cbz	r3, 4005b4 <prvHelpCommand+0x28>
		strings to return after this one and pdFALSE should be returned. */
		xReturn = pdFALSE;
	}
	else
	{
		xReturn = pdTRUE;
  4005a8:	2001      	movs	r0, #1
	}

	return xReturn;
}
  4005aa:	bd38      	pop	{r3, r4, r5, pc}
		pxCommand = &xRegisteredCommands;
  4005ac:	4904      	ldr	r1, [pc, #16]	; (4005c0 <prvHelpCommand+0x34>)
  4005ae:	4b02      	ldr	r3, [pc, #8]	; (4005b8 <prvHelpCommand+0x2c>)
  4005b0:	6019      	str	r1, [r3, #0]
  4005b2:	e7f0      	b.n	400596 <prvHelpCommand+0xa>
		xReturn = pdFALSE;
  4005b4:	2000      	movs	r0, #0
  4005b6:	bd38      	pop	{r3, r4, r5, pc}
  4005b8:	20000a6c 	.word	0x20000a6c
  4005bc:	004038dd 	.word	0x004038dd
  4005c0:	20000004 	.word	0x20000004

004005c4 <FreeRTOS_CLIRegisterCommand>:
{
  4005c4:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxCommandToRegister );
  4005c6:	4605      	mov	r5, r0
  4005c8:	b190      	cbz	r0, 4005f0 <FreeRTOS_CLIRegisterCommand+0x2c>
	pxNewListItem = ( CLI_Definition_List_Item_t * ) pvPortMalloc( sizeof( CLI_Definition_List_Item_t ) );
  4005ca:	2008      	movs	r0, #8
  4005cc:	4b0e      	ldr	r3, [pc, #56]	; (400608 <FreeRTOS_CLIRegisterCommand+0x44>)
  4005ce:	4798      	blx	r3
	configASSERT( pxNewListItem );
  4005d0:	4604      	mov	r4, r0
  4005d2:	b190      	cbz	r0, 4005fa <FreeRTOS_CLIRegisterCommand+0x36>
	if( pxNewListItem != NULL )
  4005d4:	b1b4      	cbz	r4, 400604 <FreeRTOS_CLIRegisterCommand+0x40>
		taskENTER_CRITICAL();
  4005d6:	4b0d      	ldr	r3, [pc, #52]	; (40060c <FreeRTOS_CLIRegisterCommand+0x48>)
  4005d8:	4798      	blx	r3
			pxNewListItem->pxCommandLineDefinition = pxCommandToRegister;
  4005da:	6025      	str	r5, [r4, #0]
			pxNewListItem->pxNext = NULL;
  4005dc:	2300      	movs	r3, #0
  4005de:	6063      	str	r3, [r4, #4]
			pxLastCommandInList->pxNext = pxNewListItem;
  4005e0:	4b0b      	ldr	r3, [pc, #44]	; (400610 <FreeRTOS_CLIRegisterCommand+0x4c>)
  4005e2:	681a      	ldr	r2, [r3, #0]
  4005e4:	6054      	str	r4, [r2, #4]
			pxLastCommandInList = pxNewListItem;
  4005e6:	601c      	str	r4, [r3, #0]
		taskEXIT_CRITICAL();
  4005e8:	4b0a      	ldr	r3, [pc, #40]	; (400614 <FreeRTOS_CLIRegisterCommand+0x50>)
  4005ea:	4798      	blx	r3
		xReturn = pdPASS;
  4005ec:	2001      	movs	r0, #1
  4005ee:	bd38      	pop	{r3, r4, r5, pc}
	configASSERT( pxCommandToRegister );
  4005f0:	2170      	movs	r1, #112	; 0x70
  4005f2:	4809      	ldr	r0, [pc, #36]	; (400618 <FreeRTOS_CLIRegisterCommand+0x54>)
  4005f4:	4b09      	ldr	r3, [pc, #36]	; (40061c <FreeRTOS_CLIRegisterCommand+0x58>)
  4005f6:	4798      	blx	r3
  4005f8:	e7e7      	b.n	4005ca <FreeRTOS_CLIRegisterCommand+0x6>
	configASSERT( pxNewListItem );
  4005fa:	2174      	movs	r1, #116	; 0x74
  4005fc:	4806      	ldr	r0, [pc, #24]	; (400618 <FreeRTOS_CLIRegisterCommand+0x54>)
  4005fe:	4b07      	ldr	r3, [pc, #28]	; (40061c <FreeRTOS_CLIRegisterCommand+0x58>)
  400600:	4798      	blx	r3
  400602:	e7e7      	b.n	4005d4 <FreeRTOS_CLIRegisterCommand+0x10>
BaseType_t xReturn = pdFAIL;
  400604:	2000      	movs	r0, #0
}
  400606:	bd38      	pop	{r3, r4, r5, pc}
  400608:	00400a99 	.word	0x00400a99
  40060c:	00400785 	.word	0x00400785
  400610:	20000000 	.word	0x20000000
  400614:	004007cd 	.word	0x004007cd
  400618:	00407f08 	.word	0x00407f08
  40061c:	00403475 	.word	0x00403475

00400620 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  400620:	f100 0308 	add.w	r3, r0, #8
  400624:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  400626:	f04f 32ff 	mov.w	r2, #4294967295
  40062a:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  40062c:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  40062e:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
  400630:	2300      	movs	r3, #0
  400632:	6003      	str	r3, [r0, #0]
  400634:	4770      	bx	lr

00400636 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
  400636:	2300      	movs	r3, #0
  400638:	6103      	str	r3, [r0, #16]
  40063a:	4770      	bx	lr

0040063c <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
  40063c:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
  40063e:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
  400640:	689a      	ldr	r2, [r3, #8]
  400642:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
  400644:	689a      	ldr	r2, [r3, #8]
  400646:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
  400648:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
  40064a:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  40064c:	6803      	ldr	r3, [r0, #0]
  40064e:	3301      	adds	r3, #1
  400650:	6003      	str	r3, [r0, #0]
  400652:	4770      	bx	lr

00400654 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
  400654:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
  400656:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  400658:	f1b5 3fff 	cmp.w	r5, #4294967295
  40065c:	d002      	beq.n	400664 <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
  40065e:	f100 0208 	add.w	r2, r0, #8
  400662:	e002      	b.n	40066a <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
  400664:	6902      	ldr	r2, [r0, #16]
  400666:	e004      	b.n	400672 <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
  400668:	461a      	mov	r2, r3
  40066a:	6853      	ldr	r3, [r2, #4]
  40066c:	681c      	ldr	r4, [r3, #0]
  40066e:	42a5      	cmp	r5, r4
  400670:	d2fa      	bcs.n	400668 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  400672:	6853      	ldr	r3, [r2, #4]
  400674:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
  400676:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  400678:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
  40067a:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
  40067c:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  40067e:	6803      	ldr	r3, [r0, #0]
  400680:	3301      	adds	r3, #1
  400682:	6003      	str	r3, [r0, #0]
}
  400684:	bc30      	pop	{r4, r5}
  400686:	4770      	bx	lr

00400688 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
  400688:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  40068a:	6842      	ldr	r2, [r0, #4]
  40068c:	6881      	ldr	r1, [r0, #8]
  40068e:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  400690:	6882      	ldr	r2, [r0, #8]
  400692:	6841      	ldr	r1, [r0, #4]
  400694:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  400696:	685a      	ldr	r2, [r3, #4]
  400698:	4290      	cmp	r0, r2
  40069a:	d006      	beq.n	4006aa <uxListRemove+0x22>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
  40069c:	2200      	movs	r2, #0
  40069e:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  4006a0:	681a      	ldr	r2, [r3, #0]
  4006a2:	3a01      	subs	r2, #1
  4006a4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
  4006a6:	6818      	ldr	r0, [r3, #0]
}
  4006a8:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  4006aa:	6882      	ldr	r2, [r0, #8]
  4006ac:	605a      	str	r2, [r3, #4]
  4006ae:	e7f5      	b.n	40069c <uxListRemove+0x14>

004006b0 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
  4006b0:	4808      	ldr	r0, [pc, #32]	; (4006d4 <prvPortStartFirstTask+0x24>)
  4006b2:	6800      	ldr	r0, [r0, #0]
  4006b4:	6800      	ldr	r0, [r0, #0]
  4006b6:	f380 8808 	msr	MSP, r0
  4006ba:	f04f 0000 	mov.w	r0, #0
  4006be:	f380 8814 	msr	CONTROL, r0
  4006c2:	b662      	cpsie	i
  4006c4:	b661      	cpsie	f
  4006c6:	f3bf 8f4f 	dsb	sy
  4006ca:	f3bf 8f6f 	isb	sy
  4006ce:	df00      	svc	0
  4006d0:	bf00      	nop
  4006d2:	0000      	.short	0x0000
  4006d4:	e000ed08 	.word	0xe000ed08

004006d8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
  4006d8:	f8df 000c 	ldr.w	r0, [pc, #12]	; 4006e8 <vPortEnableVFP+0x10>
  4006dc:	6801      	ldr	r1, [r0, #0]
  4006de:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4006e2:	6001      	str	r1, [r0, #0]
  4006e4:	4770      	bx	lr
  4006e6:	0000      	.short	0x0000
  4006e8:	e000ed88 	.word	0xe000ed88

004006ec <prvTaskExitError>:
{
  4006ec:	b500      	push	{lr}
  4006ee:	b083      	sub	sp, #12
volatile uint32_t ulDummy = 0;
  4006f0:	2300      	movs	r3, #0
  4006f2:	9301      	str	r3, [sp, #4]
	configASSERT( uxCriticalNesting == ~0UL );
  4006f4:	4b0b      	ldr	r3, [pc, #44]	; (400724 <prvTaskExitError+0x38>)
  4006f6:	681b      	ldr	r3, [r3, #0]
  4006f8:	f1b3 3fff 	cmp.w	r3, #4294967295
  4006fc:	d003      	beq.n	400706 <prvTaskExitError+0x1a>
  4006fe:	21e3      	movs	r1, #227	; 0xe3
  400700:	4809      	ldr	r0, [pc, #36]	; (400728 <prvTaskExitError+0x3c>)
  400702:	4b0a      	ldr	r3, [pc, #40]	; (40072c <prvTaskExitError+0x40>)
  400704:	4798      	blx	r3

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  400706:	f04f 0350 	mov.w	r3, #80	; 0x50
  40070a:	f383 8811 	msr	BASEPRI, r3
  40070e:	f3bf 8f6f 	isb	sy
  400712:	f3bf 8f4f 	dsb	sy
	while( ulDummy == 0 )
  400716:	9b01      	ldr	r3, [sp, #4]
  400718:	2b00      	cmp	r3, #0
  40071a:	d0fc      	beq.n	400716 <prvTaskExitError+0x2a>
}
  40071c:	b003      	add	sp, #12
  40071e:	f85d fb04 	ldr.w	pc, [sp], #4
  400722:	bf00      	nop
  400724:	2000000c 	.word	0x2000000c
  400728:	00407f78 	.word	0x00407f78
  40072c:	00403475 	.word	0x00403475

00400730 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  400730:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  400734:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
  400738:	f021 0101 	bic.w	r1, r1, #1
  40073c:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
  400740:	4b05      	ldr	r3, [pc, #20]	; (400758 <pxPortInitialiseStack+0x28>)
  400742:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
  400746:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
  40074a:	f06f 0302 	mvn.w	r3, #2
  40074e:	f840 3c24 	str.w	r3, [r0, #-36]
}
  400752:	3844      	subs	r0, #68	; 0x44
  400754:	4770      	bx	lr
  400756:	bf00      	nop
  400758:	004006ed 	.word	0x004006ed
  40075c:	00000000 	.word	0x00000000

00400760 <SVC_Handler>:
	__asm volatile (
  400760:	4b07      	ldr	r3, [pc, #28]	; (400780 <pxCurrentTCBConst2>)
  400762:	6819      	ldr	r1, [r3, #0]
  400764:	6808      	ldr	r0, [r1, #0]
  400766:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40076a:	f380 8809 	msr	PSP, r0
  40076e:	f3bf 8f6f 	isb	sy
  400772:	f04f 0000 	mov.w	r0, #0
  400776:	f380 8811 	msr	BASEPRI, r0
  40077a:	4770      	bx	lr
  40077c:	f3af 8000 	nop.w

00400780 <pxCurrentTCBConst2>:
  400780:	20000a90 	.word	0x20000a90

00400784 <vPortEnterCritical>:
{
  400784:	b508      	push	{r3, lr}
  400786:	f04f 0350 	mov.w	r3, #80	; 0x50
  40078a:	f383 8811 	msr	BASEPRI, r3
  40078e:	f3bf 8f6f 	isb	sy
  400792:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
  400796:	4a09      	ldr	r2, [pc, #36]	; (4007bc <vPortEnterCritical+0x38>)
  400798:	6813      	ldr	r3, [r2, #0]
  40079a:	3301      	adds	r3, #1
  40079c:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
  40079e:	2b01      	cmp	r3, #1
  4007a0:	d000      	beq.n	4007a4 <vPortEnterCritical+0x20>
  4007a2:	bd08      	pop	{r3, pc}
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
  4007a4:	4b06      	ldr	r3, [pc, #24]	; (4007c0 <vPortEnterCritical+0x3c>)
  4007a6:	681b      	ldr	r3, [r3, #0]
  4007a8:	f013 0fff 	tst.w	r3, #255	; 0xff
  4007ac:	d0f9      	beq.n	4007a2 <vPortEnterCritical+0x1e>
  4007ae:	f240 119f 	movw	r1, #415	; 0x19f
  4007b2:	4804      	ldr	r0, [pc, #16]	; (4007c4 <vPortEnterCritical+0x40>)
  4007b4:	4b04      	ldr	r3, [pc, #16]	; (4007c8 <vPortEnterCritical+0x44>)
  4007b6:	4798      	blx	r3
}
  4007b8:	e7f3      	b.n	4007a2 <vPortEnterCritical+0x1e>
  4007ba:	bf00      	nop
  4007bc:	2000000c 	.word	0x2000000c
  4007c0:	e000ed04 	.word	0xe000ed04
  4007c4:	00407f78 	.word	0x00407f78
  4007c8:	00403475 	.word	0x00403475

004007cc <vPortExitCritical>:
{
  4007cc:	b508      	push	{r3, lr}
	configASSERT( uxCriticalNesting );
  4007ce:	4b08      	ldr	r3, [pc, #32]	; (4007f0 <vPortExitCritical+0x24>)
  4007d0:	681b      	ldr	r3, [r3, #0]
  4007d2:	b13b      	cbz	r3, 4007e4 <vPortExitCritical+0x18>
	uxCriticalNesting--;
  4007d4:	4a06      	ldr	r2, [pc, #24]	; (4007f0 <vPortExitCritical+0x24>)
  4007d6:	6813      	ldr	r3, [r2, #0]
  4007d8:	3b01      	subs	r3, #1
  4007da:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
  4007dc:	b90b      	cbnz	r3, 4007e2 <vPortExitCritical+0x16>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  4007de:	f383 8811 	msr	BASEPRI, r3
  4007e2:	bd08      	pop	{r3, pc}
	configASSERT( uxCriticalNesting );
  4007e4:	f44f 71d3 	mov.w	r1, #422	; 0x1a6
  4007e8:	4802      	ldr	r0, [pc, #8]	; (4007f4 <vPortExitCritical+0x28>)
  4007ea:	4b03      	ldr	r3, [pc, #12]	; (4007f8 <vPortExitCritical+0x2c>)
  4007ec:	4798      	blx	r3
  4007ee:	e7f1      	b.n	4007d4 <vPortExitCritical+0x8>
  4007f0:	2000000c 	.word	0x2000000c
  4007f4:	00407f78 	.word	0x00407f78
  4007f8:	00403475 	.word	0x00403475
  4007fc:	00000000 	.word	0x00000000

00400800 <PendSV_Handler>:
	__asm volatile
  400800:	f3ef 8009 	mrs	r0, PSP
  400804:	f3bf 8f6f 	isb	sy
  400808:	4b15      	ldr	r3, [pc, #84]	; (400860 <pxCurrentTCBConst>)
  40080a:	681a      	ldr	r2, [r3, #0]
  40080c:	f01e 0f10 	tst.w	lr, #16
  400810:	bf08      	it	eq
  400812:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
  400816:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40081a:	6010      	str	r0, [r2, #0]
  40081c:	e92d 0009 	stmdb	sp!, {r0, r3}
  400820:	f04f 0050 	mov.w	r0, #80	; 0x50
  400824:	f380 8811 	msr	BASEPRI, r0
  400828:	f3bf 8f4f 	dsb	sy
  40082c:	f3bf 8f6f 	isb	sy
  400830:	f001 fa5e 	bl	401cf0 <vTaskSwitchContext>
  400834:	f04f 0000 	mov.w	r0, #0
  400838:	f380 8811 	msr	BASEPRI, r0
  40083c:	bc09      	pop	{r0, r3}
  40083e:	6819      	ldr	r1, [r3, #0]
  400840:	6808      	ldr	r0, [r1, #0]
  400842:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400846:	f01e 0f10 	tst.w	lr, #16
  40084a:	bf08      	it	eq
  40084c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
  400850:	f380 8809 	msr	PSP, r0
  400854:	f3bf 8f6f 	isb	sy
  400858:	4770      	bx	lr
  40085a:	bf00      	nop
  40085c:	f3af 8000 	nop.w

00400860 <pxCurrentTCBConst>:
  400860:	20000a90 	.word	0x20000a90

00400864 <SysTick_Handler>:
{
  400864:	b508      	push	{r3, lr}
	__asm volatile
  400866:	f04f 0350 	mov.w	r3, #80	; 0x50
  40086a:	f383 8811 	msr	BASEPRI, r3
  40086e:	f3bf 8f6f 	isb	sy
  400872:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
  400876:	4b05      	ldr	r3, [pc, #20]	; (40088c <SysTick_Handler+0x28>)
  400878:	4798      	blx	r3
  40087a:	b118      	cbz	r0, 400884 <SysTick_Handler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  40087c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400880:	4b03      	ldr	r3, [pc, #12]	; (400890 <SysTick_Handler+0x2c>)
  400882:	601a      	str	r2, [r3, #0]
	__asm volatile
  400884:	2300      	movs	r3, #0
  400886:	f383 8811 	msr	BASEPRI, r3
  40088a:	bd08      	pop	{r3, pc}
  40088c:	00401a59 	.word	0x00401a59
  400890:	e000ed04 	.word	0xe000ed04

00400894 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
  400894:	4a08      	ldr	r2, [pc, #32]	; (4008b8 <vPortSetupTimerInterrupt+0x24>)
  400896:	2300      	movs	r3, #0
  400898:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
  40089a:	4908      	ldr	r1, [pc, #32]	; (4008bc <vPortSetupTimerInterrupt+0x28>)
  40089c:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
  40089e:	4b08      	ldr	r3, [pc, #32]	; (4008c0 <vPortSetupTimerInterrupt+0x2c>)
  4008a0:	681b      	ldr	r3, [r3, #0]
  4008a2:	4908      	ldr	r1, [pc, #32]	; (4008c4 <vPortSetupTimerInterrupt+0x30>)
  4008a4:	fba1 1303 	umull	r1, r3, r1, r3
  4008a8:	099b      	lsrs	r3, r3, #6
  4008aa:	3b01      	subs	r3, #1
  4008ac:	4906      	ldr	r1, [pc, #24]	; (4008c8 <vPortSetupTimerInterrupt+0x34>)
  4008ae:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
  4008b0:	2307      	movs	r3, #7
  4008b2:	6013      	str	r3, [r2, #0]
  4008b4:	4770      	bx	lr
  4008b6:	bf00      	nop
  4008b8:	e000e010 	.word	0xe000e010
  4008bc:	e000e018 	.word	0xe000e018
  4008c0:	20000014 	.word	0x20000014
  4008c4:	10624dd3 	.word	0x10624dd3
  4008c8:	e000e014 	.word	0xe000e014

004008cc <xPortStartScheduler>:
{
  4008cc:	b510      	push	{r4, lr}
  4008ce:	b082      	sub	sp, #8
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
  4008d0:	4b34      	ldr	r3, [pc, #208]	; (4009a4 <xPortStartScheduler+0xd8>)
  4008d2:	681a      	ldr	r2, [r3, #0]
  4008d4:	4b34      	ldr	r3, [pc, #208]	; (4009a8 <xPortStartScheduler+0xdc>)
  4008d6:	429a      	cmp	r2, r3
  4008d8:	d018      	beq.n	40090c <xPortStartScheduler+0x40>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
  4008da:	4b32      	ldr	r3, [pc, #200]	; (4009a4 <xPortStartScheduler+0xd8>)
  4008dc:	681a      	ldr	r2, [r3, #0]
  4008de:	4b33      	ldr	r3, [pc, #204]	; (4009ac <xPortStartScheduler+0xe0>)
  4008e0:	429a      	cmp	r2, r3
  4008e2:	d019      	beq.n	400918 <xPortStartScheduler+0x4c>
		ulOriginalPriority = *pucFirstUserPriorityRegister;
  4008e4:	4b32      	ldr	r3, [pc, #200]	; (4009b0 <xPortStartScheduler+0xe4>)
  4008e6:	781a      	ldrb	r2, [r3, #0]
  4008e8:	b2d2      	uxtb	r2, r2
  4008ea:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
  4008ec:	22ff      	movs	r2, #255	; 0xff
  4008ee:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
  4008f0:	781b      	ldrb	r3, [r3, #0]
  4008f2:	b2db      	uxtb	r3, r3
  4008f4:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
  4008f8:	f89d 3003 	ldrb.w	r3, [sp, #3]
  4008fc:	f003 0350 	and.w	r3, r3, #80	; 0x50
  400900:	4a2c      	ldr	r2, [pc, #176]	; (4009b4 <xPortStartScheduler+0xe8>)
  400902:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
  400904:	2207      	movs	r2, #7
  400906:	4b2c      	ldr	r3, [pc, #176]	; (4009b8 <xPortStartScheduler+0xec>)
  400908:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  40090a:	e015      	b.n	400938 <xPortStartScheduler+0x6c>
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
  40090c:	f44f 7194 	mov.w	r1, #296	; 0x128
  400910:	482a      	ldr	r0, [pc, #168]	; (4009bc <xPortStartScheduler+0xf0>)
  400912:	4b2b      	ldr	r3, [pc, #172]	; (4009c0 <xPortStartScheduler+0xf4>)
  400914:	4798      	blx	r3
  400916:	e7e0      	b.n	4008da <xPortStartScheduler+0xe>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
  400918:	f240 1129 	movw	r1, #297	; 0x129
  40091c:	4827      	ldr	r0, [pc, #156]	; (4009bc <xPortStartScheduler+0xf0>)
  40091e:	4b28      	ldr	r3, [pc, #160]	; (4009c0 <xPortStartScheduler+0xf4>)
  400920:	4798      	blx	r3
  400922:	e7df      	b.n	4008e4 <xPortStartScheduler+0x18>
			ulMaxPRIGROUPValue--;
  400924:	4a24      	ldr	r2, [pc, #144]	; (4009b8 <xPortStartScheduler+0xec>)
  400926:	6813      	ldr	r3, [r2, #0]
  400928:	3b01      	subs	r3, #1
  40092a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
  40092c:	f89d 3003 	ldrb.w	r3, [sp, #3]
  400930:	005b      	lsls	r3, r3, #1
  400932:	b2db      	uxtb	r3, r3
  400934:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  400938:	f89d 3003 	ldrb.w	r3, [sp, #3]
  40093c:	f013 0f80 	tst.w	r3, #128	; 0x80
  400940:	d1f0      	bne.n	400924 <xPortStartScheduler+0x58>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
  400942:	4b1d      	ldr	r3, [pc, #116]	; (4009b8 <xPortStartScheduler+0xec>)
  400944:	681b      	ldr	r3, [r3, #0]
  400946:	2b03      	cmp	r3, #3
  400948:	d004      	beq.n	400954 <xPortStartScheduler+0x88>
  40094a:	f44f 71ad 	mov.w	r1, #346	; 0x15a
  40094e:	481b      	ldr	r0, [pc, #108]	; (4009bc <xPortStartScheduler+0xf0>)
  400950:	4b1b      	ldr	r3, [pc, #108]	; (4009c0 <xPortStartScheduler+0xf4>)
  400952:	4798      	blx	r3
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
  400954:	4a18      	ldr	r2, [pc, #96]	; (4009b8 <xPortStartScheduler+0xec>)
  400956:	6813      	ldr	r3, [r2, #0]
  400958:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  40095a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  40095e:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
  400960:	9b01      	ldr	r3, [sp, #4]
  400962:	b2db      	uxtb	r3, r3
  400964:	4a12      	ldr	r2, [pc, #72]	; (4009b0 <xPortStartScheduler+0xe4>)
  400966:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  400968:	4b16      	ldr	r3, [pc, #88]	; (4009c4 <xPortStartScheduler+0xf8>)
  40096a:	681a      	ldr	r2, [r3, #0]
  40096c:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
  400970:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  400972:	681a      	ldr	r2, [r3, #0]
  400974:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
  400978:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
  40097a:	4b13      	ldr	r3, [pc, #76]	; (4009c8 <xPortStartScheduler+0xfc>)
  40097c:	4798      	blx	r3
	uxCriticalNesting = 0;
  40097e:	2400      	movs	r4, #0
  400980:	4b12      	ldr	r3, [pc, #72]	; (4009cc <xPortStartScheduler+0x100>)
  400982:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
  400984:	4b12      	ldr	r3, [pc, #72]	; (4009d0 <xPortStartScheduler+0x104>)
  400986:	4798      	blx	r3
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
  400988:	4a12      	ldr	r2, [pc, #72]	; (4009d4 <xPortStartScheduler+0x108>)
  40098a:	6813      	ldr	r3, [r2, #0]
  40098c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
  400990:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
  400992:	4b11      	ldr	r3, [pc, #68]	; (4009d8 <xPortStartScheduler+0x10c>)
  400994:	4798      	blx	r3
	vTaskSwitchContext();
  400996:	4b11      	ldr	r3, [pc, #68]	; (4009dc <xPortStartScheduler+0x110>)
  400998:	4798      	blx	r3
	prvTaskExitError();
  40099a:	4b11      	ldr	r3, [pc, #68]	; (4009e0 <xPortStartScheduler+0x114>)
  40099c:	4798      	blx	r3
}
  40099e:	4620      	mov	r0, r4
  4009a0:	b002      	add	sp, #8
  4009a2:	bd10      	pop	{r4, pc}
  4009a4:	e000ed00 	.word	0xe000ed00
  4009a8:	410fc271 	.word	0x410fc271
  4009ac:	410fc270 	.word	0x410fc270
  4009b0:	e000e400 	.word	0xe000e400
  4009b4:	20000a70 	.word	0x20000a70
  4009b8:	20000a74 	.word	0x20000a74
  4009bc:	00407f78 	.word	0x00407f78
  4009c0:	00403475 	.word	0x00403475
  4009c4:	e000ed20 	.word	0xe000ed20
  4009c8:	00400895 	.word	0x00400895
  4009cc:	2000000c 	.word	0x2000000c
  4009d0:	004006d9 	.word	0x004006d9
  4009d4:	e000ef34 	.word	0xe000ef34
  4009d8:	004006b1 	.word	0x004006b1
  4009dc:	00401cf1 	.word	0x00401cf1
  4009e0:	004006ed 	.word	0x004006ed

004009e4 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
  4009e4:	b508      	push	{r3, lr}
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
  4009e6:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
  4009ea:	2b0f      	cmp	r3, #15
  4009ec:	d906      	bls.n	4009fc <vPortValidateInterruptPriority+0x18>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
  4009ee:	4a0e      	ldr	r2, [pc, #56]	; (400a28 <vPortValidateInterruptPriority+0x44>)
  4009f0:	5c9b      	ldrb	r3, [r3, r2]
  4009f2:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
  4009f4:	4a0d      	ldr	r2, [pc, #52]	; (400a2c <vPortValidateInterruptPriority+0x48>)
  4009f6:	7812      	ldrb	r2, [r2, #0]
  4009f8:	4293      	cmp	r3, r2
  4009fa:	d308      	bcc.n	400a0e <vPortValidateInterruptPriority+0x2a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
  4009fc:	4b0c      	ldr	r3, [pc, #48]	; (400a30 <vPortValidateInterruptPriority+0x4c>)
  4009fe:	681b      	ldr	r3, [r3, #0]
  400a00:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  400a04:	4a0b      	ldr	r2, [pc, #44]	; (400a34 <vPortValidateInterruptPriority+0x50>)
  400a06:	6812      	ldr	r2, [r2, #0]
  400a08:	4293      	cmp	r3, r2
  400a0a:	d806      	bhi.n	400a1a <vPortValidateInterruptPriority+0x36>
  400a0c:	bd08      	pop	{r3, pc}
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
  400a0e:	f240 21f2 	movw	r1, #754	; 0x2f2
  400a12:	4809      	ldr	r0, [pc, #36]	; (400a38 <vPortValidateInterruptPriority+0x54>)
  400a14:	4b09      	ldr	r3, [pc, #36]	; (400a3c <vPortValidateInterruptPriority+0x58>)
  400a16:	4798      	blx	r3
  400a18:	e7f0      	b.n	4009fc <vPortValidateInterruptPriority+0x18>
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
  400a1a:	f240 3102 	movw	r1, #770	; 0x302
  400a1e:	4806      	ldr	r0, [pc, #24]	; (400a38 <vPortValidateInterruptPriority+0x54>)
  400a20:	4b06      	ldr	r3, [pc, #24]	; (400a3c <vPortValidateInterruptPriority+0x58>)
  400a22:	4798      	blx	r3
	}
  400a24:	e7f2      	b.n	400a0c <vPortValidateInterruptPriority+0x28>
  400a26:	bf00      	nop
  400a28:	e000e3f0 	.word	0xe000e3f0
  400a2c:	20000a70 	.word	0x20000a70
  400a30:	e000ed0c 	.word	0xe000ed0c
  400a34:	20000a74 	.word	0x20000a74
  400a38:	00407f78 	.word	0x00407f78
  400a3c:	00403475 	.word	0x00403475

00400a40 <prvInsertBlockIntoFreeList>:
	return xMinimumEverFreeBytesRemaining;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
  400a40:	b410      	push	{r4}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
  400a42:	4a13      	ldr	r2, [pc, #76]	; (400a90 <prvInsertBlockIntoFreeList+0x50>)
  400a44:	e000      	b.n	400a48 <prvInsertBlockIntoFreeList+0x8>
  400a46:	461a      	mov	r2, r3
  400a48:	6813      	ldr	r3, [r2, #0]
  400a4a:	4283      	cmp	r3, r0
  400a4c:	d3fb      	bcc.n	400a46 <prvInsertBlockIntoFreeList+0x6>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
  400a4e:	6851      	ldr	r1, [r2, #4]
  400a50:	1854      	adds	r4, r2, r1
  400a52:	42a0      	cmp	r0, r4
  400a54:	d00a      	beq.n	400a6c <prvInsertBlockIntoFreeList+0x2c>
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
  400a56:	6841      	ldr	r1, [r0, #4]
  400a58:	1844      	adds	r4, r0, r1
  400a5a:	42a3      	cmp	r3, r4
  400a5c:	d00b      	beq.n	400a76 <prvInsertBlockIntoFreeList+0x36>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
  400a5e:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
  400a60:	4290      	cmp	r0, r2
  400a62:	d000      	beq.n	400a66 <prvInsertBlockIntoFreeList+0x26>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
  400a64:	6010      	str	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
  400a66:	f85d 4b04 	ldr.w	r4, [sp], #4
  400a6a:	4770      	bx	lr
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
  400a6c:	6840      	ldr	r0, [r0, #4]
  400a6e:	4401      	add	r1, r0
  400a70:	6051      	str	r1, [r2, #4]
		pxBlockToInsert = pxIterator;
  400a72:	4610      	mov	r0, r2
  400a74:	e7ef      	b.n	400a56 <prvInsertBlockIntoFreeList+0x16>
		if( pxIterator->pxNextFreeBlock != pxEnd )
  400a76:	4c07      	ldr	r4, [pc, #28]	; (400a94 <prvInsertBlockIntoFreeList+0x54>)
  400a78:	6824      	ldr	r4, [r4, #0]
  400a7a:	42a3      	cmp	r3, r4
  400a7c:	d006      	beq.n	400a8c <prvInsertBlockIntoFreeList+0x4c>
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
  400a7e:	685b      	ldr	r3, [r3, #4]
  400a80:	4419      	add	r1, r3
  400a82:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
  400a84:	6813      	ldr	r3, [r2, #0]
  400a86:	681b      	ldr	r3, [r3, #0]
  400a88:	6003      	str	r3, [r0, #0]
  400a8a:	e7e9      	b.n	400a60 <prvInsertBlockIntoFreeList+0x20>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
  400a8c:	6004      	str	r4, [r0, #0]
  400a8e:	e7e7      	b.n	400a60 <prvInsertBlockIntoFreeList+0x20>
  400a90:	20000a88 	.word	0x20000a88
  400a94:	20000a78 	.word	0x20000a78

00400a98 <pvPortMalloc>:
{
  400a98:	b570      	push	{r4, r5, r6, lr}
  400a9a:	4605      	mov	r5, r0
	configASSERT( pxEnd );
  400a9c:	4b2c      	ldr	r3, [pc, #176]	; (400b50 <pvPortMalloc+0xb8>)
  400a9e:	681b      	ldr	r3, [r3, #0]
  400aa0:	b1b3      	cbz	r3, 400ad0 <pvPortMalloc+0x38>
	vTaskSuspendAll();
  400aa2:	4b2c      	ldr	r3, [pc, #176]	; (400b54 <pvPortMalloc+0xbc>)
  400aa4:	4798      	blx	r3
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
  400aa6:	4b2c      	ldr	r3, [pc, #176]	; (400b58 <pvPortMalloc+0xc0>)
  400aa8:	681b      	ldr	r3, [r3, #0]
  400aaa:	421d      	tst	r5, r3
  400aac:	d145      	bne.n	400b3a <pvPortMalloc+0xa2>
			if( xWantedSize > 0 )
  400aae:	b135      	cbz	r5, 400abe <pvPortMalloc+0x26>
				xWantedSize += xHeapStructSize;
  400ab0:	3508      	adds	r5, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
  400ab2:	f015 0f07 	tst.w	r5, #7
  400ab6:	d002      	beq.n	400abe <pvPortMalloc+0x26>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
  400ab8:	f025 0507 	bic.w	r5, r5, #7
  400abc:	3508      	adds	r5, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
  400abe:	2d00      	cmp	r5, #0
  400ac0:	d03d      	beq.n	400b3e <pvPortMalloc+0xa6>
  400ac2:	4b26      	ldr	r3, [pc, #152]	; (400b5c <pvPortMalloc+0xc4>)
  400ac4:	681b      	ldr	r3, [r3, #0]
  400ac6:	429d      	cmp	r5, r3
  400ac8:	d83b      	bhi.n	400b42 <pvPortMalloc+0xaa>
				pxBlock = xStart.pxNextFreeBlock;
  400aca:	4a25      	ldr	r2, [pc, #148]	; (400b60 <pvPortMalloc+0xc8>)
  400acc:	6814      	ldr	r4, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  400ace:	e006      	b.n	400ade <pvPortMalloc+0x46>
	configASSERT( pxEnd );
  400ad0:	218b      	movs	r1, #139	; 0x8b
  400ad2:	4824      	ldr	r0, [pc, #144]	; (400b64 <pvPortMalloc+0xcc>)
  400ad4:	4b24      	ldr	r3, [pc, #144]	; (400b68 <pvPortMalloc+0xd0>)
  400ad6:	4798      	blx	r3
  400ad8:	e7e3      	b.n	400aa2 <pvPortMalloc+0xa>
					pxPreviousBlock = pxBlock;
  400ada:	4622      	mov	r2, r4
					pxBlock = pxBlock->pxNextFreeBlock;
  400adc:	461c      	mov	r4, r3
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  400ade:	6863      	ldr	r3, [r4, #4]
  400ae0:	429d      	cmp	r5, r3
  400ae2:	d902      	bls.n	400aea <pvPortMalloc+0x52>
  400ae4:	6823      	ldr	r3, [r4, #0]
  400ae6:	2b00      	cmp	r3, #0
  400ae8:	d1f7      	bne.n	400ada <pvPortMalloc+0x42>
				if( pxBlock != pxEnd )
  400aea:	4b19      	ldr	r3, [pc, #100]	; (400b50 <pvPortMalloc+0xb8>)
  400aec:	681b      	ldr	r3, [r3, #0]
  400aee:	429c      	cmp	r4, r3
  400af0:	d029      	beq.n	400b46 <pvPortMalloc+0xae>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
  400af2:	6816      	ldr	r6, [r2, #0]
  400af4:	3608      	adds	r6, #8
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
  400af6:	6823      	ldr	r3, [r4, #0]
  400af8:	6013      	str	r3, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
  400afa:	6863      	ldr	r3, [r4, #4]
  400afc:	1b5b      	subs	r3, r3, r5
  400afe:	2b10      	cmp	r3, #16
  400b00:	d815      	bhi.n	400b2e <pvPortMalloc+0x96>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
  400b02:	6862      	ldr	r2, [r4, #4]
  400b04:	4915      	ldr	r1, [pc, #84]	; (400b5c <pvPortMalloc+0xc4>)
  400b06:	680b      	ldr	r3, [r1, #0]
  400b08:	1a9b      	subs	r3, r3, r2
  400b0a:	600b      	str	r3, [r1, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
  400b0c:	4917      	ldr	r1, [pc, #92]	; (400b6c <pvPortMalloc+0xd4>)
  400b0e:	6809      	ldr	r1, [r1, #0]
  400b10:	428b      	cmp	r3, r1
  400b12:	d201      	bcs.n	400b18 <pvPortMalloc+0x80>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
  400b14:	4915      	ldr	r1, [pc, #84]	; (400b6c <pvPortMalloc+0xd4>)
  400b16:	600b      	str	r3, [r1, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
  400b18:	4b0f      	ldr	r3, [pc, #60]	; (400b58 <pvPortMalloc+0xc0>)
  400b1a:	681b      	ldr	r3, [r3, #0]
  400b1c:	4313      	orrs	r3, r2
  400b1e:	6063      	str	r3, [r4, #4]
					pxBlock->pxNextFreeBlock = NULL;
  400b20:	2300      	movs	r3, #0
  400b22:	6023      	str	r3, [r4, #0]
	( void ) xTaskResumeAll();
  400b24:	4b12      	ldr	r3, [pc, #72]	; (400b70 <pvPortMalloc+0xd8>)
  400b26:	4798      	blx	r3
		if( pvReturn == NULL )
  400b28:	b17e      	cbz	r6, 400b4a <pvPortMalloc+0xb2>
}
  400b2a:	4630      	mov	r0, r6
  400b2c:	bd70      	pop	{r4, r5, r6, pc}
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
  400b2e:	1960      	adds	r0, r4, r5
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
  400b30:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
  400b32:	6065      	str	r5, [r4, #4]
						prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
  400b34:	4b0f      	ldr	r3, [pc, #60]	; (400b74 <pvPortMalloc+0xdc>)
  400b36:	4798      	blx	r3
  400b38:	e7e3      	b.n	400b02 <pvPortMalloc+0x6a>
void *pvReturn = NULL;
  400b3a:	2600      	movs	r6, #0
  400b3c:	e7f2      	b.n	400b24 <pvPortMalloc+0x8c>
  400b3e:	2600      	movs	r6, #0
  400b40:	e7f0      	b.n	400b24 <pvPortMalloc+0x8c>
  400b42:	2600      	movs	r6, #0
  400b44:	e7ee      	b.n	400b24 <pvPortMalloc+0x8c>
  400b46:	2600      	movs	r6, #0
  400b48:	e7ec      	b.n	400b24 <pvPortMalloc+0x8c>
			vApplicationMallocFailedHook();
  400b4a:	4b0b      	ldr	r3, [pc, #44]	; (400b78 <pvPortMalloc+0xe0>)
  400b4c:	4798      	blx	r3
	return pvReturn;
  400b4e:	e7ec      	b.n	400b2a <pvPortMalloc+0x92>
  400b50:	20000a78 	.word	0x20000a78
  400b54:	00401a3d 	.word	0x00401a3d
  400b58:	20000a7c 	.word	0x20000a7c
  400b5c:	20000a80 	.word	0x20000a80
  400b60:	20000a88 	.word	0x20000a88
  400b64:	00407fa8 	.word	0x00407fa8
  400b68:	00403475 	.word	0x00403475
  400b6c:	20000a84 	.word	0x20000a84
  400b70:	00401b7d 	.word	0x00401b7d
  400b74:	00400a41 	.word	0x00400a41
  400b78:	004034a1 	.word	0x004034a1

00400b7c <vPortFree>:
	if( pv != NULL )
  400b7c:	2800      	cmp	r0, #0
  400b7e:	d033      	beq.n	400be8 <vPortFree+0x6c>
{
  400b80:	b538      	push	{r3, r4, r5, lr}
  400b82:	4604      	mov	r4, r0
		puc -= xHeapStructSize;
  400b84:	f1a0 0508 	sub.w	r5, r0, #8
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
  400b88:	f850 2c04 	ldr.w	r2, [r0, #-4]
  400b8c:	4b17      	ldr	r3, [pc, #92]	; (400bec <vPortFree+0x70>)
  400b8e:	681b      	ldr	r3, [r3, #0]
  400b90:	421a      	tst	r2, r3
  400b92:	d011      	beq.n	400bb8 <vPortFree+0x3c>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
  400b94:	f854 3c08 	ldr.w	r3, [r4, #-8]
  400b98:	b123      	cbz	r3, 400ba4 <vPortFree+0x28>
  400b9a:	f44f 7190 	mov.w	r1, #288	; 0x120
  400b9e:	4814      	ldr	r0, [pc, #80]	; (400bf0 <vPortFree+0x74>)
  400ba0:	4b14      	ldr	r3, [pc, #80]	; (400bf4 <vPortFree+0x78>)
  400ba2:	4798      	blx	r3
		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
  400ba4:	f854 3c04 	ldr.w	r3, [r4, #-4]
  400ba8:	4a10      	ldr	r2, [pc, #64]	; (400bec <vPortFree+0x70>)
  400baa:	6812      	ldr	r2, [r2, #0]
  400bac:	4213      	tst	r3, r2
  400bae:	d002      	beq.n	400bb6 <vPortFree+0x3a>
			if( pxLink->pxNextFreeBlock == NULL )
  400bb0:	f854 1c08 	ldr.w	r1, [r4, #-8]
  400bb4:	b131      	cbz	r1, 400bc4 <vPortFree+0x48>
  400bb6:	bd38      	pop	{r3, r4, r5, pc}
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
  400bb8:	f240 111f 	movw	r1, #287	; 0x11f
  400bbc:	480c      	ldr	r0, [pc, #48]	; (400bf0 <vPortFree+0x74>)
  400bbe:	4b0d      	ldr	r3, [pc, #52]	; (400bf4 <vPortFree+0x78>)
  400bc0:	4798      	blx	r3
  400bc2:	e7e7      	b.n	400b94 <vPortFree+0x18>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
  400bc4:	ea23 0302 	bic.w	r3, r3, r2
  400bc8:	f844 3c04 	str.w	r3, [r4, #-4]
				vTaskSuspendAll();
  400bcc:	4b0a      	ldr	r3, [pc, #40]	; (400bf8 <vPortFree+0x7c>)
  400bce:	4798      	blx	r3
					xFreeBytesRemaining += pxLink->xBlockSize;
  400bd0:	f854 1c04 	ldr.w	r1, [r4, #-4]
  400bd4:	4a09      	ldr	r2, [pc, #36]	; (400bfc <vPortFree+0x80>)
  400bd6:	6813      	ldr	r3, [r2, #0]
  400bd8:	440b      	add	r3, r1
  400bda:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
  400bdc:	4628      	mov	r0, r5
  400bde:	4b08      	ldr	r3, [pc, #32]	; (400c00 <vPortFree+0x84>)
  400be0:	4798      	blx	r3
				( void ) xTaskResumeAll();
  400be2:	4b08      	ldr	r3, [pc, #32]	; (400c04 <vPortFree+0x88>)
  400be4:	4798      	blx	r3
}
  400be6:	e7e6      	b.n	400bb6 <vPortFree+0x3a>
  400be8:	4770      	bx	lr
  400bea:	bf00      	nop
  400bec:	20000a7c 	.word	0x20000a7c
  400bf0:	00407fa8 	.word	0x00407fa8
  400bf4:	00403475 	.word	0x00403475
  400bf8:	00401a3d 	.word	0x00401a3d
  400bfc:	20000a80 	.word	0x20000a80
  400c00:	00400a41 	.word	0x00400a41
  400c04:	00401b7d 	.word	0x00401b7d

00400c08 <vPortDefineHeapRegions>:
/*-----------------------------------------------------------*/

void vPortDefineHeapRegions( const HeapRegion_t * const pxHeapRegions )
{
  400c08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400c0c:	4680      	mov	r8, r0
BaseType_t xDefinedRegions = 0;
size_t xAddress;
const HeapRegion_t *pxHeapRegion;

	/* Can only call once! */
	configASSERT( pxEnd == NULL );
  400c0e:	4b2c      	ldr	r3, [pc, #176]	; (400cc0 <vPortDefineHeapRegions+0xb8>)
  400c10:	681b      	ldr	r3, [r3, #0]
  400c12:	b123      	cbz	r3, 400c1e <vPortDefineHeapRegions+0x16>
  400c14:	f240 1193 	movw	r1, #403	; 0x193
  400c18:	482a      	ldr	r0, [pc, #168]	; (400cc4 <vPortDefineHeapRegions+0xbc>)
  400c1a:	4b2b      	ldr	r3, [pc, #172]	; (400cc8 <vPortDefineHeapRegions+0xc0>)
  400c1c:	4798      	blx	r3
		/* Ensure the heap region starts on a correctly aligned boundary. */
		xAddress = ( size_t ) pxHeapRegion->pucStartAddress;
		if( ( xAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
		{
			xAddress += ( portBYTE_ALIGNMENT - 1 );
			xAddress &= ~portBYTE_ALIGNMENT_MASK;
  400c1e:	4643      	mov	r3, r8
  400c20:	2600      	movs	r6, #0
  400c22:	4637      	mov	r7, r6
  400c24:	e01b      	b.n	400c5e <vPortDefineHeapRegions+0x56>
		}
		else
		{
			/* Should only get here if one region has already been added to the
			heap. */
			configASSERT( pxEnd != NULL );
  400c26:	4b26      	ldr	r3, [pc, #152]	; (400cc0 <vPortDefineHeapRegions+0xb8>)
  400c28:	681b      	ldr	r3, [r3, #0]
  400c2a:	b35b      	cbz	r3, 400c84 <vPortDefineHeapRegions+0x7c>

			/* Check blocks are passed in with increasing start addresses. */
			configASSERT( xAddress > ( size_t ) pxEnd );
  400c2c:	4b24      	ldr	r3, [pc, #144]	; (400cc0 <vPortDefineHeapRegions+0xb8>)
  400c2e:	681b      	ldr	r3, [r3, #0]
  400c30:	429d      	cmp	r5, r3
  400c32:	d92d      	bls.n	400c90 <vPortDefineHeapRegions+0x88>
		}

		/* Remember the location of the end marker in the previous region, if
		any. */
		pxPreviousFreeBlock = pxEnd;
  400c34:	4a22      	ldr	r2, [pc, #136]	; (400cc0 <vPortDefineHeapRegions+0xb8>)
  400c36:	6811      	ldr	r1, [r2, #0]

		/* pxEnd is used to mark the end of the list of free blocks and is
		inserted at the end of the region space. */
		xAddress = xAlignedHeap + xTotalRegionSize;
  400c38:	1963      	adds	r3, r4, r5
		xAddress -= xHeapStructSize;
  400c3a:	3b08      	subs	r3, #8
		xAddress &= ~portBYTE_ALIGNMENT_MASK;
  400c3c:	f023 0307 	bic.w	r3, r3, #7
		pxEnd = ( BlockLink_t * ) xAddress;
  400c40:	6013      	str	r3, [r2, #0]
		pxEnd->xBlockSize = 0;
  400c42:	2200      	movs	r2, #0
  400c44:	605a      	str	r2, [r3, #4]
		pxEnd->pxNextFreeBlock = NULL;
  400c46:	601a      	str	r2, [r3, #0]

		/* To start with there is a single free block in this region that is
		sized to take up the entire heap region minus the space taken by the
		free block structure. */
		pxFirstFreeBlockInRegion = ( BlockLink_t * ) xAlignedHeap;
  400c48:	462a      	mov	r2, r5
		pxFirstFreeBlockInRegion->xBlockSize = xAddress - ( size_t ) pxFirstFreeBlockInRegion;
  400c4a:	1b58      	subs	r0, r3, r5
  400c4c:	6068      	str	r0, [r5, #4]
		pxFirstFreeBlockInRegion->pxNextFreeBlock = pxEnd;
  400c4e:	602b      	str	r3, [r5, #0]

		/* If this is not the first region that makes up the entire heap space
		then link the previous region to this region. */
		if( pxPreviousFreeBlock != NULL )
  400c50:	b101      	cbz	r1, 400c54 <vPortDefineHeapRegions+0x4c>
		{
			pxPreviousFreeBlock->pxNextFreeBlock = pxFirstFreeBlockInRegion;
  400c52:	600d      	str	r5, [r1, #0]
		}

		xTotalHeapSize += pxFirstFreeBlockInRegion->xBlockSize;
  400c54:	6853      	ldr	r3, [r2, #4]
  400c56:	441f      	add	r7, r3

		/* Move onto the next HeapRegion_t structure. */
		xDefinedRegions++;
  400c58:	3601      	adds	r6, #1
		pxHeapRegion = &( pxHeapRegions[ xDefinedRegions ] );
  400c5a:	eb08 03c6 	add.w	r3, r8, r6, lsl #3
	while( pxHeapRegion->xSizeInBytes > 0 )
  400c5e:	685c      	ldr	r4, [r3, #4]
  400c60:	b1e4      	cbz	r4, 400c9c <vPortDefineHeapRegions+0x94>
		xAddress = ( size_t ) pxHeapRegion->pucStartAddress;
  400c62:	681d      	ldr	r5, [r3, #0]
		if( ( xAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
  400c64:	f015 0f07 	tst.w	r5, #7
  400c68:	d005      	beq.n	400c76 <vPortDefineHeapRegions+0x6e>
			xAddress += ( portBYTE_ALIGNMENT - 1 );
  400c6a:	1deb      	adds	r3, r5, #7
			xAddress &= ~portBYTE_ALIGNMENT_MASK;
  400c6c:	f023 0307 	bic.w	r3, r3, #7
			xTotalRegionSize -= xAddress - ( size_t ) pxHeapRegion->pucStartAddress;
  400c70:	1aed      	subs	r5, r5, r3
  400c72:	442c      	add	r4, r5
			xAddress &= ~portBYTE_ALIGNMENT_MASK;
  400c74:	461d      	mov	r5, r3
		if( xDefinedRegions == 0 )
  400c76:	2e00      	cmp	r6, #0
  400c78:	d1d5      	bne.n	400c26 <vPortDefineHeapRegions+0x1e>
			xStart.pxNextFreeBlock = ( BlockLink_t * ) xAlignedHeap;
  400c7a:	4b14      	ldr	r3, [pc, #80]	; (400ccc <vPortDefineHeapRegions+0xc4>)
  400c7c:	601d      	str	r5, [r3, #0]
			xStart.xBlockSize = ( size_t ) 0;
  400c7e:	2200      	movs	r2, #0
  400c80:	605a      	str	r2, [r3, #4]
  400c82:	e7d7      	b.n	400c34 <vPortDefineHeapRegions+0x2c>
			configASSERT( pxEnd != NULL );
  400c84:	f44f 71da 	mov.w	r1, #436	; 0x1b4
  400c88:	480e      	ldr	r0, [pc, #56]	; (400cc4 <vPortDefineHeapRegions+0xbc>)
  400c8a:	4b0f      	ldr	r3, [pc, #60]	; (400cc8 <vPortDefineHeapRegions+0xc0>)
  400c8c:	4798      	blx	r3
  400c8e:	e7cd      	b.n	400c2c <vPortDefineHeapRegions+0x24>
			configASSERT( xAddress > ( size_t ) pxEnd );
  400c90:	f240 11b7 	movw	r1, #439	; 0x1b7
  400c94:	480b      	ldr	r0, [pc, #44]	; (400cc4 <vPortDefineHeapRegions+0xbc>)
  400c96:	4b0c      	ldr	r3, [pc, #48]	; (400cc8 <vPortDefineHeapRegions+0xc0>)
  400c98:	4798      	blx	r3
  400c9a:	e7cb      	b.n	400c34 <vPortDefineHeapRegions+0x2c>
	}

	xMinimumEverFreeBytesRemaining = xTotalHeapSize;
  400c9c:	4b0c      	ldr	r3, [pc, #48]	; (400cd0 <vPortDefineHeapRegions+0xc8>)
  400c9e:	601f      	str	r7, [r3, #0]
	xFreeBytesRemaining = xTotalHeapSize;
  400ca0:	4b0c      	ldr	r3, [pc, #48]	; (400cd4 <vPortDefineHeapRegions+0xcc>)
  400ca2:	601f      	str	r7, [r3, #0]

	/* Check something was actually defined before it is accessed. */
	configASSERT( xTotalHeapSize );
  400ca4:	b12f      	cbz	r7, 400cb2 <vPortDefineHeapRegions+0xaa>

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
  400ca6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  400caa:	4b0b      	ldr	r3, [pc, #44]	; (400cd8 <vPortDefineHeapRegions+0xd0>)
  400cac:	601a      	str	r2, [r3, #0]
  400cae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	configASSERT( xTotalHeapSize );
  400cb2:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
  400cb6:	4803      	ldr	r0, [pc, #12]	; (400cc4 <vPortDefineHeapRegions+0xbc>)
  400cb8:	4b03      	ldr	r3, [pc, #12]	; (400cc8 <vPortDefineHeapRegions+0xc0>)
  400cba:	4798      	blx	r3
  400cbc:	e7f3      	b.n	400ca6 <vPortDefineHeapRegions+0x9e>
  400cbe:	bf00      	nop
  400cc0:	20000a78 	.word	0x20000a78
  400cc4:	00407fa8 	.word	0x00407fa8
  400cc8:	00403475 	.word	0x00403475
  400ccc:	20000a88 	.word	0x20000a88
  400cd0:	20000a84 	.word	0x20000a84
  400cd4:	20000a80 	.word	0x20000a80
  400cd8:	20000a7c 	.word	0x20000a7c

00400cdc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
  400cdc:	b510      	push	{r4, lr}
  400cde:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
  400ce0:	4b06      	ldr	r3, [pc, #24]	; (400cfc <prvIsQueueFull+0x20>)
  400ce2:	4798      	blx	r3
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
  400ce4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  400ce6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  400ce8:	429a      	cmp	r2, r3
  400cea:	d004      	beq.n	400cf6 <prvIsQueueFull+0x1a>
		{
			xReturn = pdTRUE;
		}
		else
		{
			xReturn = pdFALSE;
  400cec:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
  400cee:	4b04      	ldr	r3, [pc, #16]	; (400d00 <prvIsQueueFull+0x24>)
  400cf0:	4798      	blx	r3

	return xReturn;
}
  400cf2:	4620      	mov	r0, r4
  400cf4:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
  400cf6:	2401      	movs	r4, #1
  400cf8:	e7f9      	b.n	400cee <prvIsQueueFull+0x12>
  400cfa:	bf00      	nop
  400cfc:	00400785 	.word	0x00400785
  400d00:	004007cd 	.word	0x004007cd

00400d04 <prvIsQueueEmpty>:
{
  400d04:	b510      	push	{r4, lr}
  400d06:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
  400d08:	4b05      	ldr	r3, [pc, #20]	; (400d20 <prvIsQueueEmpty+0x1c>)
  400d0a:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
  400d0c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  400d0e:	b123      	cbz	r3, 400d1a <prvIsQueueEmpty+0x16>
			xReturn = pdFALSE;
  400d10:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  400d12:	4b04      	ldr	r3, [pc, #16]	; (400d24 <prvIsQueueEmpty+0x20>)
  400d14:	4798      	blx	r3
}
  400d16:	4620      	mov	r0, r4
  400d18:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
  400d1a:	2401      	movs	r4, #1
  400d1c:	e7f9      	b.n	400d12 <prvIsQueueEmpty+0xe>
  400d1e:	bf00      	nop
  400d20:	00400785 	.word	0x00400785
  400d24:	004007cd 	.word	0x004007cd

00400d28 <prvCopyDataToQueue>:
{
  400d28:	b570      	push	{r4, r5, r6, lr}
  400d2a:	4604      	mov	r4, r0
  400d2c:	4616      	mov	r6, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
  400d2e:	6b85      	ldr	r5, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
  400d30:	6c02      	ldr	r2, [r0, #64]	; 0x40
  400d32:	b95a      	cbnz	r2, 400d4c <prvCopyDataToQueue+0x24>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  400d34:	6803      	ldr	r3, [r0, #0]
  400d36:	b11b      	cbz	r3, 400d40 <prvCopyDataToQueue+0x18>
BaseType_t xReturn = pdFALSE;
  400d38:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
  400d3a:	3501      	adds	r5, #1
  400d3c:	63a5      	str	r5, [r4, #56]	; 0x38
}
  400d3e:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
  400d40:	6880      	ldr	r0, [r0, #8]
  400d42:	4b17      	ldr	r3, [pc, #92]	; (400da0 <prvCopyDataToQueue+0x78>)
  400d44:	4798      	blx	r3
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
  400d46:	2300      	movs	r3, #0
  400d48:	60a3      	str	r3, [r4, #8]
  400d4a:	e7f6      	b.n	400d3a <prvCopyDataToQueue+0x12>
	else if( xPosition == queueSEND_TO_BACK )
  400d4c:	b96e      	cbnz	r6, 400d6a <prvCopyDataToQueue+0x42>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
  400d4e:	6840      	ldr	r0, [r0, #4]
  400d50:	4b14      	ldr	r3, [pc, #80]	; (400da4 <prvCopyDataToQueue+0x7c>)
  400d52:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
  400d54:	6c22      	ldr	r2, [r4, #64]	; 0x40
  400d56:	6863      	ldr	r3, [r4, #4]
  400d58:	4413      	add	r3, r2
  400d5a:	6063      	str	r3, [r4, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  400d5c:	68a2      	ldr	r2, [r4, #8]
  400d5e:	4293      	cmp	r3, r2
  400d60:	d319      	bcc.n	400d96 <prvCopyDataToQueue+0x6e>
			pxQueue->pcWriteTo = pxQueue->pcHead;
  400d62:	6823      	ldr	r3, [r4, #0]
  400d64:	6063      	str	r3, [r4, #4]
BaseType_t xReturn = pdFALSE;
  400d66:	2000      	movs	r0, #0
  400d68:	e7e7      	b.n	400d3a <prvCopyDataToQueue+0x12>
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
  400d6a:	68c0      	ldr	r0, [r0, #12]
  400d6c:	4b0d      	ldr	r3, [pc, #52]	; (400da4 <prvCopyDataToQueue+0x7c>)
  400d6e:	4798      	blx	r3
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
  400d70:	6c22      	ldr	r2, [r4, #64]	; 0x40
  400d72:	4252      	negs	r2, r2
  400d74:	68e3      	ldr	r3, [r4, #12]
  400d76:	4413      	add	r3, r2
  400d78:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  400d7a:	6821      	ldr	r1, [r4, #0]
  400d7c:	428b      	cmp	r3, r1
  400d7e:	d202      	bcs.n	400d86 <prvCopyDataToQueue+0x5e>
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
  400d80:	68a3      	ldr	r3, [r4, #8]
  400d82:	441a      	add	r2, r3
  400d84:	60e2      	str	r2, [r4, #12]
		if( xPosition == queueOVERWRITE )
  400d86:	2e02      	cmp	r6, #2
  400d88:	d001      	beq.n	400d8e <prvCopyDataToQueue+0x66>
BaseType_t xReturn = pdFALSE;
  400d8a:	2000      	movs	r0, #0
  400d8c:	e7d5      	b.n	400d3a <prvCopyDataToQueue+0x12>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
  400d8e:	b125      	cbz	r5, 400d9a <prvCopyDataToQueue+0x72>
				--uxMessagesWaiting;
  400d90:	3d01      	subs	r5, #1
BaseType_t xReturn = pdFALSE;
  400d92:	2000      	movs	r0, #0
  400d94:	e7d1      	b.n	400d3a <prvCopyDataToQueue+0x12>
  400d96:	2000      	movs	r0, #0
  400d98:	e7cf      	b.n	400d3a <prvCopyDataToQueue+0x12>
  400d9a:	2000      	movs	r0, #0
  400d9c:	e7cd      	b.n	400d3a <prvCopyDataToQueue+0x12>
  400d9e:	bf00      	nop
  400da0:	00402151 	.word	0x00402151
  400da4:	00403519 	.word	0x00403519

00400da8 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
  400da8:	b570      	push	{r4, r5, r6, lr}
  400daa:	b082      	sub	sp, #8
  400dac:	9001      	str	r0, [sp, #4]
  400dae:	460e      	mov	r6, r1
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
  400db0:	6c84      	ldr	r4, [r0, #72]	; 0x48
	BaseType_t xReturn = pdFALSE;

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
  400db2:	b15c      	cbz	r4, 400dcc <prvNotifyQueueSetContainer+0x24>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
  400db4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  400db6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  400db8:	429a      	cmp	r2, r3
  400dba:	d20d      	bcs.n	400dd8 <prvNotifyQueueSetContainer+0x30>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
  400dbc:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  400dbe:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  400dc0:	429a      	cmp	r2, r3
  400dc2:	d30f      	bcc.n	400de4 <prvNotifyQueueSetContainer+0x3c>
	BaseType_t xReturn = pdFALSE;
  400dc4:	2600      	movs	r6, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  400dc6:	4630      	mov	r0, r6
  400dc8:	b002      	add	sp, #8
  400dca:	bd70      	pop	{r4, r5, r6, pc}
		configASSERT( pxQueueSetContainer );
  400dcc:	f640 3145 	movw	r1, #2885	; 0xb45
  400dd0:	4812      	ldr	r0, [pc, #72]	; (400e1c <prvNotifyQueueSetContainer+0x74>)
  400dd2:	4b13      	ldr	r3, [pc, #76]	; (400e20 <prvNotifyQueueSetContainer+0x78>)
  400dd4:	4798      	blx	r3
  400dd6:	e7ed      	b.n	400db4 <prvNotifyQueueSetContainer+0xc>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
  400dd8:	f640 3146 	movw	r1, #2886	; 0xb46
  400ddc:	480f      	ldr	r0, [pc, #60]	; (400e1c <prvNotifyQueueSetContainer+0x74>)
  400dde:	4b10      	ldr	r3, [pc, #64]	; (400e20 <prvNotifyQueueSetContainer+0x78>)
  400de0:	4798      	blx	r3
  400de2:	e7eb      	b.n	400dbc <prvNotifyQueueSetContainer+0x14>
			const int8_t cTxLock = pxQueueSetContainer->cTxLock;
  400de4:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
  400de8:	b26d      	sxtb	r5, r5
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
  400dea:	4632      	mov	r2, r6
  400dec:	a901      	add	r1, sp, #4
  400dee:	4620      	mov	r0, r4
  400df0:	4b0c      	ldr	r3, [pc, #48]	; (400e24 <prvNotifyQueueSetContainer+0x7c>)
  400df2:	4798      	blx	r3
  400df4:	4606      	mov	r6, r0
			if( cTxLock == queueUNLOCKED )
  400df6:	f1b5 3fff 	cmp.w	r5, #4294967295
  400dfa:	d004      	beq.n	400e06 <prvNotifyQueueSetContainer+0x5e>
				pxQueueSetContainer->cTxLock = ( int8_t ) ( cTxLock + 1 );
  400dfc:	3501      	adds	r5, #1
  400dfe:	b26d      	sxtb	r5, r5
  400e00:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
  400e04:	e7df      	b.n	400dc6 <prvNotifyQueueSetContainer+0x1e>
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
  400e06:	6a63      	ldr	r3, [r4, #36]	; 0x24
  400e08:	2b00      	cmp	r3, #0
  400e0a:	d0dc      	beq.n	400dc6 <prvNotifyQueueSetContainer+0x1e>
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
  400e0c:	f104 0024 	add.w	r0, r4, #36	; 0x24
  400e10:	4b05      	ldr	r3, [pc, #20]	; (400e28 <prvNotifyQueueSetContainer+0x80>)
  400e12:	4798      	blx	r3
  400e14:	2800      	cmp	r0, #0
  400e16:	d0d6      	beq.n	400dc6 <prvNotifyQueueSetContainer+0x1e>
						xReturn = pdTRUE;
  400e18:	2601      	movs	r6, #1
		return xReturn;
  400e1a:	e7d4      	b.n	400dc6 <prvNotifyQueueSetContainer+0x1e>
  400e1c:	00407fd4 	.word	0x00407fd4
  400e20:	00403475 	.word	0x00403475
  400e24:	00400d29 	.word	0x00400d29
  400e28:	00401e4d 	.word	0x00401e4d

00400e2c <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
  400e2c:	6c02      	ldr	r2, [r0, #64]	; 0x40
  400e2e:	b172      	cbz	r2, 400e4e <prvCopyDataFromQueue+0x22>
{
  400e30:	b510      	push	{r4, lr}
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
  400e32:	68c3      	ldr	r3, [r0, #12]
  400e34:	4413      	add	r3, r2
  400e36:	60c3      	str	r3, [r0, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
  400e38:	6884      	ldr	r4, [r0, #8]
  400e3a:	42a3      	cmp	r3, r4
  400e3c:	d301      	bcc.n	400e42 <prvCopyDataFromQueue+0x16>
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
  400e3e:	6803      	ldr	r3, [r0, #0]
  400e40:	60c3      	str	r3, [r0, #12]
  400e42:	460c      	mov	r4, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
  400e44:	68c1      	ldr	r1, [r0, #12]
  400e46:	4620      	mov	r0, r4
  400e48:	4b01      	ldr	r3, [pc, #4]	; (400e50 <prvCopyDataFromQueue+0x24>)
  400e4a:	4798      	blx	r3
  400e4c:	bd10      	pop	{r4, pc}
  400e4e:	4770      	bx	lr
  400e50:	00403519 	.word	0x00403519

00400e54 <prvUnlockQueue>:
{
  400e54:	b538      	push	{r3, r4, r5, lr}
  400e56:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
  400e58:	4b1f      	ldr	r3, [pc, #124]	; (400ed8 <prvUnlockQueue+0x84>)
  400e5a:	4798      	blx	r3
		int8_t cTxLock = pxQueue->cTxLock;
  400e5c:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
  400e60:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
  400e62:	e008      	b.n	400e76 <prvUnlockQueue+0x22>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  400e64:	6a6b      	ldr	r3, [r5, #36]	; 0x24
  400e66:	b1bb      	cbz	r3, 400e98 <prvUnlockQueue+0x44>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  400e68:	f105 0024 	add.w	r0, r5, #36	; 0x24
  400e6c:	4b1b      	ldr	r3, [pc, #108]	; (400edc <prvUnlockQueue+0x88>)
  400e6e:	4798      	blx	r3
  400e70:	b978      	cbnz	r0, 400e92 <prvUnlockQueue+0x3e>
			--cTxLock;
  400e72:	3c01      	subs	r4, #1
  400e74:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
  400e76:	2c00      	cmp	r4, #0
  400e78:	dd0e      	ble.n	400e98 <prvUnlockQueue+0x44>
				if( pxQueue->pxQueueSetContainer != NULL )
  400e7a:	6cab      	ldr	r3, [r5, #72]	; 0x48
  400e7c:	2b00      	cmp	r3, #0
  400e7e:	d0f1      	beq.n	400e64 <prvUnlockQueue+0x10>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) != pdFALSE )
  400e80:	2100      	movs	r1, #0
  400e82:	4628      	mov	r0, r5
  400e84:	4b16      	ldr	r3, [pc, #88]	; (400ee0 <prvUnlockQueue+0x8c>)
  400e86:	4798      	blx	r3
  400e88:	2800      	cmp	r0, #0
  400e8a:	d0f2      	beq.n	400e72 <prvUnlockQueue+0x1e>
						vTaskMissedYield();
  400e8c:	4b15      	ldr	r3, [pc, #84]	; (400ee4 <prvUnlockQueue+0x90>)
  400e8e:	4798      	blx	r3
  400e90:	e7ef      	b.n	400e72 <prvUnlockQueue+0x1e>
							vTaskMissedYield();
  400e92:	4b14      	ldr	r3, [pc, #80]	; (400ee4 <prvUnlockQueue+0x90>)
  400e94:	4798      	blx	r3
  400e96:	e7ec      	b.n	400e72 <prvUnlockQueue+0x1e>
		pxQueue->cTxLock = queueUNLOCKED;
  400e98:	23ff      	movs	r3, #255	; 0xff
  400e9a:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	taskEXIT_CRITICAL();
  400e9e:	4b12      	ldr	r3, [pc, #72]	; (400ee8 <prvUnlockQueue+0x94>)
  400ea0:	4798      	blx	r3
	taskENTER_CRITICAL();
  400ea2:	4b0d      	ldr	r3, [pc, #52]	; (400ed8 <prvUnlockQueue+0x84>)
  400ea4:	4798      	blx	r3
		int8_t cRxLock = pxQueue->cRxLock;
  400ea6:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
  400eaa:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
  400eac:	e001      	b.n	400eb2 <prvUnlockQueue+0x5e>
				--cRxLock;
  400eae:	3c01      	subs	r4, #1
  400eb0:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
  400eb2:	2c00      	cmp	r4, #0
  400eb4:	dd0a      	ble.n	400ecc <prvUnlockQueue+0x78>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  400eb6:	692b      	ldr	r3, [r5, #16]
  400eb8:	b143      	cbz	r3, 400ecc <prvUnlockQueue+0x78>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  400eba:	f105 0010 	add.w	r0, r5, #16
  400ebe:	4b07      	ldr	r3, [pc, #28]	; (400edc <prvUnlockQueue+0x88>)
  400ec0:	4798      	blx	r3
  400ec2:	2800      	cmp	r0, #0
  400ec4:	d0f3      	beq.n	400eae <prvUnlockQueue+0x5a>
					vTaskMissedYield();
  400ec6:	4b07      	ldr	r3, [pc, #28]	; (400ee4 <prvUnlockQueue+0x90>)
  400ec8:	4798      	blx	r3
  400eca:	e7f0      	b.n	400eae <prvUnlockQueue+0x5a>
		pxQueue->cRxLock = queueUNLOCKED;
  400ecc:	23ff      	movs	r3, #255	; 0xff
  400ece:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	taskEXIT_CRITICAL();
  400ed2:	4b05      	ldr	r3, [pc, #20]	; (400ee8 <prvUnlockQueue+0x94>)
  400ed4:	4798      	blx	r3
  400ed6:	bd38      	pop	{r3, r4, r5, pc}
  400ed8:	00400785 	.word	0x00400785
  400edc:	00401e4d 	.word	0x00401e4d
  400ee0:	00400da9 	.word	0x00400da9
  400ee4:	00401f81 	.word	0x00401f81
  400ee8:	004007cd 	.word	0x004007cd

00400eec <xQueueGenericReset>:
{
  400eec:	b538      	push	{r3, r4, r5, lr}
  400eee:	460d      	mov	r5, r1
	configASSERT( pxQueue );
  400ef0:	4604      	mov	r4, r0
  400ef2:	b1d0      	cbz	r0, 400f2a <xQueueGenericReset+0x3e>
	taskENTER_CRITICAL();
  400ef4:	4b1b      	ldr	r3, [pc, #108]	; (400f64 <xQueueGenericReset+0x78>)
  400ef6:	4798      	blx	r3
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
  400ef8:	6821      	ldr	r1, [r4, #0]
  400efa:	6be2      	ldr	r2, [r4, #60]	; 0x3c
  400efc:	6c23      	ldr	r3, [r4, #64]	; 0x40
  400efe:	fb03 1002 	mla	r0, r3, r2, r1
  400f02:	60a0      	str	r0, [r4, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
  400f04:	2000      	movs	r0, #0
  400f06:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  400f08:	6061      	str	r1, [r4, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
  400f0a:	3a01      	subs	r2, #1
  400f0c:	fb02 1303 	mla	r3, r2, r3, r1
  400f10:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
  400f12:	23ff      	movs	r3, #255	; 0xff
  400f14:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
  400f18:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
  400f1c:	b9d5      	cbnz	r5, 400f54 <xQueueGenericReset+0x68>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  400f1e:	6923      	ldr	r3, [r4, #16]
  400f20:	b94b      	cbnz	r3, 400f36 <xQueueGenericReset+0x4a>
	taskEXIT_CRITICAL();
  400f22:	4b11      	ldr	r3, [pc, #68]	; (400f68 <xQueueGenericReset+0x7c>)
  400f24:	4798      	blx	r3
}
  400f26:	2001      	movs	r0, #1
  400f28:	bd38      	pop	{r3, r4, r5, pc}
	configASSERT( pxQueue );
  400f2a:	f240 1103 	movw	r1, #259	; 0x103
  400f2e:	480f      	ldr	r0, [pc, #60]	; (400f6c <xQueueGenericReset+0x80>)
  400f30:	4b0f      	ldr	r3, [pc, #60]	; (400f70 <xQueueGenericReset+0x84>)
  400f32:	4798      	blx	r3
  400f34:	e7de      	b.n	400ef4 <xQueueGenericReset+0x8>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  400f36:	f104 0010 	add.w	r0, r4, #16
  400f3a:	4b0e      	ldr	r3, [pc, #56]	; (400f74 <xQueueGenericReset+0x88>)
  400f3c:	4798      	blx	r3
  400f3e:	2800      	cmp	r0, #0
  400f40:	d0ef      	beq.n	400f22 <xQueueGenericReset+0x36>
					queueYIELD_IF_USING_PREEMPTION();
  400f42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400f46:	4b0c      	ldr	r3, [pc, #48]	; (400f78 <xQueueGenericReset+0x8c>)
  400f48:	601a      	str	r2, [r3, #0]
  400f4a:	f3bf 8f4f 	dsb	sy
  400f4e:	f3bf 8f6f 	isb	sy
  400f52:	e7e6      	b.n	400f22 <xQueueGenericReset+0x36>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  400f54:	f104 0010 	add.w	r0, r4, #16
  400f58:	4d08      	ldr	r5, [pc, #32]	; (400f7c <xQueueGenericReset+0x90>)
  400f5a:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  400f5c:	f104 0024 	add.w	r0, r4, #36	; 0x24
  400f60:	47a8      	blx	r5
  400f62:	e7de      	b.n	400f22 <xQueueGenericReset+0x36>
  400f64:	00400785 	.word	0x00400785
  400f68:	004007cd 	.word	0x004007cd
  400f6c:	00407fd4 	.word	0x00407fd4
  400f70:	00403475 	.word	0x00403475
  400f74:	00401e4d 	.word	0x00401e4d
  400f78:	e000ed04 	.word	0xe000ed04
  400f7c:	00400621 	.word	0x00400621

00400f80 <prvInitialiseNewQueue>:
{
  400f80:	b538      	push	{r3, r4, r5, lr}
  400f82:	461d      	mov	r5, r3
  400f84:	9c04      	ldr	r4, [sp, #16]
	if( uxItemSize == ( UBaseType_t ) 0 )
  400f86:	460b      	mov	r3, r1
  400f88:	b159      	cbz	r1, 400fa2 <prvInitialiseNewQueue+0x22>
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
  400f8a:	6022      	str	r2, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
  400f8c:	63e0      	str	r0, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
  400f8e:	6423      	str	r3, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
  400f90:	2101      	movs	r1, #1
  400f92:	4620      	mov	r0, r4
  400f94:	4b04      	ldr	r3, [pc, #16]	; (400fa8 <prvInitialiseNewQueue+0x28>)
  400f96:	4798      	blx	r3
		pxNewQueue->ucQueueType = ucQueueType;
  400f98:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
		pxNewQueue->pxQueueSetContainer = NULL;
  400f9c:	2300      	movs	r3, #0
  400f9e:	64a3      	str	r3, [r4, #72]	; 0x48
  400fa0:	bd38      	pop	{r3, r4, r5, pc}
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
  400fa2:	6024      	str	r4, [r4, #0]
  400fa4:	e7f2      	b.n	400f8c <prvInitialiseNewQueue+0xc>
  400fa6:	bf00      	nop
  400fa8:	00400eed 	.word	0x00400eed

00400fac <xQueueGenericCreate>:
	{
  400fac:	b5f0      	push	{r4, r5, r6, r7, lr}
  400fae:	b083      	sub	sp, #12
  400fb0:	460d      	mov	r5, r1
  400fb2:	4617      	mov	r7, r2
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
  400fb4:	4606      	mov	r6, r0
  400fb6:	b190      	cbz	r0, 400fde <xQueueGenericCreate+0x32>
		if( uxItemSize == ( UBaseType_t ) 0 )
  400fb8:	b1bd      	cbz	r5, 400fea <xQueueGenericCreate+0x3e>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  400fba:	fb05 f006 	mul.w	r0, r5, r6
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
  400fbe:	3054      	adds	r0, #84	; 0x54
  400fc0:	4b0b      	ldr	r3, [pc, #44]	; (400ff0 <xQueueGenericCreate+0x44>)
  400fc2:	4798      	blx	r3
		if( pxNewQueue != NULL )
  400fc4:	4604      	mov	r4, r0
  400fc6:	b138      	cbz	r0, 400fd8 <xQueueGenericCreate+0x2c>
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
  400fc8:	9000      	str	r0, [sp, #0]
  400fca:	463b      	mov	r3, r7
  400fcc:	f100 0254 	add.w	r2, r0, #84	; 0x54
  400fd0:	4629      	mov	r1, r5
  400fd2:	4630      	mov	r0, r6
  400fd4:	4d07      	ldr	r5, [pc, #28]	; (400ff4 <xQueueGenericCreate+0x48>)
  400fd6:	47a8      	blx	r5
	}
  400fd8:	4620      	mov	r0, r4
  400fda:	b003      	add	sp, #12
  400fdc:	bdf0      	pop	{r4, r5, r6, r7, pc}
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
  400fde:	f44f 71bb 	mov.w	r1, #374	; 0x176
  400fe2:	4805      	ldr	r0, [pc, #20]	; (400ff8 <xQueueGenericCreate+0x4c>)
  400fe4:	4b05      	ldr	r3, [pc, #20]	; (400ffc <xQueueGenericCreate+0x50>)
  400fe6:	4798      	blx	r3
  400fe8:	e7e6      	b.n	400fb8 <xQueueGenericCreate+0xc>
			xQueueSizeInBytes = ( size_t ) 0;
  400fea:	2000      	movs	r0, #0
  400fec:	e7e7      	b.n	400fbe <xQueueGenericCreate+0x12>
  400fee:	bf00      	nop
  400ff0:	00400a99 	.word	0x00400a99
  400ff4:	00400f81 	.word	0x00400f81
  400ff8:	00407fd4 	.word	0x00407fd4
  400ffc:	00403475 	.word	0x00403475

00401000 <xQueueGenericSend>:
{
  401000:	b5f0      	push	{r4, r5, r6, r7, lr}
  401002:	b085      	sub	sp, #20
  401004:	460f      	mov	r7, r1
  401006:	9201      	str	r2, [sp, #4]
  401008:	461e      	mov	r6, r3
	configASSERT( pxQueue );
  40100a:	4604      	mov	r4, r0
  40100c:	b168      	cbz	r0, 40102a <xQueueGenericSend+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  40100e:	b197      	cbz	r7, 401036 <xQueueGenericSend+0x36>
  401010:	2301      	movs	r3, #1
  401012:	b1b3      	cbz	r3, 401042 <xQueueGenericSend+0x42>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  401014:	2e02      	cmp	r6, #2
  401016:	d01a      	beq.n	40104e <xQueueGenericSend+0x4e>
  401018:	2301      	movs	r3, #1
  40101a:	b1eb      	cbz	r3, 401058 <xQueueGenericSend+0x58>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  40101c:	4b63      	ldr	r3, [pc, #396]	; (4011ac <xQueueGenericSend+0x1ac>)
  40101e:	4798      	blx	r3
  401020:	bb00      	cbnz	r0, 401064 <xQueueGenericSend+0x64>
  401022:	9b01      	ldr	r3, [sp, #4]
  401024:	bb13      	cbnz	r3, 40106c <xQueueGenericSend+0x6c>
  401026:	2301      	movs	r3, #1
  401028:	e01d      	b.n	401066 <xQueueGenericSend+0x66>
	configASSERT( pxQueue );
  40102a:	f240 21f1 	movw	r1, #753	; 0x2f1
  40102e:	4860      	ldr	r0, [pc, #384]	; (4011b0 <xQueueGenericSend+0x1b0>)
  401030:	4b60      	ldr	r3, [pc, #384]	; (4011b4 <xQueueGenericSend+0x1b4>)
  401032:	4798      	blx	r3
  401034:	e7eb      	b.n	40100e <xQueueGenericSend+0xe>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401036:	6c23      	ldr	r3, [r4, #64]	; 0x40
  401038:	b90b      	cbnz	r3, 40103e <xQueueGenericSend+0x3e>
  40103a:	2301      	movs	r3, #1
  40103c:	e7e9      	b.n	401012 <xQueueGenericSend+0x12>
  40103e:	2300      	movs	r3, #0
  401040:	e7e7      	b.n	401012 <xQueueGenericSend+0x12>
  401042:	f240 21f2 	movw	r1, #754	; 0x2f2
  401046:	485a      	ldr	r0, [pc, #360]	; (4011b0 <xQueueGenericSend+0x1b0>)
  401048:	4b5a      	ldr	r3, [pc, #360]	; (4011b4 <xQueueGenericSend+0x1b4>)
  40104a:	4798      	blx	r3
  40104c:	e7e2      	b.n	401014 <xQueueGenericSend+0x14>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  40104e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401050:	2b01      	cmp	r3, #1
  401052:	d0e2      	beq.n	40101a <xQueueGenericSend+0x1a>
  401054:	2300      	movs	r3, #0
  401056:	e7e0      	b.n	40101a <xQueueGenericSend+0x1a>
  401058:	f240 21f3 	movw	r1, #755	; 0x2f3
  40105c:	4854      	ldr	r0, [pc, #336]	; (4011b0 <xQueueGenericSend+0x1b0>)
  40105e:	4b55      	ldr	r3, [pc, #340]	; (4011b4 <xQueueGenericSend+0x1b4>)
  401060:	4798      	blx	r3
  401062:	e7db      	b.n	40101c <xQueueGenericSend+0x1c>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  401064:	2301      	movs	r3, #1
  401066:	b11b      	cbz	r3, 401070 <xQueueGenericSend+0x70>
  401068:	2500      	movs	r5, #0
  40106a:	e058      	b.n	40111e <xQueueGenericSend+0x11e>
  40106c:	2300      	movs	r3, #0
  40106e:	e7fa      	b.n	401066 <xQueueGenericSend+0x66>
  401070:	f240 21f6 	movw	r1, #758	; 0x2f6
  401074:	484e      	ldr	r0, [pc, #312]	; (4011b0 <xQueueGenericSend+0x1b0>)
  401076:	4b4f      	ldr	r3, [pc, #316]	; (4011b4 <xQueueGenericSend+0x1b4>)
  401078:	4798      	blx	r3
  40107a:	e7f5      	b.n	401068 <xQueueGenericSend+0x68>
				UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
  40107c:	6ba5      	ldr	r5, [r4, #56]	; 0x38
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  40107e:	4632      	mov	r2, r6
  401080:	4639      	mov	r1, r7
  401082:	4620      	mov	r0, r4
  401084:	4b4c      	ldr	r3, [pc, #304]	; (4011b8 <xQueueGenericSend+0x1b8>)
  401086:	4798      	blx	r3
					if( pxQueue->pxQueueSetContainer != NULL )
  401088:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40108a:	b1b3      	cbz	r3, 4010ba <xQueueGenericSend+0xba>
						if( ( xCopyPosition == queueOVERWRITE ) && ( uxPreviousMessagesWaiting != ( UBaseType_t ) 0 ) )
  40108c:	2e02      	cmp	r6, #2
  40108e:	d011      	beq.n	4010b4 <xQueueGenericSend+0xb4>
						else if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
  401090:	4631      	mov	r1, r6
  401092:	4620      	mov	r0, r4
  401094:	4b49      	ldr	r3, [pc, #292]	; (4011bc <xQueueGenericSend+0x1bc>)
  401096:	4798      	blx	r3
  401098:	b138      	cbz	r0, 4010aa <xQueueGenericSend+0xaa>
							queueYIELD_IF_USING_PREEMPTION();
  40109a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40109e:	4b48      	ldr	r3, [pc, #288]	; (4011c0 <xQueueGenericSend+0x1c0>)
  4010a0:	601a      	str	r2, [r3, #0]
  4010a2:	f3bf 8f4f 	dsb	sy
  4010a6:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  4010aa:	4b46      	ldr	r3, [pc, #280]	; (4011c4 <xQueueGenericSend+0x1c4>)
  4010ac:	4798      	blx	r3
				return pdPASS;
  4010ae:	2001      	movs	r0, #1
}
  4010b0:	b005      	add	sp, #20
  4010b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
						if( ( xCopyPosition == queueOVERWRITE ) && ( uxPreviousMessagesWaiting != ( UBaseType_t ) 0 ) )
  4010b4:	2d00      	cmp	r5, #0
  4010b6:	d0eb      	beq.n	401090 <xQueueGenericSend+0x90>
  4010b8:	e7f7      	b.n	4010aa <xQueueGenericSend+0xaa>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4010ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4010bc:	b953      	cbnz	r3, 4010d4 <xQueueGenericSend+0xd4>
						else if( xYieldRequired != pdFALSE )
  4010be:	2800      	cmp	r0, #0
  4010c0:	d0f3      	beq.n	4010aa <xQueueGenericSend+0xaa>
							queueYIELD_IF_USING_PREEMPTION();
  4010c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4010c6:	4b3e      	ldr	r3, [pc, #248]	; (4011c0 <xQueueGenericSend+0x1c0>)
  4010c8:	601a      	str	r2, [r3, #0]
  4010ca:	f3bf 8f4f 	dsb	sy
  4010ce:	f3bf 8f6f 	isb	sy
  4010d2:	e7ea      	b.n	4010aa <xQueueGenericSend+0xaa>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4010d4:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4010d8:	4b3b      	ldr	r3, [pc, #236]	; (4011c8 <xQueueGenericSend+0x1c8>)
  4010da:	4798      	blx	r3
  4010dc:	2800      	cmp	r0, #0
  4010de:	d0e4      	beq.n	4010aa <xQueueGenericSend+0xaa>
								queueYIELD_IF_USING_PREEMPTION();
  4010e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4010e4:	4b36      	ldr	r3, [pc, #216]	; (4011c0 <xQueueGenericSend+0x1c0>)
  4010e6:	601a      	str	r2, [r3, #0]
  4010e8:	f3bf 8f4f 	dsb	sy
  4010ec:	f3bf 8f6f 	isb	sy
  4010f0:	e7db      	b.n	4010aa <xQueueGenericSend+0xaa>
					taskEXIT_CRITICAL();
  4010f2:	4b34      	ldr	r3, [pc, #208]	; (4011c4 <xQueueGenericSend+0x1c4>)
  4010f4:	4798      	blx	r3
					return errQUEUE_FULL;
  4010f6:	2000      	movs	r0, #0
  4010f8:	e7da      	b.n	4010b0 <xQueueGenericSend+0xb0>
					vTaskInternalSetTimeOutState( &xTimeOut );
  4010fa:	a802      	add	r0, sp, #8
  4010fc:	4b33      	ldr	r3, [pc, #204]	; (4011cc <xQueueGenericSend+0x1cc>)
  4010fe:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
  401100:	2501      	movs	r5, #1
  401102:	e019      	b.n	401138 <xQueueGenericSend+0x138>
		prvLockQueue( pxQueue );
  401104:	2300      	movs	r3, #0
  401106:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
  40110a:	e021      	b.n	401150 <xQueueGenericSend+0x150>
  40110c:	2300      	movs	r3, #0
  40110e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  401112:	e023      	b.n	40115c <xQueueGenericSend+0x15c>
				prvUnlockQueue( pxQueue );
  401114:	4620      	mov	r0, r4
  401116:	4b2e      	ldr	r3, [pc, #184]	; (4011d0 <xQueueGenericSend+0x1d0>)
  401118:	4798      	blx	r3
				( void ) xTaskResumeAll();
  40111a:	4b2e      	ldr	r3, [pc, #184]	; (4011d4 <xQueueGenericSend+0x1d4>)
  40111c:	4798      	blx	r3
		taskENTER_CRITICAL();
  40111e:	4b2e      	ldr	r3, [pc, #184]	; (4011d8 <xQueueGenericSend+0x1d8>)
  401120:	4798      	blx	r3
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  401122:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401124:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401126:	429a      	cmp	r2, r3
  401128:	d3a8      	bcc.n	40107c <xQueueGenericSend+0x7c>
  40112a:	2e02      	cmp	r6, #2
  40112c:	d0a6      	beq.n	40107c <xQueueGenericSend+0x7c>
				if( xTicksToWait == ( TickType_t ) 0 )
  40112e:	9b01      	ldr	r3, [sp, #4]
  401130:	2b00      	cmp	r3, #0
  401132:	d0de      	beq.n	4010f2 <xQueueGenericSend+0xf2>
				else if( xEntryTimeSet == pdFALSE )
  401134:	2d00      	cmp	r5, #0
  401136:	d0e0      	beq.n	4010fa <xQueueGenericSend+0xfa>
		taskEXIT_CRITICAL();
  401138:	4b22      	ldr	r3, [pc, #136]	; (4011c4 <xQueueGenericSend+0x1c4>)
  40113a:	4798      	blx	r3
		vTaskSuspendAll();
  40113c:	4b27      	ldr	r3, [pc, #156]	; (4011dc <xQueueGenericSend+0x1dc>)
  40113e:	4798      	blx	r3
		prvLockQueue( pxQueue );
  401140:	4b25      	ldr	r3, [pc, #148]	; (4011d8 <xQueueGenericSend+0x1d8>)
  401142:	4798      	blx	r3
  401144:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
  401148:	b25b      	sxtb	r3, r3
  40114a:	f1b3 3fff 	cmp.w	r3, #4294967295
  40114e:	d0d9      	beq.n	401104 <xQueueGenericSend+0x104>
  401150:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
  401154:	b25b      	sxtb	r3, r3
  401156:	f1b3 3fff 	cmp.w	r3, #4294967295
  40115a:	d0d7      	beq.n	40110c <xQueueGenericSend+0x10c>
  40115c:	4b19      	ldr	r3, [pc, #100]	; (4011c4 <xQueueGenericSend+0x1c4>)
  40115e:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  401160:	a901      	add	r1, sp, #4
  401162:	a802      	add	r0, sp, #8
  401164:	4b1e      	ldr	r3, [pc, #120]	; (4011e0 <xQueueGenericSend+0x1e0>)
  401166:	4798      	blx	r3
  401168:	b9c8      	cbnz	r0, 40119e <xQueueGenericSend+0x19e>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  40116a:	4620      	mov	r0, r4
  40116c:	4b1d      	ldr	r3, [pc, #116]	; (4011e4 <xQueueGenericSend+0x1e4>)
  40116e:	4798      	blx	r3
  401170:	2800      	cmp	r0, #0
  401172:	d0cf      	beq.n	401114 <xQueueGenericSend+0x114>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  401174:	9901      	ldr	r1, [sp, #4]
  401176:	f104 0010 	add.w	r0, r4, #16
  40117a:	4b1b      	ldr	r3, [pc, #108]	; (4011e8 <xQueueGenericSend+0x1e8>)
  40117c:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  40117e:	4620      	mov	r0, r4
  401180:	4b13      	ldr	r3, [pc, #76]	; (4011d0 <xQueueGenericSend+0x1d0>)
  401182:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  401184:	4b13      	ldr	r3, [pc, #76]	; (4011d4 <xQueueGenericSend+0x1d4>)
  401186:	4798      	blx	r3
  401188:	2800      	cmp	r0, #0
  40118a:	d1c8      	bne.n	40111e <xQueueGenericSend+0x11e>
					portYIELD_WITHIN_API();
  40118c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401190:	4b0b      	ldr	r3, [pc, #44]	; (4011c0 <xQueueGenericSend+0x1c0>)
  401192:	601a      	str	r2, [r3, #0]
  401194:	f3bf 8f4f 	dsb	sy
  401198:	f3bf 8f6f 	isb	sy
  40119c:	e7bf      	b.n	40111e <xQueueGenericSend+0x11e>
			prvUnlockQueue( pxQueue );
  40119e:	4620      	mov	r0, r4
  4011a0:	4b0b      	ldr	r3, [pc, #44]	; (4011d0 <xQueueGenericSend+0x1d0>)
  4011a2:	4798      	blx	r3
			( void ) xTaskResumeAll();
  4011a4:	4b0b      	ldr	r3, [pc, #44]	; (4011d4 <xQueueGenericSend+0x1d4>)
  4011a6:	4798      	blx	r3
			return errQUEUE_FULL;
  4011a8:	2000      	movs	r0, #0
  4011aa:	e781      	b.n	4010b0 <xQueueGenericSend+0xb0>
  4011ac:	00402131 	.word	0x00402131
  4011b0:	00407fd4 	.word	0x00407fd4
  4011b4:	00403475 	.word	0x00403475
  4011b8:	00400d29 	.word	0x00400d29
  4011bc:	00400da9 	.word	0x00400da9
  4011c0:	e000ed04 	.word	0xe000ed04
  4011c4:	004007cd 	.word	0x004007cd
  4011c8:	00401e4d 	.word	0x00401e4d
  4011cc:	00401ee1 	.word	0x00401ee1
  4011d0:	00400e55 	.word	0x00400e55
  4011d4:	00401b7d 	.word	0x00401b7d
  4011d8:	00400785 	.word	0x00400785
  4011dc:	00401a3d 	.word	0x00401a3d
  4011e0:	00401ef9 	.word	0x00401ef9
  4011e4:	00400cdd 	.word	0x00400cdd
  4011e8:	00401dc5 	.word	0x00401dc5

004011ec <xQueueGenericSendFromISR>:
{
  4011ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4011f0:	460f      	mov	r7, r1
  4011f2:	4691      	mov	r9, r2
  4011f4:	461e      	mov	r6, r3
	configASSERT( pxQueue );
  4011f6:	4604      	mov	r4, r0
  4011f8:	b1e8      	cbz	r0, 401236 <xQueueGenericSendFromISR+0x4a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  4011fa:	b317      	cbz	r7, 401242 <xQueueGenericSendFromISR+0x56>
  4011fc:	2301      	movs	r3, #1
  4011fe:	b333      	cbz	r3, 40124e <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  401200:	2e02      	cmp	r6, #2
  401202:	d02a      	beq.n	40125a <xQueueGenericSendFromISR+0x6e>
  401204:	2301      	movs	r3, #1
  401206:	b36b      	cbz	r3, 401264 <xQueueGenericSendFromISR+0x78>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  401208:	4b35      	ldr	r3, [pc, #212]	; (4012e0 <xQueueGenericSendFromISR+0xf4>)
  40120a:	4798      	blx	r3
	__asm volatile
  40120c:	f3ef 8811 	mrs	r8, BASEPRI
  401210:	f04f 0350 	mov.w	r3, #80	; 0x50
  401214:	f383 8811 	msr	BASEPRI, r3
  401218:	f3bf 8f6f 	isb	sy
  40121c:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  401220:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401222:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401224:	429a      	cmp	r2, r3
  401226:	d323      	bcc.n	401270 <xQueueGenericSendFromISR+0x84>
  401228:	2e02      	cmp	r6, #2
  40122a:	d021      	beq.n	401270 <xQueueGenericSendFromISR+0x84>
			xReturn = errQUEUE_FULL;
  40122c:	2000      	movs	r0, #0
	__asm volatile
  40122e:	f388 8811 	msr	BASEPRI, r8
}
  401232:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	configASSERT( pxQueue );
  401236:	f240 31c3 	movw	r1, #963	; 0x3c3
  40123a:	482a      	ldr	r0, [pc, #168]	; (4012e4 <xQueueGenericSendFromISR+0xf8>)
  40123c:	4b2a      	ldr	r3, [pc, #168]	; (4012e8 <xQueueGenericSendFromISR+0xfc>)
  40123e:	4798      	blx	r3
  401240:	e7db      	b.n	4011fa <xQueueGenericSendFromISR+0xe>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401242:	6c23      	ldr	r3, [r4, #64]	; 0x40
  401244:	b90b      	cbnz	r3, 40124a <xQueueGenericSendFromISR+0x5e>
  401246:	2301      	movs	r3, #1
  401248:	e7d9      	b.n	4011fe <xQueueGenericSendFromISR+0x12>
  40124a:	2300      	movs	r3, #0
  40124c:	e7d7      	b.n	4011fe <xQueueGenericSendFromISR+0x12>
  40124e:	f44f 7171 	mov.w	r1, #964	; 0x3c4
  401252:	4824      	ldr	r0, [pc, #144]	; (4012e4 <xQueueGenericSendFromISR+0xf8>)
  401254:	4b24      	ldr	r3, [pc, #144]	; (4012e8 <xQueueGenericSendFromISR+0xfc>)
  401256:	4798      	blx	r3
  401258:	e7d2      	b.n	401200 <xQueueGenericSendFromISR+0x14>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  40125a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  40125c:	2b01      	cmp	r3, #1
  40125e:	d0d2      	beq.n	401206 <xQueueGenericSendFromISR+0x1a>
  401260:	2300      	movs	r3, #0
  401262:	e7d0      	b.n	401206 <xQueueGenericSendFromISR+0x1a>
  401264:	f240 31c5 	movw	r1, #965	; 0x3c5
  401268:	481e      	ldr	r0, [pc, #120]	; (4012e4 <xQueueGenericSendFromISR+0xf8>)
  40126a:	4b1f      	ldr	r3, [pc, #124]	; (4012e8 <xQueueGenericSendFromISR+0xfc>)
  40126c:	4798      	blx	r3
  40126e:	e7cb      	b.n	401208 <xQueueGenericSendFromISR+0x1c>
			const int8_t cTxLock = pxQueue->cTxLock;
  401270:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
  401274:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  401276:	4632      	mov	r2, r6
  401278:	4639      	mov	r1, r7
  40127a:	4620      	mov	r0, r4
  40127c:	4b1b      	ldr	r3, [pc, #108]	; (4012ec <xQueueGenericSendFromISR+0x100>)
  40127e:	4798      	blx	r3
			if( cTxLock == queueUNLOCKED )
  401280:	f1b5 3fff 	cmp.w	r5, #4294967295
  401284:	d005      	beq.n	401292 <xQueueGenericSendFromISR+0xa6>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
  401286:	3501      	adds	r5, #1
  401288:	b26d      	sxtb	r5, r5
  40128a:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
			xReturn = pdPASS;
  40128e:	2001      	movs	r0, #1
  401290:	e7cd      	b.n	40122e <xQueueGenericSendFromISR+0x42>
					if( pxQueue->pxQueueSetContainer != NULL )
  401292:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401294:	b15b      	cbz	r3, 4012ae <xQueueGenericSendFromISR+0xc2>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
  401296:	4631      	mov	r1, r6
  401298:	4620      	mov	r0, r4
  40129a:	4b15      	ldr	r3, [pc, #84]	; (4012f0 <xQueueGenericSendFromISR+0x104>)
  40129c:	4798      	blx	r3
  40129e:	b1b0      	cbz	r0, 4012ce <xQueueGenericSendFromISR+0xe2>
							if( pxHigherPriorityTaskWoken != NULL )
  4012a0:	f1b9 0f00 	cmp.w	r9, #0
  4012a4:	d015      	beq.n	4012d2 <xQueueGenericSendFromISR+0xe6>
								*pxHigherPriorityTaskWoken = pdTRUE;
  4012a6:	2001      	movs	r0, #1
  4012a8:	f8c9 0000 	str.w	r0, [r9]
  4012ac:	e7bf      	b.n	40122e <xQueueGenericSendFromISR+0x42>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4012ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4012b0:	b90b      	cbnz	r3, 4012b6 <xQueueGenericSendFromISR+0xca>
			xReturn = pdPASS;
  4012b2:	2001      	movs	r0, #1
  4012b4:	e7bb      	b.n	40122e <xQueueGenericSendFromISR+0x42>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4012b6:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4012ba:	4b0e      	ldr	r3, [pc, #56]	; (4012f4 <xQueueGenericSendFromISR+0x108>)
  4012bc:	4798      	blx	r3
  4012be:	b150      	cbz	r0, 4012d6 <xQueueGenericSendFromISR+0xea>
								if( pxHigherPriorityTaskWoken != NULL )
  4012c0:	f1b9 0f00 	cmp.w	r9, #0
  4012c4:	d009      	beq.n	4012da <xQueueGenericSendFromISR+0xee>
									*pxHigherPriorityTaskWoken = pdTRUE;
  4012c6:	2001      	movs	r0, #1
  4012c8:	f8c9 0000 	str.w	r0, [r9]
  4012cc:	e7af      	b.n	40122e <xQueueGenericSendFromISR+0x42>
			xReturn = pdPASS;
  4012ce:	2001      	movs	r0, #1
  4012d0:	e7ad      	b.n	40122e <xQueueGenericSendFromISR+0x42>
  4012d2:	2001      	movs	r0, #1
  4012d4:	e7ab      	b.n	40122e <xQueueGenericSendFromISR+0x42>
  4012d6:	2001      	movs	r0, #1
  4012d8:	e7a9      	b.n	40122e <xQueueGenericSendFromISR+0x42>
  4012da:	2001      	movs	r0, #1
  4012dc:	e7a7      	b.n	40122e <xQueueGenericSendFromISR+0x42>
  4012de:	bf00      	nop
  4012e0:	004009e5 	.word	0x004009e5
  4012e4:	00407fd4 	.word	0x00407fd4
  4012e8:	00403475 	.word	0x00403475
  4012ec:	00400d29 	.word	0x00400d29
  4012f0:	00400da9 	.word	0x00400da9
  4012f4:	00401e4d 	.word	0x00401e4d

004012f8 <xQueueReceive>:
{
  4012f8:	b5f0      	push	{r4, r5, r6, r7, lr}
  4012fa:	b085      	sub	sp, #20
  4012fc:	460f      	mov	r7, r1
  4012fe:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
  401300:	4604      	mov	r4, r0
  401302:	b148      	cbz	r0, 401318 <xQueueReceive+0x20>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401304:	b177      	cbz	r7, 401324 <xQueueReceive+0x2c>
  401306:	2301      	movs	r3, #1
  401308:	b193      	cbz	r3, 401330 <xQueueReceive+0x38>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  40130a:	4b51      	ldr	r3, [pc, #324]	; (401450 <xQueueReceive+0x158>)
  40130c:	4798      	blx	r3
  40130e:	b9a8      	cbnz	r0, 40133c <xQueueReceive+0x44>
  401310:	9b01      	ldr	r3, [sp, #4]
  401312:	b9bb      	cbnz	r3, 401344 <xQueueReceive+0x4c>
  401314:	2301      	movs	r3, #1
  401316:	e012      	b.n	40133e <xQueueReceive+0x46>
	configASSERT( ( pxQueue ) );
  401318:	f44f 61a0 	mov.w	r1, #1280	; 0x500
  40131c:	484d      	ldr	r0, [pc, #308]	; (401454 <xQueueReceive+0x15c>)
  40131e:	4b4e      	ldr	r3, [pc, #312]	; (401458 <xQueueReceive+0x160>)
  401320:	4798      	blx	r3
  401322:	e7ef      	b.n	401304 <xQueueReceive+0xc>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401324:	6c23      	ldr	r3, [r4, #64]	; 0x40
  401326:	b90b      	cbnz	r3, 40132c <xQueueReceive+0x34>
  401328:	2301      	movs	r3, #1
  40132a:	e7ed      	b.n	401308 <xQueueReceive+0x10>
  40132c:	2300      	movs	r3, #0
  40132e:	e7eb      	b.n	401308 <xQueueReceive+0x10>
  401330:	f240 5104 	movw	r1, #1284	; 0x504
  401334:	4847      	ldr	r0, [pc, #284]	; (401454 <xQueueReceive+0x15c>)
  401336:	4b48      	ldr	r3, [pc, #288]	; (401458 <xQueueReceive+0x160>)
  401338:	4798      	blx	r3
  40133a:	e7e6      	b.n	40130a <xQueueReceive+0x12>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  40133c:	2301      	movs	r3, #1
  40133e:	b11b      	cbz	r3, 401348 <xQueueReceive+0x50>
  401340:	2600      	movs	r6, #0
  401342:	e044      	b.n	4013ce <xQueueReceive+0xd6>
  401344:	2300      	movs	r3, #0
  401346:	e7fa      	b.n	40133e <xQueueReceive+0x46>
  401348:	f240 5109 	movw	r1, #1289	; 0x509
  40134c:	4841      	ldr	r0, [pc, #260]	; (401454 <xQueueReceive+0x15c>)
  40134e:	4b42      	ldr	r3, [pc, #264]	; (401458 <xQueueReceive+0x160>)
  401350:	4798      	blx	r3
  401352:	e7f5      	b.n	401340 <xQueueReceive+0x48>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
  401354:	4639      	mov	r1, r7
  401356:	4620      	mov	r0, r4
  401358:	4b40      	ldr	r3, [pc, #256]	; (40145c <xQueueReceive+0x164>)
  40135a:	4798      	blx	r3
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
  40135c:	3d01      	subs	r5, #1
  40135e:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401360:	6923      	ldr	r3, [r4, #16]
  401362:	b923      	cbnz	r3, 40136e <xQueueReceive+0x76>
				taskEXIT_CRITICAL();
  401364:	4b3e      	ldr	r3, [pc, #248]	; (401460 <xQueueReceive+0x168>)
  401366:	4798      	blx	r3
				return pdPASS;
  401368:	2001      	movs	r0, #1
}
  40136a:	b005      	add	sp, #20
  40136c:	bdf0      	pop	{r4, r5, r6, r7, pc}
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  40136e:	f104 0010 	add.w	r0, r4, #16
  401372:	4b3c      	ldr	r3, [pc, #240]	; (401464 <xQueueReceive+0x16c>)
  401374:	4798      	blx	r3
  401376:	2800      	cmp	r0, #0
  401378:	d0f4      	beq.n	401364 <xQueueReceive+0x6c>
						queueYIELD_IF_USING_PREEMPTION();
  40137a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40137e:	4b3a      	ldr	r3, [pc, #232]	; (401468 <xQueueReceive+0x170>)
  401380:	601a      	str	r2, [r3, #0]
  401382:	f3bf 8f4f 	dsb	sy
  401386:	f3bf 8f6f 	isb	sy
  40138a:	e7eb      	b.n	401364 <xQueueReceive+0x6c>
					taskEXIT_CRITICAL();
  40138c:	4b34      	ldr	r3, [pc, #208]	; (401460 <xQueueReceive+0x168>)
  40138e:	4798      	blx	r3
					return errQUEUE_EMPTY;
  401390:	2000      	movs	r0, #0
  401392:	e7ea      	b.n	40136a <xQueueReceive+0x72>
					vTaskInternalSetTimeOutState( &xTimeOut );
  401394:	a802      	add	r0, sp, #8
  401396:	4b35      	ldr	r3, [pc, #212]	; (40146c <xQueueReceive+0x174>)
  401398:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
  40139a:	2601      	movs	r6, #1
  40139c:	e021      	b.n	4013e2 <xQueueReceive+0xea>
		prvLockQueue( pxQueue );
  40139e:	2300      	movs	r3, #0
  4013a0:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
  4013a4:	e029      	b.n	4013fa <xQueueReceive+0x102>
  4013a6:	2300      	movs	r3, #0
  4013a8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  4013ac:	e02b      	b.n	401406 <xQueueReceive+0x10e>
				prvUnlockQueue( pxQueue );
  4013ae:	4620      	mov	r0, r4
  4013b0:	4b2f      	ldr	r3, [pc, #188]	; (401470 <xQueueReceive+0x178>)
  4013b2:	4798      	blx	r3
				( void ) xTaskResumeAll();
  4013b4:	4b2f      	ldr	r3, [pc, #188]	; (401474 <xQueueReceive+0x17c>)
  4013b6:	4798      	blx	r3
  4013b8:	e009      	b.n	4013ce <xQueueReceive+0xd6>
			prvUnlockQueue( pxQueue );
  4013ba:	4620      	mov	r0, r4
  4013bc:	4b2c      	ldr	r3, [pc, #176]	; (401470 <xQueueReceive+0x178>)
  4013be:	4798      	blx	r3
			( void ) xTaskResumeAll();
  4013c0:	4b2c      	ldr	r3, [pc, #176]	; (401474 <xQueueReceive+0x17c>)
  4013c2:	4798      	blx	r3
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  4013c4:	4620      	mov	r0, r4
  4013c6:	4b2c      	ldr	r3, [pc, #176]	; (401478 <xQueueReceive+0x180>)
  4013c8:	4798      	blx	r3
  4013ca:	2800      	cmp	r0, #0
  4013cc:	d13d      	bne.n	40144a <xQueueReceive+0x152>
		taskENTER_CRITICAL();
  4013ce:	4b2b      	ldr	r3, [pc, #172]	; (40147c <xQueueReceive+0x184>)
  4013d0:	4798      	blx	r3
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
  4013d2:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
  4013d4:	2d00      	cmp	r5, #0
  4013d6:	d1bd      	bne.n	401354 <xQueueReceive+0x5c>
				if( xTicksToWait == ( TickType_t ) 0 )
  4013d8:	9b01      	ldr	r3, [sp, #4]
  4013da:	2b00      	cmp	r3, #0
  4013dc:	d0d6      	beq.n	40138c <xQueueReceive+0x94>
				else if( xEntryTimeSet == pdFALSE )
  4013de:	2e00      	cmp	r6, #0
  4013e0:	d0d8      	beq.n	401394 <xQueueReceive+0x9c>
		taskEXIT_CRITICAL();
  4013e2:	4b1f      	ldr	r3, [pc, #124]	; (401460 <xQueueReceive+0x168>)
  4013e4:	4798      	blx	r3
		vTaskSuspendAll();
  4013e6:	4b26      	ldr	r3, [pc, #152]	; (401480 <xQueueReceive+0x188>)
  4013e8:	4798      	blx	r3
		prvLockQueue( pxQueue );
  4013ea:	4b24      	ldr	r3, [pc, #144]	; (40147c <xQueueReceive+0x184>)
  4013ec:	4798      	blx	r3
  4013ee:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
  4013f2:	b25b      	sxtb	r3, r3
  4013f4:	f1b3 3fff 	cmp.w	r3, #4294967295
  4013f8:	d0d1      	beq.n	40139e <xQueueReceive+0xa6>
  4013fa:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
  4013fe:	b25b      	sxtb	r3, r3
  401400:	f1b3 3fff 	cmp.w	r3, #4294967295
  401404:	d0cf      	beq.n	4013a6 <xQueueReceive+0xae>
  401406:	4b16      	ldr	r3, [pc, #88]	; (401460 <xQueueReceive+0x168>)
  401408:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  40140a:	a901      	add	r1, sp, #4
  40140c:	a802      	add	r0, sp, #8
  40140e:	4b1d      	ldr	r3, [pc, #116]	; (401484 <xQueueReceive+0x18c>)
  401410:	4798      	blx	r3
  401412:	2800      	cmp	r0, #0
  401414:	d1d1      	bne.n	4013ba <xQueueReceive+0xc2>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  401416:	4620      	mov	r0, r4
  401418:	4b17      	ldr	r3, [pc, #92]	; (401478 <xQueueReceive+0x180>)
  40141a:	4798      	blx	r3
  40141c:	2800      	cmp	r0, #0
  40141e:	d0c6      	beq.n	4013ae <xQueueReceive+0xb6>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  401420:	9901      	ldr	r1, [sp, #4]
  401422:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401426:	4b18      	ldr	r3, [pc, #96]	; (401488 <xQueueReceive+0x190>)
  401428:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  40142a:	4620      	mov	r0, r4
  40142c:	4b10      	ldr	r3, [pc, #64]	; (401470 <xQueueReceive+0x178>)
  40142e:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  401430:	4b10      	ldr	r3, [pc, #64]	; (401474 <xQueueReceive+0x17c>)
  401432:	4798      	blx	r3
  401434:	2800      	cmp	r0, #0
  401436:	d1ca      	bne.n	4013ce <xQueueReceive+0xd6>
					portYIELD_WITHIN_API();
  401438:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40143c:	4b0a      	ldr	r3, [pc, #40]	; (401468 <xQueueReceive+0x170>)
  40143e:	601a      	str	r2, [r3, #0]
  401440:	f3bf 8f4f 	dsb	sy
  401444:	f3bf 8f6f 	isb	sy
  401448:	e7c1      	b.n	4013ce <xQueueReceive+0xd6>
				return errQUEUE_EMPTY;
  40144a:	2000      	movs	r0, #0
  40144c:	e78d      	b.n	40136a <xQueueReceive+0x72>
  40144e:	bf00      	nop
  401450:	00402131 	.word	0x00402131
  401454:	00407fd4 	.word	0x00407fd4
  401458:	00403475 	.word	0x00403475
  40145c:	00400e2d 	.word	0x00400e2d
  401460:	004007cd 	.word	0x004007cd
  401464:	00401e4d 	.word	0x00401e4d
  401468:	e000ed04 	.word	0xe000ed04
  40146c:	00401ee1 	.word	0x00401ee1
  401470:	00400e55 	.word	0x00400e55
  401474:	00401b7d 	.word	0x00401b7d
  401478:	00400d05 	.word	0x00400d05
  40147c:	00400785 	.word	0x00400785
  401480:	00401a3d 	.word	0x00401a3d
  401484:	00401ef9 	.word	0x00401ef9
  401488:	00401dc5 	.word	0x00401dc5

0040148c <vQueueAddToRegistry>:
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  40148c:	2300      	movs	r3, #0
  40148e:	2b07      	cmp	r3, #7
  401490:	d80c      	bhi.n	4014ac <vQueueAddToRegistry+0x20>
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
  401492:	4a07      	ldr	r2, [pc, #28]	; (4014b0 <vQueueAddToRegistry+0x24>)
  401494:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
  401498:	b10a      	cbz	r2, 40149e <vQueueAddToRegistry+0x12>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  40149a:	3301      	adds	r3, #1
  40149c:	e7f7      	b.n	40148e <vQueueAddToRegistry+0x2>
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
  40149e:	4a04      	ldr	r2, [pc, #16]	; (4014b0 <vQueueAddToRegistry+0x24>)
  4014a0:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
  4014a4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  4014a8:	6058      	str	r0, [r3, #4]
				break;
  4014aa:	4770      	bx	lr
  4014ac:	4770      	bx	lr
  4014ae:	bf00      	nop
  4014b0:	20000c64 	.word	0x20000c64

004014b4 <vQueueWaitForMessageRestricted>:
	{
  4014b4:	b570      	push	{r4, r5, r6, lr}
  4014b6:	4604      	mov	r4, r0
  4014b8:	460d      	mov	r5, r1
  4014ba:	4616      	mov	r6, r2
		prvLockQueue( pxQueue );
  4014bc:	4b12      	ldr	r3, [pc, #72]	; (401508 <vQueueWaitForMessageRestricted+0x54>)
  4014be:	4798      	blx	r3
  4014c0:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
  4014c4:	b25b      	sxtb	r3, r3
  4014c6:	f1b3 3fff 	cmp.w	r3, #4294967295
  4014ca:	d00d      	beq.n	4014e8 <vQueueWaitForMessageRestricted+0x34>
  4014cc:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
  4014d0:	b25b      	sxtb	r3, r3
  4014d2:	f1b3 3fff 	cmp.w	r3, #4294967295
  4014d6:	d00b      	beq.n	4014f0 <vQueueWaitForMessageRestricted+0x3c>
  4014d8:	4b0c      	ldr	r3, [pc, #48]	; (40150c <vQueueWaitForMessageRestricted+0x58>)
  4014da:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
  4014dc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4014de:	b15b      	cbz	r3, 4014f8 <vQueueWaitForMessageRestricted+0x44>
		prvUnlockQueue( pxQueue );
  4014e0:	4620      	mov	r0, r4
  4014e2:	4b0b      	ldr	r3, [pc, #44]	; (401510 <vQueueWaitForMessageRestricted+0x5c>)
  4014e4:	4798      	blx	r3
  4014e6:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
  4014e8:	2300      	movs	r3, #0
  4014ea:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
  4014ee:	e7ed      	b.n	4014cc <vQueueWaitForMessageRestricted+0x18>
  4014f0:	2300      	movs	r3, #0
  4014f2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  4014f6:	e7ef      	b.n	4014d8 <vQueueWaitForMessageRestricted+0x24>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
  4014f8:	4632      	mov	r2, r6
  4014fa:	4629      	mov	r1, r5
  4014fc:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401500:	4b04      	ldr	r3, [pc, #16]	; (401514 <vQueueWaitForMessageRestricted+0x60>)
  401502:	4798      	blx	r3
  401504:	e7ec      	b.n	4014e0 <vQueueWaitForMessageRestricted+0x2c>
  401506:	bf00      	nop
  401508:	00400785 	.word	0x00400785
  40150c:	004007cd 	.word	0x004007cd
  401510:	00400e55 	.word	0x00400e55
  401514:	00401e05 	.word	0x00401e05

00401518 <prvTaskCheckFreeStackSpace>:

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
	uint32_t ulCount = 0U;
  401518:	2300      	movs	r3, #0

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
  40151a:	e001      	b.n	401520 <prvTaskCheckFreeStackSpace+0x8>
		{
			pucStackByte -= portSTACK_GROWTH;
  40151c:	3001      	adds	r0, #1
			ulCount++;
  40151e:	3301      	adds	r3, #1
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
  401520:	7802      	ldrb	r2, [r0, #0]
  401522:	2aa5      	cmp	r2, #165	; 0xa5
  401524:	d0fa      	beq.n	40151c <prvTaskCheckFreeStackSpace+0x4>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */

		return ( configSTACK_DEPTH_TYPE ) ulCount;
	}
  401526:	f3c3 008f 	ubfx	r0, r3, #2, #16
  40152a:	4770      	bx	lr

0040152c <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  40152c:	4b08      	ldr	r3, [pc, #32]	; (401550 <prvResetNextTaskUnblockTime+0x24>)
  40152e:	681b      	ldr	r3, [r3, #0]
  401530:	681b      	ldr	r3, [r3, #0]
  401532:	b13b      	cbz	r3, 401544 <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
  401534:	4b06      	ldr	r3, [pc, #24]	; (401550 <prvResetNextTaskUnblockTime+0x24>)
  401536:	681b      	ldr	r3, [r3, #0]
  401538:	68db      	ldr	r3, [r3, #12]
  40153a:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
  40153c:	685a      	ldr	r2, [r3, #4]
  40153e:	4b05      	ldr	r3, [pc, #20]	; (401554 <prvResetNextTaskUnblockTime+0x28>)
  401540:	601a      	str	r2, [r3, #0]
  401542:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
  401544:	f04f 32ff 	mov.w	r2, #4294967295
  401548:	4b02      	ldr	r3, [pc, #8]	; (401554 <prvResetNextTaskUnblockTime+0x28>)
  40154a:	601a      	str	r2, [r3, #0]
  40154c:	4770      	bx	lr
  40154e:	bf00      	nop
  401550:	20000a94 	.word	0x20000a94
  401554:	20000b80 	.word	0x20000b80

00401558 <prvDeleteTCB>:
	{
  401558:	b538      	push	{r3, r4, r5, lr}
  40155a:	4605      	mov	r5, r0
			vPortFree( pxTCB->pxStack );
  40155c:	6b00      	ldr	r0, [r0, #48]	; 0x30
  40155e:	4c02      	ldr	r4, [pc, #8]	; (401568 <prvDeleteTCB+0x10>)
  401560:	47a0      	blx	r4
			vPortFree( pxTCB );
  401562:	4628      	mov	r0, r5
  401564:	47a0      	blx	r4
  401566:	bd38      	pop	{r3, r4, r5, pc}
  401568:	00400b7d 	.word	0x00400b7d

0040156c <prvInitialiseNewTask>:
{
  40156c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401570:	4681      	mov	r9, r0
  401572:	460d      	mov	r5, r1
  401574:	4617      	mov	r7, r2
  401576:	469a      	mov	sl, r3
  401578:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  40157a:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
  40157e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
  401580:	0092      	lsls	r2, r2, #2
  401582:	21a5      	movs	r1, #165	; 0xa5
  401584:	6b20      	ldr	r0, [r4, #48]	; 0x30
  401586:	4b25      	ldr	r3, [pc, #148]	; (40161c <prvInitialiseNewTask+0xb0>)
  401588:	4798      	blx	r3
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
  40158a:	6b23      	ldr	r3, [r4, #48]	; 0x30
  40158c:	f107 4280 	add.w	r2, r7, #1073741824	; 0x40000000
  401590:	3a01      	subs	r2, #1
  401592:	eb03 0782 	add.w	r7, r3, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
  401596:	f027 0707 	bic.w	r7, r7, #7
	if( pcName != NULL )
  40159a:	b315      	cbz	r5, 4015e2 <prvInitialiseNewTask+0x76>
  40159c:	2300      	movs	r3, #0
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
  40159e:	2b13      	cmp	r3, #19
  4015a0:	d807      	bhi.n	4015b2 <prvInitialiseNewTask+0x46>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
  4015a2:	5ce9      	ldrb	r1, [r5, r3]
  4015a4:	18e2      	adds	r2, r4, r3
  4015a6:	f882 1034 	strb.w	r1, [r2, #52]	; 0x34
			if( pcName[ x ] == ( char ) 0x00 )
  4015aa:	5cea      	ldrb	r2, [r5, r3]
  4015ac:	b10a      	cbz	r2, 4015b2 <prvInitialiseNewTask+0x46>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
  4015ae:	3301      	adds	r3, #1
  4015b0:	e7f5      	b.n	40159e <prvInitialiseNewTask+0x32>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
  4015b2:	2300      	movs	r3, #0
  4015b4:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
  4015b8:	2e07      	cmp	r6, #7
  4015ba:	d900      	bls.n	4015be <prvInitialiseNewTask+0x52>
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
  4015bc:	2607      	movs	r6, #7
	pxNewTCB->uxPriority = uxPriority;
  4015be:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
  4015c0:	6526      	str	r6, [r4, #80]	; 0x50
		pxNewTCB->uxMutexesHeld = 0;
  4015c2:	2500      	movs	r5, #0
  4015c4:	6565      	str	r5, [r4, #84]	; 0x54
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
  4015c6:	1d20      	adds	r0, r4, #4
  4015c8:	f8df b058 	ldr.w	fp, [pc, #88]	; 401624 <prvInitialiseNewTask+0xb8>
  4015cc:	47d8      	blx	fp
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
  4015ce:	f104 0018 	add.w	r0, r4, #24
  4015d2:	47d8      	blx	fp
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
  4015d4:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4015d6:	f1c6 0608 	rsb	r6, r6, #8
  4015da:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
  4015dc:	6264      	str	r4, [r4, #36]	; 0x24
		for( x = 0; x < ( UBaseType_t ) configNUM_THREAD_LOCAL_STORAGE_POINTERS; x++ )
  4015de:	462b      	mov	r3, r5
  4015e0:	e009      	b.n	4015f6 <prvInitialiseNewTask+0x8a>
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
  4015e2:	2300      	movs	r3, #0
  4015e4:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  4015e8:	e7e6      	b.n	4015b8 <prvInitialiseNewTask+0x4c>
			pxNewTCB->pvThreadLocalStoragePointers[ x ] = NULL;
  4015ea:	f103 0216 	add.w	r2, r3, #22
  4015ee:	2100      	movs	r1, #0
  4015f0:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
		for( x = 0; x < ( UBaseType_t ) configNUM_THREAD_LOCAL_STORAGE_POINTERS; x++ )
  4015f4:	3301      	adds	r3, #1
  4015f6:	2b02      	cmp	r3, #2
  4015f8:	d9f7      	bls.n	4015ea <prvInitialiseNewTask+0x7e>
		pxNewTCB->ulNotifiedValue = 0;
  4015fa:	2300      	movs	r3, #0
  4015fc:	6663      	str	r3, [r4, #100]	; 0x64
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
  4015fe:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  401602:	4652      	mov	r2, sl
  401604:	4649      	mov	r1, r9
  401606:	4638      	mov	r0, r7
  401608:	4b05      	ldr	r3, [pc, #20]	; (401620 <prvInitialiseNewTask+0xb4>)
  40160a:	4798      	blx	r3
  40160c:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
  40160e:	f1b8 0f00 	cmp.w	r8, #0
  401612:	d001      	beq.n	401618 <prvInitialiseNewTask+0xac>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
  401614:	f8c8 4000 	str.w	r4, [r8]
  401618:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40161c:	0040364d 	.word	0x0040364d
  401620:	00400731 	.word	0x00400731
  401624:	00400637 	.word	0x00400637

00401628 <prvInitialiseTaskLists>:
{
  401628:	b570      	push	{r4, r5, r6, lr}
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
  40162a:	2400      	movs	r4, #0
  40162c:	e007      	b.n	40163e <prvInitialiseTaskLists+0x16>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
  40162e:	eb04 0284 	add.w	r2, r4, r4, lsl #2
  401632:	0093      	lsls	r3, r2, #2
  401634:	480c      	ldr	r0, [pc, #48]	; (401668 <prvInitialiseTaskLists+0x40>)
  401636:	4418      	add	r0, r3
  401638:	4b0c      	ldr	r3, [pc, #48]	; (40166c <prvInitialiseTaskLists+0x44>)
  40163a:	4798      	blx	r3
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
  40163c:	3401      	adds	r4, #1
  40163e:	2c07      	cmp	r4, #7
  401640:	d9f5      	bls.n	40162e <prvInitialiseTaskLists+0x6>
	vListInitialise( &xDelayedTaskList1 );
  401642:	4e0b      	ldr	r6, [pc, #44]	; (401670 <prvInitialiseTaskLists+0x48>)
  401644:	4630      	mov	r0, r6
  401646:	4c09      	ldr	r4, [pc, #36]	; (40166c <prvInitialiseTaskLists+0x44>)
  401648:	47a0      	blx	r4
	vListInitialise( &xDelayedTaskList2 );
  40164a:	4d0a      	ldr	r5, [pc, #40]	; (401674 <prvInitialiseTaskLists+0x4c>)
  40164c:	4628      	mov	r0, r5
  40164e:	47a0      	blx	r4
	vListInitialise( &xPendingReadyList );
  401650:	4809      	ldr	r0, [pc, #36]	; (401678 <prvInitialiseTaskLists+0x50>)
  401652:	47a0      	blx	r4
		vListInitialise( &xTasksWaitingTermination );
  401654:	4809      	ldr	r0, [pc, #36]	; (40167c <prvInitialiseTaskLists+0x54>)
  401656:	47a0      	blx	r4
		vListInitialise( &xSuspendedTaskList );
  401658:	4809      	ldr	r0, [pc, #36]	; (401680 <prvInitialiseTaskLists+0x58>)
  40165a:	47a0      	blx	r4
	pxDelayedTaskList = &xDelayedTaskList1;
  40165c:	4b09      	ldr	r3, [pc, #36]	; (401684 <prvInitialiseTaskLists+0x5c>)
  40165e:	601e      	str	r6, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  401660:	4b09      	ldr	r3, [pc, #36]	; (401688 <prvInitialiseTaskLists+0x60>)
  401662:	601d      	str	r5, [r3, #0]
  401664:	bd70      	pop	{r4, r5, r6, pc}
  401666:	bf00      	nop
  401668:	20000a9c 	.word	0x20000a9c
  40166c:	00400621 	.word	0x00400621
  401670:	20000b54 	.word	0x20000b54
  401674:	20000b68 	.word	0x20000b68
  401678:	20000b88 	.word	0x20000b88
  40167c:	20000bb4 	.word	0x20000bb4
  401680:	20000ba0 	.word	0x20000ba0
  401684:	20000a94 	.word	0x20000a94
  401688:	20000a98 	.word	0x20000a98

0040168c <prvAddNewTaskToReadyList>:
{
  40168c:	b510      	push	{r4, lr}
  40168e:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
  401690:	4b22      	ldr	r3, [pc, #136]	; (40171c <prvAddNewTaskToReadyList+0x90>)
  401692:	4798      	blx	r3
		uxCurrentNumberOfTasks++;
  401694:	4a22      	ldr	r2, [pc, #136]	; (401720 <prvAddNewTaskToReadyList+0x94>)
  401696:	6813      	ldr	r3, [r2, #0]
  401698:	3301      	adds	r3, #1
  40169a:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
  40169c:	4b21      	ldr	r3, [pc, #132]	; (401724 <prvAddNewTaskToReadyList+0x98>)
  40169e:	681b      	ldr	r3, [r3, #0]
  4016a0:	2b00      	cmp	r3, #0
  4016a2:	d032      	beq.n	40170a <prvAddNewTaskToReadyList+0x7e>
			if( xSchedulerRunning == pdFALSE )
  4016a4:	4b20      	ldr	r3, [pc, #128]	; (401728 <prvAddNewTaskToReadyList+0x9c>)
  4016a6:	681b      	ldr	r3, [r3, #0]
  4016a8:	b93b      	cbnz	r3, 4016ba <prvAddNewTaskToReadyList+0x2e>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
  4016aa:	4b1e      	ldr	r3, [pc, #120]	; (401724 <prvAddNewTaskToReadyList+0x98>)
  4016ac:	681b      	ldr	r3, [r3, #0]
  4016ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4016b0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4016b2:	429a      	cmp	r2, r3
  4016b4:	d801      	bhi.n	4016ba <prvAddNewTaskToReadyList+0x2e>
					pxCurrentTCB = pxNewTCB;
  4016b6:	4b1b      	ldr	r3, [pc, #108]	; (401724 <prvAddNewTaskToReadyList+0x98>)
  4016b8:	601c      	str	r4, [r3, #0]
		uxTaskNumber++;
  4016ba:	4a1c      	ldr	r2, [pc, #112]	; (40172c <prvAddNewTaskToReadyList+0xa0>)
  4016bc:	6813      	ldr	r3, [r2, #0]
  4016be:	3301      	adds	r3, #1
  4016c0:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
  4016c2:	64a3      	str	r3, [r4, #72]	; 0x48
		prvAddTaskToReadyList( pxNewTCB );
  4016c4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4016c6:	2201      	movs	r2, #1
  4016c8:	409a      	lsls	r2, r3
  4016ca:	4919      	ldr	r1, [pc, #100]	; (401730 <prvAddNewTaskToReadyList+0xa4>)
  4016cc:	6808      	ldr	r0, [r1, #0]
  4016ce:	4302      	orrs	r2, r0
  4016d0:	600a      	str	r2, [r1, #0]
  4016d2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4016d6:	009a      	lsls	r2, r3, #2
  4016d8:	1d21      	adds	r1, r4, #4
  4016da:	4816      	ldr	r0, [pc, #88]	; (401734 <prvAddNewTaskToReadyList+0xa8>)
  4016dc:	4410      	add	r0, r2
  4016de:	4b16      	ldr	r3, [pc, #88]	; (401738 <prvAddNewTaskToReadyList+0xac>)
  4016e0:	4798      	blx	r3
	taskEXIT_CRITICAL();
  4016e2:	4b16      	ldr	r3, [pc, #88]	; (40173c <prvAddNewTaskToReadyList+0xb0>)
  4016e4:	4798      	blx	r3
	if( xSchedulerRunning != pdFALSE )
  4016e6:	4b10      	ldr	r3, [pc, #64]	; (401728 <prvAddNewTaskToReadyList+0x9c>)
  4016e8:	681b      	ldr	r3, [r3, #0]
  4016ea:	b16b      	cbz	r3, 401708 <prvAddNewTaskToReadyList+0x7c>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
  4016ec:	4b0d      	ldr	r3, [pc, #52]	; (401724 <prvAddNewTaskToReadyList+0x98>)
  4016ee:	681b      	ldr	r3, [r3, #0]
  4016f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4016f2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4016f4:	429a      	cmp	r2, r3
  4016f6:	d207      	bcs.n	401708 <prvAddNewTaskToReadyList+0x7c>
			taskYIELD_IF_USING_PREEMPTION();
  4016f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4016fc:	4b10      	ldr	r3, [pc, #64]	; (401740 <prvAddNewTaskToReadyList+0xb4>)
  4016fe:	601a      	str	r2, [r3, #0]
  401700:	f3bf 8f4f 	dsb	sy
  401704:	f3bf 8f6f 	isb	sy
  401708:	bd10      	pop	{r4, pc}
			pxCurrentTCB = pxNewTCB;
  40170a:	4b06      	ldr	r3, [pc, #24]	; (401724 <prvAddNewTaskToReadyList+0x98>)
  40170c:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
  40170e:	6813      	ldr	r3, [r2, #0]
  401710:	2b01      	cmp	r3, #1
  401712:	d1d2      	bne.n	4016ba <prvAddNewTaskToReadyList+0x2e>
				prvInitialiseTaskLists();
  401714:	4b0b      	ldr	r3, [pc, #44]	; (401744 <prvAddNewTaskToReadyList+0xb8>)
  401716:	4798      	blx	r3
  401718:	e7cf      	b.n	4016ba <prvAddNewTaskToReadyList+0x2e>
  40171a:	bf00      	nop
  40171c:	00400785 	.word	0x00400785
  401720:	20000b3c 	.word	0x20000b3c
  401724:	20000a90 	.word	0x20000a90
  401728:	20000b9c 	.word	0x20000b9c
  40172c:	20000b4c 	.word	0x20000b4c
  401730:	20000b50 	.word	0x20000b50
  401734:	20000a9c 	.word	0x20000a9c
  401738:	0040063d 	.word	0x0040063d
  40173c:	004007cd 	.word	0x004007cd
  401740:	e000ed04 	.word	0xe000ed04
  401744:	00401629 	.word	0x00401629

00401748 <prvCheckTasksWaitingTermination>:
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
  401748:	4b0f      	ldr	r3, [pc, #60]	; (401788 <prvCheckTasksWaitingTermination+0x40>)
  40174a:	681b      	ldr	r3, [r3, #0]
  40174c:	b1d3      	cbz	r3, 401784 <prvCheckTasksWaitingTermination+0x3c>
{
  40174e:	b510      	push	{r4, lr}
			taskENTER_CRITICAL();
  401750:	4b0e      	ldr	r3, [pc, #56]	; (40178c <prvCheckTasksWaitingTermination+0x44>)
  401752:	4798      	blx	r3
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
  401754:	4b0e      	ldr	r3, [pc, #56]	; (401790 <prvCheckTasksWaitingTermination+0x48>)
  401756:	68db      	ldr	r3, [r3, #12]
  401758:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
  40175a:	1d20      	adds	r0, r4, #4
  40175c:	4b0d      	ldr	r3, [pc, #52]	; (401794 <prvCheckTasksWaitingTermination+0x4c>)
  40175e:	4798      	blx	r3
				--uxCurrentNumberOfTasks;
  401760:	4a0d      	ldr	r2, [pc, #52]	; (401798 <prvCheckTasksWaitingTermination+0x50>)
  401762:	6813      	ldr	r3, [r2, #0]
  401764:	3b01      	subs	r3, #1
  401766:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
  401768:	4a07      	ldr	r2, [pc, #28]	; (401788 <prvCheckTasksWaitingTermination+0x40>)
  40176a:	6813      	ldr	r3, [r2, #0]
  40176c:	3b01      	subs	r3, #1
  40176e:	6013      	str	r3, [r2, #0]
			taskEXIT_CRITICAL();
  401770:	4b0a      	ldr	r3, [pc, #40]	; (40179c <prvCheckTasksWaitingTermination+0x54>)
  401772:	4798      	blx	r3
			prvDeleteTCB( pxTCB );
  401774:	4620      	mov	r0, r4
  401776:	4b0a      	ldr	r3, [pc, #40]	; (4017a0 <prvCheckTasksWaitingTermination+0x58>)
  401778:	4798      	blx	r3
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
  40177a:	4b03      	ldr	r3, [pc, #12]	; (401788 <prvCheckTasksWaitingTermination+0x40>)
  40177c:	681b      	ldr	r3, [r3, #0]
  40177e:	2b00      	cmp	r3, #0
  401780:	d1e6      	bne.n	401750 <prvCheckTasksWaitingTermination+0x8>
}
  401782:	bd10      	pop	{r4, pc}
  401784:	4770      	bx	lr
  401786:	bf00      	nop
  401788:	20000b40 	.word	0x20000b40
  40178c:	00400785 	.word	0x00400785
  401790:	20000bb4 	.word	0x20000bb4
  401794:	00400689 	.word	0x00400689
  401798:	20000b3c 	.word	0x20000b3c
  40179c:	004007cd 	.word	0x004007cd
  4017a0:	00401559 	.word	0x00401559

004017a4 <prvIdleTask>:
{
  4017a4:	b508      	push	{r3, lr}
		prvCheckTasksWaitingTermination();
  4017a6:	4b07      	ldr	r3, [pc, #28]	; (4017c4 <prvIdleTask+0x20>)
  4017a8:	4798      	blx	r3
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
  4017aa:	4b07      	ldr	r3, [pc, #28]	; (4017c8 <prvIdleTask+0x24>)
  4017ac:	681b      	ldr	r3, [r3, #0]
  4017ae:	2b01      	cmp	r3, #1
  4017b0:	d9f9      	bls.n	4017a6 <prvIdleTask+0x2>
				taskYIELD();
  4017b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4017b6:	4b05      	ldr	r3, [pc, #20]	; (4017cc <prvIdleTask+0x28>)
  4017b8:	601a      	str	r2, [r3, #0]
  4017ba:	f3bf 8f4f 	dsb	sy
  4017be:	f3bf 8f6f 	isb	sy
  4017c2:	e7f0      	b.n	4017a6 <prvIdleTask+0x2>
  4017c4:	00401749 	.word	0x00401749
  4017c8:	20000a9c 	.word	0x20000a9c
  4017cc:	e000ed04 	.word	0xe000ed04

004017d0 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
  4017d0:	b570      	push	{r4, r5, r6, lr}
  4017d2:	4604      	mov	r4, r0
  4017d4:	460e      	mov	r6, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
  4017d6:	4b1d      	ldr	r3, [pc, #116]	; (40184c <prvAddCurrentTaskToDelayedList+0x7c>)
  4017d8:	681d      	ldr	r5, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
  4017da:	4b1d      	ldr	r3, [pc, #116]	; (401850 <prvAddCurrentTaskToDelayedList+0x80>)
  4017dc:	6818      	ldr	r0, [r3, #0]
  4017de:	3004      	adds	r0, #4
  4017e0:	4b1c      	ldr	r3, [pc, #112]	; (401854 <prvAddCurrentTaskToDelayedList+0x84>)
  4017e2:	4798      	blx	r3
  4017e4:	b950      	cbnz	r0, 4017fc <prvAddCurrentTaskToDelayedList+0x2c>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
  4017e6:	4b1a      	ldr	r3, [pc, #104]	; (401850 <prvAddCurrentTaskToDelayedList+0x80>)
  4017e8:	681b      	ldr	r3, [r3, #0]
  4017ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4017ec:	2301      	movs	r3, #1
  4017ee:	fa03 f202 	lsl.w	r2, r3, r2
  4017f2:	4919      	ldr	r1, [pc, #100]	; (401858 <prvAddCurrentTaskToDelayedList+0x88>)
  4017f4:	680b      	ldr	r3, [r1, #0]
  4017f6:	ea23 0302 	bic.w	r3, r3, r2
  4017fa:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
  4017fc:	f1b4 3fff 	cmp.w	r4, #4294967295
  401800:	d013      	beq.n	40182a <prvAddCurrentTaskToDelayedList+0x5a>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
  401802:	442c      	add	r4, r5

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
  401804:	4b12      	ldr	r3, [pc, #72]	; (401850 <prvAddCurrentTaskToDelayedList+0x80>)
  401806:	681b      	ldr	r3, [r3, #0]
  401808:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
  40180a:	42a5      	cmp	r5, r4
  40180c:	d816      	bhi.n	40183c <prvAddCurrentTaskToDelayedList+0x6c>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
  40180e:	4b13      	ldr	r3, [pc, #76]	; (40185c <prvAddCurrentTaskToDelayedList+0x8c>)
  401810:	6818      	ldr	r0, [r3, #0]
  401812:	4b0f      	ldr	r3, [pc, #60]	; (401850 <prvAddCurrentTaskToDelayedList+0x80>)
  401814:	6819      	ldr	r1, [r3, #0]
  401816:	3104      	adds	r1, #4
  401818:	4b11      	ldr	r3, [pc, #68]	; (401860 <prvAddCurrentTaskToDelayedList+0x90>)
  40181a:	4798      	blx	r3

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
  40181c:	4b11      	ldr	r3, [pc, #68]	; (401864 <prvAddCurrentTaskToDelayedList+0x94>)
  40181e:	681b      	ldr	r3, [r3, #0]
  401820:	429c      	cmp	r4, r3
  401822:	d201      	bcs.n	401828 <prvAddCurrentTaskToDelayedList+0x58>
				{
					xNextTaskUnblockTime = xTimeToWake;
  401824:	4b0f      	ldr	r3, [pc, #60]	; (401864 <prvAddCurrentTaskToDelayedList+0x94>)
  401826:	601c      	str	r4, [r3, #0]
  401828:	bd70      	pop	{r4, r5, r6, pc}
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
  40182a:	2e00      	cmp	r6, #0
  40182c:	d0e9      	beq.n	401802 <prvAddCurrentTaskToDelayedList+0x32>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
  40182e:	4b08      	ldr	r3, [pc, #32]	; (401850 <prvAddCurrentTaskToDelayedList+0x80>)
  401830:	6819      	ldr	r1, [r3, #0]
  401832:	3104      	adds	r1, #4
  401834:	480c      	ldr	r0, [pc, #48]	; (401868 <prvAddCurrentTaskToDelayedList+0x98>)
  401836:	4b0d      	ldr	r3, [pc, #52]	; (40186c <prvAddCurrentTaskToDelayedList+0x9c>)
  401838:	4798      	blx	r3
  40183a:	bd70      	pop	{r4, r5, r6, pc}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
  40183c:	4b0c      	ldr	r3, [pc, #48]	; (401870 <prvAddCurrentTaskToDelayedList+0xa0>)
  40183e:	6818      	ldr	r0, [r3, #0]
  401840:	4b03      	ldr	r3, [pc, #12]	; (401850 <prvAddCurrentTaskToDelayedList+0x80>)
  401842:	6819      	ldr	r1, [r3, #0]
  401844:	3104      	adds	r1, #4
  401846:	4b06      	ldr	r3, [pc, #24]	; (401860 <prvAddCurrentTaskToDelayedList+0x90>)
  401848:	4798      	blx	r3
  40184a:	bd70      	pop	{r4, r5, r6, pc}
  40184c:	20000bc8 	.word	0x20000bc8
  401850:	20000a90 	.word	0x20000a90
  401854:	00400689 	.word	0x00400689
  401858:	20000b50 	.word	0x20000b50
  40185c:	20000a94 	.word	0x20000a94
  401860:	00400655 	.word	0x00400655
  401864:	20000b80 	.word	0x20000b80
  401868:	20000ba0 	.word	0x20000ba0
  40186c:	0040063d 	.word	0x0040063d
  401870:	20000a98 	.word	0x20000a98

00401874 <prvWriteNameToBuffer>:
	{
  401874:	b510      	push	{r4, lr}
  401876:	4604      	mov	r4, r0
		strcpy( pcBuffer, pcTaskName );
  401878:	4b07      	ldr	r3, [pc, #28]	; (401898 <prvWriteNameToBuffer+0x24>)
  40187a:	4798      	blx	r3
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
  40187c:	4620      	mov	r0, r4
  40187e:	4b07      	ldr	r3, [pc, #28]	; (40189c <prvWriteNameToBuffer+0x28>)
  401880:	4798      	blx	r3
  401882:	e002      	b.n	40188a <prvWriteNameToBuffer+0x16>
			pcBuffer[ x ] = ' ';
  401884:	2320      	movs	r3, #32
  401886:	5423      	strb	r3, [r4, r0]
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
  401888:	3001      	adds	r0, #1
  40188a:	2812      	cmp	r0, #18
  40188c:	d9fa      	bls.n	401884 <prvWriteNameToBuffer+0x10>
		pcBuffer[ x ] = ( char ) 0x00;
  40188e:	2300      	movs	r3, #0
  401890:	5423      	strb	r3, [r4, r0]
	}
  401892:	4420      	add	r0, r4
  401894:	bd10      	pop	{r4, pc}
  401896:	bf00      	nop
  401898:	00403735 	.word	0x00403735
  40189c:	00403801 	.word	0x00403801

004018a0 <xTaskCreate>:
	{
  4018a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4018a4:	b085      	sub	sp, #20
  4018a6:	4606      	mov	r6, r0
  4018a8:	460f      	mov	r7, r1
  4018aa:	4615      	mov	r5, r2
  4018ac:	4698      	mov	r8, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
  4018ae:	0090      	lsls	r0, r2, #2
  4018b0:	4b14      	ldr	r3, [pc, #80]	; (401904 <xTaskCreate+0x64>)
  4018b2:	4798      	blx	r3
			if( pxStack != NULL )
  4018b4:	b300      	cbz	r0, 4018f8 <xTaskCreate+0x58>
  4018b6:	4681      	mov	r9, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
  4018b8:	206c      	movs	r0, #108	; 0x6c
  4018ba:	4b12      	ldr	r3, [pc, #72]	; (401904 <xTaskCreate+0x64>)
  4018bc:	4798      	blx	r3
				if( pxNewTCB != NULL )
  4018be:	4604      	mov	r4, r0
  4018c0:	b1b0      	cbz	r0, 4018f0 <xTaskCreate+0x50>
					pxNewTCB->pxStack = pxStack;
  4018c2:	f8c0 9030 	str.w	r9, [r0, #48]	; 0x30
		if( pxNewTCB != NULL )
  4018c6:	b1cc      	cbz	r4, 4018fc <xTaskCreate+0x5c>
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
  4018c8:	2300      	movs	r3, #0
  4018ca:	9303      	str	r3, [sp, #12]
  4018cc:	9402      	str	r4, [sp, #8]
  4018ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4018d0:	9301      	str	r3, [sp, #4]
  4018d2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4018d4:	9300      	str	r3, [sp, #0]
  4018d6:	4643      	mov	r3, r8
  4018d8:	462a      	mov	r2, r5
  4018da:	4639      	mov	r1, r7
  4018dc:	4630      	mov	r0, r6
  4018de:	4d0a      	ldr	r5, [pc, #40]	; (401908 <xTaskCreate+0x68>)
  4018e0:	47a8      	blx	r5
			prvAddNewTaskToReadyList( pxNewTCB );
  4018e2:	4620      	mov	r0, r4
  4018e4:	4b09      	ldr	r3, [pc, #36]	; (40190c <xTaskCreate+0x6c>)
  4018e6:	4798      	blx	r3
			xReturn = pdPASS;
  4018e8:	2001      	movs	r0, #1
	}
  4018ea:	b005      	add	sp, #20
  4018ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
  4018f0:	4648      	mov	r0, r9
  4018f2:	4b07      	ldr	r3, [pc, #28]	; (401910 <xTaskCreate+0x70>)
  4018f4:	4798      	blx	r3
  4018f6:	e7e6      	b.n	4018c6 <xTaskCreate+0x26>
				pxNewTCB = NULL;
  4018f8:	2400      	movs	r4, #0
  4018fa:	e7e4      	b.n	4018c6 <xTaskCreate+0x26>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  4018fc:	f04f 30ff 	mov.w	r0, #4294967295
		return xReturn;
  401900:	e7f3      	b.n	4018ea <xTaskCreate+0x4a>
  401902:	bf00      	nop
  401904:	00400a99 	.word	0x00400a99
  401908:	0040156d 	.word	0x0040156d
  40190c:	0040168d 	.word	0x0040168d
  401910:	00400b7d 	.word	0x00400b7d

00401914 <eTaskGetState>:
	{
  401914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		configASSERT( pxTCB );
  401916:	4605      	mov	r5, r0
  401918:	b1c8      	cbz	r0, 40194e <eTaskGetState+0x3a>
		if( pxTCB == pxCurrentTCB )
  40191a:	4b1b      	ldr	r3, [pc, #108]	; (401988 <eTaskGetState+0x74>)
  40191c:	681b      	ldr	r3, [r3, #0]
  40191e:	429d      	cmp	r5, r3
  401920:	d02a      	beq.n	401978 <eTaskGetState+0x64>
			taskENTER_CRITICAL();
  401922:	4b1a      	ldr	r3, [pc, #104]	; (40198c <eTaskGetState+0x78>)
  401924:	4798      	blx	r3
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
  401926:	696c      	ldr	r4, [r5, #20]
				pxDelayedList = pxDelayedTaskList;
  401928:	4b19      	ldr	r3, [pc, #100]	; (401990 <eTaskGetState+0x7c>)
  40192a:	681e      	ldr	r6, [r3, #0]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
  40192c:	4b19      	ldr	r3, [pc, #100]	; (401994 <eTaskGetState+0x80>)
  40192e:	681f      	ldr	r7, [r3, #0]
			taskEXIT_CRITICAL();
  401930:	4b19      	ldr	r3, [pc, #100]	; (401998 <eTaskGetState+0x84>)
  401932:	4798      	blx	r3
			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
  401934:	42b4      	cmp	r4, r6
  401936:	d021      	beq.n	40197c <eTaskGetState+0x68>
  401938:	42bc      	cmp	r4, r7
  40193a:	d021      	beq.n	401980 <eTaskGetState+0x6c>
				else if( pxStateList == &xSuspendedTaskList )
  40193c:	4b17      	ldr	r3, [pc, #92]	; (40199c <eTaskGetState+0x88>)
  40193e:	429c      	cmp	r4, r3
  401940:	d00b      	beq.n	40195a <eTaskGetState+0x46>
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
  401942:	4b17      	ldr	r3, [pc, #92]	; (4019a0 <eTaskGetState+0x8c>)
  401944:	429c      	cmp	r4, r3
  401946:	d01d      	beq.n	401984 <eTaskGetState+0x70>
  401948:	b1a4      	cbz	r4, 401974 <eTaskGetState+0x60>
				eReturn = eReady;
  40194a:	2001      	movs	r0, #1
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
  40194c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		configASSERT( pxTCB );
  40194e:	f44f 61ad 	mov.w	r1, #1384	; 0x568
  401952:	4814      	ldr	r0, [pc, #80]	; (4019a4 <eTaskGetState+0x90>)
  401954:	4b14      	ldr	r3, [pc, #80]	; (4019a8 <eTaskGetState+0x94>)
  401956:	4798      	blx	r3
  401958:	e7df      	b.n	40191a <eTaskGetState+0x6>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
  40195a:	6aab      	ldr	r3, [r5, #40]	; 0x28
  40195c:	b10b      	cbz	r3, 401962 <eTaskGetState+0x4e>
						eReturn = eBlocked;
  40195e:	2002      	movs	r0, #2
  401960:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
  401962:	f895 3068 	ldrb.w	r3, [r5, #104]	; 0x68
  401966:	b2db      	uxtb	r3, r3
  401968:	2b01      	cmp	r3, #1
  40196a:	d001      	beq.n	401970 <eTaskGetState+0x5c>
								eReturn = eSuspended;
  40196c:	2003      	movs	r0, #3
  40196e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
								eReturn = eBlocked;
  401970:	2002      	movs	r0, #2
  401972:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					eReturn = eDeleted;
  401974:	2004      	movs	r0, #4
  401976:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			eReturn = eRunning;
  401978:	2000      	movs	r0, #0
  40197a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				eReturn = eBlocked;
  40197c:	2002      	movs	r0, #2
  40197e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401980:	2002      	movs	r0, #2
  401982:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					eReturn = eDeleted;
  401984:	2004      	movs	r0, #4
  401986:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401988:	20000a90 	.word	0x20000a90
  40198c:	00400785 	.word	0x00400785
  401990:	20000a94 	.word	0x20000a94
  401994:	20000a98 	.word	0x20000a98
  401998:	004007cd 	.word	0x004007cd
  40199c:	20000ba0 	.word	0x20000ba0
  4019a0:	20000bb4 	.word	0x20000bb4
  4019a4:	00407fec 	.word	0x00407fec
  4019a8:	00403475 	.word	0x00403475

004019ac <vTaskStartScheduler>:
{
  4019ac:	b510      	push	{r4, lr}
  4019ae:	b082      	sub	sp, #8
		xReturn = xTaskCreate(	prvIdleTask,
  4019b0:	4b17      	ldr	r3, [pc, #92]	; (401a10 <vTaskStartScheduler+0x64>)
  4019b2:	9301      	str	r3, [sp, #4]
  4019b4:	2300      	movs	r3, #0
  4019b6:	9300      	str	r3, [sp, #0]
  4019b8:	2282      	movs	r2, #130	; 0x82
  4019ba:	4916      	ldr	r1, [pc, #88]	; (401a14 <vTaskStartScheduler+0x68>)
  4019bc:	4816      	ldr	r0, [pc, #88]	; (401a18 <vTaskStartScheduler+0x6c>)
  4019be:	4c17      	ldr	r4, [pc, #92]	; (401a1c <vTaskStartScheduler+0x70>)
  4019c0:	47a0      	blx	r4
		if( xReturn == pdPASS )
  4019c2:	2801      	cmp	r0, #1
  4019c4:	d006      	beq.n	4019d4 <vTaskStartScheduler+0x28>
	if( xReturn == pdPASS )
  4019c6:	2801      	cmp	r0, #1
  4019c8:	d007      	beq.n	4019da <vTaskStartScheduler+0x2e>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
  4019ca:	f1b0 3fff 	cmp.w	r0, #4294967295
  4019ce:	d019      	beq.n	401a04 <vTaskStartScheduler+0x58>
}
  4019d0:	b002      	add	sp, #8
  4019d2:	bd10      	pop	{r4, pc}
			xReturn = xTimerCreateTimerTask();
  4019d4:	4b12      	ldr	r3, [pc, #72]	; (401a20 <vTaskStartScheduler+0x74>)
  4019d6:	4798      	blx	r3
  4019d8:	e7f5      	b.n	4019c6 <vTaskStartScheduler+0x1a>
	__asm volatile
  4019da:	f04f 0350 	mov.w	r3, #80	; 0x50
  4019de:	f383 8811 	msr	BASEPRI, r3
  4019e2:	f3bf 8f6f 	isb	sy
  4019e6:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
  4019ea:	f04f 32ff 	mov.w	r2, #4294967295
  4019ee:	4b0d      	ldr	r3, [pc, #52]	; (401a24 <vTaskStartScheduler+0x78>)
  4019f0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
  4019f2:	2201      	movs	r2, #1
  4019f4:	4b0c      	ldr	r3, [pc, #48]	; (401a28 <vTaskStartScheduler+0x7c>)
  4019f6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
  4019f8:	2200      	movs	r2, #0
  4019fa:	4b0c      	ldr	r3, [pc, #48]	; (401a2c <vTaskStartScheduler+0x80>)
  4019fc:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
  4019fe:	4b0c      	ldr	r3, [pc, #48]	; (401a30 <vTaskStartScheduler+0x84>)
  401a00:	4798      	blx	r3
  401a02:	e7e5      	b.n	4019d0 <vTaskStartScheduler+0x24>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
  401a04:	f44f 6102 	mov.w	r1, #2080	; 0x820
  401a08:	480a      	ldr	r0, [pc, #40]	; (401a34 <vTaskStartScheduler+0x88>)
  401a0a:	4b0b      	ldr	r3, [pc, #44]	; (401a38 <vTaskStartScheduler+0x8c>)
  401a0c:	4798      	blx	r3
}
  401a0e:	e7df      	b.n	4019d0 <vTaskStartScheduler+0x24>
  401a10:	20000b7c 	.word	0x20000b7c
  401a14:	00408014 	.word	0x00408014
  401a18:	004017a5 	.word	0x004017a5
  401a1c:	004018a1 	.word	0x004018a1
  401a20:	00402485 	.word	0x00402485
  401a24:	20000b80 	.word	0x20000b80
  401a28:	20000b9c 	.word	0x20000b9c
  401a2c:	20000bc8 	.word	0x20000bc8
  401a30:	004008cd 	.word	0x004008cd
  401a34:	00407fec 	.word	0x00407fec
  401a38:	00403475 	.word	0x00403475

00401a3c <vTaskSuspendAll>:
	++uxSchedulerSuspended;
  401a3c:	4a02      	ldr	r2, [pc, #8]	; (401a48 <vTaskSuspendAll+0xc>)
  401a3e:	6813      	ldr	r3, [r2, #0]
  401a40:	3301      	adds	r3, #1
  401a42:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
  401a44:	4770      	bx	lr
  401a46:	bf00      	nop
  401a48:	20000b48 	.word	0x20000b48

00401a4c <xTaskGetTickCount>:
		xTicks = xTickCount;
  401a4c:	4b01      	ldr	r3, [pc, #4]	; (401a54 <xTaskGetTickCount+0x8>)
  401a4e:	6818      	ldr	r0, [r3, #0]
}
  401a50:	4770      	bx	lr
  401a52:	bf00      	nop
  401a54:	20000bc8 	.word	0x20000bc8

00401a58 <xTaskIncrementTick>:
{
  401a58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  401a5a:	4b38      	ldr	r3, [pc, #224]	; (401b3c <xTaskIncrementTick+0xe4>)
  401a5c:	681b      	ldr	r3, [r3, #0]
  401a5e:	2b00      	cmp	r3, #0
  401a60:	d161      	bne.n	401b26 <xTaskIncrementTick+0xce>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
  401a62:	4b37      	ldr	r3, [pc, #220]	; (401b40 <xTaskIncrementTick+0xe8>)
  401a64:	681e      	ldr	r6, [r3, #0]
  401a66:	3601      	adds	r6, #1
		xTickCount = xConstTickCount;
  401a68:	601e      	str	r6, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
  401a6a:	b97e      	cbnz	r6, 401a8c <xTaskIncrementTick+0x34>
			taskSWITCH_DELAYED_LISTS();
  401a6c:	4b35      	ldr	r3, [pc, #212]	; (401b44 <xTaskIncrementTick+0xec>)
  401a6e:	681b      	ldr	r3, [r3, #0]
  401a70:	681b      	ldr	r3, [r3, #0]
  401a72:	b9e3      	cbnz	r3, 401aae <xTaskIncrementTick+0x56>
  401a74:	4a33      	ldr	r2, [pc, #204]	; (401b44 <xTaskIncrementTick+0xec>)
  401a76:	6811      	ldr	r1, [r2, #0]
  401a78:	4b33      	ldr	r3, [pc, #204]	; (401b48 <xTaskIncrementTick+0xf0>)
  401a7a:	6818      	ldr	r0, [r3, #0]
  401a7c:	6010      	str	r0, [r2, #0]
  401a7e:	6019      	str	r1, [r3, #0]
  401a80:	4a32      	ldr	r2, [pc, #200]	; (401b4c <xTaskIncrementTick+0xf4>)
  401a82:	6813      	ldr	r3, [r2, #0]
  401a84:	3301      	adds	r3, #1
  401a86:	6013      	str	r3, [r2, #0]
  401a88:	4b31      	ldr	r3, [pc, #196]	; (401b50 <xTaskIncrementTick+0xf8>)
  401a8a:	4798      	blx	r3
		if( xConstTickCount >= xNextTaskUnblockTime )
  401a8c:	4b31      	ldr	r3, [pc, #196]	; (401b54 <xTaskIncrementTick+0xfc>)
  401a8e:	681b      	ldr	r3, [r3, #0]
  401a90:	429e      	cmp	r6, r3
  401a92:	d23e      	bcs.n	401b12 <xTaskIncrementTick+0xba>
BaseType_t xSwitchRequired = pdFALSE;
  401a94:	2700      	movs	r7, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
  401a96:	4b30      	ldr	r3, [pc, #192]	; (401b58 <xTaskIncrementTick+0x100>)
  401a98:	681b      	ldr	r3, [r3, #0]
  401a9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401a9c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  401aa0:	009a      	lsls	r2, r3, #2
  401aa2:	4b2e      	ldr	r3, [pc, #184]	; (401b5c <xTaskIncrementTick+0x104>)
  401aa4:	589b      	ldr	r3, [r3, r2]
  401aa6:	2b01      	cmp	r3, #1
  401aa8:	d942      	bls.n	401b30 <xTaskIncrementTick+0xd8>
				xSwitchRequired = pdTRUE;
  401aaa:	2701      	movs	r7, #1
  401aac:	e040      	b.n	401b30 <xTaskIncrementTick+0xd8>
			taskSWITCH_DELAYED_LISTS();
  401aae:	f640 217f 	movw	r1, #2687	; 0xa7f
  401ab2:	482b      	ldr	r0, [pc, #172]	; (401b60 <xTaskIncrementTick+0x108>)
  401ab4:	4b2b      	ldr	r3, [pc, #172]	; (401b64 <xTaskIncrementTick+0x10c>)
  401ab6:	4798      	blx	r3
  401ab8:	e7dc      	b.n	401a74 <xTaskIncrementTick+0x1c>
							xSwitchRequired = pdTRUE;
  401aba:	2701      	movs	r7, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  401abc:	4b21      	ldr	r3, [pc, #132]	; (401b44 <xTaskIncrementTick+0xec>)
  401abe:	681b      	ldr	r3, [r3, #0]
  401ac0:	681b      	ldr	r3, [r3, #0]
  401ac2:	b343      	cbz	r3, 401b16 <xTaskIncrementTick+0xbe>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
  401ac4:	4b1f      	ldr	r3, [pc, #124]	; (401b44 <xTaskIncrementTick+0xec>)
  401ac6:	681b      	ldr	r3, [r3, #0]
  401ac8:	68db      	ldr	r3, [r3, #12]
  401aca:	68dc      	ldr	r4, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
  401acc:	6863      	ldr	r3, [r4, #4]
					if( xConstTickCount < xItemValue )
  401ace:	429e      	cmp	r6, r3
  401ad0:	d326      	bcc.n	401b20 <xTaskIncrementTick+0xc8>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
  401ad2:	1d25      	adds	r5, r4, #4
  401ad4:	4628      	mov	r0, r5
  401ad6:	4b24      	ldr	r3, [pc, #144]	; (401b68 <xTaskIncrementTick+0x110>)
  401ad8:	4798      	blx	r3
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
  401ada:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  401adc:	b11b      	cbz	r3, 401ae6 <xTaskIncrementTick+0x8e>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  401ade:	f104 0018 	add.w	r0, r4, #24
  401ae2:	4b21      	ldr	r3, [pc, #132]	; (401b68 <xTaskIncrementTick+0x110>)
  401ae4:	4798      	blx	r3
					prvAddTaskToReadyList( pxTCB );
  401ae6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  401ae8:	2201      	movs	r2, #1
  401aea:	409a      	lsls	r2, r3
  401aec:	491f      	ldr	r1, [pc, #124]	; (401b6c <xTaskIncrementTick+0x114>)
  401aee:	6808      	ldr	r0, [r1, #0]
  401af0:	4302      	orrs	r2, r0
  401af2:	600a      	str	r2, [r1, #0]
  401af4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  401af8:	009a      	lsls	r2, r3, #2
  401afa:	4629      	mov	r1, r5
  401afc:	4817      	ldr	r0, [pc, #92]	; (401b5c <xTaskIncrementTick+0x104>)
  401afe:	4410      	add	r0, r2
  401b00:	4b1b      	ldr	r3, [pc, #108]	; (401b70 <xTaskIncrementTick+0x118>)
  401b02:	4798      	blx	r3
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  401b04:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  401b06:	4b14      	ldr	r3, [pc, #80]	; (401b58 <xTaskIncrementTick+0x100>)
  401b08:	681b      	ldr	r3, [r3, #0]
  401b0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401b0c:	429a      	cmp	r2, r3
  401b0e:	d2d4      	bcs.n	401aba <xTaskIncrementTick+0x62>
  401b10:	e7d4      	b.n	401abc <xTaskIncrementTick+0x64>
  401b12:	2700      	movs	r7, #0
  401b14:	e7d2      	b.n	401abc <xTaskIncrementTick+0x64>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401b16:	f04f 32ff 	mov.w	r2, #4294967295
  401b1a:	4b0e      	ldr	r3, [pc, #56]	; (401b54 <xTaskIncrementTick+0xfc>)
  401b1c:	601a      	str	r2, [r3, #0]
					break;
  401b1e:	e7ba      	b.n	401a96 <xTaskIncrementTick+0x3e>
						xNextTaskUnblockTime = xItemValue;
  401b20:	4a0c      	ldr	r2, [pc, #48]	; (401b54 <xTaskIncrementTick+0xfc>)
  401b22:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
  401b24:	e7b7      	b.n	401a96 <xTaskIncrementTick+0x3e>
		++uxPendedTicks;
  401b26:	4a13      	ldr	r2, [pc, #76]	; (401b74 <xTaskIncrementTick+0x11c>)
  401b28:	6813      	ldr	r3, [r2, #0]
  401b2a:	3301      	adds	r3, #1
  401b2c:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
  401b2e:	2700      	movs	r7, #0
		if( xYieldPending != pdFALSE )
  401b30:	4b11      	ldr	r3, [pc, #68]	; (401b78 <xTaskIncrementTick+0x120>)
  401b32:	681b      	ldr	r3, [r3, #0]
  401b34:	b103      	cbz	r3, 401b38 <xTaskIncrementTick+0xe0>
			xSwitchRequired = pdTRUE;
  401b36:	2701      	movs	r7, #1
}
  401b38:	4638      	mov	r0, r7
  401b3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401b3c:	20000b48 	.word	0x20000b48
  401b40:	20000bc8 	.word	0x20000bc8
  401b44:	20000a94 	.word	0x20000a94
  401b48:	20000a98 	.word	0x20000a98
  401b4c:	20000b84 	.word	0x20000b84
  401b50:	0040152d 	.word	0x0040152d
  401b54:	20000b80 	.word	0x20000b80
  401b58:	20000a90 	.word	0x20000a90
  401b5c:	20000a9c 	.word	0x20000a9c
  401b60:	00407fec 	.word	0x00407fec
  401b64:	00403475 	.word	0x00403475
  401b68:	00400689 	.word	0x00400689
  401b6c:	20000b50 	.word	0x20000b50
  401b70:	0040063d 	.word	0x0040063d
  401b74:	20000b44 	.word	0x20000b44
  401b78:	20000bcc 	.word	0x20000bcc

00401b7c <xTaskResumeAll>:
{
  401b7c:	b570      	push	{r4, r5, r6, lr}
	configASSERT( uxSchedulerSuspended );
  401b7e:	4b34      	ldr	r3, [pc, #208]	; (401c50 <xTaskResumeAll+0xd4>)
  401b80:	681b      	ldr	r3, [r3, #0]
  401b82:	2b00      	cmp	r3, #0
  401b84:	d034      	beq.n	401bf0 <xTaskResumeAll+0x74>
	taskENTER_CRITICAL();
  401b86:	4b33      	ldr	r3, [pc, #204]	; (401c54 <xTaskResumeAll+0xd8>)
  401b88:	4798      	blx	r3
		--uxSchedulerSuspended;
  401b8a:	4b31      	ldr	r3, [pc, #196]	; (401c50 <xTaskResumeAll+0xd4>)
  401b8c:	681a      	ldr	r2, [r3, #0]
  401b8e:	3a01      	subs	r2, #1
  401b90:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  401b92:	681b      	ldr	r3, [r3, #0]
  401b94:	2b00      	cmp	r3, #0
  401b96:	d154      	bne.n	401c42 <xTaskResumeAll+0xc6>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
  401b98:	4b2f      	ldr	r3, [pc, #188]	; (401c58 <xTaskResumeAll+0xdc>)
  401b9a:	681b      	ldr	r3, [r3, #0]
  401b9c:	2b00      	cmp	r3, #0
  401b9e:	d02d      	beq.n	401bfc <xTaskResumeAll+0x80>
  401ba0:	2400      	movs	r4, #0
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  401ba2:	4b2e      	ldr	r3, [pc, #184]	; (401c5c <xTaskResumeAll+0xe0>)
  401ba4:	681b      	ldr	r3, [r3, #0]
  401ba6:	2b00      	cmp	r3, #0
  401ba8:	d02a      	beq.n	401c00 <xTaskResumeAll+0x84>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
  401baa:	4b2c      	ldr	r3, [pc, #176]	; (401c5c <xTaskResumeAll+0xe0>)
  401bac:	68db      	ldr	r3, [r3, #12]
  401bae:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  401bb0:	f104 0018 	add.w	r0, r4, #24
  401bb4:	4e2a      	ldr	r6, [pc, #168]	; (401c60 <xTaskResumeAll+0xe4>)
  401bb6:	47b0      	blx	r6
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
  401bb8:	1d25      	adds	r5, r4, #4
  401bba:	4628      	mov	r0, r5
  401bbc:	47b0      	blx	r6
					prvAddTaskToReadyList( pxTCB );
  401bbe:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  401bc0:	2201      	movs	r2, #1
  401bc2:	409a      	lsls	r2, r3
  401bc4:	4927      	ldr	r1, [pc, #156]	; (401c64 <xTaskResumeAll+0xe8>)
  401bc6:	6808      	ldr	r0, [r1, #0]
  401bc8:	4302      	orrs	r2, r0
  401bca:	600a      	str	r2, [r1, #0]
  401bcc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  401bd0:	009a      	lsls	r2, r3, #2
  401bd2:	4629      	mov	r1, r5
  401bd4:	4824      	ldr	r0, [pc, #144]	; (401c68 <xTaskResumeAll+0xec>)
  401bd6:	4410      	add	r0, r2
  401bd8:	4b24      	ldr	r3, [pc, #144]	; (401c6c <xTaskResumeAll+0xf0>)
  401bda:	4798      	blx	r3
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  401bdc:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  401bde:	4b24      	ldr	r3, [pc, #144]	; (401c70 <xTaskResumeAll+0xf4>)
  401be0:	681b      	ldr	r3, [r3, #0]
  401be2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401be4:	429a      	cmp	r2, r3
  401be6:	d3dc      	bcc.n	401ba2 <xTaskResumeAll+0x26>
						xYieldPending = pdTRUE;
  401be8:	2201      	movs	r2, #1
  401bea:	4b22      	ldr	r3, [pc, #136]	; (401c74 <xTaskResumeAll+0xf8>)
  401bec:	601a      	str	r2, [r3, #0]
  401bee:	e7d8      	b.n	401ba2 <xTaskResumeAll+0x26>
	configASSERT( uxSchedulerSuspended );
  401bf0:	f640 0185 	movw	r1, #2181	; 0x885
  401bf4:	4820      	ldr	r0, [pc, #128]	; (401c78 <xTaskResumeAll+0xfc>)
  401bf6:	4b21      	ldr	r3, [pc, #132]	; (401c7c <xTaskResumeAll+0x100>)
  401bf8:	4798      	blx	r3
  401bfa:	e7c4      	b.n	401b86 <xTaskResumeAll+0xa>
BaseType_t xAlreadyYielded = pdFALSE;
  401bfc:	2400      	movs	r4, #0
  401bfe:	e021      	b.n	401c44 <xTaskResumeAll+0xc8>
				if( pxTCB != NULL )
  401c00:	b10c      	cbz	r4, 401c06 <xTaskResumeAll+0x8a>
					prvResetNextTaskUnblockTime();
  401c02:	4b1f      	ldr	r3, [pc, #124]	; (401c80 <xTaskResumeAll+0x104>)
  401c04:	4798      	blx	r3
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
  401c06:	4b1f      	ldr	r3, [pc, #124]	; (401c84 <xTaskResumeAll+0x108>)
  401c08:	681c      	ldr	r4, [r3, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
  401c0a:	b974      	cbnz	r4, 401c2a <xTaskResumeAll+0xae>
				if( xYieldPending != pdFALSE )
  401c0c:	4b19      	ldr	r3, [pc, #100]	; (401c74 <xTaskResumeAll+0xf8>)
  401c0e:	681b      	ldr	r3, [r3, #0]
  401c10:	b1e3      	cbz	r3, 401c4c <xTaskResumeAll+0xd0>
					taskYIELD_IF_USING_PREEMPTION();
  401c12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401c16:	4b1c      	ldr	r3, [pc, #112]	; (401c88 <xTaskResumeAll+0x10c>)
  401c18:	601a      	str	r2, [r3, #0]
  401c1a:	f3bf 8f4f 	dsb	sy
  401c1e:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
  401c22:	2401      	movs	r4, #1
  401c24:	e00e      	b.n	401c44 <xTaskResumeAll+0xc8>
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
  401c26:	3c01      	subs	r4, #1
  401c28:	d007      	beq.n	401c3a <xTaskResumeAll+0xbe>
							if( xTaskIncrementTick() != pdFALSE )
  401c2a:	4b18      	ldr	r3, [pc, #96]	; (401c8c <xTaskResumeAll+0x110>)
  401c2c:	4798      	blx	r3
  401c2e:	2800      	cmp	r0, #0
  401c30:	d0f9      	beq.n	401c26 <xTaskResumeAll+0xaa>
								xYieldPending = pdTRUE;
  401c32:	2201      	movs	r2, #1
  401c34:	4b0f      	ldr	r3, [pc, #60]	; (401c74 <xTaskResumeAll+0xf8>)
  401c36:	601a      	str	r2, [r3, #0]
  401c38:	e7f5      	b.n	401c26 <xTaskResumeAll+0xaa>
						uxPendedTicks = 0;
  401c3a:	2200      	movs	r2, #0
  401c3c:	4b11      	ldr	r3, [pc, #68]	; (401c84 <xTaskResumeAll+0x108>)
  401c3e:	601a      	str	r2, [r3, #0]
  401c40:	e7e4      	b.n	401c0c <xTaskResumeAll+0x90>
BaseType_t xAlreadyYielded = pdFALSE;
  401c42:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  401c44:	4b12      	ldr	r3, [pc, #72]	; (401c90 <xTaskResumeAll+0x114>)
  401c46:	4798      	blx	r3
}
  401c48:	4620      	mov	r0, r4
  401c4a:	bd70      	pop	{r4, r5, r6, pc}
BaseType_t xAlreadyYielded = pdFALSE;
  401c4c:	2400      	movs	r4, #0
  401c4e:	e7f9      	b.n	401c44 <xTaskResumeAll+0xc8>
  401c50:	20000b48 	.word	0x20000b48
  401c54:	00400785 	.word	0x00400785
  401c58:	20000b3c 	.word	0x20000b3c
  401c5c:	20000b88 	.word	0x20000b88
  401c60:	00400689 	.word	0x00400689
  401c64:	20000b50 	.word	0x20000b50
  401c68:	20000a9c 	.word	0x20000a9c
  401c6c:	0040063d 	.word	0x0040063d
  401c70:	20000a90 	.word	0x20000a90
  401c74:	20000bcc 	.word	0x20000bcc
  401c78:	00407fec 	.word	0x00407fec
  401c7c:	00403475 	.word	0x00403475
  401c80:	0040152d 	.word	0x0040152d
  401c84:	20000b44 	.word	0x20000b44
  401c88:	e000ed04 	.word	0xe000ed04
  401c8c:	00401a59 	.word	0x00401a59
  401c90:	004007cd 	.word	0x004007cd

00401c94 <vTaskDelay>:
	{
  401c94:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
  401c96:	b1d8      	cbz	r0, 401cd0 <vTaskDelay+0x3c>
  401c98:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
  401c9a:	4b0e      	ldr	r3, [pc, #56]	; (401cd4 <vTaskDelay+0x40>)
  401c9c:	681b      	ldr	r3, [r3, #0]
  401c9e:	b98b      	cbnz	r3, 401cc4 <vTaskDelay+0x30>
			vTaskSuspendAll();
  401ca0:	4b0d      	ldr	r3, [pc, #52]	; (401cd8 <vTaskDelay+0x44>)
  401ca2:	4798      	blx	r3
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
  401ca4:	2100      	movs	r1, #0
  401ca6:	4620      	mov	r0, r4
  401ca8:	4b0c      	ldr	r3, [pc, #48]	; (401cdc <vTaskDelay+0x48>)
  401caa:	4798      	blx	r3
			xAlreadyYielded = xTaskResumeAll();
  401cac:	4b0c      	ldr	r3, [pc, #48]	; (401ce0 <vTaskDelay+0x4c>)
  401cae:	4798      	blx	r3
		if( xAlreadyYielded == pdFALSE )
  401cb0:	b938      	cbnz	r0, 401cc2 <vTaskDelay+0x2e>
			portYIELD_WITHIN_API();
  401cb2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401cb6:	4b0b      	ldr	r3, [pc, #44]	; (401ce4 <vTaskDelay+0x50>)
  401cb8:	601a      	str	r2, [r3, #0]
  401cba:	f3bf 8f4f 	dsb	sy
  401cbe:	f3bf 8f6f 	isb	sy
  401cc2:	bd10      	pop	{r4, pc}
			configASSERT( uxSchedulerSuspended == 0 );
  401cc4:	f240 513c 	movw	r1, #1340	; 0x53c
  401cc8:	4807      	ldr	r0, [pc, #28]	; (401ce8 <vTaskDelay+0x54>)
  401cca:	4b08      	ldr	r3, [pc, #32]	; (401cec <vTaskDelay+0x58>)
  401ccc:	4798      	blx	r3
  401cce:	e7e7      	b.n	401ca0 <vTaskDelay+0xc>
	BaseType_t xAlreadyYielded = pdFALSE;
  401cd0:	2000      	movs	r0, #0
  401cd2:	e7ed      	b.n	401cb0 <vTaskDelay+0x1c>
  401cd4:	20000b48 	.word	0x20000b48
  401cd8:	00401a3d 	.word	0x00401a3d
  401cdc:	004017d1 	.word	0x004017d1
  401ce0:	00401b7d 	.word	0x00401b7d
  401ce4:	e000ed04 	.word	0xe000ed04
  401ce8:	00407fec 	.word	0x00407fec
  401cec:	00403475 	.word	0x00403475

00401cf0 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
  401cf0:	4b2c      	ldr	r3, [pc, #176]	; (401da4 <vTaskSwitchContext+0xb4>)
  401cf2:	681b      	ldr	r3, [r3, #0]
  401cf4:	2b00      	cmp	r3, #0
  401cf6:	d135      	bne.n	401d64 <vTaskSwitchContext+0x74>
{
  401cf8:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
  401cfa:	2200      	movs	r2, #0
  401cfc:	4b2a      	ldr	r3, [pc, #168]	; (401da8 <vTaskSwitchContext+0xb8>)
  401cfe:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
  401d00:	4b2a      	ldr	r3, [pc, #168]	; (401dac <vTaskSwitchContext+0xbc>)
  401d02:	681b      	ldr	r3, [r3, #0]
  401d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401d06:	681a      	ldr	r2, [r3, #0]
  401d08:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  401d0c:	d02e      	beq.n	401d6c <vTaskSwitchContext+0x7c>
  401d0e:	4b27      	ldr	r3, [pc, #156]	; (401dac <vTaskSwitchContext+0xbc>)
  401d10:	6818      	ldr	r0, [r3, #0]
  401d12:	6819      	ldr	r1, [r3, #0]
  401d14:	3134      	adds	r1, #52	; 0x34
  401d16:	4b26      	ldr	r3, [pc, #152]	; (401db0 <vTaskSwitchContext+0xc0>)
  401d18:	4798      	blx	r3
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
  401d1a:	4b26      	ldr	r3, [pc, #152]	; (401db4 <vTaskSwitchContext+0xc4>)
  401d1c:	681c      	ldr	r4, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
  401d1e:	fab4 f484 	clz	r4, r4
  401d22:	b2e4      	uxtb	r4, r4
  401d24:	f1c4 041f 	rsb	r4, r4, #31
  401d28:	eb04 0284 	add.w	r2, r4, r4, lsl #2
  401d2c:	0093      	lsls	r3, r2, #2
  401d2e:	4a22      	ldr	r2, [pc, #136]	; (401db8 <vTaskSwitchContext+0xc8>)
  401d30:	58d3      	ldr	r3, [r2, r3]
  401d32:	b343      	cbz	r3, 401d86 <vTaskSwitchContext+0x96>
  401d34:	4920      	ldr	r1, [pc, #128]	; (401db8 <vTaskSwitchContext+0xc8>)
  401d36:	00a3      	lsls	r3, r4, #2
  401d38:	1918      	adds	r0, r3, r4
  401d3a:	0082      	lsls	r2, r0, #2
  401d3c:	440a      	add	r2, r1
  401d3e:	6850      	ldr	r0, [r2, #4]
  401d40:	6840      	ldr	r0, [r0, #4]
  401d42:	6050      	str	r0, [r2, #4]
  401d44:	4423      	add	r3, r4
  401d46:	009a      	lsls	r2, r3, #2
  401d48:	3208      	adds	r2, #8
  401d4a:	4411      	add	r1, r2
  401d4c:	4288      	cmp	r0, r1
  401d4e:	d020      	beq.n	401d92 <vTaskSwitchContext+0xa2>
  401d50:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  401d54:	00a2      	lsls	r2, r4, #2
  401d56:	4b18      	ldr	r3, [pc, #96]	; (401db8 <vTaskSwitchContext+0xc8>)
  401d58:	4413      	add	r3, r2
  401d5a:	685b      	ldr	r3, [r3, #4]
  401d5c:	68da      	ldr	r2, [r3, #12]
  401d5e:	4b13      	ldr	r3, [pc, #76]	; (401dac <vTaskSwitchContext+0xbc>)
  401d60:	601a      	str	r2, [r3, #0]
  401d62:	bd10      	pop	{r4, pc}
		xYieldPending = pdTRUE;
  401d64:	2201      	movs	r2, #1
  401d66:	4b10      	ldr	r3, [pc, #64]	; (401da8 <vTaskSwitchContext+0xb8>)
  401d68:	601a      	str	r2, [r3, #0]
  401d6a:	4770      	bx	lr
		taskCHECK_FOR_STACK_OVERFLOW();
  401d6c:	685a      	ldr	r2, [r3, #4]
  401d6e:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  401d72:	d1cc      	bne.n	401d0e <vTaskSwitchContext+0x1e>
  401d74:	689a      	ldr	r2, [r3, #8]
  401d76:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  401d7a:	d1c8      	bne.n	401d0e <vTaskSwitchContext+0x1e>
  401d7c:	68db      	ldr	r3, [r3, #12]
  401d7e:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
  401d82:	d1c4      	bne.n	401d0e <vTaskSwitchContext+0x1e>
  401d84:	e7c9      	b.n	401d1a <vTaskSwitchContext+0x2a>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
  401d86:	f640 31b7 	movw	r1, #2999	; 0xbb7
  401d8a:	480c      	ldr	r0, [pc, #48]	; (401dbc <vTaskSwitchContext+0xcc>)
  401d8c:	4b0c      	ldr	r3, [pc, #48]	; (401dc0 <vTaskSwitchContext+0xd0>)
  401d8e:	4798      	blx	r3
  401d90:	e7d0      	b.n	401d34 <vTaskSwitchContext+0x44>
  401d92:	6841      	ldr	r1, [r0, #4]
  401d94:	eb04 0384 	add.w	r3, r4, r4, lsl #2
  401d98:	009a      	lsls	r2, r3, #2
  401d9a:	4b07      	ldr	r3, [pc, #28]	; (401db8 <vTaskSwitchContext+0xc8>)
  401d9c:	4413      	add	r3, r2
  401d9e:	6059      	str	r1, [r3, #4]
  401da0:	e7d6      	b.n	401d50 <vTaskSwitchContext+0x60>
  401da2:	bf00      	nop
  401da4:	20000b48 	.word	0x20000b48
  401da8:	20000bcc 	.word	0x20000bcc
  401dac:	20000a90 	.word	0x20000a90
  401db0:	004034b5 	.word	0x004034b5
  401db4:	20000b50 	.word	0x20000b50
  401db8:	20000a9c 	.word	0x20000a9c
  401dbc:	00407fec 	.word	0x00407fec
  401dc0:	00403475 	.word	0x00403475

00401dc4 <vTaskPlaceOnEventList>:
{
  401dc4:	b538      	push	{r3, r4, r5, lr}
  401dc6:	460c      	mov	r4, r1
	configASSERT( pxEventList );
  401dc8:	4605      	mov	r5, r0
  401dca:	b150      	cbz	r0, 401de2 <vTaskPlaceOnEventList+0x1e>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  401dcc:	4b08      	ldr	r3, [pc, #32]	; (401df0 <vTaskPlaceOnEventList+0x2c>)
  401dce:	6819      	ldr	r1, [r3, #0]
  401dd0:	3118      	adds	r1, #24
  401dd2:	4628      	mov	r0, r5
  401dd4:	4b07      	ldr	r3, [pc, #28]	; (401df4 <vTaskPlaceOnEventList+0x30>)
  401dd6:	4798      	blx	r3
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
  401dd8:	2101      	movs	r1, #1
  401dda:	4620      	mov	r0, r4
  401ddc:	4b06      	ldr	r3, [pc, #24]	; (401df8 <vTaskPlaceOnEventList+0x34>)
  401dde:	4798      	blx	r3
  401de0:	bd38      	pop	{r3, r4, r5, pc}
	configASSERT( pxEventList );
  401de2:	f640 31ce 	movw	r1, #3022	; 0xbce
  401de6:	4805      	ldr	r0, [pc, #20]	; (401dfc <vTaskPlaceOnEventList+0x38>)
  401de8:	4b05      	ldr	r3, [pc, #20]	; (401e00 <vTaskPlaceOnEventList+0x3c>)
  401dea:	4798      	blx	r3
  401dec:	e7ee      	b.n	401dcc <vTaskPlaceOnEventList+0x8>
  401dee:	bf00      	nop
  401df0:	20000a90 	.word	0x20000a90
  401df4:	00400655 	.word	0x00400655
  401df8:	004017d1 	.word	0x004017d1
  401dfc:	00407fec 	.word	0x00407fec
  401e00:	00403475 	.word	0x00403475

00401e04 <vTaskPlaceOnEventListRestricted>:
	{
  401e04:	b570      	push	{r4, r5, r6, lr}
  401e06:	460d      	mov	r5, r1
  401e08:	4614      	mov	r4, r2
		configASSERT( pxEventList );
  401e0a:	4606      	mov	r6, r0
  401e0c:	b168      	cbz	r0, 401e2a <vTaskPlaceOnEventListRestricted+0x26>
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  401e0e:	4b0a      	ldr	r3, [pc, #40]	; (401e38 <vTaskPlaceOnEventListRestricted+0x34>)
  401e10:	6819      	ldr	r1, [r3, #0]
  401e12:	3118      	adds	r1, #24
  401e14:	4630      	mov	r0, r6
  401e16:	4b09      	ldr	r3, [pc, #36]	; (401e3c <vTaskPlaceOnEventListRestricted+0x38>)
  401e18:	4798      	blx	r3
		if( xWaitIndefinitely != pdFALSE )
  401e1a:	b10c      	cbz	r4, 401e20 <vTaskPlaceOnEventListRestricted+0x1c>
			xTicksToWait = portMAX_DELAY;
  401e1c:	f04f 35ff 	mov.w	r5, #4294967295
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
  401e20:	4621      	mov	r1, r4
  401e22:	4628      	mov	r0, r5
  401e24:	4b06      	ldr	r3, [pc, #24]	; (401e40 <vTaskPlaceOnEventListRestricted+0x3c>)
  401e26:	4798      	blx	r3
  401e28:	bd70      	pop	{r4, r5, r6, pc}
		configASSERT( pxEventList );
  401e2a:	f640 31f9 	movw	r1, #3065	; 0xbf9
  401e2e:	4805      	ldr	r0, [pc, #20]	; (401e44 <vTaskPlaceOnEventListRestricted+0x40>)
  401e30:	4b05      	ldr	r3, [pc, #20]	; (401e48 <vTaskPlaceOnEventListRestricted+0x44>)
  401e32:	4798      	blx	r3
  401e34:	e7eb      	b.n	401e0e <vTaskPlaceOnEventListRestricted+0xa>
  401e36:	bf00      	nop
  401e38:	20000a90 	.word	0x20000a90
  401e3c:	0040063d 	.word	0x0040063d
  401e40:	004017d1 	.word	0x004017d1
  401e44:	00407fec 	.word	0x00407fec
  401e48:	00403475 	.word	0x00403475

00401e4c <xTaskRemoveFromEventList>:
{
  401e4c:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
  401e4e:	68c3      	ldr	r3, [r0, #12]
  401e50:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
  401e52:	b324      	cbz	r4, 401e9e <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  401e54:	f104 0518 	add.w	r5, r4, #24
  401e58:	4628      	mov	r0, r5
  401e5a:	4b17      	ldr	r3, [pc, #92]	; (401eb8 <xTaskRemoveFromEventList+0x6c>)
  401e5c:	4798      	blx	r3
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  401e5e:	4b17      	ldr	r3, [pc, #92]	; (401ebc <xTaskRemoveFromEventList+0x70>)
  401e60:	681b      	ldr	r3, [r3, #0]
  401e62:	bb13      	cbnz	r3, 401eaa <xTaskRemoveFromEventList+0x5e>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
  401e64:	1d25      	adds	r5, r4, #4
  401e66:	4628      	mov	r0, r5
  401e68:	4b13      	ldr	r3, [pc, #76]	; (401eb8 <xTaskRemoveFromEventList+0x6c>)
  401e6a:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
  401e6c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  401e6e:	2201      	movs	r2, #1
  401e70:	409a      	lsls	r2, r3
  401e72:	4913      	ldr	r1, [pc, #76]	; (401ec0 <xTaskRemoveFromEventList+0x74>)
  401e74:	6808      	ldr	r0, [r1, #0]
  401e76:	4302      	orrs	r2, r0
  401e78:	600a      	str	r2, [r1, #0]
  401e7a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  401e7e:	009a      	lsls	r2, r3, #2
  401e80:	4629      	mov	r1, r5
  401e82:	4810      	ldr	r0, [pc, #64]	; (401ec4 <xTaskRemoveFromEventList+0x78>)
  401e84:	4410      	add	r0, r2
  401e86:	4b10      	ldr	r3, [pc, #64]	; (401ec8 <xTaskRemoveFromEventList+0x7c>)
  401e88:	4798      	blx	r3
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
  401e8a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  401e8c:	4b0f      	ldr	r3, [pc, #60]	; (401ecc <xTaskRemoveFromEventList+0x80>)
  401e8e:	681b      	ldr	r3, [r3, #0]
  401e90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401e92:	429a      	cmp	r2, r3
  401e94:	d90e      	bls.n	401eb4 <xTaskRemoveFromEventList+0x68>
		xYieldPending = pdTRUE;
  401e96:	2001      	movs	r0, #1
  401e98:	4b0d      	ldr	r3, [pc, #52]	; (401ed0 <xTaskRemoveFromEventList+0x84>)
  401e9a:	6018      	str	r0, [r3, #0]
  401e9c:	bd38      	pop	{r3, r4, r5, pc}
	configASSERT( pxUnblockedTCB );
  401e9e:	f640 4129 	movw	r1, #3113	; 0xc29
  401ea2:	480c      	ldr	r0, [pc, #48]	; (401ed4 <xTaskRemoveFromEventList+0x88>)
  401ea4:	4b0c      	ldr	r3, [pc, #48]	; (401ed8 <xTaskRemoveFromEventList+0x8c>)
  401ea6:	4798      	blx	r3
  401ea8:	e7d4      	b.n	401e54 <xTaskRemoveFromEventList+0x8>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  401eaa:	4629      	mov	r1, r5
  401eac:	480b      	ldr	r0, [pc, #44]	; (401edc <xTaskRemoveFromEventList+0x90>)
  401eae:	4b06      	ldr	r3, [pc, #24]	; (401ec8 <xTaskRemoveFromEventList+0x7c>)
  401eb0:	4798      	blx	r3
  401eb2:	e7ea      	b.n	401e8a <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
  401eb4:	2000      	movs	r0, #0
}
  401eb6:	bd38      	pop	{r3, r4, r5, pc}
  401eb8:	00400689 	.word	0x00400689
  401ebc:	20000b48 	.word	0x20000b48
  401ec0:	20000b50 	.word	0x20000b50
  401ec4:	20000a9c 	.word	0x20000a9c
  401ec8:	0040063d 	.word	0x0040063d
  401ecc:	20000a90 	.word	0x20000a90
  401ed0:	20000bcc 	.word	0x20000bcc
  401ed4:	00407fec 	.word	0x00407fec
  401ed8:	00403475 	.word	0x00403475
  401edc:	20000b88 	.word	0x20000b88

00401ee0 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  401ee0:	4b03      	ldr	r3, [pc, #12]	; (401ef0 <vTaskInternalSetTimeOutState+0x10>)
  401ee2:	681b      	ldr	r3, [r3, #0]
  401ee4:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  401ee6:	4b03      	ldr	r3, [pc, #12]	; (401ef4 <vTaskInternalSetTimeOutState+0x14>)
  401ee8:	681b      	ldr	r3, [r3, #0]
  401eea:	6043      	str	r3, [r0, #4]
  401eec:	4770      	bx	lr
  401eee:	bf00      	nop
  401ef0:	20000b84 	.word	0x20000b84
  401ef4:	20000bc8 	.word	0x20000bc8

00401ef8 <xTaskCheckForTimeOut>:
{
  401ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401efa:	460c      	mov	r4, r1
	configASSERT( pxTimeOut );
  401efc:	4605      	mov	r5, r0
  401efe:	b1d0      	cbz	r0, 401f36 <xTaskCheckForTimeOut+0x3e>
	configASSERT( pxTicksToWait );
  401f00:	b1fc      	cbz	r4, 401f42 <xTaskCheckForTimeOut+0x4a>
	taskENTER_CRITICAL();
  401f02:	4b18      	ldr	r3, [pc, #96]	; (401f64 <xTaskCheckForTimeOut+0x6c>)
  401f04:	4798      	blx	r3
		const TickType_t xConstTickCount = xTickCount;
  401f06:	4b18      	ldr	r3, [pc, #96]	; (401f68 <xTaskCheckForTimeOut+0x70>)
  401f08:	6819      	ldr	r1, [r3, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
  401f0a:	686a      	ldr	r2, [r5, #4]
  401f0c:	1a88      	subs	r0, r1, r2
			if( *pxTicksToWait == portMAX_DELAY )
  401f0e:	6823      	ldr	r3, [r4, #0]
  401f10:	f1b3 3fff 	cmp.w	r3, #4294967295
  401f14:	d022      	beq.n	401f5c <xTaskCheckForTimeOut+0x64>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
  401f16:	682f      	ldr	r7, [r5, #0]
  401f18:	4e14      	ldr	r6, [pc, #80]	; (401f6c <xTaskCheckForTimeOut+0x74>)
  401f1a:	6836      	ldr	r6, [r6, #0]
  401f1c:	42b7      	cmp	r7, r6
  401f1e:	d001      	beq.n	401f24 <xTaskCheckForTimeOut+0x2c>
  401f20:	4291      	cmp	r1, r2
  401f22:	d21d      	bcs.n	401f60 <xTaskCheckForTimeOut+0x68>
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
  401f24:	4298      	cmp	r0, r3
  401f26:	d312      	bcc.n	401f4e <xTaskCheckForTimeOut+0x56>
			*pxTicksToWait = 0;
  401f28:	2300      	movs	r3, #0
  401f2a:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
  401f2c:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
  401f2e:	4b10      	ldr	r3, [pc, #64]	; (401f70 <xTaskCheckForTimeOut+0x78>)
  401f30:	4798      	blx	r3
}
  401f32:	4620      	mov	r0, r4
  401f34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	configASSERT( pxTimeOut );
  401f36:	f640 4194 	movw	r1, #3220	; 0xc94
  401f3a:	480e      	ldr	r0, [pc, #56]	; (401f74 <xTaskCheckForTimeOut+0x7c>)
  401f3c:	4b0e      	ldr	r3, [pc, #56]	; (401f78 <xTaskCheckForTimeOut+0x80>)
  401f3e:	4798      	blx	r3
  401f40:	e7de      	b.n	401f00 <xTaskCheckForTimeOut+0x8>
	configASSERT( pxTicksToWait );
  401f42:	f640 4195 	movw	r1, #3221	; 0xc95
  401f46:	480b      	ldr	r0, [pc, #44]	; (401f74 <xTaskCheckForTimeOut+0x7c>)
  401f48:	4b0b      	ldr	r3, [pc, #44]	; (401f78 <xTaskCheckForTimeOut+0x80>)
  401f4a:	4798      	blx	r3
  401f4c:	e7d9      	b.n	401f02 <xTaskCheckForTimeOut+0xa>
			*pxTicksToWait -= xElapsedTime;
  401f4e:	1a1b      	subs	r3, r3, r0
  401f50:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
  401f52:	4628      	mov	r0, r5
  401f54:	4b09      	ldr	r3, [pc, #36]	; (401f7c <xTaskCheckForTimeOut+0x84>)
  401f56:	4798      	blx	r3
			xReturn = pdFALSE;
  401f58:	2400      	movs	r4, #0
  401f5a:	e7e8      	b.n	401f2e <xTaskCheckForTimeOut+0x36>
				xReturn = pdFALSE;
  401f5c:	2400      	movs	r4, #0
  401f5e:	e7e6      	b.n	401f2e <xTaskCheckForTimeOut+0x36>
			xReturn = pdTRUE;
  401f60:	2401      	movs	r4, #1
  401f62:	e7e4      	b.n	401f2e <xTaskCheckForTimeOut+0x36>
  401f64:	00400785 	.word	0x00400785
  401f68:	20000bc8 	.word	0x20000bc8
  401f6c:	20000b84 	.word	0x20000b84
  401f70:	004007cd 	.word	0x004007cd
  401f74:	00407fec 	.word	0x00407fec
  401f78:	00403475 	.word	0x00403475
  401f7c:	00401ee1 	.word	0x00401ee1

00401f80 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
  401f80:	2201      	movs	r2, #1
  401f82:	4b01      	ldr	r3, [pc, #4]	; (401f88 <vTaskMissedYield+0x8>)
  401f84:	601a      	str	r2, [r3, #0]
  401f86:	4770      	bx	lr
  401f88:	20000bcc 	.word	0x20000bcc

00401f8c <vTaskGetInfo>:
	{
  401f8c:	b570      	push	{r4, r5, r6, lr}
  401f8e:	460c      	mov	r4, r1
  401f90:	4616      	mov	r6, r2
		pxTCB = prvGetTCBFromHandle( xTask );
  401f92:	4605      	mov	r5, r0
  401f94:	b1d0      	cbz	r0, 401fcc <vTaskGetInfo+0x40>
		pxTaskStatus->xHandle = ( TaskHandle_t ) pxTCB;
  401f96:	6025      	str	r5, [r4, #0]
		pxTaskStatus->pcTaskName = ( const char * ) &( pxTCB->pcTaskName [ 0 ] );
  401f98:	f105 0234 	add.w	r2, r5, #52	; 0x34
  401f9c:	6062      	str	r2, [r4, #4]
		pxTaskStatus->uxCurrentPriority = pxTCB->uxPriority;
  401f9e:	6aea      	ldr	r2, [r5, #44]	; 0x2c
  401fa0:	6122      	str	r2, [r4, #16]
		pxTaskStatus->pxStackBase = pxTCB->pxStack;
  401fa2:	6b2a      	ldr	r2, [r5, #48]	; 0x30
  401fa4:	61e2      	str	r2, [r4, #28]
		pxTaskStatus->xTaskNumber = pxTCB->uxTCBNumber;
  401fa6:	6caa      	ldr	r2, [r5, #72]	; 0x48
  401fa8:	60a2      	str	r2, [r4, #8]
			pxTaskStatus->uxBasePriority = pxTCB->uxBasePriority;
  401faa:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  401fac:	6162      	str	r2, [r4, #20]
			pxTaskStatus->ulRunTimeCounter = 0;
  401fae:	2200      	movs	r2, #0
  401fb0:	61a2      	str	r2, [r4, #24]
		if( eState != eInvalid )
  401fb2:	2b05      	cmp	r3, #5
  401fb4:	d019      	beq.n	401fea <vTaskGetInfo+0x5e>
			if( pxTCB == pxCurrentTCB )
  401fb6:	4a12      	ldr	r2, [pc, #72]	; (402000 <vTaskGetInfo+0x74>)
  401fb8:	6812      	ldr	r2, [r2, #0]
  401fba:	4295      	cmp	r5, r2
  401fbc:	d009      	beq.n	401fd2 <vTaskGetInfo+0x46>
				pxTaskStatus->eCurrentState = eState;
  401fbe:	7323      	strb	r3, [r4, #12]
					if( eState == eSuspended )
  401fc0:	2b03      	cmp	r3, #3
  401fc2:	d009      	beq.n	401fd8 <vTaskGetInfo+0x4c>
		if( xGetFreeStackSpace != pdFALSE )
  401fc4:	b9b6      	cbnz	r6, 401ff4 <vTaskGetInfo+0x68>
			pxTaskStatus->usStackHighWaterMark = 0;
  401fc6:	2300      	movs	r3, #0
  401fc8:	8423      	strh	r3, [r4, #32]
  401fca:	bd70      	pop	{r4, r5, r6, pc}
		pxTCB = prvGetTCBFromHandle( xTask );
  401fcc:	4a0c      	ldr	r2, [pc, #48]	; (402000 <vTaskGetInfo+0x74>)
  401fce:	6815      	ldr	r5, [r2, #0]
  401fd0:	e7e1      	b.n	401f96 <vTaskGetInfo+0xa>
				pxTaskStatus->eCurrentState = eRunning;
  401fd2:	2300      	movs	r3, #0
  401fd4:	7323      	strb	r3, [r4, #12]
  401fd6:	e7f5      	b.n	401fc4 <vTaskGetInfo+0x38>
						vTaskSuspendAll();
  401fd8:	4b0a      	ldr	r3, [pc, #40]	; (402004 <vTaskGetInfo+0x78>)
  401fda:	4798      	blx	r3
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
  401fdc:	6aab      	ldr	r3, [r5, #40]	; 0x28
  401fde:	b10b      	cbz	r3, 401fe4 <vTaskGetInfo+0x58>
								pxTaskStatus->eCurrentState = eBlocked;
  401fe0:	2302      	movs	r3, #2
  401fe2:	7323      	strb	r3, [r4, #12]
						( void ) xTaskResumeAll();
  401fe4:	4b08      	ldr	r3, [pc, #32]	; (402008 <vTaskGetInfo+0x7c>)
  401fe6:	4798      	blx	r3
  401fe8:	e7ec      	b.n	401fc4 <vTaskGetInfo+0x38>
			pxTaskStatus->eCurrentState = eTaskGetState( pxTCB );
  401fea:	4628      	mov	r0, r5
  401fec:	4b07      	ldr	r3, [pc, #28]	; (40200c <vTaskGetInfo+0x80>)
  401fee:	4798      	blx	r3
  401ff0:	7320      	strb	r0, [r4, #12]
  401ff2:	e7e7      	b.n	401fc4 <vTaskGetInfo+0x38>
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxStack );
  401ff4:	6b28      	ldr	r0, [r5, #48]	; 0x30
  401ff6:	4b06      	ldr	r3, [pc, #24]	; (402010 <vTaskGetInfo+0x84>)
  401ff8:	4798      	blx	r3
  401ffa:	8420      	strh	r0, [r4, #32]
  401ffc:	bd70      	pop	{r4, r5, r6, pc}
  401ffe:	bf00      	nop
  402000:	20000a90 	.word	0x20000a90
  402004:	00401a3d 	.word	0x00401a3d
  402008:	00401b7d 	.word	0x00401b7d
  40200c:	00401915 	.word	0x00401915
  402010:	00401519 	.word	0x00401519

00402014 <prvListTasksWithinSingleList>:
	{
  402014:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
		if( listCURRENT_LIST_LENGTH( pxList ) > ( UBaseType_t ) 0 )
  402018:	680b      	ldr	r3, [r1, #0]
  40201a:	b343      	cbz	r3, 40206e <prvListTasksWithinSingleList+0x5a>
			listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
  40201c:	684b      	ldr	r3, [r1, #4]
  40201e:	685b      	ldr	r3, [r3, #4]
  402020:	604b      	str	r3, [r1, #4]
  402022:	f101 0908 	add.w	r9, r1, #8
  402026:	454b      	cmp	r3, r9
  402028:	d007      	beq.n	40203a <prvListTasksWithinSingleList+0x26>
  40202a:	4690      	mov	r8, r2
  40202c:	460d      	mov	r5, r1
  40202e:	4607      	mov	r7, r0
  402030:	684b      	ldr	r3, [r1, #4]
  402032:	f8d3 a00c 	ldr.w	sl, [r3, #12]
	UBaseType_t uxTask = 0;
  402036:	2400      	movs	r4, #0
  402038:	e011      	b.n	40205e <prvListTasksWithinSingleList+0x4a>
			listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
  40203a:	685b      	ldr	r3, [r3, #4]
  40203c:	604b      	str	r3, [r1, #4]
  40203e:	e7f4      	b.n	40202a <prvListTasksWithinSingleList+0x16>
				listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
  402040:	686b      	ldr	r3, [r5, #4]
  402042:	68de      	ldr	r6, [r3, #12]
				vTaskGetInfo( ( TaskHandle_t ) pxNextTCB, &( pxTaskStatusArray[ uxTask ] ), pdTRUE, eState );
  402044:	eb04 03c4 	add.w	r3, r4, r4, lsl #3
  402048:	0099      	lsls	r1, r3, #2
  40204a:	4643      	mov	r3, r8
  40204c:	2201      	movs	r2, #1
  40204e:	4439      	add	r1, r7
  402050:	4630      	mov	r0, r6
  402052:	f8df b024 	ldr.w	fp, [pc, #36]	; 402078 <prvListTasksWithinSingleList+0x64>
  402056:	47d8      	blx	fp
				uxTask++;
  402058:	3401      	adds	r4, #1
			} while( pxNextTCB != pxFirstTCB );
  40205a:	45b2      	cmp	sl, r6
  40205c:	d008      	beq.n	402070 <prvListTasksWithinSingleList+0x5c>
				listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
  40205e:	686b      	ldr	r3, [r5, #4]
  402060:	685b      	ldr	r3, [r3, #4]
  402062:	606b      	str	r3, [r5, #4]
  402064:	4599      	cmp	r9, r3
  402066:	d1eb      	bne.n	402040 <prvListTasksWithinSingleList+0x2c>
  402068:	685b      	ldr	r3, [r3, #4]
  40206a:	606b      	str	r3, [r5, #4]
  40206c:	e7e8      	b.n	402040 <prvListTasksWithinSingleList+0x2c>
	UBaseType_t uxTask = 0;
  40206e:	2400      	movs	r4, #0
	}
  402070:	4620      	mov	r0, r4
  402072:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402076:	bf00      	nop
  402078:	00401f8d 	.word	0x00401f8d

0040207c <uxTaskGetSystemState>:
	{
  40207c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40207e:	4607      	mov	r7, r0
  402080:	460c      	mov	r4, r1
  402082:	4616      	mov	r6, r2
		vTaskSuspendAll();
  402084:	4b21      	ldr	r3, [pc, #132]	; (40210c <uxTaskGetSystemState+0x90>)
  402086:	4798      	blx	r3
			if( uxArraySize >= uxCurrentNumberOfTasks )
  402088:	4b21      	ldr	r3, [pc, #132]	; (402110 <uxTaskGetSystemState+0x94>)
  40208a:	681b      	ldr	r3, [r3, #0]
  40208c:	42a3      	cmp	r3, r4
  40208e:	d83b      	bhi.n	402108 <uxTaskGetSystemState+0x8c>
  402090:	2508      	movs	r5, #8
  402092:	2400      	movs	r4, #0
					uxQueue--;
  402094:	3d01      	subs	r5, #1
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &( pxReadyTasksLists[ uxQueue ] ), eReady );
  402096:	eb04 03c4 	add.w	r3, r4, r4, lsl #3
  40209a:	0098      	lsls	r0, r3, #2
  40209c:	eb05 0285 	add.w	r2, r5, r5, lsl #2
  4020a0:	0093      	lsls	r3, r2, #2
  4020a2:	2201      	movs	r2, #1
  4020a4:	491b      	ldr	r1, [pc, #108]	; (402114 <uxTaskGetSystemState+0x98>)
  4020a6:	4419      	add	r1, r3
  4020a8:	4438      	add	r0, r7
  4020aa:	4b1b      	ldr	r3, [pc, #108]	; (402118 <uxTaskGetSystemState+0x9c>)
  4020ac:	4798      	blx	r3
  4020ae:	4404      	add	r4, r0
				} while( uxQueue > ( UBaseType_t ) tskIDLE_PRIORITY ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4020b0:	2d00      	cmp	r5, #0
  4020b2:	d1ef      	bne.n	402094 <uxTaskGetSystemState+0x18>
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxDelayedTaskList, eBlocked );
  4020b4:	eb04 03c4 	add.w	r3, r4, r4, lsl #3
  4020b8:	0098      	lsls	r0, r3, #2
  4020ba:	4b18      	ldr	r3, [pc, #96]	; (40211c <uxTaskGetSystemState+0xa0>)
  4020bc:	6819      	ldr	r1, [r3, #0]
  4020be:	2202      	movs	r2, #2
  4020c0:	4438      	add	r0, r7
  4020c2:	4d15      	ldr	r5, [pc, #84]	; (402118 <uxTaskGetSystemState+0x9c>)
  4020c4:	47a8      	blx	r5
  4020c6:	4404      	add	r4, r0
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxOverflowDelayedTaskList, eBlocked );
  4020c8:	eb04 03c4 	add.w	r3, r4, r4, lsl #3
  4020cc:	0098      	lsls	r0, r3, #2
  4020ce:	4b14      	ldr	r3, [pc, #80]	; (402120 <uxTaskGetSystemState+0xa4>)
  4020d0:	6819      	ldr	r1, [r3, #0]
  4020d2:	2202      	movs	r2, #2
  4020d4:	4438      	add	r0, r7
  4020d6:	47a8      	blx	r5
  4020d8:	4404      	add	r4, r0
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xTasksWaitingTermination, eDeleted );
  4020da:	eb04 03c4 	add.w	r3, r4, r4, lsl #3
  4020de:	0098      	lsls	r0, r3, #2
  4020e0:	2204      	movs	r2, #4
  4020e2:	4910      	ldr	r1, [pc, #64]	; (402124 <uxTaskGetSystemState+0xa8>)
  4020e4:	4438      	add	r0, r7
  4020e6:	47a8      	blx	r5
  4020e8:	4404      	add	r4, r0
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xSuspendedTaskList, eSuspended );
  4020ea:	eb04 03c4 	add.w	r3, r4, r4, lsl #3
  4020ee:	0098      	lsls	r0, r3, #2
  4020f0:	2203      	movs	r2, #3
  4020f2:	490d      	ldr	r1, [pc, #52]	; (402128 <uxTaskGetSystemState+0xac>)
  4020f4:	4438      	add	r0, r7
  4020f6:	47a8      	blx	r5
  4020f8:	4404      	add	r4, r0
					if( pulTotalRunTime != NULL )
  4020fa:	b10e      	cbz	r6, 402100 <uxTaskGetSystemState+0x84>
						*pulTotalRunTime = 0;
  4020fc:	2300      	movs	r3, #0
  4020fe:	6033      	str	r3, [r6, #0]
		( void ) xTaskResumeAll();
  402100:	4b0a      	ldr	r3, [pc, #40]	; (40212c <uxTaskGetSystemState+0xb0>)
  402102:	4798      	blx	r3
	}
  402104:	4620      	mov	r0, r4
  402106:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	UBaseType_t uxTask = 0, uxQueue = configMAX_PRIORITIES;
  402108:	2400      	movs	r4, #0
  40210a:	e7f9      	b.n	402100 <uxTaskGetSystemState+0x84>
  40210c:	00401a3d 	.word	0x00401a3d
  402110:	20000b3c 	.word	0x20000b3c
  402114:	20000a9c 	.word	0x20000a9c
  402118:	00402015 	.word	0x00402015
  40211c:	20000a94 	.word	0x20000a94
  402120:	20000a98 	.word	0x20000a98
  402124:	20000bb4 	.word	0x20000bb4
  402128:	20000ba0 	.word	0x20000ba0
  40212c:	00401b7d 	.word	0x00401b7d

00402130 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
  402130:	4b05      	ldr	r3, [pc, #20]	; (402148 <xTaskGetSchedulerState+0x18>)
  402132:	681b      	ldr	r3, [r3, #0]
  402134:	b123      	cbz	r3, 402140 <xTaskGetSchedulerState+0x10>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  402136:	4b05      	ldr	r3, [pc, #20]	; (40214c <xTaskGetSchedulerState+0x1c>)
  402138:	681b      	ldr	r3, [r3, #0]
  40213a:	b91b      	cbnz	r3, 402144 <xTaskGetSchedulerState+0x14>
				xReturn = taskSCHEDULER_RUNNING;
  40213c:	2002      	movs	r0, #2
  40213e:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
  402140:	2001      	movs	r0, #1
  402142:	4770      	bx	lr
				xReturn = taskSCHEDULER_SUSPENDED;
  402144:	2000      	movs	r0, #0
	}
  402146:	4770      	bx	lr
  402148:	20000b9c 	.word	0x20000b9c
  40214c:	20000b48 	.word	0x20000b48

00402150 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
  402150:	2800      	cmp	r0, #0
  402152:	d045      	beq.n	4021e0 <xTaskPriorityDisinherit+0x90>
	{
  402154:	b538      	push	{r3, r4, r5, lr}
  402156:	4604      	mov	r4, r0
			configASSERT( pxTCB == pxCurrentTCB );
  402158:	4b23      	ldr	r3, [pc, #140]	; (4021e8 <xTaskPriorityDisinherit+0x98>)
  40215a:	681b      	ldr	r3, [r3, #0]
  40215c:	4298      	cmp	r0, r3
  40215e:	d004      	beq.n	40216a <xTaskPriorityDisinherit+0x1a>
  402160:	f640 71d1 	movw	r1, #4049	; 0xfd1
  402164:	4821      	ldr	r0, [pc, #132]	; (4021ec <xTaskPriorityDisinherit+0x9c>)
  402166:	4b22      	ldr	r3, [pc, #136]	; (4021f0 <xTaskPriorityDisinherit+0xa0>)
  402168:	4798      	blx	r3
			configASSERT( pxTCB->uxMutexesHeld );
  40216a:	6d63      	ldr	r3, [r4, #84]	; 0x54
  40216c:	b14b      	cbz	r3, 402182 <xTaskPriorityDisinherit+0x32>
			( pxTCB->uxMutexesHeld )--;
  40216e:	6d63      	ldr	r3, [r4, #84]	; 0x54
  402170:	3b01      	subs	r3, #1
  402172:	6563      	str	r3, [r4, #84]	; 0x54
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  402174:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  402176:	6d22      	ldr	r2, [r4, #80]	; 0x50
  402178:	4291      	cmp	r1, r2
  40217a:	d033      	beq.n	4021e4 <xTaskPriorityDisinherit+0x94>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
  40217c:	b13b      	cbz	r3, 40218e <xTaskPriorityDisinherit+0x3e>
	BaseType_t xReturn = pdFALSE;
  40217e:	2000      	movs	r0, #0
	}
  402180:	bd38      	pop	{r3, r4, r5, pc}
			configASSERT( pxTCB->uxMutexesHeld );
  402182:	f640 71d2 	movw	r1, #4050	; 0xfd2
  402186:	4819      	ldr	r0, [pc, #100]	; (4021ec <xTaskPriorityDisinherit+0x9c>)
  402188:	4b19      	ldr	r3, [pc, #100]	; (4021f0 <xTaskPriorityDisinherit+0xa0>)
  40218a:	4798      	blx	r3
  40218c:	e7ef      	b.n	40216e <xTaskPriorityDisinherit+0x1e>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
  40218e:	1d25      	adds	r5, r4, #4
  402190:	4628      	mov	r0, r5
  402192:	4b18      	ldr	r3, [pc, #96]	; (4021f4 <xTaskPriorityDisinherit+0xa4>)
  402194:	4798      	blx	r3
  402196:	b968      	cbnz	r0, 4021b4 <xTaskPriorityDisinherit+0x64>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  402198:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40219a:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  40219e:	008a      	lsls	r2, r1, #2
  4021a0:	4915      	ldr	r1, [pc, #84]	; (4021f8 <xTaskPriorityDisinherit+0xa8>)
  4021a2:	588a      	ldr	r2, [r1, r2]
  4021a4:	b932      	cbnz	r2, 4021b4 <xTaskPriorityDisinherit+0x64>
  4021a6:	2201      	movs	r2, #1
  4021a8:	409a      	lsls	r2, r3
  4021aa:	4914      	ldr	r1, [pc, #80]	; (4021fc <xTaskPriorityDisinherit+0xac>)
  4021ac:	680b      	ldr	r3, [r1, #0]
  4021ae:	ea23 0302 	bic.w	r3, r3, r2
  4021b2:	600b      	str	r3, [r1, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
  4021b4:	6d23      	ldr	r3, [r4, #80]	; 0x50
  4021b6:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4021b8:	f1c3 0208 	rsb	r2, r3, #8
  4021bc:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
  4021be:	2401      	movs	r4, #1
  4021c0:	fa04 f203 	lsl.w	r2, r4, r3
  4021c4:	490d      	ldr	r1, [pc, #52]	; (4021fc <xTaskPriorityDisinherit+0xac>)
  4021c6:	6808      	ldr	r0, [r1, #0]
  4021c8:	4302      	orrs	r2, r0
  4021ca:	600a      	str	r2, [r1, #0]
  4021cc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4021d0:	009a      	lsls	r2, r3, #2
  4021d2:	4629      	mov	r1, r5
  4021d4:	4808      	ldr	r0, [pc, #32]	; (4021f8 <xTaskPriorityDisinherit+0xa8>)
  4021d6:	4410      	add	r0, r2
  4021d8:	4b09      	ldr	r3, [pc, #36]	; (402200 <xTaskPriorityDisinherit+0xb0>)
  4021da:	4798      	blx	r3
					xReturn = pdTRUE;
  4021dc:	4620      	mov	r0, r4
  4021de:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
  4021e0:	2000      	movs	r0, #0
  4021e2:	4770      	bx	lr
  4021e4:	2000      	movs	r0, #0
  4021e6:	bd38      	pop	{r3, r4, r5, pc}
  4021e8:	20000a90 	.word	0x20000a90
  4021ec:	00407fec 	.word	0x00407fec
  4021f0:	00403475 	.word	0x00403475
  4021f4:	00400689 	.word	0x00400689
  4021f8:	20000a9c 	.word	0x20000a9c
  4021fc:	20000b50 	.word	0x20000b50
  402200:	0040063d 	.word	0x0040063d

00402204 <vTaskList>:
	{
  402204:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  402208:	b083      	sub	sp, #12
  40220a:	4605      	mov	r5, r0
		*pcWriteBuffer = ( char ) 0x00;
  40220c:	2300      	movs	r3, #0
  40220e:	7003      	strb	r3, [r0, #0]
		uxArraySize = uxCurrentNumberOfTasks;
  402210:	4b28      	ldr	r3, [pc, #160]	; (4022b4 <vTaskList+0xb0>)
  402212:	681c      	ldr	r4, [r3, #0]
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation allocates a struct that has the alignment requirements of a pointer. */
  402214:	681b      	ldr	r3, [r3, #0]
  402216:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
  40221a:	0098      	lsls	r0, r3, #2
  40221c:	4b26      	ldr	r3, [pc, #152]	; (4022b8 <vTaskList+0xb4>)
  40221e:	4798      	blx	r3
		if( pxTaskStatusArray != NULL )
  402220:	2800      	cmp	r0, #0
  402222:	d044      	beq.n	4022ae <vTaskList+0xaa>
  402224:	4607      	mov	r7, r0
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, NULL );
  402226:	2200      	movs	r2, #0
  402228:	4621      	mov	r1, r4
  40222a:	4b24      	ldr	r3, [pc, #144]	; (4022bc <vTaskList+0xb8>)
  40222c:	4798      	blx	r3
  40222e:	4680      	mov	r8, r0
			for( x = 0; x < uxArraySize; x++ )
  402230:	2600      	movs	r6, #0
  402232:	e023      	b.n	40227c <vTaskList+0x78>
					case eRunning:		cStatus = tskRUNNING_CHAR;
  402234:	f04f 0958 	mov.w	r9, #88	; 0x58
  402238:	e00d      	b.n	402256 <vTaskList+0x52>
					case eBlocked:		cStatus = tskBLOCKED_CHAR;
  40223a:	f04f 0942 	mov.w	r9, #66	; 0x42
										break;
  40223e:	e00a      	b.n	402256 <vTaskList+0x52>
					case eSuspended:	cStatus = tskSUSPENDED_CHAR;
  402240:	f04f 0953 	mov.w	r9, #83	; 0x53
										break;
  402244:	e007      	b.n	402256 <vTaskList+0x52>
					case eDeleted:		cStatus = tskDELETED_CHAR;
  402246:	f04f 0944 	mov.w	r9, #68	; 0x44
										break;
  40224a:	e004      	b.n	402256 <vTaskList+0x52>
										cStatus = ( char ) 0x00;
  40224c:	f04f 0900 	mov.w	r9, #0
										break;
  402250:	e001      	b.n	402256 <vTaskList+0x52>
					case eReady:		cStatus = tskREADY_CHAR;
  402252:	f04f 0952 	mov.w	r9, #82	; 0x52
				pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
  402256:	6861      	ldr	r1, [r4, #4]
  402258:	4628      	mov	r0, r5
  40225a:	4b19      	ldr	r3, [pc, #100]	; (4022c0 <vTaskList+0xbc>)
  40225c:	4798      	blx	r3
  40225e:	4605      	mov	r5, r0
				sprintf( pcWriteBuffer, "\t%c\t%u\t%u\t%u\r\n", cStatus, ( unsigned int ) pxTaskStatusArray[ x ].uxCurrentPriority, ( unsigned int ) pxTaskStatusArray[ x ].usStackHighWaterMark, ( unsigned int ) pxTaskStatusArray[ x ].xTaskNumber ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
  402260:	6923      	ldr	r3, [r4, #16]
  402262:	8c22      	ldrh	r2, [r4, #32]
  402264:	68a1      	ldr	r1, [r4, #8]
  402266:	9101      	str	r1, [sp, #4]
  402268:	9200      	str	r2, [sp, #0]
  40226a:	464a      	mov	r2, r9
  40226c:	4915      	ldr	r1, [pc, #84]	; (4022c4 <vTaskList+0xc0>)
  40226e:	4c16      	ldr	r4, [pc, #88]	; (4022c8 <vTaskList+0xc4>)
  402270:	47a0      	blx	r4
				pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
  402272:	4628      	mov	r0, r5
  402274:	4b15      	ldr	r3, [pc, #84]	; (4022cc <vTaskList+0xc8>)
  402276:	4798      	blx	r3
  402278:	4405      	add	r5, r0
			for( x = 0; x < uxArraySize; x++ )
  40227a:	3601      	adds	r6, #1
  40227c:	4546      	cmp	r6, r8
  40227e:	d213      	bcs.n	4022a8 <vTaskList+0xa4>
				switch( pxTaskStatusArray[ x ].eCurrentState )
  402280:	eb06 03c6 	add.w	r3, r6, r6, lsl #3
  402284:	009c      	lsls	r4, r3, #2
  402286:	443c      	add	r4, r7
  402288:	7b23      	ldrb	r3, [r4, #12]
  40228a:	2b04      	cmp	r3, #4
  40228c:	d8de      	bhi.n	40224c <vTaskList+0x48>
  40228e:	a201      	add	r2, pc, #4	; (adr r2, 402294 <vTaskList+0x90>)
  402290:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402294:	00402235 	.word	0x00402235
  402298:	00402253 	.word	0x00402253
  40229c:	0040223b 	.word	0x0040223b
  4022a0:	00402241 	.word	0x00402241
  4022a4:	00402247 	.word	0x00402247
			vPortFree( pxTaskStatusArray );
  4022a8:	4638      	mov	r0, r7
  4022aa:	4b09      	ldr	r3, [pc, #36]	; (4022d0 <vTaskList+0xcc>)
  4022ac:	4798      	blx	r3
	}
  4022ae:	b003      	add	sp, #12
  4022b0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4022b4:	20000b3c 	.word	0x20000b3c
  4022b8:	00400a99 	.word	0x00400a99
  4022bc:	0040207d 	.word	0x0040207d
  4022c0:	00401875 	.word	0x00401875
  4022c4:	00408004 	.word	0x00408004
  4022c8:	004036e9 	.word	0x004036e9
  4022cc:	00403801 	.word	0x00403801
  4022d0:	00400b7d 	.word	0x00400b7d

004022d4 <vTaskNotifyGiveFromISR>:
	{
  4022d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4022d6:	460e      	mov	r6, r1
		configASSERT( xTaskToNotify );
  4022d8:	4604      	mov	r4, r0
  4022da:	b1c8      	cbz	r0, 402310 <vTaskNotifyGiveFromISR+0x3c>
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  4022dc:	4b27      	ldr	r3, [pc, #156]	; (40237c <vTaskNotifyGiveFromISR+0xa8>)
  4022de:	4798      	blx	r3
	__asm volatile
  4022e0:	f3ef 8511 	mrs	r5, BASEPRI
  4022e4:	f04f 0350 	mov.w	r3, #80	; 0x50
  4022e8:	f383 8811 	msr	BASEPRI, r3
  4022ec:	f3bf 8f6f 	isb	sy
  4022f0:	f3bf 8f4f 	dsb	sy
			ucOriginalNotifyState = pxTCB->ucNotifyState;
  4022f4:	f894 3068 	ldrb.w	r3, [r4, #104]	; 0x68
  4022f8:	b2db      	uxtb	r3, r3
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
  4022fa:	2202      	movs	r2, #2
  4022fc:	f884 2068 	strb.w	r2, [r4, #104]	; 0x68
			( pxTCB->ulNotifiedValue )++;
  402300:	6e62      	ldr	r2, [r4, #100]	; 0x64
  402302:	3201      	adds	r2, #1
  402304:	6662      	str	r2, [r4, #100]	; 0x64
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
  402306:	2b01      	cmp	r3, #1
  402308:	d008      	beq.n	40231c <vTaskNotifyGiveFromISR+0x48>
	__asm volatile
  40230a:	f385 8811 	msr	BASEPRI, r5
  40230e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		configASSERT( xTaskToNotify );
  402310:	f241 3163 	movw	r1, #4963	; 0x1363
  402314:	481a      	ldr	r0, [pc, #104]	; (402380 <vTaskNotifyGiveFromISR+0xac>)
  402316:	4b1b      	ldr	r3, [pc, #108]	; (402384 <vTaskNotifyGiveFromISR+0xb0>)
  402318:	4798      	blx	r3
  40231a:	e7df      	b.n	4022dc <vTaskNotifyGiveFromISR+0x8>
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
  40231c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  40231e:	b123      	cbz	r3, 40232a <vTaskNotifyGiveFromISR+0x56>
  402320:	f241 3189 	movw	r1, #5001	; 0x1389
  402324:	4816      	ldr	r0, [pc, #88]	; (402380 <vTaskNotifyGiveFromISR+0xac>)
  402326:	4b17      	ldr	r3, [pc, #92]	; (402384 <vTaskNotifyGiveFromISR+0xb0>)
  402328:	4798      	blx	r3
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  40232a:	4b17      	ldr	r3, [pc, #92]	; (402388 <vTaskNotifyGiveFromISR+0xb4>)
  40232c:	681b      	ldr	r3, [r3, #0]
  40232e:	b9fb      	cbnz	r3, 402370 <vTaskNotifyGiveFromISR+0x9c>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
  402330:	1d27      	adds	r7, r4, #4
  402332:	4638      	mov	r0, r7
  402334:	4b15      	ldr	r3, [pc, #84]	; (40238c <vTaskNotifyGiveFromISR+0xb8>)
  402336:	4798      	blx	r3
					prvAddTaskToReadyList( pxTCB );
  402338:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40233a:	2201      	movs	r2, #1
  40233c:	409a      	lsls	r2, r3
  40233e:	4914      	ldr	r1, [pc, #80]	; (402390 <vTaskNotifyGiveFromISR+0xbc>)
  402340:	6808      	ldr	r0, [r1, #0]
  402342:	4302      	orrs	r2, r0
  402344:	600a      	str	r2, [r1, #0]
  402346:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  40234a:	009a      	lsls	r2, r3, #2
  40234c:	4639      	mov	r1, r7
  40234e:	4811      	ldr	r0, [pc, #68]	; (402394 <vTaskNotifyGiveFromISR+0xc0>)
  402350:	4410      	add	r0, r2
  402352:	4b11      	ldr	r3, [pc, #68]	; (402398 <vTaskNotifyGiveFromISR+0xc4>)
  402354:	4798      	blx	r3
				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
  402356:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  402358:	4b10      	ldr	r3, [pc, #64]	; (40239c <vTaskNotifyGiveFromISR+0xc8>)
  40235a:	681b      	ldr	r3, [r3, #0]
  40235c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40235e:	429a      	cmp	r2, r3
  402360:	d9d3      	bls.n	40230a <vTaskNotifyGiveFromISR+0x36>
					if( pxHigherPriorityTaskWoken != NULL )
  402362:	b10e      	cbz	r6, 402368 <vTaskNotifyGiveFromISR+0x94>
						*pxHigherPriorityTaskWoken = pdTRUE;
  402364:	2301      	movs	r3, #1
  402366:	6033      	str	r3, [r6, #0]
					xYieldPending = pdTRUE;
  402368:	2201      	movs	r2, #1
  40236a:	4b0d      	ldr	r3, [pc, #52]	; (4023a0 <vTaskNotifyGiveFromISR+0xcc>)
  40236c:	601a      	str	r2, [r3, #0]
  40236e:	e7cc      	b.n	40230a <vTaskNotifyGiveFromISR+0x36>
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
  402370:	f104 0118 	add.w	r1, r4, #24
  402374:	480b      	ldr	r0, [pc, #44]	; (4023a4 <vTaskNotifyGiveFromISR+0xd0>)
  402376:	4b08      	ldr	r3, [pc, #32]	; (402398 <vTaskNotifyGiveFromISR+0xc4>)
  402378:	4798      	blx	r3
  40237a:	e7ec      	b.n	402356 <vTaskNotifyGiveFromISR+0x82>
  40237c:	004009e5 	.word	0x004009e5
  402380:	00407fec 	.word	0x00407fec
  402384:	00403475 	.word	0x00403475
  402388:	20000b48 	.word	0x20000b48
  40238c:	00400689 	.word	0x00400689
  402390:	20000b50 	.word	0x20000b50
  402394:	20000a9c 	.word	0x20000a9c
  402398:	0040063d 	.word	0x0040063d
  40239c:	20000a90 	.word	0x20000a90
  4023a0:	20000bcc 	.word	0x20000bcc
  4023a4:	20000b88 	.word	0x20000b88

004023a8 <prvGetNextExpireTime>:
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  4023a8:	4b06      	ldr	r3, [pc, #24]	; (4023c4 <prvGetNextExpireTime+0x1c>)
  4023aa:	681a      	ldr	r2, [r3, #0]
  4023ac:	6813      	ldr	r3, [r2, #0]
  4023ae:	b92b      	cbnz	r3, 4023bc <prvGetNextExpireTime+0x14>
  4023b0:	2301      	movs	r3, #1
  4023b2:	6003      	str	r3, [r0, #0]
	if( *pxListWasEmpty == pdFALSE )
  4023b4:	b923      	cbnz	r3, 4023c0 <prvGetNextExpireTime+0x18>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  4023b6:	68d3      	ldr	r3, [r2, #12]
  4023b8:	6818      	ldr	r0, [r3, #0]
  4023ba:	4770      	bx	lr
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  4023bc:	2300      	movs	r3, #0
  4023be:	e7f8      	b.n	4023b2 <prvGetNextExpireTime+0xa>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
  4023c0:	2000      	movs	r0, #0
	}

	return xNextExpireTime;
}
  4023c2:	4770      	bx	lr
  4023c4:	20000bd0 	.word	0x20000bd0

004023c8 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
  4023c8:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  4023ca:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  4023cc:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
  4023ce:	4291      	cmp	r1, r2
  4023d0:	d80c      	bhi.n	4023ec <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4023d2:	1ad2      	subs	r2, r2, r3
  4023d4:	6983      	ldr	r3, [r0, #24]
  4023d6:	429a      	cmp	r2, r3
  4023d8:	d301      	bcc.n	4023de <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  4023da:	2001      	movs	r0, #1
  4023dc:	bd08      	pop	{r3, pc}
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  4023de:	1d01      	adds	r1, r0, #4
  4023e0:	4b09      	ldr	r3, [pc, #36]	; (402408 <prvInsertTimerInActiveList+0x40>)
  4023e2:	6818      	ldr	r0, [r3, #0]
  4023e4:	4b09      	ldr	r3, [pc, #36]	; (40240c <prvInsertTimerInActiveList+0x44>)
  4023e6:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  4023e8:	2000      	movs	r0, #0
  4023ea:	bd08      	pop	{r3, pc}
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  4023ec:	429a      	cmp	r2, r3
  4023ee:	d201      	bcs.n	4023f4 <prvInsertTimerInActiveList+0x2c>
  4023f0:	4299      	cmp	r1, r3
  4023f2:	d206      	bcs.n	402402 <prvInsertTimerInActiveList+0x3a>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  4023f4:	1d01      	adds	r1, r0, #4
  4023f6:	4b06      	ldr	r3, [pc, #24]	; (402410 <prvInsertTimerInActiveList+0x48>)
  4023f8:	6818      	ldr	r0, [r3, #0]
  4023fa:	4b04      	ldr	r3, [pc, #16]	; (40240c <prvInsertTimerInActiveList+0x44>)
  4023fc:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  4023fe:	2000      	movs	r0, #0
  402400:	bd08      	pop	{r3, pc}
			xProcessTimerNow = pdTRUE;
  402402:	2001      	movs	r0, #1
		}
	}

	return xProcessTimerNow;
}
  402404:	bd08      	pop	{r3, pc}
  402406:	bf00      	nop
  402408:	20000bd4 	.word	0x20000bd4
  40240c:	00400655 	.word	0x00400655
  402410:	20000bd0 	.word	0x20000bd0

00402414 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  402414:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  402416:	4b10      	ldr	r3, [pc, #64]	; (402458 <prvCheckForValidListAndQueue+0x44>)
  402418:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  40241a:	4b10      	ldr	r3, [pc, #64]	; (40245c <prvCheckForValidListAndQueue+0x48>)
  40241c:	681b      	ldr	r3, [r3, #0]
  40241e:	b113      	cbz	r3, 402426 <prvCheckForValidListAndQueue+0x12>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
  402420:	4b0f      	ldr	r3, [pc, #60]	; (402460 <prvCheckForValidListAndQueue+0x4c>)
  402422:	4798      	blx	r3
  402424:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &xActiveTimerList1 );
  402426:	4d0f      	ldr	r5, [pc, #60]	; (402464 <prvCheckForValidListAndQueue+0x50>)
  402428:	4628      	mov	r0, r5
  40242a:	4e0f      	ldr	r6, [pc, #60]	; (402468 <prvCheckForValidListAndQueue+0x54>)
  40242c:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
  40242e:	4c0f      	ldr	r4, [pc, #60]	; (40246c <prvCheckForValidListAndQueue+0x58>)
  402430:	4620      	mov	r0, r4
  402432:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
  402434:	4b0e      	ldr	r3, [pc, #56]	; (402470 <prvCheckForValidListAndQueue+0x5c>)
  402436:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  402438:	4b0e      	ldr	r3, [pc, #56]	; (402474 <prvCheckForValidListAndQueue+0x60>)
  40243a:	601c      	str	r4, [r3, #0]
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
  40243c:	2200      	movs	r2, #0
  40243e:	2110      	movs	r1, #16
  402440:	2005      	movs	r0, #5
  402442:	4b0d      	ldr	r3, [pc, #52]	; (402478 <prvCheckForValidListAndQueue+0x64>)
  402444:	4798      	blx	r3
  402446:	4b05      	ldr	r3, [pc, #20]	; (40245c <prvCheckForValidListAndQueue+0x48>)
  402448:	6018      	str	r0, [r3, #0]
				if( xTimerQueue != NULL )
  40244a:	2800      	cmp	r0, #0
  40244c:	d0e8      	beq.n	402420 <prvCheckForValidListAndQueue+0xc>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
  40244e:	490b      	ldr	r1, [pc, #44]	; (40247c <prvCheckForValidListAndQueue+0x68>)
  402450:	4b0b      	ldr	r3, [pc, #44]	; (402480 <prvCheckForValidListAndQueue+0x6c>)
  402452:	4798      	blx	r3
  402454:	e7e4      	b.n	402420 <prvCheckForValidListAndQueue+0xc>
  402456:	bf00      	nop
  402458:	00400785 	.word	0x00400785
  40245c:	20000c04 	.word	0x20000c04
  402460:	004007cd 	.word	0x004007cd
  402464:	20000bd8 	.word	0x20000bd8
  402468:	00400621 	.word	0x00400621
  40246c:	20000bec 	.word	0x20000bec
  402470:	20000bd0 	.word	0x20000bd0
  402474:	20000bd4 	.word	0x20000bd4
  402478:	00400fad 	.word	0x00400fad
  40247c:	0040801c 	.word	0x0040801c
  402480:	0040148d 	.word	0x0040148d

00402484 <xTimerCreateTimerTask>:
{
  402484:	b510      	push	{r4, lr}
  402486:	b082      	sub	sp, #8
	prvCheckForValidListAndQueue();
  402488:	4b0e      	ldr	r3, [pc, #56]	; (4024c4 <xTimerCreateTimerTask+0x40>)
  40248a:	4798      	blx	r3
	if( xTimerQueue != NULL )
  40248c:	4b0e      	ldr	r3, [pc, #56]	; (4024c8 <xTimerCreateTimerTask+0x44>)
  40248e:	681b      	ldr	r3, [r3, #0]
  402490:	b17b      	cbz	r3, 4024b2 <xTimerCreateTimerTask+0x2e>
			xReturn = xTaskCreate(	prvTimerTask,
  402492:	4b0e      	ldr	r3, [pc, #56]	; (4024cc <xTimerCreateTimerTask+0x48>)
  402494:	9301      	str	r3, [sp, #4]
  402496:	2307      	movs	r3, #7
  402498:	9300      	str	r3, [sp, #0]
  40249a:	2300      	movs	r3, #0
  40249c:	f44f 7282 	mov.w	r2, #260	; 0x104
  4024a0:	490b      	ldr	r1, [pc, #44]	; (4024d0 <xTimerCreateTimerTask+0x4c>)
  4024a2:	480c      	ldr	r0, [pc, #48]	; (4024d4 <xTimerCreateTimerTask+0x50>)
  4024a4:	4c0c      	ldr	r4, [pc, #48]	; (4024d8 <xTimerCreateTimerTask+0x54>)
  4024a6:	47a0      	blx	r4
  4024a8:	4604      	mov	r4, r0
	configASSERT( xReturn );
  4024aa:	b124      	cbz	r4, 4024b6 <xTimerCreateTimerTask+0x32>
}
  4024ac:	4620      	mov	r0, r4
  4024ae:	b002      	add	sp, #8
  4024b0:	bd10      	pop	{r4, pc}
BaseType_t xReturn = pdFAIL;
  4024b2:	2400      	movs	r4, #0
  4024b4:	e7f9      	b.n	4024aa <xTimerCreateTimerTask+0x26>
	configASSERT( xReturn );
  4024b6:	f240 1113 	movw	r1, #275	; 0x113
  4024ba:	4808      	ldr	r0, [pc, #32]	; (4024dc <xTimerCreateTimerTask+0x58>)
  4024bc:	4b08      	ldr	r3, [pc, #32]	; (4024e0 <xTimerCreateTimerTask+0x5c>)
  4024be:	4798      	blx	r3
	return xReturn;
  4024c0:	e7f4      	b.n	4024ac <xTimerCreateTimerTask+0x28>
  4024c2:	bf00      	nop
  4024c4:	00402415 	.word	0x00402415
  4024c8:	20000c04 	.word	0x20000c04
  4024cc:	20000c08 	.word	0x20000c08
  4024d0:	00408040 	.word	0x00408040
  4024d4:	0040284d 	.word	0x0040284d
  4024d8:	004018a1 	.word	0x004018a1
  4024dc:	00408024 	.word	0x00408024
  4024e0:	00403475 	.word	0x00403475

004024e4 <xTimerGenericCommand>:
{
  4024e4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4024e6:	b085      	sub	sp, #20
  4024e8:	460c      	mov	r4, r1
  4024ea:	4616      	mov	r6, r2
  4024ec:	461f      	mov	r7, r3
	configASSERT( xTimer );
  4024ee:	4605      	mov	r5, r0
  4024f0:	b198      	cbz	r0, 40251a <xTimerGenericCommand+0x36>
	if( xTimerQueue != NULL )
  4024f2:	4b15      	ldr	r3, [pc, #84]	; (402548 <xTimerGenericCommand+0x64>)
  4024f4:	6818      	ldr	r0, [r3, #0]
  4024f6:	b328      	cbz	r0, 402544 <xTimerGenericCommand+0x60>
		xMessage.xMessageID = xCommandID;
  4024f8:	9400      	str	r4, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
  4024fa:	9601      	str	r6, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
  4024fc:	9502      	str	r5, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
  4024fe:	2c05      	cmp	r4, #5
  402500:	dc19      	bgt.n	402536 <xTimerGenericCommand+0x52>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  402502:	4b12      	ldr	r3, [pc, #72]	; (40254c <xTimerGenericCommand+0x68>)
  402504:	4798      	blx	r3
  402506:	2802      	cmp	r0, #2
  402508:	d00d      	beq.n	402526 <xTimerGenericCommand+0x42>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  40250a:	2300      	movs	r3, #0
  40250c:	461a      	mov	r2, r3
  40250e:	4669      	mov	r1, sp
  402510:	480d      	ldr	r0, [pc, #52]	; (402548 <xTimerGenericCommand+0x64>)
  402512:	6800      	ldr	r0, [r0, #0]
  402514:	4c0e      	ldr	r4, [pc, #56]	; (402550 <xTimerGenericCommand+0x6c>)
  402516:	47a0      	blx	r4
  402518:	e012      	b.n	402540 <xTimerGenericCommand+0x5c>
	configASSERT( xTimer );
  40251a:	f44f 71c1 	mov.w	r1, #386	; 0x182
  40251e:	480d      	ldr	r0, [pc, #52]	; (402554 <xTimerGenericCommand+0x70>)
  402520:	4b0d      	ldr	r3, [pc, #52]	; (402558 <xTimerGenericCommand+0x74>)
  402522:	4798      	blx	r3
  402524:	e7e5      	b.n	4024f2 <xTimerGenericCommand+0xe>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
  402526:	2300      	movs	r3, #0
  402528:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40252a:	4669      	mov	r1, sp
  40252c:	4806      	ldr	r0, [pc, #24]	; (402548 <xTimerGenericCommand+0x64>)
  40252e:	6800      	ldr	r0, [r0, #0]
  402530:	4c07      	ldr	r4, [pc, #28]	; (402550 <xTimerGenericCommand+0x6c>)
  402532:	47a0      	blx	r4
  402534:	e004      	b.n	402540 <xTimerGenericCommand+0x5c>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  402536:	2300      	movs	r3, #0
  402538:	463a      	mov	r2, r7
  40253a:	4669      	mov	r1, sp
  40253c:	4c07      	ldr	r4, [pc, #28]	; (40255c <xTimerGenericCommand+0x78>)
  40253e:	47a0      	blx	r4
}
  402540:	b005      	add	sp, #20
  402542:	bdf0      	pop	{r4, r5, r6, r7, pc}
BaseType_t xReturn = pdFAIL;
  402544:	2000      	movs	r0, #0
	return xReturn;
  402546:	e7fb      	b.n	402540 <xTimerGenericCommand+0x5c>
  402548:	20000c04 	.word	0x20000c04
  40254c:	00402131 	.word	0x00402131
  402550:	00401001 	.word	0x00401001
  402554:	00408024 	.word	0x00408024
  402558:	00403475 	.word	0x00403475
  40255c:	004011ed 	.word	0x004011ed

00402560 <prvSwitchTimerLists>:
{
  402560:	b570      	push	{r4, r5, r6, lr}
  402562:	b082      	sub	sp, #8
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  402564:	4b1a      	ldr	r3, [pc, #104]	; (4025d0 <prvSwitchTimerLists+0x70>)
  402566:	681b      	ldr	r3, [r3, #0]
  402568:	681a      	ldr	r2, [r3, #0]
  40256a:	b34a      	cbz	r2, 4025c0 <prvSwitchTimerLists+0x60>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  40256c:	68db      	ldr	r3, [r3, #12]
  40256e:	681e      	ldr	r6, [r3, #0]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
  402570:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  402572:	1d25      	adds	r5, r4, #4
  402574:	4628      	mov	r0, r5
  402576:	4b17      	ldr	r3, [pc, #92]	; (4025d4 <prvSwitchTimerLists+0x74>)
  402578:	4798      	blx	r3
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  40257a:	6a23      	ldr	r3, [r4, #32]
  40257c:	4620      	mov	r0, r4
  40257e:	4798      	blx	r3
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
  402580:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
  402584:	f013 0f04 	tst.w	r3, #4
  402588:	d0ec      	beq.n	402564 <prvSwitchTimerLists+0x4>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  40258a:	69a3      	ldr	r3, [r4, #24]
  40258c:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
  40258e:	429e      	cmp	r6, r3
  402590:	d207      	bcs.n	4025a2 <prvSwitchTimerLists+0x42>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  402592:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  402594:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  402596:	4629      	mov	r1, r5
  402598:	4b0d      	ldr	r3, [pc, #52]	; (4025d0 <prvSwitchTimerLists+0x70>)
  40259a:	6818      	ldr	r0, [r3, #0]
  40259c:	4b0e      	ldr	r3, [pc, #56]	; (4025d8 <prvSwitchTimerLists+0x78>)
  40259e:	4798      	blx	r3
  4025a0:	e7e0      	b.n	402564 <prvSwitchTimerLists+0x4>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  4025a2:	2100      	movs	r1, #0
  4025a4:	9100      	str	r1, [sp, #0]
  4025a6:	460b      	mov	r3, r1
  4025a8:	4632      	mov	r2, r6
  4025aa:	4620      	mov	r0, r4
  4025ac:	4c0b      	ldr	r4, [pc, #44]	; (4025dc <prvSwitchTimerLists+0x7c>)
  4025ae:	47a0      	blx	r4
				configASSERT( xResult );
  4025b0:	2800      	cmp	r0, #0
  4025b2:	d1d7      	bne.n	402564 <prvSwitchTimerLists+0x4>
  4025b4:	f44f 7161 	mov.w	r1, #900	; 0x384
  4025b8:	4809      	ldr	r0, [pc, #36]	; (4025e0 <prvSwitchTimerLists+0x80>)
  4025ba:	4b0a      	ldr	r3, [pc, #40]	; (4025e4 <prvSwitchTimerLists+0x84>)
  4025bc:	4798      	blx	r3
  4025be:	e7d1      	b.n	402564 <prvSwitchTimerLists+0x4>
	pxCurrentTimerList = pxOverflowTimerList;
  4025c0:	4a09      	ldr	r2, [pc, #36]	; (4025e8 <prvSwitchTimerLists+0x88>)
  4025c2:	6810      	ldr	r0, [r2, #0]
  4025c4:	4902      	ldr	r1, [pc, #8]	; (4025d0 <prvSwitchTimerLists+0x70>)
  4025c6:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
  4025c8:	6013      	str	r3, [r2, #0]
}
  4025ca:	b002      	add	sp, #8
  4025cc:	bd70      	pop	{r4, r5, r6, pc}
  4025ce:	bf00      	nop
  4025d0:	20000bd0 	.word	0x20000bd0
  4025d4:	00400689 	.word	0x00400689
  4025d8:	00400655 	.word	0x00400655
  4025dc:	004024e5 	.word	0x004024e5
  4025e0:	00408024 	.word	0x00408024
  4025e4:	00403475 	.word	0x00403475
  4025e8:	20000bd4 	.word	0x20000bd4

004025ec <prvSampleTimeNow>:
{
  4025ec:	b538      	push	{r3, r4, r5, lr}
  4025ee:	4605      	mov	r5, r0
	xTimeNow = xTaskGetTickCount();
  4025f0:	4b08      	ldr	r3, [pc, #32]	; (402614 <prvSampleTimeNow+0x28>)
  4025f2:	4798      	blx	r3
  4025f4:	4604      	mov	r4, r0
	if( xTimeNow < xLastTime )
  4025f6:	4b08      	ldr	r3, [pc, #32]	; (402618 <prvSampleTimeNow+0x2c>)
  4025f8:	681b      	ldr	r3, [r3, #0]
  4025fa:	4298      	cmp	r0, r3
  4025fc:	d305      	bcc.n	40260a <prvSampleTimeNow+0x1e>
		*pxTimerListsWereSwitched = pdFALSE;
  4025fe:	2300      	movs	r3, #0
  402600:	602b      	str	r3, [r5, #0]
	xLastTime = xTimeNow;
  402602:	4b05      	ldr	r3, [pc, #20]	; (402618 <prvSampleTimeNow+0x2c>)
  402604:	601c      	str	r4, [r3, #0]
}
  402606:	4620      	mov	r0, r4
  402608:	bd38      	pop	{r3, r4, r5, pc}
		prvSwitchTimerLists();
  40260a:	4b04      	ldr	r3, [pc, #16]	; (40261c <prvSampleTimeNow+0x30>)
  40260c:	4798      	blx	r3
		*pxTimerListsWereSwitched = pdTRUE;
  40260e:	2301      	movs	r3, #1
  402610:	602b      	str	r3, [r5, #0]
  402612:	e7f6      	b.n	402602 <prvSampleTimeNow+0x16>
  402614:	00401a4d 	.word	0x00401a4d
  402618:	20000c00 	.word	0x20000c00
  40261c:	00402561 	.word	0x00402561

00402620 <prvProcessExpiredTimer>:
{
  402620:	b570      	push	{r4, r5, r6, lr}
  402622:	b082      	sub	sp, #8
  402624:	4605      	mov	r5, r0
  402626:	460e      	mov	r6, r1
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
  402628:	4b16      	ldr	r3, [pc, #88]	; (402684 <prvProcessExpiredTimer+0x64>)
  40262a:	681b      	ldr	r3, [r3, #0]
  40262c:	68db      	ldr	r3, [r3, #12]
  40262e:	68dc      	ldr	r4, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  402630:	1d20      	adds	r0, r4, #4
  402632:	4b15      	ldr	r3, [pc, #84]	; (402688 <prvProcessExpiredTimer+0x68>)
  402634:	4798      	blx	r3
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
  402636:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
  40263a:	f013 0f04 	tst.w	r3, #4
  40263e:	d108      	bne.n	402652 <prvProcessExpiredTimer+0x32>
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
  402640:	f023 0301 	bic.w	r3, r3, #1
  402644:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  402648:	6a23      	ldr	r3, [r4, #32]
  40264a:	4620      	mov	r0, r4
  40264c:	4798      	blx	r3
}
  40264e:	b002      	add	sp, #8
  402650:	bd70      	pop	{r4, r5, r6, pc}
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
  402652:	69a1      	ldr	r1, [r4, #24]
  402654:	462b      	mov	r3, r5
  402656:	4632      	mov	r2, r6
  402658:	4429      	add	r1, r5
  40265a:	4620      	mov	r0, r4
  40265c:	4e0b      	ldr	r6, [pc, #44]	; (40268c <prvProcessExpiredTimer+0x6c>)
  40265e:	47b0      	blx	r6
  402660:	2800      	cmp	r0, #0
  402662:	d0f1      	beq.n	402648 <prvProcessExpiredTimer+0x28>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  402664:	2100      	movs	r1, #0
  402666:	9100      	str	r1, [sp, #0]
  402668:	460b      	mov	r3, r1
  40266a:	462a      	mov	r2, r5
  40266c:	4620      	mov	r0, r4
  40266e:	4d08      	ldr	r5, [pc, #32]	; (402690 <prvProcessExpiredTimer+0x70>)
  402670:	47a8      	blx	r5
			configASSERT( xResult );
  402672:	2800      	cmp	r0, #0
  402674:	d1e8      	bne.n	402648 <prvProcessExpiredTimer+0x28>
  402676:	f44f 71fc 	mov.w	r1, #504	; 0x1f8
  40267a:	4806      	ldr	r0, [pc, #24]	; (402694 <prvProcessExpiredTimer+0x74>)
  40267c:	4b06      	ldr	r3, [pc, #24]	; (402698 <prvProcessExpiredTimer+0x78>)
  40267e:	4798      	blx	r3
  402680:	e7e2      	b.n	402648 <prvProcessExpiredTimer+0x28>
  402682:	bf00      	nop
  402684:	20000bd0 	.word	0x20000bd0
  402688:	00400689 	.word	0x00400689
  40268c:	004023c9 	.word	0x004023c9
  402690:	004024e5 	.word	0x004024e5
  402694:	00408024 	.word	0x00408024
  402698:	00403475 	.word	0x00403475

0040269c <prvProcessTimerOrBlockTask>:
{
  40269c:	b570      	push	{r4, r5, r6, lr}
  40269e:	b082      	sub	sp, #8
  4026a0:	4606      	mov	r6, r0
  4026a2:	460c      	mov	r4, r1
	vTaskSuspendAll();
  4026a4:	4b17      	ldr	r3, [pc, #92]	; (402704 <prvProcessTimerOrBlockTask+0x68>)
  4026a6:	4798      	blx	r3
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  4026a8:	a801      	add	r0, sp, #4
  4026aa:	4b17      	ldr	r3, [pc, #92]	; (402708 <prvProcessTimerOrBlockTask+0x6c>)
  4026ac:	4798      	blx	r3
		if( xTimerListsWereSwitched == pdFALSE )
  4026ae:	9b01      	ldr	r3, [sp, #4]
  4026b0:	bb2b      	cbnz	r3, 4026fe <prvProcessTimerOrBlockTask+0x62>
  4026b2:	4605      	mov	r5, r0
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  4026b4:	b90c      	cbnz	r4, 4026ba <prvProcessTimerOrBlockTask+0x1e>
  4026b6:	42b0      	cmp	r0, r6
  4026b8:	d218      	bcs.n	4026ec <prvProcessTimerOrBlockTask+0x50>
				if( xListWasEmpty != pdFALSE )
  4026ba:	b124      	cbz	r4, 4026c6 <prvProcessTimerOrBlockTask+0x2a>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
  4026bc:	4b13      	ldr	r3, [pc, #76]	; (40270c <prvProcessTimerOrBlockTask+0x70>)
  4026be:	681b      	ldr	r3, [r3, #0]
  4026c0:	681b      	ldr	r3, [r3, #0]
  4026c2:	b9d3      	cbnz	r3, 4026fa <prvProcessTimerOrBlockTask+0x5e>
  4026c4:	2401      	movs	r4, #1
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
  4026c6:	4622      	mov	r2, r4
  4026c8:	1b71      	subs	r1, r6, r5
  4026ca:	4b11      	ldr	r3, [pc, #68]	; (402710 <prvProcessTimerOrBlockTask+0x74>)
  4026cc:	6818      	ldr	r0, [r3, #0]
  4026ce:	4b11      	ldr	r3, [pc, #68]	; (402714 <prvProcessTimerOrBlockTask+0x78>)
  4026d0:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  4026d2:	4b11      	ldr	r3, [pc, #68]	; (402718 <prvProcessTimerOrBlockTask+0x7c>)
  4026d4:	4798      	blx	r3
  4026d6:	b938      	cbnz	r0, 4026e8 <prvProcessTimerOrBlockTask+0x4c>
					portYIELD_WITHIN_API();
  4026d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4026dc:	4b0f      	ldr	r3, [pc, #60]	; (40271c <prvProcessTimerOrBlockTask+0x80>)
  4026de:	601a      	str	r2, [r3, #0]
  4026e0:	f3bf 8f4f 	dsb	sy
  4026e4:	f3bf 8f6f 	isb	sy
}
  4026e8:	b002      	add	sp, #8
  4026ea:	bd70      	pop	{r4, r5, r6, pc}
				( void ) xTaskResumeAll();
  4026ec:	4b0a      	ldr	r3, [pc, #40]	; (402718 <prvProcessTimerOrBlockTask+0x7c>)
  4026ee:	4798      	blx	r3
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
  4026f0:	4629      	mov	r1, r5
  4026f2:	4630      	mov	r0, r6
  4026f4:	4b0a      	ldr	r3, [pc, #40]	; (402720 <prvProcessTimerOrBlockTask+0x84>)
  4026f6:	4798      	blx	r3
  4026f8:	e7f6      	b.n	4026e8 <prvProcessTimerOrBlockTask+0x4c>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
  4026fa:	2400      	movs	r4, #0
  4026fc:	e7e3      	b.n	4026c6 <prvProcessTimerOrBlockTask+0x2a>
			( void ) xTaskResumeAll();
  4026fe:	4b06      	ldr	r3, [pc, #24]	; (402718 <prvProcessTimerOrBlockTask+0x7c>)
  402700:	4798      	blx	r3
}
  402702:	e7f1      	b.n	4026e8 <prvProcessTimerOrBlockTask+0x4c>
  402704:	00401a3d 	.word	0x00401a3d
  402708:	004025ed 	.word	0x004025ed
  40270c:	20000bd4 	.word	0x20000bd4
  402710:	20000c04 	.word	0x20000c04
  402714:	004014b5 	.word	0x004014b5
  402718:	00401b7d 	.word	0x00401b7d
  40271c:	e000ed04 	.word	0xe000ed04
  402720:	00402621 	.word	0x00402621

00402724 <prvProcessReceivedCommands>:
{
  402724:	b530      	push	{r4, r5, lr}
  402726:	b089      	sub	sp, #36	; 0x24
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  402728:	e002      	b.n	402730 <prvProcessReceivedCommands+0xc>
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
  40272a:	9b04      	ldr	r3, [sp, #16]
  40272c:	2b00      	cmp	r3, #0
  40272e:	da0f      	bge.n	402750 <prvProcessReceivedCommands+0x2c>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  402730:	2200      	movs	r2, #0
  402732:	a904      	add	r1, sp, #16
  402734:	4b3c      	ldr	r3, [pc, #240]	; (402828 <prvProcessReceivedCommands+0x104>)
  402736:	6818      	ldr	r0, [r3, #0]
  402738:	4b3c      	ldr	r3, [pc, #240]	; (40282c <prvProcessReceivedCommands+0x108>)
  40273a:	4798      	blx	r3
  40273c:	2800      	cmp	r0, #0
  40273e:	d070      	beq.n	402822 <prvProcessReceivedCommands+0xfe>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
  402740:	9b04      	ldr	r3, [sp, #16]
  402742:	2b00      	cmp	r3, #0
  402744:	daf1      	bge.n	40272a <prvProcessReceivedCommands+0x6>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
  402746:	9907      	ldr	r1, [sp, #28]
  402748:	9806      	ldr	r0, [sp, #24]
  40274a:	9b05      	ldr	r3, [sp, #20]
  40274c:	4798      	blx	r3
  40274e:	e7ec      	b.n	40272a <prvProcessReceivedCommands+0x6>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
  402750:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
  402752:	6963      	ldr	r3, [r4, #20]
  402754:	b113      	cbz	r3, 40275c <prvProcessReceivedCommands+0x38>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  402756:	1d20      	adds	r0, r4, #4
  402758:	4b35      	ldr	r3, [pc, #212]	; (402830 <prvProcessReceivedCommands+0x10c>)
  40275a:	4798      	blx	r3
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  40275c:	a803      	add	r0, sp, #12
  40275e:	4b35      	ldr	r3, [pc, #212]	; (402834 <prvProcessReceivedCommands+0x110>)
  402760:	4798      	blx	r3
  402762:	4605      	mov	r5, r0
			switch( xMessage.xMessageID )
  402764:	9b04      	ldr	r3, [sp, #16]
  402766:	2b09      	cmp	r3, #9
  402768:	d8e2      	bhi.n	402730 <prvProcessReceivedCommands+0xc>
  40276a:	e8df f003 	tbb	[pc, r3]
  40276e:	0505      	.short	0x0505
  402770:	4c352e05 	.word	0x4c352e05
  402774:	352e0505 	.word	0x352e0505
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
  402778:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
  40277c:	f043 0301 	orr.w	r3, r3, #1
  402780:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
  402784:	9905      	ldr	r1, [sp, #20]
  402786:	69a0      	ldr	r0, [r4, #24]
  402788:	460b      	mov	r3, r1
  40278a:	462a      	mov	r2, r5
  40278c:	4401      	add	r1, r0
  40278e:	4620      	mov	r0, r4
  402790:	4d29      	ldr	r5, [pc, #164]	; (402838 <prvProcessReceivedCommands+0x114>)
  402792:	47a8      	blx	r5
  402794:	2800      	cmp	r0, #0
  402796:	d0cb      	beq.n	402730 <prvProcessReceivedCommands+0xc>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  402798:	6a23      	ldr	r3, [r4, #32]
  40279a:	4620      	mov	r0, r4
  40279c:	4798      	blx	r3
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
  40279e:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
  4027a2:	f013 0f04 	tst.w	r3, #4
  4027a6:	d0c3      	beq.n	402730 <prvProcessReceivedCommands+0xc>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  4027a8:	69a2      	ldr	r2, [r4, #24]
  4027aa:	2100      	movs	r1, #0
  4027ac:	9100      	str	r1, [sp, #0]
  4027ae:	460b      	mov	r3, r1
  4027b0:	9805      	ldr	r0, [sp, #20]
  4027b2:	4402      	add	r2, r0
  4027b4:	4620      	mov	r0, r4
  4027b6:	4c21      	ldr	r4, [pc, #132]	; (40283c <prvProcessReceivedCommands+0x118>)
  4027b8:	47a0      	blx	r4
							configASSERT( xResult );
  4027ba:	2800      	cmp	r0, #0
  4027bc:	d1b8      	bne.n	402730 <prvProcessReceivedCommands+0xc>
  4027be:	f240 3113 	movw	r1, #787	; 0x313
  4027c2:	481f      	ldr	r0, [pc, #124]	; (402840 <prvProcessReceivedCommands+0x11c>)
  4027c4:	4b1f      	ldr	r3, [pc, #124]	; (402844 <prvProcessReceivedCommands+0x120>)
  4027c6:	4798      	blx	r3
  4027c8:	e7b2      	b.n	402730 <prvProcessReceivedCommands+0xc>
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
  4027ca:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
  4027ce:	f023 0301 	bic.w	r3, r3, #1
  4027d2:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
					break;
  4027d6:	e7ab      	b.n	402730 <prvProcessReceivedCommands+0xc>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
  4027d8:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
  4027dc:	f043 0301 	orr.w	r3, r3, #1
  4027e0:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
  4027e4:	9b05      	ldr	r3, [sp, #20]
  4027e6:	61a3      	str	r3, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  4027e8:	b13b      	cbz	r3, 4027fa <prvProcessReceivedCommands+0xd6>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  4027ea:	69a1      	ldr	r1, [r4, #24]
  4027ec:	462b      	mov	r3, r5
  4027ee:	462a      	mov	r2, r5
  4027f0:	4429      	add	r1, r5
  4027f2:	4620      	mov	r0, r4
  4027f4:	4c10      	ldr	r4, [pc, #64]	; (402838 <prvProcessReceivedCommands+0x114>)
  4027f6:	47a0      	blx	r4
					break;
  4027f8:	e79a      	b.n	402730 <prvProcessReceivedCommands+0xc>
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  4027fa:	f240 312b 	movw	r1, #811	; 0x32b
  4027fe:	4810      	ldr	r0, [pc, #64]	; (402840 <prvProcessReceivedCommands+0x11c>)
  402800:	4b10      	ldr	r3, [pc, #64]	; (402844 <prvProcessReceivedCommands+0x120>)
  402802:	4798      	blx	r3
  402804:	e7f1      	b.n	4027ea <prvProcessReceivedCommands+0xc6>
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
  402806:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
  40280a:	f013 0f02 	tst.w	r3, #2
  40280e:	d004      	beq.n	40281a <prvProcessReceivedCommands+0xf6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
  402810:	f023 0301 	bic.w	r3, r3, #1
  402814:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
  402818:	e78a      	b.n	402730 <prvProcessReceivedCommands+0xc>
							vPortFree( pxTimer );
  40281a:	4620      	mov	r0, r4
  40281c:	4b0a      	ldr	r3, [pc, #40]	; (402848 <prvProcessReceivedCommands+0x124>)
  40281e:	4798      	blx	r3
  402820:	e786      	b.n	402730 <prvProcessReceivedCommands+0xc>
}
  402822:	b009      	add	sp, #36	; 0x24
  402824:	bd30      	pop	{r4, r5, pc}
  402826:	bf00      	nop
  402828:	20000c04 	.word	0x20000c04
  40282c:	004012f9 	.word	0x004012f9
  402830:	00400689 	.word	0x00400689
  402834:	004025ed 	.word	0x004025ed
  402838:	004023c9 	.word	0x004023c9
  40283c:	004024e5 	.word	0x004024e5
  402840:	00408024 	.word	0x00408024
  402844:	00403475 	.word	0x00403475
  402848:	00400b7d 	.word	0x00400b7d

0040284c <prvTimerTask>:
{
  40284c:	b500      	push	{lr}
  40284e:	b083      	sub	sp, #12
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
  402850:	a801      	add	r0, sp, #4
  402852:	4b04      	ldr	r3, [pc, #16]	; (402864 <prvTimerTask+0x18>)
  402854:	4798      	blx	r3
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
  402856:	9901      	ldr	r1, [sp, #4]
  402858:	4b03      	ldr	r3, [pc, #12]	; (402868 <prvTimerTask+0x1c>)
  40285a:	4798      	blx	r3
		prvProcessReceivedCommands();
  40285c:	4b03      	ldr	r3, [pc, #12]	; (40286c <prvTimerTask+0x20>)
  40285e:	4798      	blx	r3
  402860:	e7f6      	b.n	402850 <prvTimerTask+0x4>
  402862:	bf00      	nop
  402864:	004023a9 	.word	0x004023a9
  402868:	0040269d 	.word	0x0040269d
  40286c:	00402725 	.word	0x00402725

00402870 <intitializeLEDDriver>:
#include "ledDriver.h"
#include "myDefines.h"


void intitializeLEDDriver(void)
{
  402870:	b510      	push	{r4, lr}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  402872:	2009      	movs	r0, #9
  402874:	4c0e      	ldr	r4, [pc, #56]	; (4028b0 <intitializeLEDDriver+0x40>)
  402876:	47a0      	blx	r4
  402878:	200a      	movs	r0, #10
  40287a:	47a0      	blx	r4
  40287c:	200b      	movs	r0, #11
  40287e:	47a0      	blx	r4
  402880:	200c      	movs	r0, #12
  402882:	47a0      	blx	r4
  402884:	200d      	movs	r0, #13
  402886:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  402888:	4b0a      	ldr	r3, [pc, #40]	; (4028b4 <intitializeLEDDriver+0x44>)
  40288a:	f04f 5480 	mov.w	r4, #268435456	; 0x10000000
  40288e:	611c      	str	r4, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  402890:	f8c3 40a0 	str.w	r4, [r3, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  402894:	f44f 3000 	mov.w	r0, #131072	; 0x20000
  402898:	6118      	str	r0, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40289a:	f8c3 00a0 	str.w	r0, [r3, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40289e:	4a06      	ldr	r2, [pc, #24]	; (4028b8 <intitializeLEDDriver+0x48>)
  4028a0:	2102      	movs	r1, #2
  4028a2:	6111      	str	r1, [r2, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4028a4:	f8c2 10a0 	str.w	r1, [r2, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4028a8:	635c      	str	r4, [r3, #52]	; 0x34
  4028aa:	6358      	str	r0, [r3, #52]	; 0x34
  4028ac:	6351      	str	r1, [r2, #52]	; 0x34
  4028ae:	bd10      	pop	{r4, pc}
  4028b0:	00402ff9 	.word	0x00402ff9
  4028b4:	400e1400 	.word	0x400e1400
  4028b8:	400e1600 	.word	0x400e1600

004028bc <readLED>:
	1 = EXT_LED1
	2 = EXT_LED2
	3 = EXT_LED3
	*/
	//if the led number is 1, then that will be for the external led #1
	if (uiLedNum == 1)
  4028bc:	2801      	cmp	r0, #1
  4028be:	d008      	beq.n	4028d2 <readLED+0x16>
	{
		return ioport_get_pin_level(EXT_LED1);
	}
	//else if the led number is 2, then that will be for the external led #2
	else if (uiLedNum == 2)
  4028c0:	2802      	cmp	r0, #2
  4028c2:	d00b      	beq.n	4028dc <readLED+0x20>
	{
		return ioport_get_pin_level(EXT_LED2);
	}
	//else if the led number is 3, then that will be for the external led #3 
	else if (uiLedNum == 3)
  4028c4:	2803      	cmp	r0, #3
  4028c6:	d00e      	beq.n	4028e6 <readLED+0x2a>
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  4028c8:	4b09      	ldr	r3, [pc, #36]	; (4028f0 <readLED+0x34>)
  4028ca:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
  4028cc:	f3c0 5080 	ubfx	r0, r0, #22, #1
	else
	{
		return ioport_get_pin_level(LED_0_PIN);
	}
	
}
  4028d0:	4770      	bx	lr
  4028d2:	4b07      	ldr	r3, [pc, #28]	; (4028f0 <readLED+0x34>)
  4028d4:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
  4028d6:	f3c0 7000 	ubfx	r0, r0, #28, #1
		return ioport_get_pin_level(EXT_LED1);
  4028da:	4770      	bx	lr
  4028dc:	4b04      	ldr	r3, [pc, #16]	; (4028f0 <readLED+0x34>)
  4028de:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
  4028e0:	f3c0 4040 	ubfx	r0, r0, #17, #1
		return ioport_get_pin_level(EXT_LED2);
  4028e4:	4770      	bx	lr
  4028e6:	4b03      	ldr	r3, [pc, #12]	; (4028f4 <readLED+0x38>)
  4028e8:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
  4028ea:	f3c0 0040 	ubfx	r0, r0, #1, #1
		return ioport_get_pin_level(EXT_LED3);
  4028ee:	4770      	bx	lr
  4028f0:	400e1400 	.word	0x400e1400
  4028f4:	400e1600 	.word	0x400e1600

004028f8 <setLED>:

uint8_t setLED(uint8_t uiLedNum, uint8_t uiLedValue)
{
  4028f8:	b508      	push	{r3, lr}
/*
Sets the LED to a specified value (ON/OFF)
*/
		//if the led number is 1, then set the pin level
		//to on for for the external led #1, and then return the readLED
		if (uiLedNum == 1)
  4028fa:	2801      	cmp	r0, #1
  4028fc:	d00c      	beq.n	402918 <setLED+0x20>
			ioport_set_pin_level(EXT_LED1, uiLedValue);
			return readLED(uiLedNum);			
		}
		//else if the led number is 2, then set the pin level
		//to on for for the external led #2, and then return the readLED
		else if (uiLedNum == 2)
  4028fe:	2802      	cmp	r0, #2
  402900:	d017      	beq.n	402932 <setLED+0x3a>
			ioport_set_pin_level(EXT_LED2, uiLedValue);
			return readLED(uiLedNum);			
		}
		//else if the led number is 3, then set the pin level
		//to on for for the external led #3, and then return the readLED
		else if (uiLedNum == 3)
  402902:	2803      	cmp	r0, #3
  402904:	d022      	beq.n	40294c <setLED+0x54>
	if (level) {
  402906:	2900      	cmp	r1, #0
  402908:	d02b      	beq.n	402962 <setLED+0x6a>
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40290a:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  40290e:	4b17      	ldr	r3, [pc, #92]	; (40296c <setLED+0x74>)
  402910:	631a      	str	r2, [r3, #48]	; 0x30
		}
		//else set the on board led to on, then return the readLED
		else
		{
			ioport_set_pin_level(LED_0_PIN, uiLedValue);
			return readLED(uiLedNum);
  402912:	4b17      	ldr	r3, [pc, #92]	; (402970 <setLED+0x78>)
  402914:	4798      	blx	r3
		}
}
  402916:	bd08      	pop	{r3, pc}
	if (level) {
  402918:	b131      	cbz	r1, 402928 <setLED+0x30>
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40291a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40291e:	4b13      	ldr	r3, [pc, #76]	; (40296c <setLED+0x74>)
  402920:	631a      	str	r2, [r3, #48]	; 0x30
			return readLED(uiLedNum);			
  402922:	4b13      	ldr	r3, [pc, #76]	; (402970 <setLED+0x78>)
  402924:	4798      	blx	r3
  402926:	bd08      	pop	{r3, pc}
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  402928:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40292c:	4b0f      	ldr	r3, [pc, #60]	; (40296c <setLED+0x74>)
  40292e:	635a      	str	r2, [r3, #52]	; 0x34
  402930:	e7f7      	b.n	402922 <setLED+0x2a>
	if (level) {
  402932:	b131      	cbz	r1, 402942 <setLED+0x4a>
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  402934:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  402938:	4b0c      	ldr	r3, [pc, #48]	; (40296c <setLED+0x74>)
  40293a:	631a      	str	r2, [r3, #48]	; 0x30
			return readLED(uiLedNum);			
  40293c:	4b0c      	ldr	r3, [pc, #48]	; (402970 <setLED+0x78>)
  40293e:	4798      	blx	r3
  402940:	bd08      	pop	{r3, pc}
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  402942:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  402946:	4b09      	ldr	r3, [pc, #36]	; (40296c <setLED+0x74>)
  402948:	635a      	str	r2, [r3, #52]	; 0x34
  40294a:	e7f7      	b.n	40293c <setLED+0x44>
	if (level) {
  40294c:	b129      	cbz	r1, 40295a <setLED+0x62>
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40294e:	2202      	movs	r2, #2
  402950:	4b08      	ldr	r3, [pc, #32]	; (402974 <setLED+0x7c>)
  402952:	631a      	str	r2, [r3, #48]	; 0x30
			return readLED(uiLedNum);	
  402954:	4b06      	ldr	r3, [pc, #24]	; (402970 <setLED+0x78>)
  402956:	4798      	blx	r3
  402958:	bd08      	pop	{r3, pc}
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40295a:	2202      	movs	r2, #2
  40295c:	4b05      	ldr	r3, [pc, #20]	; (402974 <setLED+0x7c>)
  40295e:	635a      	str	r2, [r3, #52]	; 0x34
  402960:	e7f8      	b.n	402954 <setLED+0x5c>
  402962:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  402966:	4b01      	ldr	r3, [pc, #4]	; (40296c <setLED+0x74>)
  402968:	635a      	str	r2, [r3, #52]	; 0x34
  40296a:	e7d2      	b.n	402912 <setLED+0x1a>
  40296c:	400e1400 	.word	0x400e1400
  402970:	004028bd 	.word	0x004028bd
  402974:	400e1600 	.word	0x400e1600

00402978 <toggleLED>:

uint8_t toggleLED(uint8_t uiLedNum)
{
  402978:	b510      	push	{r4, lr}
  40297a:	4604      	mov	r4, r0
/*
Toggles the LED
If the led is on, then turn it off
If the led is off, then turn it on
*/
	if (readLED(uiLedNum) == 1)
  40297c:	4b06      	ldr	r3, [pc, #24]	; (402998 <toggleLED+0x20>)
  40297e:	4798      	blx	r3
  402980:	2801      	cmp	r0, #1
  402982:	d004      	beq.n	40298e <toggleLED+0x16>
	{
		return setLED(uiLedNum, 0);
		
	}
	else
		return setLED(uiLedNum, 1);
  402984:	2101      	movs	r1, #1
  402986:	4620      	mov	r0, r4
  402988:	4b04      	ldr	r3, [pc, #16]	; (40299c <toggleLED+0x24>)
  40298a:	4798      	blx	r3
	
	
}
  40298c:	bd10      	pop	{r4, pc}
		return setLED(uiLedNum, 0);
  40298e:	2100      	movs	r1, #0
  402990:	4620      	mov	r0, r4
  402992:	4b02      	ldr	r3, [pc, #8]	; (40299c <toggleLED+0x24>)
  402994:	4798      	blx	r3
  402996:	bd10      	pop	{r4, pc}
  402998:	004028bd 	.word	0x004028bd
  40299c:	004028f9 	.word	0x004028f9

004029a0 <button_handler>:

}

//This is the second part of lab 5 for a button handler for the isr
void button_handler(uint32_t id, uint32_t mask)
{
  4029a0:	b500      	push	{lr}
  4029a2:	b083      	sub	sp, #12
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
  4029a4:	2300      	movs	r3, #0
  4029a6:	9301      	str	r3, [sp, #4]

	if((PIN_PUSHBUTTON_1_ID == id) && (PIN_PUSHBUTTON_1_MASK == mask))
  4029a8:	2809      	cmp	r0, #9
  4029aa:	d015      	beq.n	4029d8 <button_handler+0x38>
	{
		// Set a global variable to signify which button (IE onboard in this case)
		currButton = SW0;
	}
	else if((PIN_PUSHBUTTON_2_ID == id) && (PIN_PUSHBUTTON_2_MASK == mask))
  4029ac:	280c      	cmp	r0, #12
  4029ae:	d019      	beq.n	4029e4 <button_handler+0x44>
	{
		// Set a global variable to signify external switch 1
		currButton = EXT_SW1;
	}
	else if((PIN_PUSHBUTTON_3_ID == id) && (PIN_PUSHBUTTON_3_MASK == mask))
  4029b0:	280c      	cmp	r0, #12
  4029b2:	d01e      	beq.n	4029f2 <button_handler+0x52>
	{
		// Set a global variable to signify external switch 2
		currButton = EXT_SW2;
	}
	// Then wake up the button Task to process.
	vTaskNotifyGiveFromISR(buttonHandle, &xHigherPriorityTaskWoken);
  4029b4:	a901      	add	r1, sp, #4
  4029b6:	4b12      	ldr	r3, [pc, #72]	; (402a00 <button_handler+0x60>)
  4029b8:	6818      	ldr	r0, [r3, #0]
  4029ba:	4b12      	ldr	r3, [pc, #72]	; (402a04 <button_handler+0x64>)
  4029bc:	4798      	blx	r3
	portEND_SWITCHING_ISR(xHigherPriorityTaskWoken);
  4029be:	9b01      	ldr	r3, [sp, #4]
  4029c0:	b13b      	cbz	r3, 4029d2 <button_handler+0x32>
  4029c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4029c6:	4b10      	ldr	r3, [pc, #64]	; (402a08 <button_handler+0x68>)
  4029c8:	601a      	str	r2, [r3, #0]
  4029ca:	f3bf 8f4f 	dsb	sy
  4029ce:	f3bf 8f6f 	isb	sy
  4029d2:	b003      	add	sp, #12
  4029d4:	f85d fb04 	ldr.w	pc, [sp], #4
	if((PIN_PUSHBUTTON_1_ID == id) && (PIN_PUSHBUTTON_1_MASK == mask))
  4029d8:	2904      	cmp	r1, #4
  4029da:	d1e7      	bne.n	4029ac <button_handler+0xc>
		currButton = SW0;
  4029dc:	461a      	mov	r2, r3
  4029de:	4b0b      	ldr	r3, [pc, #44]	; (402a0c <button_handler+0x6c>)
  4029e0:	601a      	str	r2, [r3, #0]
  4029e2:	e7e7      	b.n	4029b4 <button_handler+0x14>
	else if((PIN_PUSHBUTTON_2_ID == id) && (PIN_PUSHBUTTON_2_MASK == mask))
  4029e4:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
  4029e8:	d1e2      	bne.n	4029b0 <button_handler+0x10>
		currButton = EXT_SW1;
  4029ea:	227a      	movs	r2, #122	; 0x7a
  4029ec:	4b07      	ldr	r3, [pc, #28]	; (402a0c <button_handler+0x6c>)
  4029ee:	601a      	str	r2, [r3, #0]
  4029f0:	e7e0      	b.n	4029b4 <button_handler+0x14>
	else if((PIN_PUSHBUTTON_3_ID == id) && (PIN_PUSHBUTTON_3_MASK == mask))
  4029f2:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
  4029f6:	d1dd      	bne.n	4029b4 <button_handler+0x14>
		currButton = EXT_SW2;
  4029f8:	227e      	movs	r2, #126	; 0x7e
  4029fa:	4b04      	ldr	r3, [pc, #16]	; (402a0c <button_handler+0x6c>)
  4029fc:	601a      	str	r2, [r3, #0]
  4029fe:	e7d9      	b.n	4029b4 <button_handler+0x14>
  402a00:	20000c1c 	.word	0x20000c1c
  402a04:	004022d5 	.word	0x004022d5
  402a08:	e000ed04 	.word	0xe000ed04
  402a0c:	20000c0c 	.word	0x20000c0c

00402a10 <initializeButtonDriver>:
{
  402a10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402a14:	b083      	sub	sp, #12
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  402a16:	4c48      	ldr	r4, [pc, #288]	; (402b38 <initializeButtonDriver+0x128>)
  402a18:	f04f 6680 	mov.w	r6, #67108864	; 0x4000000
  402a1c:	6166      	str	r6, [r4, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  402a1e:	f8c4 60a0 	str.w	r6, [r4, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  402a22:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
  402a26:	6165      	str	r5, [r4, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  402a28:	f8c4 50a0 	str.w	r5, [r4, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  402a2c:	2301      	movs	r3, #1
  402a2e:	4a43      	ldr	r2, [pc, #268]	; (402b3c <initializeButtonDriver+0x12c>)
  402a30:	6153      	str	r3, [r2, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  402a32:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
		base->PIO_PUER = mask;
  402a36:	6666      	str	r6, [r4, #100]	; 0x64
		base->PIO_PPDDR = mask;
  402a38:	f8c4 6090 	str.w	r6, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  402a3c:	6566      	str	r6, [r4, #84]	; 0x54
		base->PIO_IFER = mask;
  402a3e:	6226      	str	r6, [r4, #32]
		base->PIO_IFSCER = mask;
  402a40:	f8c4 6084 	str.w	r6, [r4, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  402a44:	6f23      	ldr	r3, [r4, #112]	; 0x70
  402a46:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
  402a4a:	6723      	str	r3, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  402a4c:	6f63      	ldr	r3, [r4, #116]	; 0x74
  402a4e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
  402a52:	6763      	str	r3, [r4, #116]	; 0x74
		base->PIO_PUER = mask;
  402a54:	6665      	str	r5, [r4, #100]	; 0x64
		base->PIO_PPDDR = mask;
  402a56:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  402a5a:	6565      	str	r5, [r4, #84]	; 0x54
		base->PIO_IFER = mask;
  402a5c:	6225      	str	r5, [r4, #32]
		base->PIO_IFSCER = mask;
  402a5e:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  402a62:	6f23      	ldr	r3, [r4, #112]	; 0x70
  402a64:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
  402a68:	6723      	str	r3, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  402a6a:	6f63      	ldr	r3, [r4, #116]	; 0x74
  402a6c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
  402a70:	6763      	str	r3, [r4, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  402a72:	f8c4 60c0 	str.w	r6, [r4, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  402a76:	f8c4 60d4 	str.w	r6, [r4, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  402a7a:	f8c4 60b0 	str.w	r6, [r4, #176]	; 0xb0
		base->PIO_ESR = mask;
  402a7e:	f8c4 50c0 	str.w	r5, [r4, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  402a82:	f8c4 50d4 	str.w	r5, [r4, #212]	; 0xd4
	base->PIO_AIMER = mask;
  402a86:	f8c4 50b0 	str.w	r5, [r4, #176]	; 0xb0
	pio_configure(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_TYPE, PIN_PUSHBUTTON_1_MASK, PIN_PUSHBUTTON_1_ATTR);
  402a8a:	2379      	movs	r3, #121	; 0x79
  402a8c:	2204      	movs	r2, #4
  402a8e:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  402a92:	482a      	ldr	r0, [pc, #168]	; (402b3c <initializeButtonDriver+0x12c>)
  402a94:	f8df b0b0 	ldr.w	fp, [pc, #176]	; 402b48 <initializeButtonDriver+0x138>
  402a98:	47d8      	blx	fp
	pio_set_debounce_filter(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK, 10);
  402a9a:	220a      	movs	r2, #10
  402a9c:	2104      	movs	r1, #4
  402a9e:	4827      	ldr	r0, [pc, #156]	; (402b3c <initializeButtonDriver+0x12c>)
  402aa0:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 402b4c <initializeButtonDriver+0x13c>
  402aa4:	47d0      	blx	sl
	pio_handler_set(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_ID, PIN_PUSHBUTTON_1_MASK, PIN_PUSHBUTTON_1_ATTR, button_handler);
  402aa6:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 402b50 <initializeButtonDriver+0x140>
  402aaa:	f8cd 9000 	str.w	r9, [sp]
  402aae:	2379      	movs	r3, #121	; 0x79
  402ab0:	2204      	movs	r2, #4
  402ab2:	2109      	movs	r1, #9
  402ab4:	4821      	ldr	r0, [pc, #132]	; (402b3c <initializeButtonDriver+0x12c>)
  402ab6:	4f22      	ldr	r7, [pc, #136]	; (402b40 <initializeButtonDriver+0x130>)
  402ab8:	47b8      	blx	r7
	pio_handler_set_priority(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_IRQn, 5);
  402aba:	2205      	movs	r2, #5
  402abc:	2109      	movs	r1, #9
  402abe:	481f      	ldr	r0, [pc, #124]	; (402b3c <initializeButtonDriver+0x12c>)
  402ac0:	f8df 8090 	ldr.w	r8, [pc, #144]	; 402b54 <initializeButtonDriver+0x144>
  402ac4:	47c0      	blx	r8
	pio_enable_interrupt(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK);
  402ac6:	2104      	movs	r1, #4
  402ac8:	481c      	ldr	r0, [pc, #112]	; (402b3c <initializeButtonDriver+0x12c>)
  402aca:	4b1e      	ldr	r3, [pc, #120]	; (402b44 <initializeButtonDriver+0x134>)
  402acc:	4798      	blx	r3
	pio_configure(PIN_PUSHBUTTON_2_PIO, PIN_PUSHBUTTON_2_TYPE, PIN_PUSHBUTTON_2_MASK, PIN_PUSHBUTTON_2_ATTR);
  402ace:	2379      	movs	r3, #121	; 0x79
  402ad0:	4632      	mov	r2, r6
  402ad2:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  402ad6:	4620      	mov	r0, r4
  402ad8:	47d8      	blx	fp
	pio_set_debounce_filter(PIN_PUSHBUTTON_2_PIO, PIN_PUSHBUTTON_2_MASK, 10);
  402ada:	220a      	movs	r2, #10
  402adc:	4631      	mov	r1, r6
  402ade:	4620      	mov	r0, r4
  402ae0:	47d0      	blx	sl
	pio_handler_set(PIN_PUSHBUTTON_2_PIO, PIN_PUSHBUTTON_2_ID, PIN_PUSHBUTTON_2_MASK, PIN_PUSHBUTTON_2_ATTR, button_handler);
  402ae2:	f8cd 9000 	str.w	r9, [sp]
  402ae6:	2379      	movs	r3, #121	; 0x79
  402ae8:	4632      	mov	r2, r6
  402aea:	210c      	movs	r1, #12
  402aec:	4620      	mov	r0, r4
  402aee:	47b8      	blx	r7
	pio_handler_set_priority(PIN_PUSHBUTTON_2_PIO, PIN_PUSHBUTTON_2_IRQn, 5);
  402af0:	2205      	movs	r2, #5
  402af2:	210c      	movs	r1, #12
  402af4:	4620      	mov	r0, r4
  402af6:	47c0      	blx	r8
	pio_enable_interrupt(PIN_PUSHBUTTON_2_PIO, PIN_PUSHBUTTON_2_MASK);
  402af8:	4631      	mov	r1, r6
  402afa:	4620      	mov	r0, r4
  402afc:	4b11      	ldr	r3, [pc, #68]	; (402b44 <initializeButtonDriver+0x134>)
  402afe:	4798      	blx	r3
	pio_configure(PIN_PUSHBUTTON_3_PIO, PIN_PUSHBUTTON_3_TYPE, PIN_PUSHBUTTON_3_MASK, PIN_PUSHBUTTON_3_ATTR);
  402b00:	2379      	movs	r3, #121	; 0x79
  402b02:	462a      	mov	r2, r5
  402b04:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  402b08:	4620      	mov	r0, r4
  402b0a:	47d8      	blx	fp
	pio_set_debounce_filter(PIN_PUSHBUTTON_3_PIO, PIN_PUSHBUTTON_3_MASK, 10);
  402b0c:	220a      	movs	r2, #10
  402b0e:	4629      	mov	r1, r5
  402b10:	4620      	mov	r0, r4
  402b12:	47d0      	blx	sl
	pio_handler_set(PIN_PUSHBUTTON_3_PIO, PIN_PUSHBUTTON_3_ID, PIN_PUSHBUTTON_3_MASK, PIN_PUSHBUTTON_3_ATTR, button_handler);
  402b14:	f8cd 9000 	str.w	r9, [sp]
  402b18:	2379      	movs	r3, #121	; 0x79
  402b1a:	462a      	mov	r2, r5
  402b1c:	210c      	movs	r1, #12
  402b1e:	4620      	mov	r0, r4
  402b20:	47b8      	blx	r7
	pio_handler_set_priority(PIN_PUSHBUTTON_3_PIO, PIN_PUSHBUTTON_3_IRQn, 5);
  402b22:	2205      	movs	r2, #5
  402b24:	210c      	movs	r1, #12
  402b26:	4620      	mov	r0, r4
  402b28:	47c0      	blx	r8
	pio_enable_interrupt(PIN_PUSHBUTTON_3_PIO, PIN_PUSHBUTTON_3_MASK);
  402b2a:	4629      	mov	r1, r5
  402b2c:	4620      	mov	r0, r4
  402b2e:	4b05      	ldr	r3, [pc, #20]	; (402b44 <initializeButtonDriver+0x134>)
  402b30:	4798      	blx	r3
}
  402b32:	b003      	add	sp, #12
  402b34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402b38:	400e1400 	.word	0x400e1400
  402b3c:	400e0e00 	.word	0x400e0e00
  402b40:	004003e5 	.word	0x004003e5
  402b44:	0040024b 	.word	0x0040024b
  402b48:	004002d5 	.word	0x004002d5
  402b4c:	0040016f 	.word	0x0040016f
  402b50:	004029a1 	.word	0x004029a1
  402b54:	004004b1 	.word	0x004004b1

00402b58 <readButton>:
	if (uiButtonNum == 1)
  402b58:	2801      	cmp	r0, #1
  402b5a:	d006      	beq.n	402b6a <readButton+0x12>
	else if (uiButtonNum == 2)
  402b5c:	2802      	cmp	r0, #2
  402b5e:	d009      	beq.n	402b74 <readButton+0x1c>
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  402b60:	4b07      	ldr	r3, [pc, #28]	; (402b80 <readButton+0x28>)
  402b62:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
  402b64:	f3c0 0080 	ubfx	r0, r0, #2, #1
}
  402b68:	4770      	bx	lr
  402b6a:	4b06      	ldr	r3, [pc, #24]	; (402b84 <readButton+0x2c>)
  402b6c:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
  402b6e:	f3c0 6080 	ubfx	r0, r0, #26, #1
		return ioport_get_pin_level(EXT_SW1);
  402b72:	4770      	bx	lr
  402b74:	4b03      	ldr	r3, [pc, #12]	; (402b84 <readButton+0x2c>)
  402b76:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
  402b78:	f3c0 7080 	ubfx	r0, r0, #30, #1
		return ioport_get_pin_level(EXT_SW2);
  402b7c:	4770      	bx	lr
  402b7e:	bf00      	nop
  402b80:	400e0e00 	.word	0x400e0e00
  402b84:	400e1400 	.word	0x400e1400

00402b88 <buttonTask>:
uint8_t currLED = 0;
extern int currButton;

//this is the button task for sw0, ext_sw1, and ext_sw2
void buttonTask(void * pvParamaters)
{
  402b88:	b538      	push	{r3, r4, r5, lr}
	EXT_SW2 – Send a message to the TX task as defined below

	“\r\nLab 05 – Interrupts in FreeRTOS\r\n”
	*/
	struct rxStruct * controlParams = (struct rxStruct *) pvParamaters;
	QueueHandle_t myTXQ = controlParams->theTXQ;
  402b8a:	6804      	ldr	r4, [r0, #0]
  402b8c:	e00c      	b.n	402ba8 <buttonTask+0x20>
		
	while (true)
	{	
		if (readButton(SW1) == 1)
		{
			if (SW_Debounce < maxSWDebounce) SW_Debounce++;
  402b8e:	4b22      	ldr	r3, [pc, #136]	; (402c18 <buttonTask+0x90>)
  402b90:	681b      	ldr	r3, [r3, #0]
  402b92:	2b00      	cmp	r3, #0
  402b94:	dd25      	ble.n	402be2 <buttonTask+0x5a>
			else
			{
				//xQueueSendToBack(myTXQ, &stringBuffer, 0);
				SW_Debounce = 0;
  402b96:	2200      	movs	r2, #0
  402b98:	4b1f      	ldr	r3, [pc, #124]	; (402c18 <buttonTask+0x90>)
  402b9a:	601a      	str	r2, [r3, #0]
				xQueueSendToBack(myTXQ, uartEXT_SW1, (TickType_t) 0);
  402b9c:	4613      	mov	r3, r2
  402b9e:	491f      	ldr	r1, [pc, #124]	; (402c1c <buttonTask+0x94>)
  402ba0:	6809      	ldr	r1, [r1, #0]
  402ba2:	4620      	mov	r0, r4
  402ba4:	4d1e      	ldr	r5, [pc, #120]	; (402c20 <buttonTask+0x98>)
  402ba6:	47a8      	blx	r5
		if (readButton(SW1) == 1)
  402ba8:	2001      	movs	r0, #1
  402baa:	4b1e      	ldr	r3, [pc, #120]	; (402c24 <buttonTask+0x9c>)
  402bac:	4798      	blx	r3
  402bae:	2801      	cmp	r0, #1
  402bb0:	d0ed      	beq.n	402b8e <buttonTask+0x6>
			}
		}
		
		else if (readButton(SW2) == 1)
  402bb2:	2002      	movs	r0, #2
  402bb4:	4b1b      	ldr	r3, [pc, #108]	; (402c24 <buttonTask+0x9c>)
  402bb6:	4798      	blx	r3
  402bb8:	2801      	cmp	r0, #1
  402bba:	d016      	beq.n	402bea <buttonTask+0x62>
				xQueueSendToBack(myTXQ, uartEXT_SW2, (TickType_t) 0);
			}
		}
		
		//SW0
		else if (readButton(SW0) == 1)
  402bbc:	2000      	movs	r0, #0
  402bbe:	4b19      	ldr	r3, [pc, #100]	; (402c24 <buttonTask+0x9c>)
  402bc0:	4798      	blx	r3
  402bc2:	2801      	cmp	r0, #1
  402bc4:	d1f0      	bne.n	402ba8 <buttonTask+0x20>
		{			
			if (SW_Debounce < maxSWDebounce) SW_Debounce++;
  402bc6:	4b14      	ldr	r3, [pc, #80]	; (402c18 <buttonTask+0x90>)
  402bc8:	681b      	ldr	r3, [r3, #0]
  402bca:	2b00      	cmp	r3, #0
  402bcc:	dd1f      	ble.n	402c0e <buttonTask+0x86>
			else
			{
				SW_Debounce = 0;
  402bce:	2200      	movs	r2, #0
  402bd0:	4b11      	ldr	r3, [pc, #68]	; (402c18 <buttonTask+0x90>)
  402bd2:	601a      	str	r2, [r3, #0]
				xQueueSendToBack(myTXQ, uartSW0, (TickType_t) 0);
  402bd4:	4613      	mov	r3, r2
  402bd6:	4914      	ldr	r1, [pc, #80]	; (402c28 <buttonTask+0xa0>)
  402bd8:	6809      	ldr	r1, [r1, #0]
  402bda:	4620      	mov	r0, r4
  402bdc:	4d10      	ldr	r5, [pc, #64]	; (402c20 <buttonTask+0x98>)
  402bde:	47a8      	blx	r5
  402be0:	e7e2      	b.n	402ba8 <buttonTask+0x20>
			if (SW_Debounce < maxSWDebounce) SW_Debounce++;
  402be2:	3301      	adds	r3, #1
  402be4:	4a0c      	ldr	r2, [pc, #48]	; (402c18 <buttonTask+0x90>)
  402be6:	6013      	str	r3, [r2, #0]
  402be8:	e7de      	b.n	402ba8 <buttonTask+0x20>
			if (SW_Debounce < maxSWDebounce) SW_Debounce++;
  402bea:	4b0b      	ldr	r3, [pc, #44]	; (402c18 <buttonTask+0x90>)
  402bec:	681b      	ldr	r3, [r3, #0]
  402bee:	2b00      	cmp	r3, #0
  402bf0:	dd09      	ble.n	402c06 <buttonTask+0x7e>
				SW_Debounce = 0;
  402bf2:	2200      	movs	r2, #0
  402bf4:	4b08      	ldr	r3, [pc, #32]	; (402c18 <buttonTask+0x90>)
  402bf6:	601a      	str	r2, [r3, #0]
				xQueueSendToBack(myTXQ, uartEXT_SW2, (TickType_t) 0);
  402bf8:	4613      	mov	r3, r2
  402bfa:	490c      	ldr	r1, [pc, #48]	; (402c2c <buttonTask+0xa4>)
  402bfc:	6809      	ldr	r1, [r1, #0]
  402bfe:	4620      	mov	r0, r4
  402c00:	4d07      	ldr	r5, [pc, #28]	; (402c20 <buttonTask+0x98>)
  402c02:	47a8      	blx	r5
  402c04:	e7d0      	b.n	402ba8 <buttonTask+0x20>
			if (SW_Debounce < maxSWDebounce) SW_Debounce++;
  402c06:	3301      	adds	r3, #1
  402c08:	4a03      	ldr	r2, [pc, #12]	; (402c18 <buttonTask+0x90>)
  402c0a:	6013      	str	r3, [r2, #0]
  402c0c:	e7cc      	b.n	402ba8 <buttonTask+0x20>
			if (SW_Debounce < maxSWDebounce) SW_Debounce++;
  402c0e:	3301      	adds	r3, #1
  402c10:	4a01      	ldr	r2, [pc, #4]	; (402c18 <buttonTask+0x90>)
  402c12:	6013      	str	r3, [r2, #0]
  402c14:	e7c8      	b.n	402ba8 <buttonTask+0x20>
  402c16:	bf00      	nop
  402c18:	20000c10 	.word	0x20000c10
  402c1c:	2000001c 	.word	0x2000001c
  402c20:	00401001 	.word	0x00401001
  402c24:	00402b59 	.word	0x00402b59
  402c28:	20000024 	.word	0x20000024
  402c2c:	20000020 	.word	0x20000020

00402c30 <taskHeartBeat>:
	
}

//this is the heartbeat task to have led 0 blink		
void taskHeartBeat (void * pvParamaters)		
{
  402c30:	b508      	push	{r3, lr}
*/	

	//this is the heartbeat for LED 0 to happen once every second
	while (true)
	{
		toggleLED(LED0);
  402c32:	2000      	movs	r0, #0
  402c34:	4b03      	ldr	r3, [pc, #12]	; (402c44 <taskHeartBeat+0x14>)
  402c36:	4798      	blx	r3
		vTaskDelay(xDelay2);
  402c38:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
  402c3c:	4b02      	ldr	r3, [pc, #8]	; (402c48 <taskHeartBeat+0x18>)
  402c3e:	4798      	blx	r3
  402c40:	e7f7      	b.n	402c32 <taskHeartBeat+0x2>
  402c42:	bf00      	nop
  402c44:	00402979 	.word	0x00402979
  402c48:	00401c95 	.word	0x00401c95

00402c4c <taskLED>:
		
}


void taskLED(void * pvParameters)
{
  402c4c:	b538      	push	{r3, r4, r5, lr}
  402c4e:	4605      	mov	r5, r0
	QueueHandle_t LEDParam = (QueueHandle_t) pvParameters;


	while(true)
	{
		xQueueReceive(LEDParam, &(currLED), portMAX_DELAY);
  402c50:	4c05      	ldr	r4, [pc, #20]	; (402c68 <taskLED+0x1c>)
  402c52:	f04f 32ff 	mov.w	r2, #4294967295
  402c56:	4621      	mov	r1, r4
  402c58:	4628      	mov	r0, r5
  402c5a:	4b04      	ldr	r3, [pc, #16]	; (402c6c <taskLED+0x20>)
  402c5c:	4798      	blx	r3
		toggleLED(currLED);
  402c5e:	7820      	ldrb	r0, [r4, #0]
  402c60:	4b03      	ldr	r3, [pc, #12]	; (402c70 <taskLED+0x24>)
  402c62:	4798      	blx	r3
  402c64:	e7f4      	b.n	402c50 <taskLED+0x4>
  402c66:	bf00      	nop
  402c68:	20000c14 	.word	0x20000c14
  402c6c:	004012f9 	.word	0x004012f9
  402c70:	00402979 	.word	0x00402979

00402c74 <taskTX>:
		}
	}
}

void taskTX(void *pvParameters)
{
  402c74:	b510      	push	{r4, lr}
  402c76:	b08e      	sub	sp, #56	; 0x38
	struct rxStruct * controlParams = (struct rxStruct *) pvParameters;
	QueueHandle_t theRXQ = controlParams->theRXQ;
  402c78:	6844      	ldr	r4, [r0, #4]
	
	while (true)
	{
		//will first wait until the rx queue is sent into tx for processing
		//receive the rx message for echo, and place it into a buffer
		xQueueReceive(theRXQ, &bufferString, portMAX_DELAY);
  402c7a:	f04f 32ff 	mov.w	r2, #4294967295
  402c7e:	a901      	add	r1, sp, #4
  402c80:	4620      	mov	r0, r4
  402c82:	4b04      	ldr	r3, [pc, #16]	; (402c94 <taskTX+0x20>)
  402c84:	4798      	blx	r3
		UARTPutStr(EDBG_UART, bufferString, sizeof(bufferString));
  402c86:	2232      	movs	r2, #50	; 0x32
  402c88:	a901      	add	r1, sp, #4
  402c8a:	4803      	ldr	r0, [pc, #12]	; (402c98 <taskTX+0x24>)
  402c8c:	4b03      	ldr	r3, [pc, #12]	; (402c9c <taskTX+0x28>)
  402c8e:	4798      	blx	r3
  402c90:	e7f3      	b.n	402c7a <taskTX+0x6>
  402c92:	bf00      	nop
  402c94:	004012f9 	.word	0x004012f9
  402c98:	400e0600 	.word	0x400e0600
  402c9c:	00402dd1 	.word	0x00402dd1

00402ca0 <taskRX>:
	}
	
}

void taskRX(void *pvParameters)
{
  402ca0:	b5f0      	push	{r4, r5, r6, r7, lr}
  402ca2:	b08f      	sub	sp, #60	; 0x3c
		struct rxStruct * controlParams = (struct rxStruct *) pvParameters;
		QueueHandle_t myRXQ = controlParams->theRXQ;
  402ca4:	6845      	ldr	r5, [r0, #4]
		QueueHandle_t myTXQ = controlParams->theTXQ;
  402ca6:	6806      	ldr	r6, [r0, #0]
		//QueueHandle_t theLEDQ = controlParams->theLEDQ;
		
		char rxBuffer = 0;
  402ca8:	2400      	movs	r4, #0
  402caa:	f88d 4037 	strb.w	r4, [sp, #55]	; 0x37
  402cae:	e02a      	b.n	402d06 <taskRX+0x66>
		{
			stringBuffer[n] = (char) rxBuffer;
			//if the char is 1, then toggle led1 and send echo to tx task
			if (stringBuffer[n] == '1')
			{
				toggleLED(LED1);
  402cb0:	2001      	movs	r0, #1
  402cb2:	4b24      	ldr	r3, [pc, #144]	; (402d44 <taskRX+0xa4>)
  402cb4:	4798      	blx	r3
				xQueueSendToBack(myTXQ, &stringBuffer, 0);
  402cb6:	2300      	movs	r3, #0
  402cb8:	461a      	mov	r2, r3
  402cba:	a901      	add	r1, sp, #4
  402cbc:	4630      	mov	r0, r6
  402cbe:	4f22      	ldr	r7, [pc, #136]	; (402d48 <taskRX+0xa8>)
  402cc0:	47b8      	blx	r7
  402cc2:	e01f      	b.n	402d04 <taskRX+0x64>
				
			}
			//else if the char is 2, then toggle led2 and send echo to tx task
			else if (stringBuffer[n] == '2')
			{
				toggleLED(LED1);
  402cc4:	2001      	movs	r0, #1
  402cc6:	4b1f      	ldr	r3, [pc, #124]	; (402d44 <taskRX+0xa4>)
  402cc8:	4798      	blx	r3
				xQueueSendToBack(myTXQ, &stringBuffer, 0);
  402cca:	2300      	movs	r3, #0
  402ccc:	461a      	mov	r2, r3
  402cce:	a901      	add	r1, sp, #4
  402cd0:	4630      	mov	r0, r6
  402cd2:	4f1d      	ldr	r7, [pc, #116]	; (402d48 <taskRX+0xa8>)
  402cd4:	47b8      	blx	r7
  402cd6:	e015      	b.n	402d04 <taskRX+0x64>
				
			}
			//else if the char is 3, then toggle led3 and send echo to tx task
			else if (stringBuffer[n] == '3')
			{
				toggleLED(LED1);
  402cd8:	2001      	movs	r0, #1
  402cda:	4b1a      	ldr	r3, [pc, #104]	; (402d44 <taskRX+0xa4>)
  402cdc:	4798      	blx	r3
				xQueueSendToBack(myTXQ, &stringBuffer, 0);
  402cde:	2300      	movs	r3, #0
  402ce0:	461a      	mov	r2, r3
  402ce2:	a901      	add	r1, sp, #4
  402ce4:	4630      	mov	r0, r6
  402ce6:	4f18      	ldr	r7, [pc, #96]	; (402d48 <taskRX+0xa8>)
  402ce8:	47b8      	blx	r7
  402cea:	e00b      	b.n	402d04 <taskRX+0x64>
							
			}
			//else if the char is u, then display "Chad" and send echo of char to tx task
			else if (stringBuffer[n] == 'u')
			{
				xQueueSendToBack(myTXQ, &stringBuffer, 0);
  402cec:	2300      	movs	r3, #0
  402cee:	461a      	mov	r2, r3
  402cf0:	a901      	add	r1, sp, #4
  402cf2:	4630      	mov	r0, r6
  402cf4:	4f14      	ldr	r7, [pc, #80]	; (402d48 <taskRX+0xa8>)
  402cf6:	47b8      	blx	r7
				UARTPutStr(EDBG_UART, myName, 0);
  402cf8:	2200      	movs	r2, #0
  402cfa:	4b14      	ldr	r3, [pc, #80]	; (402d4c <taskRX+0xac>)
  402cfc:	6819      	ldr	r1, [r3, #0]
  402cfe:	4814      	ldr	r0, [pc, #80]	; (402d50 <taskRX+0xb0>)
  402d00:	4b14      	ldr	r3, [pc, #80]	; (402d54 <taskRX+0xb4>)
  402d02:	4798      	blx	r3
			else
			{
				xQueueSendToBack(myTXQ, &stringBuffer, 0);
			}
			//step further into the string
			n++;
  402d04:	3401      	adds	r4, #1
		xQueueReceive(myRXQ, &rxBuffer, portMAX_DELAY);
  402d06:	f04f 32ff 	mov.w	r2, #4294967295
  402d0a:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  402d0e:	4628      	mov	r0, r5
  402d10:	4b11      	ldr	r3, [pc, #68]	; (402d58 <taskRX+0xb8>)
  402d12:	4798      	blx	r3
		stringBuffer[0] = rxBuffer;
  402d14:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
  402d18:	f88d 3004 	strb.w	r3, [sp, #4]
			stringBuffer[n] = (char) rxBuffer;
  402d1c:	aa0e      	add	r2, sp, #56	; 0x38
  402d1e:	4422      	add	r2, r4
  402d20:	f802 3c34 	strb.w	r3, [r2, #-52]
			if (stringBuffer[n] == '1')
  402d24:	2b31      	cmp	r3, #49	; 0x31
  402d26:	d0c3      	beq.n	402cb0 <taskRX+0x10>
			else if (stringBuffer[n] == '2')
  402d28:	2b32      	cmp	r3, #50	; 0x32
  402d2a:	d0cb      	beq.n	402cc4 <taskRX+0x24>
			else if (stringBuffer[n] == '3')
  402d2c:	2b33      	cmp	r3, #51	; 0x33
  402d2e:	d0d3      	beq.n	402cd8 <taskRX+0x38>
			else if (stringBuffer[n] == 'u')
  402d30:	2b75      	cmp	r3, #117	; 0x75
  402d32:	d0db      	beq.n	402cec <taskRX+0x4c>
				xQueueSendToBack(myTXQ, &stringBuffer, 0);
  402d34:	2300      	movs	r3, #0
  402d36:	461a      	mov	r2, r3
  402d38:	a901      	add	r1, sp, #4
  402d3a:	4630      	mov	r0, r6
  402d3c:	4f02      	ldr	r7, [pc, #8]	; (402d48 <taskRX+0xa8>)
  402d3e:	47b8      	blx	r7
  402d40:	e7e0      	b.n	402d04 <taskRX+0x64>
  402d42:	bf00      	nop
  402d44:	00402979 	.word	0x00402979
  402d48:	00401001 	.word	0x00401001
  402d4c:	20000018 	.word	0x20000018
  402d50:	400e0600 	.word	0x400e0600
  402d54:	00402dd1 	.word	0x00402dd1
  402d58:	004012f9 	.word	0x004012f9

00402d5c <initUART>:
*/
extern QueueHandle_t theRXQ;


uint8_t initUART(Uart * p_Uart)
{
  402d5c:	b510      	push	{r4, lr}
  402d5e:	4604      	mov	r4, r0
		base->PIO_PUDR = mask;
  402d60:	4b15      	ldr	r3, [pc, #84]	; (402db8 <initUART+0x5c>)
  402d62:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  402d66:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  402d68:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  402d6c:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  402d6e:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  402d70:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  402d74:	6f19      	ldr	r1, [r3, #112]	; 0x70
  402d76:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
  402d7a:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  402d7c:	6f59      	ldr	r1, [r3, #116]	; 0x74
  402d7e:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
  402d82:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  402d84:	605a      	str	r2, [r3, #4]
  402d86:	2007      	movs	r0, #7
  402d88:	4b0c      	ldr	r3, [pc, #48]	; (402dbc <initUART+0x60>)
  402d8a:	4798      	blx	r3
	ioport_disable_port(IOPORT_PIOA, PIO_PA9A_URXD0 | PIO_PA10A_UTXD0);
	sysclk_enable_peripheral_clock(ID_UART0);

	// Configure UART Control Registers
	// Reset and Disable RX and TX
	p_Uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX | UART_CR_RXDIS | UART_CR_TXDIS;
  402d8c:	23ac      	movs	r3, #172	; 0xac
  402d8e:	6023      	str	r3, [r4, #0]
	}
	
	if(retVal != 1)
	{
		// Set The Actual BAUD to Control Register
		p_Uart->UART_BRGR = cd;
  402d90:	2334      	movs	r3, #52	; 0x34
  402d92:	6223      	str	r3, [r4, #32]

		// Configure Mode
		p_Uart->UART_MR = UART_SERIAL_PARITY;
  402d94:	f44f 6300 	mov.w	r3, #2048	; 0x800
  402d98:	6063      	str	r3, [r4, #4]
		
		// Disable PDC Channel
		p_Uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  402d9a:	f240 2302 	movw	r3, #514	; 0x202
  402d9e:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
		
		// Enable RX and TX
		p_Uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  402da2:	2250      	movs	r2, #80	; 0x50
  402da4:	6022      	str	r2, [r4, #0]
	}
	
	// Enable RX Interrupt
	p_Uart->UART_IER = UART_IER_RXRDY;
  402da6:	2301      	movs	r3, #1
  402da8:	60a3      	str	r3, [r4, #8]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  402daa:	4b05      	ldr	r3, [pc, #20]	; (402dc0 <initUART+0x64>)
  402dac:	f883 2307 	strb.w	r2, [r3, #775]	; 0x307
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402db0:	2280      	movs	r2, #128	; 0x80
  402db2:	601a      	str	r2, [r3, #0]
	NVIC_SetPriority(UART0_IRQn, 5);
	NVIC_EnableIRQ(UART0_IRQn);
	
	return retVal;
}
  402db4:	2000      	movs	r0, #0
  402db6:	bd10      	pop	{r4, pc}
  402db8:	400e0e00 	.word	0x400e0e00
  402dbc:	00402ff9 	.word	0x00402ff9
  402dc0:	e000e100 	.word	0xe000e100

00402dc4 <UARTPutC>:

void UARTPutC(Uart * p_Uart, char data)
{
	// Wait for Transmitter to be Ready
	while((p_Uart->UART_SR & UART_SR_TXRDY) == 0);
  402dc4:	6943      	ldr	r3, [r0, #20]
  402dc6:	f013 0f02 	tst.w	r3, #2
  402dca:	d0fb      	beq.n	402dc4 <UARTPutC>
	p_Uart->UART_THR = data;
  402dcc:	61c1      	str	r1, [r0, #28]
  402dce:	4770      	bx	lr

00402dd0 <UARTPutStr>:

}

void UARTPutStr(Uart * p_Uart, const char * data, uint8_t len)
{
  402dd0:	b538      	push	{r3, r4, r5, lr}
  402dd2:	4605      	mov	r5, r0
  402dd4:	460c      	mov	r4, r1
	//call the vUARTPutC();
	while (*data != '\0')
  402dd6:	e003      	b.n	402de0 <UARTPutStr+0x10>
	{
		UARTPutC(p_Uart, *data);
  402dd8:	4628      	mov	r0, r5
  402dda:	4b03      	ldr	r3, [pc, #12]	; (402de8 <UARTPutStr+0x18>)
  402ddc:	4798      	blx	r3
		data++;
  402dde:	3401      	adds	r4, #1
	while (*data != '\0')
  402de0:	7821      	ldrb	r1, [r4, #0]
  402de2:	2900      	cmp	r1, #0
  402de4:	d1f8      	bne.n	402dd8 <UARTPutStr+0x8>
	}
	
}
  402de6:	bd38      	pop	{r3, r4, r5, pc}
  402de8:	00402dc5 	.word	0x00402dc5

00402dec <UART0_Handler>:

void UART0_Handler()
{
  402dec:	b510      	push	{r4, lr}
  402dee:	b082      	sub	sp, #8
	char data = '\0';
  402df0:	2300      	movs	r3, #0
  402df2:	f88d 3007 	strb.w	r3, [sp, #7]
	uint32_t uiStatus = EDBG_UART->UART_SR;
  402df6:	4b0f      	ldr	r3, [pc, #60]	; (402e34 <UART0_Handler+0x48>)
  402df8:	695b      	ldr	r3, [r3, #20]
	BaseType_t xHigherPriorityTaskWoken;


	if(uiStatus & UART_SR_RXRDY)
  402dfa:	f013 0f01 	tst.w	r3, #1
  402dfe:	d101      	bne.n	402e04 <UART0_Handler+0x18>
		// Send Queue message to task
		xQueueSendToBackFromISR(theRXQ, &data, &xHigherPriorityTaskWoken);
		
		portEND_SWITCHING_ISR(xHigherPriorityTaskWoken);
	}
  402e00:	b002      	add	sp, #8
  402e02:	bd10      	pop	{r4, pc}
		data = (char) EDBG_UART->UART_RHR;
  402e04:	4b0b      	ldr	r3, [pc, #44]	; (402e34 <UART0_Handler+0x48>)
  402e06:	699b      	ldr	r3, [r3, #24]
  402e08:	f88d 3007 	strb.w	r3, [sp, #7]
		xQueueSendToBackFromISR(theRXQ, &data, &xHigherPriorityTaskWoken);
  402e0c:	2300      	movs	r3, #0
  402e0e:	466a      	mov	r2, sp
  402e10:	f10d 0107 	add.w	r1, sp, #7
  402e14:	4808      	ldr	r0, [pc, #32]	; (402e38 <UART0_Handler+0x4c>)
  402e16:	6800      	ldr	r0, [r0, #0]
  402e18:	4c08      	ldr	r4, [pc, #32]	; (402e3c <UART0_Handler+0x50>)
  402e1a:	47a0      	blx	r4
		portEND_SWITCHING_ISR(xHigherPriorityTaskWoken);
  402e1c:	9b00      	ldr	r3, [sp, #0]
  402e1e:	2b00      	cmp	r3, #0
  402e20:	d0ee      	beq.n	402e00 <UART0_Handler+0x14>
  402e22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402e26:	4b06      	ldr	r3, [pc, #24]	; (402e40 <UART0_Handler+0x54>)
  402e28:	601a      	str	r2, [r3, #0]
  402e2a:	f3bf 8f4f 	dsb	sy
  402e2e:	f3bf 8f6f 	isb	sy
  402e32:	e7e5      	b.n	402e00 <UART0_Handler+0x14>
  402e34:	400e0600 	.word	0x400e0600
  402e38:	20000cac 	.word	0x20000cac
  402e3c:	004011ed 	.word	0x004011ed
  402e40:	e000ed04 	.word	0xe000ed04

00402e44 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  402e44:	b508      	push	{r3, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  402e46:	480e      	ldr	r0, [pc, #56]	; (402e80 <sysclk_init+0x3c>)
  402e48:	4b0e      	ldr	r3, [pc, #56]	; (402e84 <sysclk_init+0x40>)
  402e4a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  402e4c:	213e      	movs	r1, #62	; 0x3e
  402e4e:	2000      	movs	r0, #0
  402e50:	4b0d      	ldr	r3, [pc, #52]	; (402e88 <sysclk_init+0x44>)
  402e52:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  402e54:	4b0d      	ldr	r3, [pc, #52]	; (402e8c <sysclk_init+0x48>)
  402e56:	4798      	blx	r3
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  402e58:	2800      	cmp	r0, #0
  402e5a:	d0fb      	beq.n	402e54 <sysclk_init+0x10>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  402e5c:	4b0c      	ldr	r3, [pc, #48]	; (402e90 <sysclk_init+0x4c>)
  402e5e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  402e60:	4a0c      	ldr	r2, [pc, #48]	; (402e94 <sysclk_init+0x50>)
  402e62:	4b0d      	ldr	r3, [pc, #52]	; (402e98 <sysclk_init+0x54>)
  402e64:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	UNUSED(ul_pll_id);
	return pmc_is_locked_pllack();
  402e66:	4b0d      	ldr	r3, [pc, #52]	; (402e9c <sysclk_init+0x58>)
  402e68:	4798      	blx	r3
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  402e6a:	2800      	cmp	r0, #0
  402e6c:	d0fb      	beq.n	402e66 <sysclk_init+0x22>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  402e6e:	2010      	movs	r0, #16
  402e70:	4b0b      	ldr	r3, [pc, #44]	; (402ea0 <sysclk_init+0x5c>)
  402e72:	4798      	blx	r3
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  402e74:	4b0b      	ldr	r3, [pc, #44]	; (402ea4 <sysclk_init+0x60>)
  402e76:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  402e78:	480b      	ldr	r0, [pc, #44]	; (402ea8 <sysclk_init+0x64>)
  402e7a:	4b02      	ldr	r3, [pc, #8]	; (402e84 <sysclk_init+0x40>)
  402e7c:	4798      	blx	r3
  402e7e:	bd08      	pop	{r3, pc}
  402e80:	07270e00 	.word	0x07270e00
  402e84:	0040320d 	.word	0x0040320d
  402e88:	00402f75 	.word	0x00402f75
  402e8c:	00402fc9 	.word	0x00402fc9
  402e90:	00402fd9 	.word	0x00402fd9
  402e94:	200f3f01 	.word	0x200f3f01
  402e98:	400e0400 	.word	0x400e0400
  402e9c:	00402fe9 	.word	0x00402fe9
  402ea0:	00402f21 	.word	0x00402f21
  402ea4:	004030fd 	.word	0x004030fd
  402ea8:	05b8d800 	.word	0x05b8d800

00402eac <board_init>:
		ioport_set_pin_mode(pin, mode);\
		ioport_set_pin_sense_mode(pin, sense);\
	} while (0)

void board_init(void)
{
  402eac:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  402eae:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402eb2:	4b18      	ldr	r3, [pc, #96]	; (402f14 <board_init+0x68>)
  402eb4:	605a      	str	r2, [r3, #4]
  402eb6:	2009      	movs	r0, #9
  402eb8:	4c17      	ldr	r4, [pc, #92]	; (402f18 <board_init+0x6c>)
  402eba:	47a0      	blx	r4
  402ebc:	200a      	movs	r0, #10
  402ebe:	47a0      	blx	r4
  402ec0:	200b      	movs	r0, #11
  402ec2:	47a0      	blx	r4
  402ec4:	200c      	movs	r0, #12
  402ec6:	47a0      	blx	r4
  402ec8:	200d      	movs	r0, #13
  402eca:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  402ecc:	4b13      	ldr	r3, [pc, #76]	; (402f1c <board_init+0x70>)
  402ece:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  402ed2:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  402ed4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  402ed8:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  402eda:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  402ede:	2204      	movs	r2, #4
  402ee0:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  402ee2:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  402ee6:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  402ee8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  402eec:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  402eee:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  402ef0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  402ef4:	6f19      	ldr	r1, [r3, #112]	; 0x70
  402ef6:	f021 0104 	bic.w	r1, r1, #4
  402efa:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  402efc:	6f59      	ldr	r1, [r3, #116]	; 0x74
  402efe:	f021 0104 	bic.w	r1, r1, #4
  402f02:	6759      	str	r1, [r3, #116]	; 0x74
		base->PIO_ESR = mask;
  402f04:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  402f08:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
	base->PIO_AIMER = mask;
  402f0c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  402f10:	bd10      	pop	{r4, pc}
  402f12:	bf00      	nop
  402f14:	400e1850 	.word	0x400e1850
  402f18:	00402ff9 	.word	0x00402ff9
  402f1c:	400e1400 	.word	0x400e1400

00402f20 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  402f20:	4a13      	ldr	r2, [pc, #76]	; (402f70 <pmc_switch_mck_to_pllack+0x50>)
  402f22:	6b13      	ldr	r3, [r2, #48]	; 0x30
  402f24:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  402f28:	4318      	orrs	r0, r3
  402f2a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402f2c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  402f30:	4a0f      	ldr	r2, [pc, #60]	; (402f70 <pmc_switch_mck_to_pllack+0x50>)
  402f32:	6e92      	ldr	r2, [r2, #104]	; 0x68
  402f34:	f012 0f08 	tst.w	r2, #8
  402f38:	d102      	bne.n	402f40 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
  402f3a:	b1a3      	cbz	r3, 402f66 <pmc_switch_mck_to_pllack+0x46>
			--ul_timeout) {
  402f3c:	3b01      	subs	r3, #1
  402f3e:	e7f7      	b.n	402f30 <pmc_switch_mck_to_pllack+0x10>
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  402f40:	4a0b      	ldr	r2, [pc, #44]	; (402f70 <pmc_switch_mck_to_pllack+0x50>)
  402f42:	6b13      	ldr	r3, [r2, #48]	; 0x30
  402f44:	f023 0303 	bic.w	r3, r3, #3
  402f48:	f043 0302 	orr.w	r3, r3, #2
  402f4c:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402f4e:	f44f 6300 	mov.w	r3, #2048	; 0x800
  402f52:	4a07      	ldr	r2, [pc, #28]	; (402f70 <pmc_switch_mck_to_pllack+0x50>)
  402f54:	6e92      	ldr	r2, [r2, #104]	; 0x68
  402f56:	f012 0f08 	tst.w	r2, #8
  402f5a:	d102      	bne.n	402f62 <pmc_switch_mck_to_pllack+0x42>
			--ul_timeout) {
		if (ul_timeout == 0) {
  402f5c:	b12b      	cbz	r3, 402f6a <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
  402f5e:	3b01      	subs	r3, #1
  402f60:	e7f7      	b.n	402f52 <pmc_switch_mck_to_pllack+0x32>
			return 1;
		}
	}

	return 0;
  402f62:	2000      	movs	r0, #0
  402f64:	4770      	bx	lr
			return 1;
  402f66:	2001      	movs	r0, #1
  402f68:	4770      	bx	lr
			return 1;
  402f6a:	2001      	movs	r0, #1
}
  402f6c:	4770      	bx	lr
  402f6e:	bf00      	nop
  402f70:	400e0400 	.word	0x400e0400

00402f74 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  402f74:	b9d0      	cbnz	r0, 402fac <pmc_switch_mainck_to_xtal+0x38>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402f76:	4a11      	ldr	r2, [pc, #68]	; (402fbc <pmc_switch_mainck_to_xtal+0x48>)
  402f78:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  402f7a:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  402f7e:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  402f82:	0209      	lsls	r1, r1, #8
  402f84:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  402f86:	430b      	orrs	r3, r1
  402f88:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  402f8c:	f043 0301 	orr.w	r3, r3, #1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402f90:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  402f92:	4b0a      	ldr	r3, [pc, #40]	; (402fbc <pmc_switch_mainck_to_xtal+0x48>)
  402f94:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402f96:	f013 0f01 	tst.w	r3, #1
  402f9a:	d0fa      	beq.n	402f92 <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  402f9c:	4a07      	ldr	r2, [pc, #28]	; (402fbc <pmc_switch_mainck_to_xtal+0x48>)
  402f9e:	6a13      	ldr	r3, [r2, #32]
  402fa0:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  402fa4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  402fa8:	6213      	str	r3, [r2, #32]
  402faa:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402fac:	4903      	ldr	r1, [pc, #12]	; (402fbc <pmc_switch_mainck_to_xtal+0x48>)
  402fae:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  402fb0:	4a03      	ldr	r2, [pc, #12]	; (402fc0 <pmc_switch_mainck_to_xtal+0x4c>)
  402fb2:	401a      	ands	r2, r3
  402fb4:	4b03      	ldr	r3, [pc, #12]	; (402fc4 <pmc_switch_mainck_to_xtal+0x50>)
  402fb6:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402fb8:	620b      	str	r3, [r1, #32]
  402fba:	4770      	bx	lr
  402fbc:	400e0400 	.word	0x400e0400
  402fc0:	fec8fffc 	.word	0xfec8fffc
  402fc4:	01370002 	.word	0x01370002

00402fc8 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  402fc8:	4b02      	ldr	r3, [pc, #8]	; (402fd4 <pmc_osc_is_ready_mainck+0xc>)
  402fca:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  402fcc:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  402fd0:	4770      	bx	lr
  402fd2:	bf00      	nop
  402fd4:	400e0400 	.word	0x400e0400

00402fd8 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  402fd8:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  402fdc:	4b01      	ldr	r3, [pc, #4]	; (402fe4 <pmc_disable_pllack+0xc>)
  402fde:	629a      	str	r2, [r3, #40]	; 0x28
  402fe0:	4770      	bx	lr
  402fe2:	bf00      	nop
  402fe4:	400e0400 	.word	0x400e0400

00402fe8 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  402fe8:	4b02      	ldr	r3, [pc, #8]	; (402ff4 <pmc_is_locked_pllack+0xc>)
  402fea:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  402fec:	f000 0002 	and.w	r0, r0, #2
  402ff0:	4770      	bx	lr
  402ff2:	bf00      	nop
  402ff4:	400e0400 	.word	0x400e0400

00402ff8 <pmc_enable_periph_clk>:
	PMC->PMC_PCR = ul_id & 0x7F;
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
	PMC->PMC_PCR = pcr;
	return 0;
#else
	if (ul_id > MAX_PERIPH_ID) {
  402ff8:	282f      	cmp	r0, #47	; 0x2f
  402ffa:	d81e      	bhi.n	40303a <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  402ffc:	281f      	cmp	r0, #31
  402ffe:	d80c      	bhi.n	40301a <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  403000:	4b11      	ldr	r3, [pc, #68]	; (403048 <pmc_enable_periph_clk+0x50>)
  403002:	699a      	ldr	r2, [r3, #24]
  403004:	2301      	movs	r3, #1
  403006:	4083      	lsls	r3, r0
  403008:	4393      	bics	r3, r2
  40300a:	d018      	beq.n	40303e <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  40300c:	2301      	movs	r3, #1
  40300e:	fa03 f000 	lsl.w	r0, r3, r0
  403012:	4b0d      	ldr	r3, [pc, #52]	; (403048 <pmc_enable_periph_clk+0x50>)
  403014:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  403016:	2000      	movs	r0, #0
  403018:	4770      	bx	lr
		ul_id -= 32;
  40301a:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40301c:	4b0a      	ldr	r3, [pc, #40]	; (403048 <pmc_enable_periph_clk+0x50>)
  40301e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  403022:	2301      	movs	r3, #1
  403024:	4083      	lsls	r3, r0
  403026:	4393      	bics	r3, r2
  403028:	d00b      	beq.n	403042 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  40302a:	2301      	movs	r3, #1
  40302c:	fa03 f000 	lsl.w	r0, r3, r0
  403030:	4b05      	ldr	r3, [pc, #20]	; (403048 <pmc_enable_periph_clk+0x50>)
  403032:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  403036:	2000      	movs	r0, #0
  403038:	4770      	bx	lr
		return 1;
  40303a:	2001      	movs	r0, #1
  40303c:	4770      	bx	lr
	return 0;
  40303e:	2000      	movs	r0, #0
  403040:	4770      	bx	lr
  403042:	2000      	movs	r0, #0
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  403044:	4770      	bx	lr
  403046:	bf00      	nop
  403048:	400e0400 	.word	0x400e0400

0040304c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  40304c:	e7fe      	b.n	40304c <Dummy_Handler>
	...

00403050 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  403050:	b500      	push	{lr}
  403052:	b083      	sub	sp, #12

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
  403054:	4b1e      	ldr	r3, [pc, #120]	; (4030d0 <Reset_Handler+0x80>)
  403056:	4a1f      	ldr	r2, [pc, #124]	; (4030d4 <Reset_Handler+0x84>)
  403058:	429a      	cmp	r2, r3
  40305a:	d009      	beq.n	403070 <Reset_Handler+0x20>
  40305c:	4b1c      	ldr	r3, [pc, #112]	; (4030d0 <Reset_Handler+0x80>)
  40305e:	4a1d      	ldr	r2, [pc, #116]	; (4030d4 <Reset_Handler+0x84>)
  403060:	e003      	b.n	40306a <Reset_Handler+0x1a>
		for (; pDest < &_erelocate;) {
			*pDest++ = *pSrc++;
  403062:	6811      	ldr	r1, [r2, #0]
  403064:	6019      	str	r1, [r3, #0]
  403066:	3304      	adds	r3, #4
  403068:	3204      	adds	r2, #4
		for (; pDest < &_erelocate;) {
  40306a:	491b      	ldr	r1, [pc, #108]	; (4030d8 <Reset_Handler+0x88>)
  40306c:	428b      	cmp	r3, r1
  40306e:	d3f8      	bcc.n	403062 <Reset_Handler+0x12>
			*pDest++ = *pSrc++;
  403070:	4b1a      	ldr	r3, [pc, #104]	; (4030dc <Reset_Handler+0x8c>)
  403072:	e002      	b.n	40307a <Reset_Handler+0x2a>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
  403074:	2200      	movs	r2, #0
  403076:	601a      	str	r2, [r3, #0]
  403078:	3304      	adds	r3, #4
	for (pDest = &_szero; pDest < &_ezero;) {
  40307a:	4a19      	ldr	r2, [pc, #100]	; (4030e0 <Reset_Handler+0x90>)
  40307c:	4293      	cmp	r3, r2
  40307e:	d3f9      	bcc.n	403074 <Reset_Handler+0x24>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  403080:	4a18      	ldr	r2, [pc, #96]	; (4030e4 <Reset_Handler+0x94>)
  403082:	4b19      	ldr	r3, [pc, #100]	; (4030e8 <Reset_Handler+0x98>)
  403084:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  403088:	6093      	str	r3, [r2, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  40308a:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40308e:	fab3 f383 	clz	r3, r3
  403092:	095b      	lsrs	r3, r3, #5
  403094:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  403096:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
  403098:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  40309c:	2200      	movs	r2, #0
  40309e:	4b13      	ldr	r3, [pc, #76]	; (4030ec <Reset_Handler+0x9c>)
  4030a0:	701a      	strb	r2, [r3, #0]
	return flags;
  4030a2:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  4030a4:	4a12      	ldr	r2, [pc, #72]	; (4030f0 <Reset_Handler+0xa0>)
  4030a6:	6813      	ldr	r3, [r2, #0]
  4030a8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4030ac:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
  4030ae:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4030b2:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4030b6:	b129      	cbz	r1, 4030c4 <Reset_Handler+0x74>
		cpu_irq_enable();
  4030b8:	2201      	movs	r2, #1
  4030ba:	4b0c      	ldr	r3, [pc, #48]	; (4030ec <Reset_Handler+0x9c>)
  4030bc:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
  4030be:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4030c2:	b662      	cpsie	i
#if __FPU_USED
	fpu_enable();
#endif

	/* Initialize the C library */
	__libc_init_array();
  4030c4:	4b0b      	ldr	r3, [pc, #44]	; (4030f4 <Reset_Handler+0xa4>)
  4030c6:	4798      	blx	r3

	/* Branch to main function */
	main();
  4030c8:	4b0b      	ldr	r3, [pc, #44]	; (4030f8 <Reset_Handler+0xa8>)
  4030ca:	4798      	blx	r3
  4030cc:	e7fe      	b.n	4030cc <Reset_Handler+0x7c>
  4030ce:	bf00      	nop
  4030d0:	20000000 	.word	0x20000000
  4030d4:	0040841c 	.word	0x0040841c
  4030d8:	200009d8 	.word	0x200009d8
  4030dc:	200009d8 	.word	0x200009d8
  4030e0:	20000ce8 	.word	0x20000ce8
  4030e4:	e000ed00 	.word	0xe000ed00
  4030e8:	00400000 	.word	0x00400000
  4030ec:	20000010 	.word	0x20000010
  4030f0:	e000ed88 	.word	0xe000ed88
  4030f4:	004034c9 	.word	0x004034c9
  4030f8:	0040333d 	.word	0x0040333d

004030fc <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) {
  4030fc:	4b3c      	ldr	r3, [pc, #240]	; (4031f0 <SystemCoreClockUpdate+0xf4>)
  4030fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403100:	f003 0303 	and.w	r3, r3, #3
  403104:	2b01      	cmp	r3, #1
  403106:	d020      	beq.n	40314a <SystemCoreClockUpdate+0x4e>
  403108:	b183      	cbz	r3, 40312c <SystemCoreClockUpdate+0x30>
  40310a:	2b02      	cmp	r3, #2
  40310c:	d039      	beq.n	403182 <SystemCoreClockUpdate+0x86>

	default:
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  40310e:	4b38      	ldr	r3, [pc, #224]	; (4031f0 <SystemCoreClockUpdate+0xf4>)
  403110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403112:	f003 0370 	and.w	r3, r3, #112	; 0x70
  403116:	2b70      	cmp	r3, #112	; 0x70
  403118:	d062      	beq.n	4031e0 <SystemCoreClockUpdate+0xe4>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >>
  40311a:	4b35      	ldr	r3, [pc, #212]	; (4031f0 <SystemCoreClockUpdate+0xf4>)
  40311c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40311e:	f3c2 1202 	ubfx	r2, r2, #4, #3
  403122:	4934      	ldr	r1, [pc, #208]	; (4031f4 <SystemCoreClockUpdate+0xf8>)
  403124:	680b      	ldr	r3, [r1, #0]
  403126:	40d3      	lsrs	r3, r2
  403128:	600b      	str	r3, [r1, #0]
  40312a:	4770      	bx	lr
		if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  40312c:	4b32      	ldr	r3, [pc, #200]	; (4031f8 <SystemCoreClockUpdate+0xfc>)
  40312e:	695b      	ldr	r3, [r3, #20]
  403130:	f013 0f80 	tst.w	r3, #128	; 0x80
  403134:	d004      	beq.n	403140 <SystemCoreClockUpdate+0x44>
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  403136:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40313a:	4b2e      	ldr	r3, [pc, #184]	; (4031f4 <SystemCoreClockUpdate+0xf8>)
  40313c:	601a      	str	r2, [r3, #0]
  40313e:	e7e6      	b.n	40310e <SystemCoreClockUpdate+0x12>
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  403140:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  403144:	4b2b      	ldr	r3, [pc, #172]	; (4031f4 <SystemCoreClockUpdate+0xf8>)
  403146:	601a      	str	r2, [r3, #0]
  403148:	e7e1      	b.n	40310e <SystemCoreClockUpdate+0x12>
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  40314a:	4b29      	ldr	r3, [pc, #164]	; (4031f0 <SystemCoreClockUpdate+0xf4>)
  40314c:	6a1b      	ldr	r3, [r3, #32]
  40314e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  403152:	d003      	beq.n	40315c <SystemCoreClockUpdate+0x60>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  403154:	4a29      	ldr	r2, [pc, #164]	; (4031fc <SystemCoreClockUpdate+0x100>)
  403156:	4b27      	ldr	r3, [pc, #156]	; (4031f4 <SystemCoreClockUpdate+0xf8>)
  403158:	601a      	str	r2, [r3, #0]
  40315a:	e7d8      	b.n	40310e <SystemCoreClockUpdate+0x12>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40315c:	4a28      	ldr	r2, [pc, #160]	; (403200 <SystemCoreClockUpdate+0x104>)
  40315e:	4b25      	ldr	r3, [pc, #148]	; (4031f4 <SystemCoreClockUpdate+0xf8>)
  403160:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  403162:	4b23      	ldr	r3, [pc, #140]	; (4031f0 <SystemCoreClockUpdate+0xf4>)
  403164:	6a1b      	ldr	r3, [r3, #32]
  403166:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40316a:	2b10      	cmp	r3, #16
  40316c:	d005      	beq.n	40317a <SystemCoreClockUpdate+0x7e>
  40316e:	2b20      	cmp	r3, #32
  403170:	d1cd      	bne.n	40310e <SystemCoreClockUpdate+0x12>
				SystemCoreClock *= 3U;
  403172:	4a22      	ldr	r2, [pc, #136]	; (4031fc <SystemCoreClockUpdate+0x100>)
  403174:	4b1f      	ldr	r3, [pc, #124]	; (4031f4 <SystemCoreClockUpdate+0xf8>)
  403176:	601a      	str	r2, [r3, #0]
				break;
  403178:	e7c9      	b.n	40310e <SystemCoreClockUpdate+0x12>
				SystemCoreClock *= 2U;
  40317a:	4a22      	ldr	r2, [pc, #136]	; (403204 <SystemCoreClockUpdate+0x108>)
  40317c:	4b1d      	ldr	r3, [pc, #116]	; (4031f4 <SystemCoreClockUpdate+0xf8>)
  40317e:	601a      	str	r2, [r3, #0]
				break;
  403180:	e7c5      	b.n	40310e <SystemCoreClockUpdate+0x12>
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  403182:	4b1b      	ldr	r3, [pc, #108]	; (4031f0 <SystemCoreClockUpdate+0xf4>)
  403184:	6a1b      	ldr	r3, [r3, #32]
  403186:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40318a:	d016      	beq.n	4031ba <SystemCoreClockUpdate+0xbe>
			SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  40318c:	4a1b      	ldr	r2, [pc, #108]	; (4031fc <SystemCoreClockUpdate+0x100>)
  40318e:	4b19      	ldr	r3, [pc, #100]	; (4031f4 <SystemCoreClockUpdate+0xf8>)
  403190:	601a      	str	r2, [r3, #0]
		if ((uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK)
  403192:	4b17      	ldr	r3, [pc, #92]	; (4031f0 <SystemCoreClockUpdate+0xf4>)
  403194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403196:	f003 0303 	and.w	r3, r3, #3
  40319a:	2b02      	cmp	r3, #2
  40319c:	d1b7      	bne.n	40310e <SystemCoreClockUpdate+0x12>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  40319e:	4814      	ldr	r0, [pc, #80]	; (4031f0 <SystemCoreClockUpdate+0xf4>)
  4031a0:	6a82      	ldr	r2, [r0, #40]	; 0x28
  4031a2:	f3c2 420a 	ubfx	r2, r2, #16, #11
  4031a6:	4913      	ldr	r1, [pc, #76]	; (4031f4 <SystemCoreClockUpdate+0xf8>)
  4031a8:	680b      	ldr	r3, [r1, #0]
  4031aa:	fb02 3303 	mla	r3, r2, r3, r3
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4031ae:	6a82      	ldr	r2, [r0, #40]	; 0x28
  4031b0:	b2d2      	uxtb	r2, r2
  4031b2:	fbb3 f3f2 	udiv	r3, r3, r2
  4031b6:	600b      	str	r3, [r1, #0]
  4031b8:	e7a9      	b.n	40310e <SystemCoreClockUpdate+0x12>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4031ba:	4a11      	ldr	r2, [pc, #68]	; (403200 <SystemCoreClockUpdate+0x104>)
  4031bc:	4b0d      	ldr	r3, [pc, #52]	; (4031f4 <SystemCoreClockUpdate+0xf8>)
  4031be:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4031c0:	4b0b      	ldr	r3, [pc, #44]	; (4031f0 <SystemCoreClockUpdate+0xf4>)
  4031c2:	6a1b      	ldr	r3, [r3, #32]
  4031c4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4031c8:	2b10      	cmp	r3, #16
  4031ca:	d005      	beq.n	4031d8 <SystemCoreClockUpdate+0xdc>
  4031cc:	2b20      	cmp	r3, #32
  4031ce:	d1e0      	bne.n	403192 <SystemCoreClockUpdate+0x96>
				SystemCoreClock *= 3U;
  4031d0:	4a0a      	ldr	r2, [pc, #40]	; (4031fc <SystemCoreClockUpdate+0x100>)
  4031d2:	4b08      	ldr	r3, [pc, #32]	; (4031f4 <SystemCoreClockUpdate+0xf8>)
  4031d4:	601a      	str	r2, [r3, #0]
				break;
  4031d6:	e7dc      	b.n	403192 <SystemCoreClockUpdate+0x96>
				SystemCoreClock *= 2U;
  4031d8:	4a0a      	ldr	r2, [pc, #40]	; (403204 <SystemCoreClockUpdate+0x108>)
  4031da:	4b06      	ldr	r3, [pc, #24]	; (4031f4 <SystemCoreClockUpdate+0xf8>)
  4031dc:	601a      	str	r2, [r3, #0]
				break;
  4031de:	e7d8      	b.n	403192 <SystemCoreClockUpdate+0x96>
		SystemCoreClock /= 3U;
  4031e0:	4a04      	ldr	r2, [pc, #16]	; (4031f4 <SystemCoreClockUpdate+0xf8>)
  4031e2:	6813      	ldr	r3, [r2, #0]
  4031e4:	4908      	ldr	r1, [pc, #32]	; (403208 <SystemCoreClockUpdate+0x10c>)
  4031e6:	fba1 1303 	umull	r1, r3, r1, r3
  4031ea:	085b      	lsrs	r3, r3, #1
  4031ec:	6013      	str	r3, [r2, #0]
  4031ee:	4770      	bx	lr
  4031f0:	400e0400 	.word	0x400e0400
  4031f4:	20000014 	.word	0x20000014
  4031f8:	400e1810 	.word	0x400e1810
  4031fc:	00b71b00 	.word	0x00b71b00
  403200:	003d0900 	.word	0x003d0900
  403204:	007a1200 	.word	0x007a1200
  403208:	aaaaaaab 	.word	0xaaaaaaab

0040320c <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  40320c:	4b14      	ldr	r3, [pc, #80]	; (403260 <system_init_flash+0x54>)
  40320e:	4298      	cmp	r0, r3
  403210:	d90f      	bls.n	403232 <system_init_flash+0x26>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
	} else {
		if (ul_clk < CHIP_FREQ_FWS_1) {
  403212:	4b14      	ldr	r3, [pc, #80]	; (403264 <system_init_flash+0x58>)
  403214:	4298      	cmp	r0, r3
  403216:	d911      	bls.n	40323c <system_init_flash+0x30>
			EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
		} else {
			if (ul_clk < CHIP_FREQ_FWS_2) {
  403218:	4b13      	ldr	r3, [pc, #76]	; (403268 <system_init_flash+0x5c>)
  40321a:	4298      	cmp	r0, r3
  40321c:	d912      	bls.n	403244 <system_init_flash+0x38>
				EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  40321e:	4b13      	ldr	r3, [pc, #76]	; (40326c <system_init_flash+0x60>)
  403220:	4298      	cmp	r0, r3
  403222:	d913      	bls.n	40324c <system_init_flash+0x40>
					EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  403224:	4b12      	ldr	r3, [pc, #72]	; (403270 <system_init_flash+0x64>)
  403226:	4298      	cmp	r0, r3
  403228:	d914      	bls.n	403254 <system_init_flash+0x48>
						EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40322a:	4a12      	ldr	r2, [pc, #72]	; (403274 <system_init_flash+0x68>)
  40322c:	4b12      	ldr	r3, [pc, #72]	; (403278 <system_init_flash+0x6c>)
  40322e:	601a      	str	r2, [r3, #0]
  403230:	4770      	bx	lr
		EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  403232:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  403236:	4b10      	ldr	r3, [pc, #64]	; (403278 <system_init_flash+0x6c>)
  403238:	601a      	str	r2, [r3, #0]
  40323a:	4770      	bx	lr
			EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40323c:	4a0f      	ldr	r2, [pc, #60]	; (40327c <system_init_flash+0x70>)
  40323e:	4b0e      	ldr	r3, [pc, #56]	; (403278 <system_init_flash+0x6c>)
  403240:	601a      	str	r2, [r3, #0]
  403242:	4770      	bx	lr
				EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  403244:	4a0e      	ldr	r2, [pc, #56]	; (403280 <system_init_flash+0x74>)
  403246:	4b0c      	ldr	r3, [pc, #48]	; (403278 <system_init_flash+0x6c>)
  403248:	601a      	str	r2, [r3, #0]
  40324a:	4770      	bx	lr
					EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40324c:	4a0d      	ldr	r2, [pc, #52]	; (403284 <system_init_flash+0x78>)
  40324e:	4b0a      	ldr	r3, [pc, #40]	; (403278 <system_init_flash+0x6c>)
  403250:	601a      	str	r2, [r3, #0]
  403252:	4770      	bx	lr
						EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  403254:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  403258:	4b07      	ldr	r3, [pc, #28]	; (403278 <system_init_flash+0x6c>)
  40325a:	601a      	str	r2, [r3, #0]
  40325c:	4770      	bx	lr
  40325e:	bf00      	nop
  403260:	01312cff 	.word	0x01312cff
  403264:	026259ff 	.word	0x026259ff
  403268:	039386ff 	.word	0x039386ff
  40326c:	04c4b3ff 	.word	0x04c4b3ff
  403270:	05f5e0ff 	.word	0x05f5e0ff
  403274:	04000500 	.word	0x04000500
  403278:	400e0a00 	.word	0x400e0a00
  40327c:	04000100 	.word	0x04000100
  403280:	04000200 	.word	0x04000200
  403284:	04000300 	.word	0x04000300

00403288 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  403288:	4b0a      	ldr	r3, [pc, #40]	; (4032b4 <_sbrk+0x2c>)
  40328a:	681b      	ldr	r3, [r3, #0]
  40328c:	b153      	cbz	r3, 4032a4 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  40328e:	4b09      	ldr	r3, [pc, #36]	; (4032b4 <_sbrk+0x2c>)
  403290:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  403292:	181a      	adds	r2, r3, r0
  403294:	4908      	ldr	r1, [pc, #32]	; (4032b8 <_sbrk+0x30>)
  403296:	4291      	cmp	r1, r2
  403298:	db08      	blt.n	4032ac <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  40329a:	4610      	mov	r0, r2
  40329c:	4a05      	ldr	r2, [pc, #20]	; (4032b4 <_sbrk+0x2c>)
  40329e:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  4032a0:	4618      	mov	r0, r3
  4032a2:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  4032a4:	4a05      	ldr	r2, [pc, #20]	; (4032bc <_sbrk+0x34>)
  4032a6:	4b03      	ldr	r3, [pc, #12]	; (4032b4 <_sbrk+0x2c>)
  4032a8:	601a      	str	r2, [r3, #0]
  4032aa:	e7f0      	b.n	40328e <_sbrk+0x6>
		return (caddr_t) -1;	
  4032ac:	f04f 30ff 	mov.w	r0, #4294967295
}
  4032b0:	4770      	bx	lr
  4032b2:	bf00      	nop
  4032b4:	20000c18 	.word	0x20000c18
  4032b8:	2001fffc 	.word	0x2001fffc
  4032bc:	20003ce8 	.word	0x20003ce8

004032c0 <prvInitialiseHeap>:
	while(true) {}
}


static void prvInitialiseHeap( )
{
  4032c0:	b500      	push	{lr}
  4032c2:	b089      	sub	sp, #36	; 0x24
       uint32_t ulHeapSize;
       uint8_t *pucHeapStart, *pucHeapEnd;

       pucHeapStart = ( uint8_t * ) ( ( ( ( uint32_t ) &mainHEAP_START ) + 7 ) & ~0x07ul );
  4032c4:	4b10      	ldr	r3, [pc, #64]	; (403308 <prvInitialiseHeap+0x48>)
  4032c6:	1dda      	adds	r2, r3, #7
  4032c8:	f022 0207 	bic.w	r2, r2, #7
       pucHeapEnd = ( uint8_t * ) ( mainRAM_START + mainRAM_LENGTH );
       ulHeapSize = ( uint32_t ) ( ( uint32_t ) pucHeapEnd - ( uint32_t ) &mainHEAP_START );
  4032cc:	f1c3 5300 	rsb	r3, r3, #536870912	; 0x20000000
  4032d0:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
       ulHeapSize &= ~0x07ul;
  4032d4:	f023 0307 	bic.w	r3, r3, #7
       ulHeapSize -= 1024;
  4032d8:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
       HeapRegion_t xHeapRegions[] = {
  4032dc:	9200      	str	r2, [sp, #0]
  4032de:	9301      	str	r3, [sp, #4]
  4032e0:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4032e4:	9302      	str	r3, [sp, #8]
  4032e6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  4032ea:	9303      	str	r3, [sp, #12]
  4032ec:	f04f 42c6 	mov.w	r2, #1660944384	; 0x63000000
  4032f0:	9204      	str	r2, [sp, #16]
  4032f2:	9305      	str	r3, [sp, #20]
  4032f4:	2300      	movs	r3, #0
  4032f6:	9306      	str	r3, [sp, #24]
  4032f8:	9307      	str	r3, [sp, #28]
              { ( unsigned char *) SRAM_BASE_ADDRESS, mainEXTERNAL_SRAM_SIZE },
              { ( unsigned char *) SRAM_BASE_ADDRESS_2ND, mainEXTERNAL_SRAM_SIZE },
              { NULL, 0 }
       };

       vPortDefineHeapRegions( xHeapRegions );
  4032fa:	4668      	mov	r0, sp
  4032fc:	4b03      	ldr	r3, [pc, #12]	; (40330c <prvInitialiseHeap+0x4c>)
  4032fe:	4798      	blx	r3
}
  403300:	b009      	add	sp, #36	; 0x24
  403302:	f85d fb04 	ldr.w	pc, [sp], #4
  403306:	bf00      	nop
  403308:	20003ce8 	.word	0x20003ce8
  40330c:	00400c09 	.word	0x00400c09

00403310 <prvMiscInitialisation>:
static void prvMiscInitialisation( void )
{
  403310:	b510      	push	{r4, lr}
       /* Initialize the SAM system */
       sysclk_init();
  403312:	4b06      	ldr	r3, [pc, #24]	; (40332c <prvMiscInitialisation+0x1c>)
  403314:	4798      	blx	r3
       board_init();
  403316:	4b06      	ldr	r3, [pc, #24]	; (403330 <prvMiscInitialisation+0x20>)
  403318:	4798      	blx	r3
       prvInitialiseHeap();
  40331a:	4b06      	ldr	r3, [pc, #24]	; (403334 <prvMiscInitialisation+0x24>)
  40331c:	4798      	blx	r3
       pmc_enable_periph_clk(ID_PIOA);
  40331e:	2009      	movs	r0, #9
  403320:	4c05      	ldr	r4, [pc, #20]	; (403338 <prvMiscInitialisation+0x28>)
  403322:	47a0      	blx	r4
       pmc_enable_periph_clk(ID_PIOB);
  403324:	200a      	movs	r0, #10
  403326:	47a0      	blx	r4
  403328:	bd10      	pop	{r4, pc}
  40332a:	bf00      	nop
  40332c:	00402e45 	.word	0x00402e45
  403330:	00402ead 	.word	0x00402ead
  403334:	004032c1 	.word	0x004032c1
  403338:	00402ff9 	.word	0x00402ff9

0040333c <main>:
{
  40333c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403340:	b082      	sub	sp, #8
	prvMiscInitialisation();
  403342:	4b2e      	ldr	r3, [pc, #184]	; (4033fc <main+0xc0>)
  403344:	4798      	blx	r3
	intitializeLEDDriver();
  403346:	4b2e      	ldr	r3, [pc, #184]	; (403400 <main+0xc4>)
  403348:	4798      	blx	r3
	initializeButtonDriver();
  40334a:	4b2e      	ldr	r3, [pc, #184]	; (403404 <main+0xc8>)
  40334c:	4798      	blx	r3
	initUART(EDBG_UART);
  40334e:	4c2e      	ldr	r4, [pc, #184]	; (403408 <main+0xcc>)
  403350:	4620      	mov	r0, r4
  403352:	4b2e      	ldr	r3, [pc, #184]	; (40340c <main+0xd0>)
  403354:	4798      	blx	r3
	UARTPutStr(EDBG_UART, startText, 0);
  403356:	2200      	movs	r2, #0
  403358:	492d      	ldr	r1, [pc, #180]	; (403410 <main+0xd4>)
  40335a:	4620      	mov	r0, r4
  40335c:	4b2d      	ldr	r3, [pc, #180]	; (403414 <main+0xd8>)
  40335e:	4798      	blx	r3
	FreeRTOS_CLIRegisterCommand(&xTaskStatsCommand);
  403360:	482d      	ldr	r0, [pc, #180]	; (403418 <main+0xdc>)
  403362:	4b2e      	ldr	r3, [pc, #184]	; (40341c <main+0xe0>)
  403364:	4798      	blx	r3
	theTXQ = xQueueCreate(20, sizeof(char[50]));
  403366:	2200      	movs	r2, #0
  403368:	2132      	movs	r1, #50	; 0x32
  40336a:	2014      	movs	r0, #20
  40336c:	4c2c      	ldr	r4, [pc, #176]	; (403420 <main+0xe4>)
  40336e:	47a0      	blx	r4
  403370:	4d2c      	ldr	r5, [pc, #176]	; (403424 <main+0xe8>)
  403372:	6028      	str	r0, [r5, #0]
	theRXQ = xQueueCreate(20, sizeof(char));
  403374:	2200      	movs	r2, #0
  403376:	2101      	movs	r1, #1
  403378:	2014      	movs	r0, #20
  40337a:	47a0      	blx	r4
  40337c:	4f2a      	ldr	r7, [pc, #168]	; (403428 <main+0xec>)
  40337e:	6038      	str	r0, [r7, #0]
	theLEDQ = xQueueCreate(5, sizeof(int));
  403380:	2200      	movs	r2, #0
  403382:	2104      	movs	r1, #4
  403384:	2005      	movs	r0, #5
  403386:	47a0      	blx	r4
  403388:	f8df 80e4 	ldr.w	r8, [pc, #228]	; 403470 <main+0x134>
  40338c:	f8c8 0000 	str.w	r0, [r8]
	rxParams.theRXQ = theRXQ;
  403390:	4e26      	ldr	r6, [pc, #152]	; (40342c <main+0xf0>)
  403392:	683b      	ldr	r3, [r7, #0]
  403394:	6073      	str	r3, [r6, #4]
	rxParams.theTXQ = theTXQ;
  403396:	682b      	ldr	r3, [r5, #0]
  403398:	6033      	str	r3, [r6, #0]
	xTaskCreate(taskHeartBeat, "LED0 Heart Beat", configMINIMAL_STACK_SIZE, (void *) 0, heartbeatPriority, NULL);
  40339a:	2300      	movs	r3, #0
  40339c:	9301      	str	r3, [sp, #4]
  40339e:	2201      	movs	r2, #1
  4033a0:	9200      	str	r2, [sp, #0]
  4033a2:	2282      	movs	r2, #130	; 0x82
  4033a4:	4922      	ldr	r1, [pc, #136]	; (403430 <main+0xf4>)
  4033a6:	4823      	ldr	r0, [pc, #140]	; (403434 <main+0xf8>)
  4033a8:	4c23      	ldr	r4, [pc, #140]	; (403438 <main+0xfc>)
  4033aa:	47a0      	blx	r4
	xTaskCreate(taskTX, "The TX Task", configMINIMAL_STACK_SIZE, (void *) theTXQ, txTaskPriority, &txHandle);
  4033ac:	4b23      	ldr	r3, [pc, #140]	; (40343c <main+0x100>)
  4033ae:	9301      	str	r3, [sp, #4]
  4033b0:	2703      	movs	r7, #3
  4033b2:	9700      	str	r7, [sp, #0]
  4033b4:	682b      	ldr	r3, [r5, #0]
  4033b6:	2282      	movs	r2, #130	; 0x82
  4033b8:	4921      	ldr	r1, [pc, #132]	; (403440 <main+0x104>)
  4033ba:	4822      	ldr	r0, [pc, #136]	; (403444 <main+0x108>)
  4033bc:	47a0      	blx	r4
	xTaskCreate(taskRX, "The RX Task", configMINIMAL_STACK_SIZE, (void *) &rxParams, rxTaskPriority, &rxHandle);
  4033be:	4b22      	ldr	r3, [pc, #136]	; (403448 <main+0x10c>)
  4033c0:	9301      	str	r3, [sp, #4]
  4033c2:	2304      	movs	r3, #4
  4033c4:	9300      	str	r3, [sp, #0]
  4033c6:	4633      	mov	r3, r6
  4033c8:	2282      	movs	r2, #130	; 0x82
  4033ca:	4920      	ldr	r1, [pc, #128]	; (40344c <main+0x110>)
  4033cc:	4820      	ldr	r0, [pc, #128]	; (403450 <main+0x114>)
  4033ce:	47a0      	blx	r4
	xTaskCreate(taskLED, "The LED Task", configMINIMAL_STACK_SIZE, (void *) theLEDQ, ledTaskPriority, &ledHandle);
  4033d0:	f8d8 3000 	ldr.w	r3, [r8]
  4033d4:	4a1f      	ldr	r2, [pc, #124]	; (403454 <main+0x118>)
  4033d6:	9201      	str	r2, [sp, #4]
  4033d8:	2202      	movs	r2, #2
  4033da:	9200      	str	r2, [sp, #0]
  4033dc:	2282      	movs	r2, #130	; 0x82
  4033de:	491e      	ldr	r1, [pc, #120]	; (403458 <main+0x11c>)
  4033e0:	481e      	ldr	r0, [pc, #120]	; (40345c <main+0x120>)
  4033e2:	47a0      	blx	r4
	xTaskCreate(buttonTask, "Button Task", configMINIMAL_STACK_SIZE, (void *) theTXQ, txTaskPriority, &buttonHandle);
  4033e4:	682b      	ldr	r3, [r5, #0]
  4033e6:	4a1e      	ldr	r2, [pc, #120]	; (403460 <main+0x124>)
  4033e8:	9201      	str	r2, [sp, #4]
  4033ea:	9700      	str	r7, [sp, #0]
  4033ec:	2282      	movs	r2, #130	; 0x82
  4033ee:	491d      	ldr	r1, [pc, #116]	; (403464 <main+0x128>)
  4033f0:	481d      	ldr	r0, [pc, #116]	; (403468 <main+0x12c>)
  4033f2:	47a0      	blx	r4
	vTaskStartScheduler();
  4033f4:	4b1d      	ldr	r3, [pc, #116]	; (40346c <main+0x130>)
  4033f6:	4798      	blx	r3
  4033f8:	e7fe      	b.n	4033f8 <main+0xbc>
  4033fa:	bf00      	nop
  4033fc:	00403311 	.word	0x00403311
  403400:	00402871 	.word	0x00402871
  403404:	00402a11 	.word	0x00402a11
  403408:	400e0600 	.word	0x400e0600
  40340c:	00402d5d 	.word	0x00402d5d
  403410:	00408048 	.word	0x00408048
  403414:	00402dd1 	.word	0x00402dd1
  403418:	00408154 	.word	0x00408154
  40341c:	004005c5 	.word	0x004005c5
  403420:	00400fad 	.word	0x00400fad
  403424:	20000cb4 	.word	0x20000cb4
  403428:	20000cac 	.word	0x20000cac
  40342c:	20000ca4 	.word	0x20000ca4
  403430:	00408058 	.word	0x00408058
  403434:	00402c31 	.word	0x00402c31
  403438:	004018a1 	.word	0x004018a1
  40343c:	20000c28 	.word	0x20000c28
  403440:	00408068 	.word	0x00408068
  403444:	00402c75 	.word	0x00402c75
  403448:	20000c24 	.word	0x20000c24
  40344c:	00408074 	.word	0x00408074
  403450:	00402ca1 	.word	0x00402ca1
  403454:	20000c20 	.word	0x20000c20
  403458:	00408080 	.word	0x00408080
  40345c:	00402c4d 	.word	0x00402c4d
  403460:	20000c1c 	.word	0x20000c1c
  403464:	00408090 	.word	0x00408090
  403468:	00402b89 	.word	0x00402b89
  40346c:	004019ad 	.word	0x004019ad
  403470:	20000cb0 	.word	0x20000cb0

00403474 <vAssertCalled>:
}

void vAssertCalled( const char *pcFile, uint32_t ulLine )
{
  403474:	b082      	sub	sp, #8
       volatile uint32_t ulBlockVariable = 0UL;
  403476:	2300      	movs	r3, #0
  403478:	9301      	str	r3, [sp, #4]
	__asm volatile
  40347a:	f04f 0350 	mov.w	r3, #80	; 0x50
  40347e:	f383 8811 	msr	BASEPRI, r3
  403482:	f3bf 8f6f 	isb	sy
  403486:	f3bf 8f4f 	dsb	sy
  40348a:	e000      	b.n	40348e <vAssertCalled+0x1a>
       this function to be exited. */
       taskDISABLE_INTERRUPTS();
       {
              while( ulBlockVariable == 0UL )
              {
                     __asm volatile( "NOP" );
  40348c:	bf00      	nop
              while( ulBlockVariable == 0UL )
  40348e:	9b01      	ldr	r3, [sp, #4]
  403490:	2b00      	cmp	r3, #0
  403492:	d0fb      	beq.n	40348c <vAssertCalled+0x18>
	__asm volatile
  403494:	2300      	movs	r3, #0
  403496:	f383 8811 	msr	BASEPRI, r3
              }
       }
       taskENABLE_INTERRUPTS();
}
  40349a:	b002      	add	sp, #8
  40349c:	4770      	bx	lr
	...

004034a0 <vApplicationMallocFailedHook>:

void vApplicationMallocFailedHook( void )
{
  4034a0:	b508      	push	{r3, lr}
       /* Called if a call to pvPortMalloc() fails because there is insufficient
       free memory available in the FreeRTOS heap.  pvPortMalloc() is called
       internally by FreeRTOS API functions that create tasks, queues, software
       timers, and semaphores.  The size of the FreeRTOS heap is set by the
       configTOTAL_HEAP_SIZE configuration constant in FreeRTOSConfig.h. */
       vAssertCalled( __FILE__, __LINE__ );
  4034a2:	21a8      	movs	r1, #168	; 0xa8
  4034a4:	4801      	ldr	r0, [pc, #4]	; (4034ac <vApplicationMallocFailedHook+0xc>)
  4034a6:	4b02      	ldr	r3, [pc, #8]	; (4034b0 <vApplicationMallocFailedHook+0x10>)
  4034a8:	4798      	blx	r3
  4034aa:	bd08      	pop	{r3, pc}
  4034ac:	00408144 	.word	0x00408144
  4034b0:	00403475 	.word	0x00403475

004034b4 <vApplicationStackOverflowHook>:
	__asm volatile
  4034b4:	f04f 0350 	mov.w	r3, #80	; 0x50
  4034b8:	f383 8811 	msr	BASEPRI, r3
  4034bc:	f3bf 8f6f 	isb	sy
  4034c0:	f3bf 8f4f 	dsb	sy
  4034c4:	e7fe      	b.n	4034c4 <vApplicationStackOverflowHook+0x10>
	...

004034c8 <__libc_init_array>:
  4034c8:	b570      	push	{r4, r5, r6, lr}
  4034ca:	4e0f      	ldr	r6, [pc, #60]	; (403508 <__libc_init_array+0x40>)
  4034cc:	4d0f      	ldr	r5, [pc, #60]	; (40350c <__libc_init_array+0x44>)
  4034ce:	1b76      	subs	r6, r6, r5
  4034d0:	10b6      	asrs	r6, r6, #2
  4034d2:	bf18      	it	ne
  4034d4:	2400      	movne	r4, #0
  4034d6:	d005      	beq.n	4034e4 <__libc_init_array+0x1c>
  4034d8:	3401      	adds	r4, #1
  4034da:	f855 3b04 	ldr.w	r3, [r5], #4
  4034de:	4798      	blx	r3
  4034e0:	42a6      	cmp	r6, r4
  4034e2:	d1f9      	bne.n	4034d8 <__libc_init_array+0x10>
  4034e4:	4e0a      	ldr	r6, [pc, #40]	; (403510 <__libc_init_array+0x48>)
  4034e6:	4d0b      	ldr	r5, [pc, #44]	; (403514 <__libc_init_array+0x4c>)
  4034e8:	1b76      	subs	r6, r6, r5
  4034ea:	f004 ff81 	bl	4083f0 <_init>
  4034ee:	10b6      	asrs	r6, r6, #2
  4034f0:	bf18      	it	ne
  4034f2:	2400      	movne	r4, #0
  4034f4:	d006      	beq.n	403504 <__libc_init_array+0x3c>
  4034f6:	3401      	adds	r4, #1
  4034f8:	f855 3b04 	ldr.w	r3, [r5], #4
  4034fc:	4798      	blx	r3
  4034fe:	42a6      	cmp	r6, r4
  403500:	d1f9      	bne.n	4034f6 <__libc_init_array+0x2e>
  403502:	bd70      	pop	{r4, r5, r6, pc}
  403504:	bd70      	pop	{r4, r5, r6, pc}
  403506:	bf00      	nop
  403508:	004083fc 	.word	0x004083fc
  40350c:	004083fc 	.word	0x004083fc
  403510:	00408404 	.word	0x00408404
  403514:	004083fc 	.word	0x004083fc

00403518 <memcpy>:
  403518:	4684      	mov	ip, r0
  40351a:	ea41 0300 	orr.w	r3, r1, r0
  40351e:	f013 0303 	ands.w	r3, r3, #3
  403522:	d16d      	bne.n	403600 <memcpy+0xe8>
  403524:	3a40      	subs	r2, #64	; 0x40
  403526:	d341      	bcc.n	4035ac <memcpy+0x94>
  403528:	f851 3b04 	ldr.w	r3, [r1], #4
  40352c:	f840 3b04 	str.w	r3, [r0], #4
  403530:	f851 3b04 	ldr.w	r3, [r1], #4
  403534:	f840 3b04 	str.w	r3, [r0], #4
  403538:	f851 3b04 	ldr.w	r3, [r1], #4
  40353c:	f840 3b04 	str.w	r3, [r0], #4
  403540:	f851 3b04 	ldr.w	r3, [r1], #4
  403544:	f840 3b04 	str.w	r3, [r0], #4
  403548:	f851 3b04 	ldr.w	r3, [r1], #4
  40354c:	f840 3b04 	str.w	r3, [r0], #4
  403550:	f851 3b04 	ldr.w	r3, [r1], #4
  403554:	f840 3b04 	str.w	r3, [r0], #4
  403558:	f851 3b04 	ldr.w	r3, [r1], #4
  40355c:	f840 3b04 	str.w	r3, [r0], #4
  403560:	f851 3b04 	ldr.w	r3, [r1], #4
  403564:	f840 3b04 	str.w	r3, [r0], #4
  403568:	f851 3b04 	ldr.w	r3, [r1], #4
  40356c:	f840 3b04 	str.w	r3, [r0], #4
  403570:	f851 3b04 	ldr.w	r3, [r1], #4
  403574:	f840 3b04 	str.w	r3, [r0], #4
  403578:	f851 3b04 	ldr.w	r3, [r1], #4
  40357c:	f840 3b04 	str.w	r3, [r0], #4
  403580:	f851 3b04 	ldr.w	r3, [r1], #4
  403584:	f840 3b04 	str.w	r3, [r0], #4
  403588:	f851 3b04 	ldr.w	r3, [r1], #4
  40358c:	f840 3b04 	str.w	r3, [r0], #4
  403590:	f851 3b04 	ldr.w	r3, [r1], #4
  403594:	f840 3b04 	str.w	r3, [r0], #4
  403598:	f851 3b04 	ldr.w	r3, [r1], #4
  40359c:	f840 3b04 	str.w	r3, [r0], #4
  4035a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4035a4:	f840 3b04 	str.w	r3, [r0], #4
  4035a8:	3a40      	subs	r2, #64	; 0x40
  4035aa:	d2bd      	bcs.n	403528 <memcpy+0x10>
  4035ac:	3230      	adds	r2, #48	; 0x30
  4035ae:	d311      	bcc.n	4035d4 <memcpy+0xbc>
  4035b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4035b4:	f840 3b04 	str.w	r3, [r0], #4
  4035b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4035bc:	f840 3b04 	str.w	r3, [r0], #4
  4035c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4035c4:	f840 3b04 	str.w	r3, [r0], #4
  4035c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4035cc:	f840 3b04 	str.w	r3, [r0], #4
  4035d0:	3a10      	subs	r2, #16
  4035d2:	d2ed      	bcs.n	4035b0 <memcpy+0x98>
  4035d4:	320c      	adds	r2, #12
  4035d6:	d305      	bcc.n	4035e4 <memcpy+0xcc>
  4035d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4035dc:	f840 3b04 	str.w	r3, [r0], #4
  4035e0:	3a04      	subs	r2, #4
  4035e2:	d2f9      	bcs.n	4035d8 <memcpy+0xc0>
  4035e4:	3204      	adds	r2, #4
  4035e6:	d008      	beq.n	4035fa <memcpy+0xe2>
  4035e8:	07d2      	lsls	r2, r2, #31
  4035ea:	bf1c      	itt	ne
  4035ec:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4035f0:	f800 3b01 	strbne.w	r3, [r0], #1
  4035f4:	d301      	bcc.n	4035fa <memcpy+0xe2>
  4035f6:	880b      	ldrh	r3, [r1, #0]
  4035f8:	8003      	strh	r3, [r0, #0]
  4035fa:	4660      	mov	r0, ip
  4035fc:	4770      	bx	lr
  4035fe:	bf00      	nop
  403600:	2a08      	cmp	r2, #8
  403602:	d313      	bcc.n	40362c <memcpy+0x114>
  403604:	078b      	lsls	r3, r1, #30
  403606:	d08d      	beq.n	403524 <memcpy+0xc>
  403608:	f010 0303 	ands.w	r3, r0, #3
  40360c:	d08a      	beq.n	403524 <memcpy+0xc>
  40360e:	f1c3 0304 	rsb	r3, r3, #4
  403612:	1ad2      	subs	r2, r2, r3
  403614:	07db      	lsls	r3, r3, #31
  403616:	bf1c      	itt	ne
  403618:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40361c:	f800 3b01 	strbne.w	r3, [r0], #1
  403620:	d380      	bcc.n	403524 <memcpy+0xc>
  403622:	f831 3b02 	ldrh.w	r3, [r1], #2
  403626:	f820 3b02 	strh.w	r3, [r0], #2
  40362a:	e77b      	b.n	403524 <memcpy+0xc>
  40362c:	3a04      	subs	r2, #4
  40362e:	d3d9      	bcc.n	4035e4 <memcpy+0xcc>
  403630:	3a01      	subs	r2, #1
  403632:	f811 3b01 	ldrb.w	r3, [r1], #1
  403636:	f800 3b01 	strb.w	r3, [r0], #1
  40363a:	d2f9      	bcs.n	403630 <memcpy+0x118>
  40363c:	780b      	ldrb	r3, [r1, #0]
  40363e:	7003      	strb	r3, [r0, #0]
  403640:	784b      	ldrb	r3, [r1, #1]
  403642:	7043      	strb	r3, [r0, #1]
  403644:	788b      	ldrb	r3, [r1, #2]
  403646:	7083      	strb	r3, [r0, #2]
  403648:	4660      	mov	r0, ip
  40364a:	4770      	bx	lr

0040364c <memset>:
  40364c:	b470      	push	{r4, r5, r6}
  40364e:	0786      	lsls	r6, r0, #30
  403650:	d046      	beq.n	4036e0 <memset+0x94>
  403652:	1e54      	subs	r4, r2, #1
  403654:	2a00      	cmp	r2, #0
  403656:	d041      	beq.n	4036dc <memset+0x90>
  403658:	b2ca      	uxtb	r2, r1
  40365a:	4603      	mov	r3, r0
  40365c:	e002      	b.n	403664 <memset+0x18>
  40365e:	f114 34ff 	adds.w	r4, r4, #4294967295
  403662:	d33b      	bcc.n	4036dc <memset+0x90>
  403664:	f803 2b01 	strb.w	r2, [r3], #1
  403668:	079d      	lsls	r5, r3, #30
  40366a:	d1f8      	bne.n	40365e <memset+0x12>
  40366c:	2c03      	cmp	r4, #3
  40366e:	d92e      	bls.n	4036ce <memset+0x82>
  403670:	b2cd      	uxtb	r5, r1
  403672:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  403676:	2c0f      	cmp	r4, #15
  403678:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  40367c:	d919      	bls.n	4036b2 <memset+0x66>
  40367e:	f103 0210 	add.w	r2, r3, #16
  403682:	4626      	mov	r6, r4
  403684:	3e10      	subs	r6, #16
  403686:	2e0f      	cmp	r6, #15
  403688:	f842 5c10 	str.w	r5, [r2, #-16]
  40368c:	f842 5c0c 	str.w	r5, [r2, #-12]
  403690:	f842 5c08 	str.w	r5, [r2, #-8]
  403694:	f842 5c04 	str.w	r5, [r2, #-4]
  403698:	f102 0210 	add.w	r2, r2, #16
  40369c:	d8f2      	bhi.n	403684 <memset+0x38>
  40369e:	f1a4 0210 	sub.w	r2, r4, #16
  4036a2:	f022 020f 	bic.w	r2, r2, #15
  4036a6:	f004 040f 	and.w	r4, r4, #15
  4036aa:	3210      	adds	r2, #16
  4036ac:	2c03      	cmp	r4, #3
  4036ae:	4413      	add	r3, r2
  4036b0:	d90d      	bls.n	4036ce <memset+0x82>
  4036b2:	461e      	mov	r6, r3
  4036b4:	4622      	mov	r2, r4
  4036b6:	3a04      	subs	r2, #4
  4036b8:	2a03      	cmp	r2, #3
  4036ba:	f846 5b04 	str.w	r5, [r6], #4
  4036be:	d8fa      	bhi.n	4036b6 <memset+0x6a>
  4036c0:	1f22      	subs	r2, r4, #4
  4036c2:	f022 0203 	bic.w	r2, r2, #3
  4036c6:	3204      	adds	r2, #4
  4036c8:	4413      	add	r3, r2
  4036ca:	f004 0403 	and.w	r4, r4, #3
  4036ce:	b12c      	cbz	r4, 4036dc <memset+0x90>
  4036d0:	b2c9      	uxtb	r1, r1
  4036d2:	441c      	add	r4, r3
  4036d4:	f803 1b01 	strb.w	r1, [r3], #1
  4036d8:	429c      	cmp	r4, r3
  4036da:	d1fb      	bne.n	4036d4 <memset+0x88>
  4036dc:	bc70      	pop	{r4, r5, r6}
  4036de:	4770      	bx	lr
  4036e0:	4614      	mov	r4, r2
  4036e2:	4603      	mov	r3, r0
  4036e4:	e7c2      	b.n	40366c <memset+0x20>
  4036e6:	bf00      	nop

004036e8 <sprintf>:
  4036e8:	b40e      	push	{r1, r2, r3}
  4036ea:	b5f0      	push	{r4, r5, r6, r7, lr}
  4036ec:	b09c      	sub	sp, #112	; 0x70
  4036ee:	ab21      	add	r3, sp, #132	; 0x84
  4036f0:	490f      	ldr	r1, [pc, #60]	; (403730 <sprintf+0x48>)
  4036f2:	f853 2b04 	ldr.w	r2, [r3], #4
  4036f6:	9301      	str	r3, [sp, #4]
  4036f8:	4605      	mov	r5, r0
  4036fa:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  4036fe:	6808      	ldr	r0, [r1, #0]
  403700:	9502      	str	r5, [sp, #8]
  403702:	f44f 7702 	mov.w	r7, #520	; 0x208
  403706:	f64f 76ff 	movw	r6, #65535	; 0xffff
  40370a:	a902      	add	r1, sp, #8
  40370c:	9506      	str	r5, [sp, #24]
  40370e:	f8ad 7014 	strh.w	r7, [sp, #20]
  403712:	9404      	str	r4, [sp, #16]
  403714:	9407      	str	r4, [sp, #28]
  403716:	f8ad 6016 	strh.w	r6, [sp, #22]
  40371a:	f000 f911 	bl	403940 <_svfprintf_r>
  40371e:	9b02      	ldr	r3, [sp, #8]
  403720:	2200      	movs	r2, #0
  403722:	701a      	strb	r2, [r3, #0]
  403724:	b01c      	add	sp, #112	; 0x70
  403726:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  40372a:	b003      	add	sp, #12
  40372c:	4770      	bx	lr
  40372e:	bf00      	nop
  403730:	20000028 	.word	0x20000028

00403734 <strcpy>:
  403734:	ea80 0201 	eor.w	r2, r0, r1
  403738:	4684      	mov	ip, r0
  40373a:	f012 0f03 	tst.w	r2, #3
  40373e:	d14f      	bne.n	4037e0 <strcpy+0xac>
  403740:	f011 0f03 	tst.w	r1, #3
  403744:	d132      	bne.n	4037ac <strcpy+0x78>
  403746:	f84d 4d04 	str.w	r4, [sp, #-4]!
  40374a:	f011 0f04 	tst.w	r1, #4
  40374e:	f851 3b04 	ldr.w	r3, [r1], #4
  403752:	d00b      	beq.n	40376c <strcpy+0x38>
  403754:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
  403758:	439a      	bics	r2, r3
  40375a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  40375e:	bf04      	itt	eq
  403760:	f84c 3b04 	streq.w	r3, [ip], #4
  403764:	f851 3b04 	ldreq.w	r3, [r1], #4
  403768:	d116      	bne.n	403798 <strcpy+0x64>
  40376a:	bf00      	nop
  40376c:	f851 4b04 	ldr.w	r4, [r1], #4
  403770:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
  403774:	439a      	bics	r2, r3
  403776:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  40377a:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
  40377e:	d10b      	bne.n	403798 <strcpy+0x64>
  403780:	f84c 3b04 	str.w	r3, [ip], #4
  403784:	43a2      	bics	r2, r4
  403786:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  40378a:	bf04      	itt	eq
  40378c:	f851 3b04 	ldreq.w	r3, [r1], #4
  403790:	f84c 4b04 	streq.w	r4, [ip], #4
  403794:	d0ea      	beq.n	40376c <strcpy+0x38>
  403796:	4623      	mov	r3, r4
  403798:	f80c 3b01 	strb.w	r3, [ip], #1
  40379c:	f013 0fff 	tst.w	r3, #255	; 0xff
  4037a0:	ea4f 2333 	mov.w	r3, r3, ror #8
  4037a4:	d1f8      	bne.n	403798 <strcpy+0x64>
  4037a6:	f85d 4b04 	ldr.w	r4, [sp], #4
  4037aa:	4770      	bx	lr
  4037ac:	f011 0f01 	tst.w	r1, #1
  4037b0:	d006      	beq.n	4037c0 <strcpy+0x8c>
  4037b2:	f811 2b01 	ldrb.w	r2, [r1], #1
  4037b6:	f80c 2b01 	strb.w	r2, [ip], #1
  4037ba:	2a00      	cmp	r2, #0
  4037bc:	bf08      	it	eq
  4037be:	4770      	bxeq	lr
  4037c0:	f011 0f02 	tst.w	r1, #2
  4037c4:	d0bf      	beq.n	403746 <strcpy+0x12>
  4037c6:	f831 2b02 	ldrh.w	r2, [r1], #2
  4037ca:	f012 0fff 	tst.w	r2, #255	; 0xff
  4037ce:	bf16      	itet	ne
  4037d0:	f82c 2b02 	strhne.w	r2, [ip], #2
  4037d4:	f88c 2000 	strbeq.w	r2, [ip]
  4037d8:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
  4037dc:	d1b3      	bne.n	403746 <strcpy+0x12>
  4037de:	4770      	bx	lr
  4037e0:	f811 2b01 	ldrb.w	r2, [r1], #1
  4037e4:	f80c 2b01 	strb.w	r2, [ip], #1
  4037e8:	2a00      	cmp	r2, #0
  4037ea:	d1f9      	bne.n	4037e0 <strcpy+0xac>
  4037ec:	4770      	bx	lr
  4037ee:	bf00      	nop
	...

00403800 <strlen>:
  403800:	f890 f000 	pld	[r0]
  403804:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  403808:	f020 0107 	bic.w	r1, r0, #7
  40380c:	f06f 0c00 	mvn.w	ip, #0
  403810:	f010 0407 	ands.w	r4, r0, #7
  403814:	f891 f020 	pld	[r1, #32]
  403818:	f040 8049 	bne.w	4038ae <strlen+0xae>
  40381c:	f04f 0400 	mov.w	r4, #0
  403820:	f06f 0007 	mvn.w	r0, #7
  403824:	e9d1 2300 	ldrd	r2, r3, [r1]
  403828:	f891 f040 	pld	[r1, #64]	; 0x40
  40382c:	f100 0008 	add.w	r0, r0, #8
  403830:	fa82 f24c 	uadd8	r2, r2, ip
  403834:	faa4 f28c 	sel	r2, r4, ip
  403838:	fa83 f34c 	uadd8	r3, r3, ip
  40383c:	faa2 f38c 	sel	r3, r2, ip
  403840:	bb4b      	cbnz	r3, 403896 <strlen+0x96>
  403842:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  403846:	fa82 f24c 	uadd8	r2, r2, ip
  40384a:	f100 0008 	add.w	r0, r0, #8
  40384e:	faa4 f28c 	sel	r2, r4, ip
  403852:	fa83 f34c 	uadd8	r3, r3, ip
  403856:	faa2 f38c 	sel	r3, r2, ip
  40385a:	b9e3      	cbnz	r3, 403896 <strlen+0x96>
  40385c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  403860:	fa82 f24c 	uadd8	r2, r2, ip
  403864:	f100 0008 	add.w	r0, r0, #8
  403868:	faa4 f28c 	sel	r2, r4, ip
  40386c:	fa83 f34c 	uadd8	r3, r3, ip
  403870:	faa2 f38c 	sel	r3, r2, ip
  403874:	b97b      	cbnz	r3, 403896 <strlen+0x96>
  403876:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40387a:	f101 0120 	add.w	r1, r1, #32
  40387e:	fa82 f24c 	uadd8	r2, r2, ip
  403882:	f100 0008 	add.w	r0, r0, #8
  403886:	faa4 f28c 	sel	r2, r4, ip
  40388a:	fa83 f34c 	uadd8	r3, r3, ip
  40388e:	faa2 f38c 	sel	r3, r2, ip
  403892:	2b00      	cmp	r3, #0
  403894:	d0c6      	beq.n	403824 <strlen+0x24>
  403896:	2a00      	cmp	r2, #0
  403898:	bf04      	itt	eq
  40389a:	3004      	addeq	r0, #4
  40389c:	461a      	moveq	r2, r3
  40389e:	ba12      	rev	r2, r2
  4038a0:	fab2 f282 	clz	r2, r2
  4038a4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4038a8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4038ac:	4770      	bx	lr
  4038ae:	e9d1 2300 	ldrd	r2, r3, [r1]
  4038b2:	f004 0503 	and.w	r5, r4, #3
  4038b6:	f1c4 0000 	rsb	r0, r4, #0
  4038ba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4038be:	f014 0f04 	tst.w	r4, #4
  4038c2:	f891 f040 	pld	[r1, #64]	; 0x40
  4038c6:	fa0c f505 	lsl.w	r5, ip, r5
  4038ca:	ea62 0205 	orn	r2, r2, r5
  4038ce:	bf1c      	itt	ne
  4038d0:	ea63 0305 	ornne	r3, r3, r5
  4038d4:	4662      	movne	r2, ip
  4038d6:	f04f 0400 	mov.w	r4, #0
  4038da:	e7a9      	b.n	403830 <strlen+0x30>

004038dc <strncpy>:
  4038dc:	ea40 0301 	orr.w	r3, r0, r1
  4038e0:	f013 0f03 	tst.w	r3, #3
  4038e4:	b470      	push	{r4, r5, r6}
  4038e6:	4603      	mov	r3, r0
  4038e8:	d024      	beq.n	403934 <strncpy+0x58>
  4038ea:	b1a2      	cbz	r2, 403916 <strncpy+0x3a>
  4038ec:	780c      	ldrb	r4, [r1, #0]
  4038ee:	701c      	strb	r4, [r3, #0]
  4038f0:	3a01      	subs	r2, #1
  4038f2:	3301      	adds	r3, #1
  4038f4:	3101      	adds	r1, #1
  4038f6:	b13c      	cbz	r4, 403908 <strncpy+0x2c>
  4038f8:	b16a      	cbz	r2, 403916 <strncpy+0x3a>
  4038fa:	f811 4b01 	ldrb.w	r4, [r1], #1
  4038fe:	f803 4b01 	strb.w	r4, [r3], #1
  403902:	3a01      	subs	r2, #1
  403904:	2c00      	cmp	r4, #0
  403906:	d1f7      	bne.n	4038f8 <strncpy+0x1c>
  403908:	b12a      	cbz	r2, 403916 <strncpy+0x3a>
  40390a:	441a      	add	r2, r3
  40390c:	2100      	movs	r1, #0
  40390e:	f803 1b01 	strb.w	r1, [r3], #1
  403912:	429a      	cmp	r2, r3
  403914:	d1fb      	bne.n	40390e <strncpy+0x32>
  403916:	bc70      	pop	{r4, r5, r6}
  403918:	4770      	bx	lr
  40391a:	460e      	mov	r6, r1
  40391c:	f851 5b04 	ldr.w	r5, [r1], #4
  403920:	f1a5 3401 	sub.w	r4, r5, #16843009	; 0x1010101
  403924:	ea24 0405 	bic.w	r4, r4, r5
  403928:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
  40392c:	d105      	bne.n	40393a <strncpy+0x5e>
  40392e:	f843 5b04 	str.w	r5, [r3], #4
  403932:	3a04      	subs	r2, #4
  403934:	2a03      	cmp	r2, #3
  403936:	d8f0      	bhi.n	40391a <strncpy+0x3e>
  403938:	e7d7      	b.n	4038ea <strncpy+0xe>
  40393a:	4631      	mov	r1, r6
  40393c:	e7d6      	b.n	4038ec <strncpy+0x10>
  40393e:	bf00      	nop

00403940 <_svfprintf_r>:
  403940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403944:	b0c3      	sub	sp, #268	; 0x10c
  403946:	460c      	mov	r4, r1
  403948:	910b      	str	r1, [sp, #44]	; 0x2c
  40394a:	4692      	mov	sl, r2
  40394c:	930f      	str	r3, [sp, #60]	; 0x3c
  40394e:	900c      	str	r0, [sp, #48]	; 0x30
  403950:	f002 fa0e 	bl	405d70 <_localeconv_r>
  403954:	6803      	ldr	r3, [r0, #0]
  403956:	931a      	str	r3, [sp, #104]	; 0x68
  403958:	4618      	mov	r0, r3
  40395a:	f7ff ff51 	bl	403800 <strlen>
  40395e:	89a3      	ldrh	r3, [r4, #12]
  403960:	9019      	str	r0, [sp, #100]	; 0x64
  403962:	0619      	lsls	r1, r3, #24
  403964:	d503      	bpl.n	40396e <_svfprintf_r+0x2e>
  403966:	6923      	ldr	r3, [r4, #16]
  403968:	2b00      	cmp	r3, #0
  40396a:	f001 8003 	beq.w	404974 <_svfprintf_r+0x1034>
  40396e:	2300      	movs	r3, #0
  403970:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  403974:	9313      	str	r3, [sp, #76]	; 0x4c
  403976:	9315      	str	r3, [sp, #84]	; 0x54
  403978:	9314      	str	r3, [sp, #80]	; 0x50
  40397a:	9327      	str	r3, [sp, #156]	; 0x9c
  40397c:	9326      	str	r3, [sp, #152]	; 0x98
  40397e:	9318      	str	r3, [sp, #96]	; 0x60
  403980:	931b      	str	r3, [sp, #108]	; 0x6c
  403982:	9309      	str	r3, [sp, #36]	; 0x24
  403984:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  403988:	46c8      	mov	r8, r9
  40398a:	9316      	str	r3, [sp, #88]	; 0x58
  40398c:	9317      	str	r3, [sp, #92]	; 0x5c
  40398e:	f89a 3000 	ldrb.w	r3, [sl]
  403992:	4654      	mov	r4, sl
  403994:	b1e3      	cbz	r3, 4039d0 <_svfprintf_r+0x90>
  403996:	2b25      	cmp	r3, #37	; 0x25
  403998:	d102      	bne.n	4039a0 <_svfprintf_r+0x60>
  40399a:	e019      	b.n	4039d0 <_svfprintf_r+0x90>
  40399c:	2b25      	cmp	r3, #37	; 0x25
  40399e:	d003      	beq.n	4039a8 <_svfprintf_r+0x68>
  4039a0:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4039a4:	2b00      	cmp	r3, #0
  4039a6:	d1f9      	bne.n	40399c <_svfprintf_r+0x5c>
  4039a8:	eba4 050a 	sub.w	r5, r4, sl
  4039ac:	b185      	cbz	r5, 4039d0 <_svfprintf_r+0x90>
  4039ae:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4039b0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4039b2:	f8c8 a000 	str.w	sl, [r8]
  4039b6:	3301      	adds	r3, #1
  4039b8:	442a      	add	r2, r5
  4039ba:	2b07      	cmp	r3, #7
  4039bc:	f8c8 5004 	str.w	r5, [r8, #4]
  4039c0:	9227      	str	r2, [sp, #156]	; 0x9c
  4039c2:	9326      	str	r3, [sp, #152]	; 0x98
  4039c4:	dc7f      	bgt.n	403ac6 <_svfprintf_r+0x186>
  4039c6:	f108 0808 	add.w	r8, r8, #8
  4039ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4039cc:	442b      	add	r3, r5
  4039ce:	9309      	str	r3, [sp, #36]	; 0x24
  4039d0:	7823      	ldrb	r3, [r4, #0]
  4039d2:	2b00      	cmp	r3, #0
  4039d4:	d07f      	beq.n	403ad6 <_svfprintf_r+0x196>
  4039d6:	2300      	movs	r3, #0
  4039d8:	461a      	mov	r2, r3
  4039da:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4039de:	4619      	mov	r1, r3
  4039e0:	930d      	str	r3, [sp, #52]	; 0x34
  4039e2:	469b      	mov	fp, r3
  4039e4:	f04f 30ff 	mov.w	r0, #4294967295
  4039e8:	7863      	ldrb	r3, [r4, #1]
  4039ea:	900a      	str	r0, [sp, #40]	; 0x28
  4039ec:	f104 0a01 	add.w	sl, r4, #1
  4039f0:	f10a 0a01 	add.w	sl, sl, #1
  4039f4:	f1a3 0020 	sub.w	r0, r3, #32
  4039f8:	2858      	cmp	r0, #88	; 0x58
  4039fa:	f200 83c1 	bhi.w	404180 <_svfprintf_r+0x840>
  4039fe:	e8df f010 	tbh	[pc, r0, lsl #1]
  403a02:	0238      	.short	0x0238
  403a04:	03bf03bf 	.word	0x03bf03bf
  403a08:	03bf0240 	.word	0x03bf0240
  403a0c:	03bf03bf 	.word	0x03bf03bf
  403a10:	03bf03bf 	.word	0x03bf03bf
  403a14:	024503bf 	.word	0x024503bf
  403a18:	03bf0203 	.word	0x03bf0203
  403a1c:	026b005d 	.word	0x026b005d
  403a20:	028603bf 	.word	0x028603bf
  403a24:	039d039d 	.word	0x039d039d
  403a28:	039d039d 	.word	0x039d039d
  403a2c:	039d039d 	.word	0x039d039d
  403a30:	039d039d 	.word	0x039d039d
  403a34:	03bf039d 	.word	0x03bf039d
  403a38:	03bf03bf 	.word	0x03bf03bf
  403a3c:	03bf03bf 	.word	0x03bf03bf
  403a40:	03bf03bf 	.word	0x03bf03bf
  403a44:	03bf03bf 	.word	0x03bf03bf
  403a48:	033703bf 	.word	0x033703bf
  403a4c:	03bf0357 	.word	0x03bf0357
  403a50:	03bf0357 	.word	0x03bf0357
  403a54:	03bf03bf 	.word	0x03bf03bf
  403a58:	039803bf 	.word	0x039803bf
  403a5c:	03bf03bf 	.word	0x03bf03bf
  403a60:	03bf03ad 	.word	0x03bf03ad
  403a64:	03bf03bf 	.word	0x03bf03bf
  403a68:	03bf03bf 	.word	0x03bf03bf
  403a6c:	03bf0259 	.word	0x03bf0259
  403a70:	031e03bf 	.word	0x031e03bf
  403a74:	03bf03bf 	.word	0x03bf03bf
  403a78:	03bf03bf 	.word	0x03bf03bf
  403a7c:	03bf03bf 	.word	0x03bf03bf
  403a80:	03bf03bf 	.word	0x03bf03bf
  403a84:	03bf03bf 	.word	0x03bf03bf
  403a88:	02db02c6 	.word	0x02db02c6
  403a8c:	03570357 	.word	0x03570357
  403a90:	028b0357 	.word	0x028b0357
  403a94:	03bf02db 	.word	0x03bf02db
  403a98:	029003bf 	.word	0x029003bf
  403a9c:	029d03bf 	.word	0x029d03bf
  403aa0:	02b401cc 	.word	0x02b401cc
  403aa4:	03bf0208 	.word	0x03bf0208
  403aa8:	03bf01e1 	.word	0x03bf01e1
  403aac:	03bf007e 	.word	0x03bf007e
  403ab0:	020d03bf 	.word	0x020d03bf
  403ab4:	980d      	ldr	r0, [sp, #52]	; 0x34
  403ab6:	930f      	str	r3, [sp, #60]	; 0x3c
  403ab8:	4240      	negs	r0, r0
  403aba:	900d      	str	r0, [sp, #52]	; 0x34
  403abc:	f04b 0b04 	orr.w	fp, fp, #4
  403ac0:	f89a 3000 	ldrb.w	r3, [sl]
  403ac4:	e794      	b.n	4039f0 <_svfprintf_r+0xb0>
  403ac6:	aa25      	add	r2, sp, #148	; 0x94
  403ac8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403aca:	980c      	ldr	r0, [sp, #48]	; 0x30
  403acc:	f002 ff80 	bl	4069d0 <__ssprint_r>
  403ad0:	b940      	cbnz	r0, 403ae4 <_svfprintf_r+0x1a4>
  403ad2:	46c8      	mov	r8, r9
  403ad4:	e779      	b.n	4039ca <_svfprintf_r+0x8a>
  403ad6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403ad8:	b123      	cbz	r3, 403ae4 <_svfprintf_r+0x1a4>
  403ada:	980c      	ldr	r0, [sp, #48]	; 0x30
  403adc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403ade:	aa25      	add	r2, sp, #148	; 0x94
  403ae0:	f002 ff76 	bl	4069d0 <__ssprint_r>
  403ae4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403ae6:	899b      	ldrh	r3, [r3, #12]
  403ae8:	f013 0f40 	tst.w	r3, #64	; 0x40
  403aec:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403aee:	bf18      	it	ne
  403af0:	f04f 33ff 	movne.w	r3, #4294967295
  403af4:	9309      	str	r3, [sp, #36]	; 0x24
  403af6:	9809      	ldr	r0, [sp, #36]	; 0x24
  403af8:	b043      	add	sp, #268	; 0x10c
  403afa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403afe:	f01b 0f20 	tst.w	fp, #32
  403b02:	9311      	str	r3, [sp, #68]	; 0x44
  403b04:	f040 81dd 	bne.w	403ec2 <_svfprintf_r+0x582>
  403b08:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403b0a:	f01b 0f10 	tst.w	fp, #16
  403b0e:	4613      	mov	r3, r2
  403b10:	f040 856e 	bne.w	4045f0 <_svfprintf_r+0xcb0>
  403b14:	f01b 0f40 	tst.w	fp, #64	; 0x40
  403b18:	f000 856a 	beq.w	4045f0 <_svfprintf_r+0xcb0>
  403b1c:	8814      	ldrh	r4, [r2, #0]
  403b1e:	3204      	adds	r2, #4
  403b20:	2500      	movs	r5, #0
  403b22:	2301      	movs	r3, #1
  403b24:	920f      	str	r2, [sp, #60]	; 0x3c
  403b26:	2700      	movs	r7, #0
  403b28:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403b2c:	990a      	ldr	r1, [sp, #40]	; 0x28
  403b2e:	1c4a      	adds	r2, r1, #1
  403b30:	f000 8265 	beq.w	403ffe <_svfprintf_r+0x6be>
  403b34:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  403b38:	9207      	str	r2, [sp, #28]
  403b3a:	ea54 0205 	orrs.w	r2, r4, r5
  403b3e:	f040 8264 	bne.w	40400a <_svfprintf_r+0x6ca>
  403b42:	2900      	cmp	r1, #0
  403b44:	f040 843c 	bne.w	4043c0 <_svfprintf_r+0xa80>
  403b48:	2b00      	cmp	r3, #0
  403b4a:	f040 84d7 	bne.w	4044fc <_svfprintf_r+0xbbc>
  403b4e:	f01b 0301 	ands.w	r3, fp, #1
  403b52:	930e      	str	r3, [sp, #56]	; 0x38
  403b54:	f000 8604 	beq.w	404760 <_svfprintf_r+0xe20>
  403b58:	ae42      	add	r6, sp, #264	; 0x108
  403b5a:	2330      	movs	r3, #48	; 0x30
  403b5c:	f806 3d41 	strb.w	r3, [r6, #-65]!
  403b60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403b62:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403b64:	4293      	cmp	r3, r2
  403b66:	bfb8      	it	lt
  403b68:	4613      	movlt	r3, r2
  403b6a:	9308      	str	r3, [sp, #32]
  403b6c:	2300      	movs	r3, #0
  403b6e:	9312      	str	r3, [sp, #72]	; 0x48
  403b70:	b117      	cbz	r7, 403b78 <_svfprintf_r+0x238>
  403b72:	9b08      	ldr	r3, [sp, #32]
  403b74:	3301      	adds	r3, #1
  403b76:	9308      	str	r3, [sp, #32]
  403b78:	9b07      	ldr	r3, [sp, #28]
  403b7a:	f013 0302 	ands.w	r3, r3, #2
  403b7e:	9310      	str	r3, [sp, #64]	; 0x40
  403b80:	d002      	beq.n	403b88 <_svfprintf_r+0x248>
  403b82:	9b08      	ldr	r3, [sp, #32]
  403b84:	3302      	adds	r3, #2
  403b86:	9308      	str	r3, [sp, #32]
  403b88:	9b07      	ldr	r3, [sp, #28]
  403b8a:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  403b8e:	f040 830e 	bne.w	4041ae <_svfprintf_r+0x86e>
  403b92:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403b94:	9a08      	ldr	r2, [sp, #32]
  403b96:	eba3 0b02 	sub.w	fp, r3, r2
  403b9a:	f1bb 0f00 	cmp.w	fp, #0
  403b9e:	f340 8306 	ble.w	4041ae <_svfprintf_r+0x86e>
  403ba2:	f1bb 0f10 	cmp.w	fp, #16
  403ba6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403ba8:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403baa:	dd29      	ble.n	403c00 <_svfprintf_r+0x2c0>
  403bac:	4643      	mov	r3, r8
  403bae:	4621      	mov	r1, r4
  403bb0:	46a8      	mov	r8, r5
  403bb2:	2710      	movs	r7, #16
  403bb4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403bb6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403bb8:	e006      	b.n	403bc8 <_svfprintf_r+0x288>
  403bba:	f1ab 0b10 	sub.w	fp, fp, #16
  403bbe:	f1bb 0f10 	cmp.w	fp, #16
  403bc2:	f103 0308 	add.w	r3, r3, #8
  403bc6:	dd18      	ble.n	403bfa <_svfprintf_r+0x2ba>
  403bc8:	3201      	adds	r2, #1
  403bca:	48b7      	ldr	r0, [pc, #732]	; (403ea8 <_svfprintf_r+0x568>)
  403bcc:	9226      	str	r2, [sp, #152]	; 0x98
  403bce:	3110      	adds	r1, #16
  403bd0:	2a07      	cmp	r2, #7
  403bd2:	9127      	str	r1, [sp, #156]	; 0x9c
  403bd4:	e883 0081 	stmia.w	r3, {r0, r7}
  403bd8:	ddef      	ble.n	403bba <_svfprintf_r+0x27a>
  403bda:	aa25      	add	r2, sp, #148	; 0x94
  403bdc:	4629      	mov	r1, r5
  403bde:	4620      	mov	r0, r4
  403be0:	f002 fef6 	bl	4069d0 <__ssprint_r>
  403be4:	2800      	cmp	r0, #0
  403be6:	f47f af7d 	bne.w	403ae4 <_svfprintf_r+0x1a4>
  403bea:	f1ab 0b10 	sub.w	fp, fp, #16
  403bee:	f1bb 0f10 	cmp.w	fp, #16
  403bf2:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403bf4:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403bf6:	464b      	mov	r3, r9
  403bf8:	dce6      	bgt.n	403bc8 <_svfprintf_r+0x288>
  403bfa:	4645      	mov	r5, r8
  403bfc:	460c      	mov	r4, r1
  403bfe:	4698      	mov	r8, r3
  403c00:	3201      	adds	r2, #1
  403c02:	4ba9      	ldr	r3, [pc, #676]	; (403ea8 <_svfprintf_r+0x568>)
  403c04:	9226      	str	r2, [sp, #152]	; 0x98
  403c06:	445c      	add	r4, fp
  403c08:	2a07      	cmp	r2, #7
  403c0a:	9427      	str	r4, [sp, #156]	; 0x9c
  403c0c:	e888 0808 	stmia.w	r8, {r3, fp}
  403c10:	f300 8498 	bgt.w	404544 <_svfprintf_r+0xc04>
  403c14:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403c18:	f108 0808 	add.w	r8, r8, #8
  403c1c:	b177      	cbz	r7, 403c3c <_svfprintf_r+0x2fc>
  403c1e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403c20:	3301      	adds	r3, #1
  403c22:	3401      	adds	r4, #1
  403c24:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  403c28:	2201      	movs	r2, #1
  403c2a:	2b07      	cmp	r3, #7
  403c2c:	9427      	str	r4, [sp, #156]	; 0x9c
  403c2e:	9326      	str	r3, [sp, #152]	; 0x98
  403c30:	e888 0006 	stmia.w	r8, {r1, r2}
  403c34:	f300 83db 	bgt.w	4043ee <_svfprintf_r+0xaae>
  403c38:	f108 0808 	add.w	r8, r8, #8
  403c3c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403c3e:	b16b      	cbz	r3, 403c5c <_svfprintf_r+0x31c>
  403c40:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403c42:	3301      	adds	r3, #1
  403c44:	3402      	adds	r4, #2
  403c46:	a91e      	add	r1, sp, #120	; 0x78
  403c48:	2202      	movs	r2, #2
  403c4a:	2b07      	cmp	r3, #7
  403c4c:	9427      	str	r4, [sp, #156]	; 0x9c
  403c4e:	9326      	str	r3, [sp, #152]	; 0x98
  403c50:	e888 0006 	stmia.w	r8, {r1, r2}
  403c54:	f300 83d6 	bgt.w	404404 <_svfprintf_r+0xac4>
  403c58:	f108 0808 	add.w	r8, r8, #8
  403c5c:	2d80      	cmp	r5, #128	; 0x80
  403c5e:	f000 8315 	beq.w	40428c <_svfprintf_r+0x94c>
  403c62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403c64:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403c66:	1a9f      	subs	r7, r3, r2
  403c68:	2f00      	cmp	r7, #0
  403c6a:	dd36      	ble.n	403cda <_svfprintf_r+0x39a>
  403c6c:	2f10      	cmp	r7, #16
  403c6e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403c70:	4d8e      	ldr	r5, [pc, #568]	; (403eac <_svfprintf_r+0x56c>)
  403c72:	dd27      	ble.n	403cc4 <_svfprintf_r+0x384>
  403c74:	4642      	mov	r2, r8
  403c76:	4621      	mov	r1, r4
  403c78:	46b0      	mov	r8, r6
  403c7a:	f04f 0b10 	mov.w	fp, #16
  403c7e:	462e      	mov	r6, r5
  403c80:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403c82:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403c84:	e004      	b.n	403c90 <_svfprintf_r+0x350>
  403c86:	3f10      	subs	r7, #16
  403c88:	2f10      	cmp	r7, #16
  403c8a:	f102 0208 	add.w	r2, r2, #8
  403c8e:	dd15      	ble.n	403cbc <_svfprintf_r+0x37c>
  403c90:	3301      	adds	r3, #1
  403c92:	3110      	adds	r1, #16
  403c94:	2b07      	cmp	r3, #7
  403c96:	9127      	str	r1, [sp, #156]	; 0x9c
  403c98:	9326      	str	r3, [sp, #152]	; 0x98
  403c9a:	e882 0840 	stmia.w	r2, {r6, fp}
  403c9e:	ddf2      	ble.n	403c86 <_svfprintf_r+0x346>
  403ca0:	aa25      	add	r2, sp, #148	; 0x94
  403ca2:	4629      	mov	r1, r5
  403ca4:	4620      	mov	r0, r4
  403ca6:	f002 fe93 	bl	4069d0 <__ssprint_r>
  403caa:	2800      	cmp	r0, #0
  403cac:	f47f af1a 	bne.w	403ae4 <_svfprintf_r+0x1a4>
  403cb0:	3f10      	subs	r7, #16
  403cb2:	2f10      	cmp	r7, #16
  403cb4:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403cb6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403cb8:	464a      	mov	r2, r9
  403cba:	dce9      	bgt.n	403c90 <_svfprintf_r+0x350>
  403cbc:	4635      	mov	r5, r6
  403cbe:	460c      	mov	r4, r1
  403cc0:	4646      	mov	r6, r8
  403cc2:	4690      	mov	r8, r2
  403cc4:	3301      	adds	r3, #1
  403cc6:	443c      	add	r4, r7
  403cc8:	2b07      	cmp	r3, #7
  403cca:	9427      	str	r4, [sp, #156]	; 0x9c
  403ccc:	9326      	str	r3, [sp, #152]	; 0x98
  403cce:	e888 00a0 	stmia.w	r8, {r5, r7}
  403cd2:	f300 8381 	bgt.w	4043d8 <_svfprintf_r+0xa98>
  403cd6:	f108 0808 	add.w	r8, r8, #8
  403cda:	9b07      	ldr	r3, [sp, #28]
  403cdc:	05df      	lsls	r7, r3, #23
  403cde:	f100 8268 	bmi.w	4041b2 <_svfprintf_r+0x872>
  403ce2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403ce4:	990e      	ldr	r1, [sp, #56]	; 0x38
  403ce6:	f8c8 6000 	str.w	r6, [r8]
  403cea:	3301      	adds	r3, #1
  403cec:	440c      	add	r4, r1
  403cee:	2b07      	cmp	r3, #7
  403cf0:	9427      	str	r4, [sp, #156]	; 0x9c
  403cf2:	f8c8 1004 	str.w	r1, [r8, #4]
  403cf6:	9326      	str	r3, [sp, #152]	; 0x98
  403cf8:	f300 834d 	bgt.w	404396 <_svfprintf_r+0xa56>
  403cfc:	f108 0808 	add.w	r8, r8, #8
  403d00:	9b07      	ldr	r3, [sp, #28]
  403d02:	075b      	lsls	r3, r3, #29
  403d04:	d53a      	bpl.n	403d7c <_svfprintf_r+0x43c>
  403d06:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403d08:	9a08      	ldr	r2, [sp, #32]
  403d0a:	1a9d      	subs	r5, r3, r2
  403d0c:	2d00      	cmp	r5, #0
  403d0e:	dd35      	ble.n	403d7c <_svfprintf_r+0x43c>
  403d10:	2d10      	cmp	r5, #16
  403d12:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403d14:	dd20      	ble.n	403d58 <_svfprintf_r+0x418>
  403d16:	2610      	movs	r6, #16
  403d18:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403d1a:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  403d1e:	e004      	b.n	403d2a <_svfprintf_r+0x3ea>
  403d20:	3d10      	subs	r5, #16
  403d22:	2d10      	cmp	r5, #16
  403d24:	f108 0808 	add.w	r8, r8, #8
  403d28:	dd16      	ble.n	403d58 <_svfprintf_r+0x418>
  403d2a:	3301      	adds	r3, #1
  403d2c:	4a5e      	ldr	r2, [pc, #376]	; (403ea8 <_svfprintf_r+0x568>)
  403d2e:	9326      	str	r3, [sp, #152]	; 0x98
  403d30:	3410      	adds	r4, #16
  403d32:	2b07      	cmp	r3, #7
  403d34:	9427      	str	r4, [sp, #156]	; 0x9c
  403d36:	e888 0044 	stmia.w	r8, {r2, r6}
  403d3a:	ddf1      	ble.n	403d20 <_svfprintf_r+0x3e0>
  403d3c:	aa25      	add	r2, sp, #148	; 0x94
  403d3e:	4659      	mov	r1, fp
  403d40:	4638      	mov	r0, r7
  403d42:	f002 fe45 	bl	4069d0 <__ssprint_r>
  403d46:	2800      	cmp	r0, #0
  403d48:	f47f aecc 	bne.w	403ae4 <_svfprintf_r+0x1a4>
  403d4c:	3d10      	subs	r5, #16
  403d4e:	2d10      	cmp	r5, #16
  403d50:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403d52:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403d54:	46c8      	mov	r8, r9
  403d56:	dce8      	bgt.n	403d2a <_svfprintf_r+0x3ea>
  403d58:	3301      	adds	r3, #1
  403d5a:	4a53      	ldr	r2, [pc, #332]	; (403ea8 <_svfprintf_r+0x568>)
  403d5c:	9326      	str	r3, [sp, #152]	; 0x98
  403d5e:	442c      	add	r4, r5
  403d60:	2b07      	cmp	r3, #7
  403d62:	9427      	str	r4, [sp, #156]	; 0x9c
  403d64:	e888 0024 	stmia.w	r8, {r2, r5}
  403d68:	dd08      	ble.n	403d7c <_svfprintf_r+0x43c>
  403d6a:	aa25      	add	r2, sp, #148	; 0x94
  403d6c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403d6e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403d70:	f002 fe2e 	bl	4069d0 <__ssprint_r>
  403d74:	2800      	cmp	r0, #0
  403d76:	f47f aeb5 	bne.w	403ae4 <_svfprintf_r+0x1a4>
  403d7a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403d7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403d7e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403d80:	9908      	ldr	r1, [sp, #32]
  403d82:	428a      	cmp	r2, r1
  403d84:	bfac      	ite	ge
  403d86:	189b      	addge	r3, r3, r2
  403d88:	185b      	addlt	r3, r3, r1
  403d8a:	9309      	str	r3, [sp, #36]	; 0x24
  403d8c:	2c00      	cmp	r4, #0
  403d8e:	f040 830d 	bne.w	4043ac <_svfprintf_r+0xa6c>
  403d92:	2300      	movs	r3, #0
  403d94:	9326      	str	r3, [sp, #152]	; 0x98
  403d96:	46c8      	mov	r8, r9
  403d98:	e5f9      	b.n	40398e <_svfprintf_r+0x4e>
  403d9a:	9311      	str	r3, [sp, #68]	; 0x44
  403d9c:	f01b 0320 	ands.w	r3, fp, #32
  403da0:	f040 81e3 	bne.w	40416a <_svfprintf_r+0x82a>
  403da4:	f01b 0210 	ands.w	r2, fp, #16
  403da8:	f040 842e 	bne.w	404608 <_svfprintf_r+0xcc8>
  403dac:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  403db0:	f000 842a 	beq.w	404608 <_svfprintf_r+0xcc8>
  403db4:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403db6:	4613      	mov	r3, r2
  403db8:	460a      	mov	r2, r1
  403dba:	3204      	adds	r2, #4
  403dbc:	880c      	ldrh	r4, [r1, #0]
  403dbe:	920f      	str	r2, [sp, #60]	; 0x3c
  403dc0:	2500      	movs	r5, #0
  403dc2:	e6b0      	b.n	403b26 <_svfprintf_r+0x1e6>
  403dc4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403dc6:	9311      	str	r3, [sp, #68]	; 0x44
  403dc8:	6816      	ldr	r6, [r2, #0]
  403dca:	2400      	movs	r4, #0
  403dcc:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  403dd0:	1d15      	adds	r5, r2, #4
  403dd2:	2e00      	cmp	r6, #0
  403dd4:	f000 86a7 	beq.w	404b26 <_svfprintf_r+0x11e6>
  403dd8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403dda:	1c53      	adds	r3, r2, #1
  403ddc:	f000 8609 	beq.w	4049f2 <_svfprintf_r+0x10b2>
  403de0:	4621      	mov	r1, r4
  403de2:	4630      	mov	r0, r6
  403de4:	f002 fa8c 	bl	406300 <memchr>
  403de8:	2800      	cmp	r0, #0
  403dea:	f000 86e1 	beq.w	404bb0 <_svfprintf_r+0x1270>
  403dee:	1b83      	subs	r3, r0, r6
  403df0:	930e      	str	r3, [sp, #56]	; 0x38
  403df2:	940a      	str	r4, [sp, #40]	; 0x28
  403df4:	950f      	str	r5, [sp, #60]	; 0x3c
  403df6:	f8cd b01c 	str.w	fp, [sp, #28]
  403dfa:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403dfe:	9308      	str	r3, [sp, #32]
  403e00:	9412      	str	r4, [sp, #72]	; 0x48
  403e02:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403e06:	e6b3      	b.n	403b70 <_svfprintf_r+0x230>
  403e08:	f89a 3000 	ldrb.w	r3, [sl]
  403e0c:	2201      	movs	r2, #1
  403e0e:	212b      	movs	r1, #43	; 0x2b
  403e10:	e5ee      	b.n	4039f0 <_svfprintf_r+0xb0>
  403e12:	f04b 0b20 	orr.w	fp, fp, #32
  403e16:	f89a 3000 	ldrb.w	r3, [sl]
  403e1a:	e5e9      	b.n	4039f0 <_svfprintf_r+0xb0>
  403e1c:	9311      	str	r3, [sp, #68]	; 0x44
  403e1e:	2a00      	cmp	r2, #0
  403e20:	f040 8795 	bne.w	404d4e <_svfprintf_r+0x140e>
  403e24:	4b22      	ldr	r3, [pc, #136]	; (403eb0 <_svfprintf_r+0x570>)
  403e26:	9318      	str	r3, [sp, #96]	; 0x60
  403e28:	f01b 0f20 	tst.w	fp, #32
  403e2c:	f040 8111 	bne.w	404052 <_svfprintf_r+0x712>
  403e30:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403e32:	f01b 0f10 	tst.w	fp, #16
  403e36:	4613      	mov	r3, r2
  403e38:	f040 83e1 	bne.w	4045fe <_svfprintf_r+0xcbe>
  403e3c:	f01b 0f40 	tst.w	fp, #64	; 0x40
  403e40:	f000 83dd 	beq.w	4045fe <_svfprintf_r+0xcbe>
  403e44:	3304      	adds	r3, #4
  403e46:	8814      	ldrh	r4, [r2, #0]
  403e48:	930f      	str	r3, [sp, #60]	; 0x3c
  403e4a:	2500      	movs	r5, #0
  403e4c:	f01b 0f01 	tst.w	fp, #1
  403e50:	f000 810c 	beq.w	40406c <_svfprintf_r+0x72c>
  403e54:	ea54 0305 	orrs.w	r3, r4, r5
  403e58:	f000 8108 	beq.w	40406c <_svfprintf_r+0x72c>
  403e5c:	2330      	movs	r3, #48	; 0x30
  403e5e:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  403e62:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  403e66:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  403e6a:	f04b 0b02 	orr.w	fp, fp, #2
  403e6e:	2302      	movs	r3, #2
  403e70:	e659      	b.n	403b26 <_svfprintf_r+0x1e6>
  403e72:	f89a 3000 	ldrb.w	r3, [sl]
  403e76:	2900      	cmp	r1, #0
  403e78:	f47f adba 	bne.w	4039f0 <_svfprintf_r+0xb0>
  403e7c:	2201      	movs	r2, #1
  403e7e:	2120      	movs	r1, #32
  403e80:	e5b6      	b.n	4039f0 <_svfprintf_r+0xb0>
  403e82:	f04b 0b01 	orr.w	fp, fp, #1
  403e86:	f89a 3000 	ldrb.w	r3, [sl]
  403e8a:	e5b1      	b.n	4039f0 <_svfprintf_r+0xb0>
  403e8c:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  403e8e:	6823      	ldr	r3, [r4, #0]
  403e90:	930d      	str	r3, [sp, #52]	; 0x34
  403e92:	4618      	mov	r0, r3
  403e94:	2800      	cmp	r0, #0
  403e96:	4623      	mov	r3, r4
  403e98:	f103 0304 	add.w	r3, r3, #4
  403e9c:	f6ff ae0a 	blt.w	403ab4 <_svfprintf_r+0x174>
  403ea0:	930f      	str	r3, [sp, #60]	; 0x3c
  403ea2:	f89a 3000 	ldrb.w	r3, [sl]
  403ea6:	e5a3      	b.n	4039f0 <_svfprintf_r+0xb0>
  403ea8:	004081ac 	.word	0x004081ac
  403eac:	004081bc 	.word	0x004081bc
  403eb0:	0040818c 	.word	0x0040818c
  403eb4:	f04b 0b10 	orr.w	fp, fp, #16
  403eb8:	f01b 0f20 	tst.w	fp, #32
  403ebc:	9311      	str	r3, [sp, #68]	; 0x44
  403ebe:	f43f ae23 	beq.w	403b08 <_svfprintf_r+0x1c8>
  403ec2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403ec4:	3507      	adds	r5, #7
  403ec6:	f025 0307 	bic.w	r3, r5, #7
  403eca:	f103 0208 	add.w	r2, r3, #8
  403ece:	e9d3 4500 	ldrd	r4, r5, [r3]
  403ed2:	920f      	str	r2, [sp, #60]	; 0x3c
  403ed4:	2301      	movs	r3, #1
  403ed6:	e626      	b.n	403b26 <_svfprintf_r+0x1e6>
  403ed8:	f89a 3000 	ldrb.w	r3, [sl]
  403edc:	2b2a      	cmp	r3, #42	; 0x2a
  403ede:	f10a 0401 	add.w	r4, sl, #1
  403ee2:	f000 8727 	beq.w	404d34 <_svfprintf_r+0x13f4>
  403ee6:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403eea:	2809      	cmp	r0, #9
  403eec:	46a2      	mov	sl, r4
  403eee:	f200 86ad 	bhi.w	404c4c <_svfprintf_r+0x130c>
  403ef2:	2300      	movs	r3, #0
  403ef4:	461c      	mov	r4, r3
  403ef6:	f81a 3b01 	ldrb.w	r3, [sl], #1
  403efa:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  403efe:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  403f02:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403f06:	2809      	cmp	r0, #9
  403f08:	d9f5      	bls.n	403ef6 <_svfprintf_r+0x5b6>
  403f0a:	940a      	str	r4, [sp, #40]	; 0x28
  403f0c:	e572      	b.n	4039f4 <_svfprintf_r+0xb4>
  403f0e:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  403f12:	f89a 3000 	ldrb.w	r3, [sl]
  403f16:	e56b      	b.n	4039f0 <_svfprintf_r+0xb0>
  403f18:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  403f1c:	f89a 3000 	ldrb.w	r3, [sl]
  403f20:	e566      	b.n	4039f0 <_svfprintf_r+0xb0>
  403f22:	f89a 3000 	ldrb.w	r3, [sl]
  403f26:	2b6c      	cmp	r3, #108	; 0x6c
  403f28:	bf03      	ittte	eq
  403f2a:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  403f2e:	f04b 0b20 	orreq.w	fp, fp, #32
  403f32:	f10a 0a01 	addeq.w	sl, sl, #1
  403f36:	f04b 0b10 	orrne.w	fp, fp, #16
  403f3a:	e559      	b.n	4039f0 <_svfprintf_r+0xb0>
  403f3c:	2a00      	cmp	r2, #0
  403f3e:	f040 8711 	bne.w	404d64 <_svfprintf_r+0x1424>
  403f42:	f01b 0f20 	tst.w	fp, #32
  403f46:	f040 84f9 	bne.w	40493c <_svfprintf_r+0xffc>
  403f4a:	f01b 0f10 	tst.w	fp, #16
  403f4e:	f040 84ac 	bne.w	4048aa <_svfprintf_r+0xf6a>
  403f52:	f01b 0f40 	tst.w	fp, #64	; 0x40
  403f56:	f000 84a8 	beq.w	4048aa <_svfprintf_r+0xf6a>
  403f5a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403f5c:	6813      	ldr	r3, [r2, #0]
  403f5e:	3204      	adds	r2, #4
  403f60:	920f      	str	r2, [sp, #60]	; 0x3c
  403f62:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  403f66:	801a      	strh	r2, [r3, #0]
  403f68:	e511      	b.n	40398e <_svfprintf_r+0x4e>
  403f6a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403f6c:	4bb3      	ldr	r3, [pc, #716]	; (40423c <_svfprintf_r+0x8fc>)
  403f6e:	680c      	ldr	r4, [r1, #0]
  403f70:	9318      	str	r3, [sp, #96]	; 0x60
  403f72:	2230      	movs	r2, #48	; 0x30
  403f74:	2378      	movs	r3, #120	; 0x78
  403f76:	3104      	adds	r1, #4
  403f78:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  403f7c:	9311      	str	r3, [sp, #68]	; 0x44
  403f7e:	f04b 0b02 	orr.w	fp, fp, #2
  403f82:	910f      	str	r1, [sp, #60]	; 0x3c
  403f84:	2500      	movs	r5, #0
  403f86:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  403f8a:	2302      	movs	r3, #2
  403f8c:	e5cb      	b.n	403b26 <_svfprintf_r+0x1e6>
  403f8e:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403f90:	9311      	str	r3, [sp, #68]	; 0x44
  403f92:	680a      	ldr	r2, [r1, #0]
  403f94:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  403f98:	2300      	movs	r3, #0
  403f9a:	460a      	mov	r2, r1
  403f9c:	461f      	mov	r7, r3
  403f9e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403fa2:	3204      	adds	r2, #4
  403fa4:	2301      	movs	r3, #1
  403fa6:	9308      	str	r3, [sp, #32]
  403fa8:	f8cd b01c 	str.w	fp, [sp, #28]
  403fac:	970a      	str	r7, [sp, #40]	; 0x28
  403fae:	9712      	str	r7, [sp, #72]	; 0x48
  403fb0:	920f      	str	r2, [sp, #60]	; 0x3c
  403fb2:	930e      	str	r3, [sp, #56]	; 0x38
  403fb4:	ae28      	add	r6, sp, #160	; 0xa0
  403fb6:	e5df      	b.n	403b78 <_svfprintf_r+0x238>
  403fb8:	9311      	str	r3, [sp, #68]	; 0x44
  403fba:	2a00      	cmp	r2, #0
  403fbc:	f040 86ea 	bne.w	404d94 <_svfprintf_r+0x1454>
  403fc0:	f01b 0f20 	tst.w	fp, #32
  403fc4:	d15d      	bne.n	404082 <_svfprintf_r+0x742>
  403fc6:	f01b 0f10 	tst.w	fp, #16
  403fca:	f040 8308 	bne.w	4045de <_svfprintf_r+0xc9e>
  403fce:	f01b 0f40 	tst.w	fp, #64	; 0x40
  403fd2:	f000 8304 	beq.w	4045de <_svfprintf_r+0xc9e>
  403fd6:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403fd8:	f9b1 4000 	ldrsh.w	r4, [r1]
  403fdc:	3104      	adds	r1, #4
  403fde:	17e5      	asrs	r5, r4, #31
  403fe0:	4622      	mov	r2, r4
  403fe2:	462b      	mov	r3, r5
  403fe4:	910f      	str	r1, [sp, #60]	; 0x3c
  403fe6:	2a00      	cmp	r2, #0
  403fe8:	f173 0300 	sbcs.w	r3, r3, #0
  403fec:	db58      	blt.n	4040a0 <_svfprintf_r+0x760>
  403fee:	990a      	ldr	r1, [sp, #40]	; 0x28
  403ff0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403ff4:	1c4a      	adds	r2, r1, #1
  403ff6:	f04f 0301 	mov.w	r3, #1
  403ffa:	f47f ad9b 	bne.w	403b34 <_svfprintf_r+0x1f4>
  403ffe:	ea54 0205 	orrs.w	r2, r4, r5
  404002:	f000 81df 	beq.w	4043c4 <_svfprintf_r+0xa84>
  404006:	f8cd b01c 	str.w	fp, [sp, #28]
  40400a:	2b01      	cmp	r3, #1
  40400c:	f000 827b 	beq.w	404506 <_svfprintf_r+0xbc6>
  404010:	2b02      	cmp	r3, #2
  404012:	f040 8206 	bne.w	404422 <_svfprintf_r+0xae2>
  404016:	9818      	ldr	r0, [sp, #96]	; 0x60
  404018:	464e      	mov	r6, r9
  40401a:	0923      	lsrs	r3, r4, #4
  40401c:	f004 010f 	and.w	r1, r4, #15
  404020:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  404024:	092a      	lsrs	r2, r5, #4
  404026:	461c      	mov	r4, r3
  404028:	4615      	mov	r5, r2
  40402a:	5c43      	ldrb	r3, [r0, r1]
  40402c:	f806 3d01 	strb.w	r3, [r6, #-1]!
  404030:	ea54 0305 	orrs.w	r3, r4, r5
  404034:	d1f1      	bne.n	40401a <_svfprintf_r+0x6da>
  404036:	eba9 0306 	sub.w	r3, r9, r6
  40403a:	930e      	str	r3, [sp, #56]	; 0x38
  40403c:	e590      	b.n	403b60 <_svfprintf_r+0x220>
  40403e:	9311      	str	r3, [sp, #68]	; 0x44
  404040:	2a00      	cmp	r2, #0
  404042:	f040 86a3 	bne.w	404d8c <_svfprintf_r+0x144c>
  404046:	4b7e      	ldr	r3, [pc, #504]	; (404240 <_svfprintf_r+0x900>)
  404048:	9318      	str	r3, [sp, #96]	; 0x60
  40404a:	f01b 0f20 	tst.w	fp, #32
  40404e:	f43f aeef 	beq.w	403e30 <_svfprintf_r+0x4f0>
  404052:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404054:	3507      	adds	r5, #7
  404056:	f025 0307 	bic.w	r3, r5, #7
  40405a:	f103 0208 	add.w	r2, r3, #8
  40405e:	f01b 0f01 	tst.w	fp, #1
  404062:	920f      	str	r2, [sp, #60]	; 0x3c
  404064:	e9d3 4500 	ldrd	r4, r5, [r3]
  404068:	f47f aef4 	bne.w	403e54 <_svfprintf_r+0x514>
  40406c:	2302      	movs	r3, #2
  40406e:	e55a      	b.n	403b26 <_svfprintf_r+0x1e6>
  404070:	9311      	str	r3, [sp, #68]	; 0x44
  404072:	2a00      	cmp	r2, #0
  404074:	f040 8686 	bne.w	404d84 <_svfprintf_r+0x1444>
  404078:	f04b 0b10 	orr.w	fp, fp, #16
  40407c:	f01b 0f20 	tst.w	fp, #32
  404080:	d0a1      	beq.n	403fc6 <_svfprintf_r+0x686>
  404082:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404084:	3507      	adds	r5, #7
  404086:	f025 0507 	bic.w	r5, r5, #7
  40408a:	e9d5 2300 	ldrd	r2, r3, [r5]
  40408e:	2a00      	cmp	r2, #0
  404090:	f105 0108 	add.w	r1, r5, #8
  404094:	461d      	mov	r5, r3
  404096:	f173 0300 	sbcs.w	r3, r3, #0
  40409a:	910f      	str	r1, [sp, #60]	; 0x3c
  40409c:	4614      	mov	r4, r2
  40409e:	daa6      	bge.n	403fee <_svfprintf_r+0x6ae>
  4040a0:	272d      	movs	r7, #45	; 0x2d
  4040a2:	4264      	negs	r4, r4
  4040a4:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  4040a8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4040ac:	2301      	movs	r3, #1
  4040ae:	e53d      	b.n	403b2c <_svfprintf_r+0x1ec>
  4040b0:	9311      	str	r3, [sp, #68]	; 0x44
  4040b2:	2a00      	cmp	r2, #0
  4040b4:	f040 8662 	bne.w	404d7c <_svfprintf_r+0x143c>
  4040b8:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4040ba:	3507      	adds	r5, #7
  4040bc:	f025 0307 	bic.w	r3, r5, #7
  4040c0:	f103 0208 	add.w	r2, r3, #8
  4040c4:	920f      	str	r2, [sp, #60]	; 0x3c
  4040c6:	681a      	ldr	r2, [r3, #0]
  4040c8:	9215      	str	r2, [sp, #84]	; 0x54
  4040ca:	685b      	ldr	r3, [r3, #4]
  4040cc:	9314      	str	r3, [sp, #80]	; 0x50
  4040ce:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4040d0:	9d15      	ldr	r5, [sp, #84]	; 0x54
  4040d2:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  4040d6:	4628      	mov	r0, r5
  4040d8:	4621      	mov	r1, r4
  4040da:	f04f 32ff 	mov.w	r2, #4294967295
  4040de:	4b59      	ldr	r3, [pc, #356]	; (404244 <_svfprintf_r+0x904>)
  4040e0:	f003 fd3c 	bl	407b5c <__aeabi_dcmpun>
  4040e4:	2800      	cmp	r0, #0
  4040e6:	f040 834a 	bne.w	40477e <_svfprintf_r+0xe3e>
  4040ea:	4628      	mov	r0, r5
  4040ec:	4621      	mov	r1, r4
  4040ee:	f04f 32ff 	mov.w	r2, #4294967295
  4040f2:	4b54      	ldr	r3, [pc, #336]	; (404244 <_svfprintf_r+0x904>)
  4040f4:	f003 fd14 	bl	407b20 <__aeabi_dcmple>
  4040f8:	2800      	cmp	r0, #0
  4040fa:	f040 8340 	bne.w	40477e <_svfprintf_r+0xe3e>
  4040fe:	a815      	add	r0, sp, #84	; 0x54
  404100:	c80d      	ldmia	r0, {r0, r2, r3}
  404102:	9914      	ldr	r1, [sp, #80]	; 0x50
  404104:	f003 fd02 	bl	407b0c <__aeabi_dcmplt>
  404108:	2800      	cmp	r0, #0
  40410a:	f040 8530 	bne.w	404b6e <_svfprintf_r+0x122e>
  40410e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404112:	4e4d      	ldr	r6, [pc, #308]	; (404248 <_svfprintf_r+0x908>)
  404114:	4b4d      	ldr	r3, [pc, #308]	; (40424c <_svfprintf_r+0x90c>)
  404116:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  40411a:	9007      	str	r0, [sp, #28]
  40411c:	9811      	ldr	r0, [sp, #68]	; 0x44
  40411e:	2203      	movs	r2, #3
  404120:	2100      	movs	r1, #0
  404122:	9208      	str	r2, [sp, #32]
  404124:	910a      	str	r1, [sp, #40]	; 0x28
  404126:	2847      	cmp	r0, #71	; 0x47
  404128:	bfd8      	it	le
  40412a:	461e      	movle	r6, r3
  40412c:	920e      	str	r2, [sp, #56]	; 0x38
  40412e:	9112      	str	r1, [sp, #72]	; 0x48
  404130:	e51e      	b.n	403b70 <_svfprintf_r+0x230>
  404132:	f04b 0b08 	orr.w	fp, fp, #8
  404136:	f89a 3000 	ldrb.w	r3, [sl]
  40413a:	e459      	b.n	4039f0 <_svfprintf_r+0xb0>
  40413c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404140:	2300      	movs	r3, #0
  404142:	461c      	mov	r4, r3
  404144:	f81a 3b01 	ldrb.w	r3, [sl], #1
  404148:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40414c:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  404150:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404154:	2809      	cmp	r0, #9
  404156:	d9f5      	bls.n	404144 <_svfprintf_r+0x804>
  404158:	940d      	str	r4, [sp, #52]	; 0x34
  40415a:	e44b      	b.n	4039f4 <_svfprintf_r+0xb4>
  40415c:	f04b 0b10 	orr.w	fp, fp, #16
  404160:	9311      	str	r3, [sp, #68]	; 0x44
  404162:	f01b 0320 	ands.w	r3, fp, #32
  404166:	f43f ae1d 	beq.w	403da4 <_svfprintf_r+0x464>
  40416a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40416c:	3507      	adds	r5, #7
  40416e:	f025 0307 	bic.w	r3, r5, #7
  404172:	f103 0208 	add.w	r2, r3, #8
  404176:	e9d3 4500 	ldrd	r4, r5, [r3]
  40417a:	920f      	str	r2, [sp, #60]	; 0x3c
  40417c:	2300      	movs	r3, #0
  40417e:	e4d2      	b.n	403b26 <_svfprintf_r+0x1e6>
  404180:	9311      	str	r3, [sp, #68]	; 0x44
  404182:	2a00      	cmp	r2, #0
  404184:	f040 85e7 	bne.w	404d56 <_svfprintf_r+0x1416>
  404188:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40418a:	2a00      	cmp	r2, #0
  40418c:	f43f aca3 	beq.w	403ad6 <_svfprintf_r+0x196>
  404190:	2300      	movs	r3, #0
  404192:	2101      	movs	r1, #1
  404194:	461f      	mov	r7, r3
  404196:	9108      	str	r1, [sp, #32]
  404198:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  40419c:	f8cd b01c 	str.w	fp, [sp, #28]
  4041a0:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4041a4:	930a      	str	r3, [sp, #40]	; 0x28
  4041a6:	9312      	str	r3, [sp, #72]	; 0x48
  4041a8:	910e      	str	r1, [sp, #56]	; 0x38
  4041aa:	ae28      	add	r6, sp, #160	; 0xa0
  4041ac:	e4e4      	b.n	403b78 <_svfprintf_r+0x238>
  4041ae:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4041b0:	e534      	b.n	403c1c <_svfprintf_r+0x2dc>
  4041b2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4041b4:	2b65      	cmp	r3, #101	; 0x65
  4041b6:	f340 80a7 	ble.w	404308 <_svfprintf_r+0x9c8>
  4041ba:	a815      	add	r0, sp, #84	; 0x54
  4041bc:	c80d      	ldmia	r0, {r0, r2, r3}
  4041be:	9914      	ldr	r1, [sp, #80]	; 0x50
  4041c0:	f003 fc9a 	bl	407af8 <__aeabi_dcmpeq>
  4041c4:	2800      	cmp	r0, #0
  4041c6:	f000 8150 	beq.w	40446a <_svfprintf_r+0xb2a>
  4041ca:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4041cc:	4a20      	ldr	r2, [pc, #128]	; (404250 <_svfprintf_r+0x910>)
  4041ce:	f8c8 2000 	str.w	r2, [r8]
  4041d2:	3301      	adds	r3, #1
  4041d4:	3401      	adds	r4, #1
  4041d6:	2201      	movs	r2, #1
  4041d8:	2b07      	cmp	r3, #7
  4041da:	9427      	str	r4, [sp, #156]	; 0x9c
  4041dc:	9326      	str	r3, [sp, #152]	; 0x98
  4041de:	f8c8 2004 	str.w	r2, [r8, #4]
  4041e2:	f300 836a 	bgt.w	4048ba <_svfprintf_r+0xf7a>
  4041e6:	f108 0808 	add.w	r8, r8, #8
  4041ea:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4041ec:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4041ee:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4041f0:	4293      	cmp	r3, r2
  4041f2:	db03      	blt.n	4041fc <_svfprintf_r+0x8bc>
  4041f4:	9b07      	ldr	r3, [sp, #28]
  4041f6:	07dd      	lsls	r5, r3, #31
  4041f8:	f57f ad82 	bpl.w	403d00 <_svfprintf_r+0x3c0>
  4041fc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4041fe:	9919      	ldr	r1, [sp, #100]	; 0x64
  404200:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  404202:	f8c8 2000 	str.w	r2, [r8]
  404206:	3301      	adds	r3, #1
  404208:	440c      	add	r4, r1
  40420a:	2b07      	cmp	r3, #7
  40420c:	f8c8 1004 	str.w	r1, [r8, #4]
  404210:	9427      	str	r4, [sp, #156]	; 0x9c
  404212:	9326      	str	r3, [sp, #152]	; 0x98
  404214:	f300 839e 	bgt.w	404954 <_svfprintf_r+0x1014>
  404218:	f108 0808 	add.w	r8, r8, #8
  40421c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40421e:	1e5e      	subs	r6, r3, #1
  404220:	2e00      	cmp	r6, #0
  404222:	f77f ad6d 	ble.w	403d00 <_svfprintf_r+0x3c0>
  404226:	2e10      	cmp	r6, #16
  404228:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40422a:	4d0a      	ldr	r5, [pc, #40]	; (404254 <_svfprintf_r+0x914>)
  40422c:	f340 81f5 	ble.w	40461a <_svfprintf_r+0xcda>
  404230:	4622      	mov	r2, r4
  404232:	2710      	movs	r7, #16
  404234:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  404238:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40423a:	e013      	b.n	404264 <_svfprintf_r+0x924>
  40423c:	0040818c 	.word	0x0040818c
  404240:	00408178 	.word	0x00408178
  404244:	7fefffff 	.word	0x7fefffff
  404248:	0040816c 	.word	0x0040816c
  40424c:	00408168 	.word	0x00408168
  404250:	004081a8 	.word	0x004081a8
  404254:	004081bc 	.word	0x004081bc
  404258:	f108 0808 	add.w	r8, r8, #8
  40425c:	3e10      	subs	r6, #16
  40425e:	2e10      	cmp	r6, #16
  404260:	f340 81da 	ble.w	404618 <_svfprintf_r+0xcd8>
  404264:	3301      	adds	r3, #1
  404266:	3210      	adds	r2, #16
  404268:	2b07      	cmp	r3, #7
  40426a:	9227      	str	r2, [sp, #156]	; 0x9c
  40426c:	9326      	str	r3, [sp, #152]	; 0x98
  40426e:	e888 00a0 	stmia.w	r8, {r5, r7}
  404272:	ddf1      	ble.n	404258 <_svfprintf_r+0x918>
  404274:	aa25      	add	r2, sp, #148	; 0x94
  404276:	4621      	mov	r1, r4
  404278:	4658      	mov	r0, fp
  40427a:	f002 fba9 	bl	4069d0 <__ssprint_r>
  40427e:	2800      	cmp	r0, #0
  404280:	f47f ac30 	bne.w	403ae4 <_svfprintf_r+0x1a4>
  404284:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404286:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404288:	46c8      	mov	r8, r9
  40428a:	e7e7      	b.n	40425c <_svfprintf_r+0x91c>
  40428c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40428e:	9a08      	ldr	r2, [sp, #32]
  404290:	1a9f      	subs	r7, r3, r2
  404292:	2f00      	cmp	r7, #0
  404294:	f77f ace5 	ble.w	403c62 <_svfprintf_r+0x322>
  404298:	2f10      	cmp	r7, #16
  40429a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40429c:	4db6      	ldr	r5, [pc, #728]	; (404578 <_svfprintf_r+0xc38>)
  40429e:	dd27      	ble.n	4042f0 <_svfprintf_r+0x9b0>
  4042a0:	4642      	mov	r2, r8
  4042a2:	4621      	mov	r1, r4
  4042a4:	46b0      	mov	r8, r6
  4042a6:	f04f 0b10 	mov.w	fp, #16
  4042aa:	462e      	mov	r6, r5
  4042ac:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4042ae:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4042b0:	e004      	b.n	4042bc <_svfprintf_r+0x97c>
  4042b2:	3f10      	subs	r7, #16
  4042b4:	2f10      	cmp	r7, #16
  4042b6:	f102 0208 	add.w	r2, r2, #8
  4042ba:	dd15      	ble.n	4042e8 <_svfprintf_r+0x9a8>
  4042bc:	3301      	adds	r3, #1
  4042be:	3110      	adds	r1, #16
  4042c0:	2b07      	cmp	r3, #7
  4042c2:	9127      	str	r1, [sp, #156]	; 0x9c
  4042c4:	9326      	str	r3, [sp, #152]	; 0x98
  4042c6:	e882 0840 	stmia.w	r2, {r6, fp}
  4042ca:	ddf2      	ble.n	4042b2 <_svfprintf_r+0x972>
  4042cc:	aa25      	add	r2, sp, #148	; 0x94
  4042ce:	4629      	mov	r1, r5
  4042d0:	4620      	mov	r0, r4
  4042d2:	f002 fb7d 	bl	4069d0 <__ssprint_r>
  4042d6:	2800      	cmp	r0, #0
  4042d8:	f47f ac04 	bne.w	403ae4 <_svfprintf_r+0x1a4>
  4042dc:	3f10      	subs	r7, #16
  4042de:	2f10      	cmp	r7, #16
  4042e0:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4042e2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4042e4:	464a      	mov	r2, r9
  4042e6:	dce9      	bgt.n	4042bc <_svfprintf_r+0x97c>
  4042e8:	4635      	mov	r5, r6
  4042ea:	460c      	mov	r4, r1
  4042ec:	4646      	mov	r6, r8
  4042ee:	4690      	mov	r8, r2
  4042f0:	3301      	adds	r3, #1
  4042f2:	443c      	add	r4, r7
  4042f4:	2b07      	cmp	r3, #7
  4042f6:	9427      	str	r4, [sp, #156]	; 0x9c
  4042f8:	9326      	str	r3, [sp, #152]	; 0x98
  4042fa:	e888 00a0 	stmia.w	r8, {r5, r7}
  4042fe:	f300 8232 	bgt.w	404766 <_svfprintf_r+0xe26>
  404302:	f108 0808 	add.w	r8, r8, #8
  404306:	e4ac      	b.n	403c62 <_svfprintf_r+0x322>
  404308:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40430a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40430c:	2b01      	cmp	r3, #1
  40430e:	f340 81fe 	ble.w	40470e <_svfprintf_r+0xdce>
  404312:	3701      	adds	r7, #1
  404314:	3401      	adds	r4, #1
  404316:	2301      	movs	r3, #1
  404318:	2f07      	cmp	r7, #7
  40431a:	9427      	str	r4, [sp, #156]	; 0x9c
  40431c:	9726      	str	r7, [sp, #152]	; 0x98
  40431e:	f8c8 6000 	str.w	r6, [r8]
  404322:	f8c8 3004 	str.w	r3, [r8, #4]
  404326:	f300 8203 	bgt.w	404730 <_svfprintf_r+0xdf0>
  40432a:	f108 0808 	add.w	r8, r8, #8
  40432e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404330:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  404332:	f8c8 3000 	str.w	r3, [r8]
  404336:	3701      	adds	r7, #1
  404338:	4414      	add	r4, r2
  40433a:	2f07      	cmp	r7, #7
  40433c:	9427      	str	r4, [sp, #156]	; 0x9c
  40433e:	9726      	str	r7, [sp, #152]	; 0x98
  404340:	f8c8 2004 	str.w	r2, [r8, #4]
  404344:	f300 8200 	bgt.w	404748 <_svfprintf_r+0xe08>
  404348:	f108 0808 	add.w	r8, r8, #8
  40434c:	a815      	add	r0, sp, #84	; 0x54
  40434e:	c80d      	ldmia	r0, {r0, r2, r3}
  404350:	9914      	ldr	r1, [sp, #80]	; 0x50
  404352:	f003 fbd1 	bl	407af8 <__aeabi_dcmpeq>
  404356:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404358:	2800      	cmp	r0, #0
  40435a:	f040 8101 	bne.w	404560 <_svfprintf_r+0xc20>
  40435e:	3b01      	subs	r3, #1
  404360:	3701      	adds	r7, #1
  404362:	3601      	adds	r6, #1
  404364:	441c      	add	r4, r3
  404366:	2f07      	cmp	r7, #7
  404368:	9726      	str	r7, [sp, #152]	; 0x98
  40436a:	9427      	str	r4, [sp, #156]	; 0x9c
  40436c:	f8c8 6000 	str.w	r6, [r8]
  404370:	f8c8 3004 	str.w	r3, [r8, #4]
  404374:	f300 8127 	bgt.w	4045c6 <_svfprintf_r+0xc86>
  404378:	f108 0808 	add.w	r8, r8, #8
  40437c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  40437e:	f8c8 2004 	str.w	r2, [r8, #4]
  404382:	3701      	adds	r7, #1
  404384:	4414      	add	r4, r2
  404386:	ab21      	add	r3, sp, #132	; 0x84
  404388:	2f07      	cmp	r7, #7
  40438a:	9427      	str	r4, [sp, #156]	; 0x9c
  40438c:	9726      	str	r7, [sp, #152]	; 0x98
  40438e:	f8c8 3000 	str.w	r3, [r8]
  404392:	f77f acb3 	ble.w	403cfc <_svfprintf_r+0x3bc>
  404396:	aa25      	add	r2, sp, #148	; 0x94
  404398:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40439a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40439c:	f002 fb18 	bl	4069d0 <__ssprint_r>
  4043a0:	2800      	cmp	r0, #0
  4043a2:	f47f ab9f 	bne.w	403ae4 <_svfprintf_r+0x1a4>
  4043a6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4043a8:	46c8      	mov	r8, r9
  4043aa:	e4a9      	b.n	403d00 <_svfprintf_r+0x3c0>
  4043ac:	aa25      	add	r2, sp, #148	; 0x94
  4043ae:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4043b0:	980c      	ldr	r0, [sp, #48]	; 0x30
  4043b2:	f002 fb0d 	bl	4069d0 <__ssprint_r>
  4043b6:	2800      	cmp	r0, #0
  4043b8:	f43f aceb 	beq.w	403d92 <_svfprintf_r+0x452>
  4043bc:	f7ff bb92 	b.w	403ae4 <_svfprintf_r+0x1a4>
  4043c0:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4043c4:	2b01      	cmp	r3, #1
  4043c6:	f000 8134 	beq.w	404632 <_svfprintf_r+0xcf2>
  4043ca:	2b02      	cmp	r3, #2
  4043cc:	d125      	bne.n	40441a <_svfprintf_r+0xada>
  4043ce:	f8cd b01c 	str.w	fp, [sp, #28]
  4043d2:	2400      	movs	r4, #0
  4043d4:	2500      	movs	r5, #0
  4043d6:	e61e      	b.n	404016 <_svfprintf_r+0x6d6>
  4043d8:	aa25      	add	r2, sp, #148	; 0x94
  4043da:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4043dc:	980c      	ldr	r0, [sp, #48]	; 0x30
  4043de:	f002 faf7 	bl	4069d0 <__ssprint_r>
  4043e2:	2800      	cmp	r0, #0
  4043e4:	f47f ab7e 	bne.w	403ae4 <_svfprintf_r+0x1a4>
  4043e8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4043ea:	46c8      	mov	r8, r9
  4043ec:	e475      	b.n	403cda <_svfprintf_r+0x39a>
  4043ee:	aa25      	add	r2, sp, #148	; 0x94
  4043f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4043f2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4043f4:	f002 faec 	bl	4069d0 <__ssprint_r>
  4043f8:	2800      	cmp	r0, #0
  4043fa:	f47f ab73 	bne.w	403ae4 <_svfprintf_r+0x1a4>
  4043fe:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404400:	46c8      	mov	r8, r9
  404402:	e41b      	b.n	403c3c <_svfprintf_r+0x2fc>
  404404:	aa25      	add	r2, sp, #148	; 0x94
  404406:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404408:	980c      	ldr	r0, [sp, #48]	; 0x30
  40440a:	f002 fae1 	bl	4069d0 <__ssprint_r>
  40440e:	2800      	cmp	r0, #0
  404410:	f47f ab68 	bne.w	403ae4 <_svfprintf_r+0x1a4>
  404414:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404416:	46c8      	mov	r8, r9
  404418:	e420      	b.n	403c5c <_svfprintf_r+0x31c>
  40441a:	f8cd b01c 	str.w	fp, [sp, #28]
  40441e:	2400      	movs	r4, #0
  404420:	2500      	movs	r5, #0
  404422:	4649      	mov	r1, r9
  404424:	e000      	b.n	404428 <_svfprintf_r+0xae8>
  404426:	4631      	mov	r1, r6
  404428:	08e2      	lsrs	r2, r4, #3
  40442a:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  40442e:	08e8      	lsrs	r0, r5, #3
  404430:	f004 0307 	and.w	r3, r4, #7
  404434:	4605      	mov	r5, r0
  404436:	4614      	mov	r4, r2
  404438:	3330      	adds	r3, #48	; 0x30
  40443a:	ea54 0205 	orrs.w	r2, r4, r5
  40443e:	f801 3c01 	strb.w	r3, [r1, #-1]
  404442:	f101 36ff 	add.w	r6, r1, #4294967295
  404446:	d1ee      	bne.n	404426 <_svfprintf_r+0xae6>
  404448:	9a07      	ldr	r2, [sp, #28]
  40444a:	07d2      	lsls	r2, r2, #31
  40444c:	f57f adf3 	bpl.w	404036 <_svfprintf_r+0x6f6>
  404450:	2b30      	cmp	r3, #48	; 0x30
  404452:	f43f adf0 	beq.w	404036 <_svfprintf_r+0x6f6>
  404456:	3902      	subs	r1, #2
  404458:	2330      	movs	r3, #48	; 0x30
  40445a:	f806 3c01 	strb.w	r3, [r6, #-1]
  40445e:	eba9 0301 	sub.w	r3, r9, r1
  404462:	930e      	str	r3, [sp, #56]	; 0x38
  404464:	460e      	mov	r6, r1
  404466:	f7ff bb7b 	b.w	403b60 <_svfprintf_r+0x220>
  40446a:	991f      	ldr	r1, [sp, #124]	; 0x7c
  40446c:	2900      	cmp	r1, #0
  40446e:	f340 822e 	ble.w	4048ce <_svfprintf_r+0xf8e>
  404472:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404474:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404476:	4293      	cmp	r3, r2
  404478:	bfa8      	it	ge
  40447a:	4613      	movge	r3, r2
  40447c:	2b00      	cmp	r3, #0
  40447e:	461f      	mov	r7, r3
  404480:	dd0d      	ble.n	40449e <_svfprintf_r+0xb5e>
  404482:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404484:	f8c8 6000 	str.w	r6, [r8]
  404488:	3301      	adds	r3, #1
  40448a:	443c      	add	r4, r7
  40448c:	2b07      	cmp	r3, #7
  40448e:	9427      	str	r4, [sp, #156]	; 0x9c
  404490:	f8c8 7004 	str.w	r7, [r8, #4]
  404494:	9326      	str	r3, [sp, #152]	; 0x98
  404496:	f300 831f 	bgt.w	404ad8 <_svfprintf_r+0x1198>
  40449a:	f108 0808 	add.w	r8, r8, #8
  40449e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4044a0:	2f00      	cmp	r7, #0
  4044a2:	bfa8      	it	ge
  4044a4:	1bdb      	subge	r3, r3, r7
  4044a6:	2b00      	cmp	r3, #0
  4044a8:	461f      	mov	r7, r3
  4044aa:	f340 80d6 	ble.w	40465a <_svfprintf_r+0xd1a>
  4044ae:	2f10      	cmp	r7, #16
  4044b0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4044b2:	4d31      	ldr	r5, [pc, #196]	; (404578 <_svfprintf_r+0xc38>)
  4044b4:	f340 81ed 	ble.w	404892 <_svfprintf_r+0xf52>
  4044b8:	4642      	mov	r2, r8
  4044ba:	4621      	mov	r1, r4
  4044bc:	46b0      	mov	r8, r6
  4044be:	f04f 0b10 	mov.w	fp, #16
  4044c2:	462e      	mov	r6, r5
  4044c4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4044c6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4044c8:	e004      	b.n	4044d4 <_svfprintf_r+0xb94>
  4044ca:	3208      	adds	r2, #8
  4044cc:	3f10      	subs	r7, #16
  4044ce:	2f10      	cmp	r7, #16
  4044d0:	f340 81db 	ble.w	40488a <_svfprintf_r+0xf4a>
  4044d4:	3301      	adds	r3, #1
  4044d6:	3110      	adds	r1, #16
  4044d8:	2b07      	cmp	r3, #7
  4044da:	9127      	str	r1, [sp, #156]	; 0x9c
  4044dc:	9326      	str	r3, [sp, #152]	; 0x98
  4044de:	e882 0840 	stmia.w	r2, {r6, fp}
  4044e2:	ddf2      	ble.n	4044ca <_svfprintf_r+0xb8a>
  4044e4:	aa25      	add	r2, sp, #148	; 0x94
  4044e6:	4629      	mov	r1, r5
  4044e8:	4620      	mov	r0, r4
  4044ea:	f002 fa71 	bl	4069d0 <__ssprint_r>
  4044ee:	2800      	cmp	r0, #0
  4044f0:	f47f aaf8 	bne.w	403ae4 <_svfprintf_r+0x1a4>
  4044f4:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4044f6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4044f8:	464a      	mov	r2, r9
  4044fa:	e7e7      	b.n	4044cc <_svfprintf_r+0xb8c>
  4044fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4044fe:	930e      	str	r3, [sp, #56]	; 0x38
  404500:	464e      	mov	r6, r9
  404502:	f7ff bb2d 	b.w	403b60 <_svfprintf_r+0x220>
  404506:	2d00      	cmp	r5, #0
  404508:	bf08      	it	eq
  40450a:	2c0a      	cmpeq	r4, #10
  40450c:	f0c0 808f 	bcc.w	40462e <_svfprintf_r+0xcee>
  404510:	464e      	mov	r6, r9
  404512:	4620      	mov	r0, r4
  404514:	4629      	mov	r1, r5
  404516:	220a      	movs	r2, #10
  404518:	2300      	movs	r3, #0
  40451a:	f003 fb5d 	bl	407bd8 <__aeabi_uldivmod>
  40451e:	3230      	adds	r2, #48	; 0x30
  404520:	f806 2d01 	strb.w	r2, [r6, #-1]!
  404524:	4620      	mov	r0, r4
  404526:	4629      	mov	r1, r5
  404528:	2300      	movs	r3, #0
  40452a:	220a      	movs	r2, #10
  40452c:	f003 fb54 	bl	407bd8 <__aeabi_uldivmod>
  404530:	4604      	mov	r4, r0
  404532:	460d      	mov	r5, r1
  404534:	ea54 0305 	orrs.w	r3, r4, r5
  404538:	d1eb      	bne.n	404512 <_svfprintf_r+0xbd2>
  40453a:	eba9 0306 	sub.w	r3, r9, r6
  40453e:	930e      	str	r3, [sp, #56]	; 0x38
  404540:	f7ff bb0e 	b.w	403b60 <_svfprintf_r+0x220>
  404544:	aa25      	add	r2, sp, #148	; 0x94
  404546:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404548:	980c      	ldr	r0, [sp, #48]	; 0x30
  40454a:	f002 fa41 	bl	4069d0 <__ssprint_r>
  40454e:	2800      	cmp	r0, #0
  404550:	f47f aac8 	bne.w	403ae4 <_svfprintf_r+0x1a4>
  404554:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404558:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40455a:	46c8      	mov	r8, r9
  40455c:	f7ff bb5e 	b.w	403c1c <_svfprintf_r+0x2dc>
  404560:	1e5e      	subs	r6, r3, #1
  404562:	2e00      	cmp	r6, #0
  404564:	f77f af0a 	ble.w	40437c <_svfprintf_r+0xa3c>
  404568:	2e10      	cmp	r6, #16
  40456a:	4d03      	ldr	r5, [pc, #12]	; (404578 <_svfprintf_r+0xc38>)
  40456c:	dd22      	ble.n	4045b4 <_svfprintf_r+0xc74>
  40456e:	4622      	mov	r2, r4
  404570:	f04f 0b10 	mov.w	fp, #16
  404574:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404576:	e006      	b.n	404586 <_svfprintf_r+0xc46>
  404578:	004081bc 	.word	0x004081bc
  40457c:	3e10      	subs	r6, #16
  40457e:	2e10      	cmp	r6, #16
  404580:	f108 0808 	add.w	r8, r8, #8
  404584:	dd15      	ble.n	4045b2 <_svfprintf_r+0xc72>
  404586:	3701      	adds	r7, #1
  404588:	3210      	adds	r2, #16
  40458a:	2f07      	cmp	r7, #7
  40458c:	9227      	str	r2, [sp, #156]	; 0x9c
  40458e:	9726      	str	r7, [sp, #152]	; 0x98
  404590:	e888 0820 	stmia.w	r8, {r5, fp}
  404594:	ddf2      	ble.n	40457c <_svfprintf_r+0xc3c>
  404596:	aa25      	add	r2, sp, #148	; 0x94
  404598:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40459a:	4620      	mov	r0, r4
  40459c:	f002 fa18 	bl	4069d0 <__ssprint_r>
  4045a0:	2800      	cmp	r0, #0
  4045a2:	f47f aa9f 	bne.w	403ae4 <_svfprintf_r+0x1a4>
  4045a6:	3e10      	subs	r6, #16
  4045a8:	2e10      	cmp	r6, #16
  4045aa:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4045ac:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4045ae:	46c8      	mov	r8, r9
  4045b0:	dce9      	bgt.n	404586 <_svfprintf_r+0xc46>
  4045b2:	4614      	mov	r4, r2
  4045b4:	3701      	adds	r7, #1
  4045b6:	4434      	add	r4, r6
  4045b8:	2f07      	cmp	r7, #7
  4045ba:	9427      	str	r4, [sp, #156]	; 0x9c
  4045bc:	9726      	str	r7, [sp, #152]	; 0x98
  4045be:	e888 0060 	stmia.w	r8, {r5, r6}
  4045c2:	f77f aed9 	ble.w	404378 <_svfprintf_r+0xa38>
  4045c6:	aa25      	add	r2, sp, #148	; 0x94
  4045c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4045ca:	980c      	ldr	r0, [sp, #48]	; 0x30
  4045cc:	f002 fa00 	bl	4069d0 <__ssprint_r>
  4045d0:	2800      	cmp	r0, #0
  4045d2:	f47f aa87 	bne.w	403ae4 <_svfprintf_r+0x1a4>
  4045d6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4045d8:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4045da:	46c8      	mov	r8, r9
  4045dc:	e6ce      	b.n	40437c <_svfprintf_r+0xa3c>
  4045de:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4045e0:	6814      	ldr	r4, [r2, #0]
  4045e2:	4613      	mov	r3, r2
  4045e4:	3304      	adds	r3, #4
  4045e6:	17e5      	asrs	r5, r4, #31
  4045e8:	930f      	str	r3, [sp, #60]	; 0x3c
  4045ea:	4622      	mov	r2, r4
  4045ec:	462b      	mov	r3, r5
  4045ee:	e4fa      	b.n	403fe6 <_svfprintf_r+0x6a6>
  4045f0:	3204      	adds	r2, #4
  4045f2:	681c      	ldr	r4, [r3, #0]
  4045f4:	920f      	str	r2, [sp, #60]	; 0x3c
  4045f6:	2301      	movs	r3, #1
  4045f8:	2500      	movs	r5, #0
  4045fa:	f7ff ba94 	b.w	403b26 <_svfprintf_r+0x1e6>
  4045fe:	681c      	ldr	r4, [r3, #0]
  404600:	3304      	adds	r3, #4
  404602:	930f      	str	r3, [sp, #60]	; 0x3c
  404604:	2500      	movs	r5, #0
  404606:	e421      	b.n	403e4c <_svfprintf_r+0x50c>
  404608:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40460a:	460a      	mov	r2, r1
  40460c:	3204      	adds	r2, #4
  40460e:	680c      	ldr	r4, [r1, #0]
  404610:	920f      	str	r2, [sp, #60]	; 0x3c
  404612:	2500      	movs	r5, #0
  404614:	f7ff ba87 	b.w	403b26 <_svfprintf_r+0x1e6>
  404618:	4614      	mov	r4, r2
  40461a:	3301      	adds	r3, #1
  40461c:	4434      	add	r4, r6
  40461e:	2b07      	cmp	r3, #7
  404620:	9427      	str	r4, [sp, #156]	; 0x9c
  404622:	9326      	str	r3, [sp, #152]	; 0x98
  404624:	e888 0060 	stmia.w	r8, {r5, r6}
  404628:	f77f ab68 	ble.w	403cfc <_svfprintf_r+0x3bc>
  40462c:	e6b3      	b.n	404396 <_svfprintf_r+0xa56>
  40462e:	f8dd b01c 	ldr.w	fp, [sp, #28]
  404632:	f8cd b01c 	str.w	fp, [sp, #28]
  404636:	ae42      	add	r6, sp, #264	; 0x108
  404638:	3430      	adds	r4, #48	; 0x30
  40463a:	2301      	movs	r3, #1
  40463c:	f806 4d41 	strb.w	r4, [r6, #-65]!
  404640:	930e      	str	r3, [sp, #56]	; 0x38
  404642:	f7ff ba8d 	b.w	403b60 <_svfprintf_r+0x220>
  404646:	aa25      	add	r2, sp, #148	; 0x94
  404648:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40464a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40464c:	f002 f9c0 	bl	4069d0 <__ssprint_r>
  404650:	2800      	cmp	r0, #0
  404652:	f47f aa47 	bne.w	403ae4 <_svfprintf_r+0x1a4>
  404656:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404658:	46c8      	mov	r8, r9
  40465a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  40465c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40465e:	429a      	cmp	r2, r3
  404660:	db44      	blt.n	4046ec <_svfprintf_r+0xdac>
  404662:	9b07      	ldr	r3, [sp, #28]
  404664:	07d9      	lsls	r1, r3, #31
  404666:	d441      	bmi.n	4046ec <_svfprintf_r+0xdac>
  404668:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40466a:	9812      	ldr	r0, [sp, #72]	; 0x48
  40466c:	1a9a      	subs	r2, r3, r2
  40466e:	1a1d      	subs	r5, r3, r0
  404670:	4295      	cmp	r5, r2
  404672:	bfa8      	it	ge
  404674:	4615      	movge	r5, r2
  404676:	2d00      	cmp	r5, #0
  404678:	dd0e      	ble.n	404698 <_svfprintf_r+0xd58>
  40467a:	9926      	ldr	r1, [sp, #152]	; 0x98
  40467c:	f8c8 5004 	str.w	r5, [r8, #4]
  404680:	3101      	adds	r1, #1
  404682:	4406      	add	r6, r0
  404684:	442c      	add	r4, r5
  404686:	2907      	cmp	r1, #7
  404688:	f8c8 6000 	str.w	r6, [r8]
  40468c:	9427      	str	r4, [sp, #156]	; 0x9c
  40468e:	9126      	str	r1, [sp, #152]	; 0x98
  404690:	f300 823b 	bgt.w	404b0a <_svfprintf_r+0x11ca>
  404694:	f108 0808 	add.w	r8, r8, #8
  404698:	2d00      	cmp	r5, #0
  40469a:	bfac      	ite	ge
  40469c:	1b56      	subge	r6, r2, r5
  40469e:	4616      	movlt	r6, r2
  4046a0:	2e00      	cmp	r6, #0
  4046a2:	f77f ab2d 	ble.w	403d00 <_svfprintf_r+0x3c0>
  4046a6:	2e10      	cmp	r6, #16
  4046a8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4046aa:	4db0      	ldr	r5, [pc, #704]	; (40496c <_svfprintf_r+0x102c>)
  4046ac:	ddb5      	ble.n	40461a <_svfprintf_r+0xcda>
  4046ae:	4622      	mov	r2, r4
  4046b0:	2710      	movs	r7, #16
  4046b2:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4046b6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4046b8:	e004      	b.n	4046c4 <_svfprintf_r+0xd84>
  4046ba:	f108 0808 	add.w	r8, r8, #8
  4046be:	3e10      	subs	r6, #16
  4046c0:	2e10      	cmp	r6, #16
  4046c2:	dda9      	ble.n	404618 <_svfprintf_r+0xcd8>
  4046c4:	3301      	adds	r3, #1
  4046c6:	3210      	adds	r2, #16
  4046c8:	2b07      	cmp	r3, #7
  4046ca:	9227      	str	r2, [sp, #156]	; 0x9c
  4046cc:	9326      	str	r3, [sp, #152]	; 0x98
  4046ce:	e888 00a0 	stmia.w	r8, {r5, r7}
  4046d2:	ddf2      	ble.n	4046ba <_svfprintf_r+0xd7a>
  4046d4:	aa25      	add	r2, sp, #148	; 0x94
  4046d6:	4621      	mov	r1, r4
  4046d8:	4658      	mov	r0, fp
  4046da:	f002 f979 	bl	4069d0 <__ssprint_r>
  4046de:	2800      	cmp	r0, #0
  4046e0:	f47f aa00 	bne.w	403ae4 <_svfprintf_r+0x1a4>
  4046e4:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4046e6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4046e8:	46c8      	mov	r8, r9
  4046ea:	e7e8      	b.n	4046be <_svfprintf_r+0xd7e>
  4046ec:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4046ee:	9819      	ldr	r0, [sp, #100]	; 0x64
  4046f0:	991a      	ldr	r1, [sp, #104]	; 0x68
  4046f2:	f8c8 1000 	str.w	r1, [r8]
  4046f6:	3301      	adds	r3, #1
  4046f8:	4404      	add	r4, r0
  4046fa:	2b07      	cmp	r3, #7
  4046fc:	9427      	str	r4, [sp, #156]	; 0x9c
  4046fe:	f8c8 0004 	str.w	r0, [r8, #4]
  404702:	9326      	str	r3, [sp, #152]	; 0x98
  404704:	f300 81f5 	bgt.w	404af2 <_svfprintf_r+0x11b2>
  404708:	f108 0808 	add.w	r8, r8, #8
  40470c:	e7ac      	b.n	404668 <_svfprintf_r+0xd28>
  40470e:	9b07      	ldr	r3, [sp, #28]
  404710:	07da      	lsls	r2, r3, #31
  404712:	f53f adfe 	bmi.w	404312 <_svfprintf_r+0x9d2>
  404716:	3701      	adds	r7, #1
  404718:	3401      	adds	r4, #1
  40471a:	2301      	movs	r3, #1
  40471c:	2f07      	cmp	r7, #7
  40471e:	9427      	str	r4, [sp, #156]	; 0x9c
  404720:	9726      	str	r7, [sp, #152]	; 0x98
  404722:	f8c8 6000 	str.w	r6, [r8]
  404726:	f8c8 3004 	str.w	r3, [r8, #4]
  40472a:	f77f ae25 	ble.w	404378 <_svfprintf_r+0xa38>
  40472e:	e74a      	b.n	4045c6 <_svfprintf_r+0xc86>
  404730:	aa25      	add	r2, sp, #148	; 0x94
  404732:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404734:	980c      	ldr	r0, [sp, #48]	; 0x30
  404736:	f002 f94b 	bl	4069d0 <__ssprint_r>
  40473a:	2800      	cmp	r0, #0
  40473c:	f47f a9d2 	bne.w	403ae4 <_svfprintf_r+0x1a4>
  404740:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404742:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404744:	46c8      	mov	r8, r9
  404746:	e5f2      	b.n	40432e <_svfprintf_r+0x9ee>
  404748:	aa25      	add	r2, sp, #148	; 0x94
  40474a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40474c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40474e:	f002 f93f 	bl	4069d0 <__ssprint_r>
  404752:	2800      	cmp	r0, #0
  404754:	f47f a9c6 	bne.w	403ae4 <_svfprintf_r+0x1a4>
  404758:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40475a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40475c:	46c8      	mov	r8, r9
  40475e:	e5f5      	b.n	40434c <_svfprintf_r+0xa0c>
  404760:	464e      	mov	r6, r9
  404762:	f7ff b9fd 	b.w	403b60 <_svfprintf_r+0x220>
  404766:	aa25      	add	r2, sp, #148	; 0x94
  404768:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40476a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40476c:	f002 f930 	bl	4069d0 <__ssprint_r>
  404770:	2800      	cmp	r0, #0
  404772:	f47f a9b7 	bne.w	403ae4 <_svfprintf_r+0x1a4>
  404776:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404778:	46c8      	mov	r8, r9
  40477a:	f7ff ba72 	b.w	403c62 <_svfprintf_r+0x322>
  40477e:	9c15      	ldr	r4, [sp, #84]	; 0x54
  404780:	4622      	mov	r2, r4
  404782:	4620      	mov	r0, r4
  404784:	9c14      	ldr	r4, [sp, #80]	; 0x50
  404786:	4623      	mov	r3, r4
  404788:	4621      	mov	r1, r4
  40478a:	f003 f9e7 	bl	407b5c <__aeabi_dcmpun>
  40478e:	2800      	cmp	r0, #0
  404790:	f040 8286 	bne.w	404ca0 <_svfprintf_r+0x1360>
  404794:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404796:	3301      	adds	r3, #1
  404798:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40479a:	f023 0320 	bic.w	r3, r3, #32
  40479e:	930e      	str	r3, [sp, #56]	; 0x38
  4047a0:	f000 81e2 	beq.w	404b68 <_svfprintf_r+0x1228>
  4047a4:	2b47      	cmp	r3, #71	; 0x47
  4047a6:	f000 811e 	beq.w	4049e6 <_svfprintf_r+0x10a6>
  4047aa:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  4047ae:	9307      	str	r3, [sp, #28]
  4047b0:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4047b2:	1e1f      	subs	r7, r3, #0
  4047b4:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4047b6:	9308      	str	r3, [sp, #32]
  4047b8:	bfbb      	ittet	lt
  4047ba:	463b      	movlt	r3, r7
  4047bc:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  4047c0:	2300      	movge	r3, #0
  4047c2:	232d      	movlt	r3, #45	; 0x2d
  4047c4:	9310      	str	r3, [sp, #64]	; 0x40
  4047c6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4047c8:	2b66      	cmp	r3, #102	; 0x66
  4047ca:	f000 81bb 	beq.w	404b44 <_svfprintf_r+0x1204>
  4047ce:	2b46      	cmp	r3, #70	; 0x46
  4047d0:	f000 80df 	beq.w	404992 <_svfprintf_r+0x1052>
  4047d4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4047d6:	9a08      	ldr	r2, [sp, #32]
  4047d8:	2b45      	cmp	r3, #69	; 0x45
  4047da:	bf0c      	ite	eq
  4047dc:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  4047de:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  4047e0:	a823      	add	r0, sp, #140	; 0x8c
  4047e2:	a920      	add	r1, sp, #128	; 0x80
  4047e4:	bf08      	it	eq
  4047e6:	1c5d      	addeq	r5, r3, #1
  4047e8:	9004      	str	r0, [sp, #16]
  4047ea:	9103      	str	r1, [sp, #12]
  4047ec:	a81f      	add	r0, sp, #124	; 0x7c
  4047ee:	2102      	movs	r1, #2
  4047f0:	463b      	mov	r3, r7
  4047f2:	9002      	str	r0, [sp, #8]
  4047f4:	9501      	str	r5, [sp, #4]
  4047f6:	9100      	str	r1, [sp, #0]
  4047f8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4047fa:	f000 fb75 	bl	404ee8 <_dtoa_r>
  4047fe:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404800:	2b67      	cmp	r3, #103	; 0x67
  404802:	4606      	mov	r6, r0
  404804:	f040 81e0 	bne.w	404bc8 <_svfprintf_r+0x1288>
  404808:	f01b 0f01 	tst.w	fp, #1
  40480c:	f000 8246 	beq.w	404c9c <_svfprintf_r+0x135c>
  404810:	1974      	adds	r4, r6, r5
  404812:	9a16      	ldr	r2, [sp, #88]	; 0x58
  404814:	9808      	ldr	r0, [sp, #32]
  404816:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  404818:	4639      	mov	r1, r7
  40481a:	f003 f96d 	bl	407af8 <__aeabi_dcmpeq>
  40481e:	2800      	cmp	r0, #0
  404820:	f040 8165 	bne.w	404aee <_svfprintf_r+0x11ae>
  404824:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404826:	42a3      	cmp	r3, r4
  404828:	d206      	bcs.n	404838 <_svfprintf_r+0xef8>
  40482a:	2130      	movs	r1, #48	; 0x30
  40482c:	1c5a      	adds	r2, r3, #1
  40482e:	9223      	str	r2, [sp, #140]	; 0x8c
  404830:	7019      	strb	r1, [r3, #0]
  404832:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404834:	429c      	cmp	r4, r3
  404836:	d8f9      	bhi.n	40482c <_svfprintf_r+0xeec>
  404838:	1b9b      	subs	r3, r3, r6
  40483a:	9313      	str	r3, [sp, #76]	; 0x4c
  40483c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40483e:	2b47      	cmp	r3, #71	; 0x47
  404840:	f000 80e9 	beq.w	404a16 <_svfprintf_r+0x10d6>
  404844:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404846:	2b65      	cmp	r3, #101	; 0x65
  404848:	f340 81cd 	ble.w	404be6 <_svfprintf_r+0x12a6>
  40484c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40484e:	2b66      	cmp	r3, #102	; 0x66
  404850:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404852:	9312      	str	r3, [sp, #72]	; 0x48
  404854:	f000 819e 	beq.w	404b94 <_svfprintf_r+0x1254>
  404858:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40485a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40485c:	4619      	mov	r1, r3
  40485e:	4291      	cmp	r1, r2
  404860:	f300 818a 	bgt.w	404b78 <_svfprintf_r+0x1238>
  404864:	f01b 0f01 	tst.w	fp, #1
  404868:	f040 8213 	bne.w	404c92 <_svfprintf_r+0x1352>
  40486c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  404870:	9308      	str	r3, [sp, #32]
  404872:	2367      	movs	r3, #103	; 0x67
  404874:	920e      	str	r2, [sp, #56]	; 0x38
  404876:	9311      	str	r3, [sp, #68]	; 0x44
  404878:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40487a:	2b00      	cmp	r3, #0
  40487c:	f040 80c4 	bne.w	404a08 <_svfprintf_r+0x10c8>
  404880:	930a      	str	r3, [sp, #40]	; 0x28
  404882:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404886:	f7ff b973 	b.w	403b70 <_svfprintf_r+0x230>
  40488a:	4635      	mov	r5, r6
  40488c:	460c      	mov	r4, r1
  40488e:	4646      	mov	r6, r8
  404890:	4690      	mov	r8, r2
  404892:	3301      	adds	r3, #1
  404894:	443c      	add	r4, r7
  404896:	2b07      	cmp	r3, #7
  404898:	9427      	str	r4, [sp, #156]	; 0x9c
  40489a:	9326      	str	r3, [sp, #152]	; 0x98
  40489c:	e888 00a0 	stmia.w	r8, {r5, r7}
  4048a0:	f73f aed1 	bgt.w	404646 <_svfprintf_r+0xd06>
  4048a4:	f108 0808 	add.w	r8, r8, #8
  4048a8:	e6d7      	b.n	40465a <_svfprintf_r+0xd1a>
  4048aa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4048ac:	6813      	ldr	r3, [r2, #0]
  4048ae:	3204      	adds	r2, #4
  4048b0:	920f      	str	r2, [sp, #60]	; 0x3c
  4048b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4048b4:	601a      	str	r2, [r3, #0]
  4048b6:	f7ff b86a 	b.w	40398e <_svfprintf_r+0x4e>
  4048ba:	aa25      	add	r2, sp, #148	; 0x94
  4048bc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4048be:	980c      	ldr	r0, [sp, #48]	; 0x30
  4048c0:	f002 f886 	bl	4069d0 <__ssprint_r>
  4048c4:	2800      	cmp	r0, #0
  4048c6:	f47f a90d 	bne.w	403ae4 <_svfprintf_r+0x1a4>
  4048ca:	46c8      	mov	r8, r9
  4048cc:	e48d      	b.n	4041ea <_svfprintf_r+0x8aa>
  4048ce:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4048d0:	4a27      	ldr	r2, [pc, #156]	; (404970 <_svfprintf_r+0x1030>)
  4048d2:	f8c8 2000 	str.w	r2, [r8]
  4048d6:	3301      	adds	r3, #1
  4048d8:	3401      	adds	r4, #1
  4048da:	2201      	movs	r2, #1
  4048dc:	2b07      	cmp	r3, #7
  4048de:	9427      	str	r4, [sp, #156]	; 0x9c
  4048e0:	9326      	str	r3, [sp, #152]	; 0x98
  4048e2:	f8c8 2004 	str.w	r2, [r8, #4]
  4048e6:	dc72      	bgt.n	4049ce <_svfprintf_r+0x108e>
  4048e8:	f108 0808 	add.w	r8, r8, #8
  4048ec:	b929      	cbnz	r1, 4048fa <_svfprintf_r+0xfba>
  4048ee:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4048f0:	b91b      	cbnz	r3, 4048fa <_svfprintf_r+0xfba>
  4048f2:	9b07      	ldr	r3, [sp, #28]
  4048f4:	07d8      	lsls	r0, r3, #31
  4048f6:	f57f aa03 	bpl.w	403d00 <_svfprintf_r+0x3c0>
  4048fa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4048fc:	9819      	ldr	r0, [sp, #100]	; 0x64
  4048fe:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  404900:	f8c8 2000 	str.w	r2, [r8]
  404904:	3301      	adds	r3, #1
  404906:	4602      	mov	r2, r0
  404908:	4422      	add	r2, r4
  40490a:	2b07      	cmp	r3, #7
  40490c:	9227      	str	r2, [sp, #156]	; 0x9c
  40490e:	f8c8 0004 	str.w	r0, [r8, #4]
  404912:	9326      	str	r3, [sp, #152]	; 0x98
  404914:	f300 818d 	bgt.w	404c32 <_svfprintf_r+0x12f2>
  404918:	f108 0808 	add.w	r8, r8, #8
  40491c:	2900      	cmp	r1, #0
  40491e:	f2c0 8165 	blt.w	404bec <_svfprintf_r+0x12ac>
  404922:	9913      	ldr	r1, [sp, #76]	; 0x4c
  404924:	f8c8 6000 	str.w	r6, [r8]
  404928:	3301      	adds	r3, #1
  40492a:	188c      	adds	r4, r1, r2
  40492c:	2b07      	cmp	r3, #7
  40492e:	9427      	str	r4, [sp, #156]	; 0x9c
  404930:	9326      	str	r3, [sp, #152]	; 0x98
  404932:	f8c8 1004 	str.w	r1, [r8, #4]
  404936:	f77f a9e1 	ble.w	403cfc <_svfprintf_r+0x3bc>
  40493a:	e52c      	b.n	404396 <_svfprintf_r+0xa56>
  40493c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40493e:	9909      	ldr	r1, [sp, #36]	; 0x24
  404940:	6813      	ldr	r3, [r2, #0]
  404942:	17cd      	asrs	r5, r1, #31
  404944:	4608      	mov	r0, r1
  404946:	3204      	adds	r2, #4
  404948:	4629      	mov	r1, r5
  40494a:	920f      	str	r2, [sp, #60]	; 0x3c
  40494c:	e9c3 0100 	strd	r0, r1, [r3]
  404950:	f7ff b81d 	b.w	40398e <_svfprintf_r+0x4e>
  404954:	aa25      	add	r2, sp, #148	; 0x94
  404956:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404958:	980c      	ldr	r0, [sp, #48]	; 0x30
  40495a:	f002 f839 	bl	4069d0 <__ssprint_r>
  40495e:	2800      	cmp	r0, #0
  404960:	f47f a8c0 	bne.w	403ae4 <_svfprintf_r+0x1a4>
  404964:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404966:	46c8      	mov	r8, r9
  404968:	e458      	b.n	40421c <_svfprintf_r+0x8dc>
  40496a:	bf00      	nop
  40496c:	004081bc 	.word	0x004081bc
  404970:	004081a8 	.word	0x004081a8
  404974:	2140      	movs	r1, #64	; 0x40
  404976:	980c      	ldr	r0, [sp, #48]	; 0x30
  404978:	f001 fa0c 	bl	405d94 <_malloc_r>
  40497c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40497e:	6010      	str	r0, [r2, #0]
  404980:	6110      	str	r0, [r2, #16]
  404982:	2800      	cmp	r0, #0
  404984:	f000 81f2 	beq.w	404d6c <_svfprintf_r+0x142c>
  404988:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40498a:	2340      	movs	r3, #64	; 0x40
  40498c:	6153      	str	r3, [r2, #20]
  40498e:	f7fe bfee 	b.w	40396e <_svfprintf_r+0x2e>
  404992:	a823      	add	r0, sp, #140	; 0x8c
  404994:	a920      	add	r1, sp, #128	; 0x80
  404996:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  404998:	9004      	str	r0, [sp, #16]
  40499a:	9103      	str	r1, [sp, #12]
  40499c:	a81f      	add	r0, sp, #124	; 0x7c
  40499e:	2103      	movs	r1, #3
  4049a0:	9002      	str	r0, [sp, #8]
  4049a2:	9a08      	ldr	r2, [sp, #32]
  4049a4:	9401      	str	r4, [sp, #4]
  4049a6:	463b      	mov	r3, r7
  4049a8:	9100      	str	r1, [sp, #0]
  4049aa:	980c      	ldr	r0, [sp, #48]	; 0x30
  4049ac:	f000 fa9c 	bl	404ee8 <_dtoa_r>
  4049b0:	4625      	mov	r5, r4
  4049b2:	4606      	mov	r6, r0
  4049b4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4049b6:	2b46      	cmp	r3, #70	; 0x46
  4049b8:	eb06 0405 	add.w	r4, r6, r5
  4049bc:	f47f af29 	bne.w	404812 <_svfprintf_r+0xed2>
  4049c0:	7833      	ldrb	r3, [r6, #0]
  4049c2:	2b30      	cmp	r3, #48	; 0x30
  4049c4:	f000 8178 	beq.w	404cb8 <_svfprintf_r+0x1378>
  4049c8:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  4049ca:	442c      	add	r4, r5
  4049cc:	e721      	b.n	404812 <_svfprintf_r+0xed2>
  4049ce:	aa25      	add	r2, sp, #148	; 0x94
  4049d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4049d2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4049d4:	f001 fffc 	bl	4069d0 <__ssprint_r>
  4049d8:	2800      	cmp	r0, #0
  4049da:	f47f a883 	bne.w	403ae4 <_svfprintf_r+0x1a4>
  4049de:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4049e0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4049e2:	46c8      	mov	r8, r9
  4049e4:	e782      	b.n	4048ec <_svfprintf_r+0xfac>
  4049e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4049e8:	2b00      	cmp	r3, #0
  4049ea:	bf08      	it	eq
  4049ec:	2301      	moveq	r3, #1
  4049ee:	930a      	str	r3, [sp, #40]	; 0x28
  4049f0:	e6db      	b.n	4047aa <_svfprintf_r+0xe6a>
  4049f2:	4630      	mov	r0, r6
  4049f4:	940a      	str	r4, [sp, #40]	; 0x28
  4049f6:	f7fe ff03 	bl	403800 <strlen>
  4049fa:	950f      	str	r5, [sp, #60]	; 0x3c
  4049fc:	900e      	str	r0, [sp, #56]	; 0x38
  4049fe:	f8cd b01c 	str.w	fp, [sp, #28]
  404a02:	4603      	mov	r3, r0
  404a04:	f7ff b9f9 	b.w	403dfa <_svfprintf_r+0x4ba>
  404a08:	272d      	movs	r7, #45	; 0x2d
  404a0a:	2300      	movs	r3, #0
  404a0c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  404a10:	930a      	str	r3, [sp, #40]	; 0x28
  404a12:	f7ff b8ae 	b.w	403b72 <_svfprintf_r+0x232>
  404a16:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404a18:	9312      	str	r3, [sp, #72]	; 0x48
  404a1a:	461a      	mov	r2, r3
  404a1c:	3303      	adds	r3, #3
  404a1e:	db04      	blt.n	404a2a <_svfprintf_r+0x10ea>
  404a20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404a22:	4619      	mov	r1, r3
  404a24:	4291      	cmp	r1, r2
  404a26:	f6bf af17 	bge.w	404858 <_svfprintf_r+0xf18>
  404a2a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404a2c:	3b02      	subs	r3, #2
  404a2e:	9311      	str	r3, [sp, #68]	; 0x44
  404a30:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  404a34:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  404a38:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404a3a:	3b01      	subs	r3, #1
  404a3c:	2b00      	cmp	r3, #0
  404a3e:	931f      	str	r3, [sp, #124]	; 0x7c
  404a40:	bfbd      	ittte	lt
  404a42:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  404a44:	f1c3 0301 	rsblt	r3, r3, #1
  404a48:	222d      	movlt	r2, #45	; 0x2d
  404a4a:	222b      	movge	r2, #43	; 0x2b
  404a4c:	2b09      	cmp	r3, #9
  404a4e:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  404a52:	f340 8116 	ble.w	404c82 <_svfprintf_r+0x1342>
  404a56:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  404a5a:	4620      	mov	r0, r4
  404a5c:	4dab      	ldr	r5, [pc, #684]	; (404d0c <_svfprintf_r+0x13cc>)
  404a5e:	e000      	b.n	404a62 <_svfprintf_r+0x1122>
  404a60:	4610      	mov	r0, r2
  404a62:	fb85 1203 	smull	r1, r2, r5, r3
  404a66:	17d9      	asrs	r1, r3, #31
  404a68:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  404a6c:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  404a70:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  404a74:	3230      	adds	r2, #48	; 0x30
  404a76:	2909      	cmp	r1, #9
  404a78:	f800 2c01 	strb.w	r2, [r0, #-1]
  404a7c:	460b      	mov	r3, r1
  404a7e:	f100 32ff 	add.w	r2, r0, #4294967295
  404a82:	dced      	bgt.n	404a60 <_svfprintf_r+0x1120>
  404a84:	3330      	adds	r3, #48	; 0x30
  404a86:	3802      	subs	r0, #2
  404a88:	b2d9      	uxtb	r1, r3
  404a8a:	4284      	cmp	r4, r0
  404a8c:	f802 1c01 	strb.w	r1, [r2, #-1]
  404a90:	f240 8165 	bls.w	404d5e <_svfprintf_r+0x141e>
  404a94:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  404a98:	4613      	mov	r3, r2
  404a9a:	e001      	b.n	404aa0 <_svfprintf_r+0x1160>
  404a9c:	f813 1b01 	ldrb.w	r1, [r3], #1
  404aa0:	f800 1b01 	strb.w	r1, [r0], #1
  404aa4:	42a3      	cmp	r3, r4
  404aa6:	d1f9      	bne.n	404a9c <_svfprintf_r+0x115c>
  404aa8:	3301      	adds	r3, #1
  404aaa:	1a9b      	subs	r3, r3, r2
  404aac:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  404ab0:	4413      	add	r3, r2
  404ab2:	aa21      	add	r2, sp, #132	; 0x84
  404ab4:	1a9b      	subs	r3, r3, r2
  404ab6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404ab8:	931b      	str	r3, [sp, #108]	; 0x6c
  404aba:	2a01      	cmp	r2, #1
  404abc:	4413      	add	r3, r2
  404abe:	930e      	str	r3, [sp, #56]	; 0x38
  404ac0:	f340 8119 	ble.w	404cf6 <_svfprintf_r+0x13b6>
  404ac4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404ac6:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404ac8:	4413      	add	r3, r2
  404aca:	930e      	str	r3, [sp, #56]	; 0x38
  404acc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404ad0:	9308      	str	r3, [sp, #32]
  404ad2:	2300      	movs	r3, #0
  404ad4:	9312      	str	r3, [sp, #72]	; 0x48
  404ad6:	e6cf      	b.n	404878 <_svfprintf_r+0xf38>
  404ad8:	aa25      	add	r2, sp, #148	; 0x94
  404ada:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404adc:	980c      	ldr	r0, [sp, #48]	; 0x30
  404ade:	f001 ff77 	bl	4069d0 <__ssprint_r>
  404ae2:	2800      	cmp	r0, #0
  404ae4:	f47e affe 	bne.w	403ae4 <_svfprintf_r+0x1a4>
  404ae8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404aea:	46c8      	mov	r8, r9
  404aec:	e4d7      	b.n	40449e <_svfprintf_r+0xb5e>
  404aee:	4623      	mov	r3, r4
  404af0:	e6a2      	b.n	404838 <_svfprintf_r+0xef8>
  404af2:	aa25      	add	r2, sp, #148	; 0x94
  404af4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404af6:	980c      	ldr	r0, [sp, #48]	; 0x30
  404af8:	f001 ff6a 	bl	4069d0 <__ssprint_r>
  404afc:	2800      	cmp	r0, #0
  404afe:	f47e aff1 	bne.w	403ae4 <_svfprintf_r+0x1a4>
  404b02:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  404b04:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404b06:	46c8      	mov	r8, r9
  404b08:	e5ae      	b.n	404668 <_svfprintf_r+0xd28>
  404b0a:	aa25      	add	r2, sp, #148	; 0x94
  404b0c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404b0e:	980c      	ldr	r0, [sp, #48]	; 0x30
  404b10:	f001 ff5e 	bl	4069d0 <__ssprint_r>
  404b14:	2800      	cmp	r0, #0
  404b16:	f47e afe5 	bne.w	403ae4 <_svfprintf_r+0x1a4>
  404b1a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  404b1c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404b1e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404b20:	1a9a      	subs	r2, r3, r2
  404b22:	46c8      	mov	r8, r9
  404b24:	e5b8      	b.n	404698 <_svfprintf_r+0xd58>
  404b26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404b28:	9612      	str	r6, [sp, #72]	; 0x48
  404b2a:	2b06      	cmp	r3, #6
  404b2c:	bf28      	it	cs
  404b2e:	2306      	movcs	r3, #6
  404b30:	960a      	str	r6, [sp, #40]	; 0x28
  404b32:	4637      	mov	r7, r6
  404b34:	9308      	str	r3, [sp, #32]
  404b36:	950f      	str	r5, [sp, #60]	; 0x3c
  404b38:	f8cd b01c 	str.w	fp, [sp, #28]
  404b3c:	930e      	str	r3, [sp, #56]	; 0x38
  404b3e:	4e74      	ldr	r6, [pc, #464]	; (404d10 <_svfprintf_r+0x13d0>)
  404b40:	f7ff b816 	b.w	403b70 <_svfprintf_r+0x230>
  404b44:	a823      	add	r0, sp, #140	; 0x8c
  404b46:	a920      	add	r1, sp, #128	; 0x80
  404b48:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  404b4a:	9004      	str	r0, [sp, #16]
  404b4c:	9103      	str	r1, [sp, #12]
  404b4e:	a81f      	add	r0, sp, #124	; 0x7c
  404b50:	2103      	movs	r1, #3
  404b52:	9002      	str	r0, [sp, #8]
  404b54:	9a08      	ldr	r2, [sp, #32]
  404b56:	9501      	str	r5, [sp, #4]
  404b58:	463b      	mov	r3, r7
  404b5a:	9100      	str	r1, [sp, #0]
  404b5c:	980c      	ldr	r0, [sp, #48]	; 0x30
  404b5e:	f000 f9c3 	bl	404ee8 <_dtoa_r>
  404b62:	4606      	mov	r6, r0
  404b64:	1944      	adds	r4, r0, r5
  404b66:	e72b      	b.n	4049c0 <_svfprintf_r+0x1080>
  404b68:	2306      	movs	r3, #6
  404b6a:	930a      	str	r3, [sp, #40]	; 0x28
  404b6c:	e61d      	b.n	4047aa <_svfprintf_r+0xe6a>
  404b6e:	272d      	movs	r7, #45	; 0x2d
  404b70:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  404b74:	f7ff bacd 	b.w	404112 <_svfprintf_r+0x7d2>
  404b78:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404b7a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404b7c:	4413      	add	r3, r2
  404b7e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404b80:	930e      	str	r3, [sp, #56]	; 0x38
  404b82:	2a00      	cmp	r2, #0
  404b84:	f340 80b0 	ble.w	404ce8 <_svfprintf_r+0x13a8>
  404b88:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404b8c:	9308      	str	r3, [sp, #32]
  404b8e:	2367      	movs	r3, #103	; 0x67
  404b90:	9311      	str	r3, [sp, #68]	; 0x44
  404b92:	e671      	b.n	404878 <_svfprintf_r+0xf38>
  404b94:	2b00      	cmp	r3, #0
  404b96:	f340 80c3 	ble.w	404d20 <_svfprintf_r+0x13e0>
  404b9a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404b9c:	2a00      	cmp	r2, #0
  404b9e:	f040 8099 	bne.w	404cd4 <_svfprintf_r+0x1394>
  404ba2:	f01b 0f01 	tst.w	fp, #1
  404ba6:	f040 8095 	bne.w	404cd4 <_svfprintf_r+0x1394>
  404baa:	9308      	str	r3, [sp, #32]
  404bac:	930e      	str	r3, [sp, #56]	; 0x38
  404bae:	e663      	b.n	404878 <_svfprintf_r+0xf38>
  404bb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404bb2:	9308      	str	r3, [sp, #32]
  404bb4:	930e      	str	r3, [sp, #56]	; 0x38
  404bb6:	900a      	str	r0, [sp, #40]	; 0x28
  404bb8:	950f      	str	r5, [sp, #60]	; 0x3c
  404bba:	f8cd b01c 	str.w	fp, [sp, #28]
  404bbe:	9012      	str	r0, [sp, #72]	; 0x48
  404bc0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404bc4:	f7fe bfd4 	b.w	403b70 <_svfprintf_r+0x230>
  404bc8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404bca:	2b47      	cmp	r3, #71	; 0x47
  404bcc:	f47f ae20 	bne.w	404810 <_svfprintf_r+0xed0>
  404bd0:	f01b 0f01 	tst.w	fp, #1
  404bd4:	f47f aeee 	bne.w	4049b4 <_svfprintf_r+0x1074>
  404bd8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404bda:	1b9b      	subs	r3, r3, r6
  404bdc:	9313      	str	r3, [sp, #76]	; 0x4c
  404bde:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404be0:	2b47      	cmp	r3, #71	; 0x47
  404be2:	f43f af18 	beq.w	404a16 <_svfprintf_r+0x10d6>
  404be6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404be8:	9312      	str	r3, [sp, #72]	; 0x48
  404bea:	e721      	b.n	404a30 <_svfprintf_r+0x10f0>
  404bec:	424f      	negs	r7, r1
  404bee:	3110      	adds	r1, #16
  404bf0:	4d48      	ldr	r5, [pc, #288]	; (404d14 <_svfprintf_r+0x13d4>)
  404bf2:	da2f      	bge.n	404c54 <_svfprintf_r+0x1314>
  404bf4:	2410      	movs	r4, #16
  404bf6:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  404bfa:	e004      	b.n	404c06 <_svfprintf_r+0x12c6>
  404bfc:	f108 0808 	add.w	r8, r8, #8
  404c00:	3f10      	subs	r7, #16
  404c02:	2f10      	cmp	r7, #16
  404c04:	dd26      	ble.n	404c54 <_svfprintf_r+0x1314>
  404c06:	3301      	adds	r3, #1
  404c08:	3210      	adds	r2, #16
  404c0a:	2b07      	cmp	r3, #7
  404c0c:	9227      	str	r2, [sp, #156]	; 0x9c
  404c0e:	9326      	str	r3, [sp, #152]	; 0x98
  404c10:	f8c8 5000 	str.w	r5, [r8]
  404c14:	f8c8 4004 	str.w	r4, [r8, #4]
  404c18:	ddf0      	ble.n	404bfc <_svfprintf_r+0x12bc>
  404c1a:	aa25      	add	r2, sp, #148	; 0x94
  404c1c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404c1e:	4658      	mov	r0, fp
  404c20:	f001 fed6 	bl	4069d0 <__ssprint_r>
  404c24:	2800      	cmp	r0, #0
  404c26:	f47e af5d 	bne.w	403ae4 <_svfprintf_r+0x1a4>
  404c2a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404c2c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404c2e:	46c8      	mov	r8, r9
  404c30:	e7e6      	b.n	404c00 <_svfprintf_r+0x12c0>
  404c32:	aa25      	add	r2, sp, #148	; 0x94
  404c34:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404c36:	980c      	ldr	r0, [sp, #48]	; 0x30
  404c38:	f001 feca 	bl	4069d0 <__ssprint_r>
  404c3c:	2800      	cmp	r0, #0
  404c3e:	f47e af51 	bne.w	403ae4 <_svfprintf_r+0x1a4>
  404c42:	991f      	ldr	r1, [sp, #124]	; 0x7c
  404c44:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404c46:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404c48:	46c8      	mov	r8, r9
  404c4a:	e667      	b.n	40491c <_svfprintf_r+0xfdc>
  404c4c:	2000      	movs	r0, #0
  404c4e:	900a      	str	r0, [sp, #40]	; 0x28
  404c50:	f7fe bed0 	b.w	4039f4 <_svfprintf_r+0xb4>
  404c54:	3301      	adds	r3, #1
  404c56:	443a      	add	r2, r7
  404c58:	2b07      	cmp	r3, #7
  404c5a:	e888 00a0 	stmia.w	r8, {r5, r7}
  404c5e:	9227      	str	r2, [sp, #156]	; 0x9c
  404c60:	9326      	str	r3, [sp, #152]	; 0x98
  404c62:	f108 0808 	add.w	r8, r8, #8
  404c66:	f77f ae5c 	ble.w	404922 <_svfprintf_r+0xfe2>
  404c6a:	aa25      	add	r2, sp, #148	; 0x94
  404c6c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404c6e:	980c      	ldr	r0, [sp, #48]	; 0x30
  404c70:	f001 feae 	bl	4069d0 <__ssprint_r>
  404c74:	2800      	cmp	r0, #0
  404c76:	f47e af35 	bne.w	403ae4 <_svfprintf_r+0x1a4>
  404c7a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404c7c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404c7e:	46c8      	mov	r8, r9
  404c80:	e64f      	b.n	404922 <_svfprintf_r+0xfe2>
  404c82:	3330      	adds	r3, #48	; 0x30
  404c84:	2230      	movs	r2, #48	; 0x30
  404c86:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  404c8a:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  404c8e:	ab22      	add	r3, sp, #136	; 0x88
  404c90:	e70f      	b.n	404ab2 <_svfprintf_r+0x1172>
  404c92:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404c94:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404c96:	4413      	add	r3, r2
  404c98:	930e      	str	r3, [sp, #56]	; 0x38
  404c9a:	e775      	b.n	404b88 <_svfprintf_r+0x1248>
  404c9c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404c9e:	e5cb      	b.n	404838 <_svfprintf_r+0xef8>
  404ca0:	9b14      	ldr	r3, [sp, #80]	; 0x50
  404ca2:	4e1d      	ldr	r6, [pc, #116]	; (404d18 <_svfprintf_r+0x13d8>)
  404ca4:	2b00      	cmp	r3, #0
  404ca6:	bfb6      	itet	lt
  404ca8:	272d      	movlt	r7, #45	; 0x2d
  404caa:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  404cae:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  404cb2:	4b1a      	ldr	r3, [pc, #104]	; (404d1c <_svfprintf_r+0x13dc>)
  404cb4:	f7ff ba2f 	b.w	404116 <_svfprintf_r+0x7d6>
  404cb8:	9a16      	ldr	r2, [sp, #88]	; 0x58
  404cba:	9808      	ldr	r0, [sp, #32]
  404cbc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  404cbe:	4639      	mov	r1, r7
  404cc0:	f002 ff1a 	bl	407af8 <__aeabi_dcmpeq>
  404cc4:	2800      	cmp	r0, #0
  404cc6:	f47f ae7f 	bne.w	4049c8 <_svfprintf_r+0x1088>
  404cca:	f1c5 0501 	rsb	r5, r5, #1
  404cce:	951f      	str	r5, [sp, #124]	; 0x7c
  404cd0:	442c      	add	r4, r5
  404cd2:	e59e      	b.n	404812 <_svfprintf_r+0xed2>
  404cd4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404cd6:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404cd8:	4413      	add	r3, r2
  404cda:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404cdc:	441a      	add	r2, r3
  404cde:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  404ce2:	920e      	str	r2, [sp, #56]	; 0x38
  404ce4:	9308      	str	r3, [sp, #32]
  404ce6:	e5c7      	b.n	404878 <_svfprintf_r+0xf38>
  404ce8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404cea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404cec:	f1c3 0301 	rsb	r3, r3, #1
  404cf0:	441a      	add	r2, r3
  404cf2:	4613      	mov	r3, r2
  404cf4:	e7d0      	b.n	404c98 <_svfprintf_r+0x1358>
  404cf6:	f01b 0301 	ands.w	r3, fp, #1
  404cfa:	9312      	str	r3, [sp, #72]	; 0x48
  404cfc:	f47f aee2 	bne.w	404ac4 <_svfprintf_r+0x1184>
  404d00:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404d02:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404d06:	9308      	str	r3, [sp, #32]
  404d08:	e5b6      	b.n	404878 <_svfprintf_r+0xf38>
  404d0a:	bf00      	nop
  404d0c:	66666667 	.word	0x66666667
  404d10:	004081a0 	.word	0x004081a0
  404d14:	004081bc 	.word	0x004081bc
  404d18:	00408174 	.word	0x00408174
  404d1c:	00408170 	.word	0x00408170
  404d20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404d22:	b913      	cbnz	r3, 404d2a <_svfprintf_r+0x13ea>
  404d24:	f01b 0f01 	tst.w	fp, #1
  404d28:	d002      	beq.n	404d30 <_svfprintf_r+0x13f0>
  404d2a:	9b19      	ldr	r3, [sp, #100]	; 0x64
  404d2c:	3301      	adds	r3, #1
  404d2e:	e7d4      	b.n	404cda <_svfprintf_r+0x139a>
  404d30:	2301      	movs	r3, #1
  404d32:	e73a      	b.n	404baa <_svfprintf_r+0x126a>
  404d34:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404d36:	f89a 3001 	ldrb.w	r3, [sl, #1]
  404d3a:	6828      	ldr	r0, [r5, #0]
  404d3c:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  404d40:	900a      	str	r0, [sp, #40]	; 0x28
  404d42:	4628      	mov	r0, r5
  404d44:	3004      	adds	r0, #4
  404d46:	46a2      	mov	sl, r4
  404d48:	900f      	str	r0, [sp, #60]	; 0x3c
  404d4a:	f7fe be51 	b.w	4039f0 <_svfprintf_r+0xb0>
  404d4e:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404d52:	f7ff b867 	b.w	403e24 <_svfprintf_r+0x4e4>
  404d56:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404d5a:	f7ff ba15 	b.w	404188 <_svfprintf_r+0x848>
  404d5e:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  404d62:	e6a6      	b.n	404ab2 <_svfprintf_r+0x1172>
  404d64:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404d68:	f7ff b8eb 	b.w	403f42 <_svfprintf_r+0x602>
  404d6c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404d6e:	230c      	movs	r3, #12
  404d70:	6013      	str	r3, [r2, #0]
  404d72:	f04f 33ff 	mov.w	r3, #4294967295
  404d76:	9309      	str	r3, [sp, #36]	; 0x24
  404d78:	f7fe bebd 	b.w	403af6 <_svfprintf_r+0x1b6>
  404d7c:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404d80:	f7ff b99a 	b.w	4040b8 <_svfprintf_r+0x778>
  404d84:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404d88:	f7ff b976 	b.w	404078 <_svfprintf_r+0x738>
  404d8c:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404d90:	f7ff b959 	b.w	404046 <_svfprintf_r+0x706>
  404d94:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404d98:	f7ff b912 	b.w	403fc0 <_svfprintf_r+0x680>

00404d9c <register_fini>:
  404d9c:	4b02      	ldr	r3, [pc, #8]	; (404da8 <register_fini+0xc>)
  404d9e:	b113      	cbz	r3, 404da6 <register_fini+0xa>
  404da0:	4802      	ldr	r0, [pc, #8]	; (404dac <register_fini+0x10>)
  404da2:	f000 b805 	b.w	404db0 <atexit>
  404da6:	4770      	bx	lr
  404da8:	00000000 	.word	0x00000000
  404dac:	00405d3d 	.word	0x00405d3d

00404db0 <atexit>:
  404db0:	2300      	movs	r3, #0
  404db2:	4601      	mov	r1, r0
  404db4:	461a      	mov	r2, r3
  404db6:	4618      	mov	r0, r3
  404db8:	f001 be88 	b.w	406acc <__register_exitproc>

00404dbc <quorem>:
  404dbc:	6902      	ldr	r2, [r0, #16]
  404dbe:	690b      	ldr	r3, [r1, #16]
  404dc0:	4293      	cmp	r3, r2
  404dc2:	f300 808d 	bgt.w	404ee0 <quorem+0x124>
  404dc6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404dca:	f103 38ff 	add.w	r8, r3, #4294967295
  404dce:	f101 0714 	add.w	r7, r1, #20
  404dd2:	f100 0b14 	add.w	fp, r0, #20
  404dd6:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  404dda:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  404dde:	ea4f 0488 	mov.w	r4, r8, lsl #2
  404de2:	b083      	sub	sp, #12
  404de4:	3201      	adds	r2, #1
  404de6:	fbb3 f9f2 	udiv	r9, r3, r2
  404dea:	eb0b 0304 	add.w	r3, fp, r4
  404dee:	9400      	str	r4, [sp, #0]
  404df0:	eb07 0a04 	add.w	sl, r7, r4
  404df4:	9301      	str	r3, [sp, #4]
  404df6:	f1b9 0f00 	cmp.w	r9, #0
  404dfa:	d039      	beq.n	404e70 <quorem+0xb4>
  404dfc:	2500      	movs	r5, #0
  404dfe:	462e      	mov	r6, r5
  404e00:	46bc      	mov	ip, r7
  404e02:	46de      	mov	lr, fp
  404e04:	f85c 4b04 	ldr.w	r4, [ip], #4
  404e08:	f8de 3000 	ldr.w	r3, [lr]
  404e0c:	b2a2      	uxth	r2, r4
  404e0e:	fb09 5502 	mla	r5, r9, r2, r5
  404e12:	0c22      	lsrs	r2, r4, #16
  404e14:	0c2c      	lsrs	r4, r5, #16
  404e16:	fb09 4202 	mla	r2, r9, r2, r4
  404e1a:	b2ad      	uxth	r5, r5
  404e1c:	1b75      	subs	r5, r6, r5
  404e1e:	b296      	uxth	r6, r2
  404e20:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  404e24:	fa15 f383 	uxtah	r3, r5, r3
  404e28:	eb06 4623 	add.w	r6, r6, r3, asr #16
  404e2c:	b29b      	uxth	r3, r3
  404e2e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  404e32:	45e2      	cmp	sl, ip
  404e34:	ea4f 4512 	mov.w	r5, r2, lsr #16
  404e38:	f84e 3b04 	str.w	r3, [lr], #4
  404e3c:	ea4f 4626 	mov.w	r6, r6, asr #16
  404e40:	d2e0      	bcs.n	404e04 <quorem+0x48>
  404e42:	9b00      	ldr	r3, [sp, #0]
  404e44:	f85b 3003 	ldr.w	r3, [fp, r3]
  404e48:	b993      	cbnz	r3, 404e70 <quorem+0xb4>
  404e4a:	9c01      	ldr	r4, [sp, #4]
  404e4c:	1f23      	subs	r3, r4, #4
  404e4e:	459b      	cmp	fp, r3
  404e50:	d20c      	bcs.n	404e6c <quorem+0xb0>
  404e52:	f854 3c04 	ldr.w	r3, [r4, #-4]
  404e56:	b94b      	cbnz	r3, 404e6c <quorem+0xb0>
  404e58:	f1a4 0308 	sub.w	r3, r4, #8
  404e5c:	e002      	b.n	404e64 <quorem+0xa8>
  404e5e:	681a      	ldr	r2, [r3, #0]
  404e60:	3b04      	subs	r3, #4
  404e62:	b91a      	cbnz	r2, 404e6c <quorem+0xb0>
  404e64:	459b      	cmp	fp, r3
  404e66:	f108 38ff 	add.w	r8, r8, #4294967295
  404e6a:	d3f8      	bcc.n	404e5e <quorem+0xa2>
  404e6c:	f8c0 8010 	str.w	r8, [r0, #16]
  404e70:	4604      	mov	r4, r0
  404e72:	f001 fc9f 	bl	4067b4 <__mcmp>
  404e76:	2800      	cmp	r0, #0
  404e78:	db2e      	blt.n	404ed8 <quorem+0x11c>
  404e7a:	f109 0901 	add.w	r9, r9, #1
  404e7e:	465d      	mov	r5, fp
  404e80:	2300      	movs	r3, #0
  404e82:	f857 1b04 	ldr.w	r1, [r7], #4
  404e86:	6828      	ldr	r0, [r5, #0]
  404e88:	b28a      	uxth	r2, r1
  404e8a:	1a9a      	subs	r2, r3, r2
  404e8c:	0c0b      	lsrs	r3, r1, #16
  404e8e:	fa12 f280 	uxtah	r2, r2, r0
  404e92:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  404e96:	eb03 4322 	add.w	r3, r3, r2, asr #16
  404e9a:	b292      	uxth	r2, r2
  404e9c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  404ea0:	45ba      	cmp	sl, r7
  404ea2:	f845 2b04 	str.w	r2, [r5], #4
  404ea6:	ea4f 4323 	mov.w	r3, r3, asr #16
  404eaa:	d2ea      	bcs.n	404e82 <quorem+0xc6>
  404eac:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  404eb0:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  404eb4:	b982      	cbnz	r2, 404ed8 <quorem+0x11c>
  404eb6:	1f1a      	subs	r2, r3, #4
  404eb8:	4593      	cmp	fp, r2
  404eba:	d20b      	bcs.n	404ed4 <quorem+0x118>
  404ebc:	f853 2c04 	ldr.w	r2, [r3, #-4]
  404ec0:	b942      	cbnz	r2, 404ed4 <quorem+0x118>
  404ec2:	3b08      	subs	r3, #8
  404ec4:	e002      	b.n	404ecc <quorem+0x110>
  404ec6:	681a      	ldr	r2, [r3, #0]
  404ec8:	3b04      	subs	r3, #4
  404eca:	b91a      	cbnz	r2, 404ed4 <quorem+0x118>
  404ecc:	459b      	cmp	fp, r3
  404ece:	f108 38ff 	add.w	r8, r8, #4294967295
  404ed2:	d3f8      	bcc.n	404ec6 <quorem+0x10a>
  404ed4:	f8c4 8010 	str.w	r8, [r4, #16]
  404ed8:	4648      	mov	r0, r9
  404eda:	b003      	add	sp, #12
  404edc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404ee0:	2000      	movs	r0, #0
  404ee2:	4770      	bx	lr
  404ee4:	0000      	movs	r0, r0
	...

00404ee8 <_dtoa_r>:
  404ee8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404eec:	6c01      	ldr	r1, [r0, #64]	; 0x40
  404eee:	b09b      	sub	sp, #108	; 0x6c
  404ef0:	4604      	mov	r4, r0
  404ef2:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  404ef4:	4692      	mov	sl, r2
  404ef6:	469b      	mov	fp, r3
  404ef8:	b141      	cbz	r1, 404f0c <_dtoa_r+0x24>
  404efa:	6c42      	ldr	r2, [r0, #68]	; 0x44
  404efc:	604a      	str	r2, [r1, #4]
  404efe:	2301      	movs	r3, #1
  404f00:	4093      	lsls	r3, r2
  404f02:	608b      	str	r3, [r1, #8]
  404f04:	f001 fa7e 	bl	406404 <_Bfree>
  404f08:	2300      	movs	r3, #0
  404f0a:	6423      	str	r3, [r4, #64]	; 0x40
  404f0c:	f1bb 0f00 	cmp.w	fp, #0
  404f10:	465d      	mov	r5, fp
  404f12:	db35      	blt.n	404f80 <_dtoa_r+0x98>
  404f14:	2300      	movs	r3, #0
  404f16:	6033      	str	r3, [r6, #0]
  404f18:	4b9d      	ldr	r3, [pc, #628]	; (405190 <_dtoa_r+0x2a8>)
  404f1a:	43ab      	bics	r3, r5
  404f1c:	d015      	beq.n	404f4a <_dtoa_r+0x62>
  404f1e:	4650      	mov	r0, sl
  404f20:	4659      	mov	r1, fp
  404f22:	2200      	movs	r2, #0
  404f24:	2300      	movs	r3, #0
  404f26:	f002 fde7 	bl	407af8 <__aeabi_dcmpeq>
  404f2a:	4680      	mov	r8, r0
  404f2c:	2800      	cmp	r0, #0
  404f2e:	d02d      	beq.n	404f8c <_dtoa_r+0xa4>
  404f30:	9a26      	ldr	r2, [sp, #152]	; 0x98
  404f32:	2301      	movs	r3, #1
  404f34:	6013      	str	r3, [r2, #0]
  404f36:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  404f38:	2b00      	cmp	r3, #0
  404f3a:	f000 80bd 	beq.w	4050b8 <_dtoa_r+0x1d0>
  404f3e:	4895      	ldr	r0, [pc, #596]	; (405194 <_dtoa_r+0x2ac>)
  404f40:	6018      	str	r0, [r3, #0]
  404f42:	3801      	subs	r0, #1
  404f44:	b01b      	add	sp, #108	; 0x6c
  404f46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404f4a:	9a26      	ldr	r2, [sp, #152]	; 0x98
  404f4c:	f242 730f 	movw	r3, #9999	; 0x270f
  404f50:	6013      	str	r3, [r2, #0]
  404f52:	f1ba 0f00 	cmp.w	sl, #0
  404f56:	d10d      	bne.n	404f74 <_dtoa_r+0x8c>
  404f58:	f3c5 0513 	ubfx	r5, r5, #0, #20
  404f5c:	b955      	cbnz	r5, 404f74 <_dtoa_r+0x8c>
  404f5e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  404f60:	488d      	ldr	r0, [pc, #564]	; (405198 <_dtoa_r+0x2b0>)
  404f62:	2b00      	cmp	r3, #0
  404f64:	d0ee      	beq.n	404f44 <_dtoa_r+0x5c>
  404f66:	f100 0308 	add.w	r3, r0, #8
  404f6a:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  404f6c:	6013      	str	r3, [r2, #0]
  404f6e:	b01b      	add	sp, #108	; 0x6c
  404f70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404f74:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  404f76:	4889      	ldr	r0, [pc, #548]	; (40519c <_dtoa_r+0x2b4>)
  404f78:	2b00      	cmp	r3, #0
  404f7a:	d0e3      	beq.n	404f44 <_dtoa_r+0x5c>
  404f7c:	1cc3      	adds	r3, r0, #3
  404f7e:	e7f4      	b.n	404f6a <_dtoa_r+0x82>
  404f80:	2301      	movs	r3, #1
  404f82:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  404f86:	6033      	str	r3, [r6, #0]
  404f88:	46ab      	mov	fp, r5
  404f8a:	e7c5      	b.n	404f18 <_dtoa_r+0x30>
  404f8c:	aa18      	add	r2, sp, #96	; 0x60
  404f8e:	ab19      	add	r3, sp, #100	; 0x64
  404f90:	9201      	str	r2, [sp, #4]
  404f92:	9300      	str	r3, [sp, #0]
  404f94:	4652      	mov	r2, sl
  404f96:	465b      	mov	r3, fp
  404f98:	4620      	mov	r0, r4
  404f9a:	f001 fcab 	bl	4068f4 <__d2b>
  404f9e:	0d2b      	lsrs	r3, r5, #20
  404fa0:	4681      	mov	r9, r0
  404fa2:	d071      	beq.n	405088 <_dtoa_r+0x1a0>
  404fa4:	f3cb 0213 	ubfx	r2, fp, #0, #20
  404fa8:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  404fac:	9f18      	ldr	r7, [sp, #96]	; 0x60
  404fae:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  404fb2:	4650      	mov	r0, sl
  404fb4:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  404fb8:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  404fbc:	2200      	movs	r2, #0
  404fbe:	4b78      	ldr	r3, [pc, #480]	; (4051a0 <_dtoa_r+0x2b8>)
  404fc0:	f002 f97e 	bl	4072c0 <__aeabi_dsub>
  404fc4:	a36c      	add	r3, pc, #432	; (adr r3, 405178 <_dtoa_r+0x290>)
  404fc6:	e9d3 2300 	ldrd	r2, r3, [r3]
  404fca:	f002 fb2d 	bl	407628 <__aeabi_dmul>
  404fce:	a36c      	add	r3, pc, #432	; (adr r3, 405180 <_dtoa_r+0x298>)
  404fd0:	e9d3 2300 	ldrd	r2, r3, [r3]
  404fd4:	f002 f976 	bl	4072c4 <__adddf3>
  404fd8:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404fdc:	4630      	mov	r0, r6
  404fde:	f002 fabd 	bl	40755c <__aeabi_i2d>
  404fe2:	a369      	add	r3, pc, #420	; (adr r3, 405188 <_dtoa_r+0x2a0>)
  404fe4:	e9d3 2300 	ldrd	r2, r3, [r3]
  404fe8:	f002 fb1e 	bl	407628 <__aeabi_dmul>
  404fec:	4602      	mov	r2, r0
  404fee:	460b      	mov	r3, r1
  404ff0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404ff4:	f002 f966 	bl	4072c4 <__adddf3>
  404ff8:	e9cd 0104 	strd	r0, r1, [sp, #16]
  404ffc:	f002 fdc4 	bl	407b88 <__aeabi_d2iz>
  405000:	2200      	movs	r2, #0
  405002:	9002      	str	r0, [sp, #8]
  405004:	2300      	movs	r3, #0
  405006:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40500a:	f002 fd7f 	bl	407b0c <__aeabi_dcmplt>
  40500e:	2800      	cmp	r0, #0
  405010:	f040 8173 	bne.w	4052fa <_dtoa_r+0x412>
  405014:	9d02      	ldr	r5, [sp, #8]
  405016:	2d16      	cmp	r5, #22
  405018:	f200 815d 	bhi.w	4052d6 <_dtoa_r+0x3ee>
  40501c:	4b61      	ldr	r3, [pc, #388]	; (4051a4 <_dtoa_r+0x2bc>)
  40501e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  405022:	e9d3 0100 	ldrd	r0, r1, [r3]
  405026:	4652      	mov	r2, sl
  405028:	465b      	mov	r3, fp
  40502a:	f002 fd8d 	bl	407b48 <__aeabi_dcmpgt>
  40502e:	2800      	cmp	r0, #0
  405030:	f000 81c5 	beq.w	4053be <_dtoa_r+0x4d6>
  405034:	1e6b      	subs	r3, r5, #1
  405036:	9302      	str	r3, [sp, #8]
  405038:	2300      	movs	r3, #0
  40503a:	930e      	str	r3, [sp, #56]	; 0x38
  40503c:	1bbf      	subs	r7, r7, r6
  40503e:	1e7b      	subs	r3, r7, #1
  405040:	9306      	str	r3, [sp, #24]
  405042:	f100 8154 	bmi.w	4052ee <_dtoa_r+0x406>
  405046:	2300      	movs	r3, #0
  405048:	9308      	str	r3, [sp, #32]
  40504a:	9b02      	ldr	r3, [sp, #8]
  40504c:	2b00      	cmp	r3, #0
  40504e:	f2c0 8145 	blt.w	4052dc <_dtoa_r+0x3f4>
  405052:	9a06      	ldr	r2, [sp, #24]
  405054:	930d      	str	r3, [sp, #52]	; 0x34
  405056:	4611      	mov	r1, r2
  405058:	4419      	add	r1, r3
  40505a:	2300      	movs	r3, #0
  40505c:	9106      	str	r1, [sp, #24]
  40505e:	930c      	str	r3, [sp, #48]	; 0x30
  405060:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405062:	2b09      	cmp	r3, #9
  405064:	d82a      	bhi.n	4050bc <_dtoa_r+0x1d4>
  405066:	2b05      	cmp	r3, #5
  405068:	f340 865b 	ble.w	405d22 <_dtoa_r+0xe3a>
  40506c:	3b04      	subs	r3, #4
  40506e:	9324      	str	r3, [sp, #144]	; 0x90
  405070:	2500      	movs	r5, #0
  405072:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405074:	3b02      	subs	r3, #2
  405076:	2b03      	cmp	r3, #3
  405078:	f200 8642 	bhi.w	405d00 <_dtoa_r+0xe18>
  40507c:	e8df f013 	tbh	[pc, r3, lsl #1]
  405080:	02c903d4 	.word	0x02c903d4
  405084:	046103df 	.word	0x046103df
  405088:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40508a:	9e19      	ldr	r6, [sp, #100]	; 0x64
  40508c:	443e      	add	r6, r7
  40508e:	f206 4332 	addw	r3, r6, #1074	; 0x432
  405092:	2b20      	cmp	r3, #32
  405094:	f340 818e 	ble.w	4053b4 <_dtoa_r+0x4cc>
  405098:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  40509c:	f206 4012 	addw	r0, r6, #1042	; 0x412
  4050a0:	409d      	lsls	r5, r3
  4050a2:	fa2a f000 	lsr.w	r0, sl, r0
  4050a6:	4328      	orrs	r0, r5
  4050a8:	f002 fa48 	bl	40753c <__aeabi_ui2d>
  4050ac:	2301      	movs	r3, #1
  4050ae:	3e01      	subs	r6, #1
  4050b0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4050b4:	9314      	str	r3, [sp, #80]	; 0x50
  4050b6:	e781      	b.n	404fbc <_dtoa_r+0xd4>
  4050b8:	483b      	ldr	r0, [pc, #236]	; (4051a8 <_dtoa_r+0x2c0>)
  4050ba:	e743      	b.n	404f44 <_dtoa_r+0x5c>
  4050bc:	2100      	movs	r1, #0
  4050be:	6461      	str	r1, [r4, #68]	; 0x44
  4050c0:	4620      	mov	r0, r4
  4050c2:	9125      	str	r1, [sp, #148]	; 0x94
  4050c4:	f001 f978 	bl	4063b8 <_Balloc>
  4050c8:	f04f 33ff 	mov.w	r3, #4294967295
  4050cc:	930a      	str	r3, [sp, #40]	; 0x28
  4050ce:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4050d0:	930f      	str	r3, [sp, #60]	; 0x3c
  4050d2:	2301      	movs	r3, #1
  4050d4:	9004      	str	r0, [sp, #16]
  4050d6:	6420      	str	r0, [r4, #64]	; 0x40
  4050d8:	9224      	str	r2, [sp, #144]	; 0x90
  4050da:	930b      	str	r3, [sp, #44]	; 0x2c
  4050dc:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4050de:	2b00      	cmp	r3, #0
  4050e0:	f2c0 80d9 	blt.w	405296 <_dtoa_r+0x3ae>
  4050e4:	9a02      	ldr	r2, [sp, #8]
  4050e6:	2a0e      	cmp	r2, #14
  4050e8:	f300 80d5 	bgt.w	405296 <_dtoa_r+0x3ae>
  4050ec:	4b2d      	ldr	r3, [pc, #180]	; (4051a4 <_dtoa_r+0x2bc>)
  4050ee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4050f2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4050f6:	e9cd 2308 	strd	r2, r3, [sp, #32]
  4050fa:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4050fc:	2b00      	cmp	r3, #0
  4050fe:	f2c0 83ba 	blt.w	405876 <_dtoa_r+0x98e>
  405102:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  405106:	4650      	mov	r0, sl
  405108:	462a      	mov	r2, r5
  40510a:	4633      	mov	r3, r6
  40510c:	4659      	mov	r1, fp
  40510e:	f002 fbb5 	bl	40787c <__aeabi_ddiv>
  405112:	f002 fd39 	bl	407b88 <__aeabi_d2iz>
  405116:	4680      	mov	r8, r0
  405118:	f002 fa20 	bl	40755c <__aeabi_i2d>
  40511c:	462a      	mov	r2, r5
  40511e:	4633      	mov	r3, r6
  405120:	f002 fa82 	bl	407628 <__aeabi_dmul>
  405124:	460b      	mov	r3, r1
  405126:	4602      	mov	r2, r0
  405128:	4659      	mov	r1, fp
  40512a:	4650      	mov	r0, sl
  40512c:	f002 f8c8 	bl	4072c0 <__aeabi_dsub>
  405130:	9d04      	ldr	r5, [sp, #16]
  405132:	f108 0330 	add.w	r3, r8, #48	; 0x30
  405136:	702b      	strb	r3, [r5, #0]
  405138:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40513a:	2b01      	cmp	r3, #1
  40513c:	4606      	mov	r6, r0
  40513e:	460f      	mov	r7, r1
  405140:	f105 0501 	add.w	r5, r5, #1
  405144:	d068      	beq.n	405218 <_dtoa_r+0x330>
  405146:	2200      	movs	r2, #0
  405148:	4b18      	ldr	r3, [pc, #96]	; (4051ac <_dtoa_r+0x2c4>)
  40514a:	f002 fa6d 	bl	407628 <__aeabi_dmul>
  40514e:	2200      	movs	r2, #0
  405150:	2300      	movs	r3, #0
  405152:	4606      	mov	r6, r0
  405154:	460f      	mov	r7, r1
  405156:	f002 fccf 	bl	407af8 <__aeabi_dcmpeq>
  40515a:	2800      	cmp	r0, #0
  40515c:	f040 8088 	bne.w	405270 <_dtoa_r+0x388>
  405160:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  405164:	f04f 0a00 	mov.w	sl, #0
  405168:	f8df b040 	ldr.w	fp, [pc, #64]	; 4051ac <_dtoa_r+0x2c4>
  40516c:	940c      	str	r4, [sp, #48]	; 0x30
  40516e:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  405172:	e028      	b.n	4051c6 <_dtoa_r+0x2de>
  405174:	f3af 8000 	nop.w
  405178:	636f4361 	.word	0x636f4361
  40517c:	3fd287a7 	.word	0x3fd287a7
  405180:	8b60c8b3 	.word	0x8b60c8b3
  405184:	3fc68a28 	.word	0x3fc68a28
  405188:	509f79fb 	.word	0x509f79fb
  40518c:	3fd34413 	.word	0x3fd34413
  405190:	7ff00000 	.word	0x7ff00000
  405194:	004081a9 	.word	0x004081a9
  405198:	004081cc 	.word	0x004081cc
  40519c:	004081d8 	.word	0x004081d8
  4051a0:	3ff80000 	.word	0x3ff80000
  4051a4:	00408208 	.word	0x00408208
  4051a8:	004081a8 	.word	0x004081a8
  4051ac:	40240000 	.word	0x40240000
  4051b0:	f002 fa3a 	bl	407628 <__aeabi_dmul>
  4051b4:	2200      	movs	r2, #0
  4051b6:	2300      	movs	r3, #0
  4051b8:	4606      	mov	r6, r0
  4051ba:	460f      	mov	r7, r1
  4051bc:	f002 fc9c 	bl	407af8 <__aeabi_dcmpeq>
  4051c0:	2800      	cmp	r0, #0
  4051c2:	f040 83c1 	bne.w	405948 <_dtoa_r+0xa60>
  4051c6:	4642      	mov	r2, r8
  4051c8:	464b      	mov	r3, r9
  4051ca:	4630      	mov	r0, r6
  4051cc:	4639      	mov	r1, r7
  4051ce:	f002 fb55 	bl	40787c <__aeabi_ddiv>
  4051d2:	f002 fcd9 	bl	407b88 <__aeabi_d2iz>
  4051d6:	4604      	mov	r4, r0
  4051d8:	f002 f9c0 	bl	40755c <__aeabi_i2d>
  4051dc:	4642      	mov	r2, r8
  4051de:	464b      	mov	r3, r9
  4051e0:	f002 fa22 	bl	407628 <__aeabi_dmul>
  4051e4:	4602      	mov	r2, r0
  4051e6:	460b      	mov	r3, r1
  4051e8:	4630      	mov	r0, r6
  4051ea:	4639      	mov	r1, r7
  4051ec:	f002 f868 	bl	4072c0 <__aeabi_dsub>
  4051f0:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  4051f4:	9e04      	ldr	r6, [sp, #16]
  4051f6:	f805 eb01 	strb.w	lr, [r5], #1
  4051fa:	eba5 0e06 	sub.w	lr, r5, r6
  4051fe:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  405200:	45b6      	cmp	lr, r6
  405202:	e9cd 0106 	strd	r0, r1, [sp, #24]
  405206:	4652      	mov	r2, sl
  405208:	465b      	mov	r3, fp
  40520a:	d1d1      	bne.n	4051b0 <_dtoa_r+0x2c8>
  40520c:	46a0      	mov	r8, r4
  40520e:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  405212:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405214:	4606      	mov	r6, r0
  405216:	460f      	mov	r7, r1
  405218:	4632      	mov	r2, r6
  40521a:	463b      	mov	r3, r7
  40521c:	4630      	mov	r0, r6
  40521e:	4639      	mov	r1, r7
  405220:	f002 f850 	bl	4072c4 <__adddf3>
  405224:	4606      	mov	r6, r0
  405226:	460f      	mov	r7, r1
  405228:	4602      	mov	r2, r0
  40522a:	460b      	mov	r3, r1
  40522c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405230:	f002 fc6c 	bl	407b0c <__aeabi_dcmplt>
  405234:	b948      	cbnz	r0, 40524a <_dtoa_r+0x362>
  405236:	4632      	mov	r2, r6
  405238:	463b      	mov	r3, r7
  40523a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40523e:	f002 fc5b 	bl	407af8 <__aeabi_dcmpeq>
  405242:	b1a8      	cbz	r0, 405270 <_dtoa_r+0x388>
  405244:	f018 0f01 	tst.w	r8, #1
  405248:	d012      	beq.n	405270 <_dtoa_r+0x388>
  40524a:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40524e:	9a04      	ldr	r2, [sp, #16]
  405250:	1e6b      	subs	r3, r5, #1
  405252:	e004      	b.n	40525e <_dtoa_r+0x376>
  405254:	429a      	cmp	r2, r3
  405256:	f000 8401 	beq.w	405a5c <_dtoa_r+0xb74>
  40525a:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  40525e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  405262:	f103 0501 	add.w	r5, r3, #1
  405266:	d0f5      	beq.n	405254 <_dtoa_r+0x36c>
  405268:	f108 0801 	add.w	r8, r8, #1
  40526c:	f883 8000 	strb.w	r8, [r3]
  405270:	4649      	mov	r1, r9
  405272:	4620      	mov	r0, r4
  405274:	f001 f8c6 	bl	406404 <_Bfree>
  405278:	2200      	movs	r2, #0
  40527a:	9b02      	ldr	r3, [sp, #8]
  40527c:	702a      	strb	r2, [r5, #0]
  40527e:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405280:	3301      	adds	r3, #1
  405282:	6013      	str	r3, [r2, #0]
  405284:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405286:	2b00      	cmp	r3, #0
  405288:	f000 839e 	beq.w	4059c8 <_dtoa_r+0xae0>
  40528c:	9804      	ldr	r0, [sp, #16]
  40528e:	601d      	str	r5, [r3, #0]
  405290:	b01b      	add	sp, #108	; 0x6c
  405292:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405296:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  405298:	2a00      	cmp	r2, #0
  40529a:	d03e      	beq.n	40531a <_dtoa_r+0x432>
  40529c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40529e:	2a01      	cmp	r2, #1
  4052a0:	f340 8311 	ble.w	4058c6 <_dtoa_r+0x9de>
  4052a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4052a6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4052a8:	1e5f      	subs	r7, r3, #1
  4052aa:	42ba      	cmp	r2, r7
  4052ac:	f2c0 838f 	blt.w	4059ce <_dtoa_r+0xae6>
  4052b0:	1bd7      	subs	r7, r2, r7
  4052b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4052b4:	2b00      	cmp	r3, #0
  4052b6:	f2c0 848b 	blt.w	405bd0 <_dtoa_r+0xce8>
  4052ba:	9d08      	ldr	r5, [sp, #32]
  4052bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4052be:	9a08      	ldr	r2, [sp, #32]
  4052c0:	441a      	add	r2, r3
  4052c2:	9208      	str	r2, [sp, #32]
  4052c4:	9a06      	ldr	r2, [sp, #24]
  4052c6:	2101      	movs	r1, #1
  4052c8:	441a      	add	r2, r3
  4052ca:	4620      	mov	r0, r4
  4052cc:	9206      	str	r2, [sp, #24]
  4052ce:	f001 f933 	bl	406538 <__i2b>
  4052d2:	4606      	mov	r6, r0
  4052d4:	e024      	b.n	405320 <_dtoa_r+0x438>
  4052d6:	2301      	movs	r3, #1
  4052d8:	930e      	str	r3, [sp, #56]	; 0x38
  4052da:	e6af      	b.n	40503c <_dtoa_r+0x154>
  4052dc:	9a08      	ldr	r2, [sp, #32]
  4052de:	9b02      	ldr	r3, [sp, #8]
  4052e0:	1ad2      	subs	r2, r2, r3
  4052e2:	425b      	negs	r3, r3
  4052e4:	930c      	str	r3, [sp, #48]	; 0x30
  4052e6:	2300      	movs	r3, #0
  4052e8:	9208      	str	r2, [sp, #32]
  4052ea:	930d      	str	r3, [sp, #52]	; 0x34
  4052ec:	e6b8      	b.n	405060 <_dtoa_r+0x178>
  4052ee:	f1c7 0301 	rsb	r3, r7, #1
  4052f2:	9308      	str	r3, [sp, #32]
  4052f4:	2300      	movs	r3, #0
  4052f6:	9306      	str	r3, [sp, #24]
  4052f8:	e6a7      	b.n	40504a <_dtoa_r+0x162>
  4052fa:	9d02      	ldr	r5, [sp, #8]
  4052fc:	4628      	mov	r0, r5
  4052fe:	f002 f92d 	bl	40755c <__aeabi_i2d>
  405302:	4602      	mov	r2, r0
  405304:	460b      	mov	r3, r1
  405306:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40530a:	f002 fbf5 	bl	407af8 <__aeabi_dcmpeq>
  40530e:	2800      	cmp	r0, #0
  405310:	f47f ae80 	bne.w	405014 <_dtoa_r+0x12c>
  405314:	1e6b      	subs	r3, r5, #1
  405316:	9302      	str	r3, [sp, #8]
  405318:	e67c      	b.n	405014 <_dtoa_r+0x12c>
  40531a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40531c:	9d08      	ldr	r5, [sp, #32]
  40531e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  405320:	2d00      	cmp	r5, #0
  405322:	dd0c      	ble.n	40533e <_dtoa_r+0x456>
  405324:	9906      	ldr	r1, [sp, #24]
  405326:	2900      	cmp	r1, #0
  405328:	460b      	mov	r3, r1
  40532a:	dd08      	ble.n	40533e <_dtoa_r+0x456>
  40532c:	42a9      	cmp	r1, r5
  40532e:	9a08      	ldr	r2, [sp, #32]
  405330:	bfa8      	it	ge
  405332:	462b      	movge	r3, r5
  405334:	1ad2      	subs	r2, r2, r3
  405336:	1aed      	subs	r5, r5, r3
  405338:	1acb      	subs	r3, r1, r3
  40533a:	9208      	str	r2, [sp, #32]
  40533c:	9306      	str	r3, [sp, #24]
  40533e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405340:	b1d3      	cbz	r3, 405378 <_dtoa_r+0x490>
  405342:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405344:	2b00      	cmp	r3, #0
  405346:	f000 82b7 	beq.w	4058b8 <_dtoa_r+0x9d0>
  40534a:	2f00      	cmp	r7, #0
  40534c:	dd10      	ble.n	405370 <_dtoa_r+0x488>
  40534e:	4631      	mov	r1, r6
  405350:	463a      	mov	r2, r7
  405352:	4620      	mov	r0, r4
  405354:	f001 f98c 	bl	406670 <__pow5mult>
  405358:	464a      	mov	r2, r9
  40535a:	4601      	mov	r1, r0
  40535c:	4606      	mov	r6, r0
  40535e:	4620      	mov	r0, r4
  405360:	f001 f8f4 	bl	40654c <__multiply>
  405364:	4649      	mov	r1, r9
  405366:	4680      	mov	r8, r0
  405368:	4620      	mov	r0, r4
  40536a:	f001 f84b 	bl	406404 <_Bfree>
  40536e:	46c1      	mov	r9, r8
  405370:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405372:	1bda      	subs	r2, r3, r7
  405374:	f040 82a1 	bne.w	4058ba <_dtoa_r+0x9d2>
  405378:	2101      	movs	r1, #1
  40537a:	4620      	mov	r0, r4
  40537c:	f001 f8dc 	bl	406538 <__i2b>
  405380:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405382:	2b00      	cmp	r3, #0
  405384:	4680      	mov	r8, r0
  405386:	dd1c      	ble.n	4053c2 <_dtoa_r+0x4da>
  405388:	4601      	mov	r1, r0
  40538a:	461a      	mov	r2, r3
  40538c:	4620      	mov	r0, r4
  40538e:	f001 f96f 	bl	406670 <__pow5mult>
  405392:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405394:	2b01      	cmp	r3, #1
  405396:	4680      	mov	r8, r0
  405398:	f340 8254 	ble.w	405844 <_dtoa_r+0x95c>
  40539c:	2300      	movs	r3, #0
  40539e:	930c      	str	r3, [sp, #48]	; 0x30
  4053a0:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4053a4:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  4053a8:	6918      	ldr	r0, [r3, #16]
  4053aa:	f001 f875 	bl	406498 <__hi0bits>
  4053ae:	f1c0 0020 	rsb	r0, r0, #32
  4053b2:	e010      	b.n	4053d6 <_dtoa_r+0x4ee>
  4053b4:	f1c3 0520 	rsb	r5, r3, #32
  4053b8:	fa0a f005 	lsl.w	r0, sl, r5
  4053bc:	e674      	b.n	4050a8 <_dtoa_r+0x1c0>
  4053be:	900e      	str	r0, [sp, #56]	; 0x38
  4053c0:	e63c      	b.n	40503c <_dtoa_r+0x154>
  4053c2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4053c4:	2b01      	cmp	r3, #1
  4053c6:	f340 8287 	ble.w	4058d8 <_dtoa_r+0x9f0>
  4053ca:	2300      	movs	r3, #0
  4053cc:	930c      	str	r3, [sp, #48]	; 0x30
  4053ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4053d0:	2001      	movs	r0, #1
  4053d2:	2b00      	cmp	r3, #0
  4053d4:	d1e4      	bne.n	4053a0 <_dtoa_r+0x4b8>
  4053d6:	9a06      	ldr	r2, [sp, #24]
  4053d8:	4410      	add	r0, r2
  4053da:	f010 001f 	ands.w	r0, r0, #31
  4053de:	f000 80a1 	beq.w	405524 <_dtoa_r+0x63c>
  4053e2:	f1c0 0320 	rsb	r3, r0, #32
  4053e6:	2b04      	cmp	r3, #4
  4053e8:	f340 849e 	ble.w	405d28 <_dtoa_r+0xe40>
  4053ec:	9b08      	ldr	r3, [sp, #32]
  4053ee:	f1c0 001c 	rsb	r0, r0, #28
  4053f2:	4403      	add	r3, r0
  4053f4:	9308      	str	r3, [sp, #32]
  4053f6:	4613      	mov	r3, r2
  4053f8:	4403      	add	r3, r0
  4053fa:	4405      	add	r5, r0
  4053fc:	9306      	str	r3, [sp, #24]
  4053fe:	9b08      	ldr	r3, [sp, #32]
  405400:	2b00      	cmp	r3, #0
  405402:	dd05      	ble.n	405410 <_dtoa_r+0x528>
  405404:	4649      	mov	r1, r9
  405406:	461a      	mov	r2, r3
  405408:	4620      	mov	r0, r4
  40540a:	f001 f981 	bl	406710 <__lshift>
  40540e:	4681      	mov	r9, r0
  405410:	9b06      	ldr	r3, [sp, #24]
  405412:	2b00      	cmp	r3, #0
  405414:	dd05      	ble.n	405422 <_dtoa_r+0x53a>
  405416:	4641      	mov	r1, r8
  405418:	461a      	mov	r2, r3
  40541a:	4620      	mov	r0, r4
  40541c:	f001 f978 	bl	406710 <__lshift>
  405420:	4680      	mov	r8, r0
  405422:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405424:	2b00      	cmp	r3, #0
  405426:	f040 8086 	bne.w	405536 <_dtoa_r+0x64e>
  40542a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40542c:	2b00      	cmp	r3, #0
  40542e:	f340 8266 	ble.w	4058fe <_dtoa_r+0xa16>
  405432:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405434:	2b00      	cmp	r3, #0
  405436:	f000 8098 	beq.w	40556a <_dtoa_r+0x682>
  40543a:	2d00      	cmp	r5, #0
  40543c:	dd05      	ble.n	40544a <_dtoa_r+0x562>
  40543e:	4631      	mov	r1, r6
  405440:	462a      	mov	r2, r5
  405442:	4620      	mov	r0, r4
  405444:	f001 f964 	bl	406710 <__lshift>
  405448:	4606      	mov	r6, r0
  40544a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40544c:	2b00      	cmp	r3, #0
  40544e:	f040 8337 	bne.w	405ac0 <_dtoa_r+0xbd8>
  405452:	9606      	str	r6, [sp, #24]
  405454:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405456:	9a04      	ldr	r2, [sp, #16]
  405458:	f8dd b018 	ldr.w	fp, [sp, #24]
  40545c:	3b01      	subs	r3, #1
  40545e:	18d3      	adds	r3, r2, r3
  405460:	930b      	str	r3, [sp, #44]	; 0x2c
  405462:	f00a 0301 	and.w	r3, sl, #1
  405466:	930c      	str	r3, [sp, #48]	; 0x30
  405468:	4617      	mov	r7, r2
  40546a:	46c2      	mov	sl, r8
  40546c:	4651      	mov	r1, sl
  40546e:	4648      	mov	r0, r9
  405470:	f7ff fca4 	bl	404dbc <quorem>
  405474:	4631      	mov	r1, r6
  405476:	4605      	mov	r5, r0
  405478:	4648      	mov	r0, r9
  40547a:	f001 f99b 	bl	4067b4 <__mcmp>
  40547e:	465a      	mov	r2, fp
  405480:	900a      	str	r0, [sp, #40]	; 0x28
  405482:	4651      	mov	r1, sl
  405484:	4620      	mov	r0, r4
  405486:	f001 f9b1 	bl	4067ec <__mdiff>
  40548a:	68c2      	ldr	r2, [r0, #12]
  40548c:	4680      	mov	r8, r0
  40548e:	f105 0330 	add.w	r3, r5, #48	; 0x30
  405492:	2a00      	cmp	r2, #0
  405494:	f040 822b 	bne.w	4058ee <_dtoa_r+0xa06>
  405498:	4601      	mov	r1, r0
  40549a:	4648      	mov	r0, r9
  40549c:	9308      	str	r3, [sp, #32]
  40549e:	f001 f989 	bl	4067b4 <__mcmp>
  4054a2:	4641      	mov	r1, r8
  4054a4:	9006      	str	r0, [sp, #24]
  4054a6:	4620      	mov	r0, r4
  4054a8:	f000 ffac 	bl	406404 <_Bfree>
  4054ac:	9a06      	ldr	r2, [sp, #24]
  4054ae:	9b08      	ldr	r3, [sp, #32]
  4054b0:	b932      	cbnz	r2, 4054c0 <_dtoa_r+0x5d8>
  4054b2:	9924      	ldr	r1, [sp, #144]	; 0x90
  4054b4:	b921      	cbnz	r1, 4054c0 <_dtoa_r+0x5d8>
  4054b6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4054b8:	2a00      	cmp	r2, #0
  4054ba:	f000 83ef 	beq.w	405c9c <_dtoa_r+0xdb4>
  4054be:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4054c0:	990a      	ldr	r1, [sp, #40]	; 0x28
  4054c2:	2900      	cmp	r1, #0
  4054c4:	f2c0 829f 	blt.w	405a06 <_dtoa_r+0xb1e>
  4054c8:	d105      	bne.n	4054d6 <_dtoa_r+0x5ee>
  4054ca:	9924      	ldr	r1, [sp, #144]	; 0x90
  4054cc:	b919      	cbnz	r1, 4054d6 <_dtoa_r+0x5ee>
  4054ce:	990c      	ldr	r1, [sp, #48]	; 0x30
  4054d0:	2900      	cmp	r1, #0
  4054d2:	f000 8298 	beq.w	405a06 <_dtoa_r+0xb1e>
  4054d6:	2a00      	cmp	r2, #0
  4054d8:	f300 8306 	bgt.w	405ae8 <_dtoa_r+0xc00>
  4054dc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4054de:	703b      	strb	r3, [r7, #0]
  4054e0:	f107 0801 	add.w	r8, r7, #1
  4054e4:	4297      	cmp	r7, r2
  4054e6:	4645      	mov	r5, r8
  4054e8:	f000 830c 	beq.w	405b04 <_dtoa_r+0xc1c>
  4054ec:	4649      	mov	r1, r9
  4054ee:	2300      	movs	r3, #0
  4054f0:	220a      	movs	r2, #10
  4054f2:	4620      	mov	r0, r4
  4054f4:	f000 ff90 	bl	406418 <__multadd>
  4054f8:	455e      	cmp	r6, fp
  4054fa:	4681      	mov	r9, r0
  4054fc:	4631      	mov	r1, r6
  4054fe:	f04f 0300 	mov.w	r3, #0
  405502:	f04f 020a 	mov.w	r2, #10
  405506:	4620      	mov	r0, r4
  405508:	f000 81eb 	beq.w	4058e2 <_dtoa_r+0x9fa>
  40550c:	f000 ff84 	bl	406418 <__multadd>
  405510:	4659      	mov	r1, fp
  405512:	4606      	mov	r6, r0
  405514:	2300      	movs	r3, #0
  405516:	220a      	movs	r2, #10
  405518:	4620      	mov	r0, r4
  40551a:	f000 ff7d 	bl	406418 <__multadd>
  40551e:	4647      	mov	r7, r8
  405520:	4683      	mov	fp, r0
  405522:	e7a3      	b.n	40546c <_dtoa_r+0x584>
  405524:	201c      	movs	r0, #28
  405526:	9b08      	ldr	r3, [sp, #32]
  405528:	4403      	add	r3, r0
  40552a:	9308      	str	r3, [sp, #32]
  40552c:	9b06      	ldr	r3, [sp, #24]
  40552e:	4403      	add	r3, r0
  405530:	4405      	add	r5, r0
  405532:	9306      	str	r3, [sp, #24]
  405534:	e763      	b.n	4053fe <_dtoa_r+0x516>
  405536:	4641      	mov	r1, r8
  405538:	4648      	mov	r0, r9
  40553a:	f001 f93b 	bl	4067b4 <__mcmp>
  40553e:	2800      	cmp	r0, #0
  405540:	f6bf af73 	bge.w	40542a <_dtoa_r+0x542>
  405544:	9f02      	ldr	r7, [sp, #8]
  405546:	4649      	mov	r1, r9
  405548:	2300      	movs	r3, #0
  40554a:	220a      	movs	r2, #10
  40554c:	4620      	mov	r0, r4
  40554e:	3f01      	subs	r7, #1
  405550:	9702      	str	r7, [sp, #8]
  405552:	f000 ff61 	bl	406418 <__multadd>
  405556:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405558:	4681      	mov	r9, r0
  40555a:	2b00      	cmp	r3, #0
  40555c:	f040 83b6 	bne.w	405ccc <_dtoa_r+0xde4>
  405560:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405562:	2b00      	cmp	r3, #0
  405564:	f340 83bf 	ble.w	405ce6 <_dtoa_r+0xdfe>
  405568:	930a      	str	r3, [sp, #40]	; 0x28
  40556a:	f8dd b010 	ldr.w	fp, [sp, #16]
  40556e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  405570:	465d      	mov	r5, fp
  405572:	e002      	b.n	40557a <_dtoa_r+0x692>
  405574:	f000 ff50 	bl	406418 <__multadd>
  405578:	4681      	mov	r9, r0
  40557a:	4641      	mov	r1, r8
  40557c:	4648      	mov	r0, r9
  40557e:	f7ff fc1d 	bl	404dbc <quorem>
  405582:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  405586:	f805 ab01 	strb.w	sl, [r5], #1
  40558a:	eba5 030b 	sub.w	r3, r5, fp
  40558e:	42bb      	cmp	r3, r7
  405590:	f04f 020a 	mov.w	r2, #10
  405594:	f04f 0300 	mov.w	r3, #0
  405598:	4649      	mov	r1, r9
  40559a:	4620      	mov	r0, r4
  40559c:	dbea      	blt.n	405574 <_dtoa_r+0x68c>
  40559e:	9b04      	ldr	r3, [sp, #16]
  4055a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4055a2:	2a01      	cmp	r2, #1
  4055a4:	bfac      	ite	ge
  4055a6:	189b      	addge	r3, r3, r2
  4055a8:	3301      	addlt	r3, #1
  4055aa:	461d      	mov	r5, r3
  4055ac:	f04f 0b00 	mov.w	fp, #0
  4055b0:	4649      	mov	r1, r9
  4055b2:	2201      	movs	r2, #1
  4055b4:	4620      	mov	r0, r4
  4055b6:	f001 f8ab 	bl	406710 <__lshift>
  4055ba:	4641      	mov	r1, r8
  4055bc:	4681      	mov	r9, r0
  4055be:	f001 f8f9 	bl	4067b4 <__mcmp>
  4055c2:	2800      	cmp	r0, #0
  4055c4:	f340 823d 	ble.w	405a42 <_dtoa_r+0xb5a>
  4055c8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  4055cc:	9904      	ldr	r1, [sp, #16]
  4055ce:	1e6b      	subs	r3, r5, #1
  4055d0:	e004      	b.n	4055dc <_dtoa_r+0x6f4>
  4055d2:	428b      	cmp	r3, r1
  4055d4:	f000 81ae 	beq.w	405934 <_dtoa_r+0xa4c>
  4055d8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  4055dc:	2a39      	cmp	r2, #57	; 0x39
  4055de:	f103 0501 	add.w	r5, r3, #1
  4055e2:	d0f6      	beq.n	4055d2 <_dtoa_r+0x6ea>
  4055e4:	3201      	adds	r2, #1
  4055e6:	701a      	strb	r2, [r3, #0]
  4055e8:	4641      	mov	r1, r8
  4055ea:	4620      	mov	r0, r4
  4055ec:	f000 ff0a 	bl	406404 <_Bfree>
  4055f0:	2e00      	cmp	r6, #0
  4055f2:	f43f ae3d 	beq.w	405270 <_dtoa_r+0x388>
  4055f6:	f1bb 0f00 	cmp.w	fp, #0
  4055fa:	d005      	beq.n	405608 <_dtoa_r+0x720>
  4055fc:	45b3      	cmp	fp, r6
  4055fe:	d003      	beq.n	405608 <_dtoa_r+0x720>
  405600:	4659      	mov	r1, fp
  405602:	4620      	mov	r0, r4
  405604:	f000 fefe 	bl	406404 <_Bfree>
  405608:	4631      	mov	r1, r6
  40560a:	4620      	mov	r0, r4
  40560c:	f000 fefa 	bl	406404 <_Bfree>
  405610:	e62e      	b.n	405270 <_dtoa_r+0x388>
  405612:	2300      	movs	r3, #0
  405614:	930b      	str	r3, [sp, #44]	; 0x2c
  405616:	9b02      	ldr	r3, [sp, #8]
  405618:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40561a:	4413      	add	r3, r2
  40561c:	930f      	str	r3, [sp, #60]	; 0x3c
  40561e:	3301      	adds	r3, #1
  405620:	2b01      	cmp	r3, #1
  405622:	461f      	mov	r7, r3
  405624:	461e      	mov	r6, r3
  405626:	930a      	str	r3, [sp, #40]	; 0x28
  405628:	bfb8      	it	lt
  40562a:	2701      	movlt	r7, #1
  40562c:	2100      	movs	r1, #0
  40562e:	2f17      	cmp	r7, #23
  405630:	6461      	str	r1, [r4, #68]	; 0x44
  405632:	d90a      	bls.n	40564a <_dtoa_r+0x762>
  405634:	2201      	movs	r2, #1
  405636:	2304      	movs	r3, #4
  405638:	005b      	lsls	r3, r3, #1
  40563a:	f103 0014 	add.w	r0, r3, #20
  40563e:	4287      	cmp	r7, r0
  405640:	4611      	mov	r1, r2
  405642:	f102 0201 	add.w	r2, r2, #1
  405646:	d2f7      	bcs.n	405638 <_dtoa_r+0x750>
  405648:	6461      	str	r1, [r4, #68]	; 0x44
  40564a:	4620      	mov	r0, r4
  40564c:	f000 feb4 	bl	4063b8 <_Balloc>
  405650:	2e0e      	cmp	r6, #14
  405652:	9004      	str	r0, [sp, #16]
  405654:	6420      	str	r0, [r4, #64]	; 0x40
  405656:	f63f ad41 	bhi.w	4050dc <_dtoa_r+0x1f4>
  40565a:	2d00      	cmp	r5, #0
  40565c:	f43f ad3e 	beq.w	4050dc <_dtoa_r+0x1f4>
  405660:	9902      	ldr	r1, [sp, #8]
  405662:	2900      	cmp	r1, #0
  405664:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  405668:	f340 8202 	ble.w	405a70 <_dtoa_r+0xb88>
  40566c:	4bb8      	ldr	r3, [pc, #736]	; (405950 <_dtoa_r+0xa68>)
  40566e:	f001 020f 	and.w	r2, r1, #15
  405672:	110d      	asrs	r5, r1, #4
  405674:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405678:	06e9      	lsls	r1, r5, #27
  40567a:	e9d3 6700 	ldrd	r6, r7, [r3]
  40567e:	f140 81ae 	bpl.w	4059de <_dtoa_r+0xaf6>
  405682:	4bb4      	ldr	r3, [pc, #720]	; (405954 <_dtoa_r+0xa6c>)
  405684:	4650      	mov	r0, sl
  405686:	4659      	mov	r1, fp
  405688:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  40568c:	f002 f8f6 	bl	40787c <__aeabi_ddiv>
  405690:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  405694:	f005 050f 	and.w	r5, r5, #15
  405698:	f04f 0a03 	mov.w	sl, #3
  40569c:	b18d      	cbz	r5, 4056c2 <_dtoa_r+0x7da>
  40569e:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 405954 <_dtoa_r+0xa6c>
  4056a2:	07ea      	lsls	r2, r5, #31
  4056a4:	d509      	bpl.n	4056ba <_dtoa_r+0x7d2>
  4056a6:	4630      	mov	r0, r6
  4056a8:	4639      	mov	r1, r7
  4056aa:	e9d8 2300 	ldrd	r2, r3, [r8]
  4056ae:	f001 ffbb 	bl	407628 <__aeabi_dmul>
  4056b2:	f10a 0a01 	add.w	sl, sl, #1
  4056b6:	4606      	mov	r6, r0
  4056b8:	460f      	mov	r7, r1
  4056ba:	106d      	asrs	r5, r5, #1
  4056bc:	f108 0808 	add.w	r8, r8, #8
  4056c0:	d1ef      	bne.n	4056a2 <_dtoa_r+0x7ba>
  4056c2:	463b      	mov	r3, r7
  4056c4:	4632      	mov	r2, r6
  4056c6:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  4056ca:	f002 f8d7 	bl	40787c <__aeabi_ddiv>
  4056ce:	4607      	mov	r7, r0
  4056d0:	4688      	mov	r8, r1
  4056d2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4056d4:	b143      	cbz	r3, 4056e8 <_dtoa_r+0x800>
  4056d6:	2200      	movs	r2, #0
  4056d8:	4b9f      	ldr	r3, [pc, #636]	; (405958 <_dtoa_r+0xa70>)
  4056da:	4638      	mov	r0, r7
  4056dc:	4641      	mov	r1, r8
  4056de:	f002 fa15 	bl	407b0c <__aeabi_dcmplt>
  4056e2:	2800      	cmp	r0, #0
  4056e4:	f040 8286 	bne.w	405bf4 <_dtoa_r+0xd0c>
  4056e8:	4650      	mov	r0, sl
  4056ea:	f001 ff37 	bl	40755c <__aeabi_i2d>
  4056ee:	463a      	mov	r2, r7
  4056f0:	4643      	mov	r3, r8
  4056f2:	f001 ff99 	bl	407628 <__aeabi_dmul>
  4056f6:	4b99      	ldr	r3, [pc, #612]	; (40595c <_dtoa_r+0xa74>)
  4056f8:	2200      	movs	r2, #0
  4056fa:	f001 fde3 	bl	4072c4 <__adddf3>
  4056fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405700:	4605      	mov	r5, r0
  405702:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405706:	2b00      	cmp	r3, #0
  405708:	f000 813e 	beq.w	405988 <_dtoa_r+0xaa0>
  40570c:	9b02      	ldr	r3, [sp, #8]
  40570e:	9315      	str	r3, [sp, #84]	; 0x54
  405710:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405712:	9312      	str	r3, [sp, #72]	; 0x48
  405714:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405716:	2b00      	cmp	r3, #0
  405718:	f000 81fa 	beq.w	405b10 <_dtoa_r+0xc28>
  40571c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40571e:	4b8c      	ldr	r3, [pc, #560]	; (405950 <_dtoa_r+0xa68>)
  405720:	498f      	ldr	r1, [pc, #572]	; (405960 <_dtoa_r+0xa78>)
  405722:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405726:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  40572a:	2000      	movs	r0, #0
  40572c:	f002 f8a6 	bl	40787c <__aeabi_ddiv>
  405730:	462a      	mov	r2, r5
  405732:	4633      	mov	r3, r6
  405734:	f001 fdc4 	bl	4072c0 <__aeabi_dsub>
  405738:	4682      	mov	sl, r0
  40573a:	468b      	mov	fp, r1
  40573c:	4638      	mov	r0, r7
  40573e:	4641      	mov	r1, r8
  405740:	f002 fa22 	bl	407b88 <__aeabi_d2iz>
  405744:	4605      	mov	r5, r0
  405746:	f001 ff09 	bl	40755c <__aeabi_i2d>
  40574a:	4602      	mov	r2, r0
  40574c:	460b      	mov	r3, r1
  40574e:	4638      	mov	r0, r7
  405750:	4641      	mov	r1, r8
  405752:	f001 fdb5 	bl	4072c0 <__aeabi_dsub>
  405756:	3530      	adds	r5, #48	; 0x30
  405758:	fa5f f885 	uxtb.w	r8, r5
  40575c:	9d04      	ldr	r5, [sp, #16]
  40575e:	4606      	mov	r6, r0
  405760:	460f      	mov	r7, r1
  405762:	f885 8000 	strb.w	r8, [r5]
  405766:	4602      	mov	r2, r0
  405768:	460b      	mov	r3, r1
  40576a:	4650      	mov	r0, sl
  40576c:	4659      	mov	r1, fp
  40576e:	3501      	adds	r5, #1
  405770:	f002 f9ea 	bl	407b48 <__aeabi_dcmpgt>
  405774:	2800      	cmp	r0, #0
  405776:	d154      	bne.n	405822 <_dtoa_r+0x93a>
  405778:	4632      	mov	r2, r6
  40577a:	463b      	mov	r3, r7
  40577c:	2000      	movs	r0, #0
  40577e:	4976      	ldr	r1, [pc, #472]	; (405958 <_dtoa_r+0xa70>)
  405780:	f001 fd9e 	bl	4072c0 <__aeabi_dsub>
  405784:	4602      	mov	r2, r0
  405786:	460b      	mov	r3, r1
  405788:	4650      	mov	r0, sl
  40578a:	4659      	mov	r1, fp
  40578c:	f002 f9dc 	bl	407b48 <__aeabi_dcmpgt>
  405790:	2800      	cmp	r0, #0
  405792:	f040 8270 	bne.w	405c76 <_dtoa_r+0xd8e>
  405796:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405798:	2a01      	cmp	r2, #1
  40579a:	f000 8111 	beq.w	4059c0 <_dtoa_r+0xad8>
  40579e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4057a0:	9a04      	ldr	r2, [sp, #16]
  4057a2:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  4057a6:	4413      	add	r3, r2
  4057a8:	4699      	mov	r9, r3
  4057aa:	e00d      	b.n	4057c8 <_dtoa_r+0x8e0>
  4057ac:	2000      	movs	r0, #0
  4057ae:	496a      	ldr	r1, [pc, #424]	; (405958 <_dtoa_r+0xa70>)
  4057b0:	f001 fd86 	bl	4072c0 <__aeabi_dsub>
  4057b4:	4652      	mov	r2, sl
  4057b6:	465b      	mov	r3, fp
  4057b8:	f002 f9a8 	bl	407b0c <__aeabi_dcmplt>
  4057bc:	2800      	cmp	r0, #0
  4057be:	f040 8258 	bne.w	405c72 <_dtoa_r+0xd8a>
  4057c2:	454d      	cmp	r5, r9
  4057c4:	f000 80fa 	beq.w	4059bc <_dtoa_r+0xad4>
  4057c8:	4650      	mov	r0, sl
  4057ca:	4659      	mov	r1, fp
  4057cc:	2200      	movs	r2, #0
  4057ce:	4b65      	ldr	r3, [pc, #404]	; (405964 <_dtoa_r+0xa7c>)
  4057d0:	f001 ff2a 	bl	407628 <__aeabi_dmul>
  4057d4:	2200      	movs	r2, #0
  4057d6:	4b63      	ldr	r3, [pc, #396]	; (405964 <_dtoa_r+0xa7c>)
  4057d8:	4682      	mov	sl, r0
  4057da:	468b      	mov	fp, r1
  4057dc:	4630      	mov	r0, r6
  4057de:	4639      	mov	r1, r7
  4057e0:	f001 ff22 	bl	407628 <__aeabi_dmul>
  4057e4:	460f      	mov	r7, r1
  4057e6:	4606      	mov	r6, r0
  4057e8:	f002 f9ce 	bl	407b88 <__aeabi_d2iz>
  4057ec:	4680      	mov	r8, r0
  4057ee:	f001 feb5 	bl	40755c <__aeabi_i2d>
  4057f2:	4602      	mov	r2, r0
  4057f4:	460b      	mov	r3, r1
  4057f6:	4630      	mov	r0, r6
  4057f8:	4639      	mov	r1, r7
  4057fa:	f001 fd61 	bl	4072c0 <__aeabi_dsub>
  4057fe:	f108 0830 	add.w	r8, r8, #48	; 0x30
  405802:	fa5f f888 	uxtb.w	r8, r8
  405806:	4652      	mov	r2, sl
  405808:	465b      	mov	r3, fp
  40580a:	f805 8b01 	strb.w	r8, [r5], #1
  40580e:	4606      	mov	r6, r0
  405810:	460f      	mov	r7, r1
  405812:	f002 f97b 	bl	407b0c <__aeabi_dcmplt>
  405816:	4632      	mov	r2, r6
  405818:	463b      	mov	r3, r7
  40581a:	2800      	cmp	r0, #0
  40581c:	d0c6      	beq.n	4057ac <_dtoa_r+0x8c4>
  40581e:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405822:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405824:	9302      	str	r3, [sp, #8]
  405826:	e523      	b.n	405270 <_dtoa_r+0x388>
  405828:	2300      	movs	r3, #0
  40582a:	930b      	str	r3, [sp, #44]	; 0x2c
  40582c:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40582e:	2b00      	cmp	r3, #0
  405830:	f340 80dc 	ble.w	4059ec <_dtoa_r+0xb04>
  405834:	461f      	mov	r7, r3
  405836:	461e      	mov	r6, r3
  405838:	930f      	str	r3, [sp, #60]	; 0x3c
  40583a:	930a      	str	r3, [sp, #40]	; 0x28
  40583c:	e6f6      	b.n	40562c <_dtoa_r+0x744>
  40583e:	2301      	movs	r3, #1
  405840:	930b      	str	r3, [sp, #44]	; 0x2c
  405842:	e7f3      	b.n	40582c <_dtoa_r+0x944>
  405844:	f1ba 0f00 	cmp.w	sl, #0
  405848:	f47f ada8 	bne.w	40539c <_dtoa_r+0x4b4>
  40584c:	f3cb 0313 	ubfx	r3, fp, #0, #20
  405850:	2b00      	cmp	r3, #0
  405852:	f47f adba 	bne.w	4053ca <_dtoa_r+0x4e2>
  405856:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  40585a:	0d3f      	lsrs	r7, r7, #20
  40585c:	053f      	lsls	r7, r7, #20
  40585e:	2f00      	cmp	r7, #0
  405860:	f000 820d 	beq.w	405c7e <_dtoa_r+0xd96>
  405864:	9b08      	ldr	r3, [sp, #32]
  405866:	3301      	adds	r3, #1
  405868:	9308      	str	r3, [sp, #32]
  40586a:	9b06      	ldr	r3, [sp, #24]
  40586c:	3301      	adds	r3, #1
  40586e:	9306      	str	r3, [sp, #24]
  405870:	2301      	movs	r3, #1
  405872:	930c      	str	r3, [sp, #48]	; 0x30
  405874:	e5ab      	b.n	4053ce <_dtoa_r+0x4e6>
  405876:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405878:	2b00      	cmp	r3, #0
  40587a:	f73f ac42 	bgt.w	405102 <_dtoa_r+0x21a>
  40587e:	f040 8221 	bne.w	405cc4 <_dtoa_r+0xddc>
  405882:	2200      	movs	r2, #0
  405884:	4b38      	ldr	r3, [pc, #224]	; (405968 <_dtoa_r+0xa80>)
  405886:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40588a:	f001 fecd 	bl	407628 <__aeabi_dmul>
  40588e:	4652      	mov	r2, sl
  405890:	465b      	mov	r3, fp
  405892:	f002 f94f 	bl	407b34 <__aeabi_dcmpge>
  405896:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  40589a:	4646      	mov	r6, r8
  40589c:	2800      	cmp	r0, #0
  40589e:	d041      	beq.n	405924 <_dtoa_r+0xa3c>
  4058a0:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4058a2:	9d04      	ldr	r5, [sp, #16]
  4058a4:	43db      	mvns	r3, r3
  4058a6:	9302      	str	r3, [sp, #8]
  4058a8:	4641      	mov	r1, r8
  4058aa:	4620      	mov	r0, r4
  4058ac:	f000 fdaa 	bl	406404 <_Bfree>
  4058b0:	2e00      	cmp	r6, #0
  4058b2:	f43f acdd 	beq.w	405270 <_dtoa_r+0x388>
  4058b6:	e6a7      	b.n	405608 <_dtoa_r+0x720>
  4058b8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4058ba:	4649      	mov	r1, r9
  4058bc:	4620      	mov	r0, r4
  4058be:	f000 fed7 	bl	406670 <__pow5mult>
  4058c2:	4681      	mov	r9, r0
  4058c4:	e558      	b.n	405378 <_dtoa_r+0x490>
  4058c6:	9a14      	ldr	r2, [sp, #80]	; 0x50
  4058c8:	2a00      	cmp	r2, #0
  4058ca:	f000 8187 	beq.w	405bdc <_dtoa_r+0xcf4>
  4058ce:	f203 4333 	addw	r3, r3, #1075	; 0x433
  4058d2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4058d4:	9d08      	ldr	r5, [sp, #32]
  4058d6:	e4f2      	b.n	4052be <_dtoa_r+0x3d6>
  4058d8:	f1ba 0f00 	cmp.w	sl, #0
  4058dc:	f47f ad75 	bne.w	4053ca <_dtoa_r+0x4e2>
  4058e0:	e7b4      	b.n	40584c <_dtoa_r+0x964>
  4058e2:	f000 fd99 	bl	406418 <__multadd>
  4058e6:	4647      	mov	r7, r8
  4058e8:	4606      	mov	r6, r0
  4058ea:	4683      	mov	fp, r0
  4058ec:	e5be      	b.n	40546c <_dtoa_r+0x584>
  4058ee:	4601      	mov	r1, r0
  4058f0:	4620      	mov	r0, r4
  4058f2:	9306      	str	r3, [sp, #24]
  4058f4:	f000 fd86 	bl	406404 <_Bfree>
  4058f8:	2201      	movs	r2, #1
  4058fa:	9b06      	ldr	r3, [sp, #24]
  4058fc:	e5e0      	b.n	4054c0 <_dtoa_r+0x5d8>
  4058fe:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405900:	2b02      	cmp	r3, #2
  405902:	f77f ad96 	ble.w	405432 <_dtoa_r+0x54a>
  405906:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405908:	2b00      	cmp	r3, #0
  40590a:	d1c9      	bne.n	4058a0 <_dtoa_r+0x9b8>
  40590c:	4641      	mov	r1, r8
  40590e:	2205      	movs	r2, #5
  405910:	4620      	mov	r0, r4
  405912:	f000 fd81 	bl	406418 <__multadd>
  405916:	4601      	mov	r1, r0
  405918:	4680      	mov	r8, r0
  40591a:	4648      	mov	r0, r9
  40591c:	f000 ff4a 	bl	4067b4 <__mcmp>
  405920:	2800      	cmp	r0, #0
  405922:	ddbd      	ble.n	4058a0 <_dtoa_r+0x9b8>
  405924:	9a02      	ldr	r2, [sp, #8]
  405926:	9904      	ldr	r1, [sp, #16]
  405928:	2331      	movs	r3, #49	; 0x31
  40592a:	3201      	adds	r2, #1
  40592c:	9202      	str	r2, [sp, #8]
  40592e:	700b      	strb	r3, [r1, #0]
  405930:	1c4d      	adds	r5, r1, #1
  405932:	e7b9      	b.n	4058a8 <_dtoa_r+0x9c0>
  405934:	9a02      	ldr	r2, [sp, #8]
  405936:	3201      	adds	r2, #1
  405938:	9202      	str	r2, [sp, #8]
  40593a:	9a04      	ldr	r2, [sp, #16]
  40593c:	2331      	movs	r3, #49	; 0x31
  40593e:	7013      	strb	r3, [r2, #0]
  405940:	e652      	b.n	4055e8 <_dtoa_r+0x700>
  405942:	2301      	movs	r3, #1
  405944:	930b      	str	r3, [sp, #44]	; 0x2c
  405946:	e666      	b.n	405616 <_dtoa_r+0x72e>
  405948:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40594c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40594e:	e48f      	b.n	405270 <_dtoa_r+0x388>
  405950:	00408208 	.word	0x00408208
  405954:	004081e0 	.word	0x004081e0
  405958:	3ff00000 	.word	0x3ff00000
  40595c:	401c0000 	.word	0x401c0000
  405960:	3fe00000 	.word	0x3fe00000
  405964:	40240000 	.word	0x40240000
  405968:	40140000 	.word	0x40140000
  40596c:	4650      	mov	r0, sl
  40596e:	f001 fdf5 	bl	40755c <__aeabi_i2d>
  405972:	463a      	mov	r2, r7
  405974:	4643      	mov	r3, r8
  405976:	f001 fe57 	bl	407628 <__aeabi_dmul>
  40597a:	2200      	movs	r2, #0
  40597c:	4bc1      	ldr	r3, [pc, #772]	; (405c84 <_dtoa_r+0xd9c>)
  40597e:	f001 fca1 	bl	4072c4 <__adddf3>
  405982:	4605      	mov	r5, r0
  405984:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405988:	4641      	mov	r1, r8
  40598a:	2200      	movs	r2, #0
  40598c:	4bbe      	ldr	r3, [pc, #760]	; (405c88 <_dtoa_r+0xda0>)
  40598e:	4638      	mov	r0, r7
  405990:	f001 fc96 	bl	4072c0 <__aeabi_dsub>
  405994:	462a      	mov	r2, r5
  405996:	4633      	mov	r3, r6
  405998:	4682      	mov	sl, r0
  40599a:	468b      	mov	fp, r1
  40599c:	f002 f8d4 	bl	407b48 <__aeabi_dcmpgt>
  4059a0:	4680      	mov	r8, r0
  4059a2:	2800      	cmp	r0, #0
  4059a4:	f040 8110 	bne.w	405bc8 <_dtoa_r+0xce0>
  4059a8:	462a      	mov	r2, r5
  4059aa:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  4059ae:	4650      	mov	r0, sl
  4059b0:	4659      	mov	r1, fp
  4059b2:	f002 f8ab 	bl	407b0c <__aeabi_dcmplt>
  4059b6:	b118      	cbz	r0, 4059c0 <_dtoa_r+0xad8>
  4059b8:	4646      	mov	r6, r8
  4059ba:	e771      	b.n	4058a0 <_dtoa_r+0x9b8>
  4059bc:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4059c0:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  4059c4:	f7ff bb8a 	b.w	4050dc <_dtoa_r+0x1f4>
  4059c8:	9804      	ldr	r0, [sp, #16]
  4059ca:	f7ff babb 	b.w	404f44 <_dtoa_r+0x5c>
  4059ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4059d0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4059d2:	970c      	str	r7, [sp, #48]	; 0x30
  4059d4:	1afb      	subs	r3, r7, r3
  4059d6:	441a      	add	r2, r3
  4059d8:	920d      	str	r2, [sp, #52]	; 0x34
  4059da:	2700      	movs	r7, #0
  4059dc:	e469      	b.n	4052b2 <_dtoa_r+0x3ca>
  4059de:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  4059e2:	f04f 0a02 	mov.w	sl, #2
  4059e6:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  4059ea:	e657      	b.n	40569c <_dtoa_r+0x7b4>
  4059ec:	2100      	movs	r1, #0
  4059ee:	2301      	movs	r3, #1
  4059f0:	6461      	str	r1, [r4, #68]	; 0x44
  4059f2:	4620      	mov	r0, r4
  4059f4:	9325      	str	r3, [sp, #148]	; 0x94
  4059f6:	f000 fcdf 	bl	4063b8 <_Balloc>
  4059fa:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4059fc:	9004      	str	r0, [sp, #16]
  4059fe:	6420      	str	r0, [r4, #64]	; 0x40
  405a00:	930a      	str	r3, [sp, #40]	; 0x28
  405a02:	930f      	str	r3, [sp, #60]	; 0x3c
  405a04:	e629      	b.n	40565a <_dtoa_r+0x772>
  405a06:	2a00      	cmp	r2, #0
  405a08:	46d0      	mov	r8, sl
  405a0a:	f8cd b018 	str.w	fp, [sp, #24]
  405a0e:	469a      	mov	sl, r3
  405a10:	dd11      	ble.n	405a36 <_dtoa_r+0xb4e>
  405a12:	4649      	mov	r1, r9
  405a14:	2201      	movs	r2, #1
  405a16:	4620      	mov	r0, r4
  405a18:	f000 fe7a 	bl	406710 <__lshift>
  405a1c:	4641      	mov	r1, r8
  405a1e:	4681      	mov	r9, r0
  405a20:	f000 fec8 	bl	4067b4 <__mcmp>
  405a24:	2800      	cmp	r0, #0
  405a26:	f340 8146 	ble.w	405cb6 <_dtoa_r+0xdce>
  405a2a:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  405a2e:	f000 8106 	beq.w	405c3e <_dtoa_r+0xd56>
  405a32:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  405a36:	46b3      	mov	fp, r6
  405a38:	f887 a000 	strb.w	sl, [r7]
  405a3c:	1c7d      	adds	r5, r7, #1
  405a3e:	9e06      	ldr	r6, [sp, #24]
  405a40:	e5d2      	b.n	4055e8 <_dtoa_r+0x700>
  405a42:	d104      	bne.n	405a4e <_dtoa_r+0xb66>
  405a44:	f01a 0f01 	tst.w	sl, #1
  405a48:	d001      	beq.n	405a4e <_dtoa_r+0xb66>
  405a4a:	e5bd      	b.n	4055c8 <_dtoa_r+0x6e0>
  405a4c:	4615      	mov	r5, r2
  405a4e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  405a52:	2b30      	cmp	r3, #48	; 0x30
  405a54:	f105 32ff 	add.w	r2, r5, #4294967295
  405a58:	d0f8      	beq.n	405a4c <_dtoa_r+0xb64>
  405a5a:	e5c5      	b.n	4055e8 <_dtoa_r+0x700>
  405a5c:	9904      	ldr	r1, [sp, #16]
  405a5e:	2230      	movs	r2, #48	; 0x30
  405a60:	700a      	strb	r2, [r1, #0]
  405a62:	9a02      	ldr	r2, [sp, #8]
  405a64:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  405a68:	3201      	adds	r2, #1
  405a6a:	9202      	str	r2, [sp, #8]
  405a6c:	f7ff bbfc 	b.w	405268 <_dtoa_r+0x380>
  405a70:	f000 80bb 	beq.w	405bea <_dtoa_r+0xd02>
  405a74:	9b02      	ldr	r3, [sp, #8]
  405a76:	425d      	negs	r5, r3
  405a78:	4b84      	ldr	r3, [pc, #528]	; (405c8c <_dtoa_r+0xda4>)
  405a7a:	f005 020f 	and.w	r2, r5, #15
  405a7e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405a82:	e9d3 2300 	ldrd	r2, r3, [r3]
  405a86:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  405a8a:	f001 fdcd 	bl	407628 <__aeabi_dmul>
  405a8e:	112d      	asrs	r5, r5, #4
  405a90:	4607      	mov	r7, r0
  405a92:	4688      	mov	r8, r1
  405a94:	f000 812c 	beq.w	405cf0 <_dtoa_r+0xe08>
  405a98:	4e7d      	ldr	r6, [pc, #500]	; (405c90 <_dtoa_r+0xda8>)
  405a9a:	f04f 0a02 	mov.w	sl, #2
  405a9e:	07eb      	lsls	r3, r5, #31
  405aa0:	d509      	bpl.n	405ab6 <_dtoa_r+0xbce>
  405aa2:	4638      	mov	r0, r7
  405aa4:	4641      	mov	r1, r8
  405aa6:	e9d6 2300 	ldrd	r2, r3, [r6]
  405aaa:	f001 fdbd 	bl	407628 <__aeabi_dmul>
  405aae:	f10a 0a01 	add.w	sl, sl, #1
  405ab2:	4607      	mov	r7, r0
  405ab4:	4688      	mov	r8, r1
  405ab6:	106d      	asrs	r5, r5, #1
  405ab8:	f106 0608 	add.w	r6, r6, #8
  405abc:	d1ef      	bne.n	405a9e <_dtoa_r+0xbb6>
  405abe:	e608      	b.n	4056d2 <_dtoa_r+0x7ea>
  405ac0:	6871      	ldr	r1, [r6, #4]
  405ac2:	4620      	mov	r0, r4
  405ac4:	f000 fc78 	bl	4063b8 <_Balloc>
  405ac8:	6933      	ldr	r3, [r6, #16]
  405aca:	3302      	adds	r3, #2
  405acc:	009a      	lsls	r2, r3, #2
  405ace:	4605      	mov	r5, r0
  405ad0:	f106 010c 	add.w	r1, r6, #12
  405ad4:	300c      	adds	r0, #12
  405ad6:	f7fd fd1f 	bl	403518 <memcpy>
  405ada:	4629      	mov	r1, r5
  405adc:	2201      	movs	r2, #1
  405ade:	4620      	mov	r0, r4
  405ae0:	f000 fe16 	bl	406710 <__lshift>
  405ae4:	9006      	str	r0, [sp, #24]
  405ae6:	e4b5      	b.n	405454 <_dtoa_r+0x56c>
  405ae8:	2b39      	cmp	r3, #57	; 0x39
  405aea:	f8cd b018 	str.w	fp, [sp, #24]
  405aee:	46d0      	mov	r8, sl
  405af0:	f000 80a5 	beq.w	405c3e <_dtoa_r+0xd56>
  405af4:	f103 0a01 	add.w	sl, r3, #1
  405af8:	46b3      	mov	fp, r6
  405afa:	f887 a000 	strb.w	sl, [r7]
  405afe:	1c7d      	adds	r5, r7, #1
  405b00:	9e06      	ldr	r6, [sp, #24]
  405b02:	e571      	b.n	4055e8 <_dtoa_r+0x700>
  405b04:	465a      	mov	r2, fp
  405b06:	46d0      	mov	r8, sl
  405b08:	46b3      	mov	fp, r6
  405b0a:	469a      	mov	sl, r3
  405b0c:	4616      	mov	r6, r2
  405b0e:	e54f      	b.n	4055b0 <_dtoa_r+0x6c8>
  405b10:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405b12:	495e      	ldr	r1, [pc, #376]	; (405c8c <_dtoa_r+0xda4>)
  405b14:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  405b18:	462a      	mov	r2, r5
  405b1a:	4633      	mov	r3, r6
  405b1c:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  405b20:	f001 fd82 	bl	407628 <__aeabi_dmul>
  405b24:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  405b28:	4638      	mov	r0, r7
  405b2a:	4641      	mov	r1, r8
  405b2c:	f002 f82c 	bl	407b88 <__aeabi_d2iz>
  405b30:	4605      	mov	r5, r0
  405b32:	f001 fd13 	bl	40755c <__aeabi_i2d>
  405b36:	460b      	mov	r3, r1
  405b38:	4602      	mov	r2, r0
  405b3a:	4641      	mov	r1, r8
  405b3c:	4638      	mov	r0, r7
  405b3e:	f001 fbbf 	bl	4072c0 <__aeabi_dsub>
  405b42:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405b44:	460f      	mov	r7, r1
  405b46:	9904      	ldr	r1, [sp, #16]
  405b48:	3530      	adds	r5, #48	; 0x30
  405b4a:	2b01      	cmp	r3, #1
  405b4c:	700d      	strb	r5, [r1, #0]
  405b4e:	4606      	mov	r6, r0
  405b50:	f101 0501 	add.w	r5, r1, #1
  405b54:	d026      	beq.n	405ba4 <_dtoa_r+0xcbc>
  405b56:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405b58:	9a04      	ldr	r2, [sp, #16]
  405b5a:	f8df b13c 	ldr.w	fp, [pc, #316]	; 405c98 <_dtoa_r+0xdb0>
  405b5e:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  405b62:	4413      	add	r3, r2
  405b64:	f04f 0a00 	mov.w	sl, #0
  405b68:	4699      	mov	r9, r3
  405b6a:	4652      	mov	r2, sl
  405b6c:	465b      	mov	r3, fp
  405b6e:	4630      	mov	r0, r6
  405b70:	4639      	mov	r1, r7
  405b72:	f001 fd59 	bl	407628 <__aeabi_dmul>
  405b76:	460f      	mov	r7, r1
  405b78:	4606      	mov	r6, r0
  405b7a:	f002 f805 	bl	407b88 <__aeabi_d2iz>
  405b7e:	4680      	mov	r8, r0
  405b80:	f001 fcec 	bl	40755c <__aeabi_i2d>
  405b84:	f108 0830 	add.w	r8, r8, #48	; 0x30
  405b88:	4602      	mov	r2, r0
  405b8a:	460b      	mov	r3, r1
  405b8c:	4630      	mov	r0, r6
  405b8e:	4639      	mov	r1, r7
  405b90:	f001 fb96 	bl	4072c0 <__aeabi_dsub>
  405b94:	f805 8b01 	strb.w	r8, [r5], #1
  405b98:	454d      	cmp	r5, r9
  405b9a:	4606      	mov	r6, r0
  405b9c:	460f      	mov	r7, r1
  405b9e:	d1e4      	bne.n	405b6a <_dtoa_r+0xc82>
  405ba0:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405ba4:	4b3b      	ldr	r3, [pc, #236]	; (405c94 <_dtoa_r+0xdac>)
  405ba6:	2200      	movs	r2, #0
  405ba8:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  405bac:	f001 fb8a 	bl	4072c4 <__adddf3>
  405bb0:	4632      	mov	r2, r6
  405bb2:	463b      	mov	r3, r7
  405bb4:	f001 ffaa 	bl	407b0c <__aeabi_dcmplt>
  405bb8:	2800      	cmp	r0, #0
  405bba:	d046      	beq.n	405c4a <_dtoa_r+0xd62>
  405bbc:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405bbe:	9302      	str	r3, [sp, #8]
  405bc0:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  405bc4:	f7ff bb43 	b.w	40524e <_dtoa_r+0x366>
  405bc8:	f04f 0800 	mov.w	r8, #0
  405bcc:	4646      	mov	r6, r8
  405bce:	e6a9      	b.n	405924 <_dtoa_r+0xa3c>
  405bd0:	9b08      	ldr	r3, [sp, #32]
  405bd2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405bd4:	1a9d      	subs	r5, r3, r2
  405bd6:	2300      	movs	r3, #0
  405bd8:	f7ff bb71 	b.w	4052be <_dtoa_r+0x3d6>
  405bdc:	9b18      	ldr	r3, [sp, #96]	; 0x60
  405bde:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405be0:	9d08      	ldr	r5, [sp, #32]
  405be2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  405be6:	f7ff bb6a 	b.w	4052be <_dtoa_r+0x3d6>
  405bea:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  405bee:	f04f 0a02 	mov.w	sl, #2
  405bf2:	e56e      	b.n	4056d2 <_dtoa_r+0x7ea>
  405bf4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405bf6:	2b00      	cmp	r3, #0
  405bf8:	f43f aeb8 	beq.w	40596c <_dtoa_r+0xa84>
  405bfc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405bfe:	2b00      	cmp	r3, #0
  405c00:	f77f aede 	ble.w	4059c0 <_dtoa_r+0xad8>
  405c04:	2200      	movs	r2, #0
  405c06:	4b24      	ldr	r3, [pc, #144]	; (405c98 <_dtoa_r+0xdb0>)
  405c08:	4638      	mov	r0, r7
  405c0a:	4641      	mov	r1, r8
  405c0c:	f001 fd0c 	bl	407628 <__aeabi_dmul>
  405c10:	4607      	mov	r7, r0
  405c12:	4688      	mov	r8, r1
  405c14:	f10a 0001 	add.w	r0, sl, #1
  405c18:	f001 fca0 	bl	40755c <__aeabi_i2d>
  405c1c:	463a      	mov	r2, r7
  405c1e:	4643      	mov	r3, r8
  405c20:	f001 fd02 	bl	407628 <__aeabi_dmul>
  405c24:	2200      	movs	r2, #0
  405c26:	4b17      	ldr	r3, [pc, #92]	; (405c84 <_dtoa_r+0xd9c>)
  405c28:	f001 fb4c 	bl	4072c4 <__adddf3>
  405c2c:	9a02      	ldr	r2, [sp, #8]
  405c2e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405c30:	9312      	str	r3, [sp, #72]	; 0x48
  405c32:	3a01      	subs	r2, #1
  405c34:	4605      	mov	r5, r0
  405c36:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405c3a:	9215      	str	r2, [sp, #84]	; 0x54
  405c3c:	e56a      	b.n	405714 <_dtoa_r+0x82c>
  405c3e:	2239      	movs	r2, #57	; 0x39
  405c40:	46b3      	mov	fp, r6
  405c42:	703a      	strb	r2, [r7, #0]
  405c44:	9e06      	ldr	r6, [sp, #24]
  405c46:	1c7d      	adds	r5, r7, #1
  405c48:	e4c0      	b.n	4055cc <_dtoa_r+0x6e4>
  405c4a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  405c4e:	2000      	movs	r0, #0
  405c50:	4910      	ldr	r1, [pc, #64]	; (405c94 <_dtoa_r+0xdac>)
  405c52:	f001 fb35 	bl	4072c0 <__aeabi_dsub>
  405c56:	4632      	mov	r2, r6
  405c58:	463b      	mov	r3, r7
  405c5a:	f001 ff75 	bl	407b48 <__aeabi_dcmpgt>
  405c5e:	b908      	cbnz	r0, 405c64 <_dtoa_r+0xd7c>
  405c60:	e6ae      	b.n	4059c0 <_dtoa_r+0xad8>
  405c62:	4615      	mov	r5, r2
  405c64:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  405c68:	2b30      	cmp	r3, #48	; 0x30
  405c6a:	f105 32ff 	add.w	r2, r5, #4294967295
  405c6e:	d0f8      	beq.n	405c62 <_dtoa_r+0xd7a>
  405c70:	e5d7      	b.n	405822 <_dtoa_r+0x93a>
  405c72:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405c76:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405c78:	9302      	str	r3, [sp, #8]
  405c7a:	f7ff bae8 	b.w	40524e <_dtoa_r+0x366>
  405c7e:	970c      	str	r7, [sp, #48]	; 0x30
  405c80:	f7ff bba5 	b.w	4053ce <_dtoa_r+0x4e6>
  405c84:	401c0000 	.word	0x401c0000
  405c88:	40140000 	.word	0x40140000
  405c8c:	00408208 	.word	0x00408208
  405c90:	004081e0 	.word	0x004081e0
  405c94:	3fe00000 	.word	0x3fe00000
  405c98:	40240000 	.word	0x40240000
  405c9c:	2b39      	cmp	r3, #57	; 0x39
  405c9e:	f8cd b018 	str.w	fp, [sp, #24]
  405ca2:	46d0      	mov	r8, sl
  405ca4:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  405ca8:	469a      	mov	sl, r3
  405caa:	d0c8      	beq.n	405c3e <_dtoa_r+0xd56>
  405cac:	f1bb 0f00 	cmp.w	fp, #0
  405cb0:	f73f aebf 	bgt.w	405a32 <_dtoa_r+0xb4a>
  405cb4:	e6bf      	b.n	405a36 <_dtoa_r+0xb4e>
  405cb6:	f47f aebe 	bne.w	405a36 <_dtoa_r+0xb4e>
  405cba:	f01a 0f01 	tst.w	sl, #1
  405cbe:	f43f aeba 	beq.w	405a36 <_dtoa_r+0xb4e>
  405cc2:	e6b2      	b.n	405a2a <_dtoa_r+0xb42>
  405cc4:	f04f 0800 	mov.w	r8, #0
  405cc8:	4646      	mov	r6, r8
  405cca:	e5e9      	b.n	4058a0 <_dtoa_r+0x9b8>
  405ccc:	4631      	mov	r1, r6
  405cce:	2300      	movs	r3, #0
  405cd0:	220a      	movs	r2, #10
  405cd2:	4620      	mov	r0, r4
  405cd4:	f000 fba0 	bl	406418 <__multadd>
  405cd8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405cda:	2b00      	cmp	r3, #0
  405cdc:	4606      	mov	r6, r0
  405cde:	dd0a      	ble.n	405cf6 <_dtoa_r+0xe0e>
  405ce0:	930a      	str	r3, [sp, #40]	; 0x28
  405ce2:	f7ff bbaa 	b.w	40543a <_dtoa_r+0x552>
  405ce6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405ce8:	2b02      	cmp	r3, #2
  405cea:	dc23      	bgt.n	405d34 <_dtoa_r+0xe4c>
  405cec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405cee:	e43b      	b.n	405568 <_dtoa_r+0x680>
  405cf0:	f04f 0a02 	mov.w	sl, #2
  405cf4:	e4ed      	b.n	4056d2 <_dtoa_r+0x7ea>
  405cf6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405cf8:	2b02      	cmp	r3, #2
  405cfa:	dc1b      	bgt.n	405d34 <_dtoa_r+0xe4c>
  405cfc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405cfe:	e7ef      	b.n	405ce0 <_dtoa_r+0xdf8>
  405d00:	2500      	movs	r5, #0
  405d02:	6465      	str	r5, [r4, #68]	; 0x44
  405d04:	4629      	mov	r1, r5
  405d06:	4620      	mov	r0, r4
  405d08:	f000 fb56 	bl	4063b8 <_Balloc>
  405d0c:	f04f 33ff 	mov.w	r3, #4294967295
  405d10:	930a      	str	r3, [sp, #40]	; 0x28
  405d12:	930f      	str	r3, [sp, #60]	; 0x3c
  405d14:	2301      	movs	r3, #1
  405d16:	9004      	str	r0, [sp, #16]
  405d18:	9525      	str	r5, [sp, #148]	; 0x94
  405d1a:	6420      	str	r0, [r4, #64]	; 0x40
  405d1c:	930b      	str	r3, [sp, #44]	; 0x2c
  405d1e:	f7ff b9dd 	b.w	4050dc <_dtoa_r+0x1f4>
  405d22:	2501      	movs	r5, #1
  405d24:	f7ff b9a5 	b.w	405072 <_dtoa_r+0x18a>
  405d28:	f43f ab69 	beq.w	4053fe <_dtoa_r+0x516>
  405d2c:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  405d30:	f7ff bbf9 	b.w	405526 <_dtoa_r+0x63e>
  405d34:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405d36:	930a      	str	r3, [sp, #40]	; 0x28
  405d38:	e5e5      	b.n	405906 <_dtoa_r+0xa1e>
  405d3a:	bf00      	nop

00405d3c <__libc_fini_array>:
  405d3c:	b538      	push	{r3, r4, r5, lr}
  405d3e:	4c0a      	ldr	r4, [pc, #40]	; (405d68 <__libc_fini_array+0x2c>)
  405d40:	4d0a      	ldr	r5, [pc, #40]	; (405d6c <__libc_fini_array+0x30>)
  405d42:	1b64      	subs	r4, r4, r5
  405d44:	10a4      	asrs	r4, r4, #2
  405d46:	d00a      	beq.n	405d5e <__libc_fini_array+0x22>
  405d48:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  405d4c:	3b01      	subs	r3, #1
  405d4e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  405d52:	3c01      	subs	r4, #1
  405d54:	f855 3904 	ldr.w	r3, [r5], #-4
  405d58:	4798      	blx	r3
  405d5a:	2c00      	cmp	r4, #0
  405d5c:	d1f9      	bne.n	405d52 <__libc_fini_array+0x16>
  405d5e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  405d62:	f002 bb4f 	b.w	408404 <_fini>
  405d66:	bf00      	nop
  405d68:	00408414 	.word	0x00408414
  405d6c:	00408410 	.word	0x00408410

00405d70 <_localeconv_r>:
  405d70:	4a04      	ldr	r2, [pc, #16]	; (405d84 <_localeconv_r+0x14>)
  405d72:	4b05      	ldr	r3, [pc, #20]	; (405d88 <_localeconv_r+0x18>)
  405d74:	6812      	ldr	r2, [r2, #0]
  405d76:	6b50      	ldr	r0, [r2, #52]	; 0x34
  405d78:	2800      	cmp	r0, #0
  405d7a:	bf08      	it	eq
  405d7c:	4618      	moveq	r0, r3
  405d7e:	30f0      	adds	r0, #240	; 0xf0
  405d80:	4770      	bx	lr
  405d82:	bf00      	nop
  405d84:	20000028 	.word	0x20000028
  405d88:	2000086c 	.word	0x2000086c

00405d8c <__retarget_lock_acquire_recursive>:
  405d8c:	4770      	bx	lr
  405d8e:	bf00      	nop

00405d90 <__retarget_lock_release_recursive>:
  405d90:	4770      	bx	lr
  405d92:	bf00      	nop

00405d94 <_malloc_r>:
  405d94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405d98:	f101 060b 	add.w	r6, r1, #11
  405d9c:	2e16      	cmp	r6, #22
  405d9e:	b083      	sub	sp, #12
  405da0:	4605      	mov	r5, r0
  405da2:	f240 809e 	bls.w	405ee2 <_malloc_r+0x14e>
  405da6:	f036 0607 	bics.w	r6, r6, #7
  405daa:	f100 80bd 	bmi.w	405f28 <_malloc_r+0x194>
  405dae:	42b1      	cmp	r1, r6
  405db0:	f200 80ba 	bhi.w	405f28 <_malloc_r+0x194>
  405db4:	f000 faf4 	bl	4063a0 <__malloc_lock>
  405db8:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  405dbc:	f0c0 8293 	bcc.w	4062e6 <_malloc_r+0x552>
  405dc0:	0a73      	lsrs	r3, r6, #9
  405dc2:	f000 80b8 	beq.w	405f36 <_malloc_r+0x1a2>
  405dc6:	2b04      	cmp	r3, #4
  405dc8:	f200 8179 	bhi.w	4060be <_malloc_r+0x32a>
  405dcc:	09b3      	lsrs	r3, r6, #6
  405dce:	f103 0039 	add.w	r0, r3, #57	; 0x39
  405dd2:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  405dd6:	00c3      	lsls	r3, r0, #3
  405dd8:	4fbf      	ldr	r7, [pc, #764]	; (4060d8 <_malloc_r+0x344>)
  405dda:	443b      	add	r3, r7
  405ddc:	f1a3 0108 	sub.w	r1, r3, #8
  405de0:	685c      	ldr	r4, [r3, #4]
  405de2:	42a1      	cmp	r1, r4
  405de4:	d106      	bne.n	405df4 <_malloc_r+0x60>
  405de6:	e00c      	b.n	405e02 <_malloc_r+0x6e>
  405de8:	2a00      	cmp	r2, #0
  405dea:	f280 80aa 	bge.w	405f42 <_malloc_r+0x1ae>
  405dee:	68e4      	ldr	r4, [r4, #12]
  405df0:	42a1      	cmp	r1, r4
  405df2:	d006      	beq.n	405e02 <_malloc_r+0x6e>
  405df4:	6863      	ldr	r3, [r4, #4]
  405df6:	f023 0303 	bic.w	r3, r3, #3
  405dfa:	1b9a      	subs	r2, r3, r6
  405dfc:	2a0f      	cmp	r2, #15
  405dfe:	ddf3      	ble.n	405de8 <_malloc_r+0x54>
  405e00:	4670      	mov	r0, lr
  405e02:	693c      	ldr	r4, [r7, #16]
  405e04:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 4060ec <_malloc_r+0x358>
  405e08:	4574      	cmp	r4, lr
  405e0a:	f000 81ab 	beq.w	406164 <_malloc_r+0x3d0>
  405e0e:	6863      	ldr	r3, [r4, #4]
  405e10:	f023 0303 	bic.w	r3, r3, #3
  405e14:	1b9a      	subs	r2, r3, r6
  405e16:	2a0f      	cmp	r2, #15
  405e18:	f300 8190 	bgt.w	40613c <_malloc_r+0x3a8>
  405e1c:	2a00      	cmp	r2, #0
  405e1e:	f8c7 e014 	str.w	lr, [r7, #20]
  405e22:	f8c7 e010 	str.w	lr, [r7, #16]
  405e26:	f280 809d 	bge.w	405f64 <_malloc_r+0x1d0>
  405e2a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  405e2e:	f080 8161 	bcs.w	4060f4 <_malloc_r+0x360>
  405e32:	08db      	lsrs	r3, r3, #3
  405e34:	f103 0c01 	add.w	ip, r3, #1
  405e38:	1099      	asrs	r1, r3, #2
  405e3a:	687a      	ldr	r2, [r7, #4]
  405e3c:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  405e40:	f8c4 8008 	str.w	r8, [r4, #8]
  405e44:	2301      	movs	r3, #1
  405e46:	408b      	lsls	r3, r1
  405e48:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  405e4c:	4313      	orrs	r3, r2
  405e4e:	3908      	subs	r1, #8
  405e50:	60e1      	str	r1, [r4, #12]
  405e52:	607b      	str	r3, [r7, #4]
  405e54:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  405e58:	f8c8 400c 	str.w	r4, [r8, #12]
  405e5c:	1082      	asrs	r2, r0, #2
  405e5e:	2401      	movs	r4, #1
  405e60:	4094      	lsls	r4, r2
  405e62:	429c      	cmp	r4, r3
  405e64:	f200 808b 	bhi.w	405f7e <_malloc_r+0x1ea>
  405e68:	421c      	tst	r4, r3
  405e6a:	d106      	bne.n	405e7a <_malloc_r+0xe6>
  405e6c:	f020 0003 	bic.w	r0, r0, #3
  405e70:	0064      	lsls	r4, r4, #1
  405e72:	421c      	tst	r4, r3
  405e74:	f100 0004 	add.w	r0, r0, #4
  405e78:	d0fa      	beq.n	405e70 <_malloc_r+0xdc>
  405e7a:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  405e7e:	46cc      	mov	ip, r9
  405e80:	4680      	mov	r8, r0
  405e82:	f8dc 300c 	ldr.w	r3, [ip, #12]
  405e86:	459c      	cmp	ip, r3
  405e88:	d107      	bne.n	405e9a <_malloc_r+0x106>
  405e8a:	e16d      	b.n	406168 <_malloc_r+0x3d4>
  405e8c:	2a00      	cmp	r2, #0
  405e8e:	f280 817b 	bge.w	406188 <_malloc_r+0x3f4>
  405e92:	68db      	ldr	r3, [r3, #12]
  405e94:	459c      	cmp	ip, r3
  405e96:	f000 8167 	beq.w	406168 <_malloc_r+0x3d4>
  405e9a:	6859      	ldr	r1, [r3, #4]
  405e9c:	f021 0103 	bic.w	r1, r1, #3
  405ea0:	1b8a      	subs	r2, r1, r6
  405ea2:	2a0f      	cmp	r2, #15
  405ea4:	ddf2      	ble.n	405e8c <_malloc_r+0xf8>
  405ea6:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  405eaa:	f8d3 8008 	ldr.w	r8, [r3, #8]
  405eae:	9300      	str	r3, [sp, #0]
  405eb0:	199c      	adds	r4, r3, r6
  405eb2:	4628      	mov	r0, r5
  405eb4:	f046 0601 	orr.w	r6, r6, #1
  405eb8:	f042 0501 	orr.w	r5, r2, #1
  405ebc:	605e      	str	r6, [r3, #4]
  405ebe:	f8c8 c00c 	str.w	ip, [r8, #12]
  405ec2:	f8cc 8008 	str.w	r8, [ip, #8]
  405ec6:	617c      	str	r4, [r7, #20]
  405ec8:	613c      	str	r4, [r7, #16]
  405eca:	f8c4 e00c 	str.w	lr, [r4, #12]
  405ece:	f8c4 e008 	str.w	lr, [r4, #8]
  405ed2:	6065      	str	r5, [r4, #4]
  405ed4:	505a      	str	r2, [r3, r1]
  405ed6:	f000 fa69 	bl	4063ac <__malloc_unlock>
  405eda:	9b00      	ldr	r3, [sp, #0]
  405edc:	f103 0408 	add.w	r4, r3, #8
  405ee0:	e01e      	b.n	405f20 <_malloc_r+0x18c>
  405ee2:	2910      	cmp	r1, #16
  405ee4:	d820      	bhi.n	405f28 <_malloc_r+0x194>
  405ee6:	f000 fa5b 	bl	4063a0 <__malloc_lock>
  405eea:	2610      	movs	r6, #16
  405eec:	2318      	movs	r3, #24
  405eee:	2002      	movs	r0, #2
  405ef0:	4f79      	ldr	r7, [pc, #484]	; (4060d8 <_malloc_r+0x344>)
  405ef2:	443b      	add	r3, r7
  405ef4:	f1a3 0208 	sub.w	r2, r3, #8
  405ef8:	685c      	ldr	r4, [r3, #4]
  405efa:	4294      	cmp	r4, r2
  405efc:	f000 813d 	beq.w	40617a <_malloc_r+0x3e6>
  405f00:	6863      	ldr	r3, [r4, #4]
  405f02:	68e1      	ldr	r1, [r4, #12]
  405f04:	68a6      	ldr	r6, [r4, #8]
  405f06:	f023 0303 	bic.w	r3, r3, #3
  405f0a:	4423      	add	r3, r4
  405f0c:	4628      	mov	r0, r5
  405f0e:	685a      	ldr	r2, [r3, #4]
  405f10:	60f1      	str	r1, [r6, #12]
  405f12:	f042 0201 	orr.w	r2, r2, #1
  405f16:	608e      	str	r6, [r1, #8]
  405f18:	605a      	str	r2, [r3, #4]
  405f1a:	f000 fa47 	bl	4063ac <__malloc_unlock>
  405f1e:	3408      	adds	r4, #8
  405f20:	4620      	mov	r0, r4
  405f22:	b003      	add	sp, #12
  405f24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405f28:	2400      	movs	r4, #0
  405f2a:	230c      	movs	r3, #12
  405f2c:	4620      	mov	r0, r4
  405f2e:	602b      	str	r3, [r5, #0]
  405f30:	b003      	add	sp, #12
  405f32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405f36:	2040      	movs	r0, #64	; 0x40
  405f38:	f44f 7300 	mov.w	r3, #512	; 0x200
  405f3c:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  405f40:	e74a      	b.n	405dd8 <_malloc_r+0x44>
  405f42:	4423      	add	r3, r4
  405f44:	68e1      	ldr	r1, [r4, #12]
  405f46:	685a      	ldr	r2, [r3, #4]
  405f48:	68a6      	ldr	r6, [r4, #8]
  405f4a:	f042 0201 	orr.w	r2, r2, #1
  405f4e:	60f1      	str	r1, [r6, #12]
  405f50:	4628      	mov	r0, r5
  405f52:	608e      	str	r6, [r1, #8]
  405f54:	605a      	str	r2, [r3, #4]
  405f56:	f000 fa29 	bl	4063ac <__malloc_unlock>
  405f5a:	3408      	adds	r4, #8
  405f5c:	4620      	mov	r0, r4
  405f5e:	b003      	add	sp, #12
  405f60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405f64:	4423      	add	r3, r4
  405f66:	4628      	mov	r0, r5
  405f68:	685a      	ldr	r2, [r3, #4]
  405f6a:	f042 0201 	orr.w	r2, r2, #1
  405f6e:	605a      	str	r2, [r3, #4]
  405f70:	f000 fa1c 	bl	4063ac <__malloc_unlock>
  405f74:	3408      	adds	r4, #8
  405f76:	4620      	mov	r0, r4
  405f78:	b003      	add	sp, #12
  405f7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405f7e:	68bc      	ldr	r4, [r7, #8]
  405f80:	6863      	ldr	r3, [r4, #4]
  405f82:	f023 0803 	bic.w	r8, r3, #3
  405f86:	45b0      	cmp	r8, r6
  405f88:	d304      	bcc.n	405f94 <_malloc_r+0x200>
  405f8a:	eba8 0306 	sub.w	r3, r8, r6
  405f8e:	2b0f      	cmp	r3, #15
  405f90:	f300 8085 	bgt.w	40609e <_malloc_r+0x30a>
  405f94:	f8df 9158 	ldr.w	r9, [pc, #344]	; 4060f0 <_malloc_r+0x35c>
  405f98:	4b50      	ldr	r3, [pc, #320]	; (4060dc <_malloc_r+0x348>)
  405f9a:	f8d9 2000 	ldr.w	r2, [r9]
  405f9e:	681b      	ldr	r3, [r3, #0]
  405fa0:	3201      	adds	r2, #1
  405fa2:	4433      	add	r3, r6
  405fa4:	eb04 0a08 	add.w	sl, r4, r8
  405fa8:	f000 8155 	beq.w	406256 <_malloc_r+0x4c2>
  405fac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  405fb0:	330f      	adds	r3, #15
  405fb2:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  405fb6:	f02b 0b0f 	bic.w	fp, fp, #15
  405fba:	4659      	mov	r1, fp
  405fbc:	4628      	mov	r0, r5
  405fbe:	f000 fcf5 	bl	4069ac <_sbrk_r>
  405fc2:	1c41      	adds	r1, r0, #1
  405fc4:	4602      	mov	r2, r0
  405fc6:	f000 80fc 	beq.w	4061c2 <_malloc_r+0x42e>
  405fca:	4582      	cmp	sl, r0
  405fcc:	f200 80f7 	bhi.w	4061be <_malloc_r+0x42a>
  405fd0:	4b43      	ldr	r3, [pc, #268]	; (4060e0 <_malloc_r+0x34c>)
  405fd2:	6819      	ldr	r1, [r3, #0]
  405fd4:	4459      	add	r1, fp
  405fd6:	6019      	str	r1, [r3, #0]
  405fd8:	f000 814d 	beq.w	406276 <_malloc_r+0x4e2>
  405fdc:	f8d9 0000 	ldr.w	r0, [r9]
  405fe0:	3001      	adds	r0, #1
  405fe2:	bf1b      	ittet	ne
  405fe4:	eba2 0a0a 	subne.w	sl, r2, sl
  405fe8:	4451      	addne	r1, sl
  405fea:	f8c9 2000 	streq.w	r2, [r9]
  405fee:	6019      	strne	r1, [r3, #0]
  405ff0:	f012 0107 	ands.w	r1, r2, #7
  405ff4:	f000 8115 	beq.w	406222 <_malloc_r+0x48e>
  405ff8:	f1c1 0008 	rsb	r0, r1, #8
  405ffc:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  406000:	4402      	add	r2, r0
  406002:	3108      	adds	r1, #8
  406004:	eb02 090b 	add.w	r9, r2, fp
  406008:	f3c9 090b 	ubfx	r9, r9, #0, #12
  40600c:	eba1 0909 	sub.w	r9, r1, r9
  406010:	4649      	mov	r1, r9
  406012:	4628      	mov	r0, r5
  406014:	9301      	str	r3, [sp, #4]
  406016:	9200      	str	r2, [sp, #0]
  406018:	f000 fcc8 	bl	4069ac <_sbrk_r>
  40601c:	1c43      	adds	r3, r0, #1
  40601e:	e89d 000c 	ldmia.w	sp, {r2, r3}
  406022:	f000 8143 	beq.w	4062ac <_malloc_r+0x518>
  406026:	1a80      	subs	r0, r0, r2
  406028:	4448      	add	r0, r9
  40602a:	f040 0001 	orr.w	r0, r0, #1
  40602e:	6819      	ldr	r1, [r3, #0]
  406030:	60ba      	str	r2, [r7, #8]
  406032:	4449      	add	r1, r9
  406034:	42bc      	cmp	r4, r7
  406036:	6050      	str	r0, [r2, #4]
  406038:	6019      	str	r1, [r3, #0]
  40603a:	d017      	beq.n	40606c <_malloc_r+0x2d8>
  40603c:	f1b8 0f0f 	cmp.w	r8, #15
  406040:	f240 80fb 	bls.w	40623a <_malloc_r+0x4a6>
  406044:	6860      	ldr	r0, [r4, #4]
  406046:	f1a8 020c 	sub.w	r2, r8, #12
  40604a:	f022 0207 	bic.w	r2, r2, #7
  40604e:	eb04 0e02 	add.w	lr, r4, r2
  406052:	f000 0001 	and.w	r0, r0, #1
  406056:	f04f 0c05 	mov.w	ip, #5
  40605a:	4310      	orrs	r0, r2
  40605c:	2a0f      	cmp	r2, #15
  40605e:	6060      	str	r0, [r4, #4]
  406060:	f8ce c004 	str.w	ip, [lr, #4]
  406064:	f8ce c008 	str.w	ip, [lr, #8]
  406068:	f200 8117 	bhi.w	40629a <_malloc_r+0x506>
  40606c:	4b1d      	ldr	r3, [pc, #116]	; (4060e4 <_malloc_r+0x350>)
  40606e:	68bc      	ldr	r4, [r7, #8]
  406070:	681a      	ldr	r2, [r3, #0]
  406072:	4291      	cmp	r1, r2
  406074:	bf88      	it	hi
  406076:	6019      	strhi	r1, [r3, #0]
  406078:	4b1b      	ldr	r3, [pc, #108]	; (4060e8 <_malloc_r+0x354>)
  40607a:	681a      	ldr	r2, [r3, #0]
  40607c:	4291      	cmp	r1, r2
  40607e:	6862      	ldr	r2, [r4, #4]
  406080:	bf88      	it	hi
  406082:	6019      	strhi	r1, [r3, #0]
  406084:	f022 0203 	bic.w	r2, r2, #3
  406088:	4296      	cmp	r6, r2
  40608a:	eba2 0306 	sub.w	r3, r2, r6
  40608e:	d801      	bhi.n	406094 <_malloc_r+0x300>
  406090:	2b0f      	cmp	r3, #15
  406092:	dc04      	bgt.n	40609e <_malloc_r+0x30a>
  406094:	4628      	mov	r0, r5
  406096:	f000 f989 	bl	4063ac <__malloc_unlock>
  40609a:	2400      	movs	r4, #0
  40609c:	e740      	b.n	405f20 <_malloc_r+0x18c>
  40609e:	19a2      	adds	r2, r4, r6
  4060a0:	f043 0301 	orr.w	r3, r3, #1
  4060a4:	f046 0601 	orr.w	r6, r6, #1
  4060a8:	6066      	str	r6, [r4, #4]
  4060aa:	4628      	mov	r0, r5
  4060ac:	60ba      	str	r2, [r7, #8]
  4060ae:	6053      	str	r3, [r2, #4]
  4060b0:	f000 f97c 	bl	4063ac <__malloc_unlock>
  4060b4:	3408      	adds	r4, #8
  4060b6:	4620      	mov	r0, r4
  4060b8:	b003      	add	sp, #12
  4060ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4060be:	2b14      	cmp	r3, #20
  4060c0:	d971      	bls.n	4061a6 <_malloc_r+0x412>
  4060c2:	2b54      	cmp	r3, #84	; 0x54
  4060c4:	f200 80a3 	bhi.w	40620e <_malloc_r+0x47a>
  4060c8:	0b33      	lsrs	r3, r6, #12
  4060ca:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  4060ce:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  4060d2:	00c3      	lsls	r3, r0, #3
  4060d4:	e680      	b.n	405dd8 <_malloc_r+0x44>
  4060d6:	bf00      	nop
  4060d8:	2000045c 	.word	0x2000045c
  4060dc:	20000c5c 	.word	0x20000c5c
  4060e0:	20000c2c 	.word	0x20000c2c
  4060e4:	20000c54 	.word	0x20000c54
  4060e8:	20000c58 	.word	0x20000c58
  4060ec:	20000464 	.word	0x20000464
  4060f0:	20000864 	.word	0x20000864
  4060f4:	0a5a      	lsrs	r2, r3, #9
  4060f6:	2a04      	cmp	r2, #4
  4060f8:	d95b      	bls.n	4061b2 <_malloc_r+0x41e>
  4060fa:	2a14      	cmp	r2, #20
  4060fc:	f200 80ae 	bhi.w	40625c <_malloc_r+0x4c8>
  406100:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  406104:	00c9      	lsls	r1, r1, #3
  406106:	325b      	adds	r2, #91	; 0x5b
  406108:	eb07 0c01 	add.w	ip, r7, r1
  40610c:	5879      	ldr	r1, [r7, r1]
  40610e:	f1ac 0c08 	sub.w	ip, ip, #8
  406112:	458c      	cmp	ip, r1
  406114:	f000 8088 	beq.w	406228 <_malloc_r+0x494>
  406118:	684a      	ldr	r2, [r1, #4]
  40611a:	f022 0203 	bic.w	r2, r2, #3
  40611e:	4293      	cmp	r3, r2
  406120:	d273      	bcs.n	40620a <_malloc_r+0x476>
  406122:	6889      	ldr	r1, [r1, #8]
  406124:	458c      	cmp	ip, r1
  406126:	d1f7      	bne.n	406118 <_malloc_r+0x384>
  406128:	f8dc 200c 	ldr.w	r2, [ip, #12]
  40612c:	687b      	ldr	r3, [r7, #4]
  40612e:	60e2      	str	r2, [r4, #12]
  406130:	f8c4 c008 	str.w	ip, [r4, #8]
  406134:	6094      	str	r4, [r2, #8]
  406136:	f8cc 400c 	str.w	r4, [ip, #12]
  40613a:	e68f      	b.n	405e5c <_malloc_r+0xc8>
  40613c:	19a1      	adds	r1, r4, r6
  40613e:	f046 0c01 	orr.w	ip, r6, #1
  406142:	f042 0601 	orr.w	r6, r2, #1
  406146:	f8c4 c004 	str.w	ip, [r4, #4]
  40614a:	4628      	mov	r0, r5
  40614c:	6179      	str	r1, [r7, #20]
  40614e:	6139      	str	r1, [r7, #16]
  406150:	f8c1 e00c 	str.w	lr, [r1, #12]
  406154:	f8c1 e008 	str.w	lr, [r1, #8]
  406158:	604e      	str	r6, [r1, #4]
  40615a:	50e2      	str	r2, [r4, r3]
  40615c:	f000 f926 	bl	4063ac <__malloc_unlock>
  406160:	3408      	adds	r4, #8
  406162:	e6dd      	b.n	405f20 <_malloc_r+0x18c>
  406164:	687b      	ldr	r3, [r7, #4]
  406166:	e679      	b.n	405e5c <_malloc_r+0xc8>
  406168:	f108 0801 	add.w	r8, r8, #1
  40616c:	f018 0f03 	tst.w	r8, #3
  406170:	f10c 0c08 	add.w	ip, ip, #8
  406174:	f47f ae85 	bne.w	405e82 <_malloc_r+0xee>
  406178:	e02d      	b.n	4061d6 <_malloc_r+0x442>
  40617a:	68dc      	ldr	r4, [r3, #12]
  40617c:	42a3      	cmp	r3, r4
  40617e:	bf08      	it	eq
  406180:	3002      	addeq	r0, #2
  406182:	f43f ae3e 	beq.w	405e02 <_malloc_r+0x6e>
  406186:	e6bb      	b.n	405f00 <_malloc_r+0x16c>
  406188:	4419      	add	r1, r3
  40618a:	461c      	mov	r4, r3
  40618c:	684a      	ldr	r2, [r1, #4]
  40618e:	68db      	ldr	r3, [r3, #12]
  406190:	f854 6f08 	ldr.w	r6, [r4, #8]!
  406194:	f042 0201 	orr.w	r2, r2, #1
  406198:	604a      	str	r2, [r1, #4]
  40619a:	4628      	mov	r0, r5
  40619c:	60f3      	str	r3, [r6, #12]
  40619e:	609e      	str	r6, [r3, #8]
  4061a0:	f000 f904 	bl	4063ac <__malloc_unlock>
  4061a4:	e6bc      	b.n	405f20 <_malloc_r+0x18c>
  4061a6:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  4061aa:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  4061ae:	00c3      	lsls	r3, r0, #3
  4061b0:	e612      	b.n	405dd8 <_malloc_r+0x44>
  4061b2:	099a      	lsrs	r2, r3, #6
  4061b4:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4061b8:	00c9      	lsls	r1, r1, #3
  4061ba:	3238      	adds	r2, #56	; 0x38
  4061bc:	e7a4      	b.n	406108 <_malloc_r+0x374>
  4061be:	42bc      	cmp	r4, r7
  4061c0:	d054      	beq.n	40626c <_malloc_r+0x4d8>
  4061c2:	68bc      	ldr	r4, [r7, #8]
  4061c4:	6862      	ldr	r2, [r4, #4]
  4061c6:	f022 0203 	bic.w	r2, r2, #3
  4061ca:	e75d      	b.n	406088 <_malloc_r+0x2f4>
  4061cc:	f859 3908 	ldr.w	r3, [r9], #-8
  4061d0:	4599      	cmp	r9, r3
  4061d2:	f040 8086 	bne.w	4062e2 <_malloc_r+0x54e>
  4061d6:	f010 0f03 	tst.w	r0, #3
  4061da:	f100 30ff 	add.w	r0, r0, #4294967295
  4061de:	d1f5      	bne.n	4061cc <_malloc_r+0x438>
  4061e0:	687b      	ldr	r3, [r7, #4]
  4061e2:	ea23 0304 	bic.w	r3, r3, r4
  4061e6:	607b      	str	r3, [r7, #4]
  4061e8:	0064      	lsls	r4, r4, #1
  4061ea:	429c      	cmp	r4, r3
  4061ec:	f63f aec7 	bhi.w	405f7e <_malloc_r+0x1ea>
  4061f0:	2c00      	cmp	r4, #0
  4061f2:	f43f aec4 	beq.w	405f7e <_malloc_r+0x1ea>
  4061f6:	421c      	tst	r4, r3
  4061f8:	4640      	mov	r0, r8
  4061fa:	f47f ae3e 	bne.w	405e7a <_malloc_r+0xe6>
  4061fe:	0064      	lsls	r4, r4, #1
  406200:	421c      	tst	r4, r3
  406202:	f100 0004 	add.w	r0, r0, #4
  406206:	d0fa      	beq.n	4061fe <_malloc_r+0x46a>
  406208:	e637      	b.n	405e7a <_malloc_r+0xe6>
  40620a:	468c      	mov	ip, r1
  40620c:	e78c      	b.n	406128 <_malloc_r+0x394>
  40620e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  406212:	d815      	bhi.n	406240 <_malloc_r+0x4ac>
  406214:	0bf3      	lsrs	r3, r6, #15
  406216:	f103 0078 	add.w	r0, r3, #120	; 0x78
  40621a:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  40621e:	00c3      	lsls	r3, r0, #3
  406220:	e5da      	b.n	405dd8 <_malloc_r+0x44>
  406222:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  406226:	e6ed      	b.n	406004 <_malloc_r+0x270>
  406228:	687b      	ldr	r3, [r7, #4]
  40622a:	1092      	asrs	r2, r2, #2
  40622c:	2101      	movs	r1, #1
  40622e:	fa01 f202 	lsl.w	r2, r1, r2
  406232:	4313      	orrs	r3, r2
  406234:	607b      	str	r3, [r7, #4]
  406236:	4662      	mov	r2, ip
  406238:	e779      	b.n	40612e <_malloc_r+0x39a>
  40623a:	2301      	movs	r3, #1
  40623c:	6053      	str	r3, [r2, #4]
  40623e:	e729      	b.n	406094 <_malloc_r+0x300>
  406240:	f240 5254 	movw	r2, #1364	; 0x554
  406244:	4293      	cmp	r3, r2
  406246:	d822      	bhi.n	40628e <_malloc_r+0x4fa>
  406248:	0cb3      	lsrs	r3, r6, #18
  40624a:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  40624e:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  406252:	00c3      	lsls	r3, r0, #3
  406254:	e5c0      	b.n	405dd8 <_malloc_r+0x44>
  406256:	f103 0b10 	add.w	fp, r3, #16
  40625a:	e6ae      	b.n	405fba <_malloc_r+0x226>
  40625c:	2a54      	cmp	r2, #84	; 0x54
  40625e:	d829      	bhi.n	4062b4 <_malloc_r+0x520>
  406260:	0b1a      	lsrs	r2, r3, #12
  406262:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  406266:	00c9      	lsls	r1, r1, #3
  406268:	326e      	adds	r2, #110	; 0x6e
  40626a:	e74d      	b.n	406108 <_malloc_r+0x374>
  40626c:	4b20      	ldr	r3, [pc, #128]	; (4062f0 <_malloc_r+0x55c>)
  40626e:	6819      	ldr	r1, [r3, #0]
  406270:	4459      	add	r1, fp
  406272:	6019      	str	r1, [r3, #0]
  406274:	e6b2      	b.n	405fdc <_malloc_r+0x248>
  406276:	f3ca 000b 	ubfx	r0, sl, #0, #12
  40627a:	2800      	cmp	r0, #0
  40627c:	f47f aeae 	bne.w	405fdc <_malloc_r+0x248>
  406280:	eb08 030b 	add.w	r3, r8, fp
  406284:	68ba      	ldr	r2, [r7, #8]
  406286:	f043 0301 	orr.w	r3, r3, #1
  40628a:	6053      	str	r3, [r2, #4]
  40628c:	e6ee      	b.n	40606c <_malloc_r+0x2d8>
  40628e:	207f      	movs	r0, #127	; 0x7f
  406290:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  406294:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  406298:	e59e      	b.n	405dd8 <_malloc_r+0x44>
  40629a:	f104 0108 	add.w	r1, r4, #8
  40629e:	4628      	mov	r0, r5
  4062a0:	9300      	str	r3, [sp, #0]
  4062a2:	f000 fcf5 	bl	406c90 <_free_r>
  4062a6:	9b00      	ldr	r3, [sp, #0]
  4062a8:	6819      	ldr	r1, [r3, #0]
  4062aa:	e6df      	b.n	40606c <_malloc_r+0x2d8>
  4062ac:	2001      	movs	r0, #1
  4062ae:	f04f 0900 	mov.w	r9, #0
  4062b2:	e6bc      	b.n	40602e <_malloc_r+0x29a>
  4062b4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4062b8:	d805      	bhi.n	4062c6 <_malloc_r+0x532>
  4062ba:	0bda      	lsrs	r2, r3, #15
  4062bc:	f102 0178 	add.w	r1, r2, #120	; 0x78
  4062c0:	00c9      	lsls	r1, r1, #3
  4062c2:	3277      	adds	r2, #119	; 0x77
  4062c4:	e720      	b.n	406108 <_malloc_r+0x374>
  4062c6:	f240 5154 	movw	r1, #1364	; 0x554
  4062ca:	428a      	cmp	r2, r1
  4062cc:	d805      	bhi.n	4062da <_malloc_r+0x546>
  4062ce:	0c9a      	lsrs	r2, r3, #18
  4062d0:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4062d4:	00c9      	lsls	r1, r1, #3
  4062d6:	327c      	adds	r2, #124	; 0x7c
  4062d8:	e716      	b.n	406108 <_malloc_r+0x374>
  4062da:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  4062de:	227e      	movs	r2, #126	; 0x7e
  4062e0:	e712      	b.n	406108 <_malloc_r+0x374>
  4062e2:	687b      	ldr	r3, [r7, #4]
  4062e4:	e780      	b.n	4061e8 <_malloc_r+0x454>
  4062e6:	08f0      	lsrs	r0, r6, #3
  4062e8:	f106 0308 	add.w	r3, r6, #8
  4062ec:	e600      	b.n	405ef0 <_malloc_r+0x15c>
  4062ee:	bf00      	nop
  4062f0:	20000c2c 	.word	0x20000c2c
	...

00406300 <memchr>:
  406300:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  406304:	2a10      	cmp	r2, #16
  406306:	db2b      	blt.n	406360 <memchr+0x60>
  406308:	f010 0f07 	tst.w	r0, #7
  40630c:	d008      	beq.n	406320 <memchr+0x20>
  40630e:	f810 3b01 	ldrb.w	r3, [r0], #1
  406312:	3a01      	subs	r2, #1
  406314:	428b      	cmp	r3, r1
  406316:	d02d      	beq.n	406374 <memchr+0x74>
  406318:	f010 0f07 	tst.w	r0, #7
  40631c:	b342      	cbz	r2, 406370 <memchr+0x70>
  40631e:	d1f6      	bne.n	40630e <memchr+0xe>
  406320:	b4f0      	push	{r4, r5, r6, r7}
  406322:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  406326:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40632a:	f022 0407 	bic.w	r4, r2, #7
  40632e:	f07f 0700 	mvns.w	r7, #0
  406332:	2300      	movs	r3, #0
  406334:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  406338:	3c08      	subs	r4, #8
  40633a:	ea85 0501 	eor.w	r5, r5, r1
  40633e:	ea86 0601 	eor.w	r6, r6, r1
  406342:	fa85 f547 	uadd8	r5, r5, r7
  406346:	faa3 f587 	sel	r5, r3, r7
  40634a:	fa86 f647 	uadd8	r6, r6, r7
  40634e:	faa5 f687 	sel	r6, r5, r7
  406352:	b98e      	cbnz	r6, 406378 <memchr+0x78>
  406354:	d1ee      	bne.n	406334 <memchr+0x34>
  406356:	bcf0      	pop	{r4, r5, r6, r7}
  406358:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40635c:	f002 0207 	and.w	r2, r2, #7
  406360:	b132      	cbz	r2, 406370 <memchr+0x70>
  406362:	f810 3b01 	ldrb.w	r3, [r0], #1
  406366:	3a01      	subs	r2, #1
  406368:	ea83 0301 	eor.w	r3, r3, r1
  40636c:	b113      	cbz	r3, 406374 <memchr+0x74>
  40636e:	d1f8      	bne.n	406362 <memchr+0x62>
  406370:	2000      	movs	r0, #0
  406372:	4770      	bx	lr
  406374:	3801      	subs	r0, #1
  406376:	4770      	bx	lr
  406378:	2d00      	cmp	r5, #0
  40637a:	bf06      	itte	eq
  40637c:	4635      	moveq	r5, r6
  40637e:	3803      	subeq	r0, #3
  406380:	3807      	subne	r0, #7
  406382:	f015 0f01 	tst.w	r5, #1
  406386:	d107      	bne.n	406398 <memchr+0x98>
  406388:	3001      	adds	r0, #1
  40638a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40638e:	bf02      	ittt	eq
  406390:	3001      	addeq	r0, #1
  406392:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  406396:	3001      	addeq	r0, #1
  406398:	bcf0      	pop	{r4, r5, r6, r7}
  40639a:	3801      	subs	r0, #1
  40639c:	4770      	bx	lr
  40639e:	bf00      	nop

004063a0 <__malloc_lock>:
  4063a0:	4801      	ldr	r0, [pc, #4]	; (4063a8 <__malloc_lock+0x8>)
  4063a2:	f7ff bcf3 	b.w	405d8c <__retarget_lock_acquire_recursive>
  4063a6:	bf00      	nop
  4063a8:	20000cd0 	.word	0x20000cd0

004063ac <__malloc_unlock>:
  4063ac:	4801      	ldr	r0, [pc, #4]	; (4063b4 <__malloc_unlock+0x8>)
  4063ae:	f7ff bcef 	b.w	405d90 <__retarget_lock_release_recursive>
  4063b2:	bf00      	nop
  4063b4:	20000cd0 	.word	0x20000cd0

004063b8 <_Balloc>:
  4063b8:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4063ba:	b570      	push	{r4, r5, r6, lr}
  4063bc:	4605      	mov	r5, r0
  4063be:	460c      	mov	r4, r1
  4063c0:	b14b      	cbz	r3, 4063d6 <_Balloc+0x1e>
  4063c2:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  4063c6:	b180      	cbz	r0, 4063ea <_Balloc+0x32>
  4063c8:	6802      	ldr	r2, [r0, #0]
  4063ca:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  4063ce:	2300      	movs	r3, #0
  4063d0:	6103      	str	r3, [r0, #16]
  4063d2:	60c3      	str	r3, [r0, #12]
  4063d4:	bd70      	pop	{r4, r5, r6, pc}
  4063d6:	2221      	movs	r2, #33	; 0x21
  4063d8:	2104      	movs	r1, #4
  4063da:	f000 fbd9 	bl	406b90 <_calloc_r>
  4063de:	64e8      	str	r0, [r5, #76]	; 0x4c
  4063e0:	4603      	mov	r3, r0
  4063e2:	2800      	cmp	r0, #0
  4063e4:	d1ed      	bne.n	4063c2 <_Balloc+0xa>
  4063e6:	2000      	movs	r0, #0
  4063e8:	bd70      	pop	{r4, r5, r6, pc}
  4063ea:	2101      	movs	r1, #1
  4063ec:	fa01 f604 	lsl.w	r6, r1, r4
  4063f0:	1d72      	adds	r2, r6, #5
  4063f2:	4628      	mov	r0, r5
  4063f4:	0092      	lsls	r2, r2, #2
  4063f6:	f000 fbcb 	bl	406b90 <_calloc_r>
  4063fa:	2800      	cmp	r0, #0
  4063fc:	d0f3      	beq.n	4063e6 <_Balloc+0x2e>
  4063fe:	6044      	str	r4, [r0, #4]
  406400:	6086      	str	r6, [r0, #8]
  406402:	e7e4      	b.n	4063ce <_Balloc+0x16>

00406404 <_Bfree>:
  406404:	b131      	cbz	r1, 406414 <_Bfree+0x10>
  406406:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  406408:	684a      	ldr	r2, [r1, #4]
  40640a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  40640e:	6008      	str	r0, [r1, #0]
  406410:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  406414:	4770      	bx	lr
  406416:	bf00      	nop

00406418 <__multadd>:
  406418:	b5f0      	push	{r4, r5, r6, r7, lr}
  40641a:	690c      	ldr	r4, [r1, #16]
  40641c:	b083      	sub	sp, #12
  40641e:	460d      	mov	r5, r1
  406420:	4606      	mov	r6, r0
  406422:	f101 0e14 	add.w	lr, r1, #20
  406426:	2700      	movs	r7, #0
  406428:	f8de 0000 	ldr.w	r0, [lr]
  40642c:	b281      	uxth	r1, r0
  40642e:	fb02 3301 	mla	r3, r2, r1, r3
  406432:	0c01      	lsrs	r1, r0, #16
  406434:	0c18      	lsrs	r0, r3, #16
  406436:	fb02 0101 	mla	r1, r2, r1, r0
  40643a:	b29b      	uxth	r3, r3
  40643c:	3701      	adds	r7, #1
  40643e:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  406442:	42bc      	cmp	r4, r7
  406444:	f84e 3b04 	str.w	r3, [lr], #4
  406448:	ea4f 4311 	mov.w	r3, r1, lsr #16
  40644c:	dcec      	bgt.n	406428 <__multadd+0x10>
  40644e:	b13b      	cbz	r3, 406460 <__multadd+0x48>
  406450:	68aa      	ldr	r2, [r5, #8]
  406452:	4294      	cmp	r4, r2
  406454:	da07      	bge.n	406466 <__multadd+0x4e>
  406456:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  40645a:	3401      	adds	r4, #1
  40645c:	6153      	str	r3, [r2, #20]
  40645e:	612c      	str	r4, [r5, #16]
  406460:	4628      	mov	r0, r5
  406462:	b003      	add	sp, #12
  406464:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406466:	6869      	ldr	r1, [r5, #4]
  406468:	9301      	str	r3, [sp, #4]
  40646a:	3101      	adds	r1, #1
  40646c:	4630      	mov	r0, r6
  40646e:	f7ff ffa3 	bl	4063b8 <_Balloc>
  406472:	692a      	ldr	r2, [r5, #16]
  406474:	3202      	adds	r2, #2
  406476:	f105 010c 	add.w	r1, r5, #12
  40647a:	4607      	mov	r7, r0
  40647c:	0092      	lsls	r2, r2, #2
  40647e:	300c      	adds	r0, #12
  406480:	f7fd f84a 	bl	403518 <memcpy>
  406484:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  406486:	6869      	ldr	r1, [r5, #4]
  406488:	9b01      	ldr	r3, [sp, #4]
  40648a:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  40648e:	6028      	str	r0, [r5, #0]
  406490:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  406494:	463d      	mov	r5, r7
  406496:	e7de      	b.n	406456 <__multadd+0x3e>

00406498 <__hi0bits>:
  406498:	0c02      	lsrs	r2, r0, #16
  40649a:	0412      	lsls	r2, r2, #16
  40649c:	4603      	mov	r3, r0
  40649e:	b9b2      	cbnz	r2, 4064ce <__hi0bits+0x36>
  4064a0:	0403      	lsls	r3, r0, #16
  4064a2:	2010      	movs	r0, #16
  4064a4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  4064a8:	bf04      	itt	eq
  4064aa:	021b      	lsleq	r3, r3, #8
  4064ac:	3008      	addeq	r0, #8
  4064ae:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  4064b2:	bf04      	itt	eq
  4064b4:	011b      	lsleq	r3, r3, #4
  4064b6:	3004      	addeq	r0, #4
  4064b8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  4064bc:	bf04      	itt	eq
  4064be:	009b      	lsleq	r3, r3, #2
  4064c0:	3002      	addeq	r0, #2
  4064c2:	2b00      	cmp	r3, #0
  4064c4:	db02      	blt.n	4064cc <__hi0bits+0x34>
  4064c6:	005b      	lsls	r3, r3, #1
  4064c8:	d403      	bmi.n	4064d2 <__hi0bits+0x3a>
  4064ca:	2020      	movs	r0, #32
  4064cc:	4770      	bx	lr
  4064ce:	2000      	movs	r0, #0
  4064d0:	e7e8      	b.n	4064a4 <__hi0bits+0xc>
  4064d2:	3001      	adds	r0, #1
  4064d4:	4770      	bx	lr
  4064d6:	bf00      	nop

004064d8 <__lo0bits>:
  4064d8:	6803      	ldr	r3, [r0, #0]
  4064da:	f013 0207 	ands.w	r2, r3, #7
  4064de:	4601      	mov	r1, r0
  4064e0:	d007      	beq.n	4064f2 <__lo0bits+0x1a>
  4064e2:	07da      	lsls	r2, r3, #31
  4064e4:	d421      	bmi.n	40652a <__lo0bits+0x52>
  4064e6:	0798      	lsls	r0, r3, #30
  4064e8:	d421      	bmi.n	40652e <__lo0bits+0x56>
  4064ea:	089b      	lsrs	r3, r3, #2
  4064ec:	600b      	str	r3, [r1, #0]
  4064ee:	2002      	movs	r0, #2
  4064f0:	4770      	bx	lr
  4064f2:	b298      	uxth	r0, r3
  4064f4:	b198      	cbz	r0, 40651e <__lo0bits+0x46>
  4064f6:	4610      	mov	r0, r2
  4064f8:	f013 0fff 	tst.w	r3, #255	; 0xff
  4064fc:	bf04      	itt	eq
  4064fe:	0a1b      	lsreq	r3, r3, #8
  406500:	3008      	addeq	r0, #8
  406502:	071a      	lsls	r2, r3, #28
  406504:	bf04      	itt	eq
  406506:	091b      	lsreq	r3, r3, #4
  406508:	3004      	addeq	r0, #4
  40650a:	079a      	lsls	r2, r3, #30
  40650c:	bf04      	itt	eq
  40650e:	089b      	lsreq	r3, r3, #2
  406510:	3002      	addeq	r0, #2
  406512:	07da      	lsls	r2, r3, #31
  406514:	d407      	bmi.n	406526 <__lo0bits+0x4e>
  406516:	085b      	lsrs	r3, r3, #1
  406518:	d104      	bne.n	406524 <__lo0bits+0x4c>
  40651a:	2020      	movs	r0, #32
  40651c:	4770      	bx	lr
  40651e:	0c1b      	lsrs	r3, r3, #16
  406520:	2010      	movs	r0, #16
  406522:	e7e9      	b.n	4064f8 <__lo0bits+0x20>
  406524:	3001      	adds	r0, #1
  406526:	600b      	str	r3, [r1, #0]
  406528:	4770      	bx	lr
  40652a:	2000      	movs	r0, #0
  40652c:	4770      	bx	lr
  40652e:	085b      	lsrs	r3, r3, #1
  406530:	600b      	str	r3, [r1, #0]
  406532:	2001      	movs	r0, #1
  406534:	4770      	bx	lr
  406536:	bf00      	nop

00406538 <__i2b>:
  406538:	b510      	push	{r4, lr}
  40653a:	460c      	mov	r4, r1
  40653c:	2101      	movs	r1, #1
  40653e:	f7ff ff3b 	bl	4063b8 <_Balloc>
  406542:	2201      	movs	r2, #1
  406544:	6144      	str	r4, [r0, #20]
  406546:	6102      	str	r2, [r0, #16]
  406548:	bd10      	pop	{r4, pc}
  40654a:	bf00      	nop

0040654c <__multiply>:
  40654c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406550:	690c      	ldr	r4, [r1, #16]
  406552:	6915      	ldr	r5, [r2, #16]
  406554:	42ac      	cmp	r4, r5
  406556:	b083      	sub	sp, #12
  406558:	468b      	mov	fp, r1
  40655a:	4616      	mov	r6, r2
  40655c:	da04      	bge.n	406568 <__multiply+0x1c>
  40655e:	4622      	mov	r2, r4
  406560:	46b3      	mov	fp, r6
  406562:	462c      	mov	r4, r5
  406564:	460e      	mov	r6, r1
  406566:	4615      	mov	r5, r2
  406568:	f8db 3008 	ldr.w	r3, [fp, #8]
  40656c:	f8db 1004 	ldr.w	r1, [fp, #4]
  406570:	eb04 0805 	add.w	r8, r4, r5
  406574:	4598      	cmp	r8, r3
  406576:	bfc8      	it	gt
  406578:	3101      	addgt	r1, #1
  40657a:	f7ff ff1d 	bl	4063b8 <_Balloc>
  40657e:	f100 0914 	add.w	r9, r0, #20
  406582:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  406586:	45d1      	cmp	r9, sl
  406588:	9000      	str	r0, [sp, #0]
  40658a:	d205      	bcs.n	406598 <__multiply+0x4c>
  40658c:	464b      	mov	r3, r9
  40658e:	2100      	movs	r1, #0
  406590:	f843 1b04 	str.w	r1, [r3], #4
  406594:	459a      	cmp	sl, r3
  406596:	d8fb      	bhi.n	406590 <__multiply+0x44>
  406598:	f106 0c14 	add.w	ip, r6, #20
  40659c:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  4065a0:	f10b 0b14 	add.w	fp, fp, #20
  4065a4:	459c      	cmp	ip, r3
  4065a6:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  4065aa:	d24c      	bcs.n	406646 <__multiply+0xfa>
  4065ac:	f8cd a004 	str.w	sl, [sp, #4]
  4065b0:	469a      	mov	sl, r3
  4065b2:	f8dc 5000 	ldr.w	r5, [ip]
  4065b6:	b2af      	uxth	r7, r5
  4065b8:	b1ef      	cbz	r7, 4065f6 <__multiply+0xaa>
  4065ba:	2100      	movs	r1, #0
  4065bc:	464d      	mov	r5, r9
  4065be:	465e      	mov	r6, fp
  4065c0:	460c      	mov	r4, r1
  4065c2:	f856 2b04 	ldr.w	r2, [r6], #4
  4065c6:	6828      	ldr	r0, [r5, #0]
  4065c8:	b293      	uxth	r3, r2
  4065ca:	b281      	uxth	r1, r0
  4065cc:	fb07 1303 	mla	r3, r7, r3, r1
  4065d0:	0c12      	lsrs	r2, r2, #16
  4065d2:	0c01      	lsrs	r1, r0, #16
  4065d4:	4423      	add	r3, r4
  4065d6:	fb07 1102 	mla	r1, r7, r2, r1
  4065da:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  4065de:	b29b      	uxth	r3, r3
  4065e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  4065e4:	45b6      	cmp	lr, r6
  4065e6:	f845 3b04 	str.w	r3, [r5], #4
  4065ea:	ea4f 4411 	mov.w	r4, r1, lsr #16
  4065ee:	d8e8      	bhi.n	4065c2 <__multiply+0x76>
  4065f0:	602c      	str	r4, [r5, #0]
  4065f2:	f8dc 5000 	ldr.w	r5, [ip]
  4065f6:	0c2d      	lsrs	r5, r5, #16
  4065f8:	d01d      	beq.n	406636 <__multiply+0xea>
  4065fa:	f8d9 3000 	ldr.w	r3, [r9]
  4065fe:	4648      	mov	r0, r9
  406600:	461c      	mov	r4, r3
  406602:	4659      	mov	r1, fp
  406604:	2200      	movs	r2, #0
  406606:	880e      	ldrh	r6, [r1, #0]
  406608:	0c24      	lsrs	r4, r4, #16
  40660a:	fb05 4406 	mla	r4, r5, r6, r4
  40660e:	4422      	add	r2, r4
  406610:	b29b      	uxth	r3, r3
  406612:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  406616:	f840 3b04 	str.w	r3, [r0], #4
  40661a:	f851 3b04 	ldr.w	r3, [r1], #4
  40661e:	6804      	ldr	r4, [r0, #0]
  406620:	0c1b      	lsrs	r3, r3, #16
  406622:	b2a6      	uxth	r6, r4
  406624:	fb05 6303 	mla	r3, r5, r3, r6
  406628:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  40662c:	458e      	cmp	lr, r1
  40662e:	ea4f 4213 	mov.w	r2, r3, lsr #16
  406632:	d8e8      	bhi.n	406606 <__multiply+0xba>
  406634:	6003      	str	r3, [r0, #0]
  406636:	f10c 0c04 	add.w	ip, ip, #4
  40663a:	45e2      	cmp	sl, ip
  40663c:	f109 0904 	add.w	r9, r9, #4
  406640:	d8b7      	bhi.n	4065b2 <__multiply+0x66>
  406642:	f8dd a004 	ldr.w	sl, [sp, #4]
  406646:	f1b8 0f00 	cmp.w	r8, #0
  40664a:	dd0b      	ble.n	406664 <__multiply+0x118>
  40664c:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  406650:	f1aa 0a04 	sub.w	sl, sl, #4
  406654:	b11b      	cbz	r3, 40665e <__multiply+0x112>
  406656:	e005      	b.n	406664 <__multiply+0x118>
  406658:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  40665c:	b913      	cbnz	r3, 406664 <__multiply+0x118>
  40665e:	f1b8 0801 	subs.w	r8, r8, #1
  406662:	d1f9      	bne.n	406658 <__multiply+0x10c>
  406664:	9800      	ldr	r0, [sp, #0]
  406666:	f8c0 8010 	str.w	r8, [r0, #16]
  40666a:	b003      	add	sp, #12
  40666c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00406670 <__pow5mult>:
  406670:	f012 0303 	ands.w	r3, r2, #3
  406674:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406678:	4614      	mov	r4, r2
  40667a:	4607      	mov	r7, r0
  40667c:	d12e      	bne.n	4066dc <__pow5mult+0x6c>
  40667e:	460d      	mov	r5, r1
  406680:	10a4      	asrs	r4, r4, #2
  406682:	d01c      	beq.n	4066be <__pow5mult+0x4e>
  406684:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  406686:	b396      	cbz	r6, 4066ee <__pow5mult+0x7e>
  406688:	07e3      	lsls	r3, r4, #31
  40668a:	f04f 0800 	mov.w	r8, #0
  40668e:	d406      	bmi.n	40669e <__pow5mult+0x2e>
  406690:	1064      	asrs	r4, r4, #1
  406692:	d014      	beq.n	4066be <__pow5mult+0x4e>
  406694:	6830      	ldr	r0, [r6, #0]
  406696:	b1a8      	cbz	r0, 4066c4 <__pow5mult+0x54>
  406698:	4606      	mov	r6, r0
  40669a:	07e3      	lsls	r3, r4, #31
  40669c:	d5f8      	bpl.n	406690 <__pow5mult+0x20>
  40669e:	4632      	mov	r2, r6
  4066a0:	4629      	mov	r1, r5
  4066a2:	4638      	mov	r0, r7
  4066a4:	f7ff ff52 	bl	40654c <__multiply>
  4066a8:	b1b5      	cbz	r5, 4066d8 <__pow5mult+0x68>
  4066aa:	686a      	ldr	r2, [r5, #4]
  4066ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4066ae:	1064      	asrs	r4, r4, #1
  4066b0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4066b4:	6029      	str	r1, [r5, #0]
  4066b6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  4066ba:	4605      	mov	r5, r0
  4066bc:	d1ea      	bne.n	406694 <__pow5mult+0x24>
  4066be:	4628      	mov	r0, r5
  4066c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4066c4:	4632      	mov	r2, r6
  4066c6:	4631      	mov	r1, r6
  4066c8:	4638      	mov	r0, r7
  4066ca:	f7ff ff3f 	bl	40654c <__multiply>
  4066ce:	6030      	str	r0, [r6, #0]
  4066d0:	f8c0 8000 	str.w	r8, [r0]
  4066d4:	4606      	mov	r6, r0
  4066d6:	e7e0      	b.n	40669a <__pow5mult+0x2a>
  4066d8:	4605      	mov	r5, r0
  4066da:	e7d9      	b.n	406690 <__pow5mult+0x20>
  4066dc:	1e5a      	subs	r2, r3, #1
  4066de:	4d0b      	ldr	r5, [pc, #44]	; (40670c <__pow5mult+0x9c>)
  4066e0:	2300      	movs	r3, #0
  4066e2:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  4066e6:	f7ff fe97 	bl	406418 <__multadd>
  4066ea:	4605      	mov	r5, r0
  4066ec:	e7c8      	b.n	406680 <__pow5mult+0x10>
  4066ee:	2101      	movs	r1, #1
  4066f0:	4638      	mov	r0, r7
  4066f2:	f7ff fe61 	bl	4063b8 <_Balloc>
  4066f6:	f240 2171 	movw	r1, #625	; 0x271
  4066fa:	2201      	movs	r2, #1
  4066fc:	2300      	movs	r3, #0
  4066fe:	6141      	str	r1, [r0, #20]
  406700:	6102      	str	r2, [r0, #16]
  406702:	4606      	mov	r6, r0
  406704:	64b8      	str	r0, [r7, #72]	; 0x48
  406706:	6003      	str	r3, [r0, #0]
  406708:	e7be      	b.n	406688 <__pow5mult+0x18>
  40670a:	bf00      	nop
  40670c:	004082d0 	.word	0x004082d0

00406710 <__lshift>:
  406710:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406714:	4691      	mov	r9, r2
  406716:	690a      	ldr	r2, [r1, #16]
  406718:	688b      	ldr	r3, [r1, #8]
  40671a:	ea4f 1469 	mov.w	r4, r9, asr #5
  40671e:	eb04 0802 	add.w	r8, r4, r2
  406722:	f108 0501 	add.w	r5, r8, #1
  406726:	429d      	cmp	r5, r3
  406728:	460e      	mov	r6, r1
  40672a:	4607      	mov	r7, r0
  40672c:	6849      	ldr	r1, [r1, #4]
  40672e:	dd04      	ble.n	40673a <__lshift+0x2a>
  406730:	005b      	lsls	r3, r3, #1
  406732:	429d      	cmp	r5, r3
  406734:	f101 0101 	add.w	r1, r1, #1
  406738:	dcfa      	bgt.n	406730 <__lshift+0x20>
  40673a:	4638      	mov	r0, r7
  40673c:	f7ff fe3c 	bl	4063b8 <_Balloc>
  406740:	2c00      	cmp	r4, #0
  406742:	f100 0314 	add.w	r3, r0, #20
  406746:	dd06      	ble.n	406756 <__lshift+0x46>
  406748:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  40674c:	2100      	movs	r1, #0
  40674e:	f843 1b04 	str.w	r1, [r3], #4
  406752:	429a      	cmp	r2, r3
  406754:	d1fb      	bne.n	40674e <__lshift+0x3e>
  406756:	6934      	ldr	r4, [r6, #16]
  406758:	f106 0114 	add.w	r1, r6, #20
  40675c:	f019 091f 	ands.w	r9, r9, #31
  406760:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  406764:	d01d      	beq.n	4067a2 <__lshift+0x92>
  406766:	f1c9 0c20 	rsb	ip, r9, #32
  40676a:	2200      	movs	r2, #0
  40676c:	680c      	ldr	r4, [r1, #0]
  40676e:	fa04 f409 	lsl.w	r4, r4, r9
  406772:	4314      	orrs	r4, r2
  406774:	f843 4b04 	str.w	r4, [r3], #4
  406778:	f851 2b04 	ldr.w	r2, [r1], #4
  40677c:	458e      	cmp	lr, r1
  40677e:	fa22 f20c 	lsr.w	r2, r2, ip
  406782:	d8f3      	bhi.n	40676c <__lshift+0x5c>
  406784:	601a      	str	r2, [r3, #0]
  406786:	b10a      	cbz	r2, 40678c <__lshift+0x7c>
  406788:	f108 0502 	add.w	r5, r8, #2
  40678c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40678e:	6872      	ldr	r2, [r6, #4]
  406790:	3d01      	subs	r5, #1
  406792:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  406796:	6105      	str	r5, [r0, #16]
  406798:	6031      	str	r1, [r6, #0]
  40679a:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40679e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4067a2:	3b04      	subs	r3, #4
  4067a4:	f851 2b04 	ldr.w	r2, [r1], #4
  4067a8:	f843 2f04 	str.w	r2, [r3, #4]!
  4067ac:	458e      	cmp	lr, r1
  4067ae:	d8f9      	bhi.n	4067a4 <__lshift+0x94>
  4067b0:	e7ec      	b.n	40678c <__lshift+0x7c>
  4067b2:	bf00      	nop

004067b4 <__mcmp>:
  4067b4:	b430      	push	{r4, r5}
  4067b6:	690b      	ldr	r3, [r1, #16]
  4067b8:	4605      	mov	r5, r0
  4067ba:	6900      	ldr	r0, [r0, #16]
  4067bc:	1ac0      	subs	r0, r0, r3
  4067be:	d10f      	bne.n	4067e0 <__mcmp+0x2c>
  4067c0:	009b      	lsls	r3, r3, #2
  4067c2:	3514      	adds	r5, #20
  4067c4:	3114      	adds	r1, #20
  4067c6:	4419      	add	r1, r3
  4067c8:	442b      	add	r3, r5
  4067ca:	e001      	b.n	4067d0 <__mcmp+0x1c>
  4067cc:	429d      	cmp	r5, r3
  4067ce:	d207      	bcs.n	4067e0 <__mcmp+0x2c>
  4067d0:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  4067d4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  4067d8:	4294      	cmp	r4, r2
  4067da:	d0f7      	beq.n	4067cc <__mcmp+0x18>
  4067dc:	d302      	bcc.n	4067e4 <__mcmp+0x30>
  4067de:	2001      	movs	r0, #1
  4067e0:	bc30      	pop	{r4, r5}
  4067e2:	4770      	bx	lr
  4067e4:	f04f 30ff 	mov.w	r0, #4294967295
  4067e8:	e7fa      	b.n	4067e0 <__mcmp+0x2c>
  4067ea:	bf00      	nop

004067ec <__mdiff>:
  4067ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4067f0:	690f      	ldr	r7, [r1, #16]
  4067f2:	460e      	mov	r6, r1
  4067f4:	6911      	ldr	r1, [r2, #16]
  4067f6:	1a7f      	subs	r7, r7, r1
  4067f8:	2f00      	cmp	r7, #0
  4067fa:	4690      	mov	r8, r2
  4067fc:	d117      	bne.n	40682e <__mdiff+0x42>
  4067fe:	0089      	lsls	r1, r1, #2
  406800:	f106 0514 	add.w	r5, r6, #20
  406804:	f102 0e14 	add.w	lr, r2, #20
  406808:	186b      	adds	r3, r5, r1
  40680a:	4471      	add	r1, lr
  40680c:	e001      	b.n	406812 <__mdiff+0x26>
  40680e:	429d      	cmp	r5, r3
  406810:	d25c      	bcs.n	4068cc <__mdiff+0xe0>
  406812:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  406816:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40681a:	42a2      	cmp	r2, r4
  40681c:	d0f7      	beq.n	40680e <__mdiff+0x22>
  40681e:	d25e      	bcs.n	4068de <__mdiff+0xf2>
  406820:	4633      	mov	r3, r6
  406822:	462c      	mov	r4, r5
  406824:	4646      	mov	r6, r8
  406826:	4675      	mov	r5, lr
  406828:	4698      	mov	r8, r3
  40682a:	2701      	movs	r7, #1
  40682c:	e005      	b.n	40683a <__mdiff+0x4e>
  40682e:	db58      	blt.n	4068e2 <__mdiff+0xf6>
  406830:	f106 0514 	add.w	r5, r6, #20
  406834:	f108 0414 	add.w	r4, r8, #20
  406838:	2700      	movs	r7, #0
  40683a:	6871      	ldr	r1, [r6, #4]
  40683c:	f7ff fdbc 	bl	4063b8 <_Balloc>
  406840:	f8d8 3010 	ldr.w	r3, [r8, #16]
  406844:	6936      	ldr	r6, [r6, #16]
  406846:	60c7      	str	r7, [r0, #12]
  406848:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  40684c:	46a6      	mov	lr, r4
  40684e:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  406852:	f100 0414 	add.w	r4, r0, #20
  406856:	2300      	movs	r3, #0
  406858:	f85e 1b04 	ldr.w	r1, [lr], #4
  40685c:	f855 8b04 	ldr.w	r8, [r5], #4
  406860:	b28a      	uxth	r2, r1
  406862:	fa13 f388 	uxtah	r3, r3, r8
  406866:	0c09      	lsrs	r1, r1, #16
  406868:	1a9a      	subs	r2, r3, r2
  40686a:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  40686e:	eb03 4322 	add.w	r3, r3, r2, asr #16
  406872:	b292      	uxth	r2, r2
  406874:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  406878:	45f4      	cmp	ip, lr
  40687a:	f844 2b04 	str.w	r2, [r4], #4
  40687e:	ea4f 4323 	mov.w	r3, r3, asr #16
  406882:	d8e9      	bhi.n	406858 <__mdiff+0x6c>
  406884:	42af      	cmp	r7, r5
  406886:	d917      	bls.n	4068b8 <__mdiff+0xcc>
  406888:	46a4      	mov	ip, r4
  40688a:	46ae      	mov	lr, r5
  40688c:	f85e 2b04 	ldr.w	r2, [lr], #4
  406890:	fa13 f382 	uxtah	r3, r3, r2
  406894:	1419      	asrs	r1, r3, #16
  406896:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  40689a:	b29b      	uxth	r3, r3
  40689c:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  4068a0:	4577      	cmp	r7, lr
  4068a2:	f84c 2b04 	str.w	r2, [ip], #4
  4068a6:	ea4f 4321 	mov.w	r3, r1, asr #16
  4068aa:	d8ef      	bhi.n	40688c <__mdiff+0xa0>
  4068ac:	43ed      	mvns	r5, r5
  4068ae:	442f      	add	r7, r5
  4068b0:	f027 0703 	bic.w	r7, r7, #3
  4068b4:	3704      	adds	r7, #4
  4068b6:	443c      	add	r4, r7
  4068b8:	3c04      	subs	r4, #4
  4068ba:	b922      	cbnz	r2, 4068c6 <__mdiff+0xda>
  4068bc:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  4068c0:	3e01      	subs	r6, #1
  4068c2:	2b00      	cmp	r3, #0
  4068c4:	d0fa      	beq.n	4068bc <__mdiff+0xd0>
  4068c6:	6106      	str	r6, [r0, #16]
  4068c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4068cc:	2100      	movs	r1, #0
  4068ce:	f7ff fd73 	bl	4063b8 <_Balloc>
  4068d2:	2201      	movs	r2, #1
  4068d4:	2300      	movs	r3, #0
  4068d6:	6102      	str	r2, [r0, #16]
  4068d8:	6143      	str	r3, [r0, #20]
  4068da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4068de:	4674      	mov	r4, lr
  4068e0:	e7ab      	b.n	40683a <__mdiff+0x4e>
  4068e2:	4633      	mov	r3, r6
  4068e4:	f106 0414 	add.w	r4, r6, #20
  4068e8:	f102 0514 	add.w	r5, r2, #20
  4068ec:	4616      	mov	r6, r2
  4068ee:	2701      	movs	r7, #1
  4068f0:	4698      	mov	r8, r3
  4068f2:	e7a2      	b.n	40683a <__mdiff+0x4e>

004068f4 <__d2b>:
  4068f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4068f8:	b082      	sub	sp, #8
  4068fa:	2101      	movs	r1, #1
  4068fc:	461c      	mov	r4, r3
  4068fe:	f3c3 570a 	ubfx	r7, r3, #20, #11
  406902:	4615      	mov	r5, r2
  406904:	9e08      	ldr	r6, [sp, #32]
  406906:	f7ff fd57 	bl	4063b8 <_Balloc>
  40690a:	f3c4 0413 	ubfx	r4, r4, #0, #20
  40690e:	4680      	mov	r8, r0
  406910:	b10f      	cbz	r7, 406916 <__d2b+0x22>
  406912:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  406916:	9401      	str	r4, [sp, #4]
  406918:	b31d      	cbz	r5, 406962 <__d2b+0x6e>
  40691a:	a802      	add	r0, sp, #8
  40691c:	f840 5d08 	str.w	r5, [r0, #-8]!
  406920:	f7ff fdda 	bl	4064d8 <__lo0bits>
  406924:	2800      	cmp	r0, #0
  406926:	d134      	bne.n	406992 <__d2b+0x9e>
  406928:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40692c:	f8c8 2014 	str.w	r2, [r8, #20]
  406930:	2b00      	cmp	r3, #0
  406932:	bf0c      	ite	eq
  406934:	2101      	moveq	r1, #1
  406936:	2102      	movne	r1, #2
  406938:	f8c8 3018 	str.w	r3, [r8, #24]
  40693c:	f8c8 1010 	str.w	r1, [r8, #16]
  406940:	b9df      	cbnz	r7, 40697a <__d2b+0x86>
  406942:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  406946:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40694a:	6030      	str	r0, [r6, #0]
  40694c:	6918      	ldr	r0, [r3, #16]
  40694e:	f7ff fda3 	bl	406498 <__hi0bits>
  406952:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406954:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  406958:	6018      	str	r0, [r3, #0]
  40695a:	4640      	mov	r0, r8
  40695c:	b002      	add	sp, #8
  40695e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406962:	a801      	add	r0, sp, #4
  406964:	f7ff fdb8 	bl	4064d8 <__lo0bits>
  406968:	9b01      	ldr	r3, [sp, #4]
  40696a:	f8c8 3014 	str.w	r3, [r8, #20]
  40696e:	2101      	movs	r1, #1
  406970:	3020      	adds	r0, #32
  406972:	f8c8 1010 	str.w	r1, [r8, #16]
  406976:	2f00      	cmp	r7, #0
  406978:	d0e3      	beq.n	406942 <__d2b+0x4e>
  40697a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40697c:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  406980:	4407      	add	r7, r0
  406982:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  406986:	6037      	str	r7, [r6, #0]
  406988:	6018      	str	r0, [r3, #0]
  40698a:	4640      	mov	r0, r8
  40698c:	b002      	add	sp, #8
  40698e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406992:	e89d 000a 	ldmia.w	sp, {r1, r3}
  406996:	f1c0 0220 	rsb	r2, r0, #32
  40699a:	fa03 f202 	lsl.w	r2, r3, r2
  40699e:	430a      	orrs	r2, r1
  4069a0:	40c3      	lsrs	r3, r0
  4069a2:	9301      	str	r3, [sp, #4]
  4069a4:	f8c8 2014 	str.w	r2, [r8, #20]
  4069a8:	e7c2      	b.n	406930 <__d2b+0x3c>
  4069aa:	bf00      	nop

004069ac <_sbrk_r>:
  4069ac:	b538      	push	{r3, r4, r5, lr}
  4069ae:	4c07      	ldr	r4, [pc, #28]	; (4069cc <_sbrk_r+0x20>)
  4069b0:	2300      	movs	r3, #0
  4069b2:	4605      	mov	r5, r0
  4069b4:	4608      	mov	r0, r1
  4069b6:	6023      	str	r3, [r4, #0]
  4069b8:	f7fc fc66 	bl	403288 <_sbrk>
  4069bc:	1c43      	adds	r3, r0, #1
  4069be:	d000      	beq.n	4069c2 <_sbrk_r+0x16>
  4069c0:	bd38      	pop	{r3, r4, r5, pc}
  4069c2:	6823      	ldr	r3, [r4, #0]
  4069c4:	2b00      	cmp	r3, #0
  4069c6:	d0fb      	beq.n	4069c0 <_sbrk_r+0x14>
  4069c8:	602b      	str	r3, [r5, #0]
  4069ca:	bd38      	pop	{r3, r4, r5, pc}
  4069cc:	20000ce4 	.word	0x20000ce4

004069d0 <__ssprint_r>:
  4069d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4069d4:	6893      	ldr	r3, [r2, #8]
  4069d6:	b083      	sub	sp, #12
  4069d8:	4690      	mov	r8, r2
  4069da:	2b00      	cmp	r3, #0
  4069dc:	d070      	beq.n	406ac0 <__ssprint_r+0xf0>
  4069de:	4682      	mov	sl, r0
  4069e0:	460c      	mov	r4, r1
  4069e2:	6817      	ldr	r7, [r2, #0]
  4069e4:	688d      	ldr	r5, [r1, #8]
  4069e6:	6808      	ldr	r0, [r1, #0]
  4069e8:	e042      	b.n	406a70 <__ssprint_r+0xa0>
  4069ea:	89a3      	ldrh	r3, [r4, #12]
  4069ec:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4069f0:	d02e      	beq.n	406a50 <__ssprint_r+0x80>
  4069f2:	6965      	ldr	r5, [r4, #20]
  4069f4:	6921      	ldr	r1, [r4, #16]
  4069f6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  4069fa:	eba0 0b01 	sub.w	fp, r0, r1
  4069fe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  406a02:	f10b 0001 	add.w	r0, fp, #1
  406a06:	106d      	asrs	r5, r5, #1
  406a08:	4430      	add	r0, r6
  406a0a:	42a8      	cmp	r0, r5
  406a0c:	462a      	mov	r2, r5
  406a0e:	bf84      	itt	hi
  406a10:	4605      	movhi	r5, r0
  406a12:	462a      	movhi	r2, r5
  406a14:	055b      	lsls	r3, r3, #21
  406a16:	d538      	bpl.n	406a8a <__ssprint_r+0xba>
  406a18:	4611      	mov	r1, r2
  406a1a:	4650      	mov	r0, sl
  406a1c:	f7ff f9ba 	bl	405d94 <_malloc_r>
  406a20:	2800      	cmp	r0, #0
  406a22:	d03c      	beq.n	406a9e <__ssprint_r+0xce>
  406a24:	465a      	mov	r2, fp
  406a26:	6921      	ldr	r1, [r4, #16]
  406a28:	9001      	str	r0, [sp, #4]
  406a2a:	f7fc fd75 	bl	403518 <memcpy>
  406a2e:	89a2      	ldrh	r2, [r4, #12]
  406a30:	9b01      	ldr	r3, [sp, #4]
  406a32:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  406a36:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  406a3a:	81a2      	strh	r2, [r4, #12]
  406a3c:	eba5 020b 	sub.w	r2, r5, fp
  406a40:	eb03 000b 	add.w	r0, r3, fp
  406a44:	6165      	str	r5, [r4, #20]
  406a46:	6123      	str	r3, [r4, #16]
  406a48:	6020      	str	r0, [r4, #0]
  406a4a:	60a2      	str	r2, [r4, #8]
  406a4c:	4635      	mov	r5, r6
  406a4e:	46b3      	mov	fp, r6
  406a50:	465a      	mov	r2, fp
  406a52:	4649      	mov	r1, r9
  406a54:	f000 fa18 	bl	406e88 <memmove>
  406a58:	f8d8 3008 	ldr.w	r3, [r8, #8]
  406a5c:	68a2      	ldr	r2, [r4, #8]
  406a5e:	6820      	ldr	r0, [r4, #0]
  406a60:	1b55      	subs	r5, r2, r5
  406a62:	4458      	add	r0, fp
  406a64:	1b9e      	subs	r6, r3, r6
  406a66:	60a5      	str	r5, [r4, #8]
  406a68:	6020      	str	r0, [r4, #0]
  406a6a:	f8c8 6008 	str.w	r6, [r8, #8]
  406a6e:	b33e      	cbz	r6, 406ac0 <__ssprint_r+0xf0>
  406a70:	687e      	ldr	r6, [r7, #4]
  406a72:	463b      	mov	r3, r7
  406a74:	3708      	adds	r7, #8
  406a76:	2e00      	cmp	r6, #0
  406a78:	d0fa      	beq.n	406a70 <__ssprint_r+0xa0>
  406a7a:	42ae      	cmp	r6, r5
  406a7c:	f8d3 9000 	ldr.w	r9, [r3]
  406a80:	46ab      	mov	fp, r5
  406a82:	d2b2      	bcs.n	4069ea <__ssprint_r+0x1a>
  406a84:	4635      	mov	r5, r6
  406a86:	46b3      	mov	fp, r6
  406a88:	e7e2      	b.n	406a50 <__ssprint_r+0x80>
  406a8a:	4650      	mov	r0, sl
  406a8c:	f000 fa60 	bl	406f50 <_realloc_r>
  406a90:	4603      	mov	r3, r0
  406a92:	2800      	cmp	r0, #0
  406a94:	d1d2      	bne.n	406a3c <__ssprint_r+0x6c>
  406a96:	6921      	ldr	r1, [r4, #16]
  406a98:	4650      	mov	r0, sl
  406a9a:	f000 f8f9 	bl	406c90 <_free_r>
  406a9e:	230c      	movs	r3, #12
  406aa0:	f8ca 3000 	str.w	r3, [sl]
  406aa4:	89a3      	ldrh	r3, [r4, #12]
  406aa6:	2200      	movs	r2, #0
  406aa8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406aac:	f04f 30ff 	mov.w	r0, #4294967295
  406ab0:	81a3      	strh	r3, [r4, #12]
  406ab2:	f8c8 2008 	str.w	r2, [r8, #8]
  406ab6:	f8c8 2004 	str.w	r2, [r8, #4]
  406aba:	b003      	add	sp, #12
  406abc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406ac0:	2000      	movs	r0, #0
  406ac2:	f8c8 0004 	str.w	r0, [r8, #4]
  406ac6:	b003      	add	sp, #12
  406ac8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00406acc <__register_exitproc>:
  406acc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406ad0:	4d2c      	ldr	r5, [pc, #176]	; (406b84 <__register_exitproc+0xb8>)
  406ad2:	4606      	mov	r6, r0
  406ad4:	6828      	ldr	r0, [r5, #0]
  406ad6:	4698      	mov	r8, r3
  406ad8:	460f      	mov	r7, r1
  406ada:	4691      	mov	r9, r2
  406adc:	f7ff f956 	bl	405d8c <__retarget_lock_acquire_recursive>
  406ae0:	4b29      	ldr	r3, [pc, #164]	; (406b88 <__register_exitproc+0xbc>)
  406ae2:	681c      	ldr	r4, [r3, #0]
  406ae4:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  406ae8:	2b00      	cmp	r3, #0
  406aea:	d03e      	beq.n	406b6a <__register_exitproc+0x9e>
  406aec:	685a      	ldr	r2, [r3, #4]
  406aee:	2a1f      	cmp	r2, #31
  406af0:	dc1c      	bgt.n	406b2c <__register_exitproc+0x60>
  406af2:	f102 0e01 	add.w	lr, r2, #1
  406af6:	b176      	cbz	r6, 406b16 <__register_exitproc+0x4a>
  406af8:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  406afc:	2401      	movs	r4, #1
  406afe:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  406b02:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  406b06:	4094      	lsls	r4, r2
  406b08:	4320      	orrs	r0, r4
  406b0a:	2e02      	cmp	r6, #2
  406b0c:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  406b10:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  406b14:	d023      	beq.n	406b5e <__register_exitproc+0x92>
  406b16:	3202      	adds	r2, #2
  406b18:	f8c3 e004 	str.w	lr, [r3, #4]
  406b1c:	6828      	ldr	r0, [r5, #0]
  406b1e:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  406b22:	f7ff f935 	bl	405d90 <__retarget_lock_release_recursive>
  406b26:	2000      	movs	r0, #0
  406b28:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406b2c:	4b17      	ldr	r3, [pc, #92]	; (406b8c <__register_exitproc+0xc0>)
  406b2e:	b30b      	cbz	r3, 406b74 <__register_exitproc+0xa8>
  406b30:	f44f 70c8 	mov.w	r0, #400	; 0x190
  406b34:	f3af 8000 	nop.w
  406b38:	4603      	mov	r3, r0
  406b3a:	b1d8      	cbz	r0, 406b74 <__register_exitproc+0xa8>
  406b3c:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  406b40:	6002      	str	r2, [r0, #0]
  406b42:	2100      	movs	r1, #0
  406b44:	6041      	str	r1, [r0, #4]
  406b46:	460a      	mov	r2, r1
  406b48:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  406b4c:	f04f 0e01 	mov.w	lr, #1
  406b50:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  406b54:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  406b58:	2e00      	cmp	r6, #0
  406b5a:	d0dc      	beq.n	406b16 <__register_exitproc+0x4a>
  406b5c:	e7cc      	b.n	406af8 <__register_exitproc+0x2c>
  406b5e:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  406b62:	430c      	orrs	r4, r1
  406b64:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  406b68:	e7d5      	b.n	406b16 <__register_exitproc+0x4a>
  406b6a:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  406b6e:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  406b72:	e7bb      	b.n	406aec <__register_exitproc+0x20>
  406b74:	6828      	ldr	r0, [r5, #0]
  406b76:	f7ff f90b 	bl	405d90 <__retarget_lock_release_recursive>
  406b7a:	f04f 30ff 	mov.w	r0, #4294967295
  406b7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406b82:	bf00      	nop
  406b84:	20000458 	.word	0x20000458
  406b88:	00408164 	.word	0x00408164
  406b8c:	00000000 	.word	0x00000000

00406b90 <_calloc_r>:
  406b90:	b510      	push	{r4, lr}
  406b92:	fb02 f101 	mul.w	r1, r2, r1
  406b96:	f7ff f8fd 	bl	405d94 <_malloc_r>
  406b9a:	4604      	mov	r4, r0
  406b9c:	b1d8      	cbz	r0, 406bd6 <_calloc_r+0x46>
  406b9e:	f850 2c04 	ldr.w	r2, [r0, #-4]
  406ba2:	f022 0203 	bic.w	r2, r2, #3
  406ba6:	3a04      	subs	r2, #4
  406ba8:	2a24      	cmp	r2, #36	; 0x24
  406baa:	d818      	bhi.n	406bde <_calloc_r+0x4e>
  406bac:	2a13      	cmp	r2, #19
  406bae:	d914      	bls.n	406bda <_calloc_r+0x4a>
  406bb0:	2300      	movs	r3, #0
  406bb2:	2a1b      	cmp	r2, #27
  406bb4:	6003      	str	r3, [r0, #0]
  406bb6:	6043      	str	r3, [r0, #4]
  406bb8:	d916      	bls.n	406be8 <_calloc_r+0x58>
  406bba:	2a24      	cmp	r2, #36	; 0x24
  406bbc:	6083      	str	r3, [r0, #8]
  406bbe:	60c3      	str	r3, [r0, #12]
  406bc0:	bf11      	iteee	ne
  406bc2:	f100 0210 	addne.w	r2, r0, #16
  406bc6:	6103      	streq	r3, [r0, #16]
  406bc8:	6143      	streq	r3, [r0, #20]
  406bca:	f100 0218 	addeq.w	r2, r0, #24
  406bce:	2300      	movs	r3, #0
  406bd0:	6013      	str	r3, [r2, #0]
  406bd2:	6053      	str	r3, [r2, #4]
  406bd4:	6093      	str	r3, [r2, #8]
  406bd6:	4620      	mov	r0, r4
  406bd8:	bd10      	pop	{r4, pc}
  406bda:	4602      	mov	r2, r0
  406bdc:	e7f7      	b.n	406bce <_calloc_r+0x3e>
  406bde:	2100      	movs	r1, #0
  406be0:	f7fc fd34 	bl	40364c <memset>
  406be4:	4620      	mov	r0, r4
  406be6:	bd10      	pop	{r4, pc}
  406be8:	f100 0208 	add.w	r2, r0, #8
  406bec:	e7ef      	b.n	406bce <_calloc_r+0x3e>
  406bee:	bf00      	nop

00406bf0 <_malloc_trim_r>:
  406bf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406bf2:	4f24      	ldr	r7, [pc, #144]	; (406c84 <_malloc_trim_r+0x94>)
  406bf4:	460c      	mov	r4, r1
  406bf6:	4606      	mov	r6, r0
  406bf8:	f7ff fbd2 	bl	4063a0 <__malloc_lock>
  406bfc:	68bb      	ldr	r3, [r7, #8]
  406bfe:	685d      	ldr	r5, [r3, #4]
  406c00:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  406c04:	310f      	adds	r1, #15
  406c06:	f025 0503 	bic.w	r5, r5, #3
  406c0a:	4429      	add	r1, r5
  406c0c:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  406c10:	f021 010f 	bic.w	r1, r1, #15
  406c14:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  406c18:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  406c1c:	db07      	blt.n	406c2e <_malloc_trim_r+0x3e>
  406c1e:	2100      	movs	r1, #0
  406c20:	4630      	mov	r0, r6
  406c22:	f7ff fec3 	bl	4069ac <_sbrk_r>
  406c26:	68bb      	ldr	r3, [r7, #8]
  406c28:	442b      	add	r3, r5
  406c2a:	4298      	cmp	r0, r3
  406c2c:	d004      	beq.n	406c38 <_malloc_trim_r+0x48>
  406c2e:	4630      	mov	r0, r6
  406c30:	f7ff fbbc 	bl	4063ac <__malloc_unlock>
  406c34:	2000      	movs	r0, #0
  406c36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406c38:	4261      	negs	r1, r4
  406c3a:	4630      	mov	r0, r6
  406c3c:	f7ff feb6 	bl	4069ac <_sbrk_r>
  406c40:	3001      	adds	r0, #1
  406c42:	d00d      	beq.n	406c60 <_malloc_trim_r+0x70>
  406c44:	4b10      	ldr	r3, [pc, #64]	; (406c88 <_malloc_trim_r+0x98>)
  406c46:	68ba      	ldr	r2, [r7, #8]
  406c48:	6819      	ldr	r1, [r3, #0]
  406c4a:	1b2d      	subs	r5, r5, r4
  406c4c:	f045 0501 	orr.w	r5, r5, #1
  406c50:	4630      	mov	r0, r6
  406c52:	1b09      	subs	r1, r1, r4
  406c54:	6055      	str	r5, [r2, #4]
  406c56:	6019      	str	r1, [r3, #0]
  406c58:	f7ff fba8 	bl	4063ac <__malloc_unlock>
  406c5c:	2001      	movs	r0, #1
  406c5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406c60:	2100      	movs	r1, #0
  406c62:	4630      	mov	r0, r6
  406c64:	f7ff fea2 	bl	4069ac <_sbrk_r>
  406c68:	68ba      	ldr	r2, [r7, #8]
  406c6a:	1a83      	subs	r3, r0, r2
  406c6c:	2b0f      	cmp	r3, #15
  406c6e:	ddde      	ble.n	406c2e <_malloc_trim_r+0x3e>
  406c70:	4c06      	ldr	r4, [pc, #24]	; (406c8c <_malloc_trim_r+0x9c>)
  406c72:	4905      	ldr	r1, [pc, #20]	; (406c88 <_malloc_trim_r+0x98>)
  406c74:	6824      	ldr	r4, [r4, #0]
  406c76:	f043 0301 	orr.w	r3, r3, #1
  406c7a:	1b00      	subs	r0, r0, r4
  406c7c:	6053      	str	r3, [r2, #4]
  406c7e:	6008      	str	r0, [r1, #0]
  406c80:	e7d5      	b.n	406c2e <_malloc_trim_r+0x3e>
  406c82:	bf00      	nop
  406c84:	2000045c 	.word	0x2000045c
  406c88:	20000c2c 	.word	0x20000c2c
  406c8c:	20000864 	.word	0x20000864

00406c90 <_free_r>:
  406c90:	2900      	cmp	r1, #0
  406c92:	d044      	beq.n	406d1e <_free_r+0x8e>
  406c94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406c98:	460d      	mov	r5, r1
  406c9a:	4680      	mov	r8, r0
  406c9c:	f7ff fb80 	bl	4063a0 <__malloc_lock>
  406ca0:	f855 7c04 	ldr.w	r7, [r5, #-4]
  406ca4:	4969      	ldr	r1, [pc, #420]	; (406e4c <_free_r+0x1bc>)
  406ca6:	f027 0301 	bic.w	r3, r7, #1
  406caa:	f1a5 0408 	sub.w	r4, r5, #8
  406cae:	18e2      	adds	r2, r4, r3
  406cb0:	688e      	ldr	r6, [r1, #8]
  406cb2:	6850      	ldr	r0, [r2, #4]
  406cb4:	42b2      	cmp	r2, r6
  406cb6:	f020 0003 	bic.w	r0, r0, #3
  406cba:	d05e      	beq.n	406d7a <_free_r+0xea>
  406cbc:	07fe      	lsls	r6, r7, #31
  406cbe:	6050      	str	r0, [r2, #4]
  406cc0:	d40b      	bmi.n	406cda <_free_r+0x4a>
  406cc2:	f855 7c08 	ldr.w	r7, [r5, #-8]
  406cc6:	1be4      	subs	r4, r4, r7
  406cc8:	f101 0e08 	add.w	lr, r1, #8
  406ccc:	68a5      	ldr	r5, [r4, #8]
  406cce:	4575      	cmp	r5, lr
  406cd0:	443b      	add	r3, r7
  406cd2:	d06d      	beq.n	406db0 <_free_r+0x120>
  406cd4:	68e7      	ldr	r7, [r4, #12]
  406cd6:	60ef      	str	r7, [r5, #12]
  406cd8:	60bd      	str	r5, [r7, #8]
  406cda:	1815      	adds	r5, r2, r0
  406cdc:	686d      	ldr	r5, [r5, #4]
  406cde:	07ed      	lsls	r5, r5, #31
  406ce0:	d53e      	bpl.n	406d60 <_free_r+0xd0>
  406ce2:	f043 0201 	orr.w	r2, r3, #1
  406ce6:	6062      	str	r2, [r4, #4]
  406ce8:	50e3      	str	r3, [r4, r3]
  406cea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  406cee:	d217      	bcs.n	406d20 <_free_r+0x90>
  406cf0:	08db      	lsrs	r3, r3, #3
  406cf2:	1c58      	adds	r0, r3, #1
  406cf4:	109a      	asrs	r2, r3, #2
  406cf6:	684d      	ldr	r5, [r1, #4]
  406cf8:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  406cfc:	60a7      	str	r7, [r4, #8]
  406cfe:	2301      	movs	r3, #1
  406d00:	4093      	lsls	r3, r2
  406d02:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  406d06:	432b      	orrs	r3, r5
  406d08:	3a08      	subs	r2, #8
  406d0a:	60e2      	str	r2, [r4, #12]
  406d0c:	604b      	str	r3, [r1, #4]
  406d0e:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  406d12:	60fc      	str	r4, [r7, #12]
  406d14:	4640      	mov	r0, r8
  406d16:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406d1a:	f7ff bb47 	b.w	4063ac <__malloc_unlock>
  406d1e:	4770      	bx	lr
  406d20:	0a5a      	lsrs	r2, r3, #9
  406d22:	2a04      	cmp	r2, #4
  406d24:	d852      	bhi.n	406dcc <_free_r+0x13c>
  406d26:	099a      	lsrs	r2, r3, #6
  406d28:	f102 0739 	add.w	r7, r2, #57	; 0x39
  406d2c:	00ff      	lsls	r7, r7, #3
  406d2e:	f102 0538 	add.w	r5, r2, #56	; 0x38
  406d32:	19c8      	adds	r0, r1, r7
  406d34:	59ca      	ldr	r2, [r1, r7]
  406d36:	3808      	subs	r0, #8
  406d38:	4290      	cmp	r0, r2
  406d3a:	d04f      	beq.n	406ddc <_free_r+0x14c>
  406d3c:	6851      	ldr	r1, [r2, #4]
  406d3e:	f021 0103 	bic.w	r1, r1, #3
  406d42:	428b      	cmp	r3, r1
  406d44:	d232      	bcs.n	406dac <_free_r+0x11c>
  406d46:	6892      	ldr	r2, [r2, #8]
  406d48:	4290      	cmp	r0, r2
  406d4a:	d1f7      	bne.n	406d3c <_free_r+0xac>
  406d4c:	68c3      	ldr	r3, [r0, #12]
  406d4e:	60a0      	str	r0, [r4, #8]
  406d50:	60e3      	str	r3, [r4, #12]
  406d52:	609c      	str	r4, [r3, #8]
  406d54:	60c4      	str	r4, [r0, #12]
  406d56:	4640      	mov	r0, r8
  406d58:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406d5c:	f7ff bb26 	b.w	4063ac <__malloc_unlock>
  406d60:	6895      	ldr	r5, [r2, #8]
  406d62:	4f3b      	ldr	r7, [pc, #236]	; (406e50 <_free_r+0x1c0>)
  406d64:	42bd      	cmp	r5, r7
  406d66:	4403      	add	r3, r0
  406d68:	d040      	beq.n	406dec <_free_r+0x15c>
  406d6a:	68d0      	ldr	r0, [r2, #12]
  406d6c:	60e8      	str	r0, [r5, #12]
  406d6e:	f043 0201 	orr.w	r2, r3, #1
  406d72:	6085      	str	r5, [r0, #8]
  406d74:	6062      	str	r2, [r4, #4]
  406d76:	50e3      	str	r3, [r4, r3]
  406d78:	e7b7      	b.n	406cea <_free_r+0x5a>
  406d7a:	07ff      	lsls	r7, r7, #31
  406d7c:	4403      	add	r3, r0
  406d7e:	d407      	bmi.n	406d90 <_free_r+0x100>
  406d80:	f855 2c08 	ldr.w	r2, [r5, #-8]
  406d84:	1aa4      	subs	r4, r4, r2
  406d86:	4413      	add	r3, r2
  406d88:	68a0      	ldr	r0, [r4, #8]
  406d8a:	68e2      	ldr	r2, [r4, #12]
  406d8c:	60c2      	str	r2, [r0, #12]
  406d8e:	6090      	str	r0, [r2, #8]
  406d90:	4a30      	ldr	r2, [pc, #192]	; (406e54 <_free_r+0x1c4>)
  406d92:	6812      	ldr	r2, [r2, #0]
  406d94:	f043 0001 	orr.w	r0, r3, #1
  406d98:	4293      	cmp	r3, r2
  406d9a:	6060      	str	r0, [r4, #4]
  406d9c:	608c      	str	r4, [r1, #8]
  406d9e:	d3b9      	bcc.n	406d14 <_free_r+0x84>
  406da0:	4b2d      	ldr	r3, [pc, #180]	; (406e58 <_free_r+0x1c8>)
  406da2:	4640      	mov	r0, r8
  406da4:	6819      	ldr	r1, [r3, #0]
  406da6:	f7ff ff23 	bl	406bf0 <_malloc_trim_r>
  406daa:	e7b3      	b.n	406d14 <_free_r+0x84>
  406dac:	4610      	mov	r0, r2
  406dae:	e7cd      	b.n	406d4c <_free_r+0xbc>
  406db0:	1811      	adds	r1, r2, r0
  406db2:	6849      	ldr	r1, [r1, #4]
  406db4:	07c9      	lsls	r1, r1, #31
  406db6:	d444      	bmi.n	406e42 <_free_r+0x1b2>
  406db8:	6891      	ldr	r1, [r2, #8]
  406dba:	68d2      	ldr	r2, [r2, #12]
  406dbc:	60ca      	str	r2, [r1, #12]
  406dbe:	4403      	add	r3, r0
  406dc0:	f043 0001 	orr.w	r0, r3, #1
  406dc4:	6091      	str	r1, [r2, #8]
  406dc6:	6060      	str	r0, [r4, #4]
  406dc8:	50e3      	str	r3, [r4, r3]
  406dca:	e7a3      	b.n	406d14 <_free_r+0x84>
  406dcc:	2a14      	cmp	r2, #20
  406dce:	d816      	bhi.n	406dfe <_free_r+0x16e>
  406dd0:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  406dd4:	00ff      	lsls	r7, r7, #3
  406dd6:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  406dda:	e7aa      	b.n	406d32 <_free_r+0xa2>
  406ddc:	10aa      	asrs	r2, r5, #2
  406dde:	2301      	movs	r3, #1
  406de0:	684d      	ldr	r5, [r1, #4]
  406de2:	4093      	lsls	r3, r2
  406de4:	432b      	orrs	r3, r5
  406de6:	604b      	str	r3, [r1, #4]
  406de8:	4603      	mov	r3, r0
  406dea:	e7b0      	b.n	406d4e <_free_r+0xbe>
  406dec:	f043 0201 	orr.w	r2, r3, #1
  406df0:	614c      	str	r4, [r1, #20]
  406df2:	610c      	str	r4, [r1, #16]
  406df4:	60e5      	str	r5, [r4, #12]
  406df6:	60a5      	str	r5, [r4, #8]
  406df8:	6062      	str	r2, [r4, #4]
  406dfa:	50e3      	str	r3, [r4, r3]
  406dfc:	e78a      	b.n	406d14 <_free_r+0x84>
  406dfe:	2a54      	cmp	r2, #84	; 0x54
  406e00:	d806      	bhi.n	406e10 <_free_r+0x180>
  406e02:	0b1a      	lsrs	r2, r3, #12
  406e04:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  406e08:	00ff      	lsls	r7, r7, #3
  406e0a:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  406e0e:	e790      	b.n	406d32 <_free_r+0xa2>
  406e10:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  406e14:	d806      	bhi.n	406e24 <_free_r+0x194>
  406e16:	0bda      	lsrs	r2, r3, #15
  406e18:	f102 0778 	add.w	r7, r2, #120	; 0x78
  406e1c:	00ff      	lsls	r7, r7, #3
  406e1e:	f102 0577 	add.w	r5, r2, #119	; 0x77
  406e22:	e786      	b.n	406d32 <_free_r+0xa2>
  406e24:	f240 5054 	movw	r0, #1364	; 0x554
  406e28:	4282      	cmp	r2, r0
  406e2a:	d806      	bhi.n	406e3a <_free_r+0x1aa>
  406e2c:	0c9a      	lsrs	r2, r3, #18
  406e2e:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  406e32:	00ff      	lsls	r7, r7, #3
  406e34:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  406e38:	e77b      	b.n	406d32 <_free_r+0xa2>
  406e3a:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  406e3e:	257e      	movs	r5, #126	; 0x7e
  406e40:	e777      	b.n	406d32 <_free_r+0xa2>
  406e42:	f043 0101 	orr.w	r1, r3, #1
  406e46:	6061      	str	r1, [r4, #4]
  406e48:	6013      	str	r3, [r2, #0]
  406e4a:	e763      	b.n	406d14 <_free_r+0x84>
  406e4c:	2000045c 	.word	0x2000045c
  406e50:	20000464 	.word	0x20000464
  406e54:	20000868 	.word	0x20000868
  406e58:	20000c5c 	.word	0x20000c5c

00406e5c <__ascii_mbtowc>:
  406e5c:	b082      	sub	sp, #8
  406e5e:	b149      	cbz	r1, 406e74 <__ascii_mbtowc+0x18>
  406e60:	b15a      	cbz	r2, 406e7a <__ascii_mbtowc+0x1e>
  406e62:	b16b      	cbz	r3, 406e80 <__ascii_mbtowc+0x24>
  406e64:	7813      	ldrb	r3, [r2, #0]
  406e66:	600b      	str	r3, [r1, #0]
  406e68:	7812      	ldrb	r2, [r2, #0]
  406e6a:	1c10      	adds	r0, r2, #0
  406e6c:	bf18      	it	ne
  406e6e:	2001      	movne	r0, #1
  406e70:	b002      	add	sp, #8
  406e72:	4770      	bx	lr
  406e74:	a901      	add	r1, sp, #4
  406e76:	2a00      	cmp	r2, #0
  406e78:	d1f3      	bne.n	406e62 <__ascii_mbtowc+0x6>
  406e7a:	4610      	mov	r0, r2
  406e7c:	b002      	add	sp, #8
  406e7e:	4770      	bx	lr
  406e80:	f06f 0001 	mvn.w	r0, #1
  406e84:	e7f4      	b.n	406e70 <__ascii_mbtowc+0x14>
  406e86:	bf00      	nop

00406e88 <memmove>:
  406e88:	4288      	cmp	r0, r1
  406e8a:	b5f0      	push	{r4, r5, r6, r7, lr}
  406e8c:	d90d      	bls.n	406eaa <memmove+0x22>
  406e8e:	188b      	adds	r3, r1, r2
  406e90:	4298      	cmp	r0, r3
  406e92:	d20a      	bcs.n	406eaa <memmove+0x22>
  406e94:	1884      	adds	r4, r0, r2
  406e96:	2a00      	cmp	r2, #0
  406e98:	d051      	beq.n	406f3e <memmove+0xb6>
  406e9a:	4622      	mov	r2, r4
  406e9c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  406ea0:	f802 4d01 	strb.w	r4, [r2, #-1]!
  406ea4:	4299      	cmp	r1, r3
  406ea6:	d1f9      	bne.n	406e9c <memmove+0x14>
  406ea8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406eaa:	2a0f      	cmp	r2, #15
  406eac:	d948      	bls.n	406f40 <memmove+0xb8>
  406eae:	ea41 0300 	orr.w	r3, r1, r0
  406eb2:	079b      	lsls	r3, r3, #30
  406eb4:	d146      	bne.n	406f44 <memmove+0xbc>
  406eb6:	f100 0410 	add.w	r4, r0, #16
  406eba:	f101 0310 	add.w	r3, r1, #16
  406ebe:	4615      	mov	r5, r2
  406ec0:	f853 6c10 	ldr.w	r6, [r3, #-16]
  406ec4:	f844 6c10 	str.w	r6, [r4, #-16]
  406ec8:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  406ecc:	f844 6c0c 	str.w	r6, [r4, #-12]
  406ed0:	f853 6c08 	ldr.w	r6, [r3, #-8]
  406ed4:	f844 6c08 	str.w	r6, [r4, #-8]
  406ed8:	3d10      	subs	r5, #16
  406eda:	f853 6c04 	ldr.w	r6, [r3, #-4]
  406ede:	f844 6c04 	str.w	r6, [r4, #-4]
  406ee2:	2d0f      	cmp	r5, #15
  406ee4:	f103 0310 	add.w	r3, r3, #16
  406ee8:	f104 0410 	add.w	r4, r4, #16
  406eec:	d8e8      	bhi.n	406ec0 <memmove+0x38>
  406eee:	f1a2 0310 	sub.w	r3, r2, #16
  406ef2:	f023 030f 	bic.w	r3, r3, #15
  406ef6:	f002 0e0f 	and.w	lr, r2, #15
  406efa:	3310      	adds	r3, #16
  406efc:	f1be 0f03 	cmp.w	lr, #3
  406f00:	4419      	add	r1, r3
  406f02:	4403      	add	r3, r0
  406f04:	d921      	bls.n	406f4a <memmove+0xc2>
  406f06:	1f1e      	subs	r6, r3, #4
  406f08:	460d      	mov	r5, r1
  406f0a:	4674      	mov	r4, lr
  406f0c:	3c04      	subs	r4, #4
  406f0e:	f855 7b04 	ldr.w	r7, [r5], #4
  406f12:	f846 7f04 	str.w	r7, [r6, #4]!
  406f16:	2c03      	cmp	r4, #3
  406f18:	d8f8      	bhi.n	406f0c <memmove+0x84>
  406f1a:	f1ae 0404 	sub.w	r4, lr, #4
  406f1e:	f024 0403 	bic.w	r4, r4, #3
  406f22:	3404      	adds	r4, #4
  406f24:	4421      	add	r1, r4
  406f26:	4423      	add	r3, r4
  406f28:	f002 0203 	and.w	r2, r2, #3
  406f2c:	b162      	cbz	r2, 406f48 <memmove+0xc0>
  406f2e:	3b01      	subs	r3, #1
  406f30:	440a      	add	r2, r1
  406f32:	f811 4b01 	ldrb.w	r4, [r1], #1
  406f36:	f803 4f01 	strb.w	r4, [r3, #1]!
  406f3a:	428a      	cmp	r2, r1
  406f3c:	d1f9      	bne.n	406f32 <memmove+0xaa>
  406f3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406f40:	4603      	mov	r3, r0
  406f42:	e7f3      	b.n	406f2c <memmove+0xa4>
  406f44:	4603      	mov	r3, r0
  406f46:	e7f2      	b.n	406f2e <memmove+0xa6>
  406f48:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406f4a:	4672      	mov	r2, lr
  406f4c:	e7ee      	b.n	406f2c <memmove+0xa4>
  406f4e:	bf00      	nop

00406f50 <_realloc_r>:
  406f50:	2900      	cmp	r1, #0
  406f52:	f000 8095 	beq.w	407080 <_realloc_r+0x130>
  406f56:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406f5a:	460d      	mov	r5, r1
  406f5c:	4616      	mov	r6, r2
  406f5e:	b083      	sub	sp, #12
  406f60:	4680      	mov	r8, r0
  406f62:	f106 070b 	add.w	r7, r6, #11
  406f66:	f7ff fa1b 	bl	4063a0 <__malloc_lock>
  406f6a:	f855 ec04 	ldr.w	lr, [r5, #-4]
  406f6e:	2f16      	cmp	r7, #22
  406f70:	f02e 0403 	bic.w	r4, lr, #3
  406f74:	f1a5 0908 	sub.w	r9, r5, #8
  406f78:	d83c      	bhi.n	406ff4 <_realloc_r+0xa4>
  406f7a:	2210      	movs	r2, #16
  406f7c:	4617      	mov	r7, r2
  406f7e:	42be      	cmp	r6, r7
  406f80:	d83d      	bhi.n	406ffe <_realloc_r+0xae>
  406f82:	4294      	cmp	r4, r2
  406f84:	da43      	bge.n	40700e <_realloc_r+0xbe>
  406f86:	4bc4      	ldr	r3, [pc, #784]	; (407298 <_realloc_r+0x348>)
  406f88:	6899      	ldr	r1, [r3, #8]
  406f8a:	eb09 0004 	add.w	r0, r9, r4
  406f8e:	4288      	cmp	r0, r1
  406f90:	f000 80b4 	beq.w	4070fc <_realloc_r+0x1ac>
  406f94:	6843      	ldr	r3, [r0, #4]
  406f96:	f023 0101 	bic.w	r1, r3, #1
  406f9a:	4401      	add	r1, r0
  406f9c:	6849      	ldr	r1, [r1, #4]
  406f9e:	07c9      	lsls	r1, r1, #31
  406fa0:	d54c      	bpl.n	40703c <_realloc_r+0xec>
  406fa2:	f01e 0f01 	tst.w	lr, #1
  406fa6:	f000 809b 	beq.w	4070e0 <_realloc_r+0x190>
  406faa:	4631      	mov	r1, r6
  406fac:	4640      	mov	r0, r8
  406fae:	f7fe fef1 	bl	405d94 <_malloc_r>
  406fb2:	4606      	mov	r6, r0
  406fb4:	2800      	cmp	r0, #0
  406fb6:	d03a      	beq.n	40702e <_realloc_r+0xde>
  406fb8:	f855 3c04 	ldr.w	r3, [r5, #-4]
  406fbc:	f023 0301 	bic.w	r3, r3, #1
  406fc0:	444b      	add	r3, r9
  406fc2:	f1a0 0208 	sub.w	r2, r0, #8
  406fc6:	429a      	cmp	r2, r3
  406fc8:	f000 8121 	beq.w	40720e <_realloc_r+0x2be>
  406fcc:	1f22      	subs	r2, r4, #4
  406fce:	2a24      	cmp	r2, #36	; 0x24
  406fd0:	f200 8107 	bhi.w	4071e2 <_realloc_r+0x292>
  406fd4:	2a13      	cmp	r2, #19
  406fd6:	f200 80db 	bhi.w	407190 <_realloc_r+0x240>
  406fda:	4603      	mov	r3, r0
  406fdc:	462a      	mov	r2, r5
  406fde:	6811      	ldr	r1, [r2, #0]
  406fe0:	6019      	str	r1, [r3, #0]
  406fe2:	6851      	ldr	r1, [r2, #4]
  406fe4:	6059      	str	r1, [r3, #4]
  406fe6:	6892      	ldr	r2, [r2, #8]
  406fe8:	609a      	str	r2, [r3, #8]
  406fea:	4629      	mov	r1, r5
  406fec:	4640      	mov	r0, r8
  406fee:	f7ff fe4f 	bl	406c90 <_free_r>
  406ff2:	e01c      	b.n	40702e <_realloc_r+0xde>
  406ff4:	f027 0707 	bic.w	r7, r7, #7
  406ff8:	2f00      	cmp	r7, #0
  406ffa:	463a      	mov	r2, r7
  406ffc:	dabf      	bge.n	406f7e <_realloc_r+0x2e>
  406ffe:	2600      	movs	r6, #0
  407000:	230c      	movs	r3, #12
  407002:	4630      	mov	r0, r6
  407004:	f8c8 3000 	str.w	r3, [r8]
  407008:	b003      	add	sp, #12
  40700a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40700e:	462e      	mov	r6, r5
  407010:	1be3      	subs	r3, r4, r7
  407012:	2b0f      	cmp	r3, #15
  407014:	d81e      	bhi.n	407054 <_realloc_r+0x104>
  407016:	f8d9 3004 	ldr.w	r3, [r9, #4]
  40701a:	f003 0301 	and.w	r3, r3, #1
  40701e:	4323      	orrs	r3, r4
  407020:	444c      	add	r4, r9
  407022:	f8c9 3004 	str.w	r3, [r9, #4]
  407026:	6863      	ldr	r3, [r4, #4]
  407028:	f043 0301 	orr.w	r3, r3, #1
  40702c:	6063      	str	r3, [r4, #4]
  40702e:	4640      	mov	r0, r8
  407030:	f7ff f9bc 	bl	4063ac <__malloc_unlock>
  407034:	4630      	mov	r0, r6
  407036:	b003      	add	sp, #12
  407038:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40703c:	f023 0303 	bic.w	r3, r3, #3
  407040:	18e1      	adds	r1, r4, r3
  407042:	4291      	cmp	r1, r2
  407044:	db1f      	blt.n	407086 <_realloc_r+0x136>
  407046:	68c3      	ldr	r3, [r0, #12]
  407048:	6882      	ldr	r2, [r0, #8]
  40704a:	462e      	mov	r6, r5
  40704c:	60d3      	str	r3, [r2, #12]
  40704e:	460c      	mov	r4, r1
  407050:	609a      	str	r2, [r3, #8]
  407052:	e7dd      	b.n	407010 <_realloc_r+0xc0>
  407054:	f8d9 2004 	ldr.w	r2, [r9, #4]
  407058:	eb09 0107 	add.w	r1, r9, r7
  40705c:	f002 0201 	and.w	r2, r2, #1
  407060:	444c      	add	r4, r9
  407062:	f043 0301 	orr.w	r3, r3, #1
  407066:	4317      	orrs	r7, r2
  407068:	f8c9 7004 	str.w	r7, [r9, #4]
  40706c:	604b      	str	r3, [r1, #4]
  40706e:	6863      	ldr	r3, [r4, #4]
  407070:	f043 0301 	orr.w	r3, r3, #1
  407074:	3108      	adds	r1, #8
  407076:	6063      	str	r3, [r4, #4]
  407078:	4640      	mov	r0, r8
  40707a:	f7ff fe09 	bl	406c90 <_free_r>
  40707e:	e7d6      	b.n	40702e <_realloc_r+0xde>
  407080:	4611      	mov	r1, r2
  407082:	f7fe be87 	b.w	405d94 <_malloc_r>
  407086:	f01e 0f01 	tst.w	lr, #1
  40708a:	d18e      	bne.n	406faa <_realloc_r+0x5a>
  40708c:	f855 1c08 	ldr.w	r1, [r5, #-8]
  407090:	eba9 0a01 	sub.w	sl, r9, r1
  407094:	f8da 1004 	ldr.w	r1, [sl, #4]
  407098:	f021 0103 	bic.w	r1, r1, #3
  40709c:	440b      	add	r3, r1
  40709e:	4423      	add	r3, r4
  4070a0:	4293      	cmp	r3, r2
  4070a2:	db25      	blt.n	4070f0 <_realloc_r+0x1a0>
  4070a4:	68c2      	ldr	r2, [r0, #12]
  4070a6:	6881      	ldr	r1, [r0, #8]
  4070a8:	4656      	mov	r6, sl
  4070aa:	60ca      	str	r2, [r1, #12]
  4070ac:	6091      	str	r1, [r2, #8]
  4070ae:	f8da 100c 	ldr.w	r1, [sl, #12]
  4070b2:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4070b6:	1f22      	subs	r2, r4, #4
  4070b8:	2a24      	cmp	r2, #36	; 0x24
  4070ba:	60c1      	str	r1, [r0, #12]
  4070bc:	6088      	str	r0, [r1, #8]
  4070be:	f200 8094 	bhi.w	4071ea <_realloc_r+0x29a>
  4070c2:	2a13      	cmp	r2, #19
  4070c4:	d96f      	bls.n	4071a6 <_realloc_r+0x256>
  4070c6:	6829      	ldr	r1, [r5, #0]
  4070c8:	f8ca 1008 	str.w	r1, [sl, #8]
  4070cc:	6869      	ldr	r1, [r5, #4]
  4070ce:	f8ca 100c 	str.w	r1, [sl, #12]
  4070d2:	2a1b      	cmp	r2, #27
  4070d4:	f200 80a2 	bhi.w	40721c <_realloc_r+0x2cc>
  4070d8:	3508      	adds	r5, #8
  4070da:	f10a 0210 	add.w	r2, sl, #16
  4070de:	e063      	b.n	4071a8 <_realloc_r+0x258>
  4070e0:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4070e4:	eba9 0a03 	sub.w	sl, r9, r3
  4070e8:	f8da 1004 	ldr.w	r1, [sl, #4]
  4070ec:	f021 0103 	bic.w	r1, r1, #3
  4070f0:	1863      	adds	r3, r4, r1
  4070f2:	4293      	cmp	r3, r2
  4070f4:	f6ff af59 	blt.w	406faa <_realloc_r+0x5a>
  4070f8:	4656      	mov	r6, sl
  4070fa:	e7d8      	b.n	4070ae <_realloc_r+0x15e>
  4070fc:	6841      	ldr	r1, [r0, #4]
  4070fe:	f021 0b03 	bic.w	fp, r1, #3
  407102:	44a3      	add	fp, r4
  407104:	f107 0010 	add.w	r0, r7, #16
  407108:	4583      	cmp	fp, r0
  40710a:	da56      	bge.n	4071ba <_realloc_r+0x26a>
  40710c:	f01e 0f01 	tst.w	lr, #1
  407110:	f47f af4b 	bne.w	406faa <_realloc_r+0x5a>
  407114:	f855 1c08 	ldr.w	r1, [r5, #-8]
  407118:	eba9 0a01 	sub.w	sl, r9, r1
  40711c:	f8da 1004 	ldr.w	r1, [sl, #4]
  407120:	f021 0103 	bic.w	r1, r1, #3
  407124:	448b      	add	fp, r1
  407126:	4558      	cmp	r0, fp
  407128:	dce2      	bgt.n	4070f0 <_realloc_r+0x1a0>
  40712a:	4656      	mov	r6, sl
  40712c:	f8da 100c 	ldr.w	r1, [sl, #12]
  407130:	f856 0f08 	ldr.w	r0, [r6, #8]!
  407134:	1f22      	subs	r2, r4, #4
  407136:	2a24      	cmp	r2, #36	; 0x24
  407138:	60c1      	str	r1, [r0, #12]
  40713a:	6088      	str	r0, [r1, #8]
  40713c:	f200 808f 	bhi.w	40725e <_realloc_r+0x30e>
  407140:	2a13      	cmp	r2, #19
  407142:	f240 808a 	bls.w	40725a <_realloc_r+0x30a>
  407146:	6829      	ldr	r1, [r5, #0]
  407148:	f8ca 1008 	str.w	r1, [sl, #8]
  40714c:	6869      	ldr	r1, [r5, #4]
  40714e:	f8ca 100c 	str.w	r1, [sl, #12]
  407152:	2a1b      	cmp	r2, #27
  407154:	f200 808a 	bhi.w	40726c <_realloc_r+0x31c>
  407158:	3508      	adds	r5, #8
  40715a:	f10a 0210 	add.w	r2, sl, #16
  40715e:	6829      	ldr	r1, [r5, #0]
  407160:	6011      	str	r1, [r2, #0]
  407162:	6869      	ldr	r1, [r5, #4]
  407164:	6051      	str	r1, [r2, #4]
  407166:	68a9      	ldr	r1, [r5, #8]
  407168:	6091      	str	r1, [r2, #8]
  40716a:	eb0a 0107 	add.w	r1, sl, r7
  40716e:	ebab 0207 	sub.w	r2, fp, r7
  407172:	f042 0201 	orr.w	r2, r2, #1
  407176:	6099      	str	r1, [r3, #8]
  407178:	604a      	str	r2, [r1, #4]
  40717a:	f8da 3004 	ldr.w	r3, [sl, #4]
  40717e:	f003 0301 	and.w	r3, r3, #1
  407182:	431f      	orrs	r7, r3
  407184:	4640      	mov	r0, r8
  407186:	f8ca 7004 	str.w	r7, [sl, #4]
  40718a:	f7ff f90f 	bl	4063ac <__malloc_unlock>
  40718e:	e751      	b.n	407034 <_realloc_r+0xe4>
  407190:	682b      	ldr	r3, [r5, #0]
  407192:	6003      	str	r3, [r0, #0]
  407194:	686b      	ldr	r3, [r5, #4]
  407196:	6043      	str	r3, [r0, #4]
  407198:	2a1b      	cmp	r2, #27
  40719a:	d82d      	bhi.n	4071f8 <_realloc_r+0x2a8>
  40719c:	f100 0308 	add.w	r3, r0, #8
  4071a0:	f105 0208 	add.w	r2, r5, #8
  4071a4:	e71b      	b.n	406fde <_realloc_r+0x8e>
  4071a6:	4632      	mov	r2, r6
  4071a8:	6829      	ldr	r1, [r5, #0]
  4071aa:	6011      	str	r1, [r2, #0]
  4071ac:	6869      	ldr	r1, [r5, #4]
  4071ae:	6051      	str	r1, [r2, #4]
  4071b0:	68a9      	ldr	r1, [r5, #8]
  4071b2:	6091      	str	r1, [r2, #8]
  4071b4:	461c      	mov	r4, r3
  4071b6:	46d1      	mov	r9, sl
  4071b8:	e72a      	b.n	407010 <_realloc_r+0xc0>
  4071ba:	eb09 0107 	add.w	r1, r9, r7
  4071be:	ebab 0b07 	sub.w	fp, fp, r7
  4071c2:	f04b 0201 	orr.w	r2, fp, #1
  4071c6:	6099      	str	r1, [r3, #8]
  4071c8:	604a      	str	r2, [r1, #4]
  4071ca:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4071ce:	f003 0301 	and.w	r3, r3, #1
  4071d2:	431f      	orrs	r7, r3
  4071d4:	4640      	mov	r0, r8
  4071d6:	f845 7c04 	str.w	r7, [r5, #-4]
  4071da:	f7ff f8e7 	bl	4063ac <__malloc_unlock>
  4071de:	462e      	mov	r6, r5
  4071e0:	e728      	b.n	407034 <_realloc_r+0xe4>
  4071e2:	4629      	mov	r1, r5
  4071e4:	f7ff fe50 	bl	406e88 <memmove>
  4071e8:	e6ff      	b.n	406fea <_realloc_r+0x9a>
  4071ea:	4629      	mov	r1, r5
  4071ec:	4630      	mov	r0, r6
  4071ee:	461c      	mov	r4, r3
  4071f0:	46d1      	mov	r9, sl
  4071f2:	f7ff fe49 	bl	406e88 <memmove>
  4071f6:	e70b      	b.n	407010 <_realloc_r+0xc0>
  4071f8:	68ab      	ldr	r3, [r5, #8]
  4071fa:	6083      	str	r3, [r0, #8]
  4071fc:	68eb      	ldr	r3, [r5, #12]
  4071fe:	60c3      	str	r3, [r0, #12]
  407200:	2a24      	cmp	r2, #36	; 0x24
  407202:	d017      	beq.n	407234 <_realloc_r+0x2e4>
  407204:	f100 0310 	add.w	r3, r0, #16
  407208:	f105 0210 	add.w	r2, r5, #16
  40720c:	e6e7      	b.n	406fde <_realloc_r+0x8e>
  40720e:	f850 3c04 	ldr.w	r3, [r0, #-4]
  407212:	f023 0303 	bic.w	r3, r3, #3
  407216:	441c      	add	r4, r3
  407218:	462e      	mov	r6, r5
  40721a:	e6f9      	b.n	407010 <_realloc_r+0xc0>
  40721c:	68a9      	ldr	r1, [r5, #8]
  40721e:	f8ca 1010 	str.w	r1, [sl, #16]
  407222:	68e9      	ldr	r1, [r5, #12]
  407224:	f8ca 1014 	str.w	r1, [sl, #20]
  407228:	2a24      	cmp	r2, #36	; 0x24
  40722a:	d00c      	beq.n	407246 <_realloc_r+0x2f6>
  40722c:	3510      	adds	r5, #16
  40722e:	f10a 0218 	add.w	r2, sl, #24
  407232:	e7b9      	b.n	4071a8 <_realloc_r+0x258>
  407234:	692b      	ldr	r3, [r5, #16]
  407236:	6103      	str	r3, [r0, #16]
  407238:	696b      	ldr	r3, [r5, #20]
  40723a:	6143      	str	r3, [r0, #20]
  40723c:	f105 0218 	add.w	r2, r5, #24
  407240:	f100 0318 	add.w	r3, r0, #24
  407244:	e6cb      	b.n	406fde <_realloc_r+0x8e>
  407246:	692a      	ldr	r2, [r5, #16]
  407248:	f8ca 2018 	str.w	r2, [sl, #24]
  40724c:	696a      	ldr	r2, [r5, #20]
  40724e:	f8ca 201c 	str.w	r2, [sl, #28]
  407252:	3518      	adds	r5, #24
  407254:	f10a 0220 	add.w	r2, sl, #32
  407258:	e7a6      	b.n	4071a8 <_realloc_r+0x258>
  40725a:	4632      	mov	r2, r6
  40725c:	e77f      	b.n	40715e <_realloc_r+0x20e>
  40725e:	4629      	mov	r1, r5
  407260:	4630      	mov	r0, r6
  407262:	9301      	str	r3, [sp, #4]
  407264:	f7ff fe10 	bl	406e88 <memmove>
  407268:	9b01      	ldr	r3, [sp, #4]
  40726a:	e77e      	b.n	40716a <_realloc_r+0x21a>
  40726c:	68a9      	ldr	r1, [r5, #8]
  40726e:	f8ca 1010 	str.w	r1, [sl, #16]
  407272:	68e9      	ldr	r1, [r5, #12]
  407274:	f8ca 1014 	str.w	r1, [sl, #20]
  407278:	2a24      	cmp	r2, #36	; 0x24
  40727a:	d003      	beq.n	407284 <_realloc_r+0x334>
  40727c:	3510      	adds	r5, #16
  40727e:	f10a 0218 	add.w	r2, sl, #24
  407282:	e76c      	b.n	40715e <_realloc_r+0x20e>
  407284:	692a      	ldr	r2, [r5, #16]
  407286:	f8ca 2018 	str.w	r2, [sl, #24]
  40728a:	696a      	ldr	r2, [r5, #20]
  40728c:	f8ca 201c 	str.w	r2, [sl, #28]
  407290:	3518      	adds	r5, #24
  407292:	f10a 0220 	add.w	r2, sl, #32
  407296:	e762      	b.n	40715e <_realloc_r+0x20e>
  407298:	2000045c 	.word	0x2000045c

0040729c <__ascii_wctomb>:
  40729c:	b121      	cbz	r1, 4072a8 <__ascii_wctomb+0xc>
  40729e:	2aff      	cmp	r2, #255	; 0xff
  4072a0:	d804      	bhi.n	4072ac <__ascii_wctomb+0x10>
  4072a2:	700a      	strb	r2, [r1, #0]
  4072a4:	2001      	movs	r0, #1
  4072a6:	4770      	bx	lr
  4072a8:	4608      	mov	r0, r1
  4072aa:	4770      	bx	lr
  4072ac:	238a      	movs	r3, #138	; 0x8a
  4072ae:	6003      	str	r3, [r0, #0]
  4072b0:	f04f 30ff 	mov.w	r0, #4294967295
  4072b4:	4770      	bx	lr
  4072b6:	bf00      	nop

004072b8 <__aeabi_drsub>:
  4072b8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  4072bc:	e002      	b.n	4072c4 <__adddf3>
  4072be:	bf00      	nop

004072c0 <__aeabi_dsub>:
  4072c0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

004072c4 <__adddf3>:
  4072c4:	b530      	push	{r4, r5, lr}
  4072c6:	ea4f 0441 	mov.w	r4, r1, lsl #1
  4072ca:	ea4f 0543 	mov.w	r5, r3, lsl #1
  4072ce:	ea94 0f05 	teq	r4, r5
  4072d2:	bf08      	it	eq
  4072d4:	ea90 0f02 	teqeq	r0, r2
  4072d8:	bf1f      	itttt	ne
  4072da:	ea54 0c00 	orrsne.w	ip, r4, r0
  4072de:	ea55 0c02 	orrsne.w	ip, r5, r2
  4072e2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4072e6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4072ea:	f000 80e2 	beq.w	4074b2 <__adddf3+0x1ee>
  4072ee:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4072f2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4072f6:	bfb8      	it	lt
  4072f8:	426d      	neglt	r5, r5
  4072fa:	dd0c      	ble.n	407316 <__adddf3+0x52>
  4072fc:	442c      	add	r4, r5
  4072fe:	ea80 0202 	eor.w	r2, r0, r2
  407302:	ea81 0303 	eor.w	r3, r1, r3
  407306:	ea82 0000 	eor.w	r0, r2, r0
  40730a:	ea83 0101 	eor.w	r1, r3, r1
  40730e:	ea80 0202 	eor.w	r2, r0, r2
  407312:	ea81 0303 	eor.w	r3, r1, r3
  407316:	2d36      	cmp	r5, #54	; 0x36
  407318:	bf88      	it	hi
  40731a:	bd30      	pophi	{r4, r5, pc}
  40731c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  407320:	ea4f 3101 	mov.w	r1, r1, lsl #12
  407324:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  407328:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  40732c:	d002      	beq.n	407334 <__adddf3+0x70>
  40732e:	4240      	negs	r0, r0
  407330:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  407334:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  407338:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40733c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  407340:	d002      	beq.n	407348 <__adddf3+0x84>
  407342:	4252      	negs	r2, r2
  407344:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  407348:	ea94 0f05 	teq	r4, r5
  40734c:	f000 80a7 	beq.w	40749e <__adddf3+0x1da>
  407350:	f1a4 0401 	sub.w	r4, r4, #1
  407354:	f1d5 0e20 	rsbs	lr, r5, #32
  407358:	db0d      	blt.n	407376 <__adddf3+0xb2>
  40735a:	fa02 fc0e 	lsl.w	ip, r2, lr
  40735e:	fa22 f205 	lsr.w	r2, r2, r5
  407362:	1880      	adds	r0, r0, r2
  407364:	f141 0100 	adc.w	r1, r1, #0
  407368:	fa03 f20e 	lsl.w	r2, r3, lr
  40736c:	1880      	adds	r0, r0, r2
  40736e:	fa43 f305 	asr.w	r3, r3, r5
  407372:	4159      	adcs	r1, r3
  407374:	e00e      	b.n	407394 <__adddf3+0xd0>
  407376:	f1a5 0520 	sub.w	r5, r5, #32
  40737a:	f10e 0e20 	add.w	lr, lr, #32
  40737e:	2a01      	cmp	r2, #1
  407380:	fa03 fc0e 	lsl.w	ip, r3, lr
  407384:	bf28      	it	cs
  407386:	f04c 0c02 	orrcs.w	ip, ip, #2
  40738a:	fa43 f305 	asr.w	r3, r3, r5
  40738e:	18c0      	adds	r0, r0, r3
  407390:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  407394:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407398:	d507      	bpl.n	4073aa <__adddf3+0xe6>
  40739a:	f04f 0e00 	mov.w	lr, #0
  40739e:	f1dc 0c00 	rsbs	ip, ip, #0
  4073a2:	eb7e 0000 	sbcs.w	r0, lr, r0
  4073a6:	eb6e 0101 	sbc.w	r1, lr, r1
  4073aa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4073ae:	d31b      	bcc.n	4073e8 <__adddf3+0x124>
  4073b0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  4073b4:	d30c      	bcc.n	4073d0 <__adddf3+0x10c>
  4073b6:	0849      	lsrs	r1, r1, #1
  4073b8:	ea5f 0030 	movs.w	r0, r0, rrx
  4073bc:	ea4f 0c3c 	mov.w	ip, ip, rrx
  4073c0:	f104 0401 	add.w	r4, r4, #1
  4073c4:	ea4f 5244 	mov.w	r2, r4, lsl #21
  4073c8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  4073cc:	f080 809a 	bcs.w	407504 <__adddf3+0x240>
  4073d0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4073d4:	bf08      	it	eq
  4073d6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4073da:	f150 0000 	adcs.w	r0, r0, #0
  4073de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4073e2:	ea41 0105 	orr.w	r1, r1, r5
  4073e6:	bd30      	pop	{r4, r5, pc}
  4073e8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4073ec:	4140      	adcs	r0, r0
  4073ee:	eb41 0101 	adc.w	r1, r1, r1
  4073f2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4073f6:	f1a4 0401 	sub.w	r4, r4, #1
  4073fa:	d1e9      	bne.n	4073d0 <__adddf3+0x10c>
  4073fc:	f091 0f00 	teq	r1, #0
  407400:	bf04      	itt	eq
  407402:	4601      	moveq	r1, r0
  407404:	2000      	moveq	r0, #0
  407406:	fab1 f381 	clz	r3, r1
  40740a:	bf08      	it	eq
  40740c:	3320      	addeq	r3, #32
  40740e:	f1a3 030b 	sub.w	r3, r3, #11
  407412:	f1b3 0220 	subs.w	r2, r3, #32
  407416:	da0c      	bge.n	407432 <__adddf3+0x16e>
  407418:	320c      	adds	r2, #12
  40741a:	dd08      	ble.n	40742e <__adddf3+0x16a>
  40741c:	f102 0c14 	add.w	ip, r2, #20
  407420:	f1c2 020c 	rsb	r2, r2, #12
  407424:	fa01 f00c 	lsl.w	r0, r1, ip
  407428:	fa21 f102 	lsr.w	r1, r1, r2
  40742c:	e00c      	b.n	407448 <__adddf3+0x184>
  40742e:	f102 0214 	add.w	r2, r2, #20
  407432:	bfd8      	it	le
  407434:	f1c2 0c20 	rsble	ip, r2, #32
  407438:	fa01 f102 	lsl.w	r1, r1, r2
  40743c:	fa20 fc0c 	lsr.w	ip, r0, ip
  407440:	bfdc      	itt	le
  407442:	ea41 010c 	orrle.w	r1, r1, ip
  407446:	4090      	lslle	r0, r2
  407448:	1ae4      	subs	r4, r4, r3
  40744a:	bfa2      	ittt	ge
  40744c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  407450:	4329      	orrge	r1, r5
  407452:	bd30      	popge	{r4, r5, pc}
  407454:	ea6f 0404 	mvn.w	r4, r4
  407458:	3c1f      	subs	r4, #31
  40745a:	da1c      	bge.n	407496 <__adddf3+0x1d2>
  40745c:	340c      	adds	r4, #12
  40745e:	dc0e      	bgt.n	40747e <__adddf3+0x1ba>
  407460:	f104 0414 	add.w	r4, r4, #20
  407464:	f1c4 0220 	rsb	r2, r4, #32
  407468:	fa20 f004 	lsr.w	r0, r0, r4
  40746c:	fa01 f302 	lsl.w	r3, r1, r2
  407470:	ea40 0003 	orr.w	r0, r0, r3
  407474:	fa21 f304 	lsr.w	r3, r1, r4
  407478:	ea45 0103 	orr.w	r1, r5, r3
  40747c:	bd30      	pop	{r4, r5, pc}
  40747e:	f1c4 040c 	rsb	r4, r4, #12
  407482:	f1c4 0220 	rsb	r2, r4, #32
  407486:	fa20 f002 	lsr.w	r0, r0, r2
  40748a:	fa01 f304 	lsl.w	r3, r1, r4
  40748e:	ea40 0003 	orr.w	r0, r0, r3
  407492:	4629      	mov	r1, r5
  407494:	bd30      	pop	{r4, r5, pc}
  407496:	fa21 f004 	lsr.w	r0, r1, r4
  40749a:	4629      	mov	r1, r5
  40749c:	bd30      	pop	{r4, r5, pc}
  40749e:	f094 0f00 	teq	r4, #0
  4074a2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  4074a6:	bf06      	itte	eq
  4074a8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  4074ac:	3401      	addeq	r4, #1
  4074ae:	3d01      	subne	r5, #1
  4074b0:	e74e      	b.n	407350 <__adddf3+0x8c>
  4074b2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4074b6:	bf18      	it	ne
  4074b8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4074bc:	d029      	beq.n	407512 <__adddf3+0x24e>
  4074be:	ea94 0f05 	teq	r4, r5
  4074c2:	bf08      	it	eq
  4074c4:	ea90 0f02 	teqeq	r0, r2
  4074c8:	d005      	beq.n	4074d6 <__adddf3+0x212>
  4074ca:	ea54 0c00 	orrs.w	ip, r4, r0
  4074ce:	bf04      	itt	eq
  4074d0:	4619      	moveq	r1, r3
  4074d2:	4610      	moveq	r0, r2
  4074d4:	bd30      	pop	{r4, r5, pc}
  4074d6:	ea91 0f03 	teq	r1, r3
  4074da:	bf1e      	ittt	ne
  4074dc:	2100      	movne	r1, #0
  4074de:	2000      	movne	r0, #0
  4074e0:	bd30      	popne	{r4, r5, pc}
  4074e2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4074e6:	d105      	bne.n	4074f4 <__adddf3+0x230>
  4074e8:	0040      	lsls	r0, r0, #1
  4074ea:	4149      	adcs	r1, r1
  4074ec:	bf28      	it	cs
  4074ee:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4074f2:	bd30      	pop	{r4, r5, pc}
  4074f4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4074f8:	bf3c      	itt	cc
  4074fa:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4074fe:	bd30      	popcc	{r4, r5, pc}
  407500:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407504:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  407508:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40750c:	f04f 0000 	mov.w	r0, #0
  407510:	bd30      	pop	{r4, r5, pc}
  407512:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  407516:	bf1a      	itte	ne
  407518:	4619      	movne	r1, r3
  40751a:	4610      	movne	r0, r2
  40751c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  407520:	bf1c      	itt	ne
  407522:	460b      	movne	r3, r1
  407524:	4602      	movne	r2, r0
  407526:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40752a:	bf06      	itte	eq
  40752c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  407530:	ea91 0f03 	teqeq	r1, r3
  407534:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  407538:	bd30      	pop	{r4, r5, pc}
  40753a:	bf00      	nop

0040753c <__aeabi_ui2d>:
  40753c:	f090 0f00 	teq	r0, #0
  407540:	bf04      	itt	eq
  407542:	2100      	moveq	r1, #0
  407544:	4770      	bxeq	lr
  407546:	b530      	push	{r4, r5, lr}
  407548:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40754c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407550:	f04f 0500 	mov.w	r5, #0
  407554:	f04f 0100 	mov.w	r1, #0
  407558:	e750      	b.n	4073fc <__adddf3+0x138>
  40755a:	bf00      	nop

0040755c <__aeabi_i2d>:
  40755c:	f090 0f00 	teq	r0, #0
  407560:	bf04      	itt	eq
  407562:	2100      	moveq	r1, #0
  407564:	4770      	bxeq	lr
  407566:	b530      	push	{r4, r5, lr}
  407568:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40756c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407570:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  407574:	bf48      	it	mi
  407576:	4240      	negmi	r0, r0
  407578:	f04f 0100 	mov.w	r1, #0
  40757c:	e73e      	b.n	4073fc <__adddf3+0x138>
  40757e:	bf00      	nop

00407580 <__aeabi_f2d>:
  407580:	0042      	lsls	r2, r0, #1
  407582:	ea4f 01e2 	mov.w	r1, r2, asr #3
  407586:	ea4f 0131 	mov.w	r1, r1, rrx
  40758a:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40758e:	bf1f      	itttt	ne
  407590:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  407594:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  407598:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  40759c:	4770      	bxne	lr
  40759e:	f092 0f00 	teq	r2, #0
  4075a2:	bf14      	ite	ne
  4075a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4075a8:	4770      	bxeq	lr
  4075aa:	b530      	push	{r4, r5, lr}
  4075ac:	f44f 7460 	mov.w	r4, #896	; 0x380
  4075b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4075b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4075b8:	e720      	b.n	4073fc <__adddf3+0x138>
  4075ba:	bf00      	nop

004075bc <__aeabi_ul2d>:
  4075bc:	ea50 0201 	orrs.w	r2, r0, r1
  4075c0:	bf08      	it	eq
  4075c2:	4770      	bxeq	lr
  4075c4:	b530      	push	{r4, r5, lr}
  4075c6:	f04f 0500 	mov.w	r5, #0
  4075ca:	e00a      	b.n	4075e2 <__aeabi_l2d+0x16>

004075cc <__aeabi_l2d>:
  4075cc:	ea50 0201 	orrs.w	r2, r0, r1
  4075d0:	bf08      	it	eq
  4075d2:	4770      	bxeq	lr
  4075d4:	b530      	push	{r4, r5, lr}
  4075d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4075da:	d502      	bpl.n	4075e2 <__aeabi_l2d+0x16>
  4075dc:	4240      	negs	r0, r0
  4075de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4075e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4075e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4075ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4075ee:	f43f aedc 	beq.w	4073aa <__adddf3+0xe6>
  4075f2:	f04f 0203 	mov.w	r2, #3
  4075f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4075fa:	bf18      	it	ne
  4075fc:	3203      	addne	r2, #3
  4075fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  407602:	bf18      	it	ne
  407604:	3203      	addne	r2, #3
  407606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40760a:	f1c2 0320 	rsb	r3, r2, #32
  40760e:	fa00 fc03 	lsl.w	ip, r0, r3
  407612:	fa20 f002 	lsr.w	r0, r0, r2
  407616:	fa01 fe03 	lsl.w	lr, r1, r3
  40761a:	ea40 000e 	orr.w	r0, r0, lr
  40761e:	fa21 f102 	lsr.w	r1, r1, r2
  407622:	4414      	add	r4, r2
  407624:	e6c1      	b.n	4073aa <__adddf3+0xe6>
  407626:	bf00      	nop

00407628 <__aeabi_dmul>:
  407628:	b570      	push	{r4, r5, r6, lr}
  40762a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40762e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  407632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  407636:	bf1d      	ittte	ne
  407638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40763c:	ea94 0f0c 	teqne	r4, ip
  407640:	ea95 0f0c 	teqne	r5, ip
  407644:	f000 f8de 	bleq	407804 <__aeabi_dmul+0x1dc>
  407648:	442c      	add	r4, r5
  40764a:	ea81 0603 	eor.w	r6, r1, r3
  40764e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  407652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  407656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40765a:	bf18      	it	ne
  40765c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  407660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  407668:	d038      	beq.n	4076dc <__aeabi_dmul+0xb4>
  40766a:	fba0 ce02 	umull	ip, lr, r0, r2
  40766e:	f04f 0500 	mov.w	r5, #0
  407672:	fbe1 e502 	umlal	lr, r5, r1, r2
  407676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40767a:	fbe0 e503 	umlal	lr, r5, r0, r3
  40767e:	f04f 0600 	mov.w	r6, #0
  407682:	fbe1 5603 	umlal	r5, r6, r1, r3
  407686:	f09c 0f00 	teq	ip, #0
  40768a:	bf18      	it	ne
  40768c:	f04e 0e01 	orrne.w	lr, lr, #1
  407690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  407694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  407698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  40769c:	d204      	bcs.n	4076a8 <__aeabi_dmul+0x80>
  40769e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  4076a2:	416d      	adcs	r5, r5
  4076a4:	eb46 0606 	adc.w	r6, r6, r6
  4076a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  4076ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  4076b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  4076b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  4076b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  4076bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4076c0:	bf88      	it	hi
  4076c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4076c6:	d81e      	bhi.n	407706 <__aeabi_dmul+0xde>
  4076c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  4076cc:	bf08      	it	eq
  4076ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  4076d2:	f150 0000 	adcs.w	r0, r0, #0
  4076d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4076da:	bd70      	pop	{r4, r5, r6, pc}
  4076dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4076e0:	ea46 0101 	orr.w	r1, r6, r1
  4076e4:	ea40 0002 	orr.w	r0, r0, r2
  4076e8:	ea81 0103 	eor.w	r1, r1, r3
  4076ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4076f0:	bfc2      	ittt	gt
  4076f2:	ebd4 050c 	rsbsgt	r5, r4, ip
  4076f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4076fa:	bd70      	popgt	{r4, r5, r6, pc}
  4076fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407700:	f04f 0e00 	mov.w	lr, #0
  407704:	3c01      	subs	r4, #1
  407706:	f300 80ab 	bgt.w	407860 <__aeabi_dmul+0x238>
  40770a:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40770e:	bfde      	ittt	le
  407710:	2000      	movle	r0, #0
  407712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  407716:	bd70      	pople	{r4, r5, r6, pc}
  407718:	f1c4 0400 	rsb	r4, r4, #0
  40771c:	3c20      	subs	r4, #32
  40771e:	da35      	bge.n	40778c <__aeabi_dmul+0x164>
  407720:	340c      	adds	r4, #12
  407722:	dc1b      	bgt.n	40775c <__aeabi_dmul+0x134>
  407724:	f104 0414 	add.w	r4, r4, #20
  407728:	f1c4 0520 	rsb	r5, r4, #32
  40772c:	fa00 f305 	lsl.w	r3, r0, r5
  407730:	fa20 f004 	lsr.w	r0, r0, r4
  407734:	fa01 f205 	lsl.w	r2, r1, r5
  407738:	ea40 0002 	orr.w	r0, r0, r2
  40773c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  407740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  407744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  407748:	fa21 f604 	lsr.w	r6, r1, r4
  40774c:	eb42 0106 	adc.w	r1, r2, r6
  407750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407754:	bf08      	it	eq
  407756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40775a:	bd70      	pop	{r4, r5, r6, pc}
  40775c:	f1c4 040c 	rsb	r4, r4, #12
  407760:	f1c4 0520 	rsb	r5, r4, #32
  407764:	fa00 f304 	lsl.w	r3, r0, r4
  407768:	fa20 f005 	lsr.w	r0, r0, r5
  40776c:	fa01 f204 	lsl.w	r2, r1, r4
  407770:	ea40 0002 	orr.w	r0, r0, r2
  407774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40777c:	f141 0100 	adc.w	r1, r1, #0
  407780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407784:	bf08      	it	eq
  407786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40778a:	bd70      	pop	{r4, r5, r6, pc}
  40778c:	f1c4 0520 	rsb	r5, r4, #32
  407790:	fa00 f205 	lsl.w	r2, r0, r5
  407794:	ea4e 0e02 	orr.w	lr, lr, r2
  407798:	fa20 f304 	lsr.w	r3, r0, r4
  40779c:	fa01 f205 	lsl.w	r2, r1, r5
  4077a0:	ea43 0302 	orr.w	r3, r3, r2
  4077a4:	fa21 f004 	lsr.w	r0, r1, r4
  4077a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4077ac:	fa21 f204 	lsr.w	r2, r1, r4
  4077b0:	ea20 0002 	bic.w	r0, r0, r2
  4077b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  4077b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4077bc:	bf08      	it	eq
  4077be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4077c2:	bd70      	pop	{r4, r5, r6, pc}
  4077c4:	f094 0f00 	teq	r4, #0
  4077c8:	d10f      	bne.n	4077ea <__aeabi_dmul+0x1c2>
  4077ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  4077ce:	0040      	lsls	r0, r0, #1
  4077d0:	eb41 0101 	adc.w	r1, r1, r1
  4077d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4077d8:	bf08      	it	eq
  4077da:	3c01      	subeq	r4, #1
  4077dc:	d0f7      	beq.n	4077ce <__aeabi_dmul+0x1a6>
  4077de:	ea41 0106 	orr.w	r1, r1, r6
  4077e2:	f095 0f00 	teq	r5, #0
  4077e6:	bf18      	it	ne
  4077e8:	4770      	bxne	lr
  4077ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4077ee:	0052      	lsls	r2, r2, #1
  4077f0:	eb43 0303 	adc.w	r3, r3, r3
  4077f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4077f8:	bf08      	it	eq
  4077fa:	3d01      	subeq	r5, #1
  4077fc:	d0f7      	beq.n	4077ee <__aeabi_dmul+0x1c6>
  4077fe:	ea43 0306 	orr.w	r3, r3, r6
  407802:	4770      	bx	lr
  407804:	ea94 0f0c 	teq	r4, ip
  407808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40780c:	bf18      	it	ne
  40780e:	ea95 0f0c 	teqne	r5, ip
  407812:	d00c      	beq.n	40782e <__aeabi_dmul+0x206>
  407814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  407818:	bf18      	it	ne
  40781a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40781e:	d1d1      	bne.n	4077c4 <__aeabi_dmul+0x19c>
  407820:	ea81 0103 	eor.w	r1, r1, r3
  407824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407828:	f04f 0000 	mov.w	r0, #0
  40782c:	bd70      	pop	{r4, r5, r6, pc}
  40782e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  407832:	bf06      	itte	eq
  407834:	4610      	moveq	r0, r2
  407836:	4619      	moveq	r1, r3
  407838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40783c:	d019      	beq.n	407872 <__aeabi_dmul+0x24a>
  40783e:	ea94 0f0c 	teq	r4, ip
  407842:	d102      	bne.n	40784a <__aeabi_dmul+0x222>
  407844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  407848:	d113      	bne.n	407872 <__aeabi_dmul+0x24a>
  40784a:	ea95 0f0c 	teq	r5, ip
  40784e:	d105      	bne.n	40785c <__aeabi_dmul+0x234>
  407850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  407854:	bf1c      	itt	ne
  407856:	4610      	movne	r0, r2
  407858:	4619      	movne	r1, r3
  40785a:	d10a      	bne.n	407872 <__aeabi_dmul+0x24a>
  40785c:	ea81 0103 	eor.w	r1, r1, r3
  407860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  407868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40786c:	f04f 0000 	mov.w	r0, #0
  407870:	bd70      	pop	{r4, r5, r6, pc}
  407872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  407876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40787a:	bd70      	pop	{r4, r5, r6, pc}

0040787c <__aeabi_ddiv>:
  40787c:	b570      	push	{r4, r5, r6, lr}
  40787e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  407882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  407886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40788a:	bf1d      	ittte	ne
  40788c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  407890:	ea94 0f0c 	teqne	r4, ip
  407894:	ea95 0f0c 	teqne	r5, ip
  407898:	f000 f8a7 	bleq	4079ea <__aeabi_ddiv+0x16e>
  40789c:	eba4 0405 	sub.w	r4, r4, r5
  4078a0:	ea81 0e03 	eor.w	lr, r1, r3
  4078a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4078a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4078ac:	f000 8088 	beq.w	4079c0 <__aeabi_ddiv+0x144>
  4078b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4078b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  4078b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  4078bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  4078c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
  4078c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  4078c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4078cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4078d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4078d4:	429d      	cmp	r5, r3
  4078d6:	bf08      	it	eq
  4078d8:	4296      	cmpeq	r6, r2
  4078da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4078de:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4078e2:	d202      	bcs.n	4078ea <__aeabi_ddiv+0x6e>
  4078e4:	085b      	lsrs	r3, r3, #1
  4078e6:	ea4f 0232 	mov.w	r2, r2, rrx
  4078ea:	1ab6      	subs	r6, r6, r2
  4078ec:	eb65 0503 	sbc.w	r5, r5, r3
  4078f0:	085b      	lsrs	r3, r3, #1
  4078f2:	ea4f 0232 	mov.w	r2, r2, rrx
  4078f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4078fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4078fe:	ebb6 0e02 	subs.w	lr, r6, r2
  407902:	eb75 0e03 	sbcs.w	lr, r5, r3
  407906:	bf22      	ittt	cs
  407908:	1ab6      	subcs	r6, r6, r2
  40790a:	4675      	movcs	r5, lr
  40790c:	ea40 000c 	orrcs.w	r0, r0, ip
  407910:	085b      	lsrs	r3, r3, #1
  407912:	ea4f 0232 	mov.w	r2, r2, rrx
  407916:	ebb6 0e02 	subs.w	lr, r6, r2
  40791a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40791e:	bf22      	ittt	cs
  407920:	1ab6      	subcs	r6, r6, r2
  407922:	4675      	movcs	r5, lr
  407924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  407928:	085b      	lsrs	r3, r3, #1
  40792a:	ea4f 0232 	mov.w	r2, r2, rrx
  40792e:	ebb6 0e02 	subs.w	lr, r6, r2
  407932:	eb75 0e03 	sbcs.w	lr, r5, r3
  407936:	bf22      	ittt	cs
  407938:	1ab6      	subcs	r6, r6, r2
  40793a:	4675      	movcs	r5, lr
  40793c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  407940:	085b      	lsrs	r3, r3, #1
  407942:	ea4f 0232 	mov.w	r2, r2, rrx
  407946:	ebb6 0e02 	subs.w	lr, r6, r2
  40794a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40794e:	bf22      	ittt	cs
  407950:	1ab6      	subcs	r6, r6, r2
  407952:	4675      	movcs	r5, lr
  407954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  407958:	ea55 0e06 	orrs.w	lr, r5, r6
  40795c:	d018      	beq.n	407990 <__aeabi_ddiv+0x114>
  40795e:	ea4f 1505 	mov.w	r5, r5, lsl #4
  407962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  407966:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40796a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40796e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  407972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  407976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40797a:	d1c0      	bne.n	4078fe <__aeabi_ddiv+0x82>
  40797c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407980:	d10b      	bne.n	40799a <__aeabi_ddiv+0x11e>
  407982:	ea41 0100 	orr.w	r1, r1, r0
  407986:	f04f 0000 	mov.w	r0, #0
  40798a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40798e:	e7b6      	b.n	4078fe <__aeabi_ddiv+0x82>
  407990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407994:	bf04      	itt	eq
  407996:	4301      	orreq	r1, r0
  407998:	2000      	moveq	r0, #0
  40799a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40799e:	bf88      	it	hi
  4079a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4079a4:	f63f aeaf 	bhi.w	407706 <__aeabi_dmul+0xde>
  4079a8:	ebb5 0c03 	subs.w	ip, r5, r3
  4079ac:	bf04      	itt	eq
  4079ae:	ebb6 0c02 	subseq.w	ip, r6, r2
  4079b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4079b6:	f150 0000 	adcs.w	r0, r0, #0
  4079ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4079be:	bd70      	pop	{r4, r5, r6, pc}
  4079c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  4079c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4079c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4079cc:	bfc2      	ittt	gt
  4079ce:	ebd4 050c 	rsbsgt	r5, r4, ip
  4079d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4079d6:	bd70      	popgt	{r4, r5, r6, pc}
  4079d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4079dc:	f04f 0e00 	mov.w	lr, #0
  4079e0:	3c01      	subs	r4, #1
  4079e2:	e690      	b.n	407706 <__aeabi_dmul+0xde>
  4079e4:	ea45 0e06 	orr.w	lr, r5, r6
  4079e8:	e68d      	b.n	407706 <__aeabi_dmul+0xde>
  4079ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4079ee:	ea94 0f0c 	teq	r4, ip
  4079f2:	bf08      	it	eq
  4079f4:	ea95 0f0c 	teqeq	r5, ip
  4079f8:	f43f af3b 	beq.w	407872 <__aeabi_dmul+0x24a>
  4079fc:	ea94 0f0c 	teq	r4, ip
  407a00:	d10a      	bne.n	407a18 <__aeabi_ddiv+0x19c>
  407a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  407a06:	f47f af34 	bne.w	407872 <__aeabi_dmul+0x24a>
  407a0a:	ea95 0f0c 	teq	r5, ip
  407a0e:	f47f af25 	bne.w	40785c <__aeabi_dmul+0x234>
  407a12:	4610      	mov	r0, r2
  407a14:	4619      	mov	r1, r3
  407a16:	e72c      	b.n	407872 <__aeabi_dmul+0x24a>
  407a18:	ea95 0f0c 	teq	r5, ip
  407a1c:	d106      	bne.n	407a2c <__aeabi_ddiv+0x1b0>
  407a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  407a22:	f43f aefd 	beq.w	407820 <__aeabi_dmul+0x1f8>
  407a26:	4610      	mov	r0, r2
  407a28:	4619      	mov	r1, r3
  407a2a:	e722      	b.n	407872 <__aeabi_dmul+0x24a>
  407a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  407a30:	bf18      	it	ne
  407a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  407a36:	f47f aec5 	bne.w	4077c4 <__aeabi_dmul+0x19c>
  407a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  407a3e:	f47f af0d 	bne.w	40785c <__aeabi_dmul+0x234>
  407a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  407a46:	f47f aeeb 	bne.w	407820 <__aeabi_dmul+0x1f8>
  407a4a:	e712      	b.n	407872 <__aeabi_dmul+0x24a>

00407a4c <__gedf2>:
  407a4c:	f04f 3cff 	mov.w	ip, #4294967295
  407a50:	e006      	b.n	407a60 <__cmpdf2+0x4>
  407a52:	bf00      	nop

00407a54 <__ledf2>:
  407a54:	f04f 0c01 	mov.w	ip, #1
  407a58:	e002      	b.n	407a60 <__cmpdf2+0x4>
  407a5a:	bf00      	nop

00407a5c <__cmpdf2>:
  407a5c:	f04f 0c01 	mov.w	ip, #1
  407a60:	f84d cd04 	str.w	ip, [sp, #-4]!
  407a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407a70:	bf18      	it	ne
  407a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  407a76:	d01b      	beq.n	407ab0 <__cmpdf2+0x54>
  407a78:	b001      	add	sp, #4
  407a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  407a7e:	bf0c      	ite	eq
  407a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  407a84:	ea91 0f03 	teqne	r1, r3
  407a88:	bf02      	ittt	eq
  407a8a:	ea90 0f02 	teqeq	r0, r2
  407a8e:	2000      	moveq	r0, #0
  407a90:	4770      	bxeq	lr
  407a92:	f110 0f00 	cmn.w	r0, #0
  407a96:	ea91 0f03 	teq	r1, r3
  407a9a:	bf58      	it	pl
  407a9c:	4299      	cmppl	r1, r3
  407a9e:	bf08      	it	eq
  407aa0:	4290      	cmpeq	r0, r2
  407aa2:	bf2c      	ite	cs
  407aa4:	17d8      	asrcs	r0, r3, #31
  407aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  407aaa:	f040 0001 	orr.w	r0, r0, #1
  407aae:	4770      	bx	lr
  407ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407ab8:	d102      	bne.n	407ac0 <__cmpdf2+0x64>
  407aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  407abe:	d107      	bne.n	407ad0 <__cmpdf2+0x74>
  407ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407ac8:	d1d6      	bne.n	407a78 <__cmpdf2+0x1c>
  407aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  407ace:	d0d3      	beq.n	407a78 <__cmpdf2+0x1c>
  407ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
  407ad4:	4770      	bx	lr
  407ad6:	bf00      	nop

00407ad8 <__aeabi_cdrcmple>:
  407ad8:	4684      	mov	ip, r0
  407ada:	4610      	mov	r0, r2
  407adc:	4662      	mov	r2, ip
  407ade:	468c      	mov	ip, r1
  407ae0:	4619      	mov	r1, r3
  407ae2:	4663      	mov	r3, ip
  407ae4:	e000      	b.n	407ae8 <__aeabi_cdcmpeq>
  407ae6:	bf00      	nop

00407ae8 <__aeabi_cdcmpeq>:
  407ae8:	b501      	push	{r0, lr}
  407aea:	f7ff ffb7 	bl	407a5c <__cmpdf2>
  407aee:	2800      	cmp	r0, #0
  407af0:	bf48      	it	mi
  407af2:	f110 0f00 	cmnmi.w	r0, #0
  407af6:	bd01      	pop	{r0, pc}

00407af8 <__aeabi_dcmpeq>:
  407af8:	f84d ed08 	str.w	lr, [sp, #-8]!
  407afc:	f7ff fff4 	bl	407ae8 <__aeabi_cdcmpeq>
  407b00:	bf0c      	ite	eq
  407b02:	2001      	moveq	r0, #1
  407b04:	2000      	movne	r0, #0
  407b06:	f85d fb08 	ldr.w	pc, [sp], #8
  407b0a:	bf00      	nop

00407b0c <__aeabi_dcmplt>:
  407b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
  407b10:	f7ff ffea 	bl	407ae8 <__aeabi_cdcmpeq>
  407b14:	bf34      	ite	cc
  407b16:	2001      	movcc	r0, #1
  407b18:	2000      	movcs	r0, #0
  407b1a:	f85d fb08 	ldr.w	pc, [sp], #8
  407b1e:	bf00      	nop

00407b20 <__aeabi_dcmple>:
  407b20:	f84d ed08 	str.w	lr, [sp, #-8]!
  407b24:	f7ff ffe0 	bl	407ae8 <__aeabi_cdcmpeq>
  407b28:	bf94      	ite	ls
  407b2a:	2001      	movls	r0, #1
  407b2c:	2000      	movhi	r0, #0
  407b2e:	f85d fb08 	ldr.w	pc, [sp], #8
  407b32:	bf00      	nop

00407b34 <__aeabi_dcmpge>:
  407b34:	f84d ed08 	str.w	lr, [sp, #-8]!
  407b38:	f7ff ffce 	bl	407ad8 <__aeabi_cdrcmple>
  407b3c:	bf94      	ite	ls
  407b3e:	2001      	movls	r0, #1
  407b40:	2000      	movhi	r0, #0
  407b42:	f85d fb08 	ldr.w	pc, [sp], #8
  407b46:	bf00      	nop

00407b48 <__aeabi_dcmpgt>:
  407b48:	f84d ed08 	str.w	lr, [sp, #-8]!
  407b4c:	f7ff ffc4 	bl	407ad8 <__aeabi_cdrcmple>
  407b50:	bf34      	ite	cc
  407b52:	2001      	movcc	r0, #1
  407b54:	2000      	movcs	r0, #0
  407b56:	f85d fb08 	ldr.w	pc, [sp], #8
  407b5a:	bf00      	nop

00407b5c <__aeabi_dcmpun>:
  407b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407b64:	d102      	bne.n	407b6c <__aeabi_dcmpun+0x10>
  407b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  407b6a:	d10a      	bne.n	407b82 <__aeabi_dcmpun+0x26>
  407b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407b74:	d102      	bne.n	407b7c <__aeabi_dcmpun+0x20>
  407b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  407b7a:	d102      	bne.n	407b82 <__aeabi_dcmpun+0x26>
  407b7c:	f04f 0000 	mov.w	r0, #0
  407b80:	4770      	bx	lr
  407b82:	f04f 0001 	mov.w	r0, #1
  407b86:	4770      	bx	lr

00407b88 <__aeabi_d2iz>:
  407b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
  407b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  407b90:	d215      	bcs.n	407bbe <__aeabi_d2iz+0x36>
  407b92:	d511      	bpl.n	407bb8 <__aeabi_d2iz+0x30>
  407b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  407b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  407b9c:	d912      	bls.n	407bc4 <__aeabi_d2iz+0x3c>
  407b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  407ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  407ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  407baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  407bae:	fa23 f002 	lsr.w	r0, r3, r2
  407bb2:	bf18      	it	ne
  407bb4:	4240      	negne	r0, r0
  407bb6:	4770      	bx	lr
  407bb8:	f04f 0000 	mov.w	r0, #0
  407bbc:	4770      	bx	lr
  407bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  407bc2:	d105      	bne.n	407bd0 <__aeabi_d2iz+0x48>
  407bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  407bc8:	bf08      	it	eq
  407bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  407bce:	4770      	bx	lr
  407bd0:	f04f 0000 	mov.w	r0, #0
  407bd4:	4770      	bx	lr
  407bd6:	bf00      	nop

00407bd8 <__aeabi_uldivmod>:
  407bd8:	b953      	cbnz	r3, 407bf0 <__aeabi_uldivmod+0x18>
  407bda:	b94a      	cbnz	r2, 407bf0 <__aeabi_uldivmod+0x18>
  407bdc:	2900      	cmp	r1, #0
  407bde:	bf08      	it	eq
  407be0:	2800      	cmpeq	r0, #0
  407be2:	bf1c      	itt	ne
  407be4:	f04f 31ff 	movne.w	r1, #4294967295
  407be8:	f04f 30ff 	movne.w	r0, #4294967295
  407bec:	f000 b97a 	b.w	407ee4 <__aeabi_idiv0>
  407bf0:	f1ad 0c08 	sub.w	ip, sp, #8
  407bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  407bf8:	f000 f806 	bl	407c08 <__udivmoddi4>
  407bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
  407c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  407c04:	b004      	add	sp, #16
  407c06:	4770      	bx	lr

00407c08 <__udivmoddi4>:
  407c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  407c0c:	468c      	mov	ip, r1
  407c0e:	460d      	mov	r5, r1
  407c10:	4604      	mov	r4, r0
  407c12:	9e08      	ldr	r6, [sp, #32]
  407c14:	2b00      	cmp	r3, #0
  407c16:	d151      	bne.n	407cbc <__udivmoddi4+0xb4>
  407c18:	428a      	cmp	r2, r1
  407c1a:	4617      	mov	r7, r2
  407c1c:	d96d      	bls.n	407cfa <__udivmoddi4+0xf2>
  407c1e:	fab2 fe82 	clz	lr, r2
  407c22:	f1be 0f00 	cmp.w	lr, #0
  407c26:	d00b      	beq.n	407c40 <__udivmoddi4+0x38>
  407c28:	f1ce 0c20 	rsb	ip, lr, #32
  407c2c:	fa01 f50e 	lsl.w	r5, r1, lr
  407c30:	fa20 fc0c 	lsr.w	ip, r0, ip
  407c34:	fa02 f70e 	lsl.w	r7, r2, lr
  407c38:	ea4c 0c05 	orr.w	ip, ip, r5
  407c3c:	fa00 f40e 	lsl.w	r4, r0, lr
  407c40:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  407c44:	0c25      	lsrs	r5, r4, #16
  407c46:	fbbc f8fa 	udiv	r8, ip, sl
  407c4a:	fa1f f987 	uxth.w	r9, r7
  407c4e:	fb0a cc18 	mls	ip, sl, r8, ip
  407c52:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  407c56:	fb08 f309 	mul.w	r3, r8, r9
  407c5a:	42ab      	cmp	r3, r5
  407c5c:	d90a      	bls.n	407c74 <__udivmoddi4+0x6c>
  407c5e:	19ed      	adds	r5, r5, r7
  407c60:	f108 32ff 	add.w	r2, r8, #4294967295
  407c64:	f080 8123 	bcs.w	407eae <__udivmoddi4+0x2a6>
  407c68:	42ab      	cmp	r3, r5
  407c6a:	f240 8120 	bls.w	407eae <__udivmoddi4+0x2a6>
  407c6e:	f1a8 0802 	sub.w	r8, r8, #2
  407c72:	443d      	add	r5, r7
  407c74:	1aed      	subs	r5, r5, r3
  407c76:	b2a4      	uxth	r4, r4
  407c78:	fbb5 f0fa 	udiv	r0, r5, sl
  407c7c:	fb0a 5510 	mls	r5, sl, r0, r5
  407c80:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  407c84:	fb00 f909 	mul.w	r9, r0, r9
  407c88:	45a1      	cmp	r9, r4
  407c8a:	d909      	bls.n	407ca0 <__udivmoddi4+0x98>
  407c8c:	19e4      	adds	r4, r4, r7
  407c8e:	f100 33ff 	add.w	r3, r0, #4294967295
  407c92:	f080 810a 	bcs.w	407eaa <__udivmoddi4+0x2a2>
  407c96:	45a1      	cmp	r9, r4
  407c98:	f240 8107 	bls.w	407eaa <__udivmoddi4+0x2a2>
  407c9c:	3802      	subs	r0, #2
  407c9e:	443c      	add	r4, r7
  407ca0:	eba4 0409 	sub.w	r4, r4, r9
  407ca4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  407ca8:	2100      	movs	r1, #0
  407caa:	2e00      	cmp	r6, #0
  407cac:	d061      	beq.n	407d72 <__udivmoddi4+0x16a>
  407cae:	fa24 f40e 	lsr.w	r4, r4, lr
  407cb2:	2300      	movs	r3, #0
  407cb4:	6034      	str	r4, [r6, #0]
  407cb6:	6073      	str	r3, [r6, #4]
  407cb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407cbc:	428b      	cmp	r3, r1
  407cbe:	d907      	bls.n	407cd0 <__udivmoddi4+0xc8>
  407cc0:	2e00      	cmp	r6, #0
  407cc2:	d054      	beq.n	407d6e <__udivmoddi4+0x166>
  407cc4:	2100      	movs	r1, #0
  407cc6:	e886 0021 	stmia.w	r6, {r0, r5}
  407cca:	4608      	mov	r0, r1
  407ccc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407cd0:	fab3 f183 	clz	r1, r3
  407cd4:	2900      	cmp	r1, #0
  407cd6:	f040 808e 	bne.w	407df6 <__udivmoddi4+0x1ee>
  407cda:	42ab      	cmp	r3, r5
  407cdc:	d302      	bcc.n	407ce4 <__udivmoddi4+0xdc>
  407cde:	4282      	cmp	r2, r0
  407ce0:	f200 80fa 	bhi.w	407ed8 <__udivmoddi4+0x2d0>
  407ce4:	1a84      	subs	r4, r0, r2
  407ce6:	eb65 0503 	sbc.w	r5, r5, r3
  407cea:	2001      	movs	r0, #1
  407cec:	46ac      	mov	ip, r5
  407cee:	2e00      	cmp	r6, #0
  407cf0:	d03f      	beq.n	407d72 <__udivmoddi4+0x16a>
  407cf2:	e886 1010 	stmia.w	r6, {r4, ip}
  407cf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407cfa:	b912      	cbnz	r2, 407d02 <__udivmoddi4+0xfa>
  407cfc:	2701      	movs	r7, #1
  407cfe:	fbb7 f7f2 	udiv	r7, r7, r2
  407d02:	fab7 fe87 	clz	lr, r7
  407d06:	f1be 0f00 	cmp.w	lr, #0
  407d0a:	d134      	bne.n	407d76 <__udivmoddi4+0x16e>
  407d0c:	1beb      	subs	r3, r5, r7
  407d0e:	0c3a      	lsrs	r2, r7, #16
  407d10:	fa1f fc87 	uxth.w	ip, r7
  407d14:	2101      	movs	r1, #1
  407d16:	fbb3 f8f2 	udiv	r8, r3, r2
  407d1a:	0c25      	lsrs	r5, r4, #16
  407d1c:	fb02 3318 	mls	r3, r2, r8, r3
  407d20:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  407d24:	fb0c f308 	mul.w	r3, ip, r8
  407d28:	42ab      	cmp	r3, r5
  407d2a:	d907      	bls.n	407d3c <__udivmoddi4+0x134>
  407d2c:	19ed      	adds	r5, r5, r7
  407d2e:	f108 30ff 	add.w	r0, r8, #4294967295
  407d32:	d202      	bcs.n	407d3a <__udivmoddi4+0x132>
  407d34:	42ab      	cmp	r3, r5
  407d36:	f200 80d1 	bhi.w	407edc <__udivmoddi4+0x2d4>
  407d3a:	4680      	mov	r8, r0
  407d3c:	1aed      	subs	r5, r5, r3
  407d3e:	b2a3      	uxth	r3, r4
  407d40:	fbb5 f0f2 	udiv	r0, r5, r2
  407d44:	fb02 5510 	mls	r5, r2, r0, r5
  407d48:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  407d4c:	fb0c fc00 	mul.w	ip, ip, r0
  407d50:	45a4      	cmp	ip, r4
  407d52:	d907      	bls.n	407d64 <__udivmoddi4+0x15c>
  407d54:	19e4      	adds	r4, r4, r7
  407d56:	f100 33ff 	add.w	r3, r0, #4294967295
  407d5a:	d202      	bcs.n	407d62 <__udivmoddi4+0x15a>
  407d5c:	45a4      	cmp	ip, r4
  407d5e:	f200 80b8 	bhi.w	407ed2 <__udivmoddi4+0x2ca>
  407d62:	4618      	mov	r0, r3
  407d64:	eba4 040c 	sub.w	r4, r4, ip
  407d68:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  407d6c:	e79d      	b.n	407caa <__udivmoddi4+0xa2>
  407d6e:	4631      	mov	r1, r6
  407d70:	4630      	mov	r0, r6
  407d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407d76:	f1ce 0420 	rsb	r4, lr, #32
  407d7a:	fa05 f30e 	lsl.w	r3, r5, lr
  407d7e:	fa07 f70e 	lsl.w	r7, r7, lr
  407d82:	fa20 f804 	lsr.w	r8, r0, r4
  407d86:	0c3a      	lsrs	r2, r7, #16
  407d88:	fa25 f404 	lsr.w	r4, r5, r4
  407d8c:	ea48 0803 	orr.w	r8, r8, r3
  407d90:	fbb4 f1f2 	udiv	r1, r4, r2
  407d94:	ea4f 4518 	mov.w	r5, r8, lsr #16
  407d98:	fb02 4411 	mls	r4, r2, r1, r4
  407d9c:	fa1f fc87 	uxth.w	ip, r7
  407da0:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  407da4:	fb01 f30c 	mul.w	r3, r1, ip
  407da8:	42ab      	cmp	r3, r5
  407daa:	fa00 f40e 	lsl.w	r4, r0, lr
  407dae:	d909      	bls.n	407dc4 <__udivmoddi4+0x1bc>
  407db0:	19ed      	adds	r5, r5, r7
  407db2:	f101 30ff 	add.w	r0, r1, #4294967295
  407db6:	f080 808a 	bcs.w	407ece <__udivmoddi4+0x2c6>
  407dba:	42ab      	cmp	r3, r5
  407dbc:	f240 8087 	bls.w	407ece <__udivmoddi4+0x2c6>
  407dc0:	3902      	subs	r1, #2
  407dc2:	443d      	add	r5, r7
  407dc4:	1aeb      	subs	r3, r5, r3
  407dc6:	fa1f f588 	uxth.w	r5, r8
  407dca:	fbb3 f0f2 	udiv	r0, r3, r2
  407dce:	fb02 3310 	mls	r3, r2, r0, r3
  407dd2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  407dd6:	fb00 f30c 	mul.w	r3, r0, ip
  407dda:	42ab      	cmp	r3, r5
  407ddc:	d907      	bls.n	407dee <__udivmoddi4+0x1e6>
  407dde:	19ed      	adds	r5, r5, r7
  407de0:	f100 38ff 	add.w	r8, r0, #4294967295
  407de4:	d26f      	bcs.n	407ec6 <__udivmoddi4+0x2be>
  407de6:	42ab      	cmp	r3, r5
  407de8:	d96d      	bls.n	407ec6 <__udivmoddi4+0x2be>
  407dea:	3802      	subs	r0, #2
  407dec:	443d      	add	r5, r7
  407dee:	1aeb      	subs	r3, r5, r3
  407df0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  407df4:	e78f      	b.n	407d16 <__udivmoddi4+0x10e>
  407df6:	f1c1 0720 	rsb	r7, r1, #32
  407dfa:	fa22 f807 	lsr.w	r8, r2, r7
  407dfe:	408b      	lsls	r3, r1
  407e00:	fa05 f401 	lsl.w	r4, r5, r1
  407e04:	ea48 0303 	orr.w	r3, r8, r3
  407e08:	fa20 fe07 	lsr.w	lr, r0, r7
  407e0c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  407e10:	40fd      	lsrs	r5, r7
  407e12:	ea4e 0e04 	orr.w	lr, lr, r4
  407e16:	fbb5 f9fc 	udiv	r9, r5, ip
  407e1a:	ea4f 441e 	mov.w	r4, lr, lsr #16
  407e1e:	fb0c 5519 	mls	r5, ip, r9, r5
  407e22:	fa1f f883 	uxth.w	r8, r3
  407e26:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  407e2a:	fb09 f408 	mul.w	r4, r9, r8
  407e2e:	42ac      	cmp	r4, r5
  407e30:	fa02 f201 	lsl.w	r2, r2, r1
  407e34:	fa00 fa01 	lsl.w	sl, r0, r1
  407e38:	d908      	bls.n	407e4c <__udivmoddi4+0x244>
  407e3a:	18ed      	adds	r5, r5, r3
  407e3c:	f109 30ff 	add.w	r0, r9, #4294967295
  407e40:	d243      	bcs.n	407eca <__udivmoddi4+0x2c2>
  407e42:	42ac      	cmp	r4, r5
  407e44:	d941      	bls.n	407eca <__udivmoddi4+0x2c2>
  407e46:	f1a9 0902 	sub.w	r9, r9, #2
  407e4a:	441d      	add	r5, r3
  407e4c:	1b2d      	subs	r5, r5, r4
  407e4e:	fa1f fe8e 	uxth.w	lr, lr
  407e52:	fbb5 f0fc 	udiv	r0, r5, ip
  407e56:	fb0c 5510 	mls	r5, ip, r0, r5
  407e5a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  407e5e:	fb00 f808 	mul.w	r8, r0, r8
  407e62:	45a0      	cmp	r8, r4
  407e64:	d907      	bls.n	407e76 <__udivmoddi4+0x26e>
  407e66:	18e4      	adds	r4, r4, r3
  407e68:	f100 35ff 	add.w	r5, r0, #4294967295
  407e6c:	d229      	bcs.n	407ec2 <__udivmoddi4+0x2ba>
  407e6e:	45a0      	cmp	r8, r4
  407e70:	d927      	bls.n	407ec2 <__udivmoddi4+0x2ba>
  407e72:	3802      	subs	r0, #2
  407e74:	441c      	add	r4, r3
  407e76:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  407e7a:	eba4 0408 	sub.w	r4, r4, r8
  407e7e:	fba0 8902 	umull	r8, r9, r0, r2
  407e82:	454c      	cmp	r4, r9
  407e84:	46c6      	mov	lr, r8
  407e86:	464d      	mov	r5, r9
  407e88:	d315      	bcc.n	407eb6 <__udivmoddi4+0x2ae>
  407e8a:	d012      	beq.n	407eb2 <__udivmoddi4+0x2aa>
  407e8c:	b156      	cbz	r6, 407ea4 <__udivmoddi4+0x29c>
  407e8e:	ebba 030e 	subs.w	r3, sl, lr
  407e92:	eb64 0405 	sbc.w	r4, r4, r5
  407e96:	fa04 f707 	lsl.w	r7, r4, r7
  407e9a:	40cb      	lsrs	r3, r1
  407e9c:	431f      	orrs	r7, r3
  407e9e:	40cc      	lsrs	r4, r1
  407ea0:	6037      	str	r7, [r6, #0]
  407ea2:	6074      	str	r4, [r6, #4]
  407ea4:	2100      	movs	r1, #0
  407ea6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407eaa:	4618      	mov	r0, r3
  407eac:	e6f8      	b.n	407ca0 <__udivmoddi4+0x98>
  407eae:	4690      	mov	r8, r2
  407eb0:	e6e0      	b.n	407c74 <__udivmoddi4+0x6c>
  407eb2:	45c2      	cmp	sl, r8
  407eb4:	d2ea      	bcs.n	407e8c <__udivmoddi4+0x284>
  407eb6:	ebb8 0e02 	subs.w	lr, r8, r2
  407eba:	eb69 0503 	sbc.w	r5, r9, r3
  407ebe:	3801      	subs	r0, #1
  407ec0:	e7e4      	b.n	407e8c <__udivmoddi4+0x284>
  407ec2:	4628      	mov	r0, r5
  407ec4:	e7d7      	b.n	407e76 <__udivmoddi4+0x26e>
  407ec6:	4640      	mov	r0, r8
  407ec8:	e791      	b.n	407dee <__udivmoddi4+0x1e6>
  407eca:	4681      	mov	r9, r0
  407ecc:	e7be      	b.n	407e4c <__udivmoddi4+0x244>
  407ece:	4601      	mov	r1, r0
  407ed0:	e778      	b.n	407dc4 <__udivmoddi4+0x1bc>
  407ed2:	3802      	subs	r0, #2
  407ed4:	443c      	add	r4, r7
  407ed6:	e745      	b.n	407d64 <__udivmoddi4+0x15c>
  407ed8:	4608      	mov	r0, r1
  407eda:	e708      	b.n	407cee <__udivmoddi4+0xe6>
  407edc:	f1a8 0802 	sub.w	r8, r8, #2
  407ee0:	443d      	add	r5, r7
  407ee2:	e72b      	b.n	407d3c <__udivmoddi4+0x134>

00407ee4 <__aeabi_idiv0>:
  407ee4:	4770      	bx	lr
  407ee6:	bf00      	nop
  407ee8:	656d614e 	.word	0x656d614e
  407eec:	53090909 	.word	0x53090909
  407ef0:	09746174 	.word	0x09746174
  407ef4:	09697250 	.word	0x09697250
  407ef8:	70532f53 	.word	0x70532f53
  407efc:	09656361 	.word	0x09656361
  407f00:	0d424354 	.word	0x0d424354
  407f04:	0000000a 	.word	0x0000000a
  407f08:	732f2e2e 	.word	0x732f2e2e
  407f0c:	462f6372 	.word	0x462f6372
  407f10:	52656572 	.word	0x52656572
  407f14:	2d534f54 	.word	0x2d534f54
  407f18:	73756c50 	.word	0x73756c50
  407f1c:	494c432d 	.word	0x494c432d
  407f20:	6572462f 	.word	0x6572462f
  407f24:	4f545265 	.word	0x4f545265
  407f28:	4c435f53 	.word	0x4c435f53
  407f2c:	00632e49 	.word	0x00632e49
  407f30:	706c6568 	.word	0x706c6568
  407f34:	00000000 	.word	0x00000000
  407f38:	65680a0d 	.word	0x65680a0d
  407f3c:	0d3a706c 	.word	0x0d3a706c
  407f40:	694c200a 	.word	0x694c200a
  407f44:	20737473 	.word	0x20737473
  407f48:	206c6c61 	.word	0x206c6c61
  407f4c:	20656874 	.word	0x20656874
  407f50:	69676572 	.word	0x69676572
  407f54:	72657473 	.word	0x72657473
  407f58:	63206465 	.word	0x63206465
  407f5c:	616d6d6f 	.word	0x616d6d6f
  407f60:	0d73646e 	.word	0x0d73646e
  407f64:	000a0d0a 	.word	0x000a0d0a

00407f68 <xHelpCommand>:
  407f68:	00407f30 00407f38 0040058d 00000000     0.@.8.@...@.....
  407f78:	732f2e2e 462f6372 52656572 2f534f54     ../src/FreeRTOS/
  407f88:	74726f70 656c6261 4343472f 4d52412f     portable/GCC/ARM
  407f98:	344d435f 6f702f46 632e7472 00000000     _CM4F/port.c....
  407fa8:	732f2e2e 462f6372 52656572 2f534f54     ../src/FreeRTOS/
  407fb8:	74726f70 656c6261 6d654d2f 676e614d     portable/MemMang
  407fc8:	6165682f 2e355f70 00000063 732f2e2e     /heap_5.c...../s
  407fd8:	462f6372 52656572 2f534f54 75657571     rc/FreeRTOS/queu
  407fe8:	00632e65 732f2e2e 462f6372 52656572     e.c.../src/FreeR
  407ff8:	2f534f54 6b736174 00632e73 09632509     TOS/tasks.c..%c.
  408008:	25097525 75250975 00000a0d 454c4449     %u.%u.%u....IDLE
  408018:	00000000 51726d54 00000000 732f2e2e     ....TmrQ....../s
  408028:	462f6372 52656572 2f534f54 656d6974     rc/FreeRTOS/time
  408038:	632e7372 00000000 20726d54 00637653     rs.c....Tmr Svc.
  408048:	73696854 20736920 3662614c 00000a0d     This is Lab6....
  408058:	3044454c 61654820 42207472 00746165     LED0 Heart Beat.
  408068:	20656854 54205854 006b7361 20656854     The TX Task.The 
  408078:	54205852 006b7361 20656854 2044454c     RX Task.The LED 
  408088:	6b736154 00000000 74747542 54206e6f     Task....Button T
  408098:	006b7361 68430a0d 0a0d6461 00000000     ask...Chad......
  4080a8:	614c0a0d 35302062 49209620 7265746e     ..Lab 05 . Inter
  4080b8:	74707572 6e692073 65724620 4f545265     rupts in FreeRTO
  4080c8:	000a0d53 53430a0d 34332054 20962037     S.....CST 347 . 
  4080d8:	534f5452 00000a0d 65480a0d 206f6c6c     RTOS......Hello 
  4080e8:	65657246 534f5452 726f5720 0a0d646c     FreeRTOS World..
  4080f8:	00000000 6b736174 6174732d 00007374     ....task-stats..
  408108:	6b736174 6174732d 203a7374 70736944     task-stats: Disp
  408118:	7379616c 74206120 656c6261 20666f20     lays a table of 
  408128:	6b736174 61747320 69206574 726f666e     task state infor
  408138:	6974616d 0a0d6e6f 00000000 732f2e2e     mation......../s
  408148:	6d2f6372 2e6e6961 00000063              rc/main.c...

00408154 <xTaskStatsCommand>:
  408154:	004080fc 00408108 0040055d 00000000     ..@...@.].@.....

00408164 <_global_impure_ptr>:
  408164:	20000030 00464e49 00666e69 004e414e     0.. INF.inf.NAN.
  408174:	006e616e 33323130 37363534 42413938     nan.0123456789AB
  408184:	46454443 00000000 33323130 37363534     CDEF....01234567
  408194:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  4081a4:	0000296c 00000030                       l)..0...

004081ac <blanks.7223>:
  4081ac:	20202020 20202020 20202020 20202020                     

004081bc <zeroes.7224>:
  4081bc:	30303030 30303030 30303030 30303030     0000000000000000
  4081cc:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  4081dc:	00000000                                ....

004081e0 <__mprec_bigtens>:
  4081e0:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  4081f0:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  408200:	7f73bf3c 75154fdd                       <.s..O.u

00408208 <__mprec_tens>:
  408208:	00000000 3ff00000 00000000 40240000     .......?......$@
  408218:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  408228:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  408238:	00000000 412e8480 00000000 416312d0     .......A......cA
  408248:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  408258:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  408268:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  408278:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  408288:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  408298:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  4082a8:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  4082b8:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  4082c8:	79d99db4 44ea7843                       ...yCx.D

004082d0 <p05.6055>:
  4082d0:	00000005 00000019 0000007d 00000043     ........}...C...
  4082e0:	49534f50 00000058 0000002e              POSIX.......

004082ec <_ctype_>:
  4082ec:	20202000 20202020 28282020 20282828     .         ((((( 
  4082fc:	20202020 20202020 20202020 20202020                     
  40830c:	10108820 10101010 10101010 10101010      ...............
  40831c:	04040410 04040404 10040404 10101010     ................
  40832c:	41411010 41414141 01010101 01010101     ..AAAAAA........
  40833c:	01010101 01010101 01010101 10101010     ................
  40834c:	42421010 42424242 02020202 02020202     ..BBBBBB........
  40835c:	02020202 02020202 02020202 10101010     ................
  40836c:	00000020 00000000 00000000 00000000      ...............
	...

004083f0 <_init>:
  4083f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4083f2:	bf00      	nop
  4083f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4083f6:	bc08      	pop	{r3}
  4083f8:	469e      	mov	lr, r3
  4083fa:	4770      	bx	lr

004083fc <__init_array_start>:
  4083fc:	00404d9d 	.word	0x00404d9d

00408400 <__frame_dummy_init_array_entry>:
  408400:	0040011d                                ..@.

00408404 <_fini>:
  408404:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408406:	bf00      	nop
  408408:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40840a:	bc08      	pop	{r3}
  40840c:	469e      	mov	lr, r3
  40840e:	4770      	bx	lr

00408410 <__fini_array_start>:
  408410:	004000f9 	.word	0x004000f9
