/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [9:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  reg [2:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_15z = ~((celloutsig_1_8z | celloutsig_1_5z) & celloutsig_1_7z);
  assign celloutsig_1_16z = ~((celloutsig_1_0z | celloutsig_1_7z) & celloutsig_1_5z);
  assign celloutsig_0_5z = ~((celloutsig_0_4z | celloutsig_0_0z) & celloutsig_0_0z);
  assign celloutsig_0_6z = ~((celloutsig_0_4z | celloutsig_0_2z) & celloutsig_0_0z);
  assign celloutsig_0_10z = ~((celloutsig_0_7z | celloutsig_0_4z) & in_data[57]);
  assign celloutsig_0_11z = ~((celloutsig_0_10z | celloutsig_0_0z) & celloutsig_0_0z);
  assign celloutsig_0_12z = ~((celloutsig_0_7z | celloutsig_0_6z) & celloutsig_0_11z);
  assign celloutsig_0_13z = ~((celloutsig_0_12z | celloutsig_0_10z) & celloutsig_0_7z);
  assign celloutsig_0_14z = ~((celloutsig_0_9z[0] | celloutsig_0_12z) & celloutsig_0_9z[1]);
  assign celloutsig_1_1z = ~((in_data[111] | in_data[119]) & in_data[145]);
  assign celloutsig_1_3z = ~((celloutsig_1_2z | celloutsig_1_1z) & in_data[178]);
  assign celloutsig_0_2z = ~((celloutsig_0_0z | celloutsig_0_1z) & celloutsig_0_1z);
  assign celloutsig_1_5z = ~((celloutsig_1_2z | in_data[161]) & celloutsig_1_1z);
  assign celloutsig_1_7z = ~((celloutsig_1_5z | celloutsig_1_5z) & celloutsig_1_6z);
  assign celloutsig_1_13z = ~((celloutsig_1_2z | celloutsig_1_8z) & celloutsig_1_10z);
  assign celloutsig_1_19z = { celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_17z, celloutsig_1_1z } <= in_data[179:170];
  assign celloutsig_0_4z = { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z } <= { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_7z = { in_data[59:58], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_0z } <= { in_data[72:69], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_1z = in_data[80:70] <= { in_data[21:12], celloutsig_0_0z };
  assign celloutsig_1_6z = in_data[190:181] <= in_data[154:145];
  assign celloutsig_1_10z = in_data[186:161] <= { in_data[150:130], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_1_11z = { celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_1z } <= in_data[149:142];
  assign celloutsig_1_12z = { in_data[163:142], celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_6z } <= { in_data[186:169], celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[36:21] && in_data[43:28];
  assign celloutsig_0_3z = { in_data[78:72], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } && in_data[28:19];
  assign celloutsig_1_17z = { celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z } && { celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_7z };
  assign celloutsig_1_18z = { celloutsig_1_0z, celloutsig_1_17z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_16z, celloutsig_1_8z } && { celloutsig_1_1z, celloutsig_1_15z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_16z, celloutsig_1_16z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_12z };
  assign celloutsig_1_0z = in_data[153:146] && in_data[120:113];
  assign celloutsig_1_2z = { in_data[118:107], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } && { in_data[184:168], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_4z = in_data[133:126] && { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_8z = { in_data[176:167], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_2z } && { in_data[144:137], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_9z = { in_data[179], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z } && { in_data[119:117], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_14z = 3'h0;
    else if (!clkin_data[32]) celloutsig_1_14z = { celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_3z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_9z = 10'h000;
    else if (clkin_data[0]) celloutsig_0_9z = { in_data[93:85], celloutsig_0_5z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
