#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x135f37070 .scope module, "cpu_program_tb" "cpu_program_tb" 2 3;
 .timescale -9 -12;
v0x135f54450_0 .var "clk", 0 0;
v0x135f544e0_0 .net "cycle_count", 31 0, v0x135f52fd0_0;  1 drivers
v0x135f54580_0 .var "reset", 0 0;
S_0x135f36620 .scope module, "uut" "cpu" 2 8, 3 1 0, S_0x135f37070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "cycle_count";
P_0x135f1d3f0 .param/str "MEMFILE" 0 3 2, "program.mem";
L_0x138078448 .functor BUFT 1, C4<11111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
L_0x135f56c80 .functor AND 32, L_0x135f56b80, L_0x138078448, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x135f56020 .functor AND 1, v0x135f4b210_0, v0x135f52d70_0, C4<1>, C4<1>;
L_0x135f55f00 .functor AND 1, v0x135f4b2c0_0, L_0x135f57250, C4<1>, C4<1>;
L_0x135f57410 .functor AND 1, v0x135f4b2c0_0, L_0x135f572f0, C4<1>, C4<1>;
L_0x135f574c0 .functor OR 1, L_0x135f55f00, L_0x135f57410, C4<0>, C4<0>;
v0x135f52040_0 .net "ALUOp", 1 0, v0x135f3bb20_0;  1 drivers
v0x135f520d0_0 .net "ALUSrc", 0 0, v0x135f4b170_0;  1 drivers
v0x135f521a0_0 .net "Branch", 0 0, v0x135f4b210_0;  1 drivers
v0x135f52270_0 .net "Jump", 0 0, v0x135f4b2c0_0;  1 drivers
v0x135f52300_0 .net "MemRead", 0 0, v0x135f4b360_0;  1 drivers
v0x135f52410_0 .net "MemWrite", 0 0, v0x135f4b440_0;  1 drivers
v0x135f524e0_0 .net "RegWrite", 0 0, v0x135f4b4e0_0;  1 drivers
L_0x138078400 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x135f52570_0 .net/2u *"_ivl_16", 31 0, L_0x138078400;  1 drivers
v0x135f52600_0 .net *"_ivl_22", 31 0, L_0x135f56b80;  1 drivers
v0x135f52710_0 .net/2u *"_ivl_24", 31 0, L_0x138078448;  1 drivers
L_0x138078490 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x135f527a0_0 .net/2u *"_ivl_36", 6 0, L_0x138078490;  1 drivers
v0x135f52830_0 .net *"_ivl_38", 0 0, L_0x135f57250;  1 drivers
L_0x1380784d8 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x135f528c0_0 .net/2u *"_ivl_42", 6 0, L_0x1380784d8;  1 drivers
v0x135f52950_0 .net *"_ivl_44", 0 0, L_0x135f572f0;  1 drivers
v0x135f529f0_0 .net *"_ivl_48", 0 0, L_0x135f574c0;  1 drivers
v0x135f52aa0_0 .net *"_ivl_50", 31 0, L_0x135f57630;  1 drivers
L_0x1380780a0 .functor BUFT 1, C4<00000000000100000000000001110011>, C4<0>, C4<0>, C4<0>;
v0x135f52b50_0 .net/2u *"_ivl_6", 31 0, L_0x1380780a0;  1 drivers
v0x135f52ce0_0 .net "alu_result", 31 0, v0x135f4cdb0_0;  1 drivers
v0x135f52d70_0 .var "branch_cond", 0 0;
v0x135f52e00_0 .net "branch_taken", 0 0, L_0x135f56020;  1 drivers
v0x135f52eb0_0 .net "branch_target", 31 0, L_0x135f56a00;  1 drivers
v0x135f52f40_0 .net "clk", 0 0, v0x135f54450_0;  1 drivers
v0x135f52fd0_0 .var "cycle_count", 31 0;
v0x135f53060_0 .net "eq", 0 0, L_0x135f56cf0;  1 drivers
v0x135f530f0_0 .net "funct3", 2 0, L_0x135f55120;  1 drivers
v0x135f53180_0 .net "funct7", 6 0, L_0x135f55340;  1 drivers
v0x135f53210_0 .net "halt", 0 0, L_0x135f553e0;  1 drivers
v0x135f532a0_0 .net "imm", 31 0, v0x135f51e60_0;  1 drivers
v0x135f53350_0 .net "instr", 31 0, L_0x135f54990;  1 drivers
v0x135f533e0_0 .var "instr_count", 31 0;
v0x135f53490_0 .net "jal", 0 0, L_0x135f55f00;  1 drivers
v0x135f53540_0 .net "jalr", 0 0, L_0x135f57410;  1 drivers
v0x135f535f0_0 .net "jalr_target", 31 0, L_0x135f56c80;  1 drivers
v0x135f52c00_0 .net "mem_data", 31 0, L_0x135f55980;  1 drivers
v0x135f53880_0 .var "mem_read_count", 31 0;
v0x135f53910_0 .var "mem_write_count", 31 0;
v0x135f539a0_0 .net "opcode", 6 0, L_0x135f55040;  1 drivers
v0x135f53a50_0 .net "pc_out", 31 0, v0x135f50e90_0;  1 drivers
v0x135f53ae0_0 .net "pc_plus4", 31 0, L_0x135f56900;  1 drivers
v0x135f53b90_0 .net "rd", 4 0, L_0x135f55480;  1 drivers
v0x135f53c70_0 .net "rd1", 31 0, L_0x135f55f80;  1 drivers
v0x135f53d10_0 .net "rd2", 31 0, L_0x135f56560;  1 drivers
v0x135f53db0_0 .net "reset", 0 0, v0x135f54580_0;  1 drivers
v0x135f53ec0_0 .var "rf_read_count", 31 0;
v0x135f53f50_0 .var "rf_write_count", 31 0;
v0x135f54000_0 .net "rs1", 4 0, L_0x135f55520;  1 drivers
v0x135f540a0_0 .net "rs2", 4 0, L_0x135f555c0;  1 drivers
v0x135f54180_0 .net "slt", 0 0, L_0x135f56d90;  1 drivers
v0x135f54210_0 .net "sltu", 0 0, L_0x135f56e30;  1 drivers
v0x135f542a0_0 .net "write_back_data", 31 0, L_0x135f57750;  1 drivers
v0x135f54380_0 .net "zero", 0 0, L_0x135f56820;  1 drivers
E_0x135f35610 .event anyedge, v0x135f4b580_0, v0x135f53060_0, v0x135f54180_0, v0x135f54210_0;
L_0x135f55040 .part L_0x135f54990, 0, 7;
L_0x135f55120 .part L_0x135f54990, 12, 3;
L_0x135f55340 .part L_0x135f54990, 25, 7;
L_0x135f553e0 .cmp/eq 32, L_0x135f54990, L_0x1380780a0;
L_0x135f55480 .part L_0x135f54990, 7, 5;
L_0x135f55520 .part L_0x135f54990, 15, 5;
L_0x135f555c0 .part L_0x135f54990, 20, 5;
L_0x135f56900 .arith/sum 32, v0x135f50e90_0, L_0x138078400;
L_0x135f56a00 .arith/sum 32, v0x135f50e90_0, v0x135f51e60_0;
L_0x135f56b80 .arith/sum 32, L_0x135f55f80, v0x135f51e60_0;
L_0x135f56cf0 .cmp/eq 32, L_0x135f55f80, L_0x135f56560;
L_0x135f56d90 .cmp/gt.s 32, L_0x135f56560, L_0x135f55f80;
L_0x135f56e30 .cmp/gt 32, L_0x135f56560, L_0x135f55f80;
L_0x135f57250 .cmp/eq 7, L_0x135f55040, L_0x138078490;
L_0x135f572f0 .cmp/eq 7, L_0x135f55040, L_0x1380784d8;
L_0x135f57630 .functor MUXZ 32, v0x135f4cdb0_0, L_0x135f55980, v0x135f4b360_0, C4<>;
L_0x135f57750 .functor MUXZ 32, L_0x135f57630, L_0x135f56900, L_0x135f574c0, C4<>;
S_0x135f1b210 .scope module, "cu" "control_unit" 3 58, 4 1 0, S_0x135f36620;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 1 "Jump";
    .port_info 9 /OUTPUT 1 "ALUSrc";
v0x135f3bb20_0 .var "ALUOp", 1 0;
v0x135f4b170_0 .var "ALUSrc", 0 0;
v0x135f4b210_0 .var "Branch", 0 0;
v0x135f4b2c0_0 .var "Jump", 0 0;
v0x135f4b360_0 .var "MemRead", 0 0;
v0x135f4b440_0 .var "MemWrite", 0 0;
v0x135f4b4e0_0 .var "RegWrite", 0 0;
v0x135f4b580_0 .net "funct3", 2 0, L_0x135f55120;  alias, 1 drivers
v0x135f4b630_0 .net "funct7", 6 0, L_0x135f55340;  alias, 1 drivers
v0x135f4b740_0 .net "opcode", 6 0, L_0x135f55040;  alias, 1 drivers
E_0x135f072a0 .event anyedge, v0x135f4b740_0;
S_0x135f4b8e0 .scope module, "dmem" "data_mem" 3 79, 5 1 0, S_0x135f36620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_read";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /OUTPUT 32 "read_data";
v0x135f4bb30_0 .net *"_ivl_0", 31 0, L_0x135f55660;  1 drivers
v0x135f4bbf0_0 .net *"_ivl_3", 7 0, L_0x135f55700;  1 drivers
v0x135f4bca0_0 .net *"_ivl_4", 9 0, L_0x135f55820;  1 drivers
L_0x1380780e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135f4bd60_0 .net *"_ivl_7", 1 0, L_0x1380780e8;  1 drivers
L_0x138078130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135f4be10_0 .net/2u *"_ivl_8", 31 0, L_0x138078130;  1 drivers
v0x135f4bf00_0 .net "addr", 31 0, v0x135f4cdb0_0;  alias, 1 drivers
v0x135f4bfb0_0 .net "clk", 0 0, v0x135f54450_0;  alias, 1 drivers
v0x135f4c050 .array "mem", 255 0, 31 0;
v0x135f4c0f0_0 .net "mem_read", 0 0, v0x135f4b360_0;  alias, 1 drivers
v0x135f4c200_0 .net "mem_write", 0 0, v0x135f4b440_0;  alias, 1 drivers
v0x135f4c290_0 .net "read_data", 31 0, L_0x135f55980;  alias, 1 drivers
v0x135f4c320_0 .net "write_data", 31 0, L_0x135f56560;  alias, 1 drivers
E_0x135f4bae0 .event posedge, v0x135f4bfb0_0;
L_0x135f55660 .array/port v0x135f4c050, L_0x135f55820;
L_0x135f55700 .part v0x135f4cdb0_0, 2, 8;
L_0x135f55820 .concat [ 8 2 0 0], L_0x135f55700, L_0x1380780e8;
L_0x135f55980 .functor MUXZ 32, L_0x138078130, L_0x135f55660, v0x135f4b360_0, C4<>;
S_0x135f4c440 .scope module, "exec_unit" "execute" 3 89, 6 1 0, S_0x135f36620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 2 "alu_op";
    .port_info 4 /INPUT 5 "rs1";
    .port_info 5 /INPUT 5 "rs2";
    .port_info 6 /INPUT 5 "rd";
    .port_info 7 /INPUT 32 "instr";
    .port_info 8 /INPUT 1 "alu_src";
    .port_info 9 /INPUT 3 "funct3";
    .port_info 10 /INPUT 7 "funct7";
    .port_info 11 /INPUT 32 "wb_data";
    .port_info 12 /OUTPUT 32 "alu_result";
    .port_info 13 /OUTPUT 1 "zero";
    .port_info 14 /OUTPUT 32 "rd1";
    .port_info 15 /OUTPUT 32 "rd2";
v0x135f4f040_0 .net "alu_control", 3 0, v0x135f4d2f0_0;  1 drivers
v0x135f4f130_0 .net "alu_op", 1 0, v0x135f3bb20_0;  alias, 1 drivers
v0x135f4f1c0_0 .net "alu_result", 31 0, v0x135f4cdb0_0;  alias, 1 drivers
v0x135f4f290_0 .net "alu_src", 0 0, v0x135f4b170_0;  alias, 1 drivers
v0x135f4f320_0 .net "clk", 0 0, v0x135f54450_0;  alias, 1 drivers
v0x135f4f430_0 .net "funct3", 2 0, L_0x135f55120;  alias, 1 drivers
v0x135f4f500_0 .net "funct7", 6 0, L_0x135f55340;  alias, 1 drivers
v0x135f4f5d0_0 .net "imm", 31 0, v0x135f4d7b0_0;  1 drivers
v0x135f4f660_0 .net "instr", 31 0, L_0x135f54990;  alias, 1 drivers
v0x135f4f770_0 .net "op2", 31 0, L_0x135f56700;  1 drivers
v0x135f4f800_0 .net "rd", 4 0, L_0x135f55480;  alias, 1 drivers
v0x135f4f890_0 .net "rd1", 31 0, L_0x135f55f80;  alias, 1 drivers
v0x135f4f920_0 .net "rd2", 31 0, L_0x135f56560;  alias, 1 drivers
v0x135f4fa00_0 .net "reset", 0 0, v0x135f54580_0;  alias, 1 drivers
v0x135f4fa90_0 .net "rs1", 4 0, L_0x135f55520;  alias, 1 drivers
v0x135f4fb20_0 .net "rs2", 4 0, L_0x135f555c0;  alias, 1 drivers
v0x135f4fbd0_0 .net "wb_data", 31 0, L_0x135f57750;  alias, 1 drivers
v0x135f4fd80_0 .net "we", 0 0, v0x135f4b4e0_0;  alias, 1 drivers
v0x135f4fe10_0 .net "zero", 0 0, L_0x135f56820;  alias, 1 drivers
L_0x135f56700 .functor MUXZ 32, L_0x135f56560, v0x135f4d7b0_0, v0x135f4b170_0, C4<>;
S_0x135f4c820 .scope module, "alu_core" "alu" 6 52, 7 1 0, S_0x135f4c440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_0x1380783b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135f4cad0_0 .net/2u *"_ivl_0", 31 0, L_0x1380783b8;  1 drivers
v0x135f4cb90_0 .net "a", 31 0, L_0x135f55f80;  alias, 1 drivers
v0x135f4cc40_0 .net "alu_control", 3 0, v0x135f4d2f0_0;  alias, 1 drivers
v0x135f4cd00_0 .net "b", 31 0, L_0x135f56700;  alias, 1 drivers
v0x135f4cdb0_0 .var "result", 31 0;
v0x135f4ce90_0 .net "zero", 0 0, L_0x135f56820;  alias, 1 drivers
E_0x135f4ca60 .event anyedge, v0x135f4cc40_0, v0x135f4cb90_0, v0x135f4cd00_0;
L_0x135f56820 .cmp/eq 32, v0x135f4cdb0_0, L_0x1380783b8;
S_0x135f4cfa0 .scope module, "alu_ctl" "alu_control" 6 35, 8 1 0, S_0x135f4c440;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 4 "alu_control";
v0x135f4d230_0 .net "ALUOp", 1 0, v0x135f3bb20_0;  alias, 1 drivers
v0x135f4d2f0_0 .var "alu_control", 3 0;
v0x135f4d3a0_0 .net "funct3", 2 0, L_0x135f55120;  alias, 1 drivers
v0x135f4d470_0 .net "funct7", 6 0, L_0x135f55340;  alias, 1 drivers
E_0x135f4d1d0 .event anyedge, v0x135f3bb20_0, v0x135f4b630_0, v0x135f4b580_0;
S_0x135f4d560 .scope module, "imm_generator" "imm_gen" 6 43, 9 1 0, S_0x135f4c440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm_out";
v0x135f4d7b0_0 .var "imm_out", 31 0;
v0x135f4d870_0 .net "instr", 31 0, L_0x135f54990;  alias, 1 drivers
E_0x135f4d750 .event anyedge, v0x135f4d870_0;
S_0x135f4d950 .scope module, "rf" "regfile" 6 22, 10 1 0, S_0x135f4c440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "rs1";
    .port_info 4 /INPUT 5 "rs2";
    .port_info 5 /INPUT 5 "rd";
    .port_info 6 /INPUT 32 "wd";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
v0x135f4dc40_0 .net *"_ivl_0", 31 0, L_0x135f55ae0;  1 drivers
v0x135f4dcf0_0 .net *"_ivl_10", 31 0, L_0x135f55d20;  1 drivers
v0x135f4dda0_0 .net *"_ivl_12", 6 0, L_0x135f55dc0;  1 drivers
L_0x138078250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135f4de60_0 .net *"_ivl_15", 1 0, L_0x138078250;  1 drivers
v0x135f4df10_0 .net *"_ivl_18", 31 0, L_0x135f56110;  1 drivers
L_0x138078298 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135f4e000_0 .net *"_ivl_21", 26 0, L_0x138078298;  1 drivers
L_0x1380782e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135f4e0b0_0 .net/2u *"_ivl_22", 31 0, L_0x1380782e0;  1 drivers
v0x135f4e160_0 .net *"_ivl_24", 0 0, L_0x135f56230;  1 drivers
L_0x138078328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135f4e200_0 .net/2u *"_ivl_26", 31 0, L_0x138078328;  1 drivers
v0x135f4e310_0 .net *"_ivl_28", 31 0, L_0x135f56390;  1 drivers
L_0x138078178 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135f4e3c0_0 .net *"_ivl_3", 26 0, L_0x138078178;  1 drivers
v0x135f4e470_0 .net *"_ivl_30", 6 0, L_0x135f56430;  1 drivers
L_0x138078370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135f4e520_0 .net *"_ivl_33", 1 0, L_0x138078370;  1 drivers
L_0x1380781c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135f4e5d0_0 .net/2u *"_ivl_4", 31 0, L_0x1380781c0;  1 drivers
v0x135f4e680_0 .net *"_ivl_6", 0 0, L_0x135f55c00;  1 drivers
L_0x138078208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135f4e720_0 .net/2u *"_ivl_8", 31 0, L_0x138078208;  1 drivers
v0x135f4e7d0_0 .net "clk", 0 0, v0x135f54450_0;  alias, 1 drivers
v0x135f4e960_0 .var/i "i", 31 0;
v0x135f4e9f0_0 .net "rd", 4 0, L_0x135f55480;  alias, 1 drivers
v0x135f4ea80_0 .net "rd1", 31 0, L_0x135f55f80;  alias, 1 drivers
v0x135f4eb10_0 .net "rd2", 31 0, L_0x135f56560;  alias, 1 drivers
v0x135f4eba0 .array "regs", 31 0, 31 0;
v0x135f4ec30_0 .net "reset", 0 0, v0x135f54580_0;  alias, 1 drivers
v0x135f4ecc0_0 .net "rs1", 4 0, L_0x135f55520;  alias, 1 drivers
v0x135f4ed60_0 .net "rs2", 4 0, L_0x135f555c0;  alias, 1 drivers
v0x135f4ee10_0 .net "wd", 31 0, L_0x135f57750;  alias, 1 drivers
v0x135f4eec0_0 .net "we", 0 0, v0x135f4b4e0_0;  alias, 1 drivers
L_0x135f55ae0 .concat [ 5 27 0 0], L_0x135f55520, L_0x138078178;
L_0x135f55c00 .cmp/eq 32, L_0x135f55ae0, L_0x1380781c0;
L_0x135f55d20 .array/port v0x135f4eba0, L_0x135f55dc0;
L_0x135f55dc0 .concat [ 5 2 0 0], L_0x135f55520, L_0x138078250;
L_0x135f55f80 .functor MUXZ 32, L_0x135f55d20, L_0x138078208, L_0x135f55c00, C4<>;
L_0x135f56110 .concat [ 5 27 0 0], L_0x135f555c0, L_0x138078298;
L_0x135f56230 .cmp/eq 32, L_0x135f56110, L_0x1380782e0;
L_0x135f56390 .array/port v0x135f4eba0, L_0x135f56430;
L_0x135f56430 .concat [ 5 2 0 0], L_0x135f555c0, L_0x138078370;
L_0x135f56560 .functor MUXZ 32, L_0x135f56390, L_0x138078328, L_0x135f56230, C4<>;
S_0x135f4ffc0 .scope module, "fetch_unit" "cpu_fetch" 3 23, 11 1 0, S_0x135f36620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "jal";
    .port_info 3 /INPUT 1 "jalr";
    .port_info 4 /INPUT 1 "branch";
    .port_info 5 /INPUT 1 "branch_taken";
    .port_info 6 /INPUT 32 "branch_target";
    .port_info 7 /INPUT 32 "jalr_target";
    .port_info 8 /OUTPUT 32 "instr";
    .port_info 9 /OUTPUT 32 "pc_out";
P_0x135f50180 .param/str "MEMFILE" 0 11 2, "program.mem";
L_0x135f54b70 .functor AND 1, v0x135f4b210_0, L_0x135f56020, C4<1>, C4<1>;
L_0x138078058 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x135f51060_0 .net/2u *"_ivl_0", 31 0, L_0x138078058;  1 drivers
v0x135f51120_0 .net *"_ivl_5", 0 0, L_0x135f54b70;  1 drivers
v0x135f511c0_0 .net *"_ivl_6", 31 0, L_0x135f54c20;  1 drivers
v0x135f51260_0 .net *"_ivl_8", 31 0, L_0x135f54d80;  1 drivers
v0x135f51310_0 .net "branch", 0 0, v0x135f4b210_0;  alias, 1 drivers
v0x135f513e0_0 .net "branch_taken", 0 0, L_0x135f56020;  alias, 1 drivers
v0x135f51470_0 .net "branch_target", 31 0, L_0x135f56a00;  alias, 1 drivers
v0x135f51520_0 .net "clk", 0 0, v0x135f54450_0;  alias, 1 drivers
v0x135f51630_0 .net "instr", 31 0, L_0x135f54990;  alias, 1 drivers
v0x135f51740_0 .net "jal", 0 0, L_0x135f55f00;  alias, 1 drivers
v0x135f517d0_0 .net "jalr", 0 0, L_0x135f57410;  alias, 1 drivers
v0x135f51860_0 .net "jalr_target", 31 0, L_0x135f56c80;  alias, 1 drivers
v0x135f51900_0 .net "next_pc", 31 0, L_0x135f54ee0;  1 drivers
v0x135f519c0_0 .net "pc_out", 31 0, v0x135f50e90_0;  alias, 1 drivers
v0x135f51a50_0 .net "pc_plus4", 31 0, L_0x135f54a70;  1 drivers
v0x135f51b00_0 .net "reset", 0 0, v0x135f54580_0;  alias, 1 drivers
L_0x135f54a70 .arith/sum 32, v0x135f50e90_0, L_0x138078058;
L_0x135f54c20 .functor MUXZ 32, L_0x135f54a70, L_0x135f56a00, L_0x135f54b70, C4<>;
L_0x135f54d80 .functor MUXZ 32, L_0x135f54c20, L_0x135f56c80, L_0x135f57410, C4<>;
L_0x135f54ee0 .functor MUXZ 32, L_0x135f54d80, L_0x135f56a00, L_0x135f55f00, C4<>;
S_0x135f50350 .scope module, "imem" "instr_mem" 11 29, 12 1 0, S_0x135f4ffc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instr";
P_0x135f50520 .param/str "INIT_FILE" 0 12 2, "program.mem";
L_0x135f54990 .functor BUFZ 32, L_0x135f54630, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135f505f0_0 .net *"_ivl_0", 31 0, L_0x135f54630;  1 drivers
v0x135f506b0_0 .net *"_ivl_3", 7 0, L_0x135f54710;  1 drivers
v0x135f50750_0 .net *"_ivl_4", 9 0, L_0x135f54850;  1 drivers
L_0x138078010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135f507e0_0 .net *"_ivl_7", 1 0, L_0x138078010;  1 drivers
v0x135f50870_0 .net "addr", 31 0, v0x135f50e90_0;  alias, 1 drivers
v0x135f50940_0 .net "instr", 31 0, L_0x135f54990;  alias, 1 drivers
v0x135f50a20 .array "mem", 255 0, 31 0;
L_0x135f54630 .array/port v0x135f50a20, L_0x135f54850;
L_0x135f54710 .part v0x135f50e90_0, 2, 8;
L_0x135f54850 .concat [ 8 2 0 0], L_0x135f54710, L_0x138078010;
S_0x135f50ad0 .scope module, "pc_inst" "pc" 11 21, 13 1 0, S_0x135f4ffc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "next_pc";
    .port_info 3 /OUTPUT 32 "pc_out";
v0x135f50d40_0 .net "clk", 0 0, v0x135f54450_0;  alias, 1 drivers
v0x135f50de0_0 .net "next_pc", 31 0, L_0x135f54ee0;  alias, 1 drivers
v0x135f50e90_0 .var "pc_out", 31 0;
v0x135f50f60_0 .net "reset", 0 0, v0x135f54580_0;  alias, 1 drivers
E_0x135f50cf0 .event posedge, v0x135f4ec30_0, v0x135f4bfb0_0;
S_0x135f51c80 .scope module, "imm_unit" "imm_gen" 3 49, 9 1 0, S_0x135f36620;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm_out";
v0x135f51e60_0 .var "imm_out", 31 0;
v0x135f51f10_0 .net "instr", 31 0, L_0x135f54990;  alias, 1 drivers
    .scope S_0x135f50ad0;
T_0 ;
    %wait E_0x135f50cf0;
    %load/vec4 v0x135f50f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135f50e90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x135f50de0_0;
    %assign/vec4 v0x135f50e90_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x135f50350;
T_1 ;
    %vpi_call 12 10 "$readmemh", P_0x135f50520, v0x135f50a20 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x135f51c80;
T_2 ;
    %wait E_0x135f4d750;
    %load/vec4 v0x135f51f10_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135f51e60_0, 0, 32;
    %jmp T_2.9;
T_2.0 ;
    %load/vec4 v0x135f51f10_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x135f51f10_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x135f51e60_0, 0, 32;
    %jmp T_2.9;
T_2.1 ;
    %load/vec4 v0x135f51f10_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x135f51f10_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x135f51e60_0, 0, 32;
    %jmp T_2.9;
T_2.2 ;
    %load/vec4 v0x135f51f10_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x135f51f10_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x135f51e60_0, 0, 32;
    %jmp T_2.9;
T_2.3 ;
    %load/vec4 v0x135f51f10_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x135f51f10_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x135f51f10_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x135f51e60_0, 0, 32;
    %jmp T_2.9;
T_2.4 ;
    %load/vec4 v0x135f51f10_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x135f51f10_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x135f51f10_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x135f51f10_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x135f51f10_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x135f51e60_0, 0, 32;
    %jmp T_2.9;
T_2.5 ;
    %load/vec4 v0x135f51f10_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x135f51e60_0, 0, 32;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v0x135f51f10_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x135f51e60_0, 0, 32;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v0x135f51f10_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x135f51f10_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x135f51f10_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x135f51f10_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x135f51f10_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x135f51e60_0, 0, 32;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x135f1b210;
T_3 ;
    %wait E_0x135f072a0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x135f3bb20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f4b4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f4b360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f4b440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f4b210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f4b2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f4b170_0, 0, 1;
    %load/vec4 v0x135f4b740_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %jmp T_3.8;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f4b4e0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x135f3bb20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f4b170_0, 0, 1;
    %jmp T_3.8;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f4b4e0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x135f3bb20_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f4b170_0, 0, 1;
    %jmp T_3.8;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f4b4e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f4b360_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x135f3bb20_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f4b170_0, 0, 1;
    %jmp T_3.8;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f4b440_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x135f3bb20_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f4b170_0, 0, 1;
    %jmp T_3.8;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f4b210_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x135f3bb20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f4b170_0, 0, 1;
    %jmp T_3.8;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f4b2c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f4b4e0_0, 0, 1;
    %jmp T_3.8;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f4b2c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f4b4e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f4b170_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x135f3bb20_0, 0, 2;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x135f4b8e0;
T_4 ;
    %end;
    .thread T_4;
    .scope S_0x135f4b8e0;
T_5 ;
    %wait E_0x135f4bae0;
    %load/vec4 v0x135f4c200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x135f4c320_0;
    %load/vec4 v0x135f4bf00_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135f4c050, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x135f4d950;
T_6 ;
    %wait E_0x135f4bae0;
    %load/vec4 v0x135f4ec30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135f4e960_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x135f4e960_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x135f4e960_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135f4eba0, 0, 4;
    %load/vec4 v0x135f4e960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x135f4e960_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x135f4eec0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.6, 9;
    %load/vec4 v0x135f4e9f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x135f4ee10_0;
    %load/vec4 v0x135f4e9f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135f4eba0, 0, 4;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x135f4cfa0;
T_7 ;
    %wait E_0x135f4d1d0;
    %load/vec4 v0x135f4d230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x135f4d2f0_0, 0, 4;
    %jmp T_7.5;
T_7.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x135f4d2f0_0, 0, 4;
    %jmp T_7.5;
T_7.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x135f4d2f0_0, 0, 4;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0x135f4d470_0;
    %load/vec4 v0x135f4d3a0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 10;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 10;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 261, 0, 10;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 10;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x135f4d2f0_0, 0, 4;
    %jmp T_7.18;
T_7.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x135f4d2f0_0, 0, 4;
    %jmp T_7.18;
T_7.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x135f4d2f0_0, 0, 4;
    %jmp T_7.18;
T_7.8 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x135f4d2f0_0, 0, 4;
    %jmp T_7.18;
T_7.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x135f4d2f0_0, 0, 4;
    %jmp T_7.18;
T_7.10 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x135f4d2f0_0, 0, 4;
    %jmp T_7.18;
T_7.11 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x135f4d2f0_0, 0, 4;
    %jmp T_7.18;
T_7.12 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x135f4d2f0_0, 0, 4;
    %jmp T_7.18;
T_7.13 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x135f4d2f0_0, 0, 4;
    %jmp T_7.18;
T_7.14 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x135f4d2f0_0, 0, 4;
    %jmp T_7.18;
T_7.15 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x135f4d2f0_0, 0, 4;
    %jmp T_7.18;
T_7.16 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x135f4d2f0_0, 0, 4;
    %jmp T_7.18;
T_7.18 ;
    %pop/vec4 1;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0x135f4d3a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x135f4d2f0_0, 0, 4;
    %jmp T_7.28;
T_7.19 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x135f4d2f0_0, 0, 4;
    %jmp T_7.28;
T_7.20 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x135f4d2f0_0, 0, 4;
    %jmp T_7.28;
T_7.21 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x135f4d2f0_0, 0, 4;
    %jmp T_7.28;
T_7.22 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x135f4d2f0_0, 0, 4;
    %jmp T_7.28;
T_7.23 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x135f4d2f0_0, 0, 4;
    %jmp T_7.28;
T_7.24 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x135f4d2f0_0, 0, 4;
    %jmp T_7.28;
T_7.25 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x135f4d2f0_0, 0, 4;
    %jmp T_7.28;
T_7.26 ;
    %load/vec4 v0x135f4d470_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_7.29, 8;
    %pushi/vec4 13, 0, 4;
    %jmp/1 T_7.30, 8;
T_7.29 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_7.30, 8;
 ; End of false expr.
    %blend;
T_7.30;
    %store/vec4 v0x135f4d2f0_0, 0, 4;
    %jmp T_7.28;
T_7.28 ;
    %pop/vec4 1;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x135f4d560;
T_8 ;
    %wait E_0x135f4d750;
    %load/vec4 v0x135f4d870_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135f4d7b0_0, 0, 32;
    %jmp T_8.9;
T_8.0 ;
    %load/vec4 v0x135f4d870_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x135f4d870_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x135f4d7b0_0, 0, 32;
    %jmp T_8.9;
T_8.1 ;
    %load/vec4 v0x135f4d870_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x135f4d870_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x135f4d7b0_0, 0, 32;
    %jmp T_8.9;
T_8.2 ;
    %load/vec4 v0x135f4d870_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x135f4d870_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x135f4d7b0_0, 0, 32;
    %jmp T_8.9;
T_8.3 ;
    %load/vec4 v0x135f4d870_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x135f4d870_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x135f4d870_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x135f4d7b0_0, 0, 32;
    %jmp T_8.9;
T_8.4 ;
    %load/vec4 v0x135f4d870_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x135f4d870_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x135f4d870_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x135f4d870_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x135f4d870_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x135f4d7b0_0, 0, 32;
    %jmp T_8.9;
T_8.5 ;
    %load/vec4 v0x135f4d870_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x135f4d7b0_0, 0, 32;
    %jmp T_8.9;
T_8.6 ;
    %load/vec4 v0x135f4d870_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x135f4d7b0_0, 0, 32;
    %jmp T_8.9;
T_8.7 ;
    %load/vec4 v0x135f4d870_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x135f4d870_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x135f4d870_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x135f4d870_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x135f4d870_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x135f4d7b0_0, 0, 32;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x135f4c820;
T_9 ;
    %wait E_0x135f4ca60;
    %load/vec4 v0x135f4cc40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135f4cdb0_0, 0, 32;
    %jmp T_9.12;
T_9.0 ;
    %load/vec4 v0x135f4cb90_0;
    %load/vec4 v0x135f4cd00_0;
    %and;
    %store/vec4 v0x135f4cdb0_0, 0, 32;
    %jmp T_9.12;
T_9.1 ;
    %load/vec4 v0x135f4cb90_0;
    %load/vec4 v0x135f4cd00_0;
    %or;
    %store/vec4 v0x135f4cdb0_0, 0, 32;
    %jmp T_9.12;
T_9.2 ;
    %load/vec4 v0x135f4cb90_0;
    %load/vec4 v0x135f4cd00_0;
    %add;
    %store/vec4 v0x135f4cdb0_0, 0, 32;
    %jmp T_9.12;
T_9.3 ;
    %load/vec4 v0x135f4cb90_0;
    %load/vec4 v0x135f4cd00_0;
    %sub;
    %store/vec4 v0x135f4cdb0_0, 0, 32;
    %jmp T_9.12;
T_9.4 ;
    %load/vec4 v0x135f4cb90_0;
    %load/vec4 v0x135f4cd00_0;
    %xor;
    %store/vec4 v0x135f4cdb0_0, 0, 32;
    %jmp T_9.12;
T_9.5 ;
    %load/vec4 v0x135f4cb90_0;
    %load/vec4 v0x135f4cd00_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x135f4cdb0_0, 0, 32;
    %jmp T_9.12;
T_9.6 ;
    %load/vec4 v0x135f4cb90_0;
    %load/vec4 v0x135f4cd00_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x135f4cdb0_0, 0, 32;
    %jmp T_9.12;
T_9.7 ;
    %load/vec4 v0x135f4cb90_0;
    %load/vec4 v0x135f4cd00_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x135f4cdb0_0, 0, 32;
    %jmp T_9.12;
T_9.8 ;
    %load/vec4 v0x135f4cb90_0;
    %load/vec4 v0x135f4cd00_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_9.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.14, 8;
T_9.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.14, 8;
 ; End of false expr.
    %blend;
T_9.14;
    %store/vec4 v0x135f4cdb0_0, 0, 32;
    %jmp T_9.12;
T_9.9 ;
    %load/vec4 v0x135f4cb90_0;
    %load/vec4 v0x135f4cd00_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.16, 8;
T_9.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.16, 8;
 ; End of false expr.
    %blend;
T_9.16;
    %store/vec4 v0x135f4cdb0_0, 0, 32;
    %jmp T_9.12;
T_9.10 ;
    %load/vec4 v0x135f4cb90_0;
    %load/vec4 v0x135f4cd00_0;
    %mul;
    %store/vec4 v0x135f4cdb0_0, 0, 32;
    %jmp T_9.12;
T_9.12 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x135f36620;
T_10 ;
    %wait E_0x135f35610;
    %load/vec4 v0x135f530f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f52d70_0, 0, 1;
    %jmp T_10.7;
T_10.0 ;
    %load/vec4 v0x135f53060_0;
    %store/vec4 v0x135f52d70_0, 0, 1;
    %jmp T_10.7;
T_10.1 ;
    %load/vec4 v0x135f53060_0;
    %nor/r;
    %store/vec4 v0x135f52d70_0, 0, 1;
    %jmp T_10.7;
T_10.2 ;
    %load/vec4 v0x135f54180_0;
    %store/vec4 v0x135f52d70_0, 0, 1;
    %jmp T_10.7;
T_10.3 ;
    %load/vec4 v0x135f54180_0;
    %nor/r;
    %store/vec4 v0x135f52d70_0, 0, 1;
    %jmp T_10.7;
T_10.4 ;
    %load/vec4 v0x135f54210_0;
    %store/vec4 v0x135f52d70_0, 0, 1;
    %jmp T_10.7;
T_10.5 ;
    %load/vec4 v0x135f54210_0;
    %nor/r;
    %store/vec4 v0x135f52d70_0, 0, 1;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x135f36620;
T_11 ;
    %wait E_0x135f4bae0;
    %load/vec4 v0x135f53db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135f52fd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135f533e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135f53880_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135f53910_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135f53ec0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135f53f50_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x135f53210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x135f52fd0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x135f52fd0_0, 0;
    %load/vec4 v0x135f533e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x135f533e0_0, 0;
    %load/vec4 v0x135f52300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x135f53880_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x135f53880_0, 0;
T_11.4 ;
    %load/vec4 v0x135f52410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x135f53910_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x135f53910_0, 0;
T_11.6 ;
    %load/vec4 v0x135f539a0_0;
    %cmpi/ne 111, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_11.10, 4;
    %load/vec4 v0x135f54000_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %load/vec4 v0x135f53ec0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x135f53ec0_0, 0;
T_11.8 ;
    %load/vec4 v0x135f539a0_0;
    %cmpi/e 51, 0, 7;
    %jmp/1 T_11.15, 4;
    %flag_mov 9, 4;
    %load/vec4 v0x135f539a0_0;
    %cmpi/e 35, 0, 7;
    %flag_or 4, 9;
T_11.15;
    %jmp/1 T_11.14, 4;
    %flag_mov 9, 4;
    %load/vec4 v0x135f539a0_0;
    %cmpi/e 99, 0, 7;
    %flag_or 4, 9;
T_11.14;
    %flag_get/vec4 4;
    %jmp/0 T_11.13, 4;
    %load/vec4 v0x135f540a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.11, 8;
    %load/vec4 v0x135f53ec0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x135f53ec0_0, 0;
T_11.11 ;
    %load/vec4 v0x135f524e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.18, 9;
    %load/vec4 v0x135f53b90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.16, 8;
    %load/vec4 v0x135f53f50_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x135f53f50_0, 0;
T_11.16 ;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x135f37070;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f54450_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x135f37070;
T_13 ;
    %delay 5000, 0;
    %load/vec4 v0x135f54450_0;
    %inv;
    %store/vec4 v0x135f54450_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x135f37070;
T_14 ;
    %vpi_call 2 17 "$dumpfile", "sim/cpu_program_tb.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x135f37070 {0 0 0};
    %vpi_call 2 19 "$display", "=== Base CPU program.mem Test ===" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135f54580_0, 0, 1;
    %wait E_0x135f4bae0;
    %wait E_0x135f4bae0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135f54580_0, 0, 1;
    %pushi/vec4 50, 0, 32;
T_14.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.1, 5;
    %jmp/1 T_14.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x135f4bae0;
    %jmp T_14.0;
T_14.1 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %vpi_call 2 25 "$display", "ReLU(-1) = %0d", &A<v0x135f4eba0, 2> {0 0 0};
    %vpi_call 2 26 "$display", "ReLU(+5) = %0d", &A<v0x135f4eba0, 4> {0 0 0};
    %vpi_call 2 27 "$display", "Dot product = %0d", &A<v0x135f4eba0, 7> {0 0 0};
    %vpi_call 2 28 "$display", "MatMul results: %0d %0d %0d %0d", &A<v0x135f4eba0, 12>, &A<v0x135f4eba0, 13>, &A<v0x135f4eba0, 14>, &A<v0x135f4eba0, 15> {0 0 0};
    %vpi_call 2 31 "$display", "Cycles: %0d", v0x135f544e0_0 {0 0 0};
    %vpi_call 2 32 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "testbench/cpu_program_tb.v";
    "src/cpu.v";
    "src/control_unit.v";
    "src/data_mem.v";
    "src/execute.v";
    "src/alu.v";
    "src/alu_control.v";
    "src/imm_gen.v";
    "src/regfile.v";
    "src/cpu_fetch.v";
    "src/instr_mem.v";
    "src/pc.v";
