
sample04_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002a34  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08002b70  08002b70  00012b70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002b8c  08002b8c  00012b8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002b90  08002b90  00012b90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000004  20000000  08002b94  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000b0  20000004  08002b98  00020004  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200000b4  08002b98  000200b4  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000c10c  00000000  00000000  0002002d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001ad2  00000000  00000000  0002c139  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000005a0  00000000  00000000  0002dc10  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000004e8  00000000  00000000  0002e1b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000035bc  00000000  00000000  0002e698  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000020d4  00000000  00000000  00031c54  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00033d28  2**0
                  CONTENTS, READONLY
 16 .debug_frame  000014d4  00000000  00000000  00033da4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000004 	.word	0x20000004
 8000158:	00000000 	.word	0x00000000
 800015c:	08002b58 	.word	0x08002b58

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000008 	.word	0x20000008
 8000178:	08002b58 	.word	0x08002b58

0800017c <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800017c:	b580      	push	{r7, lr}
 800017e:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000180:	2003      	movs	r0, #3
 8000182:	f000 fb79 	bl	8000878 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000186:	2000      	movs	r0, #0
 8000188:	f000 f806 	bl	8000198 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800018c:	f002 fb42 	bl	8002814 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000190:	2300      	movs	r3, #0
}
 8000192:	4618      	mov	r0, r3
 8000194:	bd80      	pop	{r7, pc}
	...

08000198 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000198:	b580      	push	{r7, lr}
 800019a:	b082      	sub	sp, #8
 800019c:	af00      	add	r7, sp, #0
 800019e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock /1000);
 80001a0:	4b09      	ldr	r3, [pc, #36]	; (80001c8 <HAL_InitTick+0x30>)
 80001a2:	681b      	ldr	r3, [r3, #0]
 80001a4:	4a09      	ldr	r2, [pc, #36]	; (80001cc <HAL_InitTick+0x34>)
 80001a6:	fba2 2303 	umull	r2, r3, r2, r3
 80001aa:	099b      	lsrs	r3, r3, #6
 80001ac:	4618      	mov	r0, r3
 80001ae:	f000 fb8a 	bl	80008c6 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 80001b2:	2200      	movs	r2, #0
 80001b4:	6879      	ldr	r1, [r7, #4]
 80001b6:	f04f 30ff 	mov.w	r0, #4294967295
 80001ba:	f000 fb68 	bl	800088e <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
 80001be:	2300      	movs	r3, #0
}
 80001c0:	4618      	mov	r0, r3
 80001c2:	3708      	adds	r7, #8
 80001c4:	46bd      	mov	sp, r7
 80001c6:	bd80      	pop	{r7, pc}
 80001c8:	20000000 	.word	0x20000000
 80001cc:	10624dd3 	.word	0x10624dd3

080001d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80001d0:	b480      	push	{r7}
 80001d2:	af00      	add	r7, sp, #0
  uwTick++;
 80001d4:	4b04      	ldr	r3, [pc, #16]	; (80001e8 <HAL_IncTick+0x18>)
 80001d6:	681b      	ldr	r3, [r3, #0]
 80001d8:	3301      	adds	r3, #1
 80001da:	4a03      	ldr	r2, [pc, #12]	; (80001e8 <HAL_IncTick+0x18>)
 80001dc:	6013      	str	r3, [r2, #0]
}
 80001de:	bf00      	nop
 80001e0:	46bd      	mov	sp, r7
 80001e2:	bc80      	pop	{r7}
 80001e4:	4770      	bx	lr
 80001e6:	bf00      	nop
 80001e8:	20000020 	.word	0x20000020

080001ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80001ec:	b480      	push	{r7}
 80001ee:	af00      	add	r7, sp, #0
  return uwTick;
 80001f0:	4b02      	ldr	r3, [pc, #8]	; (80001fc <HAL_GetTick+0x10>)
 80001f2:	681b      	ldr	r3, [r3, #0]
}
 80001f4:	4618      	mov	r0, r3
 80001f6:	46bd      	mov	sp, r7
 80001f8:	bc80      	pop	{r7}
 80001fa:	4770      	bx	lr
 80001fc:	20000020 	.word	0x20000020

08000200 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000200:	b580      	push	{r7, lr}
 8000202:	b08e      	sub	sp, #56	; 0x38
 8000204:	af00      	add	r7, sp, #0
 8000206:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000208:	2300      	movs	r3, #0
 800020a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  uint32_t tmp_cr1 = 0;
 800020e:	2300      	movs	r3, #0
 8000210:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t tmp_cr2 = 0;
 8000212:	2300      	movs	r3, #0
 8000214:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000216:	687b      	ldr	r3, [r7, #4]
 8000218:	2b00      	cmp	r3, #0
 800021a:	d101      	bne.n	8000220 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 800021c:	2301      	movs	r3, #1
 800021e:	e11e      	b.n	800045e <HAL_ADC_Init+0x25e>
  assert_param(IS_ADC_CHANNELSBANK(hadc->Init.ChannelsBank));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000220:	687b      	ldr	r3, [r7, #4]
 8000222:	691b      	ldr	r3, [r3, #16]
 8000224:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000226:	687b      	ldr	r3, [r7, #4]
 8000228:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800022a:	2b00      	cmp	r3, #0
 800022c:	d115      	bne.n	800025a <HAL_ADC_Init+0x5a>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	2200      	movs	r2, #0
 8000232:	651a      	str	r2, [r3, #80]	; 0x50
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000234:	687b      	ldr	r3, [r7, #4]
 8000236:	2200      	movs	r2, #0
 8000238:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
    /* Enable SYSCFG clock to control the routing Interface (RI) */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 800023c:	4a8a      	ldr	r2, [pc, #552]	; (8000468 <HAL_ADC_Init+0x268>)
 800023e:	4b8a      	ldr	r3, [pc, #552]	; (8000468 <HAL_ADC_Init+0x268>)
 8000240:	6a1b      	ldr	r3, [r3, #32]
 8000242:	f043 0301 	orr.w	r3, r3, #1
 8000246:	6213      	str	r3, [r2, #32]
 8000248:	4b87      	ldr	r3, [pc, #540]	; (8000468 <HAL_ADC_Init+0x268>)
 800024a:	6a1b      	ldr	r3, [r3, #32]
 800024c:	f003 0301 	and.w	r3, r3, #1
 8000250:	60bb      	str	r3, [r7, #8]
 8000252:	68bb      	ldr	r3, [r7, #8]
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000254:	6878      	ldr	r0, [r7, #4]
 8000256:	f002 fb0d 	bl	8002874 <HAL_ADC_MspInit>
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800025e:	f003 0310 	and.w	r3, r3, #16
 8000262:	2b00      	cmp	r3, #0
 8000264:	f040 80f6 	bne.w	8000454 <HAL_ADC_Init+0x254>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800026c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000270:	f023 0302 	bic.w	r3, r3, #2
 8000274:	f043 0202 	orr.w	r2, r3, #2
 8000278:	687b      	ldr	r3, [r7, #4]
 800027a:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Set ADC parameters */
    
    /* Configuration of common ADC clock: clock source HSI with selectable    */
    /* prescaler                                                              */
    MODIFY_REG(ADC->CCR                 ,
 800027c:	497b      	ldr	r1, [pc, #492]	; (800046c <HAL_ADC_Init+0x26c>)
 800027e:	4b7b      	ldr	r3, [pc, #492]	; (800046c <HAL_ADC_Init+0x26c>)
 8000280:	685b      	ldr	r3, [r3, #4]
 8000282:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	685b      	ldr	r3, [r3, #4]
 800028a:	4313      	orrs	r3, r2
 800028c:	604b      	str	r3, [r1, #4]
    /*  - external trigger polarity                                           */
    /*  - End of conversion selection                                         */
    /*  - DMA continuous request                                              */
    /*  - Channels bank (Banks availability depends on devices categories)    */
    /*  - continuous conversion mode                                          */
    tmp_cr2 |= (hadc->Init.DataAlign                                 |
 800028e:	687b      	ldr	r3, [r7, #4]
 8000290:	68da      	ldr	r2, [r3, #12]
                hadc->Init.EOCSelection                              |
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	695b      	ldr	r3, [r3, #20]
    tmp_cr2 |= (hadc->Init.DataAlign                                 |
 8000296:	431a      	orrs	r2, r3
                ADC_CR2_DMACONTREQ(hadc->Init.DMAContinuousRequests) |
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800029c:	f44f 7300 	mov.w	r3, #512	; 0x200
 80002a0:	623b      	str	r3, [r7, #32]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80002a2:	6a3b      	ldr	r3, [r7, #32]
 80002a4:	fa93 f3a3 	rbit	r3, r3
 80002a8:	61fb      	str	r3, [r7, #28]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80002aa:	69fb      	ldr	r3, [r7, #28]
 80002ac:	fab3 f383 	clz	r3, r3
 80002b0:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.EOCSelection                              |
 80002b4:	431a      	orrs	r2, r3
                hadc->Init.ChannelsBank                              |
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	6a1b      	ldr	r3, [r3, #32]
                ADC_CR2_DMACONTREQ(hadc->Init.DMAContinuousRequests) |
 80002ba:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)     );
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80002c0:	2302      	movs	r3, #2
 80002c2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80002c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80002c6:	fa93 f3a3 	rbit	r3, r3
 80002ca:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80002cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80002ce:	fab3 f383 	clz	r3, r3
 80002d2:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.ChannelsBank                              |
 80002d6:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                 |
 80002d8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80002da:	4313      	orrs	r3, r2
 80002dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80002e2:	2b10      	cmp	r3, #16
 80002e4:	d007      	beq.n	80002f6 <HAL_ADC_Init+0xf6>
    {
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 80002e6:	687b      	ldr	r3, [r7, #4]
 80002e8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
                  hadc->Init.ExternalTrigConvEdge );
 80002ea:	687b      	ldr	r3, [r7, #4]
 80002ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 80002ee:	4313      	orrs	r3, r2
 80002f0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80002f2:	4313      	orrs	r3, r2
 80002f4:	62fb      	str	r3, [r7, #44]	; 0x2c
    /*  - resolution                                                          */
    /*  - auto power off (LowPowerAutoPowerOff mode)                          */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    if ((ADC_IS_ENABLE(hadc) == RESET))
 80002f6:	687b      	ldr	r3, [r7, #4]
 80002f8:	681b      	ldr	r3, [r3, #0]
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000300:	2b40      	cmp	r3, #64	; 0x40
 8000302:	d04d      	beq.n	80003a0 <HAL_ADC_Init+0x1a0>
    {
      tmp_cr2 |= hadc->Init.LowPowerAutoWait;
 8000304:	687b      	ldr	r3, [r7, #4]
 8000306:	699b      	ldr	r3, [r3, #24]
 8000308:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800030a:	4313      	orrs	r3, r2
 800030c:	62fb      	str	r3, [r7, #44]	; 0x2c
      
      tmp_cr1 |= (hadc->Init.Resolution                     |
 800030e:	687b      	ldr	r3, [r7, #4]
 8000310:	689a      	ldr	r2, [r3, #8]
                  hadc->Init.LowPowerAutoPowerOff           |
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	69db      	ldr	r3, [r3, #28]
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8000316:	431a      	orrs	r2, r3
                  ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode)  );
 8000318:	687b      	ldr	r3, [r7, #4]
 800031a:	691b      	ldr	r3, [r3, #16]
 800031c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000320:	d003      	beq.n	800032a <HAL_ADC_Init+0x12a>
 8000322:	687b      	ldr	r3, [r7, #4]
 8000324:	691b      	ldr	r3, [r3, #16]
 8000326:	2b01      	cmp	r3, #1
 8000328:	d102      	bne.n	8000330 <HAL_ADC_Init+0x130>
 800032a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800032e:	e000      	b.n	8000332 <HAL_ADC_Init+0x132>
 8000330:	2300      	movs	r3, #0
                  hadc->Init.LowPowerAutoPowerOff           |
 8000332:	4313      	orrs	r3, r2
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8000334:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000336:	4313      	orrs	r3, r2
 8000338:	633b      	str	r3, [r7, #48]	; 0x30
      
      /* Enable discontinuous mode only if continuous mode is disabled */
      /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter  */
      /*       discontinuous is set anyway, but has no effect on ADC HW.      */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800033e:	2b01      	cmp	r3, #1
 8000340:	d124      	bne.n	800038c <HAL_ADC_Init+0x18c>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000346:	2b00      	cmp	r3, #0
 8000348:	d114      	bne.n	8000374 <HAL_ADC_Init+0x174>
        {
          /* Enable the selected ADC regular discontinuous mode */
          /* Set the number of channels to be converted in discontinuous mode */
          SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800034e:	1e5a      	subs	r2, r3, #1
 8000350:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000354:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000356:	69bb      	ldr	r3, [r7, #24]
 8000358:	fa93 f3a3 	rbit	r3, r3
 800035c:	617b      	str	r3, [r7, #20]
  return(result);
 800035e:	697b      	ldr	r3, [r7, #20]
 8000360:	fab3 f383 	clz	r3, r3
 8000364:	fa02 f303 	lsl.w	r3, r2, r3
 8000368:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800036c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800036e:	4313      	orrs	r3, r2
 8000370:	633b      	str	r3, [r7, #48]	; 0x30
 8000372:	e00b      	b.n	800038c <HAL_ADC_Init+0x18c>
        {
          /* ADC regular group settings continuous and sequencer discontinuous*/
          /* cannot be enabled simultaneously.                                */
          
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000374:	687b      	ldr	r3, [r7, #4]
 8000376:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000378:	f043 0220 	orr.w	r2, r3, #32
 800037c:	687b      	ldr	r3, [r7, #4]
 800037e:	64da      	str	r2, [r3, #76]	; 0x4c
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000384:	f043 0201 	orr.w	r2, r3, #1
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	651a      	str	r2, [r3, #80]	; 0x50
        }
      }
      
      /* Update ADC configuration register CR1 with previous settings */
        MODIFY_REG(hadc->Instance->CR1,
 800038c:	687b      	ldr	r3, [r7, #4]
 800038e:	681a      	ldr	r2, [r3, #0]
 8000390:	687b      	ldr	r3, [r7, #4]
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	6859      	ldr	r1, [r3, #4]
 8000396:	4b36      	ldr	r3, [pc, #216]	; (8000470 <HAL_ADC_Init+0x270>)
 8000398:	400b      	ands	r3, r1
 800039a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800039c:	430b      	orrs	r3, r1
 800039e:	6053      	str	r3, [r2, #4]
                   ADC_CR1_SCAN     ,
                   tmp_cr1           );
    }
    
    /* Update ADC configuration register CR2 with previous settings */
    MODIFY_REG(hadc->Instance->CR2    ,
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	681a      	ldr	r2, [r3, #0]
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	681b      	ldr	r3, [r3, #0]
 80003a8:	6899      	ldr	r1, [r3, #8]
 80003aa:	4b32      	ldr	r3, [pc, #200]	; (8000474 <HAL_ADC_Init+0x274>)
 80003ac:	400b      	ands	r3, r1
 80003ae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80003b0:	430b      	orrs	r3, r1
 80003b2:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	691b      	ldr	r3, [r3, #16]
 80003b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80003bc:	d003      	beq.n	80003c6 <HAL_ADC_Init+0x1c6>
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	691b      	ldr	r3, [r3, #16]
 80003c2:	2b01      	cmp	r3, #1
 80003c4:	d118      	bne.n	80003f8 <HAL_ADC_Init+0x1f8>
    {
      MODIFY_REG(hadc->Instance->SQR1                         ,
 80003c6:	687b      	ldr	r3, [r7, #4]
 80003c8:	681b      	ldr	r3, [r3, #0]
 80003ca:	687a      	ldr	r2, [r7, #4]
 80003cc:	6812      	ldr	r2, [r2, #0]
 80003ce:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80003d0:	f022 71f8 	bic.w	r1, r2, #32505856	; 0x1f00000
 80003d4:	687a      	ldr	r2, [r7, #4]
 80003d6:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80003d8:	1e50      	subs	r0, r2, #1
 80003da:	f04f 72f8 	mov.w	r2, #32505856	; 0x1f00000
 80003de:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80003e0:	693a      	ldr	r2, [r7, #16]
 80003e2:	fa92 f2a2 	rbit	r2, r2
 80003e6:	60fa      	str	r2, [r7, #12]
  return(result);
 80003e8:	68fa      	ldr	r2, [r7, #12]
 80003ea:	fab2 f282 	clz	r2, r2
 80003ee:	fa00 f202 	lsl.w	r2, r0, r2
 80003f2:	430a      	orrs	r2, r1
 80003f4:	631a      	str	r2, [r3, #48]	; 0x30
 80003f6:	e007      	b.n	8000408 <HAL_ADC_Init+0x208>
                 ADC_SQR1_L                                   ,
                 ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion)  );
    }
    else
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80003f8:	687b      	ldr	r3, [r7, #4]
 80003fa:	681b      	ldr	r3, [r3, #0]
 80003fc:	687a      	ldr	r2, [r7, #4]
 80003fe:	6812      	ldr	r2, [r2, #0]
 8000400:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8000402:	f022 72f8 	bic.w	r2, r2, #32505856	; 0x1f00000
 8000406:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding execution control bits ADON,     */
    /* JSWSTART, SWSTART and injected trigger bits JEXTEN and JEXTSEL).       */
    if ((READ_REG(hadc->Instance->CR2) & ~(ADC_CR2_ADON |
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	681b      	ldr	r3, [r3, #0]
 800040c:	689a      	ldr	r2, [r3, #8]
 800040e:	4b1a      	ldr	r3, [pc, #104]	; (8000478 <HAL_ADC_Init+0x278>)
 8000410:	4013      	ands	r3, r2
 8000412:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000414:	4293      	cmp	r3, r2
 8000416:	d10b      	bne.n	8000430 <HAL_ADC_Init+0x230>
                                           ADC_CR2_SWSTART | ADC_CR2_JSWSTART |
                                           ADC_CR2_JEXTEN  | ADC_CR2_JEXTSEL   ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000418:	687b      	ldr	r3, [r7, #4]
 800041a:	2200      	movs	r2, #0
 800041c:	651a      	str	r2, [r3, #80]	; 0x50
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000422:	f023 0303 	bic.w	r3, r3, #3
 8000426:	f043 0201 	orr.w	r2, r3, #1
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	64da      	str	r2, [r3, #76]	; 0x4c
 800042e:	e014      	b.n	800045a <HAL_ADC_Init+0x25a>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000430:	687b      	ldr	r3, [r7, #4]
 8000432:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000434:	f023 0312 	bic.w	r3, r3, #18
 8000438:	f043 0210 	orr.w	r2, r3, #16
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	64da      	str	r2, [r3, #76]	; 0x4c
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000440:	687b      	ldr	r3, [r7, #4]
 8000442:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000444:	f043 0201 	orr.w	r2, r3, #1
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	651a      	str	r2, [r3, #80]	; 0x50
      
      tmp_hal_status = HAL_ERROR;
 800044c:	2301      	movs	r3, #1
 800044e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8000452:	e002      	b.n	800045a <HAL_ADC_Init+0x25a>
    }
    
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8000454:	2301      	movs	r3, #1
 8000456:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  }
  
  /* Return function status */
  return tmp_hal_status;
 800045a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 800045e:	4618      	mov	r0, r3
 8000460:	3738      	adds	r7, #56	; 0x38
 8000462:	46bd      	mov	sp, r7
 8000464:	bd80      	pop	{r7, pc}
 8000466:	bf00      	nop
 8000468:	40023800 	.word	0x40023800
 800046c:	40012700 	.word	0x40012700
 8000470:	fcfc16ff 	.word	0xfcfc16ff
 8000474:	c0fff189 	.word	0xc0fff189
 8000478:	bf80fffe 	.word	0xbf80fffe

0800047c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800047c:	b490      	push	{r4, r7}
 800047e:	b084      	sub	sp, #16
 8000480:	af00      	add	r7, sp, #0
 8000482:	6078      	str	r0, [r7, #4]
 8000484:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000486:	2300      	movs	r3, #0
 8000488:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0;
 800048a:	2300      	movs	r3, #0
 800048c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8000494:	2b01      	cmp	r3, #1
 8000496:	d101      	bne.n	800049c <HAL_ADC_ConfigChannel+0x20>
 8000498:	2302      	movs	r3, #2
 800049a:	e134      	b.n	8000706 <HAL_ADC_ConfigChannel+0x28a>
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	2201      	movs	r2, #1
 80004a0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
   
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80004a4:	683b      	ldr	r3, [r7, #0]
 80004a6:	685b      	ldr	r3, [r3, #4]
 80004a8:	2b06      	cmp	r3, #6
 80004aa:	d81c      	bhi.n	80004e6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR5,
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	6819      	ldr	r1, [r3, #0]
 80004b0:	687b      	ldr	r3, [r7, #4]
 80004b2:	681b      	ldr	r3, [r3, #0]
 80004b4:	6c18      	ldr	r0, [r3, #64]	; 0x40
 80004b6:	683b      	ldr	r3, [r7, #0]
 80004b8:	685a      	ldr	r2, [r3, #4]
 80004ba:	4613      	mov	r3, r2
 80004bc:	009b      	lsls	r3, r3, #2
 80004be:	4413      	add	r3, r2
 80004c0:	3b05      	subs	r3, #5
 80004c2:	221f      	movs	r2, #31
 80004c4:	fa02 f303 	lsl.w	r3, r2, r3
 80004c8:	43db      	mvns	r3, r3
 80004ca:	4018      	ands	r0, r3
 80004cc:	683b      	ldr	r3, [r7, #0]
 80004ce:	681c      	ldr	r4, [r3, #0]
 80004d0:	683b      	ldr	r3, [r7, #0]
 80004d2:	685a      	ldr	r2, [r3, #4]
 80004d4:	4613      	mov	r3, r2
 80004d6:	009b      	lsls	r3, r3, #2
 80004d8:	4413      	add	r3, r2
 80004da:	3b05      	subs	r3, #5
 80004dc:	fa04 f303 	lsl.w	r3, r4, r3
 80004e0:	4303      	orrs	r3, r0
 80004e2:	640b      	str	r3, [r1, #64]	; 0x40
 80004e4:	e07e      	b.n	80005e4 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR5_RK(ADC_SQR5_SQ1, sConfig->Rank),
               ADC_SQR5_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 80004e6:	683b      	ldr	r3, [r7, #0]
 80004e8:	685b      	ldr	r3, [r3, #4]
 80004ea:	2b0c      	cmp	r3, #12
 80004ec:	d81c      	bhi.n	8000528 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR4,
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	6819      	ldr	r1, [r3, #0]
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	681b      	ldr	r3, [r3, #0]
 80004f6:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80004f8:	683b      	ldr	r3, [r7, #0]
 80004fa:	685a      	ldr	r2, [r3, #4]
 80004fc:	4613      	mov	r3, r2
 80004fe:	009b      	lsls	r3, r3, #2
 8000500:	4413      	add	r3, r2
 8000502:	3b23      	subs	r3, #35	; 0x23
 8000504:	221f      	movs	r2, #31
 8000506:	fa02 f303 	lsl.w	r3, r2, r3
 800050a:	43db      	mvns	r3, r3
 800050c:	4018      	ands	r0, r3
 800050e:	683b      	ldr	r3, [r7, #0]
 8000510:	681c      	ldr	r4, [r3, #0]
 8000512:	683b      	ldr	r3, [r7, #0]
 8000514:	685a      	ldr	r2, [r3, #4]
 8000516:	4613      	mov	r3, r2
 8000518:	009b      	lsls	r3, r3, #2
 800051a:	4413      	add	r3, r2
 800051c:	3b23      	subs	r3, #35	; 0x23
 800051e:	fa04 f303 	lsl.w	r3, r4, r3
 8000522:	4303      	orrs	r3, r0
 8000524:	63cb      	str	r3, [r1, #60]	; 0x3c
 8000526:	e05d      	b.n	80005e4 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR4_RK(ADC_SQR4_SQ7, sConfig->Rank),
               ADC_SQR4_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 18 */
  else if (sConfig->Rank < 19)
 8000528:	683b      	ldr	r3, [r7, #0]
 800052a:	685b      	ldr	r3, [r3, #4]
 800052c:	2b12      	cmp	r3, #18
 800052e:	d81c      	bhi.n	800056a <HAL_ADC_ConfigChannel+0xee>
  {
    MODIFY_REG(hadc->Instance->SQR3,
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	6819      	ldr	r1, [r3, #0]
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800053a:	683b      	ldr	r3, [r7, #0]
 800053c:	685a      	ldr	r2, [r3, #4]
 800053e:	4613      	mov	r3, r2
 8000540:	009b      	lsls	r3, r3, #2
 8000542:	4413      	add	r3, r2
 8000544:	3b41      	subs	r3, #65	; 0x41
 8000546:	221f      	movs	r2, #31
 8000548:	fa02 f303 	lsl.w	r3, r2, r3
 800054c:	43db      	mvns	r3, r3
 800054e:	4018      	ands	r0, r3
 8000550:	683b      	ldr	r3, [r7, #0]
 8000552:	681c      	ldr	r4, [r3, #0]
 8000554:	683b      	ldr	r3, [r7, #0]
 8000556:	685a      	ldr	r2, [r3, #4]
 8000558:	4613      	mov	r3, r2
 800055a:	009b      	lsls	r3, r3, #2
 800055c:	4413      	add	r3, r2
 800055e:	3b41      	subs	r3, #65	; 0x41
 8000560:	fa04 f303 	lsl.w	r3, r4, r3
 8000564:	4303      	orrs	r3, r0
 8000566:	638b      	str	r3, [r1, #56]	; 0x38
 8000568:	e03c      	b.n	80005e4 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR3_RK(ADC_SQR3_SQ13, sConfig->Rank),
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 19 to 24 */
  else if (sConfig->Rank < 25)
 800056a:	683b      	ldr	r3, [r7, #0]
 800056c:	685b      	ldr	r3, [r3, #4]
 800056e:	2b18      	cmp	r3, #24
 8000570:	d81c      	bhi.n	80005ac <HAL_ADC_ConfigChannel+0x130>
  {
    MODIFY_REG(hadc->Instance->SQR2,
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	6819      	ldr	r1, [r3, #0]
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800057c:	683b      	ldr	r3, [r7, #0]
 800057e:	685a      	ldr	r2, [r3, #4]
 8000580:	4613      	mov	r3, r2
 8000582:	009b      	lsls	r3, r3, #2
 8000584:	4413      	add	r3, r2
 8000586:	3b5f      	subs	r3, #95	; 0x5f
 8000588:	221f      	movs	r2, #31
 800058a:	fa02 f303 	lsl.w	r3, r2, r3
 800058e:	43db      	mvns	r3, r3
 8000590:	4018      	ands	r0, r3
 8000592:	683b      	ldr	r3, [r7, #0]
 8000594:	681c      	ldr	r4, [r3, #0]
 8000596:	683b      	ldr	r3, [r7, #0]
 8000598:	685a      	ldr	r2, [r3, #4]
 800059a:	4613      	mov	r3, r2
 800059c:	009b      	lsls	r3, r3, #2
 800059e:	4413      	add	r3, r2
 80005a0:	3b5f      	subs	r3, #95	; 0x5f
 80005a2:	fa04 f303 	lsl.w	r3, r4, r3
 80005a6:	4303      	orrs	r3, r0
 80005a8:	634b      	str	r3, [r1, #52]	; 0x34
 80005aa:	e01b      	b.n	80005e4 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 25 to 28 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1,
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	6819      	ldr	r1, [r3, #0]
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80005b6:	683b      	ldr	r3, [r7, #0]
 80005b8:	685a      	ldr	r2, [r3, #4]
 80005ba:	4613      	mov	r3, r2
 80005bc:	009b      	lsls	r3, r3, #2
 80005be:	4413      	add	r3, r2
 80005c0:	3b7d      	subs	r3, #125	; 0x7d
 80005c2:	221f      	movs	r2, #31
 80005c4:	fa02 f303 	lsl.w	r3, r2, r3
 80005c8:	43db      	mvns	r3, r3
 80005ca:	4018      	ands	r0, r3
 80005cc:	683b      	ldr	r3, [r7, #0]
 80005ce:	681c      	ldr	r4, [r3, #0]
 80005d0:	683b      	ldr	r3, [r7, #0]
 80005d2:	685a      	ldr	r2, [r3, #4]
 80005d4:	4613      	mov	r3, r2
 80005d6:	009b      	lsls	r3, r3, #2
 80005d8:	4413      	add	r3, r2
 80005da:	3b7d      	subs	r3, #125	; 0x7d
 80005dc:	fa04 f303 	lsl.w	r3, r4, r3
 80005e0:	4303      	orrs	r3, r0
 80005e2:	630b      	str	r3, [r1, #48]	; 0x30
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 0 to 9 */
  if (sConfig->Channel < ADC_CHANNEL_10)
 80005e4:	683b      	ldr	r3, [r7, #0]
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	2b09      	cmp	r3, #9
 80005ea:	d81a      	bhi.n	8000622 <HAL_ADC_ConfigChannel+0x1a6>
  {
    MODIFY_REG(hadc->Instance->SMPR3,
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	6819      	ldr	r1, [r3, #0]
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	6958      	ldr	r0, [r3, #20]
 80005f6:	683b      	ldr	r3, [r7, #0]
 80005f8:	681a      	ldr	r2, [r3, #0]
 80005fa:	4613      	mov	r3, r2
 80005fc:	005b      	lsls	r3, r3, #1
 80005fe:	4413      	add	r3, r2
 8000600:	2207      	movs	r2, #7
 8000602:	fa02 f303 	lsl.w	r3, r2, r3
 8000606:	43db      	mvns	r3, r3
 8000608:	4018      	ands	r0, r3
 800060a:	683b      	ldr	r3, [r7, #0]
 800060c:	689c      	ldr	r4, [r3, #8]
 800060e:	683b      	ldr	r3, [r7, #0]
 8000610:	681a      	ldr	r2, [r3, #0]
 8000612:	4613      	mov	r3, r2
 8000614:	005b      	lsls	r3, r3, #1
 8000616:	4413      	add	r3, r2
 8000618:	fa04 f303 	lsl.w	r3, r4, r3
 800061c:	4303      	orrs	r3, r0
 800061e:	614b      	str	r3, [r1, #20]
 8000620:	e042      	b.n	80006a8 <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR3(ADC_SMPR3_SMP0, sConfig->Channel),
               ADC_SMPR3(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 10 to 19 */
  else if (sConfig->Channel < ADC_CHANNEL_20)
 8000622:	683b      	ldr	r3, [r7, #0]
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	2b13      	cmp	r3, #19
 8000628:	d81c      	bhi.n	8000664 <HAL_ADC_ConfigChannel+0x1e8>
  {
    MODIFY_REG(hadc->Instance->SMPR2,
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	6819      	ldr	r1, [r3, #0]
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	6918      	ldr	r0, [r3, #16]
 8000634:	683b      	ldr	r3, [r7, #0]
 8000636:	681a      	ldr	r2, [r3, #0]
 8000638:	4613      	mov	r3, r2
 800063a:	005b      	lsls	r3, r3, #1
 800063c:	4413      	add	r3, r2
 800063e:	3b1e      	subs	r3, #30
 8000640:	2207      	movs	r2, #7
 8000642:	fa02 f303 	lsl.w	r3, r2, r3
 8000646:	43db      	mvns	r3, r3
 8000648:	4018      	ands	r0, r3
 800064a:	683b      	ldr	r3, [r7, #0]
 800064c:	689c      	ldr	r4, [r3, #8]
 800064e:	683b      	ldr	r3, [r7, #0]
 8000650:	681a      	ldr	r2, [r3, #0]
 8000652:	4613      	mov	r3, r2
 8000654:	005b      	lsls	r3, r3, #1
 8000656:	4413      	add	r3, r2
 8000658:	3b1e      	subs	r3, #30
 800065a:	fa04 f303 	lsl.w	r3, r4, r3
 800065e:	4303      	orrs	r3, r0
 8000660:	610b      	str	r3, [r1, #16]
 8000662:	e021      	b.n	80006a8 <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel),
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 20 to 26 for devices Cat.1, Cat.2, Cat.3 */
  /* For channels 20 to 29 for devices Cat4, Cat.5 */
  else if (sConfig->Channel <= ADC_SMPR1_CHANNEL_MAX)
 8000664:	683b      	ldr	r3, [r7, #0]
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	2b1a      	cmp	r3, #26
 800066a:	d81c      	bhi.n	80006a6 <HAL_ADC_ConfigChannel+0x22a>
  {
    MODIFY_REG(hadc->Instance->SMPR1,
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	6819      	ldr	r1, [r3, #0]
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	68d8      	ldr	r0, [r3, #12]
 8000676:	683b      	ldr	r3, [r7, #0]
 8000678:	681a      	ldr	r2, [r3, #0]
 800067a:	4613      	mov	r3, r2
 800067c:	005b      	lsls	r3, r3, #1
 800067e:	4413      	add	r3, r2
 8000680:	3b3c      	subs	r3, #60	; 0x3c
 8000682:	2207      	movs	r2, #7
 8000684:	fa02 f303 	lsl.w	r3, r2, r3
 8000688:	43db      	mvns	r3, r3
 800068a:	4018      	ands	r0, r3
 800068c:	683b      	ldr	r3, [r7, #0]
 800068e:	689c      	ldr	r4, [r3, #8]
 8000690:	683b      	ldr	r3, [r7, #0]
 8000692:	681a      	ldr	r2, [r3, #0]
 8000694:	4613      	mov	r3, r2
 8000696:	005b      	lsls	r3, r3, #1
 8000698:	4413      	add	r3, r2
 800069a:	3b3c      	subs	r3, #60	; 0x3c
 800069c:	fa04 f303 	lsl.w	r3, r4, r3
 80006a0:	4303      	orrs	r3, r0
 80006a2:	60cb      	str	r3, [r1, #12]
 80006a4:	e000      	b.n	80006a8 <HAL_ADC_ConfigChannel+0x22c>
  __ASM volatile ("nop");
 80006a6:	bf00      	nop
    ADC_SMPR0_CHANNEL_SET(hadc, sConfig->SamplingTime, sConfig->Channel);
  }

  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80006a8:	683b      	ldr	r3, [r7, #0]
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	2b10      	cmp	r3, #16
 80006ae:	d003      	beq.n	80006b8 <HAL_ADC_ConfigChannel+0x23c>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80006b0:	683b      	ldr	r3, [r7, #0]
 80006b2:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80006b4:	2b11      	cmp	r3, #17
 80006b6:	d121      	bne.n	80006fc <HAL_ADC_ConfigChannel+0x280>
  {
      if (READ_BIT(ADC->CCR, ADC_CCR_TSVREFE) == RESET)
 80006b8:	4b15      	ldr	r3, [pc, #84]	; (8000710 <HAL_ADC_ConfigChannel+0x294>)
 80006ba:	685b      	ldr	r3, [r3, #4]
 80006bc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d11b      	bne.n	80006fc <HAL_ADC_ConfigChannel+0x280>
      {
        SET_BIT(ADC->CCR, ADC_CCR_TSVREFE);
 80006c4:	4a12      	ldr	r2, [pc, #72]	; (8000710 <HAL_ADC_ConfigChannel+0x294>)
 80006c6:	4b12      	ldr	r3, [pc, #72]	; (8000710 <HAL_ADC_ConfigChannel+0x294>)
 80006c8:	685b      	ldr	r3, [r3, #4]
 80006ca:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80006ce:	6053      	str	r3, [r2, #4]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80006d0:	683b      	ldr	r3, [r7, #0]
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	2b10      	cmp	r3, #16
 80006d6:	d111      	bne.n	80006fc <HAL_ADC_ConfigChannel+0x280>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80006d8:	4b0e      	ldr	r3, [pc, #56]	; (8000714 <HAL_ADC_ConfigChannel+0x298>)
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	4a0e      	ldr	r2, [pc, #56]	; (8000718 <HAL_ADC_ConfigChannel+0x29c>)
 80006de:	fba2 2303 	umull	r2, r3, r2, r3
 80006e2:	0c9a      	lsrs	r2, r3, #18
 80006e4:	4613      	mov	r3, r2
 80006e6:	009b      	lsls	r3, r3, #2
 80006e8:	4413      	add	r3, r2
 80006ea:	005b      	lsls	r3, r3, #1
 80006ec:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 80006ee:	e002      	b.n	80006f6 <HAL_ADC_ConfigChannel+0x27a>
          {
            wait_loop_index--;
 80006f0:	68bb      	ldr	r3, [r7, #8]
 80006f2:	3b01      	subs	r3, #1
 80006f4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 80006f6:	68bb      	ldr	r3, [r7, #8]
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d1f9      	bne.n	80006f0 <HAL_ADC_ConfigChannel+0x274>
        }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	2200      	movs	r2, #0
 8000700:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Return function status */
  return tmp_hal_status;
 8000704:	7bfb      	ldrb	r3, [r7, #15]
}
 8000706:	4618      	mov	r0, r3
 8000708:	3710      	adds	r7, #16
 800070a:	46bd      	mov	sp, r7
 800070c:	bc90      	pop	{r4, r7}
 800070e:	4770      	bx	lr
 8000710:	40012700 	.word	0x40012700
 8000714:	20000000 	.word	0x20000000
 8000718:	431bde83 	.word	0x431bde83

0800071c <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800071c:	b480      	push	{r7}
 800071e:	b085      	sub	sp, #20
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	f003 0307 	and.w	r3, r3, #7
 800072a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800072c:	4b0c      	ldr	r3, [pc, #48]	; (8000760 <NVIC_SetPriorityGrouping+0x44>)
 800072e:	68db      	ldr	r3, [r3, #12]
 8000730:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000732:	68ba      	ldr	r2, [r7, #8]
 8000734:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000738:	4013      	ands	r3, r2
 800073a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800073c:	68fb      	ldr	r3, [r7, #12]
 800073e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000740:	68bb      	ldr	r3, [r7, #8]
 8000742:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000744:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000748:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800074c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800074e:	4a04      	ldr	r2, [pc, #16]	; (8000760 <NVIC_SetPriorityGrouping+0x44>)
 8000750:	68bb      	ldr	r3, [r7, #8]
 8000752:	60d3      	str	r3, [r2, #12]
}
 8000754:	bf00      	nop
 8000756:	3714      	adds	r7, #20
 8000758:	46bd      	mov	sp, r7
 800075a:	bc80      	pop	{r7}
 800075c:	4770      	bx	lr
 800075e:	bf00      	nop
 8000760:	e000ed00 	.word	0xe000ed00

08000764 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000764:	b480      	push	{r7}
 8000766:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000768:	4b04      	ldr	r3, [pc, #16]	; (800077c <NVIC_GetPriorityGrouping+0x18>)
 800076a:	68db      	ldr	r3, [r3, #12]
 800076c:	0a1b      	lsrs	r3, r3, #8
 800076e:	f003 0307 	and.w	r3, r3, #7
}
 8000772:	4618      	mov	r0, r3
 8000774:	46bd      	mov	sp, r7
 8000776:	bc80      	pop	{r7}
 8000778:	4770      	bx	lr
 800077a:	bf00      	nop
 800077c:	e000ed00 	.word	0xe000ed00

08000780 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000780:	b480      	push	{r7}
 8000782:	b083      	sub	sp, #12
 8000784:	af00      	add	r7, sp, #0
 8000786:	4603      	mov	r3, r0
 8000788:	6039      	str	r1, [r7, #0]
 800078a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 800078c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000790:	2b00      	cmp	r3, #0
 8000792:	da0b      	bge.n	80007ac <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000794:	490d      	ldr	r1, [pc, #52]	; (80007cc <NVIC_SetPriority+0x4c>)
 8000796:	79fb      	ldrb	r3, [r7, #7]
 8000798:	f003 030f 	and.w	r3, r3, #15
 800079c:	3b04      	subs	r3, #4
 800079e:	683a      	ldr	r2, [r7, #0]
 80007a0:	b2d2      	uxtb	r2, r2
 80007a2:	0112      	lsls	r2, r2, #4
 80007a4:	b2d2      	uxtb	r2, r2
 80007a6:	440b      	add	r3, r1
 80007a8:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80007aa:	e009      	b.n	80007c0 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007ac:	4908      	ldr	r1, [pc, #32]	; (80007d0 <NVIC_SetPriority+0x50>)
 80007ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007b2:	683a      	ldr	r2, [r7, #0]
 80007b4:	b2d2      	uxtb	r2, r2
 80007b6:	0112      	lsls	r2, r2, #4
 80007b8:	b2d2      	uxtb	r2, r2
 80007ba:	440b      	add	r3, r1
 80007bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80007c0:	bf00      	nop
 80007c2:	370c      	adds	r7, #12
 80007c4:	46bd      	mov	sp, r7
 80007c6:	bc80      	pop	{r7}
 80007c8:	4770      	bx	lr
 80007ca:	bf00      	nop
 80007cc:	e000ed00 	.word	0xe000ed00
 80007d0:	e000e100 	.word	0xe000e100

080007d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007d4:	b480      	push	{r7}
 80007d6:	b089      	sub	sp, #36	; 0x24
 80007d8:	af00      	add	r7, sp, #0
 80007da:	60f8      	str	r0, [r7, #12]
 80007dc:	60b9      	str	r1, [r7, #8]
 80007de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007e0:	68fb      	ldr	r3, [r7, #12]
 80007e2:	f003 0307 	and.w	r3, r3, #7
 80007e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007e8:	69fb      	ldr	r3, [r7, #28]
 80007ea:	f1c3 0307 	rsb	r3, r3, #7
 80007ee:	2b04      	cmp	r3, #4
 80007f0:	bf28      	it	cs
 80007f2:	2304      	movcs	r3, #4
 80007f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007f6:	69fb      	ldr	r3, [r7, #28]
 80007f8:	3304      	adds	r3, #4
 80007fa:	2b06      	cmp	r3, #6
 80007fc:	d902      	bls.n	8000804 <NVIC_EncodePriority+0x30>
 80007fe:	69fb      	ldr	r3, [r7, #28]
 8000800:	3b03      	subs	r3, #3
 8000802:	e000      	b.n	8000806 <NVIC_EncodePriority+0x32>
 8000804:	2300      	movs	r3, #0
 8000806:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000808:	2201      	movs	r2, #1
 800080a:	69bb      	ldr	r3, [r7, #24]
 800080c:	fa02 f303 	lsl.w	r3, r2, r3
 8000810:	1e5a      	subs	r2, r3, #1
 8000812:	68bb      	ldr	r3, [r7, #8]
 8000814:	401a      	ands	r2, r3
 8000816:	697b      	ldr	r3, [r7, #20]
 8000818:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800081a:	2101      	movs	r1, #1
 800081c:	697b      	ldr	r3, [r7, #20]
 800081e:	fa01 f303 	lsl.w	r3, r1, r3
 8000822:	1e59      	subs	r1, r3, #1
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000828:	4313      	orrs	r3, r2
         );
}
 800082a:	4618      	mov	r0, r3
 800082c:	3724      	adds	r7, #36	; 0x24
 800082e:	46bd      	mov	sp, r7
 8000830:	bc80      	pop	{r7}
 8000832:	4770      	bx	lr

08000834 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b082      	sub	sp, #8
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	3b01      	subs	r3, #1
 8000840:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000844:	d301      	bcc.n	800084a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000846:	2301      	movs	r3, #1
 8000848:	e00f      	b.n	800086a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800084a:	4a0a      	ldr	r2, [pc, #40]	; (8000874 <SysTick_Config+0x40>)
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	3b01      	subs	r3, #1
 8000850:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000852:	210f      	movs	r1, #15
 8000854:	f04f 30ff 	mov.w	r0, #4294967295
 8000858:	f7ff ff92 	bl	8000780 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800085c:	4b05      	ldr	r3, [pc, #20]	; (8000874 <SysTick_Config+0x40>)
 800085e:	2200      	movs	r2, #0
 8000860:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000862:	4b04      	ldr	r3, [pc, #16]	; (8000874 <SysTick_Config+0x40>)
 8000864:	2207      	movs	r2, #7
 8000866:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000868:	2300      	movs	r3, #0
}
 800086a:	4618      	mov	r0, r3
 800086c:	3708      	adds	r7, #8
 800086e:	46bd      	mov	sp, r7
 8000870:	bd80      	pop	{r7, pc}
 8000872:	bf00      	nop
 8000874:	e000e010 	.word	0xe000e010

08000878 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b082      	sub	sp, #8
 800087c:	af00      	add	r7, sp, #0
 800087e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000880:	6878      	ldr	r0, [r7, #4]
 8000882:	f7ff ff4b 	bl	800071c <NVIC_SetPriorityGrouping>
}
 8000886:	bf00      	nop
 8000888:	3708      	adds	r7, #8
 800088a:	46bd      	mov	sp, r7
 800088c:	bd80      	pop	{r7, pc}

0800088e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800088e:	b580      	push	{r7, lr}
 8000890:	b086      	sub	sp, #24
 8000892:	af00      	add	r7, sp, #0
 8000894:	4603      	mov	r3, r0
 8000896:	60b9      	str	r1, [r7, #8]
 8000898:	607a      	str	r2, [r7, #4]
 800089a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800089c:	2300      	movs	r3, #0
 800089e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80008a0:	f7ff ff60 	bl	8000764 <NVIC_GetPriorityGrouping>
 80008a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80008a6:	687a      	ldr	r2, [r7, #4]
 80008a8:	68b9      	ldr	r1, [r7, #8]
 80008aa:	6978      	ldr	r0, [r7, #20]
 80008ac:	f7ff ff92 	bl	80007d4 <NVIC_EncodePriority>
 80008b0:	4602      	mov	r2, r0
 80008b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008b6:	4611      	mov	r1, r2
 80008b8:	4618      	mov	r0, r3
 80008ba:	f7ff ff61 	bl	8000780 <NVIC_SetPriority>
}
 80008be:	bf00      	nop
 80008c0:	3718      	adds	r7, #24
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}

080008c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80008c6:	b580      	push	{r7, lr}
 80008c8:	b082      	sub	sp, #8
 80008ca:	af00      	add	r7, sp, #0
 80008cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80008ce:	6878      	ldr	r0, [r7, #4]
 80008d0:	f7ff ffb0 	bl	8000834 <SysTick_Config>
 80008d4:	4603      	mov	r3, r0
}
 80008d6:	4618      	mov	r0, r3
 80008d8:	3708      	adds	r7, #8
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}
	...

080008e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 80008e0:	b480      	push	{r7}
 80008e2:	b087      	sub	sp, #28
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
 80008e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80008ea:	2300      	movs	r3, #0
 80008ec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80008ee:	2300      	movs	r3, #0
 80008f0:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 80008f2:	2300      	movs	r3, #0
 80008f4:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80008f6:	e154      	b.n	8000ba2 <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80008f8:	683b      	ldr	r3, [r7, #0]
 80008fa:	681a      	ldr	r2, [r3, #0]
 80008fc:	2101      	movs	r1, #1
 80008fe:	697b      	ldr	r3, [r7, #20]
 8000900:	fa01 f303 	lsl.w	r3, r1, r3
 8000904:	4013      	ands	r3, r2
 8000906:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 8000908:	68fb      	ldr	r3, [r7, #12]
 800090a:	2b00      	cmp	r3, #0
 800090c:	f000 8146 	beq.w	8000b9c <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8000910:	683b      	ldr	r3, [r7, #0]
 8000912:	685b      	ldr	r3, [r3, #4]
 8000914:	2b02      	cmp	r3, #2
 8000916:	d003      	beq.n	8000920 <HAL_GPIO_Init+0x40>
 8000918:	683b      	ldr	r3, [r7, #0]
 800091a:	685b      	ldr	r3, [r3, #4]
 800091c:	2b12      	cmp	r3, #18
 800091e:	d123      	bne.n	8000968 <HAL_GPIO_Init+0x88>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */ 
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 8000920:	697b      	ldr	r3, [r7, #20]
 8000922:	08da      	lsrs	r2, r3, #3
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	3208      	adds	r2, #8
 8000928:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800092c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4)) ;      
 800092e:	697b      	ldr	r3, [r7, #20]
 8000930:	f003 0307 	and.w	r3, r3, #7
 8000934:	009b      	lsls	r3, r3, #2
 8000936:	220f      	movs	r2, #15
 8000938:	fa02 f303 	lsl.w	r3, r2, r3
 800093c:	43db      	mvns	r3, r3
 800093e:	693a      	ldr	r2, [r7, #16]
 8000940:	4013      	ands	r3, r2
 8000942:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));       
 8000944:	683b      	ldr	r3, [r7, #0]
 8000946:	691a      	ldr	r2, [r3, #16]
 8000948:	697b      	ldr	r3, [r7, #20]
 800094a:	f003 0307 	and.w	r3, r3, #7
 800094e:	009b      	lsls	r3, r3, #2
 8000950:	fa02 f303 	lsl.w	r3, r2, r3
 8000954:	693a      	ldr	r2, [r7, #16]
 8000956:	4313      	orrs	r3, r2
 8000958:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 800095a:	697b      	ldr	r3, [r7, #20]
 800095c:	08da      	lsrs	r2, r3, #3
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	3208      	adds	r2, #8
 8000962:	6939      	ldr	r1, [r7, #16]
 8000964:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));   
 800096e:	697b      	ldr	r3, [r7, #20]
 8000970:	005b      	lsls	r3, r3, #1
 8000972:	2203      	movs	r2, #3
 8000974:	fa02 f303 	lsl.w	r3, r2, r3
 8000978:	43db      	mvns	r3, r3
 800097a:	693a      	ldr	r2, [r7, #16]
 800097c:	4013      	ands	r3, r2
 800097e:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000980:	683b      	ldr	r3, [r7, #0]
 8000982:	685b      	ldr	r3, [r3, #4]
 8000984:	f003 0203 	and.w	r2, r3, #3
 8000988:	697b      	ldr	r3, [r7, #20]
 800098a:	005b      	lsls	r3, r3, #1
 800098c:	fa02 f303 	lsl.w	r3, r2, r3
 8000990:	693a      	ldr	r2, [r7, #16]
 8000992:	4313      	orrs	r3, r2
 8000994:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	693a      	ldr	r2, [r7, #16]
 800099a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800099c:	683b      	ldr	r3, [r7, #0]
 800099e:	685b      	ldr	r3, [r3, #4]
 80009a0:	2b01      	cmp	r3, #1
 80009a2:	d00b      	beq.n	80009bc <HAL_GPIO_Init+0xdc>
 80009a4:	683b      	ldr	r3, [r7, #0]
 80009a6:	685b      	ldr	r3, [r3, #4]
 80009a8:	2b02      	cmp	r3, #2
 80009aa:	d007      	beq.n	80009bc <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80009ac:	683b      	ldr	r3, [r7, #0]
 80009ae:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80009b0:	2b11      	cmp	r3, #17
 80009b2:	d003      	beq.n	80009bc <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80009b4:	683b      	ldr	r3, [r7, #0]
 80009b6:	685b      	ldr	r3, [r3, #4]
 80009b8:	2b12      	cmp	r3, #18
 80009ba:	d130      	bne.n	8000a1e <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	689b      	ldr	r3, [r3, #8]
 80009c0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80009c2:	697b      	ldr	r3, [r7, #20]
 80009c4:	005b      	lsls	r3, r3, #1
 80009c6:	2203      	movs	r2, #3
 80009c8:	fa02 f303 	lsl.w	r3, r2, r3
 80009cc:	43db      	mvns	r3, r3
 80009ce:	693a      	ldr	r2, [r7, #16]
 80009d0:	4013      	ands	r3, r2
 80009d2:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 80009d4:	683b      	ldr	r3, [r7, #0]
 80009d6:	68da      	ldr	r2, [r3, #12]
 80009d8:	697b      	ldr	r3, [r7, #20]
 80009da:	005b      	lsls	r3, r3, #1
 80009dc:	fa02 f303 	lsl.w	r3, r2, r3
 80009e0:	693a      	ldr	r2, [r7, #16]
 80009e2:	4313      	orrs	r3, r2
 80009e4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	693a      	ldr	r2, [r7, #16]
 80009ea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	685b      	ldr	r3, [r3, #4]
 80009f0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80009f2:	2201      	movs	r2, #1
 80009f4:	697b      	ldr	r3, [r7, #20]
 80009f6:	fa02 f303 	lsl.w	r3, r2, r3
 80009fa:	43db      	mvns	r3, r3
 80009fc:	693a      	ldr	r2, [r7, #16]
 80009fe:	4013      	ands	r3, r2
 8000a00:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8000a02:	683b      	ldr	r3, [r7, #0]
 8000a04:	685b      	ldr	r3, [r3, #4]
 8000a06:	091b      	lsrs	r3, r3, #4
 8000a08:	f003 0201 	and.w	r2, r3, #1
 8000a0c:	697b      	ldr	r3, [r7, #20]
 8000a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a12:	693a      	ldr	r2, [r7, #16]
 8000a14:	4313      	orrs	r3, r2
 8000a16:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	693a      	ldr	r2, [r7, #16]
 8000a1c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	68db      	ldr	r3, [r3, #12]
 8000a22:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8000a24:	697b      	ldr	r3, [r7, #20]
 8000a26:	005b      	lsls	r3, r3, #1
 8000a28:	2203      	movs	r2, #3
 8000a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a2e:	43db      	mvns	r3, r3
 8000a30:	693a      	ldr	r2, [r7, #16]
 8000a32:	4013      	ands	r3, r2
 8000a34:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8000a36:	683b      	ldr	r3, [r7, #0]
 8000a38:	689a      	ldr	r2, [r3, #8]
 8000a3a:	697b      	ldr	r3, [r7, #20]
 8000a3c:	005b      	lsls	r3, r3, #1
 8000a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a42:	693a      	ldr	r2, [r7, #16]
 8000a44:	4313      	orrs	r3, r2
 8000a46:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	693a      	ldr	r2, [r7, #16]
 8000a4c:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000a4e:	683b      	ldr	r3, [r7, #0]
 8000a50:	685b      	ldr	r3, [r3, #4]
 8000a52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	f000 80a0 	beq.w	8000b9c <HAL_GPIO_Init+0x2bc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a5c:	4a57      	ldr	r2, [pc, #348]	; (8000bbc <HAL_GPIO_Init+0x2dc>)
 8000a5e:	4b57      	ldr	r3, [pc, #348]	; (8000bbc <HAL_GPIO_Init+0x2dc>)
 8000a60:	6a1b      	ldr	r3, [r3, #32]
 8000a62:	f043 0301 	orr.w	r3, r3, #1
 8000a66:	6213      	str	r3, [r2, #32]
 8000a68:	4b54      	ldr	r3, [pc, #336]	; (8000bbc <HAL_GPIO_Init+0x2dc>)
 8000a6a:	6a1b      	ldr	r3, [r3, #32]
 8000a6c:	f003 0301 	and.w	r3, r3, #1
 8000a70:	60bb      	str	r3, [r7, #8]
 8000a72:	68bb      	ldr	r3, [r7, #8]
        
        temp = SYSCFG->EXTICR[position >> 2];
 8000a74:	4a52      	ldr	r2, [pc, #328]	; (8000bc0 <HAL_GPIO_Init+0x2e0>)
 8000a76:	697b      	ldr	r3, [r7, #20]
 8000a78:	089b      	lsrs	r3, r3, #2
 8000a7a:	3302      	adds	r3, #2
 8000a7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a80:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8000a82:	697b      	ldr	r3, [r7, #20]
 8000a84:	f003 0303 	and.w	r3, r3, #3
 8000a88:	009b      	lsls	r3, r3, #2
 8000a8a:	220f      	movs	r2, #15
 8000a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a90:	43db      	mvns	r3, r3
 8000a92:	693a      	ldr	r2, [r7, #16]
 8000a94:	4013      	ands	r3, r2
 8000a96:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	4a4a      	ldr	r2, [pc, #296]	; (8000bc4 <HAL_GPIO_Init+0x2e4>)
 8000a9c:	4293      	cmp	r3, r2
 8000a9e:	d019      	beq.n	8000ad4 <HAL_GPIO_Init+0x1f4>
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	4a49      	ldr	r2, [pc, #292]	; (8000bc8 <HAL_GPIO_Init+0x2e8>)
 8000aa4:	4293      	cmp	r3, r2
 8000aa6:	d013      	beq.n	8000ad0 <HAL_GPIO_Init+0x1f0>
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	4a48      	ldr	r2, [pc, #288]	; (8000bcc <HAL_GPIO_Init+0x2ec>)
 8000aac:	4293      	cmp	r3, r2
 8000aae:	d00d      	beq.n	8000acc <HAL_GPIO_Init+0x1ec>
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	4a47      	ldr	r2, [pc, #284]	; (8000bd0 <HAL_GPIO_Init+0x2f0>)
 8000ab4:	4293      	cmp	r3, r2
 8000ab6:	d007      	beq.n	8000ac8 <HAL_GPIO_Init+0x1e8>
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	4a46      	ldr	r2, [pc, #280]	; (8000bd4 <HAL_GPIO_Init+0x2f4>)
 8000abc:	4293      	cmp	r3, r2
 8000abe:	d101      	bne.n	8000ac4 <HAL_GPIO_Init+0x1e4>
 8000ac0:	2304      	movs	r3, #4
 8000ac2:	e008      	b.n	8000ad6 <HAL_GPIO_Init+0x1f6>
 8000ac4:	2305      	movs	r3, #5
 8000ac6:	e006      	b.n	8000ad6 <HAL_GPIO_Init+0x1f6>
 8000ac8:	2303      	movs	r3, #3
 8000aca:	e004      	b.n	8000ad6 <HAL_GPIO_Init+0x1f6>
 8000acc:	2302      	movs	r3, #2
 8000ace:	e002      	b.n	8000ad6 <HAL_GPIO_Init+0x1f6>
 8000ad0:	2301      	movs	r3, #1
 8000ad2:	e000      	b.n	8000ad6 <HAL_GPIO_Init+0x1f6>
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	697a      	ldr	r2, [r7, #20]
 8000ad8:	f002 0203 	and.w	r2, r2, #3
 8000adc:	0092      	lsls	r2, r2, #2
 8000ade:	4093      	lsls	r3, r2
 8000ae0:	693a      	ldr	r2, [r7, #16]
 8000ae2:	4313      	orrs	r3, r2
 8000ae4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8000ae6:	4936      	ldr	r1, [pc, #216]	; (8000bc0 <HAL_GPIO_Init+0x2e0>)
 8000ae8:	697b      	ldr	r3, [r7, #20]
 8000aea:	089b      	lsrs	r3, r3, #2
 8000aec:	3302      	adds	r3, #2
 8000aee:	693a      	ldr	r2, [r7, #16]
 8000af0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000af4:	4b38      	ldr	r3, [pc, #224]	; (8000bd8 <HAL_GPIO_Init+0x2f8>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000afa:	68fb      	ldr	r3, [r7, #12]
 8000afc:	43db      	mvns	r3, r3
 8000afe:	693a      	ldr	r2, [r7, #16]
 8000b00:	4013      	ands	r3, r2
 8000b02:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000b04:	683b      	ldr	r3, [r7, #0]
 8000b06:	685b      	ldr	r3, [r3, #4]
 8000b08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d003      	beq.n	8000b18 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(temp, iocurrent); 
 8000b10:	693a      	ldr	r2, [r7, #16]
 8000b12:	68fb      	ldr	r3, [r7, #12]
 8000b14:	4313      	orrs	r3, r2
 8000b16:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000b18:	4a2f      	ldr	r2, [pc, #188]	; (8000bd8 <HAL_GPIO_Init+0x2f8>)
 8000b1a:	693b      	ldr	r3, [r7, #16]
 8000b1c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000b1e:	4b2e      	ldr	r3, [pc, #184]	; (8000bd8 <HAL_GPIO_Init+0x2f8>)
 8000b20:	685b      	ldr	r3, [r3, #4]
 8000b22:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 8000b24:	68fb      	ldr	r3, [r7, #12]
 8000b26:	43db      	mvns	r3, r3
 8000b28:	693a      	ldr	r2, [r7, #16]
 8000b2a:	4013      	ands	r3, r2
 8000b2c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000b2e:	683b      	ldr	r3, [r7, #0]
 8000b30:	685b      	ldr	r3, [r3, #4]
 8000b32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d003      	beq.n	8000b42 <HAL_GPIO_Init+0x262>
        {
          SET_BIT(temp, iocurrent); 
 8000b3a:	693a      	ldr	r2, [r7, #16]
 8000b3c:	68fb      	ldr	r3, [r7, #12]
 8000b3e:	4313      	orrs	r3, r2
 8000b40:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000b42:	4a25      	ldr	r2, [pc, #148]	; (8000bd8 <HAL_GPIO_Init+0x2f8>)
 8000b44:	693b      	ldr	r3, [r7, #16]
 8000b46:	6053      	str	r3, [r2, #4]
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000b48:	4b23      	ldr	r3, [pc, #140]	; (8000bd8 <HAL_GPIO_Init+0x2f8>)
 8000b4a:	689b      	ldr	r3, [r3, #8]
 8000b4c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000b4e:	68fb      	ldr	r3, [r7, #12]
 8000b50:	43db      	mvns	r3, r3
 8000b52:	693a      	ldr	r2, [r7, #16]
 8000b54:	4013      	ands	r3, r2
 8000b56:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b58:	683b      	ldr	r3, [r7, #0]
 8000b5a:	685b      	ldr	r3, [r3, #4]
 8000b5c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d003      	beq.n	8000b6c <HAL_GPIO_Init+0x28c>
        {
          SET_BIT(temp, iocurrent); 
 8000b64:	693a      	ldr	r2, [r7, #16]
 8000b66:	68fb      	ldr	r3, [r7, #12]
 8000b68:	4313      	orrs	r3, r2
 8000b6a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000b6c:	4a1a      	ldr	r2, [pc, #104]	; (8000bd8 <HAL_GPIO_Init+0x2f8>)
 8000b6e:	693b      	ldr	r3, [r7, #16]
 8000b70:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000b72:	4b19      	ldr	r3, [pc, #100]	; (8000bd8 <HAL_GPIO_Init+0x2f8>)
 8000b74:	68db      	ldr	r3, [r3, #12]
 8000b76:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000b78:	68fb      	ldr	r3, [r7, #12]
 8000b7a:	43db      	mvns	r3, r3
 8000b7c:	693a      	ldr	r2, [r7, #16]
 8000b7e:	4013      	ands	r3, r2
 8000b80:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b82:	683b      	ldr	r3, [r7, #0]
 8000b84:	685b      	ldr	r3, [r3, #4]
 8000b86:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d003      	beq.n	8000b96 <HAL_GPIO_Init+0x2b6>
        {
          SET_BIT(temp, iocurrent); 
 8000b8e:	693a      	ldr	r2, [r7, #16]
 8000b90:	68fb      	ldr	r3, [r7, #12]
 8000b92:	4313      	orrs	r3, r2
 8000b94:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000b96:	4a10      	ldr	r2, [pc, #64]	; (8000bd8 <HAL_GPIO_Init+0x2f8>)
 8000b98:	693b      	ldr	r3, [r7, #16]
 8000b9a:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 8000b9c:	697b      	ldr	r3, [r7, #20]
 8000b9e:	3301      	adds	r3, #1
 8000ba0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8000ba2:	683b      	ldr	r3, [r7, #0]
 8000ba4:	681a      	ldr	r2, [r3, #0]
 8000ba6:	697b      	ldr	r3, [r7, #20]
 8000ba8:	fa22 f303 	lsr.w	r3, r2, r3
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	f47f aea3 	bne.w	80008f8 <HAL_GPIO_Init+0x18>
  } 
}
 8000bb2:	bf00      	nop
 8000bb4:	371c      	adds	r7, #28
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bc80      	pop	{r7}
 8000bba:	4770      	bx	lr
 8000bbc:	40023800 	.word	0x40023800
 8000bc0:	40010000 	.word	0x40010000
 8000bc4:	40020000 	.word	0x40020000
 8000bc8:	40020400 	.word	0x40020400
 8000bcc:	40020800 	.word	0x40020800
 8000bd0:	40020c00 	.word	0x40020c00
 8000bd4:	40021000 	.word	0x40021000
 8000bd8:	40010400 	.word	0x40010400

08000bdc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	b085      	sub	sp, #20
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
 8000be4:	460b      	mov	r3, r1
 8000be6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	691a      	ldr	r2, [r3, #16]
 8000bec:	887b      	ldrh	r3, [r7, #2]
 8000bee:	4013      	ands	r3, r2
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d002      	beq.n	8000bfa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000bf4:	2301      	movs	r3, #1
 8000bf6:	73fb      	strb	r3, [r7, #15]
 8000bf8:	e001      	b.n	8000bfe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000bfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c00:	4618      	mov	r0, r3
 8000c02:	3714      	adds	r7, #20
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bc80      	pop	{r7}
 8000c08:	4770      	bx	lr

08000c0a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000c0a:	b480      	push	{r7}
 8000c0c:	b083      	sub	sp, #12
 8000c0e:	af00      	add	r7, sp, #0
 8000c10:	6078      	str	r0, [r7, #4]
 8000c12:	460b      	mov	r3, r1
 8000c14:	807b      	strh	r3, [r7, #2]
 8000c16:	4613      	mov	r3, r2
 8000c18:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000c1a:	787b      	ldrb	r3, [r7, #1]
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d003      	beq.n	8000c28 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000c20:	887a      	ldrh	r2, [r7, #2]
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 8000c26:	e003      	b.n	8000c30 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8000c28:	887b      	ldrh	r3, [r7, #2]
 8000c2a:	041a      	lsls	r2, r3, #16
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	619a      	str	r2, [r3, #24]
}
 8000c30:	bf00      	nop
 8000c32:	370c      	adds	r7, #12
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bc80      	pop	{r7}
 8000c38:	4770      	bx	lr
	...

08000c3c <HAL_LCD_Init>:
  *         The LCD HighDrive can be enabled/disabled using related macros up to user.
  * @param  hlcd: LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b084      	sub	sp, #16
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 8000c44:	2300      	movs	r3, #0
 8000c46:	60bb      	str	r3, [r7, #8]
  uint8_t counter = 0;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	73fb      	strb	r3, [r7, #15]
    
  /* Check the LCD handle allocation */
  if(hlcd == NULL)
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d101      	bne.n	8000c56 <HAL_LCD_Init+0x1a>
  {
    return HAL_ERROR;
 8000c52:	2301      	movs	r3, #1
 8000c54:	e0a8      	b.n	8000da8 <HAL_LCD_Init+0x16c>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast)); 
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency)); 
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode)); 
  assert_param(IS_LCD_MUXSEGMENT(hlcd->Init.MuxSegment));
  
  if(hlcd->State == HAL_LCD_STATE_RESET)
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000c5c:	b2db      	uxtb	r3, r3
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d106      	bne.n	8000c70 <HAL_LCD_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	2200      	movs	r2, #0
 8000c66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 8000c6a:	6878      	ldr	r0, [r7, #4]
 8000c6c:	f001 fe42 	bl	80028f4 <HAL_LCD_MspInit>
  }
  
  hlcd->State = HAL_LCD_STATE_BUSY;
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	2202      	movs	r2, #2
 8000c74:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	687a      	ldr	r2, [r7, #4]
 8000c7e:	6812      	ldr	r2, [r2, #0]
 8000c80:	6812      	ldr	r2, [r2, #0]
 8000c82:	f022 0201 	bic.w	r2, r2, #1
 8000c86:	601a      	str	r2, [r3, #0]
  
  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8000c88:	2300      	movs	r3, #0
 8000c8a:	73fb      	strb	r3, [r7, #15]
 8000c8c:	e00a      	b.n	8000ca4 <HAL_LCD_Init+0x68>
  {
    hlcd->Instance->RAM[counter] = 0;
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	681a      	ldr	r2, [r3, #0]
 8000c92:	7bfb      	ldrb	r3, [r7, #15]
 8000c94:	3304      	adds	r3, #4
 8000c96:	009b      	lsls	r3, r3, #2
 8000c98:	4413      	add	r3, r2
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	605a      	str	r2, [r3, #4]
  for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8000c9e:	7bfb      	ldrb	r3, [r7, #15]
 8000ca0:	3301      	adds	r3, #1
 8000ca2:	73fb      	strb	r3, [r7, #15]
 8000ca4:	7bfb      	ldrb	r3, [r7, #15]
 8000ca6:	2b0f      	cmp	r3, #15
 8000ca8:	d9f1      	bls.n	8000c8e <HAL_LCD_Init+0x52>
  }
  /* Enable the display request */
  SET_BIT(hlcd->Instance->SR, LCD_SR_UDR);
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	687a      	ldr	r2, [r7, #4]
 8000cb0:	6812      	ldr	r2, [r2, #0]
 8000cb2:	6892      	ldr	r2, [r2, #8]
 8000cb4:	f042 0204 	orr.w	r2, r2, #4
 8000cb8:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value 
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD[0] bit according to hlcd->Init.HighDrive value */
   MODIFY_REG(hlcd->Instance->FCR, \
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	681a      	ldr	r2, [r3, #0]
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	6859      	ldr	r1, [r3, #4]
 8000cc4:	4b3a      	ldr	r3, [pc, #232]	; (8000db0 <HAL_LCD_Init+0x174>)
 8000cc6:	400b      	ands	r3, r1
 8000cc8:	6879      	ldr	r1, [r7, #4]
 8000cca:	6848      	ldr	r0, [r1, #4]
 8000ccc:	6879      	ldr	r1, [r7, #4]
 8000cce:	6889      	ldr	r1, [r1, #8]
 8000cd0:	4308      	orrs	r0, r1
 8000cd2:	6879      	ldr	r1, [r7, #4]
 8000cd4:	6a89      	ldr	r1, [r1, #40]	; 0x28
 8000cd6:	4308      	orrs	r0, r1
 8000cd8:	6879      	ldr	r1, [r7, #4]
 8000cda:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8000cdc:	4308      	orrs	r0, r1
 8000cde:	6879      	ldr	r1, [r7, #4]
 8000ce0:	69c9      	ldr	r1, [r1, #28]
 8000ce2:	4308      	orrs	r0, r1
 8000ce4:	6879      	ldr	r1, [r7, #4]
 8000ce6:	6a09      	ldr	r1, [r1, #32]
 8000ce8:	4308      	orrs	r0, r1
 8000cea:	6879      	ldr	r1, [r7, #4]
 8000cec:	6989      	ldr	r1, [r1, #24]
 8000cee:	4308      	orrs	r0, r1
 8000cf0:	6879      	ldr	r1, [r7, #4]
 8000cf2:	6a49      	ldr	r1, [r1, #36]	; 0x24
 8000cf4:	4301      	orrs	r1, r0
 8000cf6:	430b      	orrs	r3, r1
 8000cf8:	6053      	str	r3, [r2, #4]
             hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register 
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  LCD_WaitForSynchro(hlcd);
 8000cfa:	6878      	ldr	r0, [r7, #4]
 8000cfc:	f000 f85a 	bl	8000db4 <LCD_WaitForSynchro>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value 
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	687a      	ldr	r2, [r7, #4]
 8000d06:	6812      	ldr	r2, [r2, #0]
 8000d08:	6812      	ldr	r2, [r2, #0]
 8000d0a:	f022 01fe 	bic.w	r1, r2, #254	; 0xfe
 8000d0e:	687a      	ldr	r2, [r7, #4]
 8000d10:	68d0      	ldr	r0, [r2, #12]
 8000d12:	687a      	ldr	r2, [r7, #4]
 8000d14:	6912      	ldr	r2, [r2, #16]
 8000d16:	4310      	orrs	r0, r2
 8000d18:	687a      	ldr	r2, [r7, #4]
 8000d1a:	6952      	ldr	r2, [r2, #20]
 8000d1c:	4310      	orrs	r0, r2
 8000d1e:	687a      	ldr	r2, [r7, #4]
 8000d20:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8000d22:	4302      	orrs	r2, r0
 8000d24:	430a      	orrs	r2, r1
 8000d26:	601a      	str	r2, [r3, #0]
    (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
    (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));
  
  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	687a      	ldr	r2, [r7, #4]
 8000d2e:	6812      	ldr	r2, [r2, #0]
 8000d30:	6812      	ldr	r2, [r2, #0]
 8000d32:	f042 0201 	orr.w	r2, r2, #1
 8000d36:	601a      	str	r2, [r3, #0]
  
  /* Get timeout */
  tickstart = HAL_GetTick();
 8000d38:	f7ff fa58 	bl	80001ec <HAL_GetTick>
 8000d3c:	60b8      	str	r0, [r7, #8]
      
  /* Wait Until the LCD is enabled */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8000d3e:	e00c      	b.n	8000d5a <HAL_LCD_Init+0x11e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8000d40:	f7ff fa54 	bl	80001ec <HAL_GetTick>
 8000d44:	4602      	mov	r2, r0
 8000d46:	68bb      	ldr	r3, [r7, #8]
 8000d48:	1ad3      	subs	r3, r2, r3
 8000d4a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000d4e:	d904      	bls.n	8000d5a <HAL_LCD_Init+0x11e>
    { 
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;     
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	2208      	movs	r2, #8
 8000d54:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8000d56:	2303      	movs	r3, #3
 8000d58:	e026      	b.n	8000da8 <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	689b      	ldr	r3, [r3, #8]
 8000d60:	f003 0301 	and.w	r3, r3, #1
 8000d64:	2b01      	cmp	r3, #1
 8000d66:	d1eb      	bne.n	8000d40 <HAL_LCD_Init+0x104>
    } 
  }
  
  /* Get timeout */
  tickstart = HAL_GetTick();
 8000d68:	f7ff fa40 	bl	80001ec <HAL_GetTick>
 8000d6c:	60b8      	str	r0, [r7, #8]
  
  /*!< Wait Until the LCD Booster is ready */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8000d6e:	e00c      	b.n	8000d8a <HAL_LCD_Init+0x14e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8000d70:	f7ff fa3c 	bl	80001ec <HAL_GetTick>
 8000d74:	4602      	mov	r2, r0
 8000d76:	68bb      	ldr	r3, [r7, #8]
 8000d78:	1ad3      	subs	r3, r2, r3
 8000d7a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000d7e:	d904      	bls.n	8000d8a <HAL_LCD_Init+0x14e>
    {   
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;  
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	2210      	movs	r2, #16
 8000d84:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8000d86:	2303      	movs	r3, #3
 8000d88:	e00e      	b.n	8000da8 <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	689b      	ldr	r3, [r3, #8]
 8000d90:	f003 0310 	and.w	r3, r3, #16
 8000d94:	2b10      	cmp	r3, #16
 8000d96:	d1eb      	bne.n	8000d70 <HAL_LCD_Init+0x134>
    } 
  }
 
  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State= HAL_LCD_STATE_READY;
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	2201      	movs	r2, #1
 8000da2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  return HAL_OK;
 8000da6:	2300      	movs	r3, #0
}
 8000da8:	4618      	mov	r0, r3
 8000daa:	3710      	adds	r7, #16
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bd80      	pop	{r7, pc}
 8000db0:	fc00000f 	.word	0xfc00000f

08000db4 <LCD_WaitForSynchro>:
  * @brief  Waits until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b084      	sub	sp, #16
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00; 
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	60fb      	str	r3, [r7, #12]
  
  /* Get timeout */
  tickstart = HAL_GetTick();
 8000dc0:	f7ff fa14 	bl	80001ec <HAL_GetTick>
 8000dc4:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8000dc6:	e00c      	b.n	8000de2 <LCD_WaitForSynchro+0x2e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8000dc8:	f7ff fa10 	bl	80001ec <HAL_GetTick>
 8000dcc:	4602      	mov	r2, r0
 8000dce:	68fb      	ldr	r3, [r7, #12]
 8000dd0:	1ad3      	subs	r3, r2, r3
 8000dd2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000dd6:	d904      	bls.n	8000de2 <LCD_WaitForSynchro+0x2e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	2201      	movs	r2, #1
 8000ddc:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8000dde:	2303      	movs	r3, #3
 8000de0:	e007      	b.n	8000df2 <LCD_WaitForSynchro+0x3e>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	689b      	ldr	r3, [r3, #8]
 8000de8:	f003 0320 	and.w	r3, r3, #32
 8000dec:	2b20      	cmp	r3, #32
 8000dee:	d1eb      	bne.n	8000dc8 <LCD_WaitForSynchro+0x14>
    }
  }

  return HAL_OK;
 8000df0:	2300      	movs	r3, #0
}
 8000df2:	4618      	mov	r0, r3
 8000df4:	3710      	adds	r7, #16
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}
	...

08000dfc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b0e6      	sub	sp, #408	; 0x198
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	1d3b      	adds	r3, r7, #4
 8000e04:	6018      	str	r0, [r3, #0]
   uint32_t tickstart = 0U;
 8000e06:	2300      	movs	r3, #0
 8000e08:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e0c:	1d3b      	adds	r3, r7, #4
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	f003 0301 	and.w	r3, r3, #1
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	f000 8123 	beq.w	8001062 <HAL_RCC_OscConfig+0x266>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000e1c:	4bbc      	ldr	r3, [pc, #752]	; (8001110 <HAL_RCC_OscConfig+0x314>)
 8000e1e:	689b      	ldr	r3, [r3, #8]
 8000e20:	f003 030c 	and.w	r3, r3, #12
 8000e24:	2b08      	cmp	r3, #8
 8000e26:	d00c      	beq.n	8000e42 <HAL_RCC_OscConfig+0x46>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000e28:	4bb9      	ldr	r3, [pc, #740]	; (8001110 <HAL_RCC_OscConfig+0x314>)
 8000e2a:	689b      	ldr	r3, [r3, #8]
 8000e2c:	f003 030c 	and.w	r3, r3, #12
 8000e30:	2b0c      	cmp	r3, #12
 8000e32:	d146      	bne.n	8000ec2 <HAL_RCC_OscConfig+0xc6>
 8000e34:	4bb6      	ldr	r3, [pc, #728]	; (8001110 <HAL_RCC_OscConfig+0x314>)
 8000e36:	689b      	ldr	r3, [r3, #8]
 8000e38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e40:	d13f      	bne.n	8000ec2 <HAL_RCC_OscConfig+0xc6>
 8000e42:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e46:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e4a:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8000e4e:	fa93 f3a3 	rbit	r3, r3
 8000e52:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
  return(result);
 8000e56:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e5a:	fab3 f383 	clz	r3, r3
 8000e5e:	b2db      	uxtb	r3, r3
 8000e60:	095b      	lsrs	r3, r3, #5
 8000e62:	b2db      	uxtb	r3, r3
 8000e64:	f043 0301 	orr.w	r3, r3, #1
 8000e68:	b2db      	uxtb	r3, r3
 8000e6a:	2b01      	cmp	r3, #1
 8000e6c:	d102      	bne.n	8000e74 <HAL_RCC_OscConfig+0x78>
 8000e6e:	4ba8      	ldr	r3, [pc, #672]	; (8001110 <HAL_RCC_OscConfig+0x314>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	e001      	b.n	8000e78 <HAL_RCC_OscConfig+0x7c>
 8000e74:	4ba6      	ldr	r3, [pc, #664]	; (8001110 <HAL_RCC_OscConfig+0x314>)
 8000e76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e78:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000e7c:	f8c7 2184 	str.w	r2, [r7, #388]	; 0x184
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e80:	f8d7 2184 	ldr.w	r2, [r7, #388]	; 0x184
 8000e84:	fa92 f2a2 	rbit	r2, r2
 8000e88:	f8c7 2180 	str.w	r2, [r7, #384]	; 0x180
  return(result);
 8000e8c:	f8d7 2180 	ldr.w	r2, [r7, #384]	; 0x180
 8000e90:	fab2 f282 	clz	r2, r2
 8000e94:	b252      	sxtb	r2, r2
 8000e96:	f042 0220 	orr.w	r2, r2, #32
 8000e9a:	b252      	sxtb	r2, r2
 8000e9c:	b2d2      	uxtb	r2, r2
 8000e9e:	f002 021f 	and.w	r2, r2, #31
 8000ea2:	2101      	movs	r1, #1
 8000ea4:	fa01 f202 	lsl.w	r2, r1, r2
 8000ea8:	4013      	ands	r3, r2
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	f000 80d8 	beq.w	8001060 <HAL_RCC_OscConfig+0x264>
 8000eb0:	1d3b      	adds	r3, r7, #4
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	685b      	ldr	r3, [r3, #4]
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	f040 80d2 	bne.w	8001060 <HAL_RCC_OscConfig+0x264>
      {
        return HAL_ERROR;
 8000ebc:	2301      	movs	r3, #1
 8000ebe:	f000 bf10 	b.w	8001ce2 <HAL_RCC_OscConfig+0xee6>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ec2:	1d3b      	adds	r3, r7, #4
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	685b      	ldr	r3, [r3, #4]
 8000ec8:	2b01      	cmp	r3, #1
 8000eca:	d106      	bne.n	8000eda <HAL_RCC_OscConfig+0xde>
 8000ecc:	4a90      	ldr	r2, [pc, #576]	; (8001110 <HAL_RCC_OscConfig+0x314>)
 8000ece:	4b90      	ldr	r3, [pc, #576]	; (8001110 <HAL_RCC_OscConfig+0x314>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ed6:	6013      	str	r3, [r2, #0]
 8000ed8:	e02f      	b.n	8000f3a <HAL_RCC_OscConfig+0x13e>
 8000eda:	1d3b      	adds	r3, r7, #4
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	685b      	ldr	r3, [r3, #4]
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d10c      	bne.n	8000efe <HAL_RCC_OscConfig+0x102>
 8000ee4:	4a8a      	ldr	r2, [pc, #552]	; (8001110 <HAL_RCC_OscConfig+0x314>)
 8000ee6:	4b8a      	ldr	r3, [pc, #552]	; (8001110 <HAL_RCC_OscConfig+0x314>)
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000eee:	6013      	str	r3, [r2, #0]
 8000ef0:	4a87      	ldr	r2, [pc, #540]	; (8001110 <HAL_RCC_OscConfig+0x314>)
 8000ef2:	4b87      	ldr	r3, [pc, #540]	; (8001110 <HAL_RCC_OscConfig+0x314>)
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000efa:	6013      	str	r3, [r2, #0]
 8000efc:	e01d      	b.n	8000f3a <HAL_RCC_OscConfig+0x13e>
 8000efe:	1d3b      	adds	r3, r7, #4
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	685b      	ldr	r3, [r3, #4]
 8000f04:	2b05      	cmp	r3, #5
 8000f06:	d10c      	bne.n	8000f22 <HAL_RCC_OscConfig+0x126>
 8000f08:	4a81      	ldr	r2, [pc, #516]	; (8001110 <HAL_RCC_OscConfig+0x314>)
 8000f0a:	4b81      	ldr	r3, [pc, #516]	; (8001110 <HAL_RCC_OscConfig+0x314>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f12:	6013      	str	r3, [r2, #0]
 8000f14:	4a7e      	ldr	r2, [pc, #504]	; (8001110 <HAL_RCC_OscConfig+0x314>)
 8000f16:	4b7e      	ldr	r3, [pc, #504]	; (8001110 <HAL_RCC_OscConfig+0x314>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f1e:	6013      	str	r3, [r2, #0]
 8000f20:	e00b      	b.n	8000f3a <HAL_RCC_OscConfig+0x13e>
 8000f22:	4a7b      	ldr	r2, [pc, #492]	; (8001110 <HAL_RCC_OscConfig+0x314>)
 8000f24:	4b7a      	ldr	r3, [pc, #488]	; (8001110 <HAL_RCC_OscConfig+0x314>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f2c:	6013      	str	r3, [r2, #0]
 8000f2e:	4a78      	ldr	r2, [pc, #480]	; (8001110 <HAL_RCC_OscConfig+0x314>)
 8000f30:	4b77      	ldr	r3, [pc, #476]	; (8001110 <HAL_RCC_OscConfig+0x314>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f38:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000f3a:	1d3b      	adds	r3, r7, #4
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	685b      	ldr	r3, [r3, #4]
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d046      	beq.n	8000fd2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f44:	f7ff f952 	bl	80001ec <HAL_GetTick>
 8000f48:	f8c7 0190 	str.w	r0, [r7, #400]	; 0x190
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f4c:	e00a      	b.n	8000f64 <HAL_RCC_OscConfig+0x168>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f4e:	f7ff f94d 	bl	80001ec <HAL_GetTick>
 8000f52:	4602      	mov	r2, r0
 8000f54:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8000f58:	1ad3      	subs	r3, r2, r3
 8000f5a:	2b64      	cmp	r3, #100	; 0x64
 8000f5c:	d902      	bls.n	8000f64 <HAL_RCC_OscConfig+0x168>
          {
            return HAL_TIMEOUT;
 8000f5e:	2303      	movs	r3, #3
 8000f60:	f000 bebf 	b.w	8001ce2 <HAL_RCC_OscConfig+0xee6>
 8000f64:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f68:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f6c:	f8d7 317c 	ldr.w	r3, [r7, #380]	; 0x17c
 8000f70:	fa93 f3a3 	rbit	r3, r3
 8000f74:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
  return(result);
 8000f78:	f8d7 3178 	ldr.w	r3, [r7, #376]	; 0x178
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f7c:	fab3 f383 	clz	r3, r3
 8000f80:	b2db      	uxtb	r3, r3
 8000f82:	095b      	lsrs	r3, r3, #5
 8000f84:	b2db      	uxtb	r3, r3
 8000f86:	f043 0301 	orr.w	r3, r3, #1
 8000f8a:	b2db      	uxtb	r3, r3
 8000f8c:	2b01      	cmp	r3, #1
 8000f8e:	d102      	bne.n	8000f96 <HAL_RCC_OscConfig+0x19a>
 8000f90:	4b5f      	ldr	r3, [pc, #380]	; (8001110 <HAL_RCC_OscConfig+0x314>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	e001      	b.n	8000f9a <HAL_RCC_OscConfig+0x19e>
 8000f96:	4b5e      	ldr	r3, [pc, #376]	; (8001110 <HAL_RCC_OscConfig+0x314>)
 8000f98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f9a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000f9e:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fa2:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8000fa6:	fa92 f2a2 	rbit	r2, r2
 8000faa:	f8c7 2170 	str.w	r2, [r7, #368]	; 0x170
  return(result);
 8000fae:	f8d7 2170 	ldr.w	r2, [r7, #368]	; 0x170
 8000fb2:	fab2 f282 	clz	r2, r2
 8000fb6:	b252      	sxtb	r2, r2
 8000fb8:	f042 0220 	orr.w	r2, r2, #32
 8000fbc:	b252      	sxtb	r2, r2
 8000fbe:	b2d2      	uxtb	r2, r2
 8000fc0:	f002 021f 	and.w	r2, r2, #31
 8000fc4:	2101      	movs	r1, #1
 8000fc6:	fa01 f202 	lsl.w	r2, r1, r2
 8000fca:	4013      	ands	r3, r2
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d0be      	beq.n	8000f4e <HAL_RCC_OscConfig+0x152>
 8000fd0:	e047      	b.n	8001062 <HAL_RCC_OscConfig+0x266>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fd2:	f7ff f90b 	bl	80001ec <HAL_GetTick>
 8000fd6:	f8c7 0190 	str.w	r0, [r7, #400]	; 0x190
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000fda:	e00a      	b.n	8000ff2 <HAL_RCC_OscConfig+0x1f6>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000fdc:	f7ff f906 	bl	80001ec <HAL_GetTick>
 8000fe0:	4602      	mov	r2, r0
 8000fe2:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8000fe6:	1ad3      	subs	r3, r2, r3
 8000fe8:	2b64      	cmp	r3, #100	; 0x64
 8000fea:	d902      	bls.n	8000ff2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000fec:	2303      	movs	r3, #3
 8000fee:	f000 be78 	b.w	8001ce2 <HAL_RCC_OscConfig+0xee6>
 8000ff2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000ff6:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ffa:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8000ffe:	fa93 f3a3 	rbit	r3, r3
 8001002:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return(result);
 8001006:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800100a:	fab3 f383 	clz	r3, r3
 800100e:	b2db      	uxtb	r3, r3
 8001010:	095b      	lsrs	r3, r3, #5
 8001012:	b2db      	uxtb	r3, r3
 8001014:	f043 0301 	orr.w	r3, r3, #1
 8001018:	b2db      	uxtb	r3, r3
 800101a:	2b01      	cmp	r3, #1
 800101c:	d102      	bne.n	8001024 <HAL_RCC_OscConfig+0x228>
 800101e:	4b3c      	ldr	r3, [pc, #240]	; (8001110 <HAL_RCC_OscConfig+0x314>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	e001      	b.n	8001028 <HAL_RCC_OscConfig+0x22c>
 8001024:	4b3a      	ldr	r3, [pc, #232]	; (8001110 <HAL_RCC_OscConfig+0x314>)
 8001026:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001028:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800102c:	f8c7 2164 	str.w	r2, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001030:	f8d7 2164 	ldr.w	r2, [r7, #356]	; 0x164
 8001034:	fa92 f2a2 	rbit	r2, r2
 8001038:	f8c7 2160 	str.w	r2, [r7, #352]	; 0x160
  return(result);
 800103c:	f8d7 2160 	ldr.w	r2, [r7, #352]	; 0x160
 8001040:	fab2 f282 	clz	r2, r2
 8001044:	b252      	sxtb	r2, r2
 8001046:	f042 0220 	orr.w	r2, r2, #32
 800104a:	b252      	sxtb	r2, r2
 800104c:	b2d2      	uxtb	r2, r2
 800104e:	f002 021f 	and.w	r2, r2, #31
 8001052:	2101      	movs	r1, #1
 8001054:	fa01 f202 	lsl.w	r2, r1, r2
 8001058:	4013      	ands	r3, r2
 800105a:	2b00      	cmp	r3, #0
 800105c:	d1be      	bne.n	8000fdc <HAL_RCC_OscConfig+0x1e0>
 800105e:	e000      	b.n	8001062 <HAL_RCC_OscConfig+0x266>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001060:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001062:	1d3b      	adds	r3, r7, #4
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f003 0302 	and.w	r3, r3, #2
 800106c:	2b00      	cmp	r3, #0
 800106e:	f000 813e 	beq.w	80012ee <HAL_RCC_OscConfig+0x4f2>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001072:	4b27      	ldr	r3, [pc, #156]	; (8001110 <HAL_RCC_OscConfig+0x314>)
 8001074:	689b      	ldr	r3, [r3, #8]
 8001076:	f003 030c 	and.w	r3, r3, #12
 800107a:	2b04      	cmp	r3, #4
 800107c:	d00b      	beq.n	8001096 <HAL_RCC_OscConfig+0x29a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800107e:	4b24      	ldr	r3, [pc, #144]	; (8001110 <HAL_RCC_OscConfig+0x314>)
 8001080:	689b      	ldr	r3, [r3, #8]
 8001082:	f003 030c 	and.w	r3, r3, #12
 8001086:	2b0c      	cmp	r3, #12
 8001088:	d15f      	bne.n	800114a <HAL_RCC_OscConfig+0x34e>
 800108a:	4b21      	ldr	r3, [pc, #132]	; (8001110 <HAL_RCC_OscConfig+0x314>)
 800108c:	689b      	ldr	r3, [r3, #8]
 800108e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001092:	2b00      	cmp	r3, #0
 8001094:	d159      	bne.n	800114a <HAL_RCC_OscConfig+0x34e>
 8001096:	2302      	movs	r3, #2
 8001098:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800109c:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 80010a0:	fa93 f3a3 	rbit	r3, r3
 80010a4:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
  return(result);
 80010a8:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010ac:	fab3 f383 	clz	r3, r3
 80010b0:	b2db      	uxtb	r3, r3
 80010b2:	095b      	lsrs	r3, r3, #5
 80010b4:	b2db      	uxtb	r3, r3
 80010b6:	f043 0301 	orr.w	r3, r3, #1
 80010ba:	b2db      	uxtb	r3, r3
 80010bc:	2b01      	cmp	r3, #1
 80010be:	d102      	bne.n	80010c6 <HAL_RCC_OscConfig+0x2ca>
 80010c0:	4b13      	ldr	r3, [pc, #76]	; (8001110 <HAL_RCC_OscConfig+0x314>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	e001      	b.n	80010ca <HAL_RCC_OscConfig+0x2ce>
 80010c6:	4b12      	ldr	r3, [pc, #72]	; (8001110 <HAL_RCC_OscConfig+0x314>)
 80010c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010ca:	2202      	movs	r2, #2
 80010cc:	f8c7 2154 	str.w	r2, [r7, #340]	; 0x154
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010d0:	f8d7 2154 	ldr.w	r2, [r7, #340]	; 0x154
 80010d4:	fa92 f2a2 	rbit	r2, r2
 80010d8:	f8c7 2150 	str.w	r2, [r7, #336]	; 0x150
  return(result);
 80010dc:	f8d7 2150 	ldr.w	r2, [r7, #336]	; 0x150
 80010e0:	fab2 f282 	clz	r2, r2
 80010e4:	b252      	sxtb	r2, r2
 80010e6:	f042 0220 	orr.w	r2, r2, #32
 80010ea:	b252      	sxtb	r2, r2
 80010ec:	b2d2      	uxtb	r2, r2
 80010ee:	f002 021f 	and.w	r2, r2, #31
 80010f2:	2101      	movs	r1, #1
 80010f4:	fa01 f202 	lsl.w	r2, r1, r2
 80010f8:	4013      	ands	r3, r2
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d00a      	beq.n	8001114 <HAL_RCC_OscConfig+0x318>
 80010fe:	1d3b      	adds	r3, r7, #4
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	68db      	ldr	r3, [r3, #12]
 8001104:	2b01      	cmp	r3, #1
 8001106:	d005      	beq.n	8001114 <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 8001108:	2301      	movs	r3, #1
 800110a:	f000 bdea 	b.w	8001ce2 <HAL_RCC_OscConfig+0xee6>
 800110e:	bf00      	nop
 8001110:	40023800 	.word	0x40023800
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001114:	48b9      	ldr	r0, [pc, #740]	; (80013fc <HAL_RCC_OscConfig+0x600>)
 8001116:	4bb9      	ldr	r3, [pc, #740]	; (80013fc <HAL_RCC_OscConfig+0x600>)
 8001118:	685b      	ldr	r3, [r3, #4]
 800111a:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800111e:	1d3b      	adds	r3, r7, #4
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	6919      	ldr	r1, [r3, #16]
 8001124:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8001128:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800112c:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8001130:	fa93 f3a3 	rbit	r3, r3
 8001134:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
  return(result);
 8001138:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 800113c:	fab3 f383 	clz	r3, r3
 8001140:	fa01 f303 	lsl.w	r3, r1, r3
 8001144:	4313      	orrs	r3, r2
 8001146:	6043      	str	r3, [r0, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001148:	e0d1      	b.n	80012ee <HAL_RCC_OscConfig+0x4f2>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800114a:	1d3b      	adds	r3, r7, #4
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	68db      	ldr	r3, [r3, #12]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d073      	beq.n	800123c <HAL_RCC_OscConfig+0x440>
 8001154:	2301      	movs	r3, #1
 8001156:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800115a:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800115e:	fa93 f3a3 	rbit	r3, r3
 8001162:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
  return(result);
 8001166:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800116a:	fab3 f383 	clz	r3, r3
 800116e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001172:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 8001176:	009b      	lsls	r3, r3, #2
 8001178:	461a      	mov	r2, r3
 800117a:	2301      	movs	r3, #1
 800117c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800117e:	f7ff f835 	bl	80001ec <HAL_GetTick>
 8001182:	f8c7 0190 	str.w	r0, [r7, #400]	; 0x190
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001186:	e00a      	b.n	800119e <HAL_RCC_OscConfig+0x3a2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001188:	f7ff f830 	bl	80001ec <HAL_GetTick>
 800118c:	4602      	mov	r2, r0
 800118e:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8001192:	1ad3      	subs	r3, r2, r3
 8001194:	2b02      	cmp	r3, #2
 8001196:	d902      	bls.n	800119e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8001198:	2303      	movs	r3, #3
 800119a:	f000 bda2 	b.w	8001ce2 <HAL_RCC_OscConfig+0xee6>
 800119e:	2302      	movs	r3, #2
 80011a0:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011a4:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 80011a8:	fa93 f3a3 	rbit	r3, r3
 80011ac:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return(result);
 80011b0:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011b4:	fab3 f383 	clz	r3, r3
 80011b8:	b2db      	uxtb	r3, r3
 80011ba:	095b      	lsrs	r3, r3, #5
 80011bc:	b2db      	uxtb	r3, r3
 80011be:	f043 0301 	orr.w	r3, r3, #1
 80011c2:	b2db      	uxtb	r3, r3
 80011c4:	2b01      	cmp	r3, #1
 80011c6:	d102      	bne.n	80011ce <HAL_RCC_OscConfig+0x3d2>
 80011c8:	4b8c      	ldr	r3, [pc, #560]	; (80013fc <HAL_RCC_OscConfig+0x600>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	e001      	b.n	80011d2 <HAL_RCC_OscConfig+0x3d6>
 80011ce:	4b8b      	ldr	r3, [pc, #556]	; (80013fc <HAL_RCC_OscConfig+0x600>)
 80011d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011d2:	2202      	movs	r2, #2
 80011d4:	f8c7 2134 	str.w	r2, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011d8:	f8d7 2134 	ldr.w	r2, [r7, #308]	; 0x134
 80011dc:	fa92 f2a2 	rbit	r2, r2
 80011e0:	f8c7 2130 	str.w	r2, [r7, #304]	; 0x130
  return(result);
 80011e4:	f8d7 2130 	ldr.w	r2, [r7, #304]	; 0x130
 80011e8:	fab2 f282 	clz	r2, r2
 80011ec:	b252      	sxtb	r2, r2
 80011ee:	f042 0220 	orr.w	r2, r2, #32
 80011f2:	b252      	sxtb	r2, r2
 80011f4:	b2d2      	uxtb	r2, r2
 80011f6:	f002 021f 	and.w	r2, r2, #31
 80011fa:	2101      	movs	r1, #1
 80011fc:	fa01 f202 	lsl.w	r2, r1, r2
 8001200:	4013      	ands	r3, r2
 8001202:	2b00      	cmp	r3, #0
 8001204:	d0c0      	beq.n	8001188 <HAL_RCC_OscConfig+0x38c>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001206:	487d      	ldr	r0, [pc, #500]	; (80013fc <HAL_RCC_OscConfig+0x600>)
 8001208:	4b7c      	ldr	r3, [pc, #496]	; (80013fc <HAL_RCC_OscConfig+0x600>)
 800120a:	685b      	ldr	r3, [r3, #4]
 800120c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8001210:	1d3b      	adds	r3, r7, #4
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	6919      	ldr	r1, [r3, #16]
 8001216:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 800121a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800121e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8001222:	fa93 f3a3 	rbit	r3, r3
 8001226:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  return(result);
 800122a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800122e:	fab3 f383 	clz	r3, r3
 8001232:	fa01 f303 	lsl.w	r3, r1, r3
 8001236:	4313      	orrs	r3, r2
 8001238:	6043      	str	r3, [r0, #4]
 800123a:	e058      	b.n	80012ee <HAL_RCC_OscConfig+0x4f2>
 800123c:	2301      	movs	r3, #1
 800123e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001242:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001246:	fa93 f3a3 	rbit	r3, r3
 800124a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  return(result);
 800124e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001252:	fab3 f383 	clz	r3, r3
 8001256:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800125a:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 800125e:	009b      	lsls	r3, r3, #2
 8001260:	461a      	mov	r2, r3
 8001262:	2300      	movs	r3, #0
 8001264:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001266:	f7fe ffc1 	bl	80001ec <HAL_GetTick>
 800126a:	f8c7 0190 	str.w	r0, [r7, #400]	; 0x190
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800126e:	e00a      	b.n	8001286 <HAL_RCC_OscConfig+0x48a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001270:	f7fe ffbc 	bl	80001ec <HAL_GetTick>
 8001274:	4602      	mov	r2, r0
 8001276:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 800127a:	1ad3      	subs	r3, r2, r3
 800127c:	2b02      	cmp	r3, #2
 800127e:	d902      	bls.n	8001286 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8001280:	2303      	movs	r3, #3
 8001282:	f000 bd2e 	b.w	8001ce2 <HAL_RCC_OscConfig+0xee6>
 8001286:	2302      	movs	r3, #2
 8001288:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800128c:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8001290:	fa93 f3a3 	rbit	r3, r3
 8001294:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  return(result);
 8001298:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800129c:	fab3 f383 	clz	r3, r3
 80012a0:	b2db      	uxtb	r3, r3
 80012a2:	095b      	lsrs	r3, r3, #5
 80012a4:	b2db      	uxtb	r3, r3
 80012a6:	f043 0301 	orr.w	r3, r3, #1
 80012aa:	b2db      	uxtb	r3, r3
 80012ac:	2b01      	cmp	r3, #1
 80012ae:	d102      	bne.n	80012b6 <HAL_RCC_OscConfig+0x4ba>
 80012b0:	4b52      	ldr	r3, [pc, #328]	; (80013fc <HAL_RCC_OscConfig+0x600>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	e001      	b.n	80012ba <HAL_RCC_OscConfig+0x4be>
 80012b6:	4b51      	ldr	r3, [pc, #324]	; (80013fc <HAL_RCC_OscConfig+0x600>)
 80012b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012ba:	2202      	movs	r2, #2
 80012bc:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012c0:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80012c4:	fa92 f2a2 	rbit	r2, r2
 80012c8:	f8c7 2110 	str.w	r2, [r7, #272]	; 0x110
  return(result);
 80012cc:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 80012d0:	fab2 f282 	clz	r2, r2
 80012d4:	b252      	sxtb	r2, r2
 80012d6:	f042 0220 	orr.w	r2, r2, #32
 80012da:	b252      	sxtb	r2, r2
 80012dc:	b2d2      	uxtb	r2, r2
 80012de:	f002 021f 	and.w	r2, r2, #31
 80012e2:	2101      	movs	r1, #1
 80012e4:	fa01 f202 	lsl.w	r2, r1, r2
 80012e8:	4013      	ands	r3, r2
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d1c0      	bne.n	8001270 <HAL_RCC_OscConfig+0x474>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80012ee:	1d3b      	adds	r3, r7, #4
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	f003 0310 	and.w	r3, r3, #16
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	f000 81c5 	beq.w	8001688 <HAL_RCC_OscConfig+0x88c>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) )
 80012fe:	4b3f      	ldr	r3, [pc, #252]	; (80013fc <HAL_RCC_OscConfig+0x600>)
 8001300:	689b      	ldr	r3, [r3, #8]
 8001302:	f003 030c 	and.w	r3, r3, #12
 8001306:	2b00      	cmp	r3, #0
 8001308:	f040 80de 	bne.w	80014c8 <HAL_RCC_OscConfig+0x6cc>
 800130c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001310:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001314:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001318:	fa93 f3a3 	rbit	r3, r3
 800131c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
  return(result);
 8001320:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != RESET) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001324:	fab3 f383 	clz	r3, r3
 8001328:	b2db      	uxtb	r3, r3
 800132a:	095b      	lsrs	r3, r3, #5
 800132c:	b2db      	uxtb	r3, r3
 800132e:	f043 0301 	orr.w	r3, r3, #1
 8001332:	b2db      	uxtb	r3, r3
 8001334:	2b01      	cmp	r3, #1
 8001336:	d102      	bne.n	800133e <HAL_RCC_OscConfig+0x542>
 8001338:	4b30      	ldr	r3, [pc, #192]	; (80013fc <HAL_RCC_OscConfig+0x600>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	e001      	b.n	8001342 <HAL_RCC_OscConfig+0x546>
 800133e:	4b2f      	ldr	r3, [pc, #188]	; (80013fc <HAL_RCC_OscConfig+0x600>)
 8001340:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001342:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001346:	f8c7 2104 	str.w	r2, [r7, #260]	; 0x104
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800134a:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 800134e:	fa92 f2a2 	rbit	r2, r2
 8001352:	f8c7 2100 	str.w	r2, [r7, #256]	; 0x100
  return(result);
 8001356:	f8d7 2100 	ldr.w	r2, [r7, #256]	; 0x100
 800135a:	fab2 f282 	clz	r2, r2
 800135e:	b252      	sxtb	r2, r2
 8001360:	f042 0220 	orr.w	r2, r2, #32
 8001364:	b252      	sxtb	r2, r2
 8001366:	b2d2      	uxtb	r2, r2
 8001368:	f002 021f 	and.w	r2, r2, #31
 800136c:	2101      	movs	r1, #1
 800136e:	fa01 f202 	lsl.w	r2, r1, r2
 8001372:	4013      	ands	r3, r2
 8001374:	2b00      	cmp	r3, #0
 8001376:	d007      	beq.n	8001388 <HAL_RCC_OscConfig+0x58c>
 8001378:	1d3b      	adds	r3, r7, #4
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	699b      	ldr	r3, [r3, #24]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d102      	bne.n	8001388 <HAL_RCC_OscConfig+0x58c>
      {
        return HAL_ERROR;
 8001382:	2301      	movs	r3, #1
 8001384:	f000 bcad 	b.w	8001ce2 <HAL_RCC_OscConfig+0xee6>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001388:	1d3b      	adds	r3, r7, #4
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	6a1a      	ldr	r2, [r3, #32]
 800138e:	4b1b      	ldr	r3, [pc, #108]	; (80013fc <HAL_RCC_OscConfig+0x600>)
 8001390:	685b      	ldr	r3, [r3, #4]
 8001392:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8001396:	429a      	cmp	r2, r3
 8001398:	d932      	bls.n	8001400 <HAL_RCC_OscConfig+0x604>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800139a:	1d3b      	adds	r3, r7, #4
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	6a1b      	ldr	r3, [r3, #32]
 80013a0:	4618      	mov	r0, r3
 80013a2:	f000 ff03 	bl	80021ac <RCC_SetFlashLatencyFromMSIRange>
 80013a6:	4603      	mov	r3, r0
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d002      	beq.n	80013b2 <HAL_RCC_OscConfig+0x5b6>
          {
            return HAL_ERROR;
 80013ac:	2301      	movs	r3, #1
 80013ae:	f000 bc98 	b.w	8001ce2 <HAL_RCC_OscConfig+0xee6>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80013b2:	4912      	ldr	r1, [pc, #72]	; (80013fc <HAL_RCC_OscConfig+0x600>)
 80013b4:	4b11      	ldr	r3, [pc, #68]	; (80013fc <HAL_RCC_OscConfig+0x600>)
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80013bc:	1d3b      	adds	r3, r7, #4
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	6a1b      	ldr	r3, [r3, #32]
 80013c2:	4313      	orrs	r3, r2
 80013c4:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80013c6:	480d      	ldr	r0, [pc, #52]	; (80013fc <HAL_RCC_OscConfig+0x600>)
 80013c8:	4b0c      	ldr	r3, [pc, #48]	; (80013fc <HAL_RCC_OscConfig+0x600>)
 80013ca:	685b      	ldr	r3, [r3, #4]
 80013cc:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 80013d0:	1d3b      	adds	r3, r7, #4
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	69d9      	ldr	r1, [r3, #28]
 80013d6:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 80013da:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80013e2:	fa93 f3a3 	rbit	r3, r3
 80013e6:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  return(result);
 80013ea:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80013ee:	fab3 f383 	clz	r3, r3
 80013f2:	fa01 f303 	lsl.w	r3, r1, r3
 80013f6:	4313      	orrs	r3, r2
 80013f8:	6043      	str	r3, [r0, #4]
 80013fa:	e031      	b.n	8001460 <HAL_RCC_OscConfig+0x664>
 80013fc:	40023800 	.word	0x40023800
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001400:	49b9      	ldr	r1, [pc, #740]	; (80016e8 <HAL_RCC_OscConfig+0x8ec>)
 8001402:	4bb9      	ldr	r3, [pc, #740]	; (80016e8 <HAL_RCC_OscConfig+0x8ec>)
 8001404:	685b      	ldr	r3, [r3, #4]
 8001406:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800140a:	1d3b      	adds	r3, r7, #4
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	6a1b      	ldr	r3, [r3, #32]
 8001410:	4313      	orrs	r3, r2
 8001412:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001414:	48b4      	ldr	r0, [pc, #720]	; (80016e8 <HAL_RCC_OscConfig+0x8ec>)
 8001416:	4bb4      	ldr	r3, [pc, #720]	; (80016e8 <HAL_RCC_OscConfig+0x8ec>)
 8001418:	685b      	ldr	r3, [r3, #4]
 800141a:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800141e:	1d3b      	adds	r3, r7, #4
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	69d9      	ldr	r1, [r3, #28]
 8001424:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8001428:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800142c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001430:	fa93 f3a3 	rbit	r3, r3
 8001434:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  return(result);
 8001438:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800143c:	fab3 f383 	clz	r3, r3
 8001440:	fa01 f303 	lsl.w	r3, r1, r3
 8001444:	4313      	orrs	r3, r2
 8001446:	6043      	str	r3, [r0, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001448:	1d3b      	adds	r3, r7, #4
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	6a1b      	ldr	r3, [r3, #32]
 800144e:	4618      	mov	r0, r3
 8001450:	f000 feac 	bl	80021ac <RCC_SetFlashLatencyFromMSIRange>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d002      	beq.n	8001460 <HAL_RCC_OscConfig+0x664>
          {
            return HAL_ERROR;
 800145a:	2301      	movs	r3, #1
 800145c:	f000 bc41 	b.w	8001ce2 <HAL_RCC_OscConfig+0xee6>
          }          
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 8001460:	1d3b      	adds	r3, r7, #4
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	6a1a      	ldr	r2, [r3, #32]
 8001466:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800146a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800146e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001472:	fa93 f3a3 	rbit	r3, r3
 8001476:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  return(result);
 800147a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800147e:	fab3 f383 	clz	r3, r3
 8001482:	fa22 f303 	lsr.w	r3, r2, r3
 8001486:	3301      	adds	r3, #1
 8001488:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800148c:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER)];
 8001490:	4a95      	ldr	r2, [pc, #596]	; (80016e8 <HAL_RCC_OscConfig+0x8ec>)
 8001492:	6892      	ldr	r2, [r2, #8]
 8001494:	f002 01f0 	and.w	r1, r2, #240	; 0xf0
 8001498:	22f0      	movs	r2, #240	; 0xf0
 800149a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800149e:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 80014a2:	fa92 f2a2 	rbit	r2, r2
 80014a6:	f8c7 20e8 	str.w	r2, [r7, #232]	; 0xe8
  return(result);
 80014aa:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 80014ae:	fab2 f282 	clz	r2, r2
 80014b2:	fa21 f202 	lsr.w	r2, r1, r2
 80014b6:	498d      	ldr	r1, [pc, #564]	; (80016ec <HAL_RCC_OscConfig+0x8f0>)
 80014b8:	5c8a      	ldrb	r2, [r1, r2]
 80014ba:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 80014bc:	4a8c      	ldr	r2, [pc, #560]	; (80016f0 <HAL_RCC_OscConfig+0x8f4>)
 80014be:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        HAL_InitTick (TICK_INT_PRIORITY);
 80014c0:	2000      	movs	r0, #0
 80014c2:	f7fe fe69 	bl	8000198 <HAL_InitTick>
 80014c6:	e0df      	b.n	8001688 <HAL_RCC_OscConfig+0x88c>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80014c8:	1d3b      	adds	r3, r7, #4
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	699b      	ldr	r3, [r3, #24]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d07f      	beq.n	80015d2 <HAL_RCC_OscConfig+0x7d6>
 80014d2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80014d6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80014de:	fa93 f3a3 	rbit	r3, r3
 80014e2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  return(result);
 80014e6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80014ea:	fab3 f383 	clz	r3, r3
 80014ee:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80014f2:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 80014f6:	009b      	lsls	r3, r3, #2
 80014f8:	461a      	mov	r2, r3
 80014fa:	2301      	movs	r3, #1
 80014fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014fe:	f7fe fe75 	bl	80001ec <HAL_GetTick>
 8001502:	f8c7 0190 	str.w	r0, [r7, #400]	; 0x190

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == RESET)
 8001506:	e009      	b.n	800151c <HAL_RCC_OscConfig+0x720>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001508:	f7fe fe70 	bl	80001ec <HAL_GetTick>
 800150c:	4602      	mov	r2, r0
 800150e:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8001512:	1ad3      	subs	r3, r2, r3
 8001514:	2b02      	cmp	r3, #2
 8001516:	d901      	bls.n	800151c <HAL_RCC_OscConfig+0x720>
          {
            return HAL_TIMEOUT;
 8001518:	2303      	movs	r3, #3
 800151a:	e3e2      	b.n	8001ce2 <HAL_RCC_OscConfig+0xee6>
 800151c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001520:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001524:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001528:	fa93 f3a3 	rbit	r3, r3
 800152c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  return(result);
 8001530:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == RESET)
 8001534:	fab3 f383 	clz	r3, r3
 8001538:	b2db      	uxtb	r3, r3
 800153a:	095b      	lsrs	r3, r3, #5
 800153c:	b2db      	uxtb	r3, r3
 800153e:	f043 0301 	orr.w	r3, r3, #1
 8001542:	b2db      	uxtb	r3, r3
 8001544:	2b01      	cmp	r3, #1
 8001546:	d102      	bne.n	800154e <HAL_RCC_OscConfig+0x752>
 8001548:	4b67      	ldr	r3, [pc, #412]	; (80016e8 <HAL_RCC_OscConfig+0x8ec>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	e001      	b.n	8001552 <HAL_RCC_OscConfig+0x756>
 800154e:	4b66      	ldr	r3, [pc, #408]	; (80016e8 <HAL_RCC_OscConfig+0x8ec>)
 8001550:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001552:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001556:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800155a:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 800155e:	fa92 f2a2 	rbit	r2, r2
 8001562:	f8c7 20c8 	str.w	r2, [r7, #200]	; 0xc8
  return(result);
 8001566:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800156a:	fab2 f282 	clz	r2, r2
 800156e:	b252      	sxtb	r2, r2
 8001570:	f042 0220 	orr.w	r2, r2, #32
 8001574:	b252      	sxtb	r2, r2
 8001576:	b2d2      	uxtb	r2, r2
 8001578:	f002 021f 	and.w	r2, r2, #31
 800157c:	2101      	movs	r1, #1
 800157e:	fa01 f202 	lsl.w	r2, r1, r2
 8001582:	4013      	ands	r3, r2
 8001584:	2b00      	cmp	r3, #0
 8001586:	d0bf      	beq.n	8001508 <HAL_RCC_OscConfig+0x70c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001588:	4957      	ldr	r1, [pc, #348]	; (80016e8 <HAL_RCC_OscConfig+0x8ec>)
 800158a:	4b57      	ldr	r3, [pc, #348]	; (80016e8 <HAL_RCC_OscConfig+0x8ec>)
 800158c:	685b      	ldr	r3, [r3, #4]
 800158e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001592:	1d3b      	adds	r3, r7, #4
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	6a1b      	ldr	r3, [r3, #32]
 8001598:	4313      	orrs	r3, r2
 800159a:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800159c:	4852      	ldr	r0, [pc, #328]	; (80016e8 <HAL_RCC_OscConfig+0x8ec>)
 800159e:	4b52      	ldr	r3, [pc, #328]	; (80016e8 <HAL_RCC_OscConfig+0x8ec>)
 80015a0:	685b      	ldr	r3, [r3, #4]
 80015a2:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 80015a6:	1d3b      	adds	r3, r7, #4
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	69d9      	ldr	r1, [r3, #28]
 80015ac:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 80015b0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015b4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80015b8:	fa93 f3a3 	rbit	r3, r3
 80015bc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  return(result);
 80015c0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80015c4:	fab3 f383 	clz	r3, r3
 80015c8:	fa01 f303 	lsl.w	r3, r1, r3
 80015cc:	4313      	orrs	r3, r2
 80015ce:	6043      	str	r3, [r0, #4]
 80015d0:	e05a      	b.n	8001688 <HAL_RCC_OscConfig+0x88c>
 80015d2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80015d6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015da:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80015de:	fa93 f3a3 	rbit	r3, r3
 80015e2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  return(result);
 80015e6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80015ea:	fab3 f383 	clz	r3, r3
 80015ee:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80015f2:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 80015f6:	009b      	lsls	r3, r3, #2
 80015f8:	461a      	mov	r2, r3
 80015fa:	2300      	movs	r3, #0
 80015fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015fe:	f7fe fdf5 	bl	80001ec <HAL_GetTick>
 8001602:	f8c7 0190 	str.w	r0, [r7, #400]	; 0x190

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != RESET)
 8001606:	e009      	b.n	800161c <HAL_RCC_OscConfig+0x820>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001608:	f7fe fdf0 	bl	80001ec <HAL_GetTick>
 800160c:	4602      	mov	r2, r0
 800160e:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8001612:	1ad3      	subs	r3, r2, r3
 8001614:	2b02      	cmp	r3, #2
 8001616:	d901      	bls.n	800161c <HAL_RCC_OscConfig+0x820>
          {
            return HAL_TIMEOUT;
 8001618:	2303      	movs	r3, #3
 800161a:	e362      	b.n	8001ce2 <HAL_RCC_OscConfig+0xee6>
 800161c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001620:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001624:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001628:	fa93 f3a3 	rbit	r3, r3
 800162c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  return(result);
 8001630:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != RESET)
 8001634:	fab3 f383 	clz	r3, r3
 8001638:	b2db      	uxtb	r3, r3
 800163a:	095b      	lsrs	r3, r3, #5
 800163c:	b2db      	uxtb	r3, r3
 800163e:	f043 0301 	orr.w	r3, r3, #1
 8001642:	b2db      	uxtb	r3, r3
 8001644:	2b01      	cmp	r3, #1
 8001646:	d102      	bne.n	800164e <HAL_RCC_OscConfig+0x852>
 8001648:	4b27      	ldr	r3, [pc, #156]	; (80016e8 <HAL_RCC_OscConfig+0x8ec>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	e001      	b.n	8001652 <HAL_RCC_OscConfig+0x856>
 800164e:	4b26      	ldr	r3, [pc, #152]	; (80016e8 <HAL_RCC_OscConfig+0x8ec>)
 8001650:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001652:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001656:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800165a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800165e:	fa92 f2a2 	rbit	r2, r2
 8001662:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
  return(result);
 8001666:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800166a:	fab2 f282 	clz	r2, r2
 800166e:	b252      	sxtb	r2, r2
 8001670:	f042 0220 	orr.w	r2, r2, #32
 8001674:	b252      	sxtb	r2, r2
 8001676:	b2d2      	uxtb	r2, r2
 8001678:	f002 021f 	and.w	r2, r2, #31
 800167c:	2101      	movs	r1, #1
 800167e:	fa01 f202 	lsl.w	r2, r1, r2
 8001682:	4013      	ands	r3, r2
 8001684:	2b00      	cmp	r3, #0
 8001686:	d1bf      	bne.n	8001608 <HAL_RCC_OscConfig+0x80c>
        }
      }
    }
  }  
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001688:	1d3b      	adds	r3, r7, #4
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f003 0308 	and.w	r3, r3, #8
 8001692:	2b00      	cmp	r3, #0
 8001694:	f000 80ae 	beq.w	80017f4 <HAL_RCC_OscConfig+0x9f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001698:	1d3b      	adds	r3, r7, #4
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	695b      	ldr	r3, [r3, #20]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d055      	beq.n	800174e <HAL_RCC_OscConfig+0x952>
 80016a2:	2301      	movs	r3, #1
 80016a4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016a8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80016ac:	fa93 f3a3 	rbit	r3, r3
 80016b0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return(result);
 80016b4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80016b8:	fab3 f383 	clz	r3, r3
 80016bc:	461a      	mov	r2, r3
 80016be:	4b0d      	ldr	r3, [pc, #52]	; (80016f4 <HAL_RCC_OscConfig+0x8f8>)
 80016c0:	4413      	add	r3, r2
 80016c2:	009b      	lsls	r3, r3, #2
 80016c4:	461a      	mov	r2, r3
 80016c6:	2301      	movs	r3, #1
 80016c8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016ca:	f7fe fd8f 	bl	80001ec <HAL_GetTick>
 80016ce:	f8c7 0190 	str.w	r0, [r7, #400]	; 0x190
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016d2:	e011      	b.n	80016f8 <HAL_RCC_OscConfig+0x8fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80016d4:	f7fe fd8a 	bl	80001ec <HAL_GetTick>
 80016d8:	4602      	mov	r2, r0
 80016da:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80016de:	1ad3      	subs	r3, r2, r3
 80016e0:	2b02      	cmp	r3, #2
 80016e2:	d909      	bls.n	80016f8 <HAL_RCC_OscConfig+0x8fc>
        {
          return HAL_TIMEOUT;
 80016e4:	2303      	movs	r3, #3
 80016e6:	e2fc      	b.n	8001ce2 <HAL_RCC_OscConfig+0xee6>
 80016e8:	40023800 	.word	0x40023800
 80016ec:	08002b7c 	.word	0x08002b7c
 80016f0:	20000000 	.word	0x20000000
 80016f4:	1091c1a0 	.word	0x1091c1a0
 80016f8:	2302      	movs	r3, #2
 80016fa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016fe:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001702:	fa93 f2a3 	rbit	r2, r3
 8001706:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800170a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800170c:	4ba5      	ldr	r3, [pc, #660]	; (80019a4 <HAL_RCC_OscConfig+0xba8>)
 800170e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001710:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001714:	2102      	movs	r1, #2
 8001716:	6019      	str	r1, [r3, #0]
 8001718:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	fa93 f1a3 	rbit	r1, r3
 8001722:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001726:	6019      	str	r1, [r3, #0]
  return(result);
 8001728:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	fab3 f383 	clz	r3, r3
 8001732:	b25b      	sxtb	r3, r3
 8001734:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001738:	b25b      	sxtb	r3, r3
 800173a:	b2db      	uxtb	r3, r3
 800173c:	f003 031f 	and.w	r3, r3, #31
 8001740:	2101      	movs	r1, #1
 8001742:	fa01 f303 	lsl.w	r3, r1, r3
 8001746:	4013      	ands	r3, r2
 8001748:	2b00      	cmp	r3, #0
 800174a:	d0c3      	beq.n	80016d4 <HAL_RCC_OscConfig+0x8d8>
 800174c:	e052      	b.n	80017f4 <HAL_RCC_OscConfig+0x9f8>
 800174e:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001752:	2201      	movs	r2, #1
 8001754:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001756:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	fa93 f2a3 	rbit	r2, r3
 8001760:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001764:	601a      	str	r2, [r3, #0]
  return(result);
 8001766:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800176a:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800176c:	fab3 f383 	clz	r3, r3
 8001770:	461a      	mov	r2, r3
 8001772:	4b8d      	ldr	r3, [pc, #564]	; (80019a8 <HAL_RCC_OscConfig+0xbac>)
 8001774:	4413      	add	r3, r2
 8001776:	009b      	lsls	r3, r3, #2
 8001778:	461a      	mov	r2, r3
 800177a:	2300      	movs	r3, #0
 800177c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800177e:	f7fe fd35 	bl	80001ec <HAL_GetTick>
 8001782:	f8c7 0190 	str.w	r0, [r7, #400]	; 0x190
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001786:	e009      	b.n	800179c <HAL_RCC_OscConfig+0x9a0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001788:	f7fe fd30 	bl	80001ec <HAL_GetTick>
 800178c:	4602      	mov	r2, r0
 800178e:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8001792:	1ad3      	subs	r3, r2, r3
 8001794:	2b02      	cmp	r3, #2
 8001796:	d901      	bls.n	800179c <HAL_RCC_OscConfig+0x9a0>
        {
          return HAL_TIMEOUT;
 8001798:	2303      	movs	r3, #3
 800179a:	e2a2      	b.n	8001ce2 <HAL_RCC_OscConfig+0xee6>
 800179c:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80017a0:	2202      	movs	r2, #2
 80017a2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017a4:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	fa93 f2a3 	rbit	r2, r3
 80017ae:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80017b2:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017b4:	4b7b      	ldr	r3, [pc, #492]	; (80019a4 <HAL_RCC_OscConfig+0xba8>)
 80017b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80017b8:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80017bc:	2102      	movs	r1, #2
 80017be:	6019      	str	r1, [r3, #0]
 80017c0:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	fa93 f1a3 	rbit	r1, r3
 80017ca:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80017ce:	6019      	str	r1, [r3, #0]
  return(result);
 80017d0:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	fab3 f383 	clz	r3, r3
 80017da:	b25b      	sxtb	r3, r3
 80017dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80017e0:	b25b      	sxtb	r3, r3
 80017e2:	b2db      	uxtb	r3, r3
 80017e4:	f003 031f 	and.w	r3, r3, #31
 80017e8:	2101      	movs	r1, #1
 80017ea:	fa01 f303 	lsl.w	r3, r1, r3
 80017ee:	4013      	ands	r3, r2
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d1c9      	bne.n	8001788 <HAL_RCC_OscConfig+0x98c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017f4:	1d3b      	adds	r3, r7, #4
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f003 0304 	and.w	r3, r3, #4
 80017fe:	2b00      	cmp	r3, #0
 8001800:	f000 810e 	beq.w	8001a20 <HAL_RCC_OscConfig+0xc24>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001804:	2300      	movs	r3, #0
 8001806:	f887 3197 	strb.w	r3, [r7, #407]	; 0x197
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800180a:	4b66      	ldr	r3, [pc, #408]	; (80019a4 <HAL_RCC_OscConfig+0xba8>)
 800180c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800180e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001812:	2b00      	cmp	r3, #0
 8001814:	d112      	bne.n	800183c <HAL_RCC_OscConfig+0xa40>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001816:	4a63      	ldr	r2, [pc, #396]	; (80019a4 <HAL_RCC_OscConfig+0xba8>)
 8001818:	4b62      	ldr	r3, [pc, #392]	; (80019a4 <HAL_RCC_OscConfig+0xba8>)
 800181a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800181c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001820:	6253      	str	r3, [r2, #36]	; 0x24
 8001822:	4b60      	ldr	r3, [pc, #384]	; (80019a4 <HAL_RCC_OscConfig+0xba8>)
 8001824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001826:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800182a:	f107 030c 	add.w	r3, r7, #12
 800182e:	601a      	str	r2, [r3, #0]
 8001830:	f107 030c 	add.w	r3, r7, #12
 8001834:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001836:	2301      	movs	r3, #1
 8001838:	f887 3197 	strb.w	r3, [r7, #407]	; 0x197
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800183c:	4b5b      	ldr	r3, [pc, #364]	; (80019ac <HAL_RCC_OscConfig+0xbb0>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001844:	2b00      	cmp	r3, #0
 8001846:	d11a      	bne.n	800187e <HAL_RCC_OscConfig+0xa82>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001848:	4a58      	ldr	r2, [pc, #352]	; (80019ac <HAL_RCC_OscConfig+0xbb0>)
 800184a:	4b58      	ldr	r3, [pc, #352]	; (80019ac <HAL_RCC_OscConfig+0xbb0>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001852:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001854:	f7fe fcca 	bl	80001ec <HAL_GetTick>
 8001858:	f8c7 0190 	str.w	r0, [r7, #400]	; 0x190

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800185c:	e009      	b.n	8001872 <HAL_RCC_OscConfig+0xa76>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800185e:	f7fe fcc5 	bl	80001ec <HAL_GetTick>
 8001862:	4602      	mov	r2, r0
 8001864:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8001868:	1ad3      	subs	r3, r2, r3
 800186a:	2b64      	cmp	r3, #100	; 0x64
 800186c:	d901      	bls.n	8001872 <HAL_RCC_OscConfig+0xa76>
        {
          return HAL_TIMEOUT;
 800186e:	2303      	movs	r3, #3
 8001870:	e237      	b.n	8001ce2 <HAL_RCC_OscConfig+0xee6>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001872:	4b4e      	ldr	r3, [pc, #312]	; (80019ac <HAL_RCC_OscConfig+0xbb0>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800187a:	2b00      	cmp	r3, #0
 800187c:	d0ef      	beq.n	800185e <HAL_RCC_OscConfig+0xa62>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800187e:	1d3b      	adds	r3, r7, #4
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	689b      	ldr	r3, [r3, #8]
 8001884:	2b01      	cmp	r3, #1
 8001886:	d106      	bne.n	8001896 <HAL_RCC_OscConfig+0xa9a>
 8001888:	4a46      	ldr	r2, [pc, #280]	; (80019a4 <HAL_RCC_OscConfig+0xba8>)
 800188a:	4b46      	ldr	r3, [pc, #280]	; (80019a4 <HAL_RCC_OscConfig+0xba8>)
 800188c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800188e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001892:	6353      	str	r3, [r2, #52]	; 0x34
 8001894:	e02f      	b.n	80018f6 <HAL_RCC_OscConfig+0xafa>
 8001896:	1d3b      	adds	r3, r7, #4
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	689b      	ldr	r3, [r3, #8]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d10c      	bne.n	80018ba <HAL_RCC_OscConfig+0xabe>
 80018a0:	4a40      	ldr	r2, [pc, #256]	; (80019a4 <HAL_RCC_OscConfig+0xba8>)
 80018a2:	4b40      	ldr	r3, [pc, #256]	; (80019a4 <HAL_RCC_OscConfig+0xba8>)
 80018a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018a6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80018aa:	6353      	str	r3, [r2, #52]	; 0x34
 80018ac:	4a3d      	ldr	r2, [pc, #244]	; (80019a4 <HAL_RCC_OscConfig+0xba8>)
 80018ae:	4b3d      	ldr	r3, [pc, #244]	; (80019a4 <HAL_RCC_OscConfig+0xba8>)
 80018b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018b2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80018b6:	6353      	str	r3, [r2, #52]	; 0x34
 80018b8:	e01d      	b.n	80018f6 <HAL_RCC_OscConfig+0xafa>
 80018ba:	1d3b      	adds	r3, r7, #4
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	689b      	ldr	r3, [r3, #8]
 80018c0:	2b05      	cmp	r3, #5
 80018c2:	d10c      	bne.n	80018de <HAL_RCC_OscConfig+0xae2>
 80018c4:	4a37      	ldr	r2, [pc, #220]	; (80019a4 <HAL_RCC_OscConfig+0xba8>)
 80018c6:	4b37      	ldr	r3, [pc, #220]	; (80019a4 <HAL_RCC_OscConfig+0xba8>)
 80018c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018ca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80018ce:	6353      	str	r3, [r2, #52]	; 0x34
 80018d0:	4a34      	ldr	r2, [pc, #208]	; (80019a4 <HAL_RCC_OscConfig+0xba8>)
 80018d2:	4b34      	ldr	r3, [pc, #208]	; (80019a4 <HAL_RCC_OscConfig+0xba8>)
 80018d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018da:	6353      	str	r3, [r2, #52]	; 0x34
 80018dc:	e00b      	b.n	80018f6 <HAL_RCC_OscConfig+0xafa>
 80018de:	4a31      	ldr	r2, [pc, #196]	; (80019a4 <HAL_RCC_OscConfig+0xba8>)
 80018e0:	4b30      	ldr	r3, [pc, #192]	; (80019a4 <HAL_RCC_OscConfig+0xba8>)
 80018e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80018e8:	6353      	str	r3, [r2, #52]	; 0x34
 80018ea:	4a2e      	ldr	r2, [pc, #184]	; (80019a4 <HAL_RCC_OscConfig+0xba8>)
 80018ec:	4b2d      	ldr	r3, [pc, #180]	; (80019a4 <HAL_RCC_OscConfig+0xba8>)
 80018ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018f0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80018f4:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80018f6:	1d3b      	adds	r3, r7, #4
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	689b      	ldr	r3, [r3, #8]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d03f      	beq.n	8001980 <HAL_RCC_OscConfig+0xb84>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001900:	f7fe fc74 	bl	80001ec <HAL_GetTick>
 8001904:	f8c7 0190 	str.w	r0, [r7, #400]	; 0x190
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001908:	e00b      	b.n	8001922 <HAL_RCC_OscConfig+0xb26>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800190a:	f7fe fc6f 	bl	80001ec <HAL_GetTick>
 800190e:	4602      	mov	r2, r0
 8001910:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8001914:	1ad3      	subs	r3, r2, r3
 8001916:	f241 3288 	movw	r2, #5000	; 0x1388
 800191a:	4293      	cmp	r3, r2
 800191c:	d901      	bls.n	8001922 <HAL_RCC_OscConfig+0xb26>
        {
          return HAL_TIMEOUT;
 800191e:	2303      	movs	r3, #3
 8001920:	e1df      	b.n	8001ce2 <HAL_RCC_OscConfig+0xee6>
 8001922:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001926:	f44f 7200 	mov.w	r2, #512	; 0x200
 800192a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800192c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	fa93 f2a3 	rbit	r2, r3
 8001936:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800193a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800193c:	4b19      	ldr	r3, [pc, #100]	; (80019a4 <HAL_RCC_OscConfig+0xba8>)
 800193e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001940:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001944:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001948:	6019      	str	r1, [r3, #0]
 800194a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	fa93 f1a3 	rbit	r1, r3
 8001954:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001958:	6019      	str	r1, [r3, #0]
  return(result);
 800195a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	fab3 f383 	clz	r3, r3
 8001964:	b25b      	sxtb	r3, r3
 8001966:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800196a:	b25b      	sxtb	r3, r3
 800196c:	b2db      	uxtb	r3, r3
 800196e:	f003 031f 	and.w	r3, r3, #31
 8001972:	2101      	movs	r1, #1
 8001974:	fa01 f303 	lsl.w	r3, r1, r3
 8001978:	4013      	ands	r3, r2
 800197a:	2b00      	cmp	r3, #0
 800197c:	d0c5      	beq.n	800190a <HAL_RCC_OscConfig+0xb0e>
 800197e:	e045      	b.n	8001a0c <HAL_RCC_OscConfig+0xc10>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001980:	f7fe fc34 	bl	80001ec <HAL_GetTick>
 8001984:	f8c7 0190 	str.w	r0, [r7, #400]	; 0x190
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001988:	e012      	b.n	80019b0 <HAL_RCC_OscConfig+0xbb4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800198a:	f7fe fc2f 	bl	80001ec <HAL_GetTick>
 800198e:	4602      	mov	r2, r0
 8001990:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8001994:	1ad3      	subs	r3, r2, r3
 8001996:	f241 3288 	movw	r2, #5000	; 0x1388
 800199a:	4293      	cmp	r3, r2
 800199c:	d908      	bls.n	80019b0 <HAL_RCC_OscConfig+0xbb4>
        {
          return HAL_TIMEOUT;
 800199e:	2303      	movs	r3, #3
 80019a0:	e19f      	b.n	8001ce2 <HAL_RCC_OscConfig+0xee6>
 80019a2:	bf00      	nop
 80019a4:	40023800 	.word	0x40023800
 80019a8:	1091c1a0 	.word	0x1091c1a0
 80019ac:	40007000 	.word	0x40007000
 80019b0:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80019b4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80019b8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019ba:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	fa93 f2a3 	rbit	r2, r3
 80019c4:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80019c8:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019ca:	4bb2      	ldr	r3, [pc, #712]	; (8001c94 <HAL_RCC_OscConfig+0xe98>)
 80019cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80019ce:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80019d2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80019d6:	6019      	str	r1, [r3, #0]
 80019d8:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	fa93 f1a3 	rbit	r1, r3
 80019e2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80019e6:	6019      	str	r1, [r3, #0]
  return(result);
 80019e8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	fab3 f383 	clz	r3, r3
 80019f2:	b25b      	sxtb	r3, r3
 80019f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80019f8:	b25b      	sxtb	r3, r3
 80019fa:	b2db      	uxtb	r3, r3
 80019fc:	f003 031f 	and.w	r3, r3, #31
 8001a00:	2101      	movs	r1, #1
 8001a02:	fa01 f303 	lsl.w	r3, r1, r3
 8001a06:	4013      	ands	r3, r2
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d1be      	bne.n	800198a <HAL_RCC_OscConfig+0xb8e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001a0c:	f897 3197 	ldrb.w	r3, [r7, #407]	; 0x197
 8001a10:	2b01      	cmp	r3, #1
 8001a12:	d105      	bne.n	8001a20 <HAL_RCC_OscConfig+0xc24>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a14:	4a9f      	ldr	r2, [pc, #636]	; (8001c94 <HAL_RCC_OscConfig+0xe98>)
 8001a16:	4b9f      	ldr	r3, [pc, #636]	; (8001c94 <HAL_RCC_OscConfig+0xe98>)
 8001a18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a1a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a1e:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a20:	1d3b      	adds	r3, r7, #4
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	f000 815a 	beq.w	8001ce0 <HAL_RCC_OscConfig+0xee4>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a2c:	4b99      	ldr	r3, [pc, #612]	; (8001c94 <HAL_RCC_OscConfig+0xe98>)
 8001a2e:	689b      	ldr	r3, [r3, #8]
 8001a30:	f003 030c 	and.w	r3, r3, #12
 8001a34:	2b0c      	cmp	r3, #12
 8001a36:	f000 8151 	beq.w	8001cdc <HAL_RCC_OscConfig+0xee0>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a3a:	1d3b      	adds	r3, r7, #4
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a40:	2b02      	cmp	r3, #2
 8001a42:	f040 80e1 	bne.w	8001c08 <HAL_RCC_OscConfig+0xe0c>
 8001a46:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001a4a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001a4e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a50:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	fa93 f2a3 	rbit	r2, r3
 8001a5a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001a5e:	601a      	str	r2, [r3, #0]
  return(result);
 8001a60:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001a64:	681b      	ldr	r3, [r3, #0]
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a66:	fab3 f383 	clz	r3, r3
 8001a6a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001a6e:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 8001a72:	009b      	lsls	r3, r3, #2
 8001a74:	461a      	mov	r2, r3
 8001a76:	2300      	movs	r3, #0
 8001a78:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a7a:	f7fe fbb7 	bl	80001ec <HAL_GetTick>
 8001a7e:	f8c7 0190 	str.w	r0, [r7, #400]	; 0x190
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a82:	e009      	b.n	8001a98 <HAL_RCC_OscConfig+0xc9c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a84:	f7fe fbb2 	bl	80001ec <HAL_GetTick>
 8001a88:	4602      	mov	r2, r0
 8001a8a:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8001a8e:	1ad3      	subs	r3, r2, r3
 8001a90:	2b02      	cmp	r3, #2
 8001a92:	d901      	bls.n	8001a98 <HAL_RCC_OscConfig+0xc9c>
          {
            return HAL_TIMEOUT;
 8001a94:	2303      	movs	r3, #3
 8001a96:	e124      	b.n	8001ce2 <HAL_RCC_OscConfig+0xee6>
 8001a98:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001a9c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001aa0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aa2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	fa93 f2a3 	rbit	r2, r3
 8001aac:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001ab0:	601a      	str	r2, [r3, #0]
  return(result);
 8001ab2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001ab6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ab8:	fab3 f383 	clz	r3, r3
 8001abc:	b2db      	uxtb	r3, r3
 8001abe:	095b      	lsrs	r3, r3, #5
 8001ac0:	b2db      	uxtb	r3, r3
 8001ac2:	f043 0301 	orr.w	r3, r3, #1
 8001ac6:	b2db      	uxtb	r3, r3
 8001ac8:	2b01      	cmp	r3, #1
 8001aca:	d102      	bne.n	8001ad2 <HAL_RCC_OscConfig+0xcd6>
 8001acc:	4b71      	ldr	r3, [pc, #452]	; (8001c94 <HAL_RCC_OscConfig+0xe98>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	e001      	b.n	8001ad6 <HAL_RCC_OscConfig+0xcda>
 8001ad2:	4b70      	ldr	r3, [pc, #448]	; (8001c94 <HAL_RCC_OscConfig+0xe98>)
 8001ad4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ad6:	f107 0244 	add.w	r2, r7, #68	; 0x44
 8001ada:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001ade:	6011      	str	r1, [r2, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ae0:	f107 0244 	add.w	r2, r7, #68	; 0x44
 8001ae4:	6812      	ldr	r2, [r2, #0]
 8001ae6:	fa92 f1a2 	rbit	r1, r2
 8001aea:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001aee:	6011      	str	r1, [r2, #0]
  return(result);
 8001af0:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001af4:	6812      	ldr	r2, [r2, #0]
 8001af6:	fab2 f282 	clz	r2, r2
 8001afa:	b252      	sxtb	r2, r2
 8001afc:	f042 0220 	orr.w	r2, r2, #32
 8001b00:	b252      	sxtb	r2, r2
 8001b02:	b2d2      	uxtb	r2, r2
 8001b04:	f002 021f 	and.w	r2, r2, #31
 8001b08:	2101      	movs	r1, #1
 8001b0a:	fa01 f202 	lsl.w	r2, r1, r2
 8001b0e:	4013      	ands	r3, r2
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d1b7      	bne.n	8001a84 <HAL_RCC_OscConfig+0xc88>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b14:	485f      	ldr	r0, [pc, #380]	; (8001c94 <HAL_RCC_OscConfig+0xe98>)
 8001b16:	4b5f      	ldr	r3, [pc, #380]	; (8001c94 <HAL_RCC_OscConfig+0xe98>)
 8001b18:	689b      	ldr	r3, [r3, #8]
 8001b1a:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 8001b1e:	1d3b      	adds	r3, r7, #4
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001b24:	1d3b      	adds	r3, r7, #4
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b2a:	4319      	orrs	r1, r3
 8001b2c:	1d3b      	adds	r3, r7, #4
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b32:	430b      	orrs	r3, r1
 8001b34:	4313      	orrs	r3, r2
 8001b36:	6083      	str	r3, [r0, #8]
 8001b38:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001b3c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001b40:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b42:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	fa93 f2a3 	rbit	r2, r3
 8001b4c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001b50:	601a      	str	r2, [r3, #0]
  return(result);
 8001b52:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001b56:	681b      	ldr	r3, [r3, #0]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b58:	fab3 f383 	clz	r3, r3
 8001b5c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001b60:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 8001b64:	009b      	lsls	r3, r3, #2
 8001b66:	461a      	mov	r2, r3
 8001b68:	2301      	movs	r3, #1
 8001b6a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b6c:	f7fe fb3e 	bl	80001ec <HAL_GetTick>
 8001b70:	f8c7 0190 	str.w	r0, [r7, #400]	; 0x190
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b74:	e009      	b.n	8001b8a <HAL_RCC_OscConfig+0xd8e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b76:	f7fe fb39 	bl	80001ec <HAL_GetTick>
 8001b7a:	4602      	mov	r2, r0
 8001b7c:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8001b80:	1ad3      	subs	r3, r2, r3
 8001b82:	2b02      	cmp	r3, #2
 8001b84:	d901      	bls.n	8001b8a <HAL_RCC_OscConfig+0xd8e>
          {
            return HAL_TIMEOUT;
 8001b86:	2303      	movs	r3, #3
 8001b88:	e0ab      	b.n	8001ce2 <HAL_RCC_OscConfig+0xee6>
 8001b8a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001b8e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b92:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b94:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	fa93 f2a3 	rbit	r2, r3
 8001b9e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001ba2:	601a      	str	r2, [r3, #0]
  return(result);
 8001ba4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001ba8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001baa:	fab3 f383 	clz	r3, r3
 8001bae:	b2db      	uxtb	r3, r3
 8001bb0:	095b      	lsrs	r3, r3, #5
 8001bb2:	b2db      	uxtb	r3, r3
 8001bb4:	f043 0301 	orr.w	r3, r3, #1
 8001bb8:	b2db      	uxtb	r3, r3
 8001bba:	2b01      	cmp	r3, #1
 8001bbc:	d102      	bne.n	8001bc4 <HAL_RCC_OscConfig+0xdc8>
 8001bbe:	4b35      	ldr	r3, [pc, #212]	; (8001c94 <HAL_RCC_OscConfig+0xe98>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	e001      	b.n	8001bc8 <HAL_RCC_OscConfig+0xdcc>
 8001bc4:	4b33      	ldr	r3, [pc, #204]	; (8001c94 <HAL_RCC_OscConfig+0xe98>)
 8001bc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001bc8:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8001bcc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001bd0:	6011      	str	r1, [r2, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bd2:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8001bd6:	6812      	ldr	r2, [r2, #0]
 8001bd8:	fa92 f1a2 	rbit	r1, r2
 8001bdc:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001be0:	6011      	str	r1, [r2, #0]
  return(result);
 8001be2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001be6:	6812      	ldr	r2, [r2, #0]
 8001be8:	fab2 f282 	clz	r2, r2
 8001bec:	b252      	sxtb	r2, r2
 8001bee:	f042 0220 	orr.w	r2, r2, #32
 8001bf2:	b252      	sxtb	r2, r2
 8001bf4:	b2d2      	uxtb	r2, r2
 8001bf6:	f002 021f 	and.w	r2, r2, #31
 8001bfa:	2101      	movs	r1, #1
 8001bfc:	fa01 f202 	lsl.w	r2, r1, r2
 8001c00:	4013      	ands	r3, r2
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d0b7      	beq.n	8001b76 <HAL_RCC_OscConfig+0xd7a>
 8001c06:	e06b      	b.n	8001ce0 <HAL_RCC_OscConfig+0xee4>
 8001c08:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c0c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001c10:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	fa93 f2a3 	rbit	r2, r3
 8001c1c:	f107 0320 	add.w	r3, r7, #32
 8001c20:	601a      	str	r2, [r3, #0]
  return(result);
 8001c22:	f107 0320 	add.w	r3, r7, #32
 8001c26:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c28:	fab3 f383 	clz	r3, r3
 8001c2c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001c30:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 8001c34:	009b      	lsls	r3, r3, #2
 8001c36:	461a      	mov	r2, r3
 8001c38:	2300      	movs	r3, #0
 8001c3a:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c3c:	f7fe fad6 	bl	80001ec <HAL_GetTick>
 8001c40:	f8c7 0190 	str.w	r0, [r7, #400]	; 0x190
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c44:	e009      	b.n	8001c5a <HAL_RCC_OscConfig+0xe5e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c46:	f7fe fad1 	bl	80001ec <HAL_GetTick>
 8001c4a:	4602      	mov	r2, r0
 8001c4c:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8001c50:	1ad3      	subs	r3, r2, r3
 8001c52:	2b02      	cmp	r3, #2
 8001c54:	d901      	bls.n	8001c5a <HAL_RCC_OscConfig+0xe5e>
          {
            return HAL_TIMEOUT;
 8001c56:	2303      	movs	r3, #3
 8001c58:	e043      	b.n	8001ce2 <HAL_RCC_OscConfig+0xee6>
 8001c5a:	f107 031c 	add.w	r3, r7, #28
 8001c5e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001c62:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c64:	f107 031c 	add.w	r3, r7, #28
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	fa93 f2a3 	rbit	r2, r3
 8001c6e:	f107 0318 	add.w	r3, r7, #24
 8001c72:	601a      	str	r2, [r3, #0]
  return(result);
 8001c74:	f107 0318 	add.w	r3, r7, #24
 8001c78:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c7a:	fab3 f383 	clz	r3, r3
 8001c7e:	b2db      	uxtb	r3, r3
 8001c80:	095b      	lsrs	r3, r3, #5
 8001c82:	b2db      	uxtb	r3, r3
 8001c84:	f043 0301 	orr.w	r3, r3, #1
 8001c88:	b2db      	uxtb	r3, r3
 8001c8a:	2b01      	cmp	r3, #1
 8001c8c:	d104      	bne.n	8001c98 <HAL_RCC_OscConfig+0xe9c>
 8001c8e:	4b01      	ldr	r3, [pc, #4]	; (8001c94 <HAL_RCC_OscConfig+0xe98>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	e003      	b.n	8001c9c <HAL_RCC_OscConfig+0xea0>
 8001c94:	40023800 	.word	0x40023800
 8001c98:	4b14      	ldr	r3, [pc, #80]	; (8001cec <HAL_RCC_OscConfig+0xef0>)
 8001c9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c9c:	f107 0214 	add.w	r2, r7, #20
 8001ca0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001ca4:	6011      	str	r1, [r2, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ca6:	f107 0214 	add.w	r2, r7, #20
 8001caa:	6812      	ldr	r2, [r2, #0]
 8001cac:	fa92 f1a2 	rbit	r1, r2
 8001cb0:	f107 0210 	add.w	r2, r7, #16
 8001cb4:	6011      	str	r1, [r2, #0]
  return(result);
 8001cb6:	f107 0210 	add.w	r2, r7, #16
 8001cba:	6812      	ldr	r2, [r2, #0]
 8001cbc:	fab2 f282 	clz	r2, r2
 8001cc0:	b252      	sxtb	r2, r2
 8001cc2:	f042 0220 	orr.w	r2, r2, #32
 8001cc6:	b252      	sxtb	r2, r2
 8001cc8:	b2d2      	uxtb	r2, r2
 8001cca:	f002 021f 	and.w	r2, r2, #31
 8001cce:	2101      	movs	r1, #1
 8001cd0:	fa01 f202 	lsl.w	r2, r1, r2
 8001cd4:	4013      	ands	r3, r2
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d1b5      	bne.n	8001c46 <HAL_RCC_OscConfig+0xe4a>
 8001cda:	e001      	b.n	8001ce0 <HAL_RCC_OscConfig+0xee4>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001cdc:	2301      	movs	r3, #1
 8001cde:	e000      	b.n	8001ce2 <HAL_RCC_OscConfig+0xee6>
    }
  }
  
  return HAL_OK;
 8001ce0:	2300      	movs	r3, #0
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f507 77cc 	add.w	r7, r7, #408	; 0x198
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}
 8001cec:	40023800 	.word	0x40023800

08001cf0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b096      	sub	sp, #88	; 0x58
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
 8001cf8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	657b      	str	r3, [r7, #84]	; 0x54
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001cfe:	4ba9      	ldr	r3, [pc, #676]	; (8001fa4 <HAL_RCC_ClockConfig+0x2b4>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f003 0201 	and.w	r2, r3, #1
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	429a      	cmp	r2, r3
 8001d0a:	d219      	bcs.n	8001d40 <HAL_RCC_ClockConfig+0x50>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	2b01      	cmp	r3, #1
 8001d10:	d105      	bne.n	8001d1e <HAL_RCC_ClockConfig+0x2e>
 8001d12:	4aa4      	ldr	r2, [pc, #656]	; (8001fa4 <HAL_RCC_ClockConfig+0x2b4>)
 8001d14:	4ba3      	ldr	r3, [pc, #652]	; (8001fa4 <HAL_RCC_ClockConfig+0x2b4>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f043 0304 	orr.w	r3, r3, #4
 8001d1c:	6013      	str	r3, [r2, #0]
 8001d1e:	49a1      	ldr	r1, [pc, #644]	; (8001fa4 <HAL_RCC_ClockConfig+0x2b4>)
 8001d20:	4ba0      	ldr	r3, [pc, #640]	; (8001fa4 <HAL_RCC_ClockConfig+0x2b4>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f023 0201 	bic.w	r2, r3, #1
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	4313      	orrs	r3, r2
 8001d2c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001d2e:	4b9d      	ldr	r3, [pc, #628]	; (8001fa4 <HAL_RCC_ClockConfig+0x2b4>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f003 0201 	and.w	r2, r3, #1
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	429a      	cmp	r2, r3
 8001d3a:	d001      	beq.n	8001d40 <HAL_RCC_ClockConfig+0x50>
    {
      return HAL_ERROR;
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	e1a2      	b.n	8002086 <HAL_RCC_ClockConfig+0x396>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f003 0302 	and.w	r3, r3, #2
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d008      	beq.n	8001d5e <HAL_RCC_ClockConfig+0x6e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d4c:	4996      	ldr	r1, [pc, #600]	; (8001fa8 <HAL_RCC_ClockConfig+0x2b8>)
 8001d4e:	4b96      	ldr	r3, [pc, #600]	; (8001fa8 <HAL_RCC_ClockConfig+0x2b8>)
 8001d50:	689b      	ldr	r3, [r3, #8]
 8001d52:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	689b      	ldr	r3, [r3, #8]
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f003 0301 	and.w	r3, r3, #1
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	f000 8131 	beq.w	8001fce <HAL_RCC_ClockConfig+0x2de>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	2b02      	cmp	r3, #2
 8001d72:	d130      	bne.n	8001dd6 <HAL_RCC_ClockConfig+0xe6>
 8001d74:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d78:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d7a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001d7c:	fa93 f3a3 	rbit	r3, r3
 8001d80:	64fb      	str	r3, [r7, #76]	; 0x4c
  return(result);
 8001d82:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d84:	fab3 f383 	clz	r3, r3
 8001d88:	b2db      	uxtb	r3, r3
 8001d8a:	095b      	lsrs	r3, r3, #5
 8001d8c:	b2db      	uxtb	r3, r3
 8001d8e:	f043 0301 	orr.w	r3, r3, #1
 8001d92:	b2db      	uxtb	r3, r3
 8001d94:	2b01      	cmp	r3, #1
 8001d96:	d102      	bne.n	8001d9e <HAL_RCC_ClockConfig+0xae>
 8001d98:	4b83      	ldr	r3, [pc, #524]	; (8001fa8 <HAL_RCC_ClockConfig+0x2b8>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	e001      	b.n	8001da2 <HAL_RCC_ClockConfig+0xb2>
 8001d9e:	4b82      	ldr	r3, [pc, #520]	; (8001fa8 <HAL_RCC_ClockConfig+0x2b8>)
 8001da0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001da2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001da6:	64ba      	str	r2, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001da8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001daa:	fa92 f2a2 	rbit	r2, r2
 8001dae:	647a      	str	r2, [r7, #68]	; 0x44
  return(result);
 8001db0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001db2:	fab2 f282 	clz	r2, r2
 8001db6:	b252      	sxtb	r2, r2
 8001db8:	f042 0220 	orr.w	r2, r2, #32
 8001dbc:	b252      	sxtb	r2, r2
 8001dbe:	b2d2      	uxtb	r2, r2
 8001dc0:	f002 021f 	and.w	r2, r2, #31
 8001dc4:	2101      	movs	r1, #1
 8001dc6:	fa01 f202 	lsl.w	r2, r1, r2
 8001dca:	4013      	ands	r3, r2
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	f040 8098 	bne.w	8001f02 <HAL_RCC_ClockConfig+0x212>
      {
        return HAL_ERROR;
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	e157      	b.n	8002086 <HAL_RCC_ClockConfig+0x396>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	2b03      	cmp	r3, #3
 8001ddc:	d12f      	bne.n	8001e3e <HAL_RCC_ClockConfig+0x14e>
 8001dde:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001de2:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001de4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001de6:	fa93 f3a3 	rbit	r3, r3
 8001dea:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8001dec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001dee:	fab3 f383 	clz	r3, r3
 8001df2:	b2db      	uxtb	r3, r3
 8001df4:	095b      	lsrs	r3, r3, #5
 8001df6:	b2db      	uxtb	r3, r3
 8001df8:	f043 0301 	orr.w	r3, r3, #1
 8001dfc:	b2db      	uxtb	r3, r3
 8001dfe:	2b01      	cmp	r3, #1
 8001e00:	d102      	bne.n	8001e08 <HAL_RCC_ClockConfig+0x118>
 8001e02:	4b69      	ldr	r3, [pc, #420]	; (8001fa8 <HAL_RCC_ClockConfig+0x2b8>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	e001      	b.n	8001e0c <HAL_RCC_ClockConfig+0x11c>
 8001e08:	4b67      	ldr	r3, [pc, #412]	; (8001fa8 <HAL_RCC_ClockConfig+0x2b8>)
 8001e0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e0c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001e10:	63ba      	str	r2, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e12:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001e14:	fa92 f2a2 	rbit	r2, r2
 8001e18:	637a      	str	r2, [r7, #52]	; 0x34
  return(result);
 8001e1a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001e1c:	fab2 f282 	clz	r2, r2
 8001e20:	b252      	sxtb	r2, r2
 8001e22:	f042 0220 	orr.w	r2, r2, #32
 8001e26:	b252      	sxtb	r2, r2
 8001e28:	b2d2      	uxtb	r2, r2
 8001e2a:	f002 021f 	and.w	r2, r2, #31
 8001e2e:	2101      	movs	r1, #1
 8001e30:	fa01 f202 	lsl.w	r2, r1, r2
 8001e34:	4013      	ands	r3, r2
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d163      	bne.n	8001f02 <HAL_RCC_ClockConfig+0x212>
      {
        return HAL_ERROR;
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	e123      	b.n	8002086 <HAL_RCC_ClockConfig+0x396>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	2b01      	cmp	r3, #1
 8001e44:	d12d      	bne.n	8001ea2 <HAL_RCC_ClockConfig+0x1b2>
 8001e46:	2302      	movs	r3, #2
 8001e48:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e4c:	fa93 f3a3 	rbit	r3, r3
 8001e50:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8001e52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e54:	fab3 f383 	clz	r3, r3
 8001e58:	b2db      	uxtb	r3, r3
 8001e5a:	095b      	lsrs	r3, r3, #5
 8001e5c:	b2db      	uxtb	r3, r3
 8001e5e:	f043 0301 	orr.w	r3, r3, #1
 8001e62:	b2db      	uxtb	r3, r3
 8001e64:	2b01      	cmp	r3, #1
 8001e66:	d102      	bne.n	8001e6e <HAL_RCC_ClockConfig+0x17e>
 8001e68:	4b4f      	ldr	r3, [pc, #316]	; (8001fa8 <HAL_RCC_ClockConfig+0x2b8>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	e001      	b.n	8001e72 <HAL_RCC_ClockConfig+0x182>
 8001e6e:	4b4e      	ldr	r3, [pc, #312]	; (8001fa8 <HAL_RCC_ClockConfig+0x2b8>)
 8001e70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e72:	2202      	movs	r2, #2
 8001e74:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e76:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001e78:	fa92 f2a2 	rbit	r2, r2
 8001e7c:	627a      	str	r2, [r7, #36]	; 0x24
  return(result);
 8001e7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e80:	fab2 f282 	clz	r2, r2
 8001e84:	b252      	sxtb	r2, r2
 8001e86:	f042 0220 	orr.w	r2, r2, #32
 8001e8a:	b252      	sxtb	r2, r2
 8001e8c:	b2d2      	uxtb	r2, r2
 8001e8e:	f002 021f 	and.w	r2, r2, #31
 8001e92:	2101      	movs	r1, #1
 8001e94:	fa01 f202 	lsl.w	r2, r1, r2
 8001e98:	4013      	ands	r3, r2
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d131      	bne.n	8001f02 <HAL_RCC_ClockConfig+0x212>
      {
        return HAL_ERROR;
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	e0f1      	b.n	8002086 <HAL_RCC_ClockConfig+0x396>
 8001ea2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001ea6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ea8:	6a3b      	ldr	r3, [r7, #32]
 8001eaa:	fa93 f3a3 	rbit	r3, r3
 8001eae:	61fb      	str	r3, [r7, #28]
  return(result);
 8001eb0:	69fb      	ldr	r3, [r7, #28]
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == RESET)
 8001eb2:	fab3 f383 	clz	r3, r3
 8001eb6:	b2db      	uxtb	r3, r3
 8001eb8:	095b      	lsrs	r3, r3, #5
 8001eba:	b2db      	uxtb	r3, r3
 8001ebc:	f043 0301 	orr.w	r3, r3, #1
 8001ec0:	b2db      	uxtb	r3, r3
 8001ec2:	2b01      	cmp	r3, #1
 8001ec4:	d102      	bne.n	8001ecc <HAL_RCC_ClockConfig+0x1dc>
 8001ec6:	4b38      	ldr	r3, [pc, #224]	; (8001fa8 <HAL_RCC_ClockConfig+0x2b8>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	e001      	b.n	8001ed0 <HAL_RCC_ClockConfig+0x1e0>
 8001ecc:	4b36      	ldr	r3, [pc, #216]	; (8001fa8 <HAL_RCC_ClockConfig+0x2b8>)
 8001ece:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ed0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001ed4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ed6:	69ba      	ldr	r2, [r7, #24]
 8001ed8:	fa92 f2a2 	rbit	r2, r2
 8001edc:	617a      	str	r2, [r7, #20]
  return(result);
 8001ede:	697a      	ldr	r2, [r7, #20]
 8001ee0:	fab2 f282 	clz	r2, r2
 8001ee4:	b252      	sxtb	r2, r2
 8001ee6:	f042 0220 	orr.w	r2, r2, #32
 8001eea:	b252      	sxtb	r2, r2
 8001eec:	b2d2      	uxtb	r2, r2
 8001eee:	f002 021f 	and.w	r2, r2, #31
 8001ef2:	2101      	movs	r1, #1
 8001ef4:	fa01 f202 	lsl.w	r2, r1, r2
 8001ef8:	4013      	ands	r3, r2
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d101      	bne.n	8001f02 <HAL_RCC_ClockConfig+0x212>
      {
        return HAL_ERROR;
 8001efe:	2301      	movs	r3, #1
 8001f00:	e0c1      	b.n	8002086 <HAL_RCC_ClockConfig+0x396>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f02:	4929      	ldr	r1, [pc, #164]	; (8001fa8 <HAL_RCC_ClockConfig+0x2b8>)
 8001f04:	4b28      	ldr	r3, [pc, #160]	; (8001fa8 <HAL_RCC_ClockConfig+0x2b8>)
 8001f06:	689b      	ldr	r3, [r3, #8]
 8001f08:	f023 0203 	bic.w	r2, r3, #3
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	685b      	ldr	r3, [r3, #4]
 8001f10:	4313      	orrs	r3, r2
 8001f12:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f14:	f7fe f96a 	bl	80001ec <HAL_GetTick>
 8001f18:	6578      	str	r0, [r7, #84]	; 0x54
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	2b02      	cmp	r3, #2
 8001f20:	d112      	bne.n	8001f48 <HAL_RCC_ClockConfig+0x258>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f22:	e00a      	b.n	8001f3a <HAL_RCC_ClockConfig+0x24a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f24:	f7fe f962 	bl	80001ec <HAL_GetTick>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001f2c:	1ad3      	subs	r3, r2, r3
 8001f2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d901      	bls.n	8001f3a <HAL_RCC_ClockConfig+0x24a>
        {
          return HAL_TIMEOUT;
 8001f36:	2303      	movs	r3, #3
 8001f38:	e0a5      	b.n	8002086 <HAL_RCC_ClockConfig+0x396>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f3a:	4b1b      	ldr	r3, [pc, #108]	; (8001fa8 <HAL_RCC_ClockConfig+0x2b8>)
 8001f3c:	689b      	ldr	r3, [r3, #8]
 8001f3e:	f003 030c 	and.w	r3, r3, #12
 8001f42:	2b08      	cmp	r3, #8
 8001f44:	d1ee      	bne.n	8001f24 <HAL_RCC_ClockConfig+0x234>
 8001f46:	e042      	b.n	8001fce <HAL_RCC_ClockConfig+0x2de>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	2b03      	cmp	r3, #3
 8001f4e:	d112      	bne.n	8001f76 <HAL_RCC_ClockConfig+0x286>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f50:	e00a      	b.n	8001f68 <HAL_RCC_ClockConfig+0x278>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f52:	f7fe f94b 	bl	80001ec <HAL_GetTick>
 8001f56:	4602      	mov	r2, r0
 8001f58:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001f5a:	1ad3      	subs	r3, r2, r3
 8001f5c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f60:	4293      	cmp	r3, r2
 8001f62:	d901      	bls.n	8001f68 <HAL_RCC_ClockConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001f64:	2303      	movs	r3, #3
 8001f66:	e08e      	b.n	8002086 <HAL_RCC_ClockConfig+0x396>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f68:	4b0f      	ldr	r3, [pc, #60]	; (8001fa8 <HAL_RCC_ClockConfig+0x2b8>)
 8001f6a:	689b      	ldr	r3, [r3, #8]
 8001f6c:	f003 030c 	and.w	r3, r3, #12
 8001f70:	2b0c      	cmp	r3, #12
 8001f72:	d1ee      	bne.n	8001f52 <HAL_RCC_ClockConfig+0x262>
 8001f74:	e02b      	b.n	8001fce <HAL_RCC_ClockConfig+0x2de>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	685b      	ldr	r3, [r3, #4]
 8001f7a:	2b01      	cmp	r3, #1
 8001f7c:	d121      	bne.n	8001fc2 <HAL_RCC_ClockConfig+0x2d2>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f7e:	e00a      	b.n	8001f96 <HAL_RCC_ClockConfig+0x2a6>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f80:	f7fe f934 	bl	80001ec <HAL_GetTick>
 8001f84:	4602      	mov	r2, r0
 8001f86:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001f88:	1ad3      	subs	r3, r2, r3
 8001f8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d901      	bls.n	8001f96 <HAL_RCC_ClockConfig+0x2a6>
        {
          return HAL_TIMEOUT;
 8001f92:	2303      	movs	r3, #3
 8001f94:	e077      	b.n	8002086 <HAL_RCC_ClockConfig+0x396>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f96:	4b04      	ldr	r3, [pc, #16]	; (8001fa8 <HAL_RCC_ClockConfig+0x2b8>)
 8001f98:	689b      	ldr	r3, [r3, #8]
 8001f9a:	f003 030c 	and.w	r3, r3, #12
 8001f9e:	2b04      	cmp	r3, #4
 8001fa0:	d1ee      	bne.n	8001f80 <HAL_RCC_ClockConfig+0x290>
 8001fa2:	e014      	b.n	8001fce <HAL_RCC_ClockConfig+0x2de>
 8001fa4:	40023c00 	.word	0x40023c00
 8001fa8:	40023800 	.word	0x40023800
    }      
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fac:	f7fe f91e 	bl	80001ec <HAL_GetTick>
 8001fb0:	4602      	mov	r2, r0
 8001fb2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001fb4:	1ad3      	subs	r3, r2, r3
 8001fb6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d901      	bls.n	8001fc2 <HAL_RCC_ClockConfig+0x2d2>
        {
          return HAL_TIMEOUT;
 8001fbe:	2303      	movs	r3, #3
 8001fc0:	e061      	b.n	8002086 <HAL_RCC_ClockConfig+0x396>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001fc2:	4b33      	ldr	r3, [pc, #204]	; (8002090 <HAL_RCC_ClockConfig+0x3a0>)
 8001fc4:	689b      	ldr	r3, [r3, #8]
 8001fc6:	f003 030c 	and.w	r3, r3, #12
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d1ee      	bne.n	8001fac <HAL_RCC_ClockConfig+0x2bc>
        }
      }
    }
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001fce:	4b31      	ldr	r3, [pc, #196]	; (8002094 <HAL_RCC_ClockConfig+0x3a4>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f003 0201 	and.w	r2, r3, #1
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	429a      	cmp	r2, r3
 8001fda:	d919      	bls.n	8002010 <HAL_RCC_ClockConfig+0x320>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	2b01      	cmp	r3, #1
 8001fe0:	d105      	bne.n	8001fee <HAL_RCC_ClockConfig+0x2fe>
 8001fe2:	4a2c      	ldr	r2, [pc, #176]	; (8002094 <HAL_RCC_ClockConfig+0x3a4>)
 8001fe4:	4b2b      	ldr	r3, [pc, #172]	; (8002094 <HAL_RCC_ClockConfig+0x3a4>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f043 0304 	orr.w	r3, r3, #4
 8001fec:	6013      	str	r3, [r2, #0]
 8001fee:	4929      	ldr	r1, [pc, #164]	; (8002094 <HAL_RCC_ClockConfig+0x3a4>)
 8001ff0:	4b28      	ldr	r3, [pc, #160]	; (8002094 <HAL_RCC_ClockConfig+0x3a4>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f023 0201 	bic.w	r2, r3, #1
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001ffe:	4b25      	ldr	r3, [pc, #148]	; (8002094 <HAL_RCC_ClockConfig+0x3a4>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f003 0201 	and.w	r2, r3, #1
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	429a      	cmp	r2, r3
 800200a:	d001      	beq.n	8002010 <HAL_RCC_ClockConfig+0x320>
    {
      return HAL_ERROR;
 800200c:	2301      	movs	r3, #1
 800200e:	e03a      	b.n	8002086 <HAL_RCC_ClockConfig+0x396>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f003 0304 	and.w	r3, r3, #4
 8002018:	2b00      	cmp	r3, #0
 800201a:	d008      	beq.n	800202e <HAL_RCC_ClockConfig+0x33e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800201c:	491c      	ldr	r1, [pc, #112]	; (8002090 <HAL_RCC_ClockConfig+0x3a0>)
 800201e:	4b1c      	ldr	r3, [pc, #112]	; (8002090 <HAL_RCC_ClockConfig+0x3a0>)
 8002020:	689b      	ldr	r3, [r3, #8]
 8002022:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	68db      	ldr	r3, [r3, #12]
 800202a:	4313      	orrs	r3, r2
 800202c:	608b      	str	r3, [r1, #8]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f003 0308 	and.w	r3, r3, #8
 8002036:	2b00      	cmp	r3, #0
 8002038:	d009      	beq.n	800204e <HAL_RCC_ClockConfig+0x35e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800203a:	4915      	ldr	r1, [pc, #84]	; (8002090 <HAL_RCC_ClockConfig+0x3a0>)
 800203c:	4b14      	ldr	r3, [pc, #80]	; (8002090 <HAL_RCC_ClockConfig+0x3a0>)
 800203e:	689b      	ldr	r3, [r3, #8]
 8002040:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	691b      	ldr	r3, [r3, #16]
 8002048:	00db      	lsls	r3, r3, #3
 800204a:	4313      	orrs	r3, r2
 800204c:	608b      	str	r3, [r1, #8]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800204e:	f000 f827 	bl	80020a0 <HAL_RCC_GetSysClockFreq>
 8002052:	4601      	mov	r1, r0
 8002054:	4b0e      	ldr	r3, [pc, #56]	; (8002090 <HAL_RCC_ClockConfig+0x3a0>)
 8002056:	689b      	ldr	r3, [r3, #8]
 8002058:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800205c:	23f0      	movs	r3, #240	; 0xf0
 800205e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002060:	693b      	ldr	r3, [r7, #16]
 8002062:	fa93 f3a3 	rbit	r3, r3
 8002066:	60fb      	str	r3, [r7, #12]
  return(result);
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	fab3 f383 	clz	r3, r3
 800206e:	fa22 f303 	lsr.w	r3, r2, r3
 8002072:	4a09      	ldr	r2, [pc, #36]	; (8002098 <HAL_RCC_ClockConfig+0x3a8>)
 8002074:	5cd3      	ldrb	r3, [r2, r3]
 8002076:	fa21 f303 	lsr.w	r3, r1, r3
 800207a:	4a08      	ldr	r2, [pc, #32]	; (800209c <HAL_RCC_ClockConfig+0x3ac>)
 800207c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800207e:	2000      	movs	r0, #0
 8002080:	f7fe f88a 	bl	8000198 <HAL_InitTick>
  
  return HAL_OK;
 8002084:	2300      	movs	r3, #0
}
 8002086:	4618      	mov	r0, r3
 8002088:	3758      	adds	r7, #88	; 0x58
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	40023800 	.word	0x40023800
 8002094:	40023c00 	.word	0x40023c00
 8002098:	08002b7c 	.word	0x08002b7c
 800209c:	20000000 	.word	0x20000000

080020a0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80020a0:	b480      	push	{r7}
 80020a2:	b08d      	sub	sp, #52	; 0x34
 80020a4:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, pllm = 0U, plld = 0U, pllvco = 0U, msiclkrange = 0U;
 80020a6:	2300      	movs	r3, #0
 80020a8:	627b      	str	r3, [r7, #36]	; 0x24
 80020aa:	2300      	movs	r3, #0
 80020ac:	623b      	str	r3, [r7, #32]
 80020ae:	2300      	movs	r3, #0
 80020b0:	61fb      	str	r3, [r7, #28]
 80020b2:	2300      	movs	r3, #0
 80020b4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80020b6:	2300      	movs	r3, #0
 80020b8:	61bb      	str	r3, [r7, #24]
  uint32_t sysclockfreq = 0U;
 80020ba:	2300      	movs	r3, #0
 80020bc:	62bb      	str	r3, [r7, #40]	; 0x28
  
  tmpreg = RCC->CFGR;
 80020be:	4b37      	ldr	r3, [pc, #220]	; (800219c <HAL_RCC_GetSysClockFreq+0xfc>)
 80020c0:	689b      	ldr	r3, [r3, #8]
 80020c2:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80020c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020c6:	f003 030c 	and.w	r3, r3, #12
 80020ca:	2b08      	cmp	r3, #8
 80020cc:	d006      	beq.n	80020dc <HAL_RCC_GetSysClockFreq+0x3c>
 80020ce:	2b0c      	cmp	r3, #12
 80020d0:	d007      	beq.n	80020e2 <HAL_RCC_GetSysClockFreq+0x42>
 80020d2:	2b04      	cmp	r3, #4
 80020d4:	d142      	bne.n	800215c <HAL_RCC_GetSysClockFreq+0xbc>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80020d6:	4b32      	ldr	r3, [pc, #200]	; (80021a0 <HAL_RCC_GetSysClockFreq+0x100>)
 80020d8:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80020da:	e058      	b.n	800218e <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80020dc:	4b31      	ldr	r3, [pc, #196]	; (80021a4 <HAL_RCC_GetSysClockFreq+0x104>)
 80020de:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80020e0:	e055      	b.n	800218e <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80020e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020e4:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80020e8:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 80020ec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	fa93 f3a3 	rbit	r3, r3
 80020f4:	60bb      	str	r3, [r7, #8]
  return(result);
 80020f6:	68bb      	ldr	r3, [r7, #8]
 80020f8:	fab3 f383 	clz	r3, r3
 80020fc:	fa22 f303 	lsr.w	r3, r2, r3
 8002100:	4a29      	ldr	r2, [pc, #164]	; (80021a8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002102:	5cd3      	ldrb	r3, [r2, r3]
 8002104:	623b      	str	r3, [r7, #32]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_BITNUMBER) + 1U;
 8002106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002108:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 800210c:	f44f 0340 	mov.w	r3, #12582912	; 0xc00000
 8002110:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002112:	697b      	ldr	r3, [r7, #20]
 8002114:	fa93 f3a3 	rbit	r3, r3
 8002118:	613b      	str	r3, [r7, #16]
  return(result);
 800211a:	693b      	ldr	r3, [r7, #16]
 800211c:	fab3 f383 	clz	r3, r3
 8002120:	fa22 f303 	lsr.w	r3, r2, r3
 8002124:	3301      	adds	r3, #1
 8002126:	61fb      	str	r3, [r7, #28]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002128:	4b1c      	ldr	r3, [pc, #112]	; (800219c <HAL_RCC_GetSysClockFreq+0xfc>)
 800212a:	689b      	ldr	r3, [r3, #8]
 800212c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002130:	2b00      	cmp	r3, #0
 8002132:	d008      	beq.n	8002146 <HAL_RCC_GetSysClockFreq+0xa6>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE * pllm) / plld;
 8002134:	6a3b      	ldr	r3, [r7, #32]
 8002136:	4a1b      	ldr	r2, [pc, #108]	; (80021a4 <HAL_RCC_GetSysClockFreq+0x104>)
 8002138:	fb02 f203 	mul.w	r2, r2, r3
 800213c:	69fb      	ldr	r3, [r7, #28]
 800213e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002142:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002144:	e007      	b.n	8002156 <HAL_RCC_GetSysClockFreq+0xb6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE * pllm) / plld;
 8002146:	6a3b      	ldr	r3, [r7, #32]
 8002148:	4a15      	ldr	r2, [pc, #84]	; (80021a0 <HAL_RCC_GetSysClockFreq+0x100>)
 800214a:	fb02 f203 	mul.w	r2, r2, r3
 800214e:	69fb      	ldr	r3, [r7, #28]
 8002150:	fbb2 f3f3 	udiv	r3, r2, r3
 8002154:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      sysclockfreq = pllvco;
 8002156:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002158:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800215a:	e018      	b.n	800218e <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_BITNUMBER;
 800215c:	4b0f      	ldr	r3, [pc, #60]	; (800219c <HAL_RCC_GetSysClockFreq+0xfc>)
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	f403 4260 	and.w	r2, r3, #57344	; 0xe000
 8002164:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8002168:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	fa93 f3a3 	rbit	r3, r3
 8002170:	603b      	str	r3, [r7, #0]
  return(result);
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	fab3 f383 	clz	r3, r3
 8002178:	fa22 f303 	lsr.w	r3, r2, r3
 800217c:	61bb      	str	r3, [r7, #24]
      sysclockfreq = (32768U * (1U << (msiclkrange + 1U)));
 800217e:	69bb      	ldr	r3, [r7, #24]
 8002180:	3301      	adds	r3, #1
 8002182:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002186:	fa02 f303 	lsl.w	r3, r2, r3
 800218a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800218c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800218e:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8002190:	4618      	mov	r0, r3
 8002192:	3734      	adds	r7, #52	; 0x34
 8002194:	46bd      	mov	sp, r7
 8002196:	bc80      	pop	{r7}
 8002198:	4770      	bx	lr
 800219a:	bf00      	nop
 800219c:	40023800 	.word	0x40023800
 80021a0:	00f42400 	.word	0x00f42400
 80021a4:	007a1200 	.word	0x007a1200
 80021a8:	08002b70 	.word	0x08002b70

080021ac <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 80021ac:	b480      	push	{r7}
 80021ae:	b087      	sub	sp, #28
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  uint32_t vos = 0U;
 80021b4:	2300      	movs	r3, #0
 80021b6:	617b      	str	r3, [r7, #20]
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80021b8:	2300      	movs	r3, #0
 80021ba:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80021bc:	4b29      	ldr	r3, [pc, #164]	; (8002264 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80021be:	689b      	ldr	r3, [r3, #8]
 80021c0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d12c      	bne.n	8002222 <RCC_SetFlashLatencyFromMSIRange+0x76>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80021c8:	4b26      	ldr	r3, [pc, #152]	; (8002264 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80021ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d005      	beq.n	80021e0 <RCC_SetFlashLatencyFromMSIRange+0x34>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 80021d4:	4b24      	ldr	r3, [pc, #144]	; (8002268 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 80021dc:	617b      	str	r3, [r7, #20]
 80021de:	e016      	b.n	800220e <RCC_SetFlashLatencyFromMSIRange+0x62>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021e0:	4a20      	ldr	r2, [pc, #128]	; (8002264 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80021e2:	4b20      	ldr	r3, [pc, #128]	; (8002264 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80021e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021ea:	6253      	str	r3, [r2, #36]	; 0x24
 80021ec:	4b1d      	ldr	r3, [pc, #116]	; (8002264 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80021ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021f4:	60fb      	str	r3, [r7, #12]
 80021f6:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 80021f8:	4b1b      	ldr	r3, [pc, #108]	; (8002268 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8002200:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 8002202:	4a18      	ldr	r2, [pc, #96]	; (8002264 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002204:	4b17      	ldr	r3, [pc, #92]	; (8002264 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002208:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800220c:	6253      	str	r3, [r2, #36]	; 0x24
    }
    
    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 800220e:	697b      	ldr	r3, [r7, #20]
 8002210:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8002214:	d105      	bne.n	8002222 <RCC_SetFlashLatencyFromMSIRange+0x76>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800221c:	d101      	bne.n	8002222 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 800221e:	2301      	movs	r3, #1
 8002220:	613b      	str	r3, [r7, #16]
    }
  }
  
  __HAL_FLASH_SET_LATENCY(latency);
 8002222:	693b      	ldr	r3, [r7, #16]
 8002224:	2b01      	cmp	r3, #1
 8002226:	d105      	bne.n	8002234 <RCC_SetFlashLatencyFromMSIRange+0x88>
 8002228:	4a10      	ldr	r2, [pc, #64]	; (800226c <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 800222a:	4b10      	ldr	r3, [pc, #64]	; (800226c <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f043 0304 	orr.w	r3, r3, #4
 8002232:	6013      	str	r3, [r2, #0]
 8002234:	490d      	ldr	r1, [pc, #52]	; (800226c <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8002236:	4b0d      	ldr	r3, [pc, #52]	; (800226c <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f023 0201 	bic.w	r2, r3, #1
 800223e:	693b      	ldr	r3, [r7, #16]
 8002240:	4313      	orrs	r3, r2
 8002242:	600b      	str	r3, [r1, #0]
  
  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8002244:	4b09      	ldr	r3, [pc, #36]	; (800226c <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f003 0201 	and.w	r2, r3, #1
 800224c:	693b      	ldr	r3, [r7, #16]
 800224e:	429a      	cmp	r2, r3
 8002250:	d001      	beq.n	8002256 <RCC_SetFlashLatencyFromMSIRange+0xaa>
  {
    return HAL_ERROR;
 8002252:	2301      	movs	r3, #1
 8002254:	e000      	b.n	8002258 <RCC_SetFlashLatencyFromMSIRange+0xac>
  }
  
  return HAL_OK;
 8002256:	2300      	movs	r3, #0
}
 8002258:	4618      	mov	r0, r3
 800225a:	371c      	adds	r7, #28
 800225c:	46bd      	mov	sp, r7
 800225e:	bc80      	pop	{r7}
 8002260:	4770      	bx	lr
 8002262:	bf00      	nop
 8002264:	40023800 	.word	0x40023800
 8002268:	40007000 	.word	0x40007000
 800226c:	40023c00 	.word	0x40023c00

08002270 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b08e      	sub	sp, #56	; 0x38
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002278:	2300      	movs	r3, #0
 800227a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t temp_reg = 0U;
 800227c:	2300      	movs	r3, #0
 800227e:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC) 
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f003 0301 	and.w	r3, r3, #1
 8002288:	2b00      	cmp	r3, #0
 800228a:	d106      	bne.n	800229a <HAL_RCCEx_PeriphCLKConfig+0x2a>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f003 0302 	and.w	r3, r3, #2
 8002294:	2b00      	cmp	r3, #0
 8002296:	f000 80fe 	beq.w	8002496 <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
    }
#endif /* LCD */

    FlagStatus       pwrclkchanged = RESET;
 800229a:	2300      	movs	r3, #0
 800229c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022a0:	4b7f      	ldr	r3, [pc, #508]	; (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80022a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d10e      	bne.n	80022ca <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022ac:	4a7c      	ldr	r2, [pc, #496]	; (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80022ae:	4b7c      	ldr	r3, [pc, #496]	; (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80022b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022b6:	6253      	str	r3, [r2, #36]	; 0x24
 80022b8:	4b79      	ldr	r3, [pc, #484]	; (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80022ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022c0:	60bb      	str	r3, [r7, #8]
 80022c2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022c4:	2301      	movs	r3, #1
 80022c6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022ca:	4b76      	ldr	r3, [pc, #472]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d118      	bne.n	8002308 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022d6:	4a73      	ldr	r2, [pc, #460]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80022d8:	4b72      	ldr	r3, [pc, #456]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022e0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022e2:	f7fd ff83 	bl	80001ec <HAL_GetTick>
 80022e6:	6338      	str	r0, [r7, #48]	; 0x30

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022e8:	e008      	b.n	80022fc <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022ea:	f7fd ff7f 	bl	80001ec <HAL_GetTick>
 80022ee:	4602      	mov	r2, r0
 80022f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022f2:	1ad3      	subs	r3, r2, r3
 80022f4:	2b64      	cmp	r3, #100	; 0x64
 80022f6:	d901      	bls.n	80022fc <HAL_RCCEx_PeriphCLKConfig+0x8c>
        {
          return HAL_TIMEOUT;
 80022f8:	2303      	movs	r3, #3
 80022fa:	e0cd      	b.n	8002498 <HAL_RCCEx_PeriphCLKConfig+0x228>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022fc:	4b69      	ldr	r3, [pc, #420]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002304:	2b00      	cmp	r3, #0
 8002306:	d0f0      	beq.n	80022ea <HAL_RCCEx_PeriphCLKConfig+0x7a>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */ 
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8002308:	4b65      	ldr	r3, [pc, #404]	; (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8002310:	62fb      	str	r3, [r7, #44]	; 0x2c
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	f003 42c0 	and.w	r2, r3, #1610612736	; 0x60000000
 800231a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800231c:	429a      	cmp	r2, r3
 800231e:	d106      	bne.n	800232e <HAL_RCCEx_PeriphCLKConfig+0xbe>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	689b      	ldr	r3, [r3, #8]
 8002324:	f003 42c0 	and.w	r2, r3, #1610612736	; 0x60000000
 8002328:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800232a:	429a      	cmp	r2, r3
 800232c:	d00e      	beq.n	800234c <HAL_RCCEx_PeriphCLKConfig+0xdc>
#endif /* LCD */
       )
    { /* Check HSE State */
      if (((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE) && HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002336:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800233a:	d107      	bne.n	800234c <HAL_RCCEx_PeriphCLKConfig+0xdc>
 800233c:	4b58      	ldr	r3, [pc, #352]	; (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002344:	2b00      	cmp	r3, #0
 8002346:	d001      	beq.n	800234c <HAL_RCCEx_PeriphCLKConfig+0xdc>
      {
        /* To update HSE divider, first switch-OFF HSE clock oscillator*/
        return HAL_ERROR; 
 8002348:	2301      	movs	r3, #1
 800234a:	e0a5      	b.n	8002498 <HAL_RCCEx_PeriphCLKConfig+0x228>
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 800234c:	4b54      	ldr	r3, [pc, #336]	; (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800234e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002350:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002354:	62fb      	str	r3, [r7, #44]	; 0x2c
    
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8002356:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002358:	2b00      	cmp	r3, #0
 800235a:	d077      	beq.n	800244c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002364:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002366:	429a      	cmp	r2, r3
 8002368:	d005      	beq.n	8002376 <HAL_RCCEx_PeriphCLKConfig+0x106>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f003 0301 	and.w	r3, r3, #1
 8002372:	2b00      	cmp	r3, #0
 8002374:	d10c      	bne.n	8002390 <HAL_RCCEx_PeriphCLKConfig+0x120>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	689b      	ldr	r3, [r3, #8]
 800237a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800237e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002380:	429a      	cmp	r2, r3
 8002382:	d063      	beq.n	800244c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f003 0302 	and.w	r3, r3, #2
 800238c:	2b00      	cmp	r3, #0
 800238e:	d05d      	beq.n	800244c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002390:	4b43      	ldr	r3, [pc, #268]	; (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002392:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002394:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002398:	62fb      	str	r3, [r7, #44]	; 0x2c
 800239a:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800239e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023a0:	6a3b      	ldr	r3, [r7, #32]
 80023a2:	fa93 f3a3 	rbit	r3, r3
 80023a6:	61fb      	str	r3, [r7, #28]
  return(result);
 80023a8:	69fb      	ldr	r3, [r7, #28]
      
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80023aa:	fab3 f383 	clz	r3, r3
 80023ae:	461a      	mov	r2, r3
 80023b0:	4b3d      	ldr	r3, [pc, #244]	; (80024a8 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 80023b2:	4413      	add	r3, r2
 80023b4:	009b      	lsls	r3, r3, #2
 80023b6:	461a      	mov	r2, r3
 80023b8:	2301      	movs	r3, #1
 80023ba:	6013      	str	r3, [r2, #0]
 80023bc:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80023c0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023c4:	fa93 f3a3 	rbit	r3, r3
 80023c8:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80023ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
      __HAL_RCC_BACKUPRESET_RELEASE();
 80023cc:	fab3 f383 	clz	r3, r3
 80023d0:	461a      	mov	r2, r3
 80023d2:	4b35      	ldr	r3, [pc, #212]	; (80024a8 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 80023d4:	4413      	add	r3, r2
 80023d6:	009b      	lsls	r3, r3, #2
 80023d8:	461a      	mov	r2, r3
 80023da:	2300      	movs	r3, #0
 80023dc:	6013      	str	r3, [r2, #0]
      
      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80023de:	4a30      	ldr	r2, [pc, #192]	; (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80023e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023e2:	6353      	str	r3, [r2, #52]	; 0x34
      
       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80023e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d02e      	beq.n	800244c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023ee:	f7fd fefd 	bl	80001ec <HAL_GetTick>
 80023f2:	6338      	str	r0, [r7, #48]	; 0x30
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023f4:	e00a      	b.n	800240c <HAL_RCCEx_PeriphCLKConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023f6:	f7fd fef9 	bl	80001ec <HAL_GetTick>
 80023fa:	4602      	mov	r2, r0
 80023fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023fe:	1ad3      	subs	r3, r2, r3
 8002400:	f241 3288 	movw	r2, #5000	; 0x1388
 8002404:	4293      	cmp	r3, r2
 8002406:	d901      	bls.n	800240c <HAL_RCCEx_PeriphCLKConfig+0x19c>
          {
            return HAL_TIMEOUT;
 8002408:	2303      	movs	r3, #3
 800240a:	e045      	b.n	8002498 <HAL_RCCEx_PeriphCLKConfig+0x228>
 800240c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002410:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002412:	69bb      	ldr	r3, [r7, #24]
 8002414:	fa93 f3a3 	rbit	r3, r3
 8002418:	617b      	str	r3, [r7, #20]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800241a:	4b21      	ldr	r3, [pc, #132]	; (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800241c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800241e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002422:	613b      	str	r3, [r7, #16]
 8002424:	693b      	ldr	r3, [r7, #16]
 8002426:	fa93 f3a3 	rbit	r3, r3
 800242a:	60fb      	str	r3, [r7, #12]
  return(result);
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	fab3 f383 	clz	r3, r3
 8002432:	b25b      	sxtb	r3, r3
 8002434:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002438:	b25b      	sxtb	r3, r3
 800243a:	b2db      	uxtb	r3, r3
 800243c:	f003 031f 	and.w	r3, r3, #31
 8002440:	2101      	movs	r1, #1
 8002442:	fa01 f303 	lsl.w	r3, r1, r3
 8002446:	4013      	ands	r3, r2
 8002448:	2b00      	cmp	r3, #0
 800244a:	d0d4      	beq.n	80023f6 <HAL_RCCEx_PeriphCLKConfig+0x186>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002454:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002458:	d10a      	bne.n	8002470 <HAL_RCCEx_PeriphCLKConfig+0x200>
 800245a:	4911      	ldr	r1, [pc, #68]	; (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800245c:	4b10      	ldr	r3, [pc, #64]	; (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 800246c:	4313      	orrs	r3, r2
 800246e:	600b      	str	r3, [r1, #0]
 8002470:	490b      	ldr	r1, [pc, #44]	; (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002472:	4b0b      	ldr	r3, [pc, #44]	; (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002474:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800247e:	4313      	orrs	r3, r2
 8002480:	634b      	str	r3, [r1, #52]	; 0x34

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002482:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002486:	2b01      	cmp	r3, #1
 8002488:	d105      	bne.n	8002496 <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800248a:	4a05      	ldr	r2, [pc, #20]	; (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800248c:	4b04      	ldr	r3, [pc, #16]	; (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800248e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002490:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002494:	6253      	str	r3, [r2, #36]	; 0x24
    }
  }
  
  return HAL_OK;
 8002496:	2300      	movs	r3, #0
}
 8002498:	4618      	mov	r0, r3
 800249a:	3738      	adds	r7, #56	; 0x38
 800249c:	46bd      	mov	sp, r7
 800249e:	bd80      	pop	{r7, pc}
 80024a0:	40023800 	.word	0x40023800
 80024a4:	40007000 	.word	0x40007000
 80024a8:	1091c1a0 	.word	0x1091c1a0

080024ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b082      	sub	sp, #8
 80024b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
 uint8_t ledstate = 0;
 80024b2:	2300      	movs	r3, #0
 80024b4:	71fb      	strb	r3, [r7, #7]
 uint8_t buttonpushed = 0;
 80024b6:	2300      	movs	r3, #0
 80024b8:	71bb      	strb	r3, [r7, #6]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80024ba:	f7fd fe5f 	bl	800017c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80024be:	f000 f83b 	bl	8002538 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80024c2:	f000 f92f 	bl	8002724 <MX_GPIO_Init>
  MX_ADC_Init();
 80024c6:	f000 f89b 	bl	8002600 <MX_ADC_Init>
  MX_LCD_Init();
 80024ca:	f000 f8f1 	bl	80026b0 <MX_LCD_Init>
  MX_TS_Init();
 80024ce:	f000 f923 	bl	8002718 <MX_TS_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  if (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_SET){
 80024d2:	2101      	movs	r1, #1
 80024d4:	4816      	ldr	r0, [pc, #88]	; (8002530 <main+0x84>)
 80024d6:	f7fe fb81 	bl	8000bdc <HAL_GPIO_ReadPin>
 80024da:	4603      	mov	r3, r0
 80024dc:	2b01      	cmp	r3, #1
 80024de:	d111      	bne.n	8002504 <main+0x58>
		  if ( buttonpushed == 0){
 80024e0:	79bb      	ldrb	r3, [r7, #6]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d110      	bne.n	8002508 <main+0x5c>
			  buttonpushed = 1;
 80024e6:	2301      	movs	r3, #1
 80024e8:	71bb      	strb	r3, [r7, #6]

			  switch (ledstate){
 80024ea:	79fb      	ldrb	r3, [r7, #7]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d002      	beq.n	80024f6 <main+0x4a>
 80024f0:	2b01      	cmp	r3, #1
 80024f2:	d003      	beq.n	80024fc <main+0x50>
 80024f4:	e008      	b.n	8002508 <main+0x5c>
			  case 0:
				  ledstate = 1;
 80024f6:	2301      	movs	r3, #1
 80024f8:	71fb      	strb	r3, [r7, #7]
				  break;
 80024fa:	e005      	b.n	8002508 <main+0x5c>
			  case 1:
				  ledstate = 0;
 80024fc:	2300      	movs	r3, #0
 80024fe:	71fb      	strb	r3, [r7, #7]
				  break;
 8002500:	bf00      	nop
 8002502:	e001      	b.n	8002508 <main+0x5c>
			  }
		  }
	  }
	  else {
		  buttonpushed = 0;
 8002504:	2300      	movs	r3, #0
 8002506:	71bb      	strb	r3, [r7, #6]
	  }

	  switch(ledstate){
 8002508:	79fb      	ldrb	r3, [r7, #7]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d002      	beq.n	8002514 <main+0x68>
 800250e:	2b01      	cmp	r3, #1
 8002510:	d006      	beq.n	8002520 <main+0x74>
 8002512:	e00b      	b.n	800252c <main+0x80>
	  case 0:
		  HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 8002514:	2200      	movs	r2, #0
 8002516:	2140      	movs	r1, #64	; 0x40
 8002518:	4806      	ldr	r0, [pc, #24]	; (8002534 <main+0x88>)
 800251a:	f7fe fb76 	bl	8000c0a <HAL_GPIO_WritePin>
		  break;
 800251e:	e005      	b.n	800252c <main+0x80>
	  case 1:
		  HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_SET);
 8002520:	2201      	movs	r2, #1
 8002522:	2140      	movs	r1, #64	; 0x40
 8002524:	4803      	ldr	r0, [pc, #12]	; (8002534 <main+0x88>)
 8002526:	f7fe fb70 	bl	8000c0a <HAL_GPIO_WritePin>
		  break;
 800252a:	bf00      	nop
	  if (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_SET){
 800252c:	e7d1      	b.n	80024d2 <main+0x26>
 800252e:	bf00      	nop
 8002530:	40020000 	.word	0x40020000
 8002534:	40020400 	.word	0x40020400

08002538 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b096      	sub	sp, #88	; 0x58
 800253c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800253e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002542:	2234      	movs	r2, #52	; 0x34
 8002544:	2100      	movs	r1, #0
 8002546:	4618      	mov	r0, r3
 8002548:	f000 fafe 	bl	8002b48 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800254c:	f107 0310 	add.w	r3, r7, #16
 8002550:	2200      	movs	r2, #0
 8002552:	601a      	str	r2, [r3, #0]
 8002554:	605a      	str	r2, [r3, #4]
 8002556:	609a      	str	r2, [r3, #8]
 8002558:	60da      	str	r2, [r3, #12]
 800255a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800255c:	1d3b      	adds	r3, r7, #4
 800255e:	2200      	movs	r2, #0
 8002560:	601a      	str	r2, [r3, #0]
 8002562:	605a      	str	r2, [r3, #4]
 8002564:	609a      	str	r2, [r3, #8]

  /**Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002566:	4a25      	ldr	r2, [pc, #148]	; (80025fc <SystemClock_Config+0xc4>)
 8002568:	4b24      	ldr	r3, [pc, #144]	; (80025fc <SystemClock_Config+0xc4>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 8002570:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002574:	6013      	str	r3, [r2, #0]
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8002576:	2306      	movs	r3, #6
 8002578:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800257a:	2301      	movs	r3, #1
 800257c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800257e:	2301      	movs	r3, #1
 8002580:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002582:	2310      	movs	r3, #16
 8002584:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002586:	2302      	movs	r3, #2
 8002588:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800258a:	2300      	movs	r3, #0
 800258c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 800258e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8002592:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 8002594:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8002598:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800259a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800259e:	4618      	mov	r0, r3
 80025a0:	f7fe fc2c 	bl	8000dfc <HAL_RCC_OscConfig>
 80025a4:	4603      	mov	r3, r0
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d001      	beq.n	80025ae <SystemClock_Config+0x76>
  {
    Error_Handler();
 80025aa:	f000 f92d 	bl	8002808 <Error_Handler>
  }
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80025ae:	230f      	movs	r3, #15
 80025b0:	613b      	str	r3, [r7, #16]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80025b2:	2303      	movs	r3, #3
 80025b4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80025b6:	2300      	movs	r3, #0
 80025b8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80025ba:	2300      	movs	r3, #0
 80025bc:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80025be:	2300      	movs	r3, #0
 80025c0:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80025c2:	f107 0310 	add.w	r3, r7, #16
 80025c6:	2101      	movs	r1, #1
 80025c8:	4618      	mov	r0, r3
 80025ca:	f7ff fb91 	bl	8001cf0 <HAL_RCC_ClockConfig>
 80025ce:	4603      	mov	r3, r0
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d001      	beq.n	80025d8 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 80025d4:	f000 f918 	bl	8002808 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LCD;
 80025d8:	2302      	movs	r3, #2
 80025da:	607b      	str	r3, [r7, #4]
  PeriphClkInit.LCDClockSelection = RCC_RTCCLKSOURCE_LSE;
 80025dc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80025e0:	60fb      	str	r3, [r7, #12]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80025e2:	1d3b      	adds	r3, r7, #4
 80025e4:	4618      	mov	r0, r3
 80025e6:	f7ff fe43 	bl	8002270 <HAL_RCCEx_PeriphCLKConfig>
 80025ea:	4603      	mov	r3, r0
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d001      	beq.n	80025f4 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 80025f0:	f000 f90a 	bl	8002808 <Error_Handler>
  }
}
 80025f4:	bf00      	nop
 80025f6:	3758      	adds	r7, #88	; 0x58
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}
 80025fc:	40007000 	.word	0x40007000

08002600 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b084      	sub	sp, #16
 8002604:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002606:	1d3b      	adds	r3, r7, #4
 8002608:	2200      	movs	r2, #0
 800260a:	601a      	str	r2, [r3, #0]
 800260c:	605a      	str	r2, [r3, #4]
 800260e:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc.Instance = ADC1;
 8002610:	4b25      	ldr	r3, [pc, #148]	; (80026a8 <MX_ADC_Init+0xa8>)
 8002612:	4a26      	ldr	r2, [pc, #152]	; (80026ac <MX_ADC_Init+0xac>)
 8002614:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8002616:	4b24      	ldr	r3, [pc, #144]	; (80026a8 <MX_ADC_Init+0xa8>)
 8002618:	2200      	movs	r2, #0
 800261a:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 800261c:	4b22      	ldr	r3, [pc, #136]	; (80026a8 <MX_ADC_Init+0xa8>)
 800261e:	2200      	movs	r2, #0
 8002620:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002622:	4b21      	ldr	r3, [pc, #132]	; (80026a8 <MX_ADC_Init+0xa8>)
 8002624:	2200      	movs	r2, #0
 8002626:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002628:	4b1f      	ldr	r3, [pc, #124]	; (80026a8 <MX_ADC_Init+0xa8>)
 800262a:	2200      	movs	r2, #0
 800262c:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800262e:	4b1e      	ldr	r3, [pc, #120]	; (80026a8 <MX_ADC_Init+0xa8>)
 8002630:	2200      	movs	r2, #0
 8002632:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 8002634:	4b1c      	ldr	r3, [pc, #112]	; (80026a8 <MX_ADC_Init+0xa8>)
 8002636:	2200      	movs	r2, #0
 8002638:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 800263a:	4b1b      	ldr	r3, [pc, #108]	; (80026a8 <MX_ADC_Init+0xa8>)
 800263c:	2200      	movs	r2, #0
 800263e:	61da      	str	r2, [r3, #28]
  hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 8002640:	4b19      	ldr	r3, [pc, #100]	; (80026a8 <MX_ADC_Init+0xa8>)
 8002642:	2200      	movs	r2, #0
 8002644:	621a      	str	r2, [r3, #32]
  hadc.Init.ContinuousConvMode = DISABLE;
 8002646:	4b18      	ldr	r3, [pc, #96]	; (80026a8 <MX_ADC_Init+0xa8>)
 8002648:	2200      	movs	r2, #0
 800264a:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.NbrOfConversion = 1;
 800264c:	4b16      	ldr	r3, [pc, #88]	; (80026a8 <MX_ADC_Init+0xa8>)
 800264e:	2201      	movs	r2, #1
 8002650:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8002652:	4b15      	ldr	r3, [pc, #84]	; (80026a8 <MX_ADC_Init+0xa8>)
 8002654:	2200      	movs	r2, #0
 8002656:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_CC3;
 8002658:	4b13      	ldr	r3, [pc, #76]	; (80026a8 <MX_ADC_Init+0xa8>)
 800265a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800265e:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8002660:	4b11      	ldr	r3, [pc, #68]	; (80026a8 <MX_ADC_Init+0xa8>)
 8002662:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002666:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.DMAContinuousRequests = DISABLE;
 8002668:	4b0f      	ldr	r3, [pc, #60]	; (80026a8 <MX_ADC_Init+0xa8>)
 800266a:	2200      	movs	r2, #0
 800266c:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800266e:	480e      	ldr	r0, [pc, #56]	; (80026a8 <MX_ADC_Init+0xa8>)
 8002670:	f7fd fdc6 	bl	8000200 <HAL_ADC_Init>
 8002674:	4603      	mov	r3, r0
 8002676:	2b00      	cmp	r3, #0
 8002678:	d001      	beq.n	800267e <MX_ADC_Init+0x7e>
  {
    Error_Handler();
 800267a:	f000 f8c5 	bl	8002808 <Error_Handler>
  }
  /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800267e:	2304      	movs	r3, #4
 8002680:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002682:	2301      	movs	r3, #1
 8002684:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES;
 8002686:	2300      	movs	r3, #0
 8002688:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800268a:	1d3b      	adds	r3, r7, #4
 800268c:	4619      	mov	r1, r3
 800268e:	4806      	ldr	r0, [pc, #24]	; (80026a8 <MX_ADC_Init+0xa8>)
 8002690:	f7fd fef4 	bl	800047c <HAL_ADC_ConfigChannel>
 8002694:	4603      	mov	r3, r0
 8002696:	2b00      	cmp	r3, #0
 8002698:	d001      	beq.n	800269e <MX_ADC_Init+0x9e>
  {
    Error_Handler();
 800269a:	f000 f8b5 	bl	8002808 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 800269e:	bf00      	nop
 80026a0:	3710      	adds	r7, #16
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd80      	pop	{r7, pc}
 80026a6:	bf00      	nop
 80026a8:	20000060 	.word	0x20000060
 80026ac:	40012400 	.word	0x40012400

080026b0 <MX_LCD_Init>:
  * @brief LCD Initialization Function
  * @param None
  * @retval None
  */
static void MX_LCD_Init(void)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	af00      	add	r7, sp, #0
  /* USER CODE END LCD_Init 0 */

  /* USER CODE BEGIN LCD_Init 1 */

  /* USER CODE END LCD_Init 1 */
  hlcd.Instance = LCD;
 80026b4:	4b16      	ldr	r3, [pc, #88]	; (8002710 <MX_LCD_Init+0x60>)
 80026b6:	4a17      	ldr	r2, [pc, #92]	; (8002714 <MX_LCD_Init+0x64>)
 80026b8:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 80026ba:	4b15      	ldr	r3, [pc, #84]	; (8002710 <MX_LCD_Init+0x60>)
 80026bc:	2200      	movs	r2, #0
 80026be:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 80026c0:	4b13      	ldr	r3, [pc, #76]	; (8002710 <MX_LCD_Init+0x60>)
 80026c2:	2200      	movs	r2, #0
 80026c4:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_4;
 80026c6:	4b12      	ldr	r3, [pc, #72]	; (8002710 <MX_LCD_Init+0x60>)
 80026c8:	220c      	movs	r2, #12
 80026ca:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 80026cc:	4b10      	ldr	r3, [pc, #64]	; (8002710 <MX_LCD_Init+0x60>)
 80026ce:	2200      	movs	r2, #0
 80026d0:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 80026d2:	4b0f      	ldr	r3, [pc, #60]	; (8002710 <MX_LCD_Init+0x60>)
 80026d4:	2200      	movs	r2, #0
 80026d6:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 80026d8:	4b0d      	ldr	r3, [pc, #52]	; (8002710 <MX_LCD_Init+0x60>)
 80026da:	2200      	movs	r2, #0
 80026dc:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 80026de:	4b0c      	ldr	r3, [pc, #48]	; (8002710 <MX_LCD_Init+0x60>)
 80026e0:	2200      	movs	r2, #0
 80026e2:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 80026e4:	4b0a      	ldr	r3, [pc, #40]	; (8002710 <MX_LCD_Init+0x60>)
 80026e6:	2200      	movs	r2, #0
 80026e8:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 80026ea:	4b09      	ldr	r3, [pc, #36]	; (8002710 <MX_LCD_Init+0x60>)
 80026ec:	2200      	movs	r2, #0
 80026ee:	631a      	str	r2, [r3, #48]	; 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 80026f0:	4b07      	ldr	r3, [pc, #28]	; (8002710 <MX_LCD_Init+0x60>)
 80026f2:	2200      	movs	r2, #0
 80026f4:	629a      	str	r2, [r3, #40]	; 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 80026f6:	4b06      	ldr	r3, [pc, #24]	; (8002710 <MX_LCD_Init+0x60>)
 80026f8:	2200      	movs	r2, #0
 80026fa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 80026fc:	4804      	ldr	r0, [pc, #16]	; (8002710 <MX_LCD_Init+0x60>)
 80026fe:	f7fe fa9d 	bl	8000c3c <HAL_LCD_Init>
 8002702:	4603      	mov	r3, r0
 8002704:	2b00      	cmp	r3, #0
 8002706:	d001      	beq.n	800270c <MX_LCD_Init+0x5c>
  {
    Error_Handler();
 8002708:	f000 f87e 	bl	8002808 <Error_Handler>
  }
  /* USER CODE BEGIN LCD_Init 2 */

  /* USER CODE END LCD_Init 2 */

}
 800270c:	bf00      	nop
 800270e:	bd80      	pop	{r7, pc}
 8002710:	20000024 	.word	0x20000024
 8002714:	40002400 	.word	0x40002400

08002718 <MX_TS_Init>:
  * @brief TS Initialization Function
  * @param None
  * @retval None
  */
static void MX_TS_Init(void)
{
 8002718:	b480      	push	{r7}
 800271a:	af00      	add	r7, sp, #0
  /* USER CODE END TS_Init 1 */
  /* USER CODE BEGIN TS_Init 2 */

  /* USER CODE END TS_Init 2 */

}
 800271c:	bf00      	nop
 800271e:	46bd      	mov	sp, r7
 8002720:	bc80      	pop	{r7}
 8002722:	4770      	bx	lr

08002724 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b088      	sub	sp, #32
 8002728:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800272a:	f107 030c 	add.w	r3, r7, #12
 800272e:	2200      	movs	r2, #0
 8002730:	601a      	str	r2, [r3, #0]
 8002732:	605a      	str	r2, [r3, #4]
 8002734:	609a      	str	r2, [r3, #8]
 8002736:	60da      	str	r2, [r3, #12]
 8002738:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800273a:	4a2e      	ldr	r2, [pc, #184]	; (80027f4 <MX_GPIO_Init+0xd0>)
 800273c:	4b2d      	ldr	r3, [pc, #180]	; (80027f4 <MX_GPIO_Init+0xd0>)
 800273e:	69db      	ldr	r3, [r3, #28]
 8002740:	f043 0304 	orr.w	r3, r3, #4
 8002744:	61d3      	str	r3, [r2, #28]
 8002746:	4b2b      	ldr	r3, [pc, #172]	; (80027f4 <MX_GPIO_Init+0xd0>)
 8002748:	69db      	ldr	r3, [r3, #28]
 800274a:	f003 0304 	and.w	r3, r3, #4
 800274e:	60bb      	str	r3, [r7, #8]
 8002750:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002752:	4a28      	ldr	r2, [pc, #160]	; (80027f4 <MX_GPIO_Init+0xd0>)
 8002754:	4b27      	ldr	r3, [pc, #156]	; (80027f4 <MX_GPIO_Init+0xd0>)
 8002756:	69db      	ldr	r3, [r3, #28]
 8002758:	f043 0301 	orr.w	r3, r3, #1
 800275c:	61d3      	str	r3, [r2, #28]
 800275e:	4b25      	ldr	r3, [pc, #148]	; (80027f4 <MX_GPIO_Init+0xd0>)
 8002760:	69db      	ldr	r3, [r3, #28]
 8002762:	f003 0301 	and.w	r3, r3, #1
 8002766:	607b      	str	r3, [r7, #4]
 8002768:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800276a:	4a22      	ldr	r2, [pc, #136]	; (80027f4 <MX_GPIO_Init+0xd0>)
 800276c:	4b21      	ldr	r3, [pc, #132]	; (80027f4 <MX_GPIO_Init+0xd0>)
 800276e:	69db      	ldr	r3, [r3, #28]
 8002770:	f043 0302 	orr.w	r3, r3, #2
 8002774:	61d3      	str	r3, [r2, #28]
 8002776:	4b1f      	ldr	r3, [pc, #124]	; (80027f4 <MX_GPIO_Init+0xd0>)
 8002778:	69db      	ldr	r3, [r3, #28]
 800277a:	f003 0302 	and.w	r3, r3, #2
 800277e:	603b      	str	r3, [r7, #0]
 8002780:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(IDD_CNT_EN_GPIO_Port, IDD_CNT_EN_Pin, GPIO_PIN_SET);
 8002782:	2201      	movs	r2, #1
 8002784:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002788:	481b      	ldr	r0, [pc, #108]	; (80027f8 <MX_GPIO_Init+0xd4>)
 800278a:	f7fe fa3e 	bl	8000c0a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 800278e:	2200      	movs	r2, #0
 8002790:	21c0      	movs	r1, #192	; 0xc0
 8002792:	481a      	ldr	r0, [pc, #104]	; (80027fc <MX_GPIO_Init+0xd8>)
 8002794:	f7fe fa39 	bl	8000c0a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : IDD_CNT_EN_Pin */
  GPIO_InitStruct.Pin = IDD_CNT_EN_Pin;
 8002798:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800279c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800279e:	2301      	movs	r3, #1
 80027a0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027a2:	2300      	movs	r3, #0
 80027a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027a6:	2300      	movs	r3, #0
 80027a8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(IDD_CNT_EN_GPIO_Port, &GPIO_InitStruct);
 80027aa:	f107 030c 	add.w	r3, r7, #12
 80027ae:	4619      	mov	r1, r3
 80027b0:	4811      	ldr	r0, [pc, #68]	; (80027f8 <MX_GPIO_Init+0xd4>)
 80027b2:	f7fe f895 	bl	80008e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80027b6:	2301      	movs	r3, #1
 80027b8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80027ba:	4b11      	ldr	r3, [pc, #68]	; (8002800 <MX_GPIO_Init+0xdc>)
 80027bc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027be:	2300      	movs	r3, #0
 80027c0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80027c2:	f107 030c 	add.w	r3, r7, #12
 80027c6:	4619      	mov	r1, r3
 80027c8:	480e      	ldr	r0, [pc, #56]	; (8002804 <MX_GPIO_Init+0xe0>)
 80027ca:	f7fe f889 	bl	80008e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin;
 80027ce:	23c0      	movs	r3, #192	; 0xc0
 80027d0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027d2:	2301      	movs	r3, #1
 80027d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027d6:	2300      	movs	r3, #0
 80027d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027da:	2300      	movs	r3, #0
 80027dc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027de:	f107 030c 	add.w	r3, r7, #12
 80027e2:	4619      	mov	r1, r3
 80027e4:	4805      	ldr	r0, [pc, #20]	; (80027fc <MX_GPIO_Init+0xd8>)
 80027e6:	f7fe f87b 	bl	80008e0 <HAL_GPIO_Init>

}
 80027ea:	bf00      	nop
 80027ec:	3720      	adds	r7, #32
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}
 80027f2:	bf00      	nop
 80027f4:	40023800 	.word	0x40023800
 80027f8:	40020800 	.word	0x40020800
 80027fc:	40020400 	.word	0x40020400
 8002800:	10120000 	.word	0x10120000
 8002804:	40020000 	.word	0x40020000

08002808 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002808:	b480      	push	{r7}
 800280a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800280c:	bf00      	nop
 800280e:	46bd      	mov	sp, r7
 8002810:	bc80      	pop	{r7}
 8002812:	4770      	bx	lr

08002814 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b084      	sub	sp, #16
 8002818:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 800281a:	4a15      	ldr	r2, [pc, #84]	; (8002870 <HAL_MspInit+0x5c>)
 800281c:	4b14      	ldr	r3, [pc, #80]	; (8002870 <HAL_MspInit+0x5c>)
 800281e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002820:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002824:	6253      	str	r3, [r2, #36]	; 0x24
 8002826:	4b12      	ldr	r3, [pc, #72]	; (8002870 <HAL_MspInit+0x5c>)
 8002828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800282a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800282e:	60fb      	str	r3, [r7, #12]
 8002830:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002832:	4a0f      	ldr	r2, [pc, #60]	; (8002870 <HAL_MspInit+0x5c>)
 8002834:	4b0e      	ldr	r3, [pc, #56]	; (8002870 <HAL_MspInit+0x5c>)
 8002836:	6a1b      	ldr	r3, [r3, #32]
 8002838:	f043 0301 	orr.w	r3, r3, #1
 800283c:	6213      	str	r3, [r2, #32]
 800283e:	4b0c      	ldr	r3, [pc, #48]	; (8002870 <HAL_MspInit+0x5c>)
 8002840:	6a1b      	ldr	r3, [r3, #32]
 8002842:	f003 0301 	and.w	r3, r3, #1
 8002846:	60bb      	str	r3, [r7, #8]
 8002848:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800284a:	4a09      	ldr	r2, [pc, #36]	; (8002870 <HAL_MspInit+0x5c>)
 800284c:	4b08      	ldr	r3, [pc, #32]	; (8002870 <HAL_MspInit+0x5c>)
 800284e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002850:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002854:	6253      	str	r3, [r2, #36]	; 0x24
 8002856:	4b06      	ldr	r3, [pc, #24]	; (8002870 <HAL_MspInit+0x5c>)
 8002858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800285a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800285e:	607b      	str	r3, [r7, #4]
 8002860:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002862:	2007      	movs	r0, #7
 8002864:	f7fe f808 	bl	8000878 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002868:	bf00      	nop
 800286a:	3710      	adds	r7, #16
 800286c:	46bd      	mov	sp, r7
 800286e:	bd80      	pop	{r7, pc}
 8002870:	40023800 	.word	0x40023800

08002874 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b08a      	sub	sp, #40	; 0x28
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800287c:	f107 0314 	add.w	r3, r7, #20
 8002880:	2200      	movs	r2, #0
 8002882:	601a      	str	r2, [r3, #0]
 8002884:	605a      	str	r2, [r3, #4]
 8002886:	609a      	str	r2, [r3, #8]
 8002888:	60da      	str	r2, [r3, #12]
 800288a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4a15      	ldr	r2, [pc, #84]	; (80028e8 <HAL_ADC_MspInit+0x74>)
 8002892:	4293      	cmp	r3, r2
 8002894:	d123      	bne.n	80028de <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002896:	4a15      	ldr	r2, [pc, #84]	; (80028ec <HAL_ADC_MspInit+0x78>)
 8002898:	4b14      	ldr	r3, [pc, #80]	; (80028ec <HAL_ADC_MspInit+0x78>)
 800289a:	6a1b      	ldr	r3, [r3, #32]
 800289c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80028a0:	6213      	str	r3, [r2, #32]
 80028a2:	4b12      	ldr	r3, [pc, #72]	; (80028ec <HAL_ADC_MspInit+0x78>)
 80028a4:	6a1b      	ldr	r3, [r3, #32]
 80028a6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80028aa:	613b      	str	r3, [r7, #16]
 80028ac:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028ae:	4a0f      	ldr	r2, [pc, #60]	; (80028ec <HAL_ADC_MspInit+0x78>)
 80028b0:	4b0e      	ldr	r3, [pc, #56]	; (80028ec <HAL_ADC_MspInit+0x78>)
 80028b2:	69db      	ldr	r3, [r3, #28]
 80028b4:	f043 0301 	orr.w	r3, r3, #1
 80028b8:	61d3      	str	r3, [r2, #28]
 80028ba:	4b0c      	ldr	r3, [pc, #48]	; (80028ec <HAL_ADC_MspInit+0x78>)
 80028bc:	69db      	ldr	r3, [r3, #28]
 80028be:	f003 0301 	and.w	r3, r3, #1
 80028c2:	60fb      	str	r3, [r7, #12]
 80028c4:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration    
    PA4     ------> ADC_IN4 
    */
    GPIO_InitStruct.Pin = IDD_Measurement_Pin;
 80028c6:	2310      	movs	r3, #16
 80028c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80028ca:	2303      	movs	r3, #3
 80028cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ce:	2300      	movs	r3, #0
 80028d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(IDD_Measurement_GPIO_Port, &GPIO_InitStruct);
 80028d2:	f107 0314 	add.w	r3, r7, #20
 80028d6:	4619      	mov	r1, r3
 80028d8:	4805      	ldr	r0, [pc, #20]	; (80028f0 <HAL_ADC_MspInit+0x7c>)
 80028da:	f7fe f801 	bl	80008e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80028de:	bf00      	nop
 80028e0:	3728      	adds	r7, #40	; 0x28
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bd80      	pop	{r7, pc}
 80028e6:	bf00      	nop
 80028e8:	40012400 	.word	0x40012400
 80028ec:	40023800 	.word	0x40023800
 80028f0:	40020000 	.word	0x40020000

080028f4 <HAL_LCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hlcd: LCD handle pointer
* @retval None
*/
void HAL_LCD_MspInit(LCD_HandleTypeDef* hlcd)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b08c      	sub	sp, #48	; 0x30
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028fc:	f107 031c 	add.w	r3, r7, #28
 8002900:	2200      	movs	r2, #0
 8002902:	601a      	str	r2, [r3, #0]
 8002904:	605a      	str	r2, [r3, #4]
 8002906:	609a      	str	r2, [r3, #8]
 8002908:	60da      	str	r2, [r3, #12]
 800290a:	611a      	str	r2, [r3, #16]
  if(hlcd->Instance==LCD)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4a34      	ldr	r2, [pc, #208]	; (80029e4 <HAL_LCD_MspInit+0xf0>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d162      	bne.n	80029dc <HAL_LCD_MspInit+0xe8>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 8002916:	4a34      	ldr	r2, [pc, #208]	; (80029e8 <HAL_LCD_MspInit+0xf4>)
 8002918:	4b33      	ldr	r3, [pc, #204]	; (80029e8 <HAL_LCD_MspInit+0xf4>)
 800291a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800291c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002920:	6253      	str	r3, [r2, #36]	; 0x24
 8002922:	4b31      	ldr	r3, [pc, #196]	; (80029e8 <HAL_LCD_MspInit+0xf4>)
 8002924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002926:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800292a:	61bb      	str	r3, [r7, #24]
 800292c:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800292e:	4a2e      	ldr	r2, [pc, #184]	; (80029e8 <HAL_LCD_MspInit+0xf4>)
 8002930:	4b2d      	ldr	r3, [pc, #180]	; (80029e8 <HAL_LCD_MspInit+0xf4>)
 8002932:	69db      	ldr	r3, [r3, #28]
 8002934:	f043 0304 	orr.w	r3, r3, #4
 8002938:	61d3      	str	r3, [r2, #28]
 800293a:	4b2b      	ldr	r3, [pc, #172]	; (80029e8 <HAL_LCD_MspInit+0xf4>)
 800293c:	69db      	ldr	r3, [r3, #28]
 800293e:	f003 0304 	and.w	r3, r3, #4
 8002942:	617b      	str	r3, [r7, #20]
 8002944:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002946:	4a28      	ldr	r2, [pc, #160]	; (80029e8 <HAL_LCD_MspInit+0xf4>)
 8002948:	4b27      	ldr	r3, [pc, #156]	; (80029e8 <HAL_LCD_MspInit+0xf4>)
 800294a:	69db      	ldr	r3, [r3, #28]
 800294c:	f043 0301 	orr.w	r3, r3, #1
 8002950:	61d3      	str	r3, [r2, #28]
 8002952:	4b25      	ldr	r3, [pc, #148]	; (80029e8 <HAL_LCD_MspInit+0xf4>)
 8002954:	69db      	ldr	r3, [r3, #28]
 8002956:	f003 0301 	and.w	r3, r3, #1
 800295a:	613b      	str	r3, [r7, #16]
 800295c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800295e:	4a22      	ldr	r2, [pc, #136]	; (80029e8 <HAL_LCD_MspInit+0xf4>)
 8002960:	4b21      	ldr	r3, [pc, #132]	; (80029e8 <HAL_LCD_MspInit+0xf4>)
 8002962:	69db      	ldr	r3, [r3, #28]
 8002964:	f043 0302 	orr.w	r3, r3, #2
 8002968:	61d3      	str	r3, [r2, #28]
 800296a:	4b1f      	ldr	r3, [pc, #124]	; (80029e8 <HAL_LCD_MspInit+0xf4>)
 800296c:	69db      	ldr	r3, [r3, #28]
 800296e:	f003 0302 	and.w	r3, r3, #2
 8002972:	60fb      	str	r3, [r7, #12]
 8002974:	68fb      	ldr	r3, [r7, #12]
    PB4     ------> LCD_SEG8
    PB5     ------> LCD_SEG9
    PB8     ------> LCD_SEG16
    PB9     ------> LCD_COM3 
    */
    GPIO_InitStruct.Pin = SEG14_Pin|SEG15_Pin|SEG16_Pin|SEG17_Pin 
 8002976:	f640 73cf 	movw	r3, #4047	; 0xfcf
 800297a:	61fb      	str	r3, [r7, #28]
                          |SEG18_Pin|SEG19_Pin|SEG20_Pin|SEG21_Pin 
                          |SEG22_Pin|SEG23_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800297c:	2302      	movs	r3, #2
 800297e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002980:	2300      	movs	r3, #0
 8002982:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002984:	2300      	movs	r3, #0
 8002986:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8002988:	230b      	movs	r3, #11
 800298a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800298c:	f107 031c 	add.w	r3, r7, #28
 8002990:	4619      	mov	r1, r3
 8002992:	4816      	ldr	r0, [pc, #88]	; (80029ec <HAL_LCD_MspInit+0xf8>)
 8002994:	f7fd ffa4 	bl	80008e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin|COM0_Pin 
 8002998:	f248 730e 	movw	r3, #34574	; 0x870e
 800299c:	61fb      	str	r3, [r7, #28]
                          |COM1_Pin|COM2_Pin|SEG12_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800299e:	2302      	movs	r3, #2
 80029a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029a2:	2300      	movs	r3, #0
 80029a4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029a6:	2300      	movs	r3, #0
 80029a8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 80029aa:	230b      	movs	r3, #11
 80029ac:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029ae:	f107 031c 	add.w	r3, r7, #28
 80029b2:	4619      	mov	r1, r3
 80029b4:	480e      	ldr	r0, [pc, #56]	; (80029f0 <HAL_LCD_MspInit+0xfc>)
 80029b6:	f7fd ff93 	bl	80008e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG6_Pin|SEG7_Pin|SEG8_Pin|SEG9_Pin 
 80029ba:	f64f 7338 	movw	r3, #65336	; 0xff38
 80029be:	61fb      	str	r3, [r7, #28]
                          |SEG10_Pin|SEG11_Pin|SEG3_Pin|SEG4_Pin 
                          |SEG5_Pin|SEG13_Pin|COM3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029c0:	2302      	movs	r3, #2
 80029c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029c4:	2300      	movs	r3, #0
 80029c6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029c8:	2300      	movs	r3, #0
 80029ca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 80029cc:	230b      	movs	r3, #11
 80029ce:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029d0:	f107 031c 	add.w	r3, r7, #28
 80029d4:	4619      	mov	r1, r3
 80029d6:	4807      	ldr	r0, [pc, #28]	; (80029f4 <HAL_LCD_MspInit+0x100>)
 80029d8:	f7fd ff82 	bl	80008e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }

}
 80029dc:	bf00      	nop
 80029de:	3730      	adds	r7, #48	; 0x30
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bd80      	pop	{r7, pc}
 80029e4:	40002400 	.word	0x40002400
 80029e8:	40023800 	.word	0x40023800
 80029ec:	40020800 	.word	0x40020800
 80029f0:	40020000 	.word	0x40020000
 80029f4:	40020400 	.word	0x40020400

080029f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80029f8:	b480      	push	{r7}
 80029fa:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80029fc:	bf00      	nop
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bc80      	pop	{r7}
 8002a02:	4770      	bx	lr

08002a04 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a04:	b480      	push	{r7}
 8002a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a08:	e7fe      	b.n	8002a08 <HardFault_Handler+0x4>

08002a0a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a0a:	b480      	push	{r7}
 8002a0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a0e:	e7fe      	b.n	8002a0e <MemManage_Handler+0x4>

08002a10 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a10:	b480      	push	{r7}
 8002a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a14:	e7fe      	b.n	8002a14 <BusFault_Handler+0x4>

08002a16 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a16:	b480      	push	{r7}
 8002a18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a1a:	e7fe      	b.n	8002a1a <UsageFault_Handler+0x4>

08002a1c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002a20:	bf00      	nop
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bc80      	pop	{r7}
 8002a26:	4770      	bx	lr

08002a28 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a2c:	bf00      	nop
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bc80      	pop	{r7}
 8002a32:	4770      	bx	lr

08002a34 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a34:	b480      	push	{r7}
 8002a36:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a38:	bf00      	nop
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bc80      	pop	{r7}
 8002a3e:	4770      	bx	lr

08002a40 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a44:	f7fd fbc4 	bl	80001d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a48:	bf00      	nop
 8002a4a:	bd80      	pop	{r7, pc}

08002a4c <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	af00      	add	r7, sp, #0
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 8002a50:	4a15      	ldr	r2, [pc, #84]	; (8002aa8 <SystemInit+0x5c>)
 8002a52:	4b15      	ldr	r3, [pc, #84]	; (8002aa8 <SystemInit+0x5c>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a5a:	6013      	str	r3, [r2, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 8002a5c:	4912      	ldr	r1, [pc, #72]	; (8002aa8 <SystemInit+0x5c>)
 8002a5e:	4b12      	ldr	r3, [pc, #72]	; (8002aa8 <SystemInit+0x5c>)
 8002a60:	689a      	ldr	r2, [r3, #8]
 8002a62:	4b12      	ldr	r3, [pc, #72]	; (8002aac <SystemInit+0x60>)
 8002a64:	4013      	ands	r3, r2
 8002a66:	608b      	str	r3, [r1, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 8002a68:	4a0f      	ldr	r2, [pc, #60]	; (8002aa8 <SystemInit+0x5c>)
 8002a6a:	4b0f      	ldr	r3, [pc, #60]	; (8002aa8 <SystemInit+0x5c>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 8002a72:	f023 1301 	bic.w	r3, r3, #65537	; 0x10001
 8002a76:	6013      	str	r3, [r2, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002a78:	4a0b      	ldr	r2, [pc, #44]	; (8002aa8 <SystemInit+0x5c>)
 8002a7a:	4b0b      	ldr	r3, [pc, #44]	; (8002aa8 <SystemInit+0x5c>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a82:	6013      	str	r3, [r2, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 8002a84:	4a08      	ldr	r2, [pc, #32]	; (8002aa8 <SystemInit+0x5c>)
 8002a86:	4b08      	ldr	r3, [pc, #32]	; (8002aa8 <SystemInit+0x5c>)
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 8002a8e:	6093      	str	r3, [r2, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002a90:	4b05      	ldr	r3, [pc, #20]	; (8002aa8 <SystemInit+0x5c>)
 8002a92:	2200      	movs	r2, #0
 8002a94:	60da      	str	r2, [r3, #12]
#endif /* DATA_IN_ExtSRAM */
    
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002a96:	4b06      	ldr	r3, [pc, #24]	; (8002ab0 <SystemInit+0x64>)
 8002a98:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002a9c:	609a      	str	r2, [r3, #8]
#endif
}
 8002a9e:	bf00      	nop
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	bc80      	pop	{r7}
 8002aa4:	4770      	bx	lr
 8002aa6:	bf00      	nop
 8002aa8:	40023800 	.word	0x40023800
 8002aac:	88ffc00c 	.word	0x88ffc00c
 8002ab0:	e000ed00 	.word	0xe000ed00

08002ab4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002ab4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002ab6:	e003      	b.n	8002ac0 <LoopCopyDataInit>

08002ab8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002ab8:	4b0b      	ldr	r3, [pc, #44]	; (8002ae8 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8002aba:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002abc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002abe:	3104      	adds	r1, #4

08002ac0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002ac0:	480a      	ldr	r0, [pc, #40]	; (8002aec <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002ac2:	4b0b      	ldr	r3, [pc, #44]	; (8002af0 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002ac4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002ac6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002ac8:	d3f6      	bcc.n	8002ab8 <CopyDataInit>
  ldr r2, =_sbss
 8002aca:	4a0a      	ldr	r2, [pc, #40]	; (8002af4 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002acc:	e002      	b.n	8002ad4 <LoopFillZerobss>

08002ace <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002ace:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002ad0:	f842 3b04 	str.w	r3, [r2], #4

08002ad4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002ad4:	4b08      	ldr	r3, [pc, #32]	; (8002af8 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002ad6:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002ad8:	d3f9      	bcc.n	8002ace <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002ada:	f7ff ffb7 	bl	8002a4c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002ade:	f000 f80f 	bl	8002b00 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002ae2:	f7ff fce3 	bl	80024ac <main>
  bx lr
 8002ae6:	4770      	bx	lr
  ldr r3, =_sidata
 8002ae8:	08002b94 	.word	0x08002b94
  ldr r0, =_sdata
 8002aec:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002af0:	20000004 	.word	0x20000004
  ldr r2, =_sbss
 8002af4:	20000004 	.word	0x20000004
  ldr r3, = _ebss
 8002af8:	200000b4 	.word	0x200000b4

08002afc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002afc:	e7fe      	b.n	8002afc <ADC1_IRQHandler>
	...

08002b00 <__libc_init_array>:
 8002b00:	b570      	push	{r4, r5, r6, lr}
 8002b02:	2500      	movs	r5, #0
 8002b04:	4e0c      	ldr	r6, [pc, #48]	; (8002b38 <__libc_init_array+0x38>)
 8002b06:	4c0d      	ldr	r4, [pc, #52]	; (8002b3c <__libc_init_array+0x3c>)
 8002b08:	1ba4      	subs	r4, r4, r6
 8002b0a:	10a4      	asrs	r4, r4, #2
 8002b0c:	42a5      	cmp	r5, r4
 8002b0e:	d109      	bne.n	8002b24 <__libc_init_array+0x24>
 8002b10:	f000 f822 	bl	8002b58 <_init>
 8002b14:	2500      	movs	r5, #0
 8002b16:	4e0a      	ldr	r6, [pc, #40]	; (8002b40 <__libc_init_array+0x40>)
 8002b18:	4c0a      	ldr	r4, [pc, #40]	; (8002b44 <__libc_init_array+0x44>)
 8002b1a:	1ba4      	subs	r4, r4, r6
 8002b1c:	10a4      	asrs	r4, r4, #2
 8002b1e:	42a5      	cmp	r5, r4
 8002b20:	d105      	bne.n	8002b2e <__libc_init_array+0x2e>
 8002b22:	bd70      	pop	{r4, r5, r6, pc}
 8002b24:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002b28:	4798      	blx	r3
 8002b2a:	3501      	adds	r5, #1
 8002b2c:	e7ee      	b.n	8002b0c <__libc_init_array+0xc>
 8002b2e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002b32:	4798      	blx	r3
 8002b34:	3501      	adds	r5, #1
 8002b36:	e7f2      	b.n	8002b1e <__libc_init_array+0x1e>
 8002b38:	08002b8c 	.word	0x08002b8c
 8002b3c:	08002b8c 	.word	0x08002b8c
 8002b40:	08002b8c 	.word	0x08002b8c
 8002b44:	08002b90 	.word	0x08002b90

08002b48 <memset>:
 8002b48:	4603      	mov	r3, r0
 8002b4a:	4402      	add	r2, r0
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d100      	bne.n	8002b52 <memset+0xa>
 8002b50:	4770      	bx	lr
 8002b52:	f803 1b01 	strb.w	r1, [r3], #1
 8002b56:	e7f9      	b.n	8002b4c <memset+0x4>

08002b58 <_init>:
 8002b58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b5a:	bf00      	nop
 8002b5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b5e:	bc08      	pop	{r3}
 8002b60:	469e      	mov	lr, r3
 8002b62:	4770      	bx	lr

08002b64 <_fini>:
 8002b64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b66:	bf00      	nop
 8002b68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b6a:	bc08      	pop	{r3}
 8002b6c:	469e      	mov	lr, r3
 8002b6e:	4770      	bx	lr
