{:input (genetic.crossover/dumb-crossover 232741580 (genetic.crossover/dumb-crossover 1692591569 (genetic.mutation/change-names-remove-clause 1951062074 (genetic.mutation/change-names-remove-clause 1137097278 (genetic.mutation/change-constant-value 784636101 (genetic.mutation/change-constant-value 756094615 (genetic.mutation/change-constant-value 2004671 (genetic.crossover/dumb-crossover 2022723052 (genetic.mutation/change-constant-value 1965104811 (genetic.representation/genetic-representation "examples/57033.1E425876.blif")) (genetic.representation/genetic-representation "examples/58400.B24FC9C1.blif"))))))) (genetic.mutation/change-names-remove-clause 1069101615 (genetic.mutation/change-constant-value 1207366411 (genetic.mutation/change-constant-value 1449335141 (genetic.mutation/change-constant-value 1965104811 (genetic.representation/genetic-representation "examples/57033.1E425876.blif")))))) (genetic.mutation/change-names-remove-clause 1069101615 (genetic.mutation/change-constant-value 1207366411 (genetic.mutation/change-constant-value 1449335141 (genetic.mutation/change-constant-value 1965104811 (genetic.representation/genetic-representation "examples/57033.1E425876.blif")))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire1_7_:missing , \\wire2_6_7_:missing , wire3_9);\n  wire \\:missing_edge ;\n  wire \\wire0_:missing ;\n  input \\wire1_7_:missing ;\n  wire \\wire1_7_:missing ;\n  input \\wire2_6_7_:missing ;\n  wire \\wire2_6_7_:missing ;\n  output wire3_9;\n  wire wire3_9;\n  wire wire4;\n  wire wire5_8;\n  wire wire5_9;\n  wire wire6_9;\n  wire wire8_10;\n  wire \\wire9_6_:missing ;\n  wire \\wire:missing_9 ;\n  wire \\wire:missing_edge ;\n  assign \\wire0_:missing  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign wire5_8 = 2'h1 >> wire5_9;\n  assign wire6_9 = 4'h6 >> { \\wire9_6_:missing , \\wire2_6_7_:missing  };\n  assign \\wire:missing_edge  = 4'h2 >> { \\wire2_6_7_:missing , \\wire1_7_:missing  };\n  assign wire8_10 = 4'h8 >> { wire5_8, \\wire:missing_edge  };\n  assign wire4 = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = wire8_10;\n  assign \\wire:missing_9  = wire6_9;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount731121EF/B0896215.v:3.1-29.10\" *)\nmodule postsynth(\\wire1_7_:missing , \\wire2_6_7_:missing , wire3_9);\n  (* src = \"/tmp/fuzzmount731121EF/B0896215.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount731121EF/B0896215.v:6.9-6.26\" *)\n  input \\wire1_7_:missing ;\n  wire \\wire1_7_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/B0896215.v:8.9-8.28\" *)\n  input \\wire2_6_7_:missing ;\n  wire \\wire2_6_7_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/B0896215.v:10.10-10.17\" *)\n  output wire3_9;\n  wire wire3_9;\n  (* src = \"/tmp/fuzzmount731121EF/B0896215.v:12.8-12.13\" *)\n  wire wire4;\n  assign \\:missing_edge  = 1'h0;\n  assign wire3_9 = 1'hx;\n  assign wire4 = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY 15:17:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf8w0w35k] Copy '/tmp/fuzzmount731121EF/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf8w0w35k/src/top.v'.\nSBY 15:17:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf8w0w35k] Copy '/tmp/fuzzmount731121EF/B0896215.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf8w0w35k/src/B0896215.v'.\nSBY 15:17:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf8w0w35k] Copy '/tmp/fuzzmount731121EF/B0896215.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf8w0w35k/src/B0896215.post.v'.\nSBY 15:17:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf8w0w35k] engine_0: abc pdr\nSBY 15:17:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf8w0w35k] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf8w0w35k/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 15:17:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf8w0w35k] base: Warning: Wire presynth.\\wire3_9 is used but has no driver.\nSBY 15:17:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf8w0w35k] base: finished (returncode=0)\nSBY 15:17:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf8w0w35k] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf8w0w35k/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 15:17:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf8w0w35k] aig: Warning: Wire presynth.\\wire3_9 is used but has no driver.\nSBY 15:17:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf8w0w35k] aig: finished (returncode=0)\nSBY 15:17:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf8w0w35k] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf8w0w35k; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 15:17:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf8w0w35k] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 15:17:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf8w0w35k] engine_0: Warning: The network has no constraints.\nSBY 15:17:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf8w0w35k] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 15:17:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf8w0w35k] engine_0: finished (returncode=0)\nSBY 15:17:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf8w0w35k] engine_0: Status returned by engine: FAIL\nSBY 15:17:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf8w0w35k] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY 15:17:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf8w0w35k] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 15:17:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf8w0w35k] summary: engine_0 (abc pdr) returned FAIL\nSBY 15:17:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf8w0w35k] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf8w0w35k'.\nSBY 15:17:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpf8w0w35k] DONE (FAIL, rc=2)\n", :err ""}}}