# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab9.srcs/sources_1/new/FA.vhd" \
"../../../../Lab9.srcs/sources_1/new/HA.vhd" \
"../../../../Lab9.srcs/sources_1/new/adder_3bit.vhd" \
"../../../../Lab9.srcs/sim_1/new/TB_Adder_3Bit.vhd" \

# Do not sort compile order
nosort
