Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.1 (lin64) Build 881834 Fri Apr  4 14:00:25 MDT 2014
| Date         : Fri Feb 20 01:14:12 2015
| Host         : derek-pc2 running 64-bit Ubuntu 14.04.2 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    87 |
| Minimum Number of register sites lost to control set restrictions |   295 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             380 |          134 |
| No           | No                    | Yes                    |              40 |           13 |
| No           | Yes                   | No                     |             305 |          131 |
| Yes          | No                    | No                     |             317 |           86 |
| Yes          | No                    | Yes                    |              14 |            7 |
| Yes          | Yes                   | No                     |             705 |          241 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|             Clock Signal             |                                                   Enable Signal                                                   |                                                      Set/Reset Signal                                                     | Slice Load Count | Bel Load Count |
+--------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                   | design_1_i/mdm_1/U0/n_0_MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2                                                   |                1 |              1 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                   | design_1_i/mdm_1/U0/n_0_Insert_Delays[0].LUT_Delay_i_1                                                                    |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En    | design_1_i/microblaze_0/U0/n_0_MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i_reg |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En    | design_1_i/microblaze_0/U0/n_0_MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i_reg  |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En    | design_1_i/microblaze_0/U0/n_0_MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En    | design_1_i/microblaze_0/U0/n_0_MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_reg |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                   | design_1_i/mdm_1/U0/n_0_MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg                                                            |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                   | design_1_i/mdm_1/U0/n_0_MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg                                                            |                1 |              1 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE                                                                 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D                                                                          |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                   | design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                                                                                       |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/Trace_EX_PipeRun                                                                       |                                                                                                                           |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/ex_potential_exception                                  |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                   |                                                                                                                           |                2 |              2 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i0                                                       |                                                                                                                           |                1 |              2 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear         |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                   | design_1_i/mdm_1/U0/n_0_Use_Uart.reset_RX_FIFO_i_1                                                                        |                2 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/n_0_wb_exception_kind_i[27]_i_2                                                        | design_1_i/microblaze_0/U0/n_0_wb_exception_kind_i[27]_i_1                                                                |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/flush_pipe                                              |                3 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/mdm_1/U0/MDM_Core_I1/RX_Data_Present                                                                   | design_1_i/mdm_1/U0/n_0_MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start                                         | design_1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/fifo_Data_Present                                                  | design_1_i/mdm_1/U0/n_0_MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/bus_struct_reset[0]                                                                         |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                   | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start                                             | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                       |                1 |              4 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                   | design_1_i/mdm_1/U0/n_0_PORT_Selector[3]_i_1                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/en_16x_Baud                                                          |                                                                                                                           |                4 |              4 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                           | design_1_i/mdm_1/U0/n_0_PORT_Selector[3]_i_1                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/axi_bram_ctrl_0/n_0_rd_data_sm_cs[3]_i_1                                                               | design_1_i/axi_bram_ctrl_0/bram_rst_a                                                                                     |                3 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld              | design_1_i/axi_bram_ctrl_0/n_0_GEN_WR_NO_ECC.bram_we_int[3]_i_1                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/n_0_EX_ALU_Op[0]_i_1                                                                   |                                                                                                                           |                3 |              4 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/n_0_TDI_Shifter[3]_i_1                                                                        | design_1_i/mdm_1/U0/n_0_PORT_Selector[3]_i_1                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/WB_Halted                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                   |                4 |              4 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En    |                                                                                                                           |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                   | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_FIFO_Reset                                                  |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/axi_bram_ctrl_0/n_0_FSM_onehot_rlast_sm_cs[5]_i_1                                                      | design_1_i/axi_bram_ctrl_0/bram_rst_a                                                                                     |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                   | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/RX_FIFO_Reset                                                  |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                   | design_1_i/rst_clk_wiz_1_100M/lpf_int                                                                                     |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/Trace_OF_PipeRun                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/use_Reg_Neg_DI                            |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                   | design_1_i/rst_clk_wiz_1_100M/clear                                                                                       |                1 |              6 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/n_0_count[0]__0_i_1                                                                           |                                                                                                                           |                1 |              6 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/n_0_tdi_shifter[0]_i_1                                                                        |                                                                                                                           |                1 |              8 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/n_0_Use_UART.tdo_reg[0]_i_1                                                                   |                                                                                                                           |                2 |              8 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10                                                         |                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_wr                                                |                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/mdm_1/U0/n_0_s_axi_rdata_i[7]_i_1                                                                      | design_1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                   |                3 |              8 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/Dbg_Shift_31                                                                                  |                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/mdm_1/U0/n_0_Addr_Counters[0].XORCY_I_i_2__0                                                           |                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/mdm_1/U0/n_0_Addr_Counters[0].XORCY_I_i_2                                                              |                                                                                                                           |                1 |              8 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/SRL16_En          |                                                                                                                           |                7 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/axi_uartlite_0/U0/n_0_s_axi_rdata_i[7]_i_1                                                             | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                       |                2 |              8 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/mdm_1/U0/n_0_command[0]_i_1                                                                            |                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_wr                                                |                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/en_16x_Baud                                                          | design_1_i/axi_uartlite_0/U0/bus2ip_reset                                                                                 |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                   | design_1_i/axi_bram_ctrl_0/n_0_ADDR_SNG_PORT.bram_addr_int[11]_i_1                                                        |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                   | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                               |                5 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/OF_Write_Imm_Reg                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                   |                8 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start                                      | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                |                7 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/Trace_MEM_PipeRun                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                   |                8 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                   | design_1_i/microblaze_0_axi_intc/U0/n_0_irq_gen_i_1                                                                       |                5 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                   | design_1_i/axi_uartlite_0/U0/bus2ip_reset                                                                                 |               10 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                               |                9 |             30 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   |                                                                                                                   | design_1_i/mdm_1/U0/n_0_Config_Reg[30]_i_1                                                                                |                7 |             31 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/p_0_in                                                               |                                                                                                                           |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/Trace_EX_PipeRun                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/R                                  |               17 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_intc/U0/n_0_s_axi_rdata_i[31]_i_1                                                     | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                |               11 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/Trace_MEM_PipeRun                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result0                     |               16 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_periph/xbar/s_axi_rvalid[0]                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                   |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/p_1_out                                                                      |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/IF_PC_Write                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                   |               11 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/n_0_mem_pc_i[0]_i_1                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                   |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld              |                                                                                                                           |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld             | design_1_i/axi_bram_ctrl_0/bram_rst_a                                                                                     |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en               | design_1_i/axi_bram_ctrl_0/n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1                                       |                7 |             32 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK |                                                                                                                           |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aa_rready                                   |                                                                                                                           |               12 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/p_1_in                          |                                                                                                                           |                7 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/Trace_MEM_PipeRun                                                                      |                                                                                                                           |                7 |             34 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                   | design_1_i/axi_bram_ctrl_0/bram_rst_a                                                                                     |               19 |             35 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/Dbg_Capture_0                                                                                 |                                                                                                                           |               20 |             61 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0_axi_intc/U0/n_0_ram_reg_0_15_0_0_i_1                                                      |                                                                                                                           |                8 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/n_0_PC_Buffer_reg[3][0]_srl4_i_1                                                       |                                                                                                                           |               10 |             75 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/Trace_EX_PipeRun                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                   |               31 |             91 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   |                                                                                                                   |                                                                                                                           |               37 |            107 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/Trace_Reg_Write                                                                        |                                                                                                                           |               16 |            128 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                   |               63 |            139 |
|  design_1_i/clk_wiz_1/inst/clk_out1  | design_1_i/microblaze_0/U0/Trace_OF_PipeRun                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                   |               65 |            203 |
|  design_1_i/clk_wiz_1/inst/clk_out1  |                                                                                                                   |                                                                                                                           |              100 |            290 |
+--------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


