
*** Running vivado
    with args -log gpio_system_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source gpio_system_top.tcl -notrace


****** Vivado v2023.1.1 (64-bit)
  **** SW Build 3900603 on Fri Jun 16 19:30:25 MDT 2023
  **** IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
  **** SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source gpio_system_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sadhanpawar/UTA/SOC/FPGA/ip_repo/gpio_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/sadhanpawar/Xilinx/Vivado/2023.1/data/ip'.
Command: link_design -top gpio_system_top -part xc7z007sclg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.gen/sources_1/bd/system/ip/system_gpio_0_0/system_gpio_0_0.dcp' for cell 'system/system_i/gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.gen/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.dcp' for cell 'system/system_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system/system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system/system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1658.719 ; gain = 0.000 ; free physical = 27628 ; free virtual = 34829
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system/system_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system/system_i/processing_system7_0/inst'
Parsing XDC File [/home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.gen/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell 'system/system_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.gen/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell 'system/system_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.gen/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell 'system/system_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.gen/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell 'system/system_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.srcs/constrs_1/new/blackboard.xdc]
Finished Parsing XDC File [/home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.srcs/constrs_1/new/blackboard.xdc]
Parsing XDC File [/home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.srcs/constrs_1/new/pb_pullup.xdc]
Finished Parsing XDC File [/home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.srcs/constrs_1/new/pb_pullup.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1937.207 ; gain = 0.000 ; free physical = 27524 ; free virtual = 34725
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 22 instances

14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1937.207 ; gain = 593.668 ; free physical = 27524 ; free virtual = 34725
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 2 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.47 . Memory (MB): peak = 1937.207 ; gain = 0.000 ; free physical = 27497 ; free virtual = 34699

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 146787746

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2392.816 ; gain = 455.609 ; free physical = 27078 ; free virtual = 34294

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 22 inverters resulting in an inversion of 22 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a1091431

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2677.676 ; gain = 0.000 ; free physical = 26795 ; free virtual = 34011
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 51 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1bcf8e209

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2677.676 ; gain = 0.000 ; free physical = 26795 ; free virtual = 34011
INFO: [Opt 31-389] Phase Constant propagation created 16 cells and removed 48 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1238b68a4

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2677.676 ; gain = 0.000 ; free physical = 26795 ; free virtual = 34011
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 259 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1238b68a4

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2709.691 ; gain = 32.016 ; free physical = 26794 ; free virtual = 34010
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1f8cc90d5

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2709.691 ; gain = 32.016 ; free physical = 26794 ; free virtual = 34010
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 17f8c0dd3

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2709.691 ; gain = 32.016 ; free physical = 26794 ; free virtual = 34010
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              51  |                                              0  |
|  Constant propagation         |              16  |              48  |                                              0  |
|  Sweep                        |               0  |             259  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2709.691 ; gain = 0.000 ; free physical = 26794 ; free virtual = 34010
Ending Logic Optimization Task | Checksum: 1c63aa990

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2709.691 ; gain = 32.016 ; free physical = 26794 ; free virtual = 34010

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1c63aa990

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2709.691 ; gain = 0.000 ; free physical = 26794 ; free virtual = 34010

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c63aa990

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2709.691 ; gain = 0.000 ; free physical = 26794 ; free virtual = 34010

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2709.691 ; gain = 0.000 ; free physical = 26794 ; free virtual = 34010
Ending Netlist Obfuscation Task | Checksum: 1c63aa990

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2709.691 ; gain = 0.000 ; free physical = 26794 ; free virtual = 34010
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2709.691 ; gain = 772.484 ; free physical = 26794 ; free virtual = 34010
INFO: [runtcl-4] Executing : report_drc -file gpio_system_top_drc_opted.rpt -pb gpio_system_top_drc_opted.pb -rpx gpio_system_top_drc_opted.rpx
Command: report_drc -file gpio_system_top_drc_opted.rpt -pb gpio_system_top_drc_opted.pb -rpx gpio_system_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.runs/impl_1/gpio_system_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2797.734 ; gain = 0.000 ; free physical = 26773 ; free virtual = 33991
INFO: [Common 17-1381] The checkpoint '/home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.runs/impl_1/gpio_system_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2797.734 ; gain = 0.000 ; free physical = 26763 ; free virtual = 33981
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1488a0ac2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2797.734 ; gain = 0.000 ; free physical = 26763 ; free virtual = 33981
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2797.734 ; gain = 0.000 ; free physical = 26762 ; free virtual = 33981

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10cdca72a

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2797.734 ; gain = 0.000 ; free physical = 26755 ; free virtual = 33977

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e2f635d9

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2797.734 ; gain = 0.000 ; free physical = 26752 ; free virtual = 33976

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e2f635d9

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2797.734 ; gain = 0.000 ; free physical = 26752 ; free virtual = 33976
Phase 1 Placer Initialization | Checksum: e2f635d9

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2797.734 ; gain = 0.000 ; free physical = 26752 ; free virtual = 33976

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: dfeb047a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2797.734 ; gain = 0.000 ; free physical = 26736 ; free virtual = 33960

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 100aa292f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2797.734 ; gain = 0.000 ; free physical = 26743 ; free virtual = 33967

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 100aa292f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2797.734 ; gain = 0.000 ; free physical = 26742 ; free virtual = 33966

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 168e1bdf5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2797.734 ; gain = 0.000 ; free physical = 26734 ; free virtual = 33959

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 47 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 21 nets or LUTs. Breaked 0 LUT, combined 21 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2797.734 ; gain = 0.000 ; free physical = 26732 ; free virtual = 33958

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             21  |                    21  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             21  |                    21  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1c36cfef0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2797.734 ; gain = 0.000 ; free physical = 26732 ; free virtual = 33958
Phase 2.4 Global Placement Core | Checksum: 1faa14751

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2797.734 ; gain = 0.000 ; free physical = 26731 ; free virtual = 33958
Phase 2 Global Placement | Checksum: 1faa14751

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2797.734 ; gain = 0.000 ; free physical = 26731 ; free virtual = 33958

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 193653a06

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2797.734 ; gain = 0.000 ; free physical = 26733 ; free virtual = 33960

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 22beddb4f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2797.734 ; gain = 0.000 ; free physical = 26745 ; free virtual = 33972

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16bd5a2a6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2797.734 ; gain = 0.000 ; free physical = 26745 ; free virtual = 33972

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ddc574ec

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2797.734 ; gain = 0.000 ; free physical = 26745 ; free virtual = 33972

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: f5ce9890

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2797.734 ; gain = 0.000 ; free physical = 26743 ; free virtual = 33970

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1bd0f1e86

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2797.734 ; gain = 0.000 ; free physical = 26743 ; free virtual = 33970

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 20f00724c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2797.734 ; gain = 0.000 ; free physical = 26743 ; free virtual = 33970
Phase 3 Detail Placement | Checksum: 20f00724c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2797.734 ; gain = 0.000 ; free physical = 26743 ; free virtual = 33970

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14e14cc55

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.132 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bafc4475

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2797.734 ; gain = 0.000 ; free physical = 26743 ; free virtual = 33970
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1bafc4475

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2797.734 ; gain = 0.000 ; free physical = 26743 ; free virtual = 33970
Phase 4.1.1.1 BUFG Insertion | Checksum: 14e14cc55

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2797.734 ; gain = 0.000 ; free physical = 26743 ; free virtual = 33970

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.132. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 14384ea36

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2797.734 ; gain = 0.000 ; free physical = 26743 ; free virtual = 33970

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2797.734 ; gain = 0.000 ; free physical = 26743 ; free virtual = 33970
Phase 4.1 Post Commit Optimization | Checksum: 14384ea36

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2797.734 ; gain = 0.000 ; free physical = 26743 ; free virtual = 33970

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14384ea36

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2797.734 ; gain = 0.000 ; free physical = 26743 ; free virtual = 33970

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 14384ea36

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2797.734 ; gain = 0.000 ; free physical = 26743 ; free virtual = 33970
Phase 4.3 Placer Reporting | Checksum: 14384ea36

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2797.734 ; gain = 0.000 ; free physical = 26743 ; free virtual = 33970

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2797.734 ; gain = 0.000 ; free physical = 26743 ; free virtual = 33970

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2797.734 ; gain = 0.000 ; free physical = 26743 ; free virtual = 33970
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17f87199d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2797.734 ; gain = 0.000 ; free physical = 26743 ; free virtual = 33970
Ending Placer Task | Checksum: 1794dd50e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2797.734 ; gain = 0.000 ; free physical = 26743 ; free virtual = 33970
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file gpio_system_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2797.734 ; gain = 0.000 ; free physical = 26731 ; free virtual = 33959
INFO: [runtcl-4] Executing : report_utilization -file gpio_system_top_utilization_placed.rpt -pb gpio_system_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file gpio_system_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2797.734 ; gain = 0.000 ; free physical = 26734 ; free virtual = 33962
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2797.734 ; gain = 0.000 ; free physical = 26724 ; free virtual = 33955
INFO: [Common 17-1381] The checkpoint '/home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.runs/impl_1/gpio_system_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2797.734 ; gain = 0.000 ; free physical = 26723 ; free virtual = 33951
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2797.734 ; gain = 0.000 ; free physical = 26706 ; free virtual = 33937
INFO: [Common 17-1381] The checkpoint '/home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.runs/impl_1/gpio_system_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d0ac0043 ConstDB: 0 ShapeSum: a8a1d4cb RouteDB: 0
Post Restoration Checksum: NetGraph: 510dfece | NumContArr: 2760583a | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 9178acb5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2844.309 ; gain = 11.996 ; free physical = 26634 ; free virtual = 33866

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 9178acb5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2844.309 ; gain = 11.996 ; free physical = 26634 ; free virtual = 33867

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 9178acb5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2844.309 ; gain = 11.996 ; free physical = 26634 ; free virtual = 33866
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: c09a5b0f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2852.309 ; gain = 19.996 ; free physical = 26626 ; free virtual = 33859
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.199  | TNS=0.000  | WHS=-0.147 | THS=-16.348|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00182995 %
  Global Horizontal Routing Utilization  = 0.00344669 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1459
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1459
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 10071454c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2856.309 ; gain = 23.996 ; free physical = 26622 ; free virtual = 33855

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 10071454c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2856.309 ; gain = 23.996 ; free physical = 26622 ; free virtual = 33855
Phase 3 Initial Routing | Checksum: 154a0c5cf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2856.309 ; gain = 23.996 ; free physical = 26622 ; free virtual = 33855

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.576  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 21bee7218

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2856.309 ; gain = 23.996 ; free physical = 26621 ; free virtual = 33855

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.576  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1034b9871

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2856.309 ; gain = 23.996 ; free physical = 26621 ; free virtual = 33855
Phase 4 Rip-up And Reroute | Checksum: 1034b9871

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2856.309 ; gain = 23.996 ; free physical = 26621 ; free virtual = 33855

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1034b9871

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2856.309 ; gain = 23.996 ; free physical = 26621 ; free virtual = 33855

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1034b9871

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2856.309 ; gain = 23.996 ; free physical = 26621 ; free virtual = 33855
Phase 5 Delay and Skew Optimization | Checksum: 1034b9871

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2856.309 ; gain = 23.996 ; free physical = 26621 ; free virtual = 33855

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18c2e8719

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2856.309 ; gain = 23.996 ; free physical = 26621 ; free virtual = 33855
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.726  | TNS=0.000  | WHS=0.014  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: a5bfbd70

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2856.309 ; gain = 23.996 ; free physical = 26621 ; free virtual = 33855
Phase 6 Post Hold Fix | Checksum: a5bfbd70

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2856.309 ; gain = 23.996 ; free physical = 26621 ; free virtual = 33855

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.872607 %
  Global Horizontal Routing Utilization  = 1.108 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: e01d84ef

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2856.309 ; gain = 23.996 ; free physical = 26621 ; free virtual = 33855

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e01d84ef

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2856.309 ; gain = 23.996 ; free physical = 26621 ; free virtual = 33855

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12acd355c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2856.309 ; gain = 23.996 ; free physical = 26621 ; free virtual = 33855

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.726  | TNS=0.000  | WHS=0.014  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 12acd355c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2856.309 ; gain = 23.996 ; free physical = 26621 ; free virtual = 33855
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 16b84d407

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2856.309 ; gain = 23.996 ; free physical = 26621 ; free virtual = 33855

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2856.309 ; gain = 23.996 ; free physical = 26621 ; free virtual = 33855

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2856.309 ; gain = 58.574 ; free physical = 26620 ; free virtual = 33854
INFO: [runtcl-4] Executing : report_drc -file gpio_system_top_drc_routed.rpt -pb gpio_system_top_drc_routed.pb -rpx gpio_system_top_drc_routed.rpx
Command: report_drc -file gpio_system_top_drc_routed.rpt -pb gpio_system_top_drc_routed.pb -rpx gpio_system_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.runs/impl_1/gpio_system_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file gpio_system_top_methodology_drc_routed.rpt -pb gpio_system_top_methodology_drc_routed.pb -rpx gpio_system_top_methodology_drc_routed.rpx
Command: report_methodology -file gpio_system_top_methodology_drc_routed.rpt -pb gpio_system_top_methodology_drc_routed.pb -rpx gpio_system_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.runs/impl_1/gpio_system_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file gpio_system_top_power_routed.rpt -pb gpio_system_top_power_summary_routed.pb -rpx gpio_system_top_power_routed.rpx
Command: report_power -file gpio_system_top_power_routed.rpt -pb gpio_system_top_power_summary_routed.pb -rpx gpio_system_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
101 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file gpio_system_top_route_status.rpt -pb gpio_system_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file gpio_system_top_timing_summary_routed.rpt -pb gpio_system_top_timing_summary_routed.pb -rpx gpio_system_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file gpio_system_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file gpio_system_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file gpio_system_top_bus_skew_routed.rpt -pb gpio_system_top_bus_skew_routed.pb -rpx gpio_system_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2985.957 ; gain = 0.000 ; free physical = 26559 ; free virtual = 33799
INFO: [Common 17-1381] The checkpoint '/home/sadhanpawar/UTA/SOC/FPGA/gpio/gpio.runs/impl_1/gpio_system_top_routed.dcp' has been generated.
Command: write_bitstream -force gpio_system_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./gpio_system_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3229.039 ; gain = 243.082 ; free physical = 26248 ; free virtual = 33491
INFO: [Common 17-206] Exiting Vivado at Wed Sep 27 19:39:59 2023...
