

================================================================
== Vitis HLS Report for 'DNN_Pipeline_VITIS_LOOP_158_12'
================================================================
* Date:           Fri Jun  2 02:54:32 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        DNN
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  30.00 ns|  8.695 ns|     8.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.390 us|  0.390 us|   13|   13|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_158_12  |       11|       11|         3|          1|          1|    10|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    148|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|     146|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     146|    211|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln158_fu_105_p2     |         +|   0|  0|  13|           4|           1|
    |and_ln159_1_fu_204_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln159_fu_198_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln158_fu_99_p2     |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln159_1_fu_168_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln159_2_fu_180_p2  |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln159_3_fu_186_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln159_fu_162_p2    |      icmp|   0|  0|  11|           8|           2|
    |or_ln159_1_fu_192_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln159_fu_174_p2      |        or|   0|  0|   2|           1|           1|
    |max_idx_4_fu_219_p3     |    select|   0|  0|  32|           1|          32|
    |max_val_2_fu_210_p3     |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 148|          77|          81|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_sig_allocacmp_i             |   9|          2|    4|          8|
    |ap_sig_allocacmp_max_val_load  |   9|          2|   32|         64|
    |max_idx_1_fu_52                |   9|          2|    4|          8|
    |max_idx_fu_48                  |   9|          2|   32|         64|
    |max_val_fu_44                  |   9|          2|   32|         64|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  63|         14|  106|        212|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_reg_263                         |   4|   0|    4|          0|
    |i_reg_263_pp0_iter1_reg           |   4|   0|    4|          0|
    |icmp_ln158_reg_268                |   1|   0|    1|          0|
    |max_idx_1_fu_52                   |   4|   0|    4|          0|
    |max_idx_fu_48                     |  32|   0|   32|          0|
    |max_val_1_reg_284                 |  32|   0|   32|          0|
    |max_val_fu_44                     |  32|   0|   32|          0|
    |max_val_load_reg_277              |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 146|   0|  146|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+----------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_158_12|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_158_12|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_158_12|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_158_12|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_158_12|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_158_12|  return value|
|grp_fu_1544_p_din0    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_158_12|  return value|
|grp_fu_1544_p_din1    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_158_12|  return value|
|grp_fu_1544_p_opcode  |  out|    5|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_158_12|  return value|
|grp_fu_1544_p_dout0   |   in|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_158_12|  return value|
|grp_fu_1544_p_ce      |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_158_12|  return value|
|output_r_address0     |  out|    4|   ap_memory|                        output_r|         array|
|output_r_ce0          |  out|    1|   ap_memory|                        output_r|         array|
|output_r_q0           |   in|   32|   ap_memory|                        output_r|         array|
|max_idx_out           |  out|   32|      ap_vld|                     max_idx_out|       pointer|
|max_idx_out_ap_vld    |  out|    1|      ap_vld|                     max_idx_out|       pointer|
+----------------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%max_val = alloca i32 1"   --->   Operation 6 'alloca' 'max_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%max_idx = alloca i32 1"   --->   Operation 7 'alloca' 'max_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%max_idx_1 = alloca i32 1"   --->   Operation 8 'alloca' 'max_idx_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %max_idx_1"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 4294967295, i32 %max_idx"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 -999.9, i32 %max_val"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = load i4 %max_idx_1" [DNN.cpp:158]   --->   Operation 13 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.30ns)   --->   "%icmp_ln158 = icmp_eq  i4 %i, i4 10" [DNN.cpp:158]   --->   Operation 15 'icmp' 'icmp_ln158' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.73ns)   --->   "%add_ln158 = add i4 %i, i4 1" [DNN.cpp:158]   --->   Operation 17 'add' 'add_ln158' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln158 = br i1 %icmp_ln158, void %.split, void %.exitStub" [DNN.cpp:158]   --->   Operation 18 'br' 'br_ln158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln159_cast = zext i4 %i" [DNN.cpp:158]   --->   Operation 19 'zext' 'trunc_ln159_cast' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64 0, i64 %trunc_ln159_cast" [DNN.cpp:159]   --->   Operation 20 'getelementptr' 'output_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (2.32ns)   --->   "%max_val_1 = load i4 %output_addr" [DNN.cpp:159]   --->   Operation 21 'load' 'max_val_1' <Predicate = (!icmp_ln158)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln158 = store i4 %add_ln158, i4 %max_idx_1" [DNN.cpp:158]   --->   Operation 22 'store' 'store_ln158' <Predicate = (!icmp_ln158)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.75>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%max_val_load = load i32 %max_val" [DNN.cpp:159]   --->   Operation 23 'load' 'max_val_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (2.32ns)   --->   "%max_val_1 = load i4 %output_addr" [DNN.cpp:159]   --->   Operation 24 'load' 'max_val_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 25 [2/2] (5.43ns)   --->   "%tmp_23 = fcmp_ogt  i32 %max_val_1, i32 %max_val_load" [DNN.cpp:159]   --->   Operation 25 'fcmp' 'tmp_23' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%max_idx_load = load i32 %max_idx"   --->   Operation 49 'load' 'max_idx_load' <Predicate = (icmp_ln158)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_idx_out, i32 %max_idx_load"   --->   Operation 50 'write' 'write_ln0' <Predicate = (icmp_ln158)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln158)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.69>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%max_idx_load_1 = load i32 %max_idx" [DNN.cpp:159]   --->   Operation 26 'load' 'max_idx_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln157 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [DNN.cpp:157]   --->   Operation 27 'specloopname' 'specloopname_ln157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%bitcast_ln159 = bitcast i32 %max_val_1" [DNN.cpp:159]   --->   Operation 28 'bitcast' 'bitcast_ln159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln159, i32 23, i32 30" [DNN.cpp:159]   --->   Operation 29 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln159 = trunc i32 %bitcast_ln159" [DNN.cpp:159]   --->   Operation 30 'trunc' 'trunc_ln159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%bitcast_ln159_1 = bitcast i32 %max_val_load" [DNN.cpp:159]   --->   Operation 31 'bitcast' 'bitcast_ln159_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln159_1, i32 23, i32 30" [DNN.cpp:159]   --->   Operation 32 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln159_1 = trunc i32 %bitcast_ln159_1" [DNN.cpp:159]   --->   Operation 33 'trunc' 'trunc_ln159_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.55ns)   --->   "%icmp_ln159 = icmp_ne  i8 %tmp_s, i8 255" [DNN.cpp:159]   --->   Operation 34 'icmp' 'icmp_ln159' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (2.44ns)   --->   "%icmp_ln159_1 = icmp_eq  i23 %trunc_ln159, i23 0" [DNN.cpp:159]   --->   Operation 35 'icmp' 'icmp_ln159_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node and_ln159_1)   --->   "%or_ln159 = or i1 %icmp_ln159_1, i1 %icmp_ln159" [DNN.cpp:159]   --->   Operation 36 'or' 'or_ln159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (1.55ns)   --->   "%icmp_ln159_2 = icmp_ne  i8 %tmp_22, i8 255" [DNN.cpp:159]   --->   Operation 37 'icmp' 'icmp_ln159_2' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (2.44ns)   --->   "%icmp_ln159_3 = icmp_eq  i23 %trunc_ln159_1, i23 0" [DNN.cpp:159]   --->   Operation 38 'icmp' 'icmp_ln159_3' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node and_ln159_1)   --->   "%or_ln159_1 = or i1 %icmp_ln159_3, i1 %icmp_ln159_2" [DNN.cpp:159]   --->   Operation 39 'or' 'or_ln159_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/2] (5.43ns)   --->   "%tmp_23 = fcmp_ogt  i32 %max_val_1, i32 %max_val_load" [DNN.cpp:159]   --->   Operation 40 'fcmp' 'tmp_23' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node and_ln159_1)   --->   "%and_ln159 = and i1 %tmp_23, i1 %or_ln159" [DNN.cpp:159]   --->   Operation 41 'and' 'and_ln159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln159_1 = and i1 %and_ln159, i1 %or_ln159_1" [DNN.cpp:159]   --->   Operation 42 'and' 'and_ln159_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.69ns)   --->   "%max_val_2 = select i1 %and_ln159_1, i32 %max_val_1, i32 %max_val_load" [DNN.cpp:159]   --->   Operation 43 'select' 'max_val_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln159 = zext i4 %i" [DNN.cpp:159]   --->   Operation 44 'zext' 'zext_ln159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.69ns)   --->   "%max_idx_4 = select i1 %and_ln159_1, i32 %zext_ln159, i32 %max_idx_load_1" [DNN.cpp:159]   --->   Operation 45 'select' 'max_idx_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln159 = store i32 %max_idx_4, i32 %max_idx" [DNN.cpp:159]   --->   Operation 46 'store' 'store_ln159' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln159 = store i32 %max_val_2, i32 %max_val" [DNN.cpp:159]   --->   Operation 47 'store' 'store_ln159' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 48 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_idx_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
max_val            (alloca           ) [ 0111]
max_idx            (alloca           ) [ 0111]
max_idx_1          (alloca           ) [ 0100]
store_ln0          (store            ) [ 0000]
store_ln0          (store            ) [ 0000]
store_ln0          (store            ) [ 0000]
br_ln0             (br               ) [ 0000]
i                  (load             ) [ 0111]
specpipeline_ln0   (specpipeline     ) [ 0000]
icmp_ln158         (icmp             ) [ 0110]
empty              (speclooptripcount) [ 0000]
add_ln158          (add              ) [ 0000]
br_ln158           (br               ) [ 0000]
trunc_ln159_cast   (zext             ) [ 0000]
output_addr        (getelementptr    ) [ 0110]
store_ln158        (store            ) [ 0000]
max_val_load       (load             ) [ 0101]
max_val_1          (load             ) [ 0101]
max_idx_load_1     (load             ) [ 0000]
specloopname_ln157 (specloopname     ) [ 0000]
bitcast_ln159      (bitcast          ) [ 0000]
tmp_s              (partselect       ) [ 0000]
trunc_ln159        (trunc            ) [ 0000]
bitcast_ln159_1    (bitcast          ) [ 0000]
tmp_22             (partselect       ) [ 0000]
trunc_ln159_1      (trunc            ) [ 0000]
icmp_ln159         (icmp             ) [ 0000]
icmp_ln159_1       (icmp             ) [ 0000]
or_ln159           (or               ) [ 0000]
icmp_ln159_2       (icmp             ) [ 0000]
icmp_ln159_3       (icmp             ) [ 0000]
or_ln159_1         (or               ) [ 0000]
tmp_23             (fcmp             ) [ 0000]
and_ln159          (and              ) [ 0000]
and_ln159_1        (and              ) [ 0000]
max_val_2          (select           ) [ 0000]
zext_ln159         (zext             ) [ 0000]
max_idx_4          (select           ) [ 0000]
store_ln159        (store            ) [ 0000]
store_ln159        (store            ) [ 0000]
br_ln0             (br               ) [ 0000]
max_idx_load       (load             ) [ 0000]
write_ln0          (write            ) [ 0000]
ret_ln0            (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_idx_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_idx_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="max_val_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_val/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="max_idx_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_idx/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="max_idx_1_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_idx_1/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="write_ln0_write_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="0" index="2" bw="32" slack="0"/>
<pin id="60" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="output_addr_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="4" slack="0"/>
<pin id="67" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="4" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_23/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln0_store_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="0"/>
<pin id="83" dir="0" index="1" bw="4" slack="0"/>
<pin id="84" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln0_store_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln0_store_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="i_load_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="0"/>
<pin id="98" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="icmp_ln158_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="4" slack="0"/>
<pin id="101" dir="0" index="1" bw="4" slack="0"/>
<pin id="102" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln158/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="add_ln158_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="4" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln158/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="trunc_ln159_cast_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="4" slack="0"/>
<pin id="113" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln159_cast/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln158_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="0"/>
<pin id="118" dir="0" index="1" bw="4" slack="0"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln158/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="max_val_load_load_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="1"/>
<pin id="123" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val_load/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="max_idx_load_1_load_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="2"/>
<pin id="127" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_idx_load_1/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="bitcast_ln159_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="1"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln159/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="tmp_s_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="134" dir="0" index="2" bw="6" slack="0"/>
<pin id="135" dir="0" index="3" bw="6" slack="0"/>
<pin id="136" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="trunc_ln159_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln159/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="bitcast_ln159_1_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="1"/>
<pin id="147" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln159_1/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_22_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="6" slack="0"/>
<pin id="152" dir="0" index="3" bw="6" slack="0"/>
<pin id="153" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="trunc_ln159_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln159_1/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="icmp_ln159_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="8" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln159/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="icmp_ln159_1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="23" slack="0"/>
<pin id="170" dir="0" index="1" bw="23" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln159_1/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="or_ln159_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln159/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_ln159_2_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln159_2/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln159_3_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="23" slack="0"/>
<pin id="188" dir="0" index="1" bw="23" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln159_3/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="or_ln159_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln159_1/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="and_ln159_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln159/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="and_ln159_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln159_1/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="max_val_2_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="1"/>
<pin id="213" dir="0" index="2" bw="32" slack="1"/>
<pin id="214" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_val_2/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln159_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="2"/>
<pin id="218" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln159/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="max_idx_4_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="0" index="2" bw="32" slack="0"/>
<pin id="223" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_idx_4/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln159_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="2"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln159/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln159_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="2"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln159/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="max_idx_load_load_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="1"/>
<pin id="239" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_idx_load/2 "/>
</bind>
</comp>

<comp id="241" class="1005" name="max_val_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="max_val "/>
</bind>
</comp>

<comp id="248" class="1005" name="max_idx_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="max_idx "/>
</bind>
</comp>

<comp id="256" class="1005" name="max_idx_1_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="0"/>
<pin id="258" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="max_idx_1 "/>
</bind>
</comp>

<comp id="263" class="1005" name="i_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="2"/>
<pin id="265" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="268" class="1005" name="icmp_ln158_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="1"/>
<pin id="270" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln158 "/>
</bind>
</comp>

<comp id="272" class="1005" name="output_addr_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="1"/>
<pin id="274" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

<comp id="277" class="1005" name="max_val_load_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="1"/>
<pin id="279" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_val_load "/>
</bind>
</comp>

<comp id="284" class="1005" name="max_val_1_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_val_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="61"><net_src comp="42" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="0" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="26" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="63" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="70" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="103"><net_src comp="96" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="96" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="114"><net_src comp="96" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="120"><net_src comp="105" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="121" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="137"><net_src comp="32" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="140"><net_src comp="36" pin="0"/><net_sink comp="131" pin=3"/></net>

<net id="144"><net_src comp="128" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="154"><net_src comp="32" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="156"><net_src comp="34" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="157"><net_src comp="36" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="161"><net_src comp="145" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="131" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="38" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="141" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="40" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="168" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="162" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="148" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="38" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="158" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="40" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="186" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="180" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="76" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="174" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="198" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="192" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="204" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="224"><net_src comp="204" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="216" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="125" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="231"><net_src comp="219" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="210" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="237" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="244"><net_src comp="44" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="247"><net_src comp="241" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="251"><net_src comp="48" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="254"><net_src comp="248" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="255"><net_src comp="248" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="259"><net_src comp="52" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="262"><net_src comp="256" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="266"><net_src comp="96" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="271"><net_src comp="99" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="63" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="280"><net_src comp="121" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="282"><net_src comp="277" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="283"><net_src comp="277" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="287"><net_src comp="70" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="290"><net_src comp="284" pin="1"/><net_sink comp="210" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_idx_out | {2 }
 - Input state : 
	Port: DNN_Pipeline_VITIS_LOOP_158_12 : output_r | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		i : 1
		icmp_ln158 : 2
		add_ln158 : 2
		br_ln158 : 3
		trunc_ln159_cast : 2
		output_addr : 3
		max_val_1 : 4
		store_ln158 : 3
	State 2
		tmp_23 : 1
		write_ln0 : 1
	State 3
		tmp_s : 1
		trunc_ln159 : 1
		tmp_22 : 1
		trunc_ln159_1 : 1
		icmp_ln159 : 2
		icmp_ln159_1 : 2
		or_ln159 : 3
		icmp_ln159_2 : 2
		icmp_ln159_3 : 2
		or_ln159_1 : 3
		and_ln159 : 3
		and_ln159_1 : 3
		max_val_2 : 3
		max_idx_4 : 3
		store_ln159 : 4
		store_ln159 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|  select  |     max_val_2_fu_210    |    0    |    32   |
|          |     max_idx_4_fu_219    |    0    |    32   |
|----------|-------------------------|---------|---------|
|          |     icmp_ln158_fu_99    |    0    |    9    |
|          |    icmp_ln159_fu_162    |    0    |    11   |
|   icmp   |   icmp_ln159_1_fu_168   |    0    |    15   |
|          |   icmp_ln159_2_fu_180   |    0    |    11   |
|          |   icmp_ln159_3_fu_186   |    0    |    15   |
|----------|-------------------------|---------|---------|
|    add   |     add_ln158_fu_105    |    0    |    13   |
|----------|-------------------------|---------|---------|
|    or    |     or_ln159_fu_174     |    0    |    2    |
|          |    or_ln159_1_fu_192    |    0    |    2    |
|----------|-------------------------|---------|---------|
|    and   |     and_ln159_fu_198    |    0    |    2    |
|          |    and_ln159_1_fu_204   |    0    |    2    |
|----------|-------------------------|---------|---------|
|   write  |  write_ln0_write_fu_56  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   fcmp   |        grp_fu_76        |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   | trunc_ln159_cast_fu_111 |    0    |    0    |
|          |    zext_ln159_fu_216    |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|       tmp_s_fu_131      |    0    |    0    |
|          |      tmp_22_fu_148      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |    trunc_ln159_fu_141   |    0    |    0    |
|          |   trunc_ln159_1_fu_158  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   146   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|      i_reg_263     |    4   |
| icmp_ln158_reg_268 |    1   |
|  max_idx_1_reg_256 |    4   |
|   max_idx_reg_248  |   32   |
|  max_val_1_reg_284 |   32   |
|max_val_load_reg_277|   32   |
|   max_val_reg_241  |   32   |
| output_addr_reg_272|    4   |
+--------------------+--------+
|        Total       |   141  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_70 |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_76    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_76    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   136  ||  4.764  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   146  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   27   |
|  Register |    -   |   141  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   141  |   173  |
+-----------+--------+--------+--------+
