#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000014c3f609900 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000014c3f648800_0 .net "PC", 31 0, v0000014c3f642c30_0;  1 drivers
v0000014c3f647ea0_0 .var "clk", 0 0;
v0000014c3f647540_0 .net "clkout", 0 0, L_0000014c3f64a230;  1 drivers
v0000014c3f648120_0 .net "cycles_consumed", 31 0, v0000014c3f6486c0_0;  1 drivers
v0000014c3f648300_0 .var "rst", 0 0;
S_0000014c3f609c20 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000014c3f609900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000014c3f620260 .param/l "RType" 0 4 2, C4<000000>;
P_0000014c3f620298 .param/l "add" 0 4 5, C4<100000>;
P_0000014c3f6202d0 .param/l "addi" 0 4 8, C4<001000>;
P_0000014c3f620308 .param/l "addu" 0 4 5, C4<100001>;
P_0000014c3f620340 .param/l "and_" 0 4 5, C4<100100>;
P_0000014c3f620378 .param/l "andi" 0 4 8, C4<001100>;
P_0000014c3f6203b0 .param/l "beq" 0 4 10, C4<000100>;
P_0000014c3f6203e8 .param/l "bne" 0 4 10, C4<000101>;
P_0000014c3f620420 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000014c3f620458 .param/l "j" 0 4 12, C4<000010>;
P_0000014c3f620490 .param/l "jal" 0 4 12, C4<000011>;
P_0000014c3f6204c8 .param/l "jr" 0 4 6, C4<001000>;
P_0000014c3f620500 .param/l "lw" 0 4 8, C4<100011>;
P_0000014c3f620538 .param/l "nor_" 0 4 5, C4<100111>;
P_0000014c3f620570 .param/l "or_" 0 4 5, C4<100101>;
P_0000014c3f6205a8 .param/l "ori" 0 4 8, C4<001101>;
P_0000014c3f6205e0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000014c3f620618 .param/l "sll" 0 4 6, C4<000000>;
P_0000014c3f620650 .param/l "slt" 0 4 5, C4<101010>;
P_0000014c3f620688 .param/l "slti" 0 4 8, C4<101010>;
P_0000014c3f6206c0 .param/l "srl" 0 4 6, C4<000010>;
P_0000014c3f6206f8 .param/l "sub" 0 4 5, C4<100010>;
P_0000014c3f620730 .param/l "subu" 0 4 5, C4<100011>;
P_0000014c3f620768 .param/l "sw" 0 4 8, C4<101011>;
P_0000014c3f6207a0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000014c3f6207d8 .param/l "xori" 0 4 8, C4<001110>;
L_0000014c3f64a0e0 .functor NOT 1, v0000014c3f648300_0, C4<0>, C4<0>, C4<0>;
L_0000014c3f64a310 .functor NOT 1, v0000014c3f648300_0, C4<0>, C4<0>, C4<0>;
L_0000014c3f64a150 .functor NOT 1, v0000014c3f648300_0, C4<0>, C4<0>, C4<0>;
L_0000014c3f649e40 .functor NOT 1, v0000014c3f648300_0, C4<0>, C4<0>, C4<0>;
L_0000014c3f64a000 .functor NOT 1, v0000014c3f648300_0, C4<0>, C4<0>, C4<0>;
L_0000014c3f64a5b0 .functor NOT 1, v0000014c3f648300_0, C4<0>, C4<0>, C4<0>;
L_0000014c3f64a1c0 .functor NOT 1, v0000014c3f648300_0, C4<0>, C4<0>, C4<0>;
L_0000014c3f64a460 .functor NOT 1, v0000014c3f648300_0, C4<0>, C4<0>, C4<0>;
L_0000014c3f64a230 .functor OR 1, v0000014c3f647ea0_0, v0000014c3f614ef0_0, C4<0>, C4<0>;
L_0000014c3f64a380 .functor OR 1, L_0000014c3f70b0d0, L_0000014c3f70bc10, C4<0>, C4<0>;
L_0000014c3f64a3f0 .functor AND 1, L_0000014c3f70a270, L_0000014c3f70a130, C4<1>, C4<1>;
L_0000014c3f64aa10 .functor NOT 1, v0000014c3f648300_0, C4<0>, C4<0>, C4<0>;
L_0000014c3f649f20 .functor OR 1, L_0000014c3f70a450, L_0000014c3f70af90, C4<0>, C4<0>;
L_0000014c3f64a2a0 .functor OR 1, L_0000014c3f649f20, L_0000014c3f70a590, C4<0>, C4<0>;
L_0000014c3f64aaf0 .functor OR 1, L_0000014c3f71bed0, L_0000014c3f71c010, C4<0>, C4<0>;
L_0000014c3f64a8c0 .functor AND 1, L_0000014c3f70b490, L_0000014c3f64aaf0, C4<1>, C4<1>;
L_0000014c3f64a930 .functor OR 1, L_0000014c3f71c790, L_0000014c3f71be30, C4<0>, C4<0>;
L_0000014c3f649f90 .functor AND 1, L_0000014c3f71db90, L_0000014c3f64a930, C4<1>, C4<1>;
L_0000014c3f649eb0 .functor NOT 1, L_0000014c3f64a230, C4<0>, C4<0>, C4<0>;
v0000014c3f642d70_0 .net "ALUOp", 3 0, v0000014c3f616a70_0;  1 drivers
v0000014c3f641830_0 .net "ALUResult", 31 0, v0000014c3f641b50_0;  1 drivers
v0000014c3f643700_0 .net "ALUSrc", 0 0, v0000014c3f615f30_0;  1 drivers
v0000014c3f644740_0 .net "ALUin2", 31 0, L_0000014c3f71c1f0;  1 drivers
v0000014c3f644a60_0 .net "MemReadEn", 0 0, v0000014c3f615530_0;  1 drivers
v0000014c3f644600_0 .net "MemWriteEn", 0 0, v0000014c3f615170_0;  1 drivers
v0000014c3f6437a0_0 .net "MemtoReg", 0 0, v0000014c3f616110_0;  1 drivers
v0000014c3f6446a0_0 .net "PC", 31 0, v0000014c3f642c30_0;  alias, 1 drivers
v0000014c3f643ca0_0 .net "PCPlus1", 31 0, L_0000014c3f70a630;  1 drivers
v0000014c3f6447e0_0 .net "PCsrc", 0 0, v0000014c3f643270_0;  1 drivers
v0000014c3f643f20_0 .net "RegDst", 0 0, v0000014c3f616930_0;  1 drivers
v0000014c3f644100_0 .net "RegWriteEn", 0 0, v0000014c3f616b10_0;  1 drivers
v0000014c3f645280_0 .net "WriteRegister", 4 0, L_0000014c3f70b210;  1 drivers
v0000014c3f644880_0 .net *"_ivl_0", 0 0, L_0000014c3f64a0e0;  1 drivers
L_0000014c3f6c1e00 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000014c3f644420_0 .net/2u *"_ivl_10", 4 0, L_0000014c3f6c1e00;  1 drivers
L_0000014c3f6c21f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014c3f6453c0_0 .net *"_ivl_101", 15 0, L_0000014c3f6c21f0;  1 drivers
v0000014c3f643520_0 .net *"_ivl_102", 31 0, L_0000014c3f70a770;  1 drivers
L_0000014c3f6c2238 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014c3f6435c0_0 .net *"_ivl_105", 25 0, L_0000014c3f6c2238;  1 drivers
L_0000014c3f6c2280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014c3f643660_0 .net/2u *"_ivl_106", 31 0, L_0000014c3f6c2280;  1 drivers
v0000014c3f645320_0 .net *"_ivl_108", 0 0, L_0000014c3f70a270;  1 drivers
L_0000014c3f6c22c8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000014c3f645000_0 .net/2u *"_ivl_110", 5 0, L_0000014c3f6c22c8;  1 drivers
v0000014c3f644920_0 .net *"_ivl_112", 0 0, L_0000014c3f70a130;  1 drivers
v0000014c3f6442e0_0 .net *"_ivl_115", 0 0, L_0000014c3f64a3f0;  1 drivers
v0000014c3f643840_0 .net *"_ivl_116", 47 0, L_0000014c3f70b5d0;  1 drivers
L_0000014c3f6c2310 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014c3f644060_0 .net *"_ivl_119", 15 0, L_0000014c3f6c2310;  1 drivers
L_0000014c3f6c1e48 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000014c3f6438e0_0 .net/2u *"_ivl_12", 5 0, L_0000014c3f6c1e48;  1 drivers
v0000014c3f643a20_0 .net *"_ivl_120", 47 0, L_0000014c3f70ad10;  1 drivers
L_0000014c3f6c2358 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014c3f644380_0 .net *"_ivl_123", 15 0, L_0000014c3f6c2358;  1 drivers
v0000014c3f6449c0_0 .net *"_ivl_125", 0 0, L_0000014c3f70a950;  1 drivers
v0000014c3f643c00_0 .net *"_ivl_126", 31 0, L_0000014c3f70ab30;  1 drivers
v0000014c3f644e20_0 .net *"_ivl_128", 47 0, L_0000014c3f70a310;  1 drivers
v0000014c3f644b00_0 .net *"_ivl_130", 47 0, L_0000014c3f70ae50;  1 drivers
v0000014c3f644ba0_0 .net *"_ivl_132", 47 0, L_0000014c3f70b850;  1 drivers
v0000014c3f6441a0_0 .net *"_ivl_134", 47 0, L_0000014c3f70a9f0;  1 drivers
v0000014c3f643980_0 .net *"_ivl_14", 0 0, L_0000014c3f6484e0;  1 drivers
v0000014c3f643fc0_0 .net *"_ivl_140", 0 0, L_0000014c3f64aa10;  1 drivers
L_0000014c3f6c23e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014c3f643b60_0 .net/2u *"_ivl_142", 31 0, L_0000014c3f6c23e8;  1 drivers
L_0000014c3f6c24c0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000014c3f643ac0_0 .net/2u *"_ivl_146", 5 0, L_0000014c3f6c24c0;  1 drivers
v0000014c3f643d40_0 .net *"_ivl_148", 0 0, L_0000014c3f70a450;  1 drivers
L_0000014c3f6c2508 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000014c3f644ec0_0 .net/2u *"_ivl_150", 5 0, L_0000014c3f6c2508;  1 drivers
v0000014c3f6450a0_0 .net *"_ivl_152", 0 0, L_0000014c3f70af90;  1 drivers
v0000014c3f644f60_0 .net *"_ivl_155", 0 0, L_0000014c3f649f20;  1 drivers
L_0000014c3f6c2550 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000014c3f645140_0 .net/2u *"_ivl_156", 5 0, L_0000014c3f6c2550;  1 drivers
v0000014c3f643de0_0 .net *"_ivl_158", 0 0, L_0000014c3f70a590;  1 drivers
L_0000014c3f6c1e90 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000014c3f644c40_0 .net/2u *"_ivl_16", 4 0, L_0000014c3f6c1e90;  1 drivers
v0000014c3f644240_0 .net *"_ivl_161", 0 0, L_0000014c3f64a2a0;  1 drivers
L_0000014c3f6c2598 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014c3f643e80_0 .net/2u *"_ivl_162", 15 0, L_0000014c3f6c2598;  1 drivers
v0000014c3f6451e0_0 .net *"_ivl_164", 31 0, L_0000014c3f70ac70;  1 drivers
v0000014c3f644ce0_0 .net *"_ivl_167", 0 0, L_0000014c3f70adb0;  1 drivers
v0000014c3f644d80_0 .net *"_ivl_168", 15 0, L_0000014c3f70aef0;  1 drivers
v0000014c3f6444c0_0 .net *"_ivl_170", 31 0, L_0000014c3f70b030;  1 drivers
v0000014c3f644560_0 .net *"_ivl_174", 31 0, L_0000014c3f70b3f0;  1 drivers
L_0000014c3f6c25e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014c3f646a70_0 .net *"_ivl_177", 25 0, L_0000014c3f6c25e0;  1 drivers
L_0000014c3f6c2628 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014c3f646e30_0 .net/2u *"_ivl_178", 31 0, L_0000014c3f6c2628;  1 drivers
v0000014c3f647010_0 .net *"_ivl_180", 0 0, L_0000014c3f70b490;  1 drivers
L_0000014c3f6c2670 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000014c3f646390_0 .net/2u *"_ivl_182", 5 0, L_0000014c3f6c2670;  1 drivers
v0000014c3f645ad0_0 .net *"_ivl_184", 0 0, L_0000014c3f71bed0;  1 drivers
L_0000014c3f6c26b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000014c3f645530_0 .net/2u *"_ivl_186", 5 0, L_0000014c3f6c26b8;  1 drivers
v0000014c3f6455d0_0 .net *"_ivl_188", 0 0, L_0000014c3f71c010;  1 drivers
v0000014c3f646930_0 .net *"_ivl_19", 4 0, L_0000014c3f647720;  1 drivers
v0000014c3f6464d0_0 .net *"_ivl_191", 0 0, L_0000014c3f64aaf0;  1 drivers
v0000014c3f6469d0_0 .net *"_ivl_193", 0 0, L_0000014c3f64a8c0;  1 drivers
L_0000014c3f6c2700 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000014c3f6470b0_0 .net/2u *"_ivl_194", 5 0, L_0000014c3f6c2700;  1 drivers
v0000014c3f645710_0 .net *"_ivl_196", 0 0, L_0000014c3f71da50;  1 drivers
L_0000014c3f6c2748 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000014c3f6461b0_0 .net/2u *"_ivl_198", 31 0, L_0000014c3f6c2748;  1 drivers
L_0000014c3f6c1db8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000014c3f6471f0_0 .net/2u *"_ivl_2", 5 0, L_0000014c3f6c1db8;  1 drivers
v0000014c3f646bb0_0 .net *"_ivl_20", 4 0, L_0000014c3f648760;  1 drivers
v0000014c3f645a30_0 .net *"_ivl_200", 31 0, L_0000014c3f71d0f0;  1 drivers
v0000014c3f645670_0 .net *"_ivl_204", 31 0, L_0000014c3f71daf0;  1 drivers
L_0000014c3f6c2790 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014c3f6457b0_0 .net *"_ivl_207", 25 0, L_0000014c3f6c2790;  1 drivers
L_0000014c3f6c27d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014c3f646b10_0 .net/2u *"_ivl_208", 31 0, L_0000014c3f6c27d8;  1 drivers
v0000014c3f645b70_0 .net *"_ivl_210", 0 0, L_0000014c3f71db90;  1 drivers
L_0000014c3f6c2820 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000014c3f646ed0_0 .net/2u *"_ivl_212", 5 0, L_0000014c3f6c2820;  1 drivers
v0000014c3f645850_0 .net *"_ivl_214", 0 0, L_0000014c3f71c790;  1 drivers
L_0000014c3f6c2868 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000014c3f645cb0_0 .net/2u *"_ivl_216", 5 0, L_0000014c3f6c2868;  1 drivers
v0000014c3f645e90_0 .net *"_ivl_218", 0 0, L_0000014c3f71be30;  1 drivers
v0000014c3f645d50_0 .net *"_ivl_221", 0 0, L_0000014c3f64a930;  1 drivers
v0000014c3f645f30_0 .net *"_ivl_223", 0 0, L_0000014c3f649f90;  1 drivers
L_0000014c3f6c28b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000014c3f646110_0 .net/2u *"_ivl_224", 5 0, L_0000014c3f6c28b0;  1 drivers
v0000014c3f645c10_0 .net *"_ivl_226", 0 0, L_0000014c3f71dc30;  1 drivers
v0000014c3f646610_0 .net *"_ivl_228", 31 0, L_0000014c3f71d4b0;  1 drivers
v0000014c3f647330_0 .net *"_ivl_24", 0 0, L_0000014c3f64a150;  1 drivers
L_0000014c3f6c1ed8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000014c3f647150_0 .net/2u *"_ivl_26", 4 0, L_0000014c3f6c1ed8;  1 drivers
v0000014c3f6462f0_0 .net *"_ivl_29", 4 0, L_0000014c3f648940;  1 drivers
v0000014c3f646890_0 .net *"_ivl_32", 0 0, L_0000014c3f649e40;  1 drivers
L_0000014c3f6c1f20 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000014c3f6473d0_0 .net/2u *"_ivl_34", 4 0, L_0000014c3f6c1f20;  1 drivers
v0000014c3f646570_0 .net *"_ivl_37", 4 0, L_0000014c3f70b670;  1 drivers
v0000014c3f645fd0_0 .net *"_ivl_40", 0 0, L_0000014c3f64a000;  1 drivers
L_0000014c3f6c1f68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014c3f646430_0 .net/2u *"_ivl_42", 15 0, L_0000014c3f6c1f68;  1 drivers
v0000014c3f645df0_0 .net *"_ivl_45", 15 0, L_0000014c3f70a8b0;  1 drivers
v0000014c3f646250_0 .net *"_ivl_48", 0 0, L_0000014c3f64a5b0;  1 drivers
v0000014c3f6458f0_0 .net *"_ivl_5", 5 0, L_0000014c3f6483a0;  1 drivers
L_0000014c3f6c1fb0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014c3f647290_0 .net/2u *"_ivl_50", 36 0, L_0000014c3f6c1fb0;  1 drivers
L_0000014c3f6c1ff8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014c3f646c50_0 .net/2u *"_ivl_52", 31 0, L_0000014c3f6c1ff8;  1 drivers
v0000014c3f646070_0 .net *"_ivl_55", 4 0, L_0000014c3f70b710;  1 drivers
v0000014c3f645990_0 .net *"_ivl_56", 36 0, L_0000014c3f709f50;  1 drivers
v0000014c3f6466b0_0 .net *"_ivl_58", 36 0, L_0000014c3f70bad0;  1 drivers
v0000014c3f646750_0 .net *"_ivl_62", 0 0, L_0000014c3f64a1c0;  1 drivers
L_0000014c3f6c2040 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000014c3f6467f0_0 .net/2u *"_ivl_64", 5 0, L_0000014c3f6c2040;  1 drivers
v0000014c3f646cf0_0 .net *"_ivl_67", 5 0, L_0000014c3f70b990;  1 drivers
v0000014c3f646d90_0 .net *"_ivl_70", 0 0, L_0000014c3f64a460;  1 drivers
L_0000014c3f6c2088 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014c3f646f70_0 .net/2u *"_ivl_72", 57 0, L_0000014c3f6c2088;  1 drivers
L_0000014c3f6c20d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014c3f648b20_0 .net/2u *"_ivl_74", 31 0, L_0000014c3f6c20d0;  1 drivers
v0000014c3f649020_0 .net *"_ivl_77", 25 0, L_0000014c3f70b7b0;  1 drivers
v0000014c3f6488a0_0 .net *"_ivl_78", 57 0, L_0000014c3f70bb70;  1 drivers
v0000014c3f648bc0_0 .net *"_ivl_8", 0 0, L_0000014c3f64a310;  1 drivers
v0000014c3f648da0_0 .net *"_ivl_80", 57 0, L_0000014c3f70a090;  1 drivers
L_0000014c3f6c2118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000014c3f647cc0_0 .net/2u *"_ivl_84", 31 0, L_0000014c3f6c2118;  1 drivers
L_0000014c3f6c2160 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000014c3f649200_0 .net/2u *"_ivl_88", 5 0, L_0000014c3f6c2160;  1 drivers
v0000014c3f6490c0_0 .net *"_ivl_90", 0 0, L_0000014c3f70b0d0;  1 drivers
L_0000014c3f6c21a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000014c3f648620_0 .net/2u *"_ivl_92", 5 0, L_0000014c3f6c21a8;  1 drivers
v0000014c3f6481c0_0 .net *"_ivl_94", 0 0, L_0000014c3f70bc10;  1 drivers
v0000014c3f647680_0 .net *"_ivl_97", 0 0, L_0000014c3f64a380;  1 drivers
v0000014c3f6477c0_0 .net *"_ivl_98", 47 0, L_0000014c3f70bcb0;  1 drivers
v0000014c3f647f40_0 .net "adderResult", 31 0, L_0000014c3f70ba30;  1 drivers
v0000014c3f647a40_0 .net "address", 31 0, L_0000014c3f70a4f0;  1 drivers
v0000014c3f647860_0 .net "clk", 0 0, L_0000014c3f64a230;  alias, 1 drivers
v0000014c3f6486c0_0 .var "cycles_consumed", 31 0;
v0000014c3f648ee0_0 .net "extImm", 31 0, L_0000014c3f70b2b0;  1 drivers
v0000014c3f6489e0_0 .net "funct", 5 0, L_0000014c3f70a1d0;  1 drivers
v0000014c3f647fe0_0 .net "hlt", 0 0, v0000014c3f614ef0_0;  1 drivers
v0000014c3f647900_0 .net "imm", 15 0, L_0000014c3f70b530;  1 drivers
v0000014c3f647ae0_0 .net "immediate", 31 0, L_0000014c3f71d410;  1 drivers
v0000014c3f648f80_0 .net "input_clk", 0 0, v0000014c3f647ea0_0;  1 drivers
v0000014c3f6479a0_0 .net "instruction", 31 0, L_0000014c3f709e10;  1 drivers
v0000014c3f648c60_0 .net "memoryReadData", 31 0, v0000014c3f641790_0;  1 drivers
v0000014c3f648080_0 .net "nextPC", 31 0, L_0000014c3f70b170;  1 drivers
v0000014c3f648260_0 .net "opcode", 5 0, L_0000014c3f6475e0;  1 drivers
v0000014c3f648440_0 .net "rd", 4 0, L_0000014c3f648580;  1 drivers
v0000014c3f647b80_0 .net "readData1", 31 0, L_0000014c3f64a070;  1 drivers
v0000014c3f648d00_0 .net "readData1_w", 31 0, L_0000014c3f71d550;  1 drivers
v0000014c3f647d60_0 .net "readData2", 31 0, L_0000014c3f64a9a0;  1 drivers
v0000014c3f649160_0 .net "rs", 4 0, L_0000014c3f648a80;  1 drivers
v0000014c3f648e40_0 .net "rst", 0 0, v0000014c3f648300_0;  1 drivers
v0000014c3f6492a0_0 .net "rt", 4 0, L_0000014c3f709eb0;  1 drivers
v0000014c3f647e00_0 .net "shamt", 31 0, L_0000014c3f709ff0;  1 drivers
v0000014c3f649340_0 .net "wire_instruction", 31 0, L_0000014c3f64a850;  1 drivers
v0000014c3f6493e0_0 .net "writeData", 31 0, L_0000014c3f71bf70;  1 drivers
v0000014c3f647c20_0 .net "zero", 0 0, L_0000014c3f71cc90;  1 drivers
L_0000014c3f6483a0 .part L_0000014c3f709e10, 26, 6;
L_0000014c3f6475e0 .functor MUXZ 6, L_0000014c3f6483a0, L_0000014c3f6c1db8, L_0000014c3f64a0e0, C4<>;
L_0000014c3f6484e0 .cmp/eq 6, L_0000014c3f6475e0, L_0000014c3f6c1e48;
L_0000014c3f647720 .part L_0000014c3f709e10, 11, 5;
L_0000014c3f648760 .functor MUXZ 5, L_0000014c3f647720, L_0000014c3f6c1e90, L_0000014c3f6484e0, C4<>;
L_0000014c3f648580 .functor MUXZ 5, L_0000014c3f648760, L_0000014c3f6c1e00, L_0000014c3f64a310, C4<>;
L_0000014c3f648940 .part L_0000014c3f709e10, 21, 5;
L_0000014c3f648a80 .functor MUXZ 5, L_0000014c3f648940, L_0000014c3f6c1ed8, L_0000014c3f64a150, C4<>;
L_0000014c3f70b670 .part L_0000014c3f709e10, 16, 5;
L_0000014c3f709eb0 .functor MUXZ 5, L_0000014c3f70b670, L_0000014c3f6c1f20, L_0000014c3f649e40, C4<>;
L_0000014c3f70a8b0 .part L_0000014c3f709e10, 0, 16;
L_0000014c3f70b530 .functor MUXZ 16, L_0000014c3f70a8b0, L_0000014c3f6c1f68, L_0000014c3f64a000, C4<>;
L_0000014c3f70b710 .part L_0000014c3f709e10, 6, 5;
L_0000014c3f709f50 .concat [ 5 32 0 0], L_0000014c3f70b710, L_0000014c3f6c1ff8;
L_0000014c3f70bad0 .functor MUXZ 37, L_0000014c3f709f50, L_0000014c3f6c1fb0, L_0000014c3f64a5b0, C4<>;
L_0000014c3f709ff0 .part L_0000014c3f70bad0, 0, 32;
L_0000014c3f70b990 .part L_0000014c3f709e10, 0, 6;
L_0000014c3f70a1d0 .functor MUXZ 6, L_0000014c3f70b990, L_0000014c3f6c2040, L_0000014c3f64a1c0, C4<>;
L_0000014c3f70b7b0 .part L_0000014c3f709e10, 0, 26;
L_0000014c3f70bb70 .concat [ 26 32 0 0], L_0000014c3f70b7b0, L_0000014c3f6c20d0;
L_0000014c3f70a090 .functor MUXZ 58, L_0000014c3f70bb70, L_0000014c3f6c2088, L_0000014c3f64a460, C4<>;
L_0000014c3f70a4f0 .part L_0000014c3f70a090, 0, 32;
L_0000014c3f70a630 .arith/sum 32, v0000014c3f642c30_0, L_0000014c3f6c2118;
L_0000014c3f70b0d0 .cmp/eq 6, L_0000014c3f6475e0, L_0000014c3f6c2160;
L_0000014c3f70bc10 .cmp/eq 6, L_0000014c3f6475e0, L_0000014c3f6c21a8;
L_0000014c3f70bcb0 .concat [ 32 16 0 0], L_0000014c3f70a4f0, L_0000014c3f6c21f0;
L_0000014c3f70a770 .concat [ 6 26 0 0], L_0000014c3f6475e0, L_0000014c3f6c2238;
L_0000014c3f70a270 .cmp/eq 32, L_0000014c3f70a770, L_0000014c3f6c2280;
L_0000014c3f70a130 .cmp/eq 6, L_0000014c3f70a1d0, L_0000014c3f6c22c8;
L_0000014c3f70b5d0 .concat [ 32 16 0 0], L_0000014c3f64a070, L_0000014c3f6c2310;
L_0000014c3f70ad10 .concat [ 32 16 0 0], v0000014c3f642c30_0, L_0000014c3f6c2358;
L_0000014c3f70a950 .part L_0000014c3f70b530, 15, 1;
LS_0000014c3f70ab30_0_0 .concat [ 1 1 1 1], L_0000014c3f70a950, L_0000014c3f70a950, L_0000014c3f70a950, L_0000014c3f70a950;
LS_0000014c3f70ab30_0_4 .concat [ 1 1 1 1], L_0000014c3f70a950, L_0000014c3f70a950, L_0000014c3f70a950, L_0000014c3f70a950;
LS_0000014c3f70ab30_0_8 .concat [ 1 1 1 1], L_0000014c3f70a950, L_0000014c3f70a950, L_0000014c3f70a950, L_0000014c3f70a950;
LS_0000014c3f70ab30_0_12 .concat [ 1 1 1 1], L_0000014c3f70a950, L_0000014c3f70a950, L_0000014c3f70a950, L_0000014c3f70a950;
LS_0000014c3f70ab30_0_16 .concat [ 1 1 1 1], L_0000014c3f70a950, L_0000014c3f70a950, L_0000014c3f70a950, L_0000014c3f70a950;
LS_0000014c3f70ab30_0_20 .concat [ 1 1 1 1], L_0000014c3f70a950, L_0000014c3f70a950, L_0000014c3f70a950, L_0000014c3f70a950;
LS_0000014c3f70ab30_0_24 .concat [ 1 1 1 1], L_0000014c3f70a950, L_0000014c3f70a950, L_0000014c3f70a950, L_0000014c3f70a950;
LS_0000014c3f70ab30_0_28 .concat [ 1 1 1 1], L_0000014c3f70a950, L_0000014c3f70a950, L_0000014c3f70a950, L_0000014c3f70a950;
LS_0000014c3f70ab30_1_0 .concat [ 4 4 4 4], LS_0000014c3f70ab30_0_0, LS_0000014c3f70ab30_0_4, LS_0000014c3f70ab30_0_8, LS_0000014c3f70ab30_0_12;
LS_0000014c3f70ab30_1_4 .concat [ 4 4 4 4], LS_0000014c3f70ab30_0_16, LS_0000014c3f70ab30_0_20, LS_0000014c3f70ab30_0_24, LS_0000014c3f70ab30_0_28;
L_0000014c3f70ab30 .concat [ 16 16 0 0], LS_0000014c3f70ab30_1_0, LS_0000014c3f70ab30_1_4;
L_0000014c3f70a310 .concat [ 16 32 0 0], L_0000014c3f70b530, L_0000014c3f70ab30;
L_0000014c3f70ae50 .arith/sum 48, L_0000014c3f70ad10, L_0000014c3f70a310;
L_0000014c3f70b850 .functor MUXZ 48, L_0000014c3f70ae50, L_0000014c3f70b5d0, L_0000014c3f64a3f0, C4<>;
L_0000014c3f70a9f0 .functor MUXZ 48, L_0000014c3f70b850, L_0000014c3f70bcb0, L_0000014c3f64a380, C4<>;
L_0000014c3f70ba30 .part L_0000014c3f70a9f0, 0, 32;
L_0000014c3f70b170 .functor MUXZ 32, L_0000014c3f70a630, L_0000014c3f70ba30, v0000014c3f643270_0, C4<>;
L_0000014c3f709e10 .functor MUXZ 32, L_0000014c3f64a850, L_0000014c3f6c23e8, L_0000014c3f64aa10, C4<>;
L_0000014c3f70a450 .cmp/eq 6, L_0000014c3f6475e0, L_0000014c3f6c24c0;
L_0000014c3f70af90 .cmp/eq 6, L_0000014c3f6475e0, L_0000014c3f6c2508;
L_0000014c3f70a590 .cmp/eq 6, L_0000014c3f6475e0, L_0000014c3f6c2550;
L_0000014c3f70ac70 .concat [ 16 16 0 0], L_0000014c3f70b530, L_0000014c3f6c2598;
L_0000014c3f70adb0 .part L_0000014c3f70b530, 15, 1;
LS_0000014c3f70aef0_0_0 .concat [ 1 1 1 1], L_0000014c3f70adb0, L_0000014c3f70adb0, L_0000014c3f70adb0, L_0000014c3f70adb0;
LS_0000014c3f70aef0_0_4 .concat [ 1 1 1 1], L_0000014c3f70adb0, L_0000014c3f70adb0, L_0000014c3f70adb0, L_0000014c3f70adb0;
LS_0000014c3f70aef0_0_8 .concat [ 1 1 1 1], L_0000014c3f70adb0, L_0000014c3f70adb0, L_0000014c3f70adb0, L_0000014c3f70adb0;
LS_0000014c3f70aef0_0_12 .concat [ 1 1 1 1], L_0000014c3f70adb0, L_0000014c3f70adb0, L_0000014c3f70adb0, L_0000014c3f70adb0;
L_0000014c3f70aef0 .concat [ 4 4 4 4], LS_0000014c3f70aef0_0_0, LS_0000014c3f70aef0_0_4, LS_0000014c3f70aef0_0_8, LS_0000014c3f70aef0_0_12;
L_0000014c3f70b030 .concat [ 16 16 0 0], L_0000014c3f70b530, L_0000014c3f70aef0;
L_0000014c3f70b2b0 .functor MUXZ 32, L_0000014c3f70b030, L_0000014c3f70ac70, L_0000014c3f64a2a0, C4<>;
L_0000014c3f70b3f0 .concat [ 6 26 0 0], L_0000014c3f6475e0, L_0000014c3f6c25e0;
L_0000014c3f70b490 .cmp/eq 32, L_0000014c3f70b3f0, L_0000014c3f6c2628;
L_0000014c3f71bed0 .cmp/eq 6, L_0000014c3f70a1d0, L_0000014c3f6c2670;
L_0000014c3f71c010 .cmp/eq 6, L_0000014c3f70a1d0, L_0000014c3f6c26b8;
L_0000014c3f71da50 .cmp/eq 6, L_0000014c3f6475e0, L_0000014c3f6c2700;
L_0000014c3f71d0f0 .functor MUXZ 32, L_0000014c3f70b2b0, L_0000014c3f6c2748, L_0000014c3f71da50, C4<>;
L_0000014c3f71d410 .functor MUXZ 32, L_0000014c3f71d0f0, L_0000014c3f709ff0, L_0000014c3f64a8c0, C4<>;
L_0000014c3f71daf0 .concat [ 6 26 0 0], L_0000014c3f6475e0, L_0000014c3f6c2790;
L_0000014c3f71db90 .cmp/eq 32, L_0000014c3f71daf0, L_0000014c3f6c27d8;
L_0000014c3f71c790 .cmp/eq 6, L_0000014c3f70a1d0, L_0000014c3f6c2820;
L_0000014c3f71be30 .cmp/eq 6, L_0000014c3f70a1d0, L_0000014c3f6c2868;
L_0000014c3f71dc30 .cmp/eq 6, L_0000014c3f6475e0, L_0000014c3f6c28b0;
L_0000014c3f71d4b0 .functor MUXZ 32, L_0000014c3f64a070, v0000014c3f642c30_0, L_0000014c3f71dc30, C4<>;
L_0000014c3f71d550 .functor MUXZ 32, L_0000014c3f71d4b0, L_0000014c3f64a9a0, L_0000014c3f649f90, C4<>;
S_0000014c3f609db0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000014c3f609c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000014c3f607100 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000014c3f64ab60 .functor NOT 1, v0000014c3f615f30_0, C4<0>, C4<0>, C4<0>;
v0000014c3f616c50_0 .net *"_ivl_0", 0 0, L_0000014c3f64ab60;  1 drivers
v0000014c3f615350_0 .net "in1", 31 0, L_0000014c3f64a9a0;  alias, 1 drivers
v0000014c3f615c10_0 .net "in2", 31 0, L_0000014c3f71d410;  alias, 1 drivers
v0000014c3f6153f0_0 .net "out", 31 0, L_0000014c3f71c1f0;  alias, 1 drivers
v0000014c3f616890_0 .net "s", 0 0, v0000014c3f615f30_0;  alias, 1 drivers
L_0000014c3f71c1f0 .functor MUXZ 32, L_0000014c3f71d410, L_0000014c3f64a9a0, L_0000014c3f64ab60, C4<>;
S_0000014c3f5b34a0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000014c3f609c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000014c3f6c0090 .param/l "RType" 0 4 2, C4<000000>;
P_0000014c3f6c00c8 .param/l "add" 0 4 5, C4<100000>;
P_0000014c3f6c0100 .param/l "addi" 0 4 8, C4<001000>;
P_0000014c3f6c0138 .param/l "addu" 0 4 5, C4<100001>;
P_0000014c3f6c0170 .param/l "and_" 0 4 5, C4<100100>;
P_0000014c3f6c01a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000014c3f6c01e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000014c3f6c0218 .param/l "bne" 0 4 10, C4<000101>;
P_0000014c3f6c0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000014c3f6c0288 .param/l "j" 0 4 12, C4<000010>;
P_0000014c3f6c02c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000014c3f6c02f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000014c3f6c0330 .param/l "lw" 0 4 8, C4<100011>;
P_0000014c3f6c0368 .param/l "nor_" 0 4 5, C4<100111>;
P_0000014c3f6c03a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000014c3f6c03d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000014c3f6c0410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000014c3f6c0448 .param/l "sll" 0 4 6, C4<000000>;
P_0000014c3f6c0480 .param/l "slt" 0 4 5, C4<101010>;
P_0000014c3f6c04b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000014c3f6c04f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000014c3f6c0528 .param/l "sub" 0 4 5, C4<100010>;
P_0000014c3f6c0560 .param/l "subu" 0 4 5, C4<100011>;
P_0000014c3f6c0598 .param/l "sw" 0 4 8, C4<101011>;
P_0000014c3f6c05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000014c3f6c0608 .param/l "xori" 0 4 8, C4<001110>;
v0000014c3f616a70_0 .var "ALUOp", 3 0;
v0000014c3f615f30_0 .var "ALUSrc", 0 0;
v0000014c3f615530_0 .var "MemReadEn", 0 0;
v0000014c3f615170_0 .var "MemWriteEn", 0 0;
v0000014c3f616110_0 .var "MemtoReg", 0 0;
v0000014c3f616930_0 .var "RegDst", 0 0;
v0000014c3f616b10_0 .var "RegWriteEn", 0 0;
v0000014c3f616430_0 .net "funct", 5 0, L_0000014c3f70a1d0;  alias, 1 drivers
v0000014c3f614ef0_0 .var "hlt", 0 0;
v0000014c3f6164d0_0 .net "opcode", 5 0, L_0000014c3f6475e0;  alias, 1 drivers
v0000014c3f615fd0_0 .net "rst", 0 0, v0000014c3f648300_0;  alias, 1 drivers
E_0000014c3f606a40 .event anyedge, v0000014c3f615fd0_0, v0000014c3f6164d0_0, v0000014c3f616430_0;
S_0000014c3f5b3630 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000014c3f609c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000014c3f6066c0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000014c3f64a850 .functor BUFZ 32, L_0000014c3f70aa90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000014c3f6161b0_0 .net "Data_Out", 31 0, L_0000014c3f64a850;  alias, 1 drivers
v0000014c3f616250 .array "InstMem", 0 1023, 31 0;
v0000014c3f6162f0_0 .net *"_ivl_0", 31 0, L_0000014c3f70aa90;  1 drivers
v0000014c3f616390_0 .net *"_ivl_3", 9 0, L_0000014c3f70b8f0;  1 drivers
v0000014c3f616610_0 .net *"_ivl_4", 11 0, L_0000014c3f70a6d0;  1 drivers
L_0000014c3f6c23a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000014c3f616750_0 .net *"_ivl_7", 1 0, L_0000014c3f6c23a0;  1 drivers
v0000014c3f6167f0_0 .net "addr", 31 0, v0000014c3f642c30_0;  alias, 1 drivers
v0000014c3f614f90_0 .var/i "i", 31 0;
L_0000014c3f70aa90 .array/port v0000014c3f616250, L_0000014c3f70a6d0;
L_0000014c3f70b8f0 .part v0000014c3f642c30_0, 0, 10;
L_0000014c3f70a6d0 .concat [ 10 2 0 0], L_0000014c3f70b8f0, L_0000014c3f6c23a0;
S_0000014c3f6869c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000014c3f609c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000014c3f64a070 .functor BUFZ 32, L_0000014c3f70b350, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000014c3f64a9a0 .functor BUFZ 32, L_0000014c3f70a810, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000014c3f615030_0 .net *"_ivl_0", 31 0, L_0000014c3f70b350;  1 drivers
v0000014c3f5f4490_0 .net *"_ivl_10", 6 0, L_0000014c3f70abd0;  1 drivers
L_0000014c3f6c2478 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000014c3f5f3f90_0 .net *"_ivl_13", 1 0, L_0000014c3f6c2478;  1 drivers
v0000014c3f642e10_0 .net *"_ivl_2", 6 0, L_0000014c3f70a3b0;  1 drivers
L_0000014c3f6c2430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000014c3f6415b0_0 .net *"_ivl_5", 1 0, L_0000014c3f6c2430;  1 drivers
v0000014c3f643310_0 .net *"_ivl_8", 31 0, L_0000014c3f70a810;  1 drivers
v0000014c3f6433b0_0 .net "clk", 0 0, L_0000014c3f64a230;  alias, 1 drivers
v0000014c3f641970_0 .var/i "i", 31 0;
v0000014c3f6431d0_0 .net "readData1", 31 0, L_0000014c3f64a070;  alias, 1 drivers
v0000014c3f643130_0 .net "readData2", 31 0, L_0000014c3f64a9a0;  alias, 1 drivers
v0000014c3f641fb0_0 .net "readRegister1", 4 0, L_0000014c3f648a80;  alias, 1 drivers
v0000014c3f643090_0 .net "readRegister2", 4 0, L_0000014c3f709eb0;  alias, 1 drivers
v0000014c3f6418d0 .array "registers", 31 0, 31 0;
v0000014c3f641ab0_0 .net "rst", 0 0, v0000014c3f648300_0;  alias, 1 drivers
v0000014c3f641d30_0 .net "we", 0 0, v0000014c3f616b10_0;  alias, 1 drivers
v0000014c3f642410_0 .net "writeData", 31 0, L_0000014c3f71bf70;  alias, 1 drivers
v0000014c3f642230_0 .net "writeRegister", 4 0, L_0000014c3f70b210;  alias, 1 drivers
E_0000014c3f606740/0 .event negedge, v0000014c3f615fd0_0;
E_0000014c3f606740/1 .event posedge, v0000014c3f6433b0_0;
E_0000014c3f606740 .event/or E_0000014c3f606740/0, E_0000014c3f606740/1;
L_0000014c3f70b350 .array/port v0000014c3f6418d0, L_0000014c3f70a3b0;
L_0000014c3f70a3b0 .concat [ 5 2 0 0], L_0000014c3f648a80, L_0000014c3f6c2430;
L_0000014c3f70a810 .array/port v0000014c3f6418d0, L_0000014c3f70abd0;
L_0000014c3f70abd0 .concat [ 5 2 0 0], L_0000014c3f709eb0, L_0000014c3f6c2478;
S_0000014c3f686b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000014c3f6869c0;
 .timescale 0 0;
v0000014c3f616cf0_0 .var/i "i", 31 0;
S_0000014c3f5b1b50 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000014c3f609c20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000014c3f606b00 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000014c3f64aa80 .functor NOT 1, v0000014c3f616930_0, C4<0>, C4<0>, C4<0>;
v0000014c3f642730_0 .net *"_ivl_0", 0 0, L_0000014c3f64aa80;  1 drivers
v0000014c3f642eb0_0 .net "in1", 4 0, L_0000014c3f709eb0;  alias, 1 drivers
v0000014c3f641e70_0 .net "in2", 4 0, L_0000014c3f648580;  alias, 1 drivers
v0000014c3f642f50_0 .net "out", 4 0, L_0000014c3f70b210;  alias, 1 drivers
v0000014c3f6427d0_0 .net "s", 0 0, v0000014c3f616930_0;  alias, 1 drivers
L_0000014c3f70b210 .functor MUXZ 5, L_0000014c3f648580, L_0000014c3f709eb0, L_0000014c3f64aa80, C4<>;
S_0000014c3f5b1ce0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000014c3f609c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000014c3f608180 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000014c3f64a4d0 .functor NOT 1, v0000014c3f616110_0, C4<0>, C4<0>, C4<0>;
v0000014c3f6425f0_0 .net *"_ivl_0", 0 0, L_0000014c3f64a4d0;  1 drivers
v0000014c3f641f10_0 .net "in1", 31 0, v0000014c3f641b50_0;  alias, 1 drivers
v0000014c3f642190_0 .net "in2", 31 0, v0000014c3f641790_0;  alias, 1 drivers
v0000014c3f641dd0_0 .net "out", 31 0, L_0000014c3f71bf70;  alias, 1 drivers
v0000014c3f642690_0 .net "s", 0 0, v0000014c3f616110_0;  alias, 1 drivers
L_0000014c3f71bf70 .functor MUXZ 32, v0000014c3f641790_0, v0000014c3f641b50_0, L_0000014c3f64a4d0, C4<>;
S_0000014c3f59a8d0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000014c3f609c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000014c3f59aa60 .param/l "ADD" 0 9 12, C4<0000>;
P_0000014c3f59aa98 .param/l "AND" 0 9 12, C4<0010>;
P_0000014c3f59aad0 .param/l "NOR" 0 9 12, C4<0101>;
P_0000014c3f59ab08 .param/l "OR" 0 9 12, C4<0011>;
P_0000014c3f59ab40 .param/l "SGT" 0 9 12, C4<0111>;
P_0000014c3f59ab78 .param/l "SLL" 0 9 12, C4<1000>;
P_0000014c3f59abb0 .param/l "SLT" 0 9 12, C4<0110>;
P_0000014c3f59abe8 .param/l "SRL" 0 9 12, C4<1001>;
P_0000014c3f59ac20 .param/l "SUB" 0 9 12, C4<0001>;
P_0000014c3f59ac58 .param/l "XOR" 0 9 12, C4<0100>;
P_0000014c3f59ac90 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000014c3f59acc8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000014c3f6c28f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014c3f642050_0 .net/2u *"_ivl_0", 31 0, L_0000014c3f6c28f8;  1 drivers
v0000014c3f642a50_0 .net "opSel", 3 0, v0000014c3f616a70_0;  alias, 1 drivers
v0000014c3f642ff0_0 .net "operand1", 31 0, L_0000014c3f71d550;  alias, 1 drivers
v0000014c3f6420f0_0 .net "operand2", 31 0, L_0000014c3f71c1f0;  alias, 1 drivers
v0000014c3f641b50_0 .var "result", 31 0;
v0000014c3f641a10_0 .net "zero", 0 0, L_0000014c3f71cc90;  alias, 1 drivers
E_0000014c3f607dc0 .event anyedge, v0000014c3f616a70_0, v0000014c3f642ff0_0, v0000014c3f6153f0_0;
L_0000014c3f71cc90 .cmp/eq 32, v0000014c3f641b50_0, L_0000014c3f6c28f8;
S_0000014c3f5df1a0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000014c3f609c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000014c3f6c1660 .param/l "RType" 0 4 2, C4<000000>;
P_0000014c3f6c1698 .param/l "add" 0 4 5, C4<100000>;
P_0000014c3f6c16d0 .param/l "addi" 0 4 8, C4<001000>;
P_0000014c3f6c1708 .param/l "addu" 0 4 5, C4<100001>;
P_0000014c3f6c1740 .param/l "and_" 0 4 5, C4<100100>;
P_0000014c3f6c1778 .param/l "andi" 0 4 8, C4<001100>;
P_0000014c3f6c17b0 .param/l "beq" 0 4 10, C4<000100>;
P_0000014c3f6c17e8 .param/l "bne" 0 4 10, C4<000101>;
P_0000014c3f6c1820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000014c3f6c1858 .param/l "j" 0 4 12, C4<000010>;
P_0000014c3f6c1890 .param/l "jal" 0 4 12, C4<000011>;
P_0000014c3f6c18c8 .param/l "jr" 0 4 6, C4<001000>;
P_0000014c3f6c1900 .param/l "lw" 0 4 8, C4<100011>;
P_0000014c3f6c1938 .param/l "nor_" 0 4 5, C4<100111>;
P_0000014c3f6c1970 .param/l "or_" 0 4 5, C4<100101>;
P_0000014c3f6c19a8 .param/l "ori" 0 4 8, C4<001101>;
P_0000014c3f6c19e0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000014c3f6c1a18 .param/l "sll" 0 4 6, C4<000000>;
P_0000014c3f6c1a50 .param/l "slt" 0 4 5, C4<101010>;
P_0000014c3f6c1a88 .param/l "slti" 0 4 8, C4<101010>;
P_0000014c3f6c1ac0 .param/l "srl" 0 4 6, C4<000010>;
P_0000014c3f6c1af8 .param/l "sub" 0 4 5, C4<100010>;
P_0000014c3f6c1b30 .param/l "subu" 0 4 5, C4<100011>;
P_0000014c3f6c1b68 .param/l "sw" 0 4 8, C4<101011>;
P_0000014c3f6c1ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000014c3f6c1bd8 .param/l "xori" 0 4 8, C4<001110>;
v0000014c3f643270_0 .var "PCsrc", 0 0;
v0000014c3f6422d0_0 .net "funct", 5 0, L_0000014c3f70a1d0;  alias, 1 drivers
v0000014c3f642370_0 .net "opcode", 5 0, L_0000014c3f6475e0;  alias, 1 drivers
v0000014c3f642550_0 .net "operand1", 31 0, L_0000014c3f64a070;  alias, 1 drivers
v0000014c3f6424b0_0 .net "operand2", 31 0, L_0000014c3f71c1f0;  alias, 1 drivers
v0000014c3f641510_0 .net "rst", 0 0, v0000014c3f648300_0;  alias, 1 drivers
E_0000014c3f608100/0 .event anyedge, v0000014c3f615fd0_0, v0000014c3f6164d0_0, v0000014c3f6431d0_0, v0000014c3f6153f0_0;
E_0000014c3f608100/1 .event anyedge, v0000014c3f616430_0;
E_0000014c3f608100 .event/or E_0000014c3f608100/0, E_0000014c3f608100/1;
S_0000014c3f5df330 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000014c3f609c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000014c3f641650 .array "DataMem", 0 1023, 31 0;
v0000014c3f642870_0 .net "address", 31 0, v0000014c3f641b50_0;  alias, 1 drivers
v0000014c3f641bf0_0 .net "clock", 0 0, L_0000014c3f649eb0;  1 drivers
v0000014c3f642910_0 .net "data", 31 0, L_0000014c3f64a9a0;  alias, 1 drivers
v0000014c3f641c90_0 .var/i "i", 31 0;
v0000014c3f641790_0 .var "q", 31 0;
v0000014c3f642b90_0 .net "rden", 0 0, v0000014c3f615530_0;  alias, 1 drivers
v0000014c3f6429b0_0 .net "wren", 0 0, v0000014c3f615170_0;  alias, 1 drivers
E_0000014c3f607940 .event posedge, v0000014c3f641bf0_0;
S_0000014c3f6c1c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000014c3f609c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000014c3f607b40 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000014c3f642af0_0 .net "PCin", 31 0, L_0000014c3f70b170;  alias, 1 drivers
v0000014c3f642c30_0 .var "PCout", 31 0;
v0000014c3f642cd0_0 .net "clk", 0 0, L_0000014c3f64a230;  alias, 1 drivers
v0000014c3f6416f0_0 .net "rst", 0 0, v0000014c3f648300_0;  alias, 1 drivers
    .scope S_0000014c3f5df1a0;
T_0 ;
    %wait E_0000014c3f608100;
    %load/vec4 v0000014c3f641510_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014c3f643270_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000014c3f642370_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000014c3f642550_0;
    %load/vec4 v0000014c3f6424b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000014c3f642370_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000014c3f642550_0;
    %load/vec4 v0000014c3f6424b0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000014c3f642370_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000014c3f642370_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000014c3f642370_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000014c3f6422d0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000014c3f643270_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000014c3f6c1c20;
T_1 ;
    %wait E_0000014c3f606740;
    %load/vec4 v0000014c3f6416f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000014c3f642c30_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000014c3f642af0_0;
    %assign/vec4 v0000014c3f642c30_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000014c3f5b3630;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014c3f614f90_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000014c3f614f90_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000014c3f614f90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c3f616250, 0, 4;
    %load/vec4 v0000014c3f614f90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014c3f614f90_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c3f616250, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c3f616250, 0, 4;
    %pushi/vec4 537067521, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c3f616250, 0, 4;
    %pushi/vec4 537264173, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c3f616250, 0, 4;
    %pushi/vec4 201326598, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c3f616250, 0, 4;
    %pushi/vec4 134217741, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c3f616250, 0, 4;
    %pushi/vec4 6301728, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c3f616250, 0, 4;
    %pushi/vec4 4397088, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c3f616250, 0, 4;
    %pushi/vec4 10489888, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c3f616250, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c3f616250, 0, 4;
    %pushi/vec4 277217282, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c3f616250, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c3f616250, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c3f616250, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c3f616250, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c3f616250, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c3f616250, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c3f616250, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000014c3f5b34a0;
T_3 ;
    %wait E_0000014c3f606a40;
    %load/vec4 v0000014c3f615fd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000014c3f614ef0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000014c3f616a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014c3f615f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014c3f616b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014c3f615170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014c3f616110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014c3f615530_0, 0;
    %assign/vec4 v0000014c3f616930_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000014c3f614ef0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000014c3f616a70_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000014c3f615f30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000014c3f616b10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000014c3f615170_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000014c3f616110_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000014c3f615530_0, 0, 1;
    %store/vec4 v0000014c3f616930_0, 0, 1;
    %load/vec4 v0000014c3f6164d0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c3f614ef0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c3f616930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c3f616b10_0, 0;
    %load/vec4 v0000014c3f616430_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000014c3f616a70_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000014c3f616a70_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000014c3f616a70_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000014c3f616a70_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000014c3f616a70_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000014c3f616a70_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000014c3f616a70_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000014c3f616a70_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000014c3f616a70_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000014c3f616a70_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c3f615f30_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000014c3f616a70_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c3f615f30_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000014c3f616a70_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000014c3f616a70_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c3f616b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c3f616930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c3f615f30_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c3f616b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014c3f616930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c3f615f30_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000014c3f616a70_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c3f616b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c3f615f30_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000014c3f616a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c3f616b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c3f615f30_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000014c3f616a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c3f616b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c3f615f30_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000014c3f616a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c3f616b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c3f615f30_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c3f615530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c3f616b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c3f615f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c3f616110_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c3f615170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c3f615f30_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000014c3f616a70_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000014c3f616a70_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000014c3f6869c0;
T_4 ;
    %wait E_0000014c3f606740;
    %fork t_1, S_0000014c3f686b50;
    %jmp t_0;
    .scope S_0000014c3f686b50;
t_1 ;
    %load/vec4 v0000014c3f641ab0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014c3f616cf0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000014c3f616cf0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000014c3f616cf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c3f6418d0, 0, 4;
    %load/vec4 v0000014c3f616cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014c3f616cf0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000014c3f641d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000014c3f642410_0;
    %load/vec4 v0000014c3f642230_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c3f6418d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c3f6418d0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000014c3f6869c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000014c3f6869c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014c3f641970_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000014c3f641970_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000014c3f641970_0;
    %ix/getv/s 4, v0000014c3f641970_0;
    %load/vec4a v0000014c3f6418d0, 4;
    %ix/getv/s 4, v0000014c3f641970_0;
    %load/vec4a v0000014c3f6418d0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000014c3f641970_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014c3f641970_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000014c3f59a8d0;
T_6 ;
    %wait E_0000014c3f607dc0;
    %load/vec4 v0000014c3f642a50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000014c3f641b50_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000014c3f642ff0_0;
    %load/vec4 v0000014c3f6420f0_0;
    %add;
    %assign/vec4 v0000014c3f641b50_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000014c3f642ff0_0;
    %load/vec4 v0000014c3f6420f0_0;
    %sub;
    %assign/vec4 v0000014c3f641b50_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000014c3f642ff0_0;
    %load/vec4 v0000014c3f6420f0_0;
    %and;
    %assign/vec4 v0000014c3f641b50_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000014c3f642ff0_0;
    %load/vec4 v0000014c3f6420f0_0;
    %or;
    %assign/vec4 v0000014c3f641b50_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000014c3f642ff0_0;
    %load/vec4 v0000014c3f6420f0_0;
    %xor;
    %assign/vec4 v0000014c3f641b50_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000014c3f642ff0_0;
    %load/vec4 v0000014c3f6420f0_0;
    %or;
    %inv;
    %assign/vec4 v0000014c3f641b50_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000014c3f642ff0_0;
    %load/vec4 v0000014c3f6420f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000014c3f641b50_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000014c3f6420f0_0;
    %load/vec4 v0000014c3f642ff0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000014c3f641b50_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000014c3f642ff0_0;
    %ix/getv 4, v0000014c3f6420f0_0;
    %shiftl 4;
    %assign/vec4 v0000014c3f641b50_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000014c3f642ff0_0;
    %ix/getv 4, v0000014c3f6420f0_0;
    %shiftr 4;
    %assign/vec4 v0000014c3f641b50_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000014c3f5df330;
T_7 ;
    %wait E_0000014c3f607940;
    %load/vec4 v0000014c3f642b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000014c3f642870_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000014c3f641650, 4;
    %assign/vec4 v0000014c3f641790_0, 0;
T_7.0 ;
    %load/vec4 v0000014c3f6429b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000014c3f642910_0;
    %ix/getv 3, v0000014c3f642870_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c3f641650, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000014c3f5df330;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014c3f641c90_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000014c3f641c90_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000014c3f641c90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014c3f641650, 0, 4;
    %load/vec4 v0000014c3f641c90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014c3f641c90_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0000014c3f5df330;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014c3f641c90_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000014c3f641c90_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000014c3f641c90_0;
    %load/vec4a v0000014c3f641650, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000014c3f641c90_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000014c3f641c90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014c3f641c90_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000014c3f609c20;
T_10 ;
    %wait E_0000014c3f606740;
    %load/vec4 v0000014c3f648e40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000014c3f6486c0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000014c3f6486c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000014c3f6486c0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000014c3f609900;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014c3f647ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014c3f648300_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000014c3f609900;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000014c3f647ea0_0;
    %inv;
    %assign/vec4 v0000014c3f647ea0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000014c3f609900;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Fibonacci(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014c3f648300_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014c3f648300_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000014c3f648120_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
