Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Fri Jul 31 11:23:41 2020
| Host         : ntuphys521 running 64-bit Arch Linux
| Command      : report_utilization -file example_ibert_ultrascale_gty_0_utilization_placed.rpt -pb example_ibert_ultrascale_gty_0_utilization_placed.pb
| Design       : example_ibert_ultrascale_gty_0
| Device       : xcvu095ffva2104-2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 21803 |     0 |    537600 |  4.06 |
|   LUT as Logic             | 21107 |     0 |    537600 |  3.93 |
|   LUT as Memory            |   696 |     0 |     76800 |  0.91 |
|     LUT as Distributed RAM |   288 |     0 |           |       |
|     LUT as Shift Register  |   408 |     0 |           |       |
| CLB Registers              | 36886 |     0 |   1075200 |  3.43 |
|   Register as Flip Flop    | 36886 |     0 |   1075200 |  3.43 |
|   Register as Latch        |     0 |     0 |   1075200 |  0.00 |
| CARRY8                     |   337 |     0 |     67200 |  0.50 |
| F7 Muxes                   |  1057 |     0 |    268800 |  0.39 |
| F8 Muxes                   |   156 |     0 |    134400 |  0.12 |
| F9 Muxes                   |     0 |     0 |     67200 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 528   |          Yes |           - |          Set |
| 892   |          Yes |           - |        Reset |
| 544   |          Yes |         Set |            - |
| 34922 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  5174 |     0 |     67200 |  7.70 |
|   CLBL                                     |  4430 |     0 |           |       |
|   CLBM                                     |   744 |     0 |           |       |
| LUT as Logic                               | 21107 |     0 |    537600 |  3.93 |
|   using O5 output only                     |   399 |       |           |       |
|   using O6 output only                     | 15430 |       |           |       |
|   using O5 and O6                          |  5278 |       |           |       |
| LUT as Memory                              |   696 |     0 |     76800 |  0.91 |
|   LUT as Distributed RAM                   |   288 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     0 |       |           |       |
|     using O5 and O6                        |   288 |       |           |       |
|   LUT as Shift Register                    |   408 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |    76 |       |           |       |
|     using O5 and O6                        |   332 |       |           |       |
| CLB Registers                              | 36886 |     0 |   1075200 |  3.43 |
|   Register driven from within the CLB      | 16560 |       |           |       |
|   Register driven from outside the CLB     | 20326 |       |           |       |
|     LUT in front of the register is unused | 13440 |       |           |       |
|     LUT in front of the register is used   |  6886 |       |           |       |
| Unique Control Sets                        |  1396 |       |    134400 |  1.04 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   40 |     0 |      1728 |  2.31 |
|   RAMB36/FIFO*    |   40 |     0 |      1728 |  2.31 |
|     RAMB36E2 only |   40 |       |           |       |
|   RAMB18          |    0 |     0 |      3456 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   16 |     0 |       768 |  2.08 |
|   DSP48E2 only |   16 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       832 |  0.00 |
| HPIOB            |    0 |     0 |       780 |  0.00 |
| HRIO             |    0 |     0 |        52 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       360 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       360 |  0.00 |
| HRIODIFFINBUF    |    0 |     0 |        24 |  0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |        24 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |       128 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       832 |  0.00 |
| BITSLICE_TX      |    0 |     0 |       128 |  0.00 |
| RIU_OR           |    0 |     0 |        64 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   43 |     8 |       960 |  4.48 |
|   BUFGCE             |   10 |     8 |       384 |  2.60 |
|   BUFGCE_DIV         |    0 |     0 |        64 |  0.00 |
|   BUFG_GT            |   33 |     0 |       384 |  8.59 |
|   BUFGCTRL*          |    0 |     0 |       128 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        32 |  0.00 |
| MMCME3_ADV           |    1 |     0 |        16 |  6.25 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMAC            |    0 |     0 |         4 |  0.00 |
| GTHE3_CHANNEL   |    0 |     0 |        28 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |         7 |  0.00 |
| GTYE3_CHANNEL   |    8 |     8 |        24 | 33.33 |
| GTYE3_COMMON    |    2 |     2 |         6 | 33.33 |
| IBUFDS_GTE3     |    4 |     4 |        26 | 15.38 |
| ILKN            |    0 |     0 |         6 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |        26 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        26 |  0.00 |
| PCIE_3_1        |    0 |     0 |         4 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 34922 |            Register |
| LUT6          |  8031 |                 CLB |
| LUT5          |  5352 |                 CLB |
| LUT4          |  4720 |                 CLB |
| LUT2          |  4049 |                 CLB |
| LUT3          |  3261 |                 CLB |
| MUXF7         |  1057 |                 CLB |
| LUT1          |   972 |                 CLB |
| FDCE          |   892 |            Register |
| SRL16E        |   740 |                 CLB |
| FDSE          |   544 |            Register |
| RAMD32        |   536 |                 CLB |
| FDPE          |   528 |            Register |
| CARRY8        |   337 |                 CLB |
| MUXF8         |   156 |                 CLB |
| RAMS32        |    40 |                 CLB |
| RAMB36E2      |    40 |           Block Ram |
| BUFG_GT       |    33 |               Clock |
| BUFG_GT_SYNC  |    17 |               Clock |
| DSP48E2       |    16 |          Arithmetic |
| BUFGCE        |    10 |               Clock |
| GTYE3_CHANNEL |     8 |            Advanced |
| IBUFDS_GTE3   |     4 |            Advanced |
| GTYE3_COMMON  |     2 |            Advanced |
| MMCME3_ADV    |     1 |               Clock |
| BSCANE2       |     1 |       Configuration |
+---------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------+------+
|        Ref Name        | Used |
+------------------------+------+
| ibert_ultrascale_gty_0 |    1 |
| dbg_hub                |    1 |
+------------------------+------+


