DSCH 3.5
VERSION 7/25/2020 10:01:46 PM
BB(121,-15,249,70)
SYM  #button
BB(121,26,130,34)
TITLE 125 30  #A
MODEL 59
PROP                                                                                                                                    
REC(122,27,6,6,r)
VIS 1
PIN(130,30,0.000,0.000)A
LIG(129,30,130,30)
LIG(121,34,121,26)
LIG(129,34,121,34)
LIG(129,26,129,34)
LIG(121,26,129,26)
LIG(122,33,122,27)
LIG(128,33,122,33)
LIG(128,27,128,33)
LIG(122,27,128,27)
FSYM
SYM  #light
BB(243,0,249,14)
TITLE 245 14  #Output
MODEL 49
PROP                                                                                                                                    
REC(244,1,4,4,r)
VIS 1
PIN(245,15,0.000,0.000)Output
LIG(248,6,248,1)
LIG(248,1,247,0)
LIG(244,1,244,6)
LIG(247,11,247,8)
LIG(246,11,249,11)
LIG(246,13,248,11)
LIG(247,13,249,11)
LIG(243,8,249,8)
LIG(245,8,245,15)
LIG(243,6,243,8)
LIG(249,6,243,6)
LIG(249,8,249,6)
LIG(245,0,244,1)
LIG(247,0,245,0)
FSYM
SYM  #vdd
BB(165,-15,175,-5)
TITLE 168 -9  #vdd
MODEL 1
PROP                                                                                                                                    
REC(125,-5,0,0, )
VIS 0
PIN(170,-5,0.000,0.000)vdd
LIG(170,-5,170,-10)
LIG(170,-10,165,-10)
LIG(165,-10,170,-15)
LIG(170,-15,175,-10)
LIG(175,-10,170,-10)
FSYM
SYM  #vss
BB(180,62,190,70)
TITLE 184 67  #vss
MODEL 0
PROP                                                                                                                                    
REC(180,60,0,0,b)
VIS 0
PIN(185,60,0.000,0.000)vss
LIG(185,60,185,65)
LIG(180,65,190,65)
LIG(180,68,182,65)
LIG(182,68,184,65)
LIG(184,68,186,65)
LIG(186,68,188,65)
FSYM
SYM  #nmos
BB(165,40,185,60)
TITLE 180 45  #nmos_4
MODEL 901
PROP   0.3u 0.07u MN                                                                                                                               
REC(166,45,19,15,r)
VIS 0
PIN(185,60,0.000,0.000)s
PIN(165,50,0.000,0.000)g
PIN(185,40,0.005,0.002)d
LIG(175,50,165,50)
LIG(175,56,175,44)
LIG(177,56,177,44)
LIG(185,44,177,44)
LIG(185,40,185,44)
LIG(185,56,177,56)
LIG(185,60,185,56)
VLG nmos nmos(drain,source,gate);
FSYM
SYM  #nmos
BB(165,20,185,40)
TITLE 180 25  #nmos_3
MODEL 901
PROP   0.3u 0.07u MN                                                                                                                               
REC(166,25,19,15,r)
VIS 0
PIN(185,40,0.000,0.000)s
PIN(165,30,0.000,0.000)g
PIN(185,20,0.005,0.008)d
LIG(175,30,165,30)
LIG(175,36,175,24)
LIG(177,36,177,24)
LIG(185,24,177,24)
LIG(185,20,185,24)
LIG(185,36,177,36)
LIG(185,40,185,36)
VLG nmos nmos(drain,source,gate);
FSYM
SYM  #pmos
BB(165,-5,185,15)
TITLE 180 0  #pmos_2
MODEL 902
PROP   0.5u 0.07u MP                                                                                                                               
REC(166,0,19,15,r)
VIS 0
PIN(185,-5,0.000,0.000)s
PIN(165,5,0.000,0.000)g
PIN(185,15,0.005,0.008)d
LIG(165,5,171,5)
LIG(173,5,173,5)
LIG(175,11,175,-1)
LIG(177,11,177,-1)
LIG(185,-1,177,-1)
LIG(185,-5,185,-1)
LIG(185,11,177,11)
LIG(185,15,185,11)
VLG pmos pmos(drain,source,gate);
FSYM
SYM  #pmos
BB(135,-5,155,15)
TITLE 150 0  #pmos_1
MODEL 902
PROP   0.5u 0.07u MP                                                                                                                               
REC(136,0,19,15,r)
VIS 0
PIN(155,-5,0.000,0.000)s
PIN(135,5,0.000,0.000)g
PIN(155,15,0.005,0.008)d
LIG(135,5,141,5)
LIG(143,5,143,5)
LIG(145,11,145,-1)
LIG(147,11,147,-1)
LIG(155,-1,147,-1)
LIG(155,-5,155,-1)
LIG(155,11,147,11)
LIG(155,15,155,11)
VLG pmos pmos(drain,source,gate);
FSYM
SYM  #button
BB(146,21,155,29)
TITLE 150 25  #B
MODEL 59
PROP                                                                                                                                    
REC(147,22,6,6,r)
VIS 1
PIN(155,25,0.000,0.000)B
LIG(154,25,155,25)
LIG(146,29,146,21)
LIG(154,29,146,29)
LIG(154,21,154,29)
LIG(146,21,154,21)
LIG(147,28,147,22)
LIG(153,28,147,28)
LIG(153,22,153,28)
LIG(147,22,153,22)
FSYM
SYM  #vdd
BB(220,-15,230,-5)
TITLE 223 -9  #vdd
MODEL 1
PROP                                                                                                                                    
REC(180,-5,0,0, )
VIS 0
PIN(225,-5,0.000,0.000)vdd
LIG(225,-5,225,-10)
LIG(225,-10,220,-10)
LIG(220,-10,225,-15)
LIG(225,-15,230,-10)
LIG(230,-10,225,-10)
FSYM
SYM  #vss
BB(220,42,230,50)
TITLE 224 47  #vss
MODEL 0
PROP                                                                                                                                    
REC(220,40,0,0,b)
VIS 0
PIN(225,40,0.000,0.000)vss
LIG(225,40,225,45)
LIG(220,45,230,45)
LIG(220,48,222,45)
LIG(222,48,224,45)
LIG(224,48,226,45)
LIG(226,48,228,45)
FSYM
SYM  #pmos
BB(205,-5,225,15)
TITLE 220 0  #pmos_2
MODEL 902
PROP   0.5u 0.07u MP                                                                                                                               
REC(206,0,19,15,r)
VIS 0
PIN(225,-5,0.000,0.000)s
PIN(205,5,0.000,0.000)g
PIN(225,15,0.005,0.004)d
LIG(205,5,211,5)
LIG(213,5,213,5)
LIG(215,11,215,-1)
LIG(217,11,217,-1)
LIG(225,-1,217,-1)
LIG(225,-5,225,-1)
LIG(225,11,217,11)
LIG(225,15,225,11)
VLG pmos pmos(drain,source,gate);
FSYM
SYM  #nmos
BB(205,20,225,40)
TITLE 220 25  #nmos_4
MODEL 901
PROP   0.3u 0.07u MN                                                                                                                               
REC(206,25,19,15,r)
VIS 0
PIN(225,40,0.000,0.000)s
PIN(205,30,0.000,0.000)g
PIN(225,20,0.005,0.004)d
LIG(215,30,205,30)
LIG(215,36,215,24)
LIG(217,36,217,24)
LIG(225,24,217,24)
LIG(225,20,225,24)
LIG(225,36,217,36)
LIG(225,40,225,36)
VLG nmos nmos(drain,source,gate);
FSYM
CNC(135 30)
CNC(135 30)
CNC(165 25)
CNC(185 15)
CNC(200 15)
LIG(135,30,135,50)
LIG(130,30,135,30)
LIG(165,25,165,30)
LIG(155,25,165,25)
LIG(245,15,225,15)
LIG(165,50,135,50)
LIG(135,5,135,30)
LIG(155,15,185,15)
LIG(185,15,185,20)
LIG(155,-5,185,-5)
LIG(165,5,165,25)
LIG(225,15,225,20)
LIG(205,5,200,5)
LIG(200,5,200,15)
LIG(205,30,200,30)
LIG(185,15,200,15)
LIG(200,15,200,30)
FFIG D:\Aiub File\VLSI\Dsch v3.5\system\and2.sch
