INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:55:12 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.320ns period=6.640ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.320ns period=6.640ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.640ns  (clk rise@6.640ns - clk rise@0.000ns)
  Data Path Delay:        6.044ns  (logic 2.056ns (34.018%)  route 3.988ns (65.982%))
  Logic Levels:           19  (CARRY4=8 LUT3=3 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.123 - 6.640 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1992, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X17Y146        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y146        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/Q
                         net (fo=20, routed)          0.444     1.168    lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q
    SLICE_X16Y147        LUT4 (Prop_lut4_I0_O)        0.043     1.211 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8/O
                         net (fo=1, routed)           0.000     1.211    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8_n_0
    SLICE_X16Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.449 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.449    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X16Y148        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     1.596 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/O[3]
                         net (fo=5, routed)           0.329     1.924    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_4
    SLICE_X15Y148        LUT3 (Prop_lut3_I1_O)        0.120     2.044 f  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_7/O
                         net (fo=33, routed)          0.381     2.425    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_0
    SLICE_X14Y148        LUT6 (Prop_lut6_I1_O)        0.043     2.468 f  lsq1/handshake_lsq_lsq1_core/dataReg[29]_i_2/O
                         net (fo=3, routed)           0.386     2.854    lsq1/handshake_lsq_lsq1_core/dataReg[29]_i_2_n_0
    SLICE_X17Y152        LUT5 (Prop_lut5_I2_O)        0.043     2.897 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_14/O
                         net (fo=11, routed)          0.442     3.339    lsq1/handshake_lsq_lsq1_core/dataReg_reg[29]
    SLICE_X14Y151        LUT6 (Prop_lut6_I3_O)        0.043     3.382 r  lsq1/handshake_lsq_lsq1_core/level4_c1[15]_i_3/O
                         net (fo=46, routed)          0.277     3.659    lsq1/handshake_lsq_lsq1_core/level4_c1[15]_i_3_n_0
    SLICE_X12Y149        LUT3 (Prop_lut3_I1_O)        0.043     3.702 f  lsq1/handshake_lsq_lsq1_core/level4_c1[9]_i_2/O
                         net (fo=4, routed)           0.105     3.807    load1/data_tehb/control/ltOp_carry
    SLICE_X12Y149        LUT6 (Prop_lut6_I4_O)        0.043     3.850 r  load1/data_tehb/control/ltOp_carry_i_1/O
                         net (fo=1, routed)           0.278     4.128    addf0/operator/DI[3]
    SLICE_X13Y149        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     4.312 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.001     4.313    addf0/operator/ltOp_carry_n_0
    SLICE_X13Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.362 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.362    addf0/operator/ltOp_carry__0_n_0
    SLICE_X13Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.411 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.411    addf0/operator/ltOp_carry__1_n_0
    SLICE_X13Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.460 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.460    addf0/operator/ltOp_carry__2_n_0
    SLICE_X13Y153        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.587 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=84, routed)          0.187     4.774    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X15Y153        LUT6 (Prop_lut6_I5_O)        0.130     4.904 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.173     5.077    addf0/operator/p_1_in[0]
    SLICE_X14Y153        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.277     5.354 r  addf0/operator/_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.370     5.724    addf0/operator/RightShifterComponent/O[1]
    SLICE_X15Y154        LUT4 (Prop_lut4_I0_O)        0.126     5.850 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.215     6.065    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]
    SLICE_X15Y155        LUT5 (Prop_lut5_I0_O)        0.043     6.108 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.110     6.218    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X15Y155        LUT3 (Prop_lut3_I1_O)        0.043     6.261 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.291     6.552    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X15Y156        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.640     6.640 r  
                                                      0.000     6.640 r  clk (IN)
                         net (fo=1992, unset)         0.483     7.123    addf0/operator/RightShifterComponent/clk
    SLICE_X15Y156        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/C
                         clock pessimism              0.000     7.123    
                         clock uncertainty           -0.035     7.087    
    SLICE_X15Y156        FDRE (Setup_fdre_C_R)       -0.295     6.792    addf0/operator/RightShifterComponent/level4_c1_reg[16]
  -------------------------------------------------------------------
                         required time                          6.792    
                         arrival time                          -6.552    
  -------------------------------------------------------------------
                         slack                                  0.240    




