

================================================================
== Vitis HLS Report for 'fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1'
================================================================
* Date:           Thu Mar 27 22:44:42 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        fxp_sqrt_top
* Solution:       hls (Vivado IP Flow Target)
* Product family: aartix7
* Target device:  xa7a100t-csg324-1I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.924 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       32|       32|  0.320 us|  0.320 us|   30|   30|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_104_1  |       30|       30|         2|          1|          1|    30|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1"   --->   Operation 5 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%s_22 = alloca i32 1"   --->   Operation 6 'alloca' 's_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%q_star4 = alloca i32 1"   --->   Operation 7 'alloca' 'q_star4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%q6 = alloca i32 1"   --->   Operation 8 'alloca' 'q6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln90_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln90"   --->   Operation 9 'read' 'zext_ln90_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln90_cast = zext i28 %zext_ln90_read"   --->   Operation 10 'zext' 'zext_ln90_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.61ns)   --->   "%store_ln0 = store i29 0, i29 %q6"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 12 [1/1] (1.61ns)   --->   "%store_ln0 = store i29 0, i29 %q_star4"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 13 [1/1] (1.61ns)   --->   "%store_ln0 = store i31 %zext_ln90_cast, i31 %s_22"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 14 [1/1] (1.61ns)   --->   "%store_ln0 = store i5 0, i5 %i1"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i.split_ifconv"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.92>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i1_load = load i5 %i1" [../fxp_sqrt.h:104->../fxp_sqrt_top.cpp:22]   --->   Operation 16 'load' 'i1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%q_star4_load = load i29 %q_star4"   --->   Operation 17 'load' 'q_star4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%q6_load = load i29 %q6"   --->   Operation 18 'load' 'q6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.86ns)   --->   "%sub_ln106 = sub i5 29, i5 %i1_load" [../fxp_sqrt.h:106->../fxp_sqrt_top.cpp:22]   --->   Operation 19 'sub' 'sub_ln106' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i5 %sub_ln106" [../fxp_sqrt.h:106->../fxp_sqrt_top.cpp:22]   --->   Operation 20 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i29.i2, i29 %q6_load, i2 1" [../fxp_sqrt.h:106->../fxp_sqrt_top.cpp:22]   --->   Operation 21 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (4.06ns)   --->   "%shl_ln106 = shl i31 %or_ln, i31 %zext_ln106" [../fxp_sqrt.h:106->../fxp_sqrt_top.cpp:22]   --->   Operation 22 'shl' 'shl_ln106' <Predicate = true> <Delay = 4.06> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i29.i2, i29 %q_star4_load, i2 3" [../fxp_sqrt.h:111->../fxp_sqrt_top.cpp:22]   --->   Operation 23 'bitconcatenate' 'or_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (4.06ns)   --->   "%shl_ln110 = shl i31 %or_ln1, i31 %zext_ln106" [../fxp_sqrt.h:110->../fxp_sqrt_top.cpp:22]   --->   Operation 24 'shl' 'shl_ln110' <Predicate = true> <Delay = 4.06> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = trunc i29 %q_star4_load"   --->   Operation 25 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty_7 = trunc i29 %q6_load"   --->   Operation 26 'trunc' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.86ns)   --->   "%i = add i5 %i1_load, i5 1" [../fxp_sqrt.h:104->../fxp_sqrt_top.cpp:22]   --->   Operation 27 'add' 'i' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.86ns)   --->   "%icmp_ln104 = icmp_eq  i5 %i1_load, i5 29" [../fxp_sqrt.h:104->../fxp_sqrt_top.cpp:22]   --->   Operation 28 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 1.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.61ns)   --->   "%store_ln104 = store i5 %i, i5 %i1" [../fxp_sqrt.h:104->../fxp_sqrt_top.cpp:22]   --->   Operation 29 'store' 'store_ln104' <Predicate = true> <Delay = 1.61>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %for.body.i.split_ifconv, void %_Z8fxp_sqrtILi28ELi4ELi24ELi8EEvR9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EERS0_IXT1_EXT2_ELS1_5ELS2_3ELi0EE.exit.exitStub" [../fxp_sqrt.h:104->../fxp_sqrt_top.cpp:22]   --->   Operation 30 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.22>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%s_22_load = load i31 %s_22" [../fxp_sqrt.h:106->../fxp_sqrt_top.cpp:22]   --->   Operation 31 'load' 's_22_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln88 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../fxp_sqrt.h:88->../fxp_sqrt_top.cpp:22]   --->   Operation 32 'specpipeline' 'specpipeline_ln88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln88 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30" [../fxp_sqrt.h:88->../fxp_sqrt_top.cpp:22]   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../fxp_sqrt.h:104->../fxp_sqrt_top.cpp:22]   --->   Operation 34 'specloopname' 'specloopname_ln104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %s_22_load, i32 30" [../fxp_sqrt.h:105->../fxp_sqrt_top.cpp:22]   --->   Operation 35 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln106_1 = shl i31 %s_22_load, i31 1" [../fxp_sqrt.h:106->../fxp_sqrt_top.cpp:22]   --->   Operation 36 'shl' 'shl_ln106_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (2.66ns)   --->   "%s_1 = sub i31 %shl_ln106_1, i31 %shl_ln106" [../fxp_sqrt.h:106->../fxp_sqrt_top.cpp:22]   --->   Operation 37 'sub' 's_1' <Predicate = true> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (2.66ns)   --->   "%s_2 = add i31 %shl_ln110, i31 %shl_ln106_1" [../fxp_sqrt.h:110->../fxp_sqrt_top.cpp:22]   --->   Operation 38 'add' 's_2' <Predicate = true> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.94ns)   --->   "%s = select i1 %tmp, i31 %s_2, i31 %s_1" [../fxp_sqrt.h:105->../fxp_sqrt_top.cpp:22]   --->   Operation 39 'select' 's' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.38ns)   --->   "%empty_8 = select i1 %tmp, i28 %empty, i28 %empty_7" [../fxp_sqrt.h:105->../fxp_sqrt_top.cpp:22]   --->   Operation 40 'select' 'empty_8' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%q_star = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i28.i1, i28 %empty_8, i1 0" [../fxp_sqrt.h:89->../fxp_sqrt_top.cpp:22]   --->   Operation 41 'bitconcatenate' 'q_star' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%q = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i28.i1, i28 %empty_8, i1 1" [../fxp_sqrt.h:88->../fxp_sqrt_top.cpp:22]   --->   Operation 42 'bitconcatenate' 'q' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.61ns)   --->   "%store_ln88 = store i29 %q, i29 %q6" [../fxp_sqrt.h:88->../fxp_sqrt_top.cpp:22]   --->   Operation 43 'store' 'store_ln88' <Predicate = true> <Delay = 1.61>
ST_3 : Operation 44 [1/1] (1.61ns)   --->   "%store_ln89 = store i29 %q_star, i29 %q_star4" [../fxp_sqrt.h:89->../fxp_sqrt_top.cpp:22]   --->   Operation 44 'store' 'store_ln89' <Predicate = true> <Delay = 1.61>
ST_3 : Operation 45 [1/1] (1.61ns)   --->   "%store_ln105 = store i31 %s, i31 %s_22" [../fxp_sqrt.h:105->../fxp_sqrt_top.cpp:22]   --->   Operation 45 'store' 'store_ln105' <Predicate = true> <Delay = 1.61>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln105 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %s_5_out, i31 %s" [../fxp_sqrt.h:105->../fxp_sqrt_top.cpp:22]   --->   Operation 46 'write' 'write_ln105' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln105 = write void @_ssdm_op_Write.ap_auto.i28P0A, i28 %p_v_out, i28 %empty_8" [../fxp_sqrt.h:105->../fxp_sqrt_top.cpp:22]   --->   Operation 47 'write' 'write_ln105' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i29P0A, i29 %q_1_out, i29 %q" [../fxp_sqrt.h:88->../fxp_sqrt_top.cpp:22]   --->   Operation 48 'write' 'write_ln88' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.61ns)   --->   "%ret_ln0 = ret"   --->   Operation 49 'ret' 'ret_ln0' <Predicate = (icmp_ln104)> <Delay = 1.61>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 1.610ns
The critical path consists of the following:
	'alloca' operation 29 bit ('q6') [8]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'q6' [11]  (1.610 ns)

 <State 2>: 5.924ns
The critical path consists of the following:
	'load' operation 5 bit ('i1_load', ../fxp_sqrt.h:104->../fxp_sqrt_top.cpp:22) on local variable 'i1' [17]  (0.000 ns)
	'sub' operation 5 bit ('sub_ln106', ../fxp_sqrt.h:106->../fxp_sqrt_top.cpp:22) [26]  (1.861 ns)
	'shl' operation 31 bit ('shl_ln106', ../fxp_sqrt.h:106->../fxp_sqrt_top.cpp:22) [29]  (4.062 ns)

 <State 3>: 5.221ns
The critical path consists of the following:
	'load' operation 31 bit ('s_22_load', ../fxp_sqrt.h:106->../fxp_sqrt_top.cpp:22) on local variable 's_22' [18]  (0.000 ns)
	'shl' operation 31 bit ('shl_ln106_1', ../fxp_sqrt.h:106->../fxp_sqrt_top.cpp:22) [25]  (0.000 ns)
	'sub' operation 31 bit ('s', ../fxp_sqrt.h:106->../fxp_sqrt_top.cpp:22) [30]  (2.667 ns)
	'select' operation 31 bit ('s', ../fxp_sqrt.h:105->../fxp_sqrt_top.cpp:22) [34]  (0.944 ns)
	'store' operation 0 bit ('store_ln105', ../fxp_sqrt.h:105->../fxp_sqrt_top.cpp:22) of variable 's', ../fxp_sqrt.h:105->../fxp_sqrt_top.cpp:22 on local variable 's_22' [44]  (1.610 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
