///////////////////////////////////////////////////////////////////////////////
// Description:  RTL Source Filelist
// Author:       Siris Li <mingxuanli_siris@163.com> [Peking University]
///////////////////////////////////////////////////////////////////////////////

///////////////////////////////////////////////////////////////////////////////
// Include && Package
///////////////////////////////////////////////////////////////////////////////

// /home/almalinux/workspace/cv32e40p/src/-/cv32e40p/rtl/..


+incdir+../../rtl/cv32e40p/rtl/include/
+incdir+../../rtl/cv32e40p/fpga/rtl/include/

../../rtl/cv32e40p/fpga/rtl/src/sram_ff.sv
// WARNING: ORDER is important !!!
../../rtl/cv32e40p/rtl/include/cv32e40p_pkg.sv
../../rtl/cv32e40p/rtl/include/cv32e40p_apu_core_pkg.sv
../../rtl/cv32e40p/rtl/cv32e40p_alu.sv
../../rtl/cv32e40p/rtl/cv32e40p_cs_registers.sv
../../rtl/cv32e40p/rtl/cv32e40p_apu_disp.sv
../../rtl/cv32e40p/rtl/cv32e40p_core.sv
../../rtl/cv32e40p/rtl/cv32e40p_load_store_unit.sv
../../rtl/cv32e40p/rtl/cv32e40p_aligner.sv
../../rtl/cv32e40p/rtl/cv32e40p_alu_div.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/include/common_cells/assertions.svh
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/include/common_cells/registers.svh
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/max_counter.sv
../../rtl/cv32e40p/fpga/rtl/src/cf_math_pkg.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/id_queue.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/cb_filter_pkg.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/cb_filter.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/ecc_pkg.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/ecc_decode.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/cdc_fifo_gray.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/clk_div.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/shift_reg.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/stream_intf.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/edge_propagator_rx.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/isochronous_spill_register.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/sync.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/lfsr.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/stream_join.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/stream_fifo.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/stream_delay.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/sync_wedge.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/cdc_fifo_2phase.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/fall_through_register.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/sub_per_hash.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/lfsr_16bit.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/binary_to_gray.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/exp_backoff.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/ecc_encode.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/serial_deglitch.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/edge_detect.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/edge_propagator_tx.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/stream_mux.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/deprecated/fifo_v1.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/deprecated/prioarbiter.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/deprecated/rrarbiter.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/deprecated/pulp_sync.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/deprecated/generic_LFSR_8bit.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/deprecated/generic_fifo_adv.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/deprecated/generic_fifo.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/deprecated/pulp_sync_wedge.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/deprecated/clock_divider.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/deprecated/clock_divider_counter.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/deprecated/find_first_one.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/mv_filter.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/stream_filter.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/stream_arbiter_flushable.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/gray_to_binary.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/unread.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/stream_demux.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/stream_fork.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/stream_to_mem.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/popcount.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/onehot_to_bin.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/edge_propagator.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/stream_arbiter.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/stream_omega_net.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/lfsr_8bit.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/stream_fork_dynamic.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/plru_tree.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_common_cells/src/stream_xbar.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_frbus.v
../../rtl/cv32e40p/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_dp.v
../../rtl/cv32e40p/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_src_type.v
../../rtl/cv32e40p/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_ctrl.v
../../rtl/cv32e40p/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_srt_single.v
../../rtl/cv32e40p/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_round_single.v
../../rtl/cv32e40p/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_prepare.v
../../rtl/cv32e40p/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_special.v
../../rtl/cv32e40p/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_top.v
../../rtl/cv32e40p/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_ff1.v
../../rtl/cv32e40p/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_pack_single.v
../../rtl/cv32e40p/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/clk/rtl/gated_clk_cell.v
../../rtl/cv32e40p/rtl/vendor/pulp_platform_fpnew/src/fpnew_pkg.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_fpnew/src/fpnew_divsqrt_th_32.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_fpnew/src/fpnew_noncomp.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_multifmt_slice.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_fmt_slice.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_fpnew/src/fpnew_rounding.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_fpnew/src/fpnew_classifier.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma_multi.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_block.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_fpnew/src/fpnew_cast_multi.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_fpnew/src/fpnew_divsqrt_multi.sv
../../rtl/cv32e40p/rtl/vendor/pulp_platform_fpnew/src/fpnew_top.sv
../../rtl/cv32e40p/rtl/cv32e40p_obi_interface.sv
../../rtl/cv32e40p/rtl/cv32e40p_int_controller.sv
../../rtl/cv32e40p/rtl/cv32e40p_sleep_unit.sv
../../rtl/cv32e40p/rtl/include/cv32e40p_fpu_pkg.sv
../../rtl/cv32e40p/rtl/cv32e40p_id_stage.sv
../../rtl/cv32e40p/rtl/cv32e40p_ex_stage.sv
../../rtl/cv32e40p/rtl/cv32e40p_hwloop_regs.sv
../../rtl/cv32e40p/rtl/cv32e40p_decoder.sv
../../rtl/cv32e40p/rtl/cv32e40p_compressed_decoder.sv
../../rtl/cv32e40p/rtl/cv32e40p_top.sv
../../rtl/cv32e40p/rtl/cv32e40p_prefetch_buffer.sv
../../rtl/cv32e40p/rtl/cv32e40p_register_file_ff.sv
../../rtl/cv32e40p/rtl/cv32e40p_if_stage.sv
../../rtl/cv32e40p/rtl/cv32e40p_fp_wrapper.sv
../../rtl/cv32e40p/rtl/cv32e40p_fifo.sv
../../rtl/cv32e40p/rtl/cv32e40p_ff_one.sv
../../rtl/cv32e40p/rtl/cv32e40p_mult.sv
../../rtl/cv32e40p/rtl/cv32e40p_controller.sv
../../rtl/cv32e40p/rtl/cv32e40p_prefetch_controller.sv
../../rtl/cv32e40p/rtl/cv32e40p_popcnt.sv
../../rtl/cv32e40p/fpga/rtl/src/spill_register_flushable.sv
../../rtl/cv32e40p/fpga/rtl/src/dm_pkg.sv
../../rtl/cv32e40p/fpga/rtl/src/dmi_cdc.sv
../../rtl/cv32e40p/fpga/rtl/src/bootrom.sv
../../rtl/cv32e40p/fpga/rtl/src/dm_mem.sv
../../rtl/cv32e40p/fpga/rtl/src/axi_pkg.sv
../../rtl/cv32e40p/fpga/rtl/src/rr_arb_tree.sv
../../rtl/cv32e40p/fpga/rtl/src/axi_adapter.sv
../../rtl/cv32e40p/fpga/rtl/src/dmi_jtag_tap.sv
../../rtl/cv32e40p/fpga/rtl/src/axi_demux.sv
../../rtl/cv32e40p/fpga/rtl/src/axi2mem.sv
../../rtl/cv32e40p/fpga/rtl/src/dm_csrs.sv
../../rtl/cv32e40p/fpga/rtl/src/lzc.sv
../../rtl/cv32e40p/fpga/rtl/src/spill_register.sv
../../rtl/cv32e40p/fpga/rtl/src/axi_id_prepend.sv
../../rtl/cv32e40p/fpga/rtl/src/addr_decode.sv
../../rtl/cv32e40p/fpga/rtl/src/axi_atop_filter.sv
../../rtl/cv32e40p/fpga/rtl/src/dm_top.sv
../../rtl/cv32e40p/fpga/rtl/src/fifo_v3.sv
../../rtl/cv32e40p/fpga/rtl/src/debug_rom.sv
../../rtl/cv32e40p/fpga/rtl/src/axi_err_slv.sv
../../rtl/cv32e40p/fpga/rtl/src/axi_intf.sv
../../rtl/cv32e40p/fpga/rtl/src/axi_mux.sv
../../rtl/cv32e40p/fpga/rtl/src/cluster_clk_cells.sv
../../rtl/cv32e40p/fpga/rtl/src/tc_clk.sv
../../rtl/cv32e40p/fpga/rtl/src/dm_sba.sv
../../rtl/cv32e40p/fpga/rtl/src/axi_xbar.sv
../../rtl/cv32e40p/fpga/rtl/src/pulp_clk_cells.sv
../../rtl/cv32e40p/fpga/rtl/src/cv32e40p_xilinx.sv
../../rtl/cv32e40p/fpga/rtl/src/counter.sv
../../rtl/cv32e40p/fpga/rtl/src/dmi_jtag.sv
../../rtl/cv32e40p/fpga/rtl/src/rstgen_bypass.sv
../../rtl/cv32e40p/fpga/rtl/src/rstgen.sv
../../rtl/cv32e40p/fpga/rtl/src/cdc_2phase.sv
../../rtl/cv32e40p/fpga/rtl/src/delta_counter.sv
../../rtl/cv32e40p/fpga/rtl/src/fifo_v2.sv
../../rtl/cv32e40p/fpga/rtl/src/stream_register.sv
../../rtl/cv32e40p/bhv/cv32e40p_sim_clock_gate.sv
../../rtl/cv32e40p/fpga/rtl/src/ram.v
../../rtl/cv32e40p/fpga/rtl/src/accelerator_sim.sv
// ../../rtl/cv32e40p/fpga/rtl/src/accelerator.sv
../../rtl/cv32e40p/fpga/rtl/src/PE_v3.v
../../rtl/cv32e40p/fpga/rtl/src/Int24_to_BF16.v
../../rtl/cv32e40p/fpga/rtl/src/bootram.sv
../../rtl/cv32e40p/cv32e40p_wrapper.sv
//../../rtl/cv32e40p/sram/tc_sram.sv
//../../rtl/cv32e40p/sram/tc_sram_wrapper.sv
//../../rtl/cv32e40p/sram/sram.sv




///////////////////////////////////////////////////////////////////////////////
// Testbench
///////////////////////////////////////////////////////////////////////////////

../../rtl/cv32e40p/fpga/tb/cv32e40p_xilinx_tb.sv


///////////////////////////////////////////////////////////////////////////////
// SoC
///////////////////////////////////////////////////////////////////////////////


