`timescale 1ns/1ps

module reg_siso_tb;

    // Parameters
    parameter N = 4;

    // Signals
    reg clk, enable, dir, rst, D;
    wire Q;

    // Instantiate the DUT (Design Under Test)
    reg_siso #(N) uut (
        .clk(clk),
        .enable(enable),
        .dir(dir),
        .rst(rst),
        .D(D),
        .Q(Q)
    );

    // Clock Generation
    always #5 clk = ~clk;  // 10ns period

    // Test Sequence
    initial begin
        // Initialize signals
        clk = 0;
        rst = 1;
        enable = 0;
        dir = 0;
        D = 0;

        #10 rst = 0;  // Release reset
        #10 enable = 1; dir = 1; D = 1;  // Start shifting in 1s
        #10 D = 0;
        #10 D = 1;
		#10;
        #10 dir = 0;  // Change direction
        #10 D = 0;
        #10 enable = 0;  // Stop shifting
        #10 $stop;  // End simulation
    end

    // Monitor output
    initial begin
        $monitor("Time=%t | rst=%b | enable=%b | dir=%b | D=%b | Q=%b", 
                 $time, rst, enable, dir, D, Q);
    end

endmodule