/*
 * Copyright (c) 2016 HiSilicon Technologies Co., Ltd.
 *
 * This program is free software; you can redistribute  it and/or modify it
 * under  the terms of  the GNU General Public License as published by the
 * Free Software Foundation;  either version 2 of the  License, or (at your
 * option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 *
 */

#ifndef HISFC350H
#define HISFC350H
#include <linux/io.h>
#include <linux/platform_device.h>
#include <linux/mtd/mtd.h>
#include <linux/pm.h>
#include <mach/io.h>
#include <linux/clk.h>

/*****************************************************************************/
#ifndef CONFIG_HISFC350_CHIP_NUM
#define CONFIG_HISFC350_CHIP_NUM            (2)
#  warning NOT config CONFIG_HISFC350_CHIP_NUM,\
used default value, maybe invalid.
#endif /* CONFIG_HISFC350_CHIP_NUM */

#define HISFC350_SYSCTRL_LENGTH             (0x100)
/*****************************************************************************/
#define HISFC350_MAX_READY_WAIT_JIFFIES         (40 * HZ)

/*****************************************************************************/
#define HISFC350_REG_BASE_LEN           (0x500)
#define HISFC350_DMA_ALIGN_SIZE         (256)
#define HISFC350_DMA_ALIGN_MASK         (HISFC350_DMA_ALIGN_SIZE-1)
#define HISFC350_DMA_MAX_SIZE           (4096)
#define HISFC350_DMA_MAX_MASK           (HISFC350_DMA_MAX_SIZE-1)
#define HISFC350_BUFFER_BASE_LEN        (0x4000000) /* 64MB */

/*****************************************************************************/

/* These macroes are for debug only,reg read is slower then dma read */
#undef HISFCV350_SUPPORT_REG_READ
/* #define HISFCV350_SUPPORT_REG_READ */
#undef HISFCV350_SUPPORT_REG_WRITE
/* #define HISFCV350_SUPPORT_REG_WRITE */
#undef HISFCV350_SUPPORT_BUS_READ
/* #define HISFCV350_SUPPORT_BUS_READ */
#undef HISFCV350_SUPPORT_BUS_WRITE
/* #define HISFCV350_SUPPORT_BUS_WRITE */

#ifdef CONFIG_HISFC350_ENABLE_INTR_DMA
#define SFC_IRQ_NUM 49
#define SFC_WAIT_FLAG_R 1
#define SFC_WAIT_FLAG_W 2
#define SFC_INTMASK     0x128
#define SFC_MINTSTS     0x124
#define SFC_RINTSTS     0x120
#define SFC_INTCLR      0x12c
#define SFC_DMA_INT_STATUS  (1<<1)
#define SFC_CMD_INT_STATUS  (1<<0)
#define SFC_DMA_INT_MASK    (1<<1)
#define SFC_CMD_INT_MASK    (1<<0)
#define ALL_INT_CLR     0x2
#endif

#define HISFC350_GLOBAL_CONFIG              0x0100
#define HISFC350_GLOBAL_CONFIG_READ_DELAY(_n)       (((_n) & 0x03) << 3)
#define HISFC350_GLOBAL_CONFIG_ADDR_MODE_4B     (1 << 2)
#define HISFC350_GLOBAL_CONFIG_ADDR_MODE_DIS_4B     (0 << 2)
#define HISFC350_GLOBAL_CONFIG_WRITE_PROTECT        (1 << 1)
#define HISFC350_GLOBAL_CONFIG_SPI_MODE3        (1 << 0)

#define HISFC350_TIMING                 0x0110
#define HISFC350_TIMING_TSHSL(_n)           ((_n) & 0xF)
#define HISFC350_TIMING_TCSS(_n)            (((_n) & 0x7) << 8)
#define HISFC350_TIMING_TCSH(_n)            (((_n) & 0x7) << 12)

#define HISFC350_INT_RAW_STATUS             0x0120
#define HISFC350_INT_RAW_STATUS_DMA_DONE        (1<<1)
#define HISFC350_INT_STATUS             0x0124
#define HISFC350_INT_MASK               0x0128
#define HISFC350_INT_CLEAR              0x012C
#define HISFC350_INT_CLEAR_DMA_DONE         (1<<1)

#define HISFC350_BUS_CONFIG1                0x0200
#define HISFC350_BUS_CONFIG1_READ_EN            (1<<31)
#define HISFC350_BUS_CONFIG1_WRITE_EN           (1<<30)
#define HISFC350_BUS_CONFIG1_WRITE_INS(_n)      ((_n & 0xFF) << 22)
#define HISFC350_BUS_CONFIG1_WRITE_DUMMY_CNT(_n)    ((_n & 0x7) << 19)
#define HISFC350_BUS_CONFIG1_WRITE_IF_TYPE(_n)      ((_n & 0x7) << 16)
#define HISFC350_BUS_CONFIG1_READ_INS(_n)       ((_n & 0xFF) << 8)
#define HISFC350_BUS_CONFIG1_READ_PREF_CNT(_n)      ((_n & 0x3) << 6)
#define HISFC350_BUS_CONFIG1_READ_DUMMY_CNT(_n)     ((_n & 0x7) << 3)
#define HISFC350_BUS_CONFIG1_READ_IF_TYPE(_n)       (_n & 0x7)

#define HISFC350_BUS_CONFIG2                0x0204
#define HISFC350_BUS_CONFIG2_WIP_LOCATE(_n)     (_n & 0x7)

#define HISFC350_BUS_FLASH_SIZE             0x0210
#define HISFC350_BUS_FLASH_SIZE_CS0_MASK        0x0F
#define HISFC350_BUS_FLASH_SIZE_CS1_MASK        (0x0F << 8)
#define HISFC350_BUS_BASE_ADDR_CS0          0x0214
#define HISFC350_BUS_BASE_ADDR_CS1          0x0218
#define HISFC350_BUS_ALIAS_ADDR             0x021C
#define HISFC350_BUS_ALIAS_CS               0x0220
#define HISFC350_BUS_DMA_CTRL               0x0240
#define HISFC350_BUS_DMA_CTRL_START         (1 << 0)
#define HISFC350_BUS_DMA_CTRL_RW(_rw)           ((_rw)<<1)
#define HISFC350_BUS_DMA_CTRL_CS(_cs)           (((_cs) & 0x01) << 4)

#define HISFC350_BUS_DMA_MEM_SADDR          0x0244
#define HISFC350_BUS_DMA_FLASH_SADDR            0x0248
#define HISFC350_BUS_DMA_LEN                0x024C
#define HISFC350_BUS_DMA_LEN_DATA_CNT(_n)       ((_n - 1) & 0x0FFFFFFF)
#define HISFC350_BUS_DMA_AHB_CTRL           0x0250
#define HISFC350_BUS_DMA_AHB_CTRL_INCR4_EN      (1<<0)
#define HISFC350_BUS_DMA_AHB_CTRL_INCR8_EN      (1<<1)
#define HISFC350_BUS_DMA_AHB_CTRL_INCR16_EN     (1<<2)

#define HISFC350_CMD_CONFIG             0x0300
#define HISFC350_CMD_CONFIG_MEM_IF_TYPE(_n)     (((_n) & 0x07) << 17)
#define HISFC350_CMD_CONFIG_DATA_CNT(_n)        (((_n-1) & 0x3F) << 9)
#define HISFC350_CMD_CONFIG_RW_READ         (1<<8)
#define HISFC350_CMD_CONFIG_DATA_EN         (1<<7)
#define HISFC350_CMD_CONFIG_DUMMY_CNT(_n)       (((_n) & 0x07) << 4)
#define HISFC350_CMD_CONFIG_ADDR_EN         (1<<3)
#define HISFC350_CMD_CONFIG_SEL_CS(_cs)         (((_cs) & 0x01) << 1)
#define HISFC350_CMD_CONFIG_START           (1<<0)

#define HISFC350_CMD_INS                0x0308
#define HISFC350_CMD_ADDR               0x030C
#define HISFC350_CMD_ADDR_MASK              0x3FFFFFFF
#define HISFC350_CMD_DATABUF0               0x0400
#define HISFC350_CMD_DATABUF15              0x043C

#define HISFC350_IFCYCLE_STD                0
#define HISFC350_IFCYCLE_DUAL               1
#define HISFC350_IFCYCLE_DUAL_ADDR          2
#define HISFC350_IFCYCLE_DUAL_CMD           3
#define HISFC350_IFCYCLE_QUAD               5
#define HISFC350_IFCYCLE_QUAD_ADDR          6
#define HISFC350_IFCYCLE_QUAD_CMD           7

#define HISFC350_REG_BUF_SIZE \
    (HISFC350_CMD_DATABUF15 - HISFC350_CMD_DATABUF0 + 0x04)
#define HISFC350_REG_BUF_MASK                 (HISFC350_REG_BUF_SIZE - 1)

#undef  READ
#define READ        1

#undef  WRITE
#define WRITE       0

#undef  FALSE
#define FALSE       0

#undef  TRUE
#define TRUE        1

#define SPI_NOR_SR_LEN      1   /* Status Register length(byte) */
#define SPI_NOR_CR_LEN      1   /* Config Register length(byte) */

#define SPI_NOR_CR_SHIFT    8   /* Config Register shift(bit) */

#define SPI_NOR_CR_QE_SHIFT 1
#define SPI_NOR_CR_QE_MASK  (1 << SPI_NOR_CR_QE_SHIFT)

#ifdef CONFIG_CMD_SPI_BLOCK_PROTECTION
#define DEBUG_SPI_NOR_BP    0

#define SPI_NOR_SR_SRWD_SHIFT   7
#define SPI_NOR_SR_SRWD_MASK    (1 << SPI_NOR_SR_SRWD_SHIFT)

#define SPI_NOR_SR_BP0_SHIFT    2
#define SPI_NOR_SR_BP_WIDTH 0xf
#define SPI_NOR_SR_BP_MASK  (SPI_NOR_SR_BP_WIDTH << SPI_NOR_SR_BP0_SHIFT)

#define SPI_NOR_SR_TB_SHIFT 3
#define SPI_NOR_SR_TB_MASK  (1 << SPI_NOR_SR_TB_SHIFT)

#define SPI_NOR_SR_WIP_MASK (1 << 0)

#define BP_OP_SET       0
#define BP_OP_GET       1

#define BP_CMP_TOP      0
#define BP_CMP_BOTTOM       1

enum block_protection_level {
    BP_LEVEL_0  = 0,
    BP_LEVEL_1  = 1,
    BP_LEVEL_2  = 2,
    BP_LEVEL_3  = 3,
    BP_LEVEL_4  = 4,
    BP_LEVEL_5  = 5,
    BP_LEVEL_6  = 6,
    BP_LEVEL_7  = 7,
    BP_LEVEL_8  = 8,
    BP_LEVEL_9  = 9,
    BP_LEVEL_10 = 10,
    BP_LEVEL_END,
};

#define BP_LEVEL_MAX    (BP_LEVEL_END - 1)
#endif /* CONFIG_CMD_SPI_BLOCK_PROTECTION */

/*****************************************************************************/
struct hisfc_spi;

struct spi_driver {
    int (*wait_ready)(struct hisfc_spi *spi);
    int (*write_enable)(struct hisfc_spi *spi);
    int (*entry_4addr)(struct hisfc_spi *spi, int enable);
    int (*bus_prepare)(struct hisfc_spi *spi, int op);
    int (*qe_enable)(struct hisfc_spi *spi);
};

struct hisfc_spi {
    char *name;
    int chipselect;
    unsigned long long chipsize;
    unsigned int erasesize;
    void __iomem *iobase;

    unsigned int addrcycle;
    struct spi_operation  read[1];
    struct spi_operation  write[1];
    struct spi_operation  erase[MAX_SPI_OP];
    void *host;
    struct spi_driver *driver;
};

struct hisfc_host {
    struct mtd_info mtd[1];
    void __iomem    *iobase;
    void __iomem    *regbase;
    struct device   *dev;
    struct mutex    lock;
    void __iomem    *sysreg;
    struct clk *clk;
#ifdef CONFIG_HISFC350_ENABLE_INTR_DMA
    wait_queue_head_t       intr_wait;
    unsigned int wait_fg;
#endif
    void (*set_system_clock)(struct hisfc_host *host,
                             struct spi_operation *op, int clk_en);

    void (*set_host_addr_mode)(struct hisfc_host *host, int enable);
    char *buffer;
    unsigned int dma_buffer;
    int add_partition;
    int num_chip;
    struct hisfc_spi spi[CONFIG_HISFC350_CHIP_NUM + 1];
    char reg_buffer[HISFC350_REG_BUF_SIZE];

    int (*suspend)(struct platform_device *pltdev, pm_message_t state);
    int (*resume)(struct platform_device *pltdev);
#ifdef CONFIG_CMD_SPI_BLOCK_PROTECTION
    unsigned int start_addr;
    unsigned int end_addr;
    unsigned char cmp;
    unsigned char level;
#endif
};

#ifdef CONFIG_CMD_SPI_BLOCK_PROTECTION
void hisfc350_spi_lock_init(struct hisfc_host *host);
extern u_char spi_general_get_flash_register(struct hisfc_spi *spi, u_char cmd);
#endif

#define MTD_TO_HOST(_mtd)       ((struct hisfc_host *)(_mtd))
/*****************************************************************************/
#define hisfc_read(_host, _reg) \
    readl(_host->regbase + (_reg))

#define hisfc_write(_host, _reg, _value) \
    writel((_value), _host->regbase + (_reg))

#define HISFC350_CMD_WAIT_CPU_FINISH(_host) do {\
    unsigned int timeout = 0x10000000; \
    while (((hisfc_read((_host), HISFC350_CMD_CONFIG) \
        & HISFC350_CMD_CONFIG_START)) && timeout) \
        --timeout; \
    if (!timeout) { \
        DBG_BUG("cmd wait cpu finish timeout\n"); \
    } \
} while (0)

#define HISFC350_DMA_WAIT_CPU_FINISH(_host) do {\
    unsigned int timeout = 0x10000000; \
    while (((hisfc_read((_host), HISFC350_BUS_DMA_CTRL) \
        & HISFC350_BUS_DMA_CTRL_START)) && timeout) { \
        --timeout; cond_resched(); } \
    if (!timeout) { \
        DBG_BUG("dma wait cpu finish timeout\n"); \
    } \
} while (0)

/*****************************************************************************/
#if 0
#  define DBG_MSG(_fmt, arg...)
#else
#  define DBG_MSG(_fmt, arg...) \
    printk(KERN_INFO "%s(%d): " _fmt, __FILE__, __LINE__, ##arg);
#endif

#define DBG_WARN(_fmt, arg...) \
    printk(KERN_INFO "%s(%d): " _fmt, __FILE__, __LINE__, ##arg);

#define DBG_BUG(fmt, args...) do { \
    printk(KERN_ERR "%s(%d): BUG: " fmt, __FILE__, __LINE__, ##args); \
    asm("b ."); \
} while (0)
/*****************************************************************************/
#ifndef NULL
#  define NULL      (void *)0
#endif
/*****************************************************************************/
#endif /* HISFC350H */
