{
    "code": "module TopModule (\n    input logic clk,                // Clock input, positive edge triggered\n    input logic reset,              // Active high synchronous reset\n    input logic data,               // Serial data input for pattern detection\n    input logic done_counting,      // Input indicating completion of counting\n    input logic ack,                // Acknowledgment input from user\n    output logic shift_ena,         // Output to enable shifting of bits\n    output logic counting,          // Output indicating counting state\n    output logic done               // Output indicating timer completion\n);\n\n    typedef enum logic [3:0] {\n        IDLE  = 4'b0001,\n        SHIFT = 4'b0010,\n        COUNT = 4'b0100,\n        DONE  = 4'b1000\n    } state_t;\n\n    state_t state, next_state;\n    logic [3:0] pattern_shift_reg;\n    logic [1:0] shift_counter;\n\n    // State transition logic\n    always_ff @(posedge clk) begin\n        if (reset) begin\n            state <= IDLE;\n            pattern_shift_reg <= 4'b0000;\n            shift_counter <= 2'b00;\n        end else begin\n            state <= next_state;\n            if (state == IDLE) begin\n                pattern_shift_reg <= {pattern_shift_reg[2:0], data};\n            end else if (state == SHIFT) begin\n                shift_counter <= shift_counter + 1;\n            end\n        end\n    end\n\n    // Next state logic\n    always_comb begin\n        next_state = state;\n        shift_ena = 1'b0;\n        counting = 1'b0;\n        done = 1'b0;\n\n        case (state)\n            IDLE: begin\n                if (pattern_shift_reg == 4'b1101) begin\n                    next_state = SHIFT;\n                end\n            end\n\n            SHIFT: begin\n                shift_ena = 1'b1;\n                if (shift_counter == 2'b11) begin\n                    next_state = COUNT;\n                end\n            end\n\n            COUNT: begin\n                counting = 1'b1;\n                if (done_counting) begin\n                    next_state = DONE;\n                end\n            end\n\n            DONE: begin\n                done = 1'b1;\n                if (ack) begin\n                    next_state = IDLE;\n                end\n            end\n\n            default: next_state = IDLE;\n        endcase\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 486,
        "passfail": "R"
    },
    "iterations_used": 1
}