// Seed: 547766984
module module_0 ();
  tri id_2;
  integer id_3 (
      .id_0(1),
      .id_1(1 == 1),
      .id_2(id_1),
      .id_3(1'd0),
      .id_4(1),
      .id_5(1),
      .id_6(1),
      .id_7(id_2#(.id_8(id_1)) - 1)
  );
  wire id_4;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri0  id_1,
    input  wor   id_2,
    input  uwire id_3,
    output wire  id_4
);
  always @(id_0 or posedge id_3) begin
    assign id_4 = 1;
  end
  wire id_6;
  tri  id_7 = id_2;
  module_0();
  wire id_8;
endmodule
