#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Oct 15 20:55:34 2021
# Process ID: 20392
# Current directory: E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17588 E:\BE_Project\Project\Project_files\DSPProc\topLevel\DSPProc\xilinxprj\DSPProc_all.xpr
# Log file: E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/vivado.log
# Journal file: E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.xpr
update_compile_order -fileset sources_1
set_property BOARD_PART_REPO_PATHS {C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store} [current_project]
set_param board.repoPaths {C:/Users/abish/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store}
set_property board_part www.digilentinc.com:pynq-z1:part0:1.0 [current_project]
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
add_files -fileset constrs_1 -norecurse E:/BE_Project/Project/Project_files/pynq-z1_c/PYNQ-Z1_C.xdc
import_files -fileset constrs_1 E:/BE_Project/Project/Project_files/pynq-z1_c/PYNQ-Z1_C.xdc
synth_design -rtl -name rtl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
create_bd_design "DSPProc_design"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
create_bd_cell -type module -reference DSPProc DSPProc_0
create_bd_cell -type module -reference DSPProc DSPProc_0
set_property generate_synth_checkpoint 0 [get_files blk_mem_gen_0_32x256.xci]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
create_bd_cell -type module -reference DSPProc DSPProc_0
set_property location {1.5 619 -192} [get_bd_cells DSPProc_0]
set_property location {0.5 -150 -186} [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {1.5 323 -191} [get_bd_cells axi_gpio_0]
set_property name continue_proc [get_bd_cells axi_gpio_0]
set_property -dict [list CONFIG.C_GPIO_WIDTH {1}] [get_bd_cells continue_proc]
connect_bd_net [get_bd_pins DSPProc_0/continue_proc] [get_bd_pins continue_proc/gpio_io_o]
copy_bd_objs /  [get_bd_cells {continue_proc}]
set_property location {2 304 -317} [get_bd_cells continue_proc1]
set_property location {2 318 -164} [get_bd_cells continue_proc]
set_property location {2 328 -205} [get_bd_cells continue_proc]
set_property location {2 321 -218} [get_bd_cells continue_proc]
set_property location {2 320 -360} [get_bd_cells continue_proc1]
set_property name rst [get_bd_cells continue_proc1]
connect_bd_net [get_bd_pins rst/gpio_io_o] [get_bd_pins DSPProc_0/rst]
copy_bd_objs /  [get_bd_cells {continue_proc}]
set_property location {2 320 -161} [get_bd_cells continue_proc1]
undo
set_property location {2 340 -163} [get_bd_cells continue_proc1]
set_property name host_memWr [get_bd_cells continue_proc1]
connect_bd_net [get_bd_pins DSPProc_0/host_memWr] [get_bd_pins host_memWr/gpio_io_o]
copy_bd_objs /  [get_bd_cells {continue_proc}]
set_property location {2 327 -24} [get_bd_cells continue_proc1]
set_property location {2 325 -165} [get_bd_cells host_memWr]
set_property name host_memAdd [get_bd_cells continue_proc1]
set_property -dict [list CONFIG.C_GPIO_WIDTH {11}] [get_bd_cells host_memAdd]
connect_bd_net [get_bd_pins DSPProc_0/host_memAdd] [get_bd_pins host_memAdd/gpio_io_o]
copy_bd_objs /  [get_bd_cells {continue_proc}]
set_property location {2 316 153} [get_bd_cells continue_proc1]
set_property location {2 341 -135} [get_bd_cells host_memAdd]
set_property location {2 323 2} [get_bd_cells continue_proc1]
set_property name host_datToMem [get_bd_cells continue_proc1]
set_property -dict [list CONFIG.C_GPIO_WIDTH {32}] [get_bd_cells host_datToMem]
connect_bd_net [get_bd_pins DSPProc_0/host_datToMem] [get_bd_pins host_datToMem/gpio_io_o]
copy_bd_objs /  [get_bd_cells {continue_proc}]
undo
undo
redo
redo
set_property location {2 252 82} [get_bd_cells continue_proc1]
set_property -dict [list CONFIG.C_GPIO_WIDTH {32}] [get_bd_cells continue_proc1]
set_property name datToHost [get_bd_cells continue_proc1]
connect_bd_net [get_bd_pins DSPProc_0/datToHost] [get_bd_pins datToHost/gpio_io_i]
set_property location {0.5 -369 -187} [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins DSPProc_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/continue_proc/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins continue_proc/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/rst/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins rst/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/host_memWr/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins host_memWr/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/host_memAdd/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins host_memAdd/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/host_datToMem/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins host_datToMem/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/datToHost/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins datToHost/S_AXI]
endgroup
set_property location {1.5 -39 -159} [get_bd_cells ps7_0_axi_periph]
set_property location {2 -57 168} [get_bd_cells rst_ps7_0_100M]
set_property location {2 -35 -226} [get_bd_cells ps7_0_axi_periph]
set_property location {2 -48 75} [get_bd_cells rst_ps7_0_100M]
set_property location {3 356 -191} [get_bd_cells host_memAdd]
set_property location {3 343 -37} [get_bd_cells host_datToMem]
set_property location {4 729 -228} [get_bd_cells DSPProc_0]
set_property location {3 338 120} [get_bd_cells datToHost]
set_property location {4 736 -264} [get_bd_cells DSPProc_0]
set_property location {2 -25 -325} [get_bd_cells ps7_0_axi_periph]
set_property location {2 -44 -49} [get_bd_cells rst_ps7_0_100M]
set_property location {2 -39 -445} [get_bd_cells ps7_0_axi_periph]
set_property location {2 -39 -108} [get_bd_cells rst_ps7_0_100M]
set_property location {3 354 -229} [get_bd_cells host_memAdd]
set_property location {3 342 -248} [get_bd_cells host_memAdd]
set_property location {3 350 -240} [get_bd_cells host_memAdd]
set_property location {3 350 -50} [get_bd_cells host_datToMem]
set_property location {3 350 -60} [get_bd_cells host_datToMem]
set_property location {3 350 110} [get_bd_cells datToHost]
set_property location {3 350 100} [get_bd_cells datToHost]
set_property location {981 238} [get_bd_intf_ports FIXED_IO]
set_property location {976 182} [get_bd_intf_ports FIXED_IO]
set_property location {983 203} [get_bd_intf_ports FIXED_IO]
save_bd_design
validate_bd_design
make_wrapper -files [get_files E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.srcs/sources_1/bd/DSPProc_design/DSPProc_design.bd] -top
add_files -norecurse E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.srcs/sources_1/bd/DSPProc_design/hdl/DSPProc_design_wrapper.vhd
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top DSPProc_design_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_bd_tcl -force E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_design.tcl
