Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ctf/research/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_AES_ECB_encrypt_top glbl -Oenable_linking_all_libraries -prj AES_ECB_encrypt.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_23 -L floating_point_v7_1_18 --lib ieee_proposed=./ieee_proposed -s AES_ECB_encrypt -debug all 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ctf/research/hls/my_hls/vitis/param_set_1/tiny-aes-ecb-partition-258/AES_ECB_encrypt/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ctf/research/hls/my_hls/vitis/param_set_1/tiny-aes-ecb-partition-258/AES_ECB_encrypt/hls/sim/verilog/AES_ECB_encrypt_Cipher_Pipeline_VITIS_LOOP_424_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_ECB_encrypt_Cipher_Pipeline_VITIS_LOOP_424_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ctf/research/hls/my_hls/vitis/param_set_1/tiny-aes-ecb-partition-258/AES_ECB_encrypt/hls/sim/verilog/AESL_automem_buf_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_buf_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ctf/research/hls/my_hls/vitis/param_set_1/tiny-aes-ecb-partition-258/AES_ECB_encrypt/hls/sim/verilog/AES_ECB_encrypt.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_AES_ECB_encrypt_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ctf/research/hls/my_hls/vitis/param_set_1/tiny-aes-ecb-partition-258/AES_ECB_encrypt/hls/sim/verilog/AES_ECB_encrypt_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_ECB_encrypt_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ctf/research/hls/my_hls/vitis/param_set_1/tiny-aes-ecb-partition-258/AES_ECB_encrypt/hls/sim/verilog/AES_ECB_encrypt_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_ECB_encrypt_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ctf/research/hls/my_hls/vitis/param_set_1/tiny-aes-ecb-partition-258/AES_ECB_encrypt/hls/sim/verilog/AES_ECB_encrypt_Cipher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_ECB_encrypt_Cipher
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ctf/research/hls/my_hls/vitis/param_set_1/tiny-aes-ecb-partition-258/AES_ECB_encrypt/hls/sim/verilog/AES_ECB_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_ECB_encrypt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ctf/research/hls/my_hls/vitis/param_set_1/tiny-aes-ecb-partition-258/AES_ECB_encrypt/hls/sim/verilog/AES_ECB_encrypt_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_ECB_encrypt_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ctf/research/hls/my_hls/vitis/param_set_1/tiny-aes-ecb-partition-258/AES_ECB_encrypt/hls/sim/verilog/AES_ECB_encrypt_Cipher_sbox_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_ECB_encrypt_Cipher_sbox_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ctf/research/hls/my_hls/vitis/param_set_1/tiny-aes-ecb-partition-258/AES_ECB_encrypt/hls/sim/verilog/AES_ECB_encrypt_Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_ECB_encrypt_Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ctf/research/hls/my_hls/vitis/param_set_1/tiny-aes-ecb-partition-258/AES_ECB_encrypt/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.AES_ECB_encrypt_Cipher_sbox_ROM_...
Compiling module xil_defaultlib.AES_ECB_encrypt_flow_control_loo...
Compiling module xil_defaultlib.AES_ECB_encrypt_Cipher_Pipeline_...
Compiling module xil_defaultlib.AES_ECB_encrypt_Cipher_Pipeline_...
Compiling module xil_defaultlib.AES_ECB_encrypt_Cipher_Pipeline_...
Compiling module xil_defaultlib.AES_ECB_encrypt_Cipher_Pipeline_...
Compiling module xil_defaultlib.AES_ECB_encrypt_Cipher
Compiling module xil_defaultlib.AES_ECB_encrypt
Compiling module xil_defaultlib.AESL_automem_buf_r
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf_default
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_AES_ECB_encrypt_top
Compiling module work.glbl
Built simulation snapshot AES_ECB_encrypt

****** xsim v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Jan 29 16:18:57 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/AES_ECB_encrypt/xsim_script.tcl
# xsim {AES_ECB_encrypt} -view {{AES_ECB_encrypt_dataflow_ana.wcfg}} -tclbatch {AES_ECB_encrypt.tcl} -protoinst {AES_ECB_encrypt.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file AES_ECB_encrypt.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt//AESL_inst_AES_ECB_encrypt_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/grp_Cipher_fu_34/grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22_fu_338/grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22_fu_338_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/grp_Cipher_fu_34/grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2_fu_281/grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2_fu_281_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/grp_Cipher_fu_34/grp_Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2_fu_289/grp_Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2_fu_289_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/grp_Cipher_fu_34/grp_Cipher_Pipeline_VITIS_LOOP_424_1_fu_297/grp_Cipher_Pipeline_VITIS_LOOP_424_1_fu_297_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_AES_ECB_encrypt_top/AESL_inst_AES_ECB_encrypt/grp_Cipher_fu_34/grp_Cipher_fu_34_activity
Time resolution is 1 ps
open_wave_config AES_ECB_encrypt_dataflow_ana.wcfg
source AES_ECB_encrypt.tcl
## open_vcd
## log_vcd [get_object /*]
INFO: HDL object /apatb_AES_ECB_encrypt_top/start_timestamp is an unpacked array. VCD does not support unpacked array type according to IEEE LRM 1800-2009, section21.7.5.
INFO: HDL object /apatb_AES_ECB_encrypt_top/ready_timestamp is an unpacked array. VCD does not support unpacked array type according to IEEE LRM 1800-2009, section21.7.5.
INFO: HDL object /apatb_AES_ECB_encrypt_top/finish_timestamp is an unpacked array. VCD does not support unpacked array type according to IEEE LRM 1800-2009, section21.7.5.
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "1115000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1175 ns : File "/home/ctf/research/hls/my_hls/vitis/param_set_1/tiny-aes-ecb-partition-258/AES_ECB_encrypt/hls/sim/verilog/AES_ECB_encrypt.autotb.v" Line 292
## close_vcd
## quit
INFO: [Common 17-206] Exiting xsim at Wed Jan 29 16:19:01 2025...
