$date
	Sun Oct 23 08:28:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#163949
b1 !
1"
#163950
b1 &
b1 %
1$
#163951
0"
#163954
1#
#163958
b0 &
0#
b0 %
0$
#1244792
b10001 !
1"
#1244794
b10001 &
b10001 %
1$
#1244795
0"
#1244798
b110100 &
b110100 %
#1244802
b11010 &
b11010 %
#1244806
b1101 &
b1101 %
#1244810
b101000 &
b101000 %
#1244814
b10100 &
b10100 %
#1244818
b1010 &
b1010 %
#1244822
b101 &
b101 %
#1244826
b10000 &
b10000 %
#1244830
b1000 &
b1000 %
#1244834
b100 &
b100 %
#1244838
b10 &
b10 %
#1244842
b1 &
b1 %
1#
#1244846
b0 &
0#
b0 %
0$
#2230602
b1101 &
b1101 %
1$
b1101 !
1"
#2230603
0"
#2230606
b101000 &
b101000 %
#2230610
b10100 &
b10100 %
#2230614
b1010 &
b1010 %
#2230618
b101 &
b101 %
#2230622
b10000 &
b10000 %
#2230626
b1000 &
b1000 %
#2230630
b100 &
b100 %
#2230634
b10 &
b10 %
#2230638
b1 &
1#
b1 %
#2230642
b0 &
b0 %
0#
0$
#4500012
