
min_ringbuffer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002ac4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  08002bd0  08002bd0  00012bd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002bfc  08002bfc  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002bfc  08002bfc  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002bfc  08002bfc  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002bfc  08002bfc  00012bfc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002c00  08002c00  00012c00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002c04  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000680  2000000c  08002c10  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000068c  08002c10  0002068c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008a59  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a7f  00000000  00000000  00028a8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007e0  00000000  00000000  0002a510  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000738  00000000  00000000  0002acf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000160ca  00000000  00000000  0002b428  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008fe7  00000000  00000000  000414f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007ec8c  00000000  00000000  0004a4d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000c9165  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001e78  00000000  00000000  000c91b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002bb8 	.word	0x08002bb8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08002bb8 	.word	0x08002bb8

0800014c <ring_buff_push>:
    ring_buff->head = 0;
    ring_buff->tail = 0;
    ring_buff->maxlen = len; 
}
uint8_t ring_buff_push(Ringbuffer *ring_buff, uint8_t data)
{
 800014c:	b480      	push	{r7}
 800014e:	b085      	sub	sp, #20
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
 8000154:	460b      	mov	r3, r1
 8000156:	70fb      	strb	r3, [r7, #3]
    uint16_t next;
    next = ring_buff->head +1;
 8000158:	687b      	ldr	r3, [r7, #4]
 800015a:	889b      	ldrh	r3, [r3, #4]
 800015c:	3301      	adds	r3, #1
 800015e:	81fb      	strh	r3, [r7, #14]
    if(next >= ring_buff->maxlen)
 8000160:	687b      	ldr	r3, [r7, #4]
 8000162:	891b      	ldrh	r3, [r3, #8]
 8000164:	89fa      	ldrh	r2, [r7, #14]
 8000166:	429a      	cmp	r2, r3
 8000168:	d301      	bcc.n	800016e <ring_buff_push+0x22>
    {
        next = 0;
 800016a:	2300      	movs	r3, #0
 800016c:	81fb      	strh	r3, [r7, #14]
    }
    if(next == ring_buff->tail)
 800016e:	687b      	ldr	r3, [r7, #4]
 8000170:	88db      	ldrh	r3, [r3, #6]
 8000172:	89fa      	ldrh	r2, [r7, #14]
 8000174:	429a      	cmp	r2, r3
 8000176:	d101      	bne.n	800017c <ring_buff_push+0x30>
    {
        return -1;
 8000178:	23ff      	movs	r3, #255	; 0xff
 800017a:	e00a      	b.n	8000192 <ring_buff_push+0x46>
    }
    ring_buff->buffer[ring_buff->head] = data;
 800017c:	687b      	ldr	r3, [r7, #4]
 800017e:	681b      	ldr	r3, [r3, #0]
 8000180:	687a      	ldr	r2, [r7, #4]
 8000182:	8892      	ldrh	r2, [r2, #4]
 8000184:	4413      	add	r3, r2
 8000186:	78fa      	ldrb	r2, [r7, #3]
 8000188:	701a      	strb	r2, [r3, #0]
    ring_buff->head = next;
 800018a:	687b      	ldr	r3, [r7, #4]
 800018c:	89fa      	ldrh	r2, [r7, #14]
 800018e:	809a      	strh	r2, [r3, #4]
    return 0; 
 8000190:	2300      	movs	r3, #0
}
 8000192:	4618      	mov	r0, r3
 8000194:	3714      	adds	r7, #20
 8000196:	46bd      	mov	sp, r7
 8000198:	bc80      	pop	{r7}
 800019a:	4770      	bx	lr

0800019c <ring_buff_pop>:
uint8_t ring_buff_pop(Ringbuffer *ring_buff, uint8_t *data)
{
 800019c:	b480      	push	{r7}
 800019e:	b085      	sub	sp, #20
 80001a0:	af00      	add	r7, sp, #0
 80001a2:	6078      	str	r0, [r7, #4]
 80001a4:	6039      	str	r1, [r7, #0]
    uint8_t next;
    if(ring_buff->head == ring_buff->tail) return -1;
 80001a6:	687b      	ldr	r3, [r7, #4]
 80001a8:	889a      	ldrh	r2, [r3, #4]
 80001aa:	687b      	ldr	r3, [r7, #4]
 80001ac:	88db      	ldrh	r3, [r3, #6]
 80001ae:	429a      	cmp	r2, r3
 80001b0:	d101      	bne.n	80001b6 <ring_buff_pop+0x1a>
 80001b2:	23ff      	movs	r3, #255	; 0xff
 80001b4:	e019      	b.n	80001ea <ring_buff_pop+0x4e>
    next = ring_buff->tail +1;
 80001b6:	687b      	ldr	r3, [r7, #4]
 80001b8:	88db      	ldrh	r3, [r3, #6]
 80001ba:	b2db      	uxtb	r3, r3
 80001bc:	3301      	adds	r3, #1
 80001be:	73fb      	strb	r3, [r7, #15]
    if(next >=ring_buff->maxlen)           next = 0;
 80001c0:	7bfb      	ldrb	r3, [r7, #15]
 80001c2:	b29a      	uxth	r2, r3
 80001c4:	687b      	ldr	r3, [r7, #4]
 80001c6:	891b      	ldrh	r3, [r3, #8]
 80001c8:	429a      	cmp	r2, r3
 80001ca:	d301      	bcc.n	80001d0 <ring_buff_pop+0x34>
 80001cc:	2300      	movs	r3, #0
 80001ce:	73fb      	strb	r3, [r7, #15]
    *data = ring_buff->buffer[ring_buff->tail];
 80001d0:	687b      	ldr	r3, [r7, #4]
 80001d2:	681b      	ldr	r3, [r3, #0]
 80001d4:	687a      	ldr	r2, [r7, #4]
 80001d6:	88d2      	ldrh	r2, [r2, #6]
 80001d8:	4413      	add	r3, r2
 80001da:	781a      	ldrb	r2, [r3, #0]
 80001dc:	683b      	ldr	r3, [r7, #0]
 80001de:	701a      	strb	r2, [r3, #0]
    ring_buff->tail = next;
 80001e0:	7bfb      	ldrb	r3, [r7, #15]
 80001e2:	b29a      	uxth	r2, r3
 80001e4:	687b      	ldr	r3, [r7, #4]
 80001e6:	80da      	strh	r2, [r3, #6]
    return 0;
 80001e8:	2300      	movs	r3, #0
}
 80001ea:	4618      	mov	r0, r3
 80001ec:	3714      	adds	r7, #20
 80001ee:	46bd      	mov	sp, r7
 80001f0:	bc80      	pop	{r7}
 80001f2:	4770      	bx	lr

080001f4 <ring_buff_available>:

uint16_t ring_buff_available(Ringbuffer *ring_buff)
{
 80001f4:	b480      	push	{r7}
 80001f6:	b083      	sub	sp, #12
 80001f8:	af00      	add	r7, sp, #0
 80001fa:	6078      	str	r0, [r7, #4]
    if(ring_buff->head < ring_buff->tail){
 80001fc:	687b      	ldr	r3, [r7, #4]
 80001fe:	889a      	ldrh	r2, [r3, #4]
 8000200:	687b      	ldr	r3, [r7, #4]
 8000202:	88db      	ldrh	r3, [r3, #6]
 8000204:	429a      	cmp	r2, r3
 8000206:	d20a      	bcs.n	800021e <ring_buff_available+0x2a>
        return ring_buff->maxlen - (ring_buff->tail - ring_buff->head);
 8000208:	687b      	ldr	r3, [r7, #4]
 800020a:	891a      	ldrh	r2, [r3, #8]
 800020c:	687b      	ldr	r3, [r7, #4]
 800020e:	8899      	ldrh	r1, [r3, #4]
 8000210:	687b      	ldr	r3, [r7, #4]
 8000212:	88db      	ldrh	r3, [r3, #6]
 8000214:	1acb      	subs	r3, r1, r3
 8000216:	b29b      	uxth	r3, r3
 8000218:	4413      	add	r3, r2
 800021a:	b29b      	uxth	r3, r3
 800021c:	e005      	b.n	800022a <ring_buff_available+0x36>
    }
    return (ring_buff->head - ring_buff->tail); 
 800021e:	687b      	ldr	r3, [r7, #4]
 8000220:	889a      	ldrh	r2, [r3, #4]
 8000222:	687b      	ldr	r3, [r7, #4]
 8000224:	88db      	ldrh	r3, [r3, #6]
 8000226:	1ad3      	subs	r3, r2, r3
 8000228:	b29b      	uxth	r3, r3
 800022a:	4618      	mov	r0, r3
 800022c:	370c      	adds	r7, #12
 800022e:	46bd      	mov	sp, r7
 8000230:	bc80      	pop	{r7}
 8000232:	4770      	bx	lr

08000234 <HAL_UART_RxCpltCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static uint8_t data_rx;
struct min_context min_cxt;
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	b082      	sub	sp, #8
 8000238:	af00      	add	r7, sp, #0
 800023a:	6078      	str	r0, [r7, #4]
  if(huart->Instance == huart1.Instance)
 800023c:	687b      	ldr	r3, [r7, #4]
 800023e:	681a      	ldr	r2, [r3, #0]
 8000240:	4b08      	ldr	r3, [pc, #32]	; (8000264 <HAL_UART_RxCpltCallback+0x30>)
 8000242:	681b      	ldr	r3, [r3, #0]
 8000244:	429a      	cmp	r2, r3
 8000246:	d109      	bne.n	800025c <HAL_UART_RxCpltCallback+0x28>
  {
    uart_receive(data_rx);
 8000248:	4b07      	ldr	r3, [pc, #28]	; (8000268 <HAL_UART_RxCpltCallback+0x34>)
 800024a:	781b      	ldrb	r3, [r3, #0]
 800024c:	4618      	mov	r0, r3
 800024e:	f000 fee1 	bl	8001014 <uart_receive>
    HAL_UART_Receive_IT(&huart1,&data_rx,1);
 8000252:	2201      	movs	r2, #1
 8000254:	4904      	ldr	r1, [pc, #16]	; (8000268 <HAL_UART_RxCpltCallback+0x34>)
 8000256:	4803      	ldr	r0, [pc, #12]	; (8000264 <HAL_UART_RxCpltCallback+0x30>)
 8000258:	f001 ff4a 	bl	80020f0 <HAL_UART_Receive_IT>
  }
}
 800025c:	bf00      	nop
 800025e:	3708      	adds	r7, #8
 8000260:	46bd      	mov	sp, r7
 8000262:	bd80      	pop	{r7, pc}
 8000264:	20000028 	.word	0x20000028
 8000268:	20000070 	.word	0x20000070

0800026c <min_tx_start>:
void min_tx_start(uint8_t port)
{
 800026c:	b480      	push	{r7}
 800026e:	b083      	sub	sp, #12
 8000270:	af00      	add	r7, sp, #0
 8000272:	4603      	mov	r3, r0
 8000274:	71fb      	strb	r3, [r7, #7]

}
 8000276:	bf00      	nop
 8000278:	370c      	adds	r7, #12
 800027a:	46bd      	mov	sp, r7
 800027c:	bc80      	pop	{r7}
 800027e:	4770      	bx	lr

08000280 <min_tx_finished>:
void min_tx_finished(uint8_t port)
{
 8000280:	b480      	push	{r7}
 8000282:	b083      	sub	sp, #12
 8000284:	af00      	add	r7, sp, #0
 8000286:	4603      	mov	r3, r0
 8000288:	71fb      	strb	r3, [r7, #7]

}
 800028a:	bf00      	nop
 800028c:	370c      	adds	r7, #12
 800028e:	46bd      	mov	sp, r7
 8000290:	bc80      	pop	{r7}
 8000292:	4770      	bx	lr

08000294 <min_tx_byte>:
void min_tx_byte(uint8_t port, uint8_t byte) // hàm tự định nghĩa mỗi chip
{
 8000294:	b480      	push	{r7}
 8000296:	b083      	sub	sp, #12
 8000298:	af00      	add	r7, sp, #0
 800029a:	4603      	mov	r3, r0
 800029c:	460a      	mov	r2, r1
 800029e:	71fb      	strb	r3, [r7, #7]
 80002a0:	4613      	mov	r3, r2
 80002a2:	71bb      	strb	r3, [r7, #6]
  USART1->DR = byte;
 80002a4:	4a07      	ldr	r2, [pc, #28]	; (80002c4 <min_tx_byte+0x30>)
 80002a6:	79bb      	ldrb	r3, [r7, #6]
 80002a8:	6053      	str	r3, [r2, #4]
  while (!(USART1->SR & USART_SR_TC));
 80002aa:	bf00      	nop
 80002ac:	4b05      	ldr	r3, [pc, #20]	; (80002c4 <min_tx_byte+0x30>)
 80002ae:	681b      	ldr	r3, [r3, #0]
 80002b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d0f9      	beq.n	80002ac <min_tx_byte+0x18>
}
 80002b8:	bf00      	nop
 80002ba:	bf00      	nop
 80002bc:	370c      	adds	r7, #12
 80002be:	46bd      	mov	sp, r7
 80002c0:	bc80      	pop	{r7}
 80002c2:	4770      	bx	lr
 80002c4:	40013800 	.word	0x40013800

080002c8 <min_tx_space>:
uint16_t min_tx_space(uint8_t port)
{
 80002c8:	b480      	push	{r7}
 80002ca:	b083      	sub	sp, #12
 80002cc:	af00      	add	r7, sp, #0
 80002ce:	4603      	mov	r3, r0
 80002d0:	71fb      	strb	r3, [r7, #7]
  return 512;
 80002d2:	f44f 7300 	mov.w	r3, #512	; 0x200
}
 80002d6:	4618      	mov	r0, r3
 80002d8:	370c      	adds	r7, #12
 80002da:	46bd      	mov	sp, r7
 80002dc:	bc80      	pop	{r7}
 80002de:	4770      	bx	lr

080002e0 <min_time_ms>:
uint32_t min_time_ms(void)
{
 80002e0:	b480      	push	{r7}
 80002e2:	af00      	add	r7, sp, #0

}
 80002e4:	bf00      	nop
 80002e6:	4618      	mov	r0, r3
 80002e8:	46bd      	mov	sp, r7
 80002ea:	bc80      	pop	{r7}
 80002ec:	4770      	bx	lr
	...

080002f0 <min_application_handler>:
void min_application_handler(uint8_t min_id, uint8_t const*min_payload, 
                              uint8_t len_payload, uint8_t port)
{
 80002f0:	b580      	push	{r7, lr}
 80002f2:	b082      	sub	sp, #8
 80002f4:	af00      	add	r7, sp, #0
 80002f6:	6039      	str	r1, [r7, #0]
 80002f8:	4611      	mov	r1, r2
 80002fa:	461a      	mov	r2, r3
 80002fc:	4603      	mov	r3, r0
 80002fe:	71fb      	strb	r3, [r7, #7]
 8000300:	460b      	mov	r3, r1
 8000302:	71bb      	strb	r3, [r7, #6]
 8000304:	4613      	mov	r3, r2
 8000306:	717b      	strb	r3, [r7, #5]
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_13, min_payload[0]);
 8000308:	683b      	ldr	r3, [r7, #0]
 800030a:	781b      	ldrb	r3, [r3, #0]
 800030c:	461a      	mov	r2, r3
 800030e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000312:	4803      	ldr	r0, [pc, #12]	; (8000320 <min_application_handler+0x30>)
 8000314:	f001 fa74 	bl	8001800 <HAL_GPIO_WritePin>
}
 8000318:	bf00      	nop
 800031a:	3708      	adds	r7, #8
 800031c:	46bd      	mov	sp, r7
 800031e:	bd80      	pop	{r7, pc}
 8000320:	40011000 	.word	0x40011000

08000324 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000324:	b580      	push	{r7, lr}
 8000326:	b082      	sub	sp, #8
 8000328:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800032a:	f000 fec3 	bl	80010b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800032e:	f000 f81b 	bl	8000368 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000332:	f000 f885 	bl	8000440 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000336:	f000 f859 	bl	80003ec <MX_USART1_UART_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    uint8_t len=0;
 800033a:	2300      	movs	r3, #0
 800033c:	71fb      	strb	r3, [r7, #7]
    uint8_t data;
    if(uart_available() > 0)
 800033e:	f000 fe79 	bl	8001034 <uart_available>
 8000342:	4603      	mov	r3, r0
 8000344:	2b00      	cmp	r3, #0
 8000346:	d005      	beq.n	8000354 <main+0x30>
    {
      data = uart_read();
 8000348:	f000 fe7e 	bl	8001048 <uart_read>
 800034c:	4603      	mov	r3, r0
 800034e:	71bb      	strb	r3, [r7, #6]
      len = 1;
 8000350:	2301      	movs	r3, #1
 8000352:	71fb      	strb	r3, [r7, #7]
    }
    //uint8_t buff[]={0x05,0x06,0x07,0x08};
    // min_send_frame(&min_cxt,0,buff,sizeof(buff));
    // HAL_Delay(1000);
    min_poll(&min_cxt,data, len);
 8000354:	79bb      	ldrb	r3, [r7, #6]
 8000356:	4619      	mov	r1, r3
 8000358:	79fb      	ldrb	r3, [r7, #7]
 800035a:	461a      	mov	r2, r3
 800035c:	4801      	ldr	r0, [pc, #4]	; (8000364 <main+0x40>)
 800035e:	f000 fcf5 	bl	8000d4c <min_poll>
  {
 8000362:	e7ea      	b.n	800033a <main+0x16>
 8000364:	20000074 	.word	0x20000074

08000368 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000368:	b580      	push	{r7, lr}
 800036a:	b090      	sub	sp, #64	; 0x40
 800036c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800036e:	f107 0318 	add.w	r3, r7, #24
 8000372:	2228      	movs	r2, #40	; 0x28
 8000374:	2100      	movs	r1, #0
 8000376:	4618      	mov	r0, r3
 8000378:	f002 fc16 	bl	8002ba8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800037c:	1d3b      	adds	r3, r7, #4
 800037e:	2200      	movs	r2, #0
 8000380:	601a      	str	r2, [r3, #0]
 8000382:	605a      	str	r2, [r3, #4]
 8000384:	609a      	str	r2, [r3, #8]
 8000386:	60da      	str	r2, [r3, #12]
 8000388:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800038a:	2302      	movs	r3, #2
 800038c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800038e:	2301      	movs	r3, #1
 8000390:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000392:	2310      	movs	r3, #16
 8000394:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000396:	2302      	movs	r3, #2
 8000398:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800039a:	2300      	movs	r3, #0
 800039c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800039e:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80003a2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003a4:	f107 0318 	add.w	r3, r7, #24
 80003a8:	4618      	mov	r0, r3
 80003aa:	f001 fa41 	bl	8001830 <HAL_RCC_OscConfig>
 80003ae:	4603      	mov	r3, r0
 80003b0:	2b00      	cmp	r3, #0
 80003b2:	d001      	beq.n	80003b8 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80003b4:	f000 f890 	bl	80004d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003b8:	230f      	movs	r3, #15
 80003ba:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003bc:	2302      	movs	r3, #2
 80003be:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003c0:	2300      	movs	r3, #0
 80003c2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80003c4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80003c8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003ca:	2300      	movs	r3, #0
 80003cc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80003ce:	1d3b      	adds	r3, r7, #4
 80003d0:	2102      	movs	r1, #2
 80003d2:	4618      	mov	r0, r3
 80003d4:	f001 fcae 	bl	8001d34 <HAL_RCC_ClockConfig>
 80003d8:	4603      	mov	r3, r0
 80003da:	2b00      	cmp	r3, #0
 80003dc:	d001      	beq.n	80003e2 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80003de:	f000 f87b 	bl	80004d8 <Error_Handler>
  }
}
 80003e2:	bf00      	nop
 80003e4:	3740      	adds	r7, #64	; 0x40
 80003e6:	46bd      	mov	sp, r7
 80003e8:	bd80      	pop	{r7, pc}
	...

080003ec <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80003f0:	4b11      	ldr	r3, [pc, #68]	; (8000438 <MX_USART1_UART_Init+0x4c>)
 80003f2:	4a12      	ldr	r2, [pc, #72]	; (800043c <MX_USART1_UART_Init+0x50>)
 80003f4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80003f6:	4b10      	ldr	r3, [pc, #64]	; (8000438 <MX_USART1_UART_Init+0x4c>)
 80003f8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80003fc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80003fe:	4b0e      	ldr	r3, [pc, #56]	; (8000438 <MX_USART1_UART_Init+0x4c>)
 8000400:	2200      	movs	r2, #0
 8000402:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000404:	4b0c      	ldr	r3, [pc, #48]	; (8000438 <MX_USART1_UART_Init+0x4c>)
 8000406:	2200      	movs	r2, #0
 8000408:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800040a:	4b0b      	ldr	r3, [pc, #44]	; (8000438 <MX_USART1_UART_Init+0x4c>)
 800040c:	2200      	movs	r2, #0
 800040e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000410:	4b09      	ldr	r3, [pc, #36]	; (8000438 <MX_USART1_UART_Init+0x4c>)
 8000412:	220c      	movs	r2, #12
 8000414:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000416:	4b08      	ldr	r3, [pc, #32]	; (8000438 <MX_USART1_UART_Init+0x4c>)
 8000418:	2200      	movs	r2, #0
 800041a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800041c:	4b06      	ldr	r3, [pc, #24]	; (8000438 <MX_USART1_UART_Init+0x4c>)
 800041e:	2200      	movs	r2, #0
 8000420:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000422:	4805      	ldr	r0, [pc, #20]	; (8000438 <MX_USART1_UART_Init+0x4c>)
 8000424:	f001 fe14 	bl	8002050 <HAL_UART_Init>
 8000428:	4603      	mov	r3, r0
 800042a:	2b00      	cmp	r3, #0
 800042c:	d001      	beq.n	8000432 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800042e:	f000 f853 	bl	80004d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000432:	bf00      	nop
 8000434:	bd80      	pop	{r7, pc}
 8000436:	bf00      	nop
 8000438:	20000028 	.word	0x20000028
 800043c:	40013800 	.word	0x40013800

08000440 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000440:	b580      	push	{r7, lr}
 8000442:	b088      	sub	sp, #32
 8000444:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000446:	f107 0310 	add.w	r3, r7, #16
 800044a:	2200      	movs	r2, #0
 800044c:	601a      	str	r2, [r3, #0]
 800044e:	605a      	str	r2, [r3, #4]
 8000450:	609a      	str	r2, [r3, #8]
 8000452:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000454:	4b1e      	ldr	r3, [pc, #120]	; (80004d0 <MX_GPIO_Init+0x90>)
 8000456:	699b      	ldr	r3, [r3, #24]
 8000458:	4a1d      	ldr	r2, [pc, #116]	; (80004d0 <MX_GPIO_Init+0x90>)
 800045a:	f043 0310 	orr.w	r3, r3, #16
 800045e:	6193      	str	r3, [r2, #24]
 8000460:	4b1b      	ldr	r3, [pc, #108]	; (80004d0 <MX_GPIO_Init+0x90>)
 8000462:	699b      	ldr	r3, [r3, #24]
 8000464:	f003 0310 	and.w	r3, r3, #16
 8000468:	60fb      	str	r3, [r7, #12]
 800046a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800046c:	4b18      	ldr	r3, [pc, #96]	; (80004d0 <MX_GPIO_Init+0x90>)
 800046e:	699b      	ldr	r3, [r3, #24]
 8000470:	4a17      	ldr	r2, [pc, #92]	; (80004d0 <MX_GPIO_Init+0x90>)
 8000472:	f043 0320 	orr.w	r3, r3, #32
 8000476:	6193      	str	r3, [r2, #24]
 8000478:	4b15      	ldr	r3, [pc, #84]	; (80004d0 <MX_GPIO_Init+0x90>)
 800047a:	699b      	ldr	r3, [r3, #24]
 800047c:	f003 0320 	and.w	r3, r3, #32
 8000480:	60bb      	str	r3, [r7, #8]
 8000482:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000484:	4b12      	ldr	r3, [pc, #72]	; (80004d0 <MX_GPIO_Init+0x90>)
 8000486:	699b      	ldr	r3, [r3, #24]
 8000488:	4a11      	ldr	r2, [pc, #68]	; (80004d0 <MX_GPIO_Init+0x90>)
 800048a:	f043 0304 	orr.w	r3, r3, #4
 800048e:	6193      	str	r3, [r2, #24]
 8000490:	4b0f      	ldr	r3, [pc, #60]	; (80004d0 <MX_GPIO_Init+0x90>)
 8000492:	699b      	ldr	r3, [r3, #24]
 8000494:	f003 0304 	and.w	r3, r3, #4
 8000498:	607b      	str	r3, [r7, #4]
 800049a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800049c:	2200      	movs	r2, #0
 800049e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004a2:	480c      	ldr	r0, [pc, #48]	; (80004d4 <MX_GPIO_Init+0x94>)
 80004a4:	f001 f9ac 	bl	8001800 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80004a8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80004ac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004ae:	2301      	movs	r3, #1
 80004b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004b2:	2300      	movs	r3, #0
 80004b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004b6:	2302      	movs	r3, #2
 80004b8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80004ba:	f107 0310 	add.w	r3, r7, #16
 80004be:	4619      	mov	r1, r3
 80004c0:	4804      	ldr	r0, [pc, #16]	; (80004d4 <MX_GPIO_Init+0x94>)
 80004c2:	f001 f819 	bl	80014f8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80004c6:	bf00      	nop
 80004c8:	3720      	adds	r7, #32
 80004ca:	46bd      	mov	sp, r7
 80004cc:	bd80      	pop	{r7, pc}
 80004ce:	bf00      	nop
 80004d0:	40021000 	.word	0x40021000
 80004d4:	40011000 	.word	0x40011000

080004d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004d8:	b480      	push	{r7}
 80004da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004dc:	b672      	cpsid	i
}
 80004de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004e0:	e7fe      	b.n	80004e0 <Error_Handler+0x8>

080004e2 <crc32_init_context>:
static uint32_t now;
static void send_reset(struct min_context *self);
#endif

static void crc32_init_context(struct crc32_context *context)
{
 80004e2:	b480      	push	{r7}
 80004e4:	b083      	sub	sp, #12
 80004e6:	af00      	add	r7, sp, #0
 80004e8:	6078      	str	r0, [r7, #4]
    context->crc = 0xffffffffU;
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	f04f 32ff 	mov.w	r2, #4294967295
 80004f0:	601a      	str	r2, [r3, #0]
}
 80004f2:	bf00      	nop
 80004f4:	370c      	adds	r7, #12
 80004f6:	46bd      	mov	sp, r7
 80004f8:	bc80      	pop	{r7}
 80004fa:	4770      	bx	lr

080004fc <crc32_step>:

static void crc32_step(struct crc32_context *context, uint8_t byte)
{
 80004fc:	b480      	push	{r7}
 80004fe:	b085      	sub	sp, #20
 8000500:	af00      	add	r7, sp, #0
 8000502:	6078      	str	r0, [r7, #4]
 8000504:	460b      	mov	r3, r1
 8000506:	70fb      	strb	r3, [r7, #3]
    uint32_t j;
    context->crc ^= byte;
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	681a      	ldr	r2, [r3, #0]
 800050c:	78fb      	ldrb	r3, [r7, #3]
 800050e:	405a      	eors	r2, r3
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	601a      	str	r2, [r3, #0]
    for(j = 0; j < 8; j++) {
 8000514:	2300      	movs	r3, #0
 8000516:	60fb      	str	r3, [r7, #12]
 8000518:	e011      	b.n	800053e <crc32_step+0x42>
        uint32_t mask = (uint32_t) -(context->crc & 1U);
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	681b      	ldr	r3, [r3, #0]
 800051e:	f003 0301 	and.w	r3, r3, #1
 8000522:	425b      	negs	r3, r3
 8000524:	60bb      	str	r3, [r7, #8]
        context->crc = (context->crc >> 1) ^ (0xedb88320U & mask);
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	085a      	lsrs	r2, r3, #1
 800052c:	68b9      	ldr	r1, [r7, #8]
 800052e:	4b08      	ldr	r3, [pc, #32]	; (8000550 <crc32_step+0x54>)
 8000530:	400b      	ands	r3, r1
 8000532:	405a      	eors	r2, r3
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	601a      	str	r2, [r3, #0]
    for(j = 0; j < 8; j++) {
 8000538:	68fb      	ldr	r3, [r7, #12]
 800053a:	3301      	adds	r3, #1
 800053c:	60fb      	str	r3, [r7, #12]
 800053e:	68fb      	ldr	r3, [r7, #12]
 8000540:	2b07      	cmp	r3, #7
 8000542:	d9ea      	bls.n	800051a <crc32_step+0x1e>
    }
}
 8000544:	bf00      	nop
 8000546:	bf00      	nop
 8000548:	3714      	adds	r7, #20
 800054a:	46bd      	mov	sp, r7
 800054c:	bc80      	pop	{r7}
 800054e:	4770      	bx	lr
 8000550:	edb88320 	.word	0xedb88320

08000554 <crc32_finalize>:

static uint32_t crc32_finalize(struct crc32_context *context)
{
 8000554:	b480      	push	{r7}
 8000556:	b083      	sub	sp, #12
 8000558:	af00      	add	r7, sp, #0
 800055a:	6078      	str	r0, [r7, #4]
    return ~context->crc;
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	43db      	mvns	r3, r3
}
 8000562:	4618      	mov	r0, r3
 8000564:	370c      	adds	r7, #12
 8000566:	46bd      	mov	sp, r7
 8000568:	bc80      	pop	{r7}
 800056a:	4770      	bx	lr

0800056c <stuffed_tx_byte>:


static void stuffed_tx_byte(struct min_context *self, uint8_t byte, bool crc)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b082      	sub	sp, #8
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
 8000574:	460b      	mov	r3, r1
 8000576:	70fb      	strb	r3, [r7, #3]
 8000578:	4613      	mov	r3, r2
 800057a:	70bb      	strb	r3, [r7, #2]
    // Transmit the byte
    min_tx_byte(self->port, byte);
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8000582:	78fa      	ldrb	r2, [r7, #3]
 8000584:	4611      	mov	r1, r2
 8000586:	4618      	mov	r0, r3
 8000588:	f7ff fe84 	bl	8000294 <min_tx_byte>
    if(crc) {
 800058c:	78bb      	ldrb	r3, [r7, #2]
 800058e:	2b00      	cmp	r3, #0
 8000590:	d007      	beq.n	80005a2 <stuffed_tx_byte+0x36>
        crc32_step(&self->tx_checksum, byte);
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8000598:	78fa      	ldrb	r2, [r7, #3]
 800059a:	4611      	mov	r1, r2
 800059c:	4618      	mov	r0, r3
 800059e:	f7ff ffad 	bl	80004fc <crc32_step>
    }

    // See if an additional stuff byte is needed
    if(byte == HEADER_BYTE) {
 80005a2:	78fb      	ldrb	r3, [r7, #3]
 80005a4:	2baa      	cmp	r3, #170	; 0xaa
 80005a6:	d118      	bne.n	80005da <stuffed_tx_byte+0x6e>
        if(--self->tx_header_byte_countdown == 0) {
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	f893 31ff 	ldrb.w	r3, [r3, #511]	; 0x1ff
 80005ae:	3b01      	subs	r3, #1
 80005b0:	b2da      	uxtb	r2, r3
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	f893 31ff 	ldrb.w	r3, [r3, #511]	; 0x1ff
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d10f      	bne.n	80005e2 <stuffed_tx_byte+0x76>
            min_tx_byte(self->port, STUFF_BYTE);        // Stuff byte
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80005c8:	2155      	movs	r1, #85	; 0x55
 80005ca:	4618      	mov	r0, r3
 80005cc:	f7ff fe62 	bl	8000294 <min_tx_byte>
            self->tx_header_byte_countdown = 2U;
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	2202      	movs	r2, #2
 80005d4:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
        }
    }
    else {
        self->tx_header_byte_countdown = 2U;
    }
}
 80005d8:	e003      	b.n	80005e2 <stuffed_tx_byte+0x76>
        self->tx_header_byte_countdown = 2U;
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	2202      	movs	r2, #2
 80005de:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
}
 80005e2:	bf00      	nop
 80005e4:	3708      	adds	r7, #8
 80005e6:	46bd      	mov	sp, r7
 80005e8:	bd80      	pop	{r7, pc}

080005ea <on_wire_bytes>:

static void on_wire_bytes(struct min_context *self, uint8_t id_control, uint8_t seq, uint8_t const *payload_base, uint16_t payload_offset, uint16_t payload_mask, uint8_t payload_len)
{
 80005ea:	b580      	push	{r7, lr}
 80005ec:	b086      	sub	sp, #24
 80005ee:	af00      	add	r7, sp, #0
 80005f0:	60f8      	str	r0, [r7, #12]
 80005f2:	607b      	str	r3, [r7, #4]
 80005f4:	460b      	mov	r3, r1
 80005f6:	72fb      	strb	r3, [r7, #11]
 80005f8:	4613      	mov	r3, r2
 80005fa:	72bb      	strb	r3, [r7, #10]
    uint8_t n, i;
    uint32_t checksum;

    self->tx_header_byte_countdown = 2U;
 80005fc:	68fb      	ldr	r3, [r7, #12]
 80005fe:	2202      	movs	r2, #2
 8000600:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
    crc32_init_context(&self->tx_checksum);
 8000604:	68fb      	ldr	r3, [r7, #12]
 8000606:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800060a:	4618      	mov	r0, r3
 800060c:	f7ff ff69 	bl	80004e2 <crc32_init_context>

    min_tx_start(self->port);
 8000610:	68fb      	ldr	r3, [r7, #12]
 8000612:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8000616:	4618      	mov	r0, r3
 8000618:	f7ff fe28 	bl	800026c <min_tx_start>

    // Header is 3 bytes; because unstuffed will reset receiver immediately
    min_tx_byte(self->port, HEADER_BYTE);
 800061c:	68fb      	ldr	r3, [r7, #12]
 800061e:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8000622:	21aa      	movs	r1, #170	; 0xaa
 8000624:	4618      	mov	r0, r3
 8000626:	f7ff fe35 	bl	8000294 <min_tx_byte>
    min_tx_byte(self->port, HEADER_BYTE);
 800062a:	68fb      	ldr	r3, [r7, #12]
 800062c:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8000630:	21aa      	movs	r1, #170	; 0xaa
 8000632:	4618      	mov	r0, r3
 8000634:	f7ff fe2e 	bl	8000294 <min_tx_byte>
    min_tx_byte(self->port, HEADER_BYTE);
 8000638:	68fb      	ldr	r3, [r7, #12]
 800063a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800063e:	21aa      	movs	r1, #170	; 0xaa
 8000640:	4618      	mov	r0, r3
 8000642:	f7ff fe27 	bl	8000294 <min_tx_byte>

    stuffed_tx_byte(self, id_control, true);
 8000646:	7afb      	ldrb	r3, [r7, #11]
 8000648:	2201      	movs	r2, #1
 800064a:	4619      	mov	r1, r3
 800064c:	68f8      	ldr	r0, [r7, #12]
 800064e:	f7ff ff8d 	bl	800056c <stuffed_tx_byte>
    if(id_control & 0x80U) {
 8000652:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8000656:	2b00      	cmp	r3, #0
 8000658:	da05      	bge.n	8000666 <on_wire_bytes+0x7c>
        // Send the sequence number if it is a transport frame
        stuffed_tx_byte(self, seq, true);
 800065a:	7abb      	ldrb	r3, [r7, #10]
 800065c:	2201      	movs	r2, #1
 800065e:	4619      	mov	r1, r3
 8000660:	68f8      	ldr	r0, [r7, #12]
 8000662:	f7ff ff83 	bl	800056c <stuffed_tx_byte>
    }

    stuffed_tx_byte(self, payload_len, true);
 8000666:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800066a:	2201      	movs	r2, #1
 800066c:	4619      	mov	r1, r3
 800066e:	68f8      	ldr	r0, [r7, #12]
 8000670:	f7ff ff7c 	bl	800056c <stuffed_tx_byte>

    for(i = 0, n = payload_len; n > 0; n--, i++) {
 8000674:	2300      	movs	r3, #0
 8000676:	75bb      	strb	r3, [r7, #22]
 8000678:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800067c:	75fb      	strb	r3, [r7, #23]
 800067e:	e015      	b.n	80006ac <on_wire_bytes+0xc2>
        stuffed_tx_byte(self, payload_base[payload_offset], true);
 8000680:	8c3b      	ldrh	r3, [r7, #32]
 8000682:	687a      	ldr	r2, [r7, #4]
 8000684:	4413      	add	r3, r2
 8000686:	781b      	ldrb	r3, [r3, #0]
 8000688:	2201      	movs	r2, #1
 800068a:	4619      	mov	r1, r3
 800068c:	68f8      	ldr	r0, [r7, #12]
 800068e:	f7ff ff6d 	bl	800056c <stuffed_tx_byte>
        payload_offset++;
 8000692:	8c3b      	ldrh	r3, [r7, #32]
 8000694:	3301      	adds	r3, #1
 8000696:	843b      	strh	r3, [r7, #32]
        payload_offset &= payload_mask;
 8000698:	8c3a      	ldrh	r2, [r7, #32]
 800069a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800069c:	4013      	ands	r3, r2
 800069e:	843b      	strh	r3, [r7, #32]
    for(i = 0, n = payload_len; n > 0; n--, i++) {
 80006a0:	7dfb      	ldrb	r3, [r7, #23]
 80006a2:	3b01      	subs	r3, #1
 80006a4:	75fb      	strb	r3, [r7, #23]
 80006a6:	7dbb      	ldrb	r3, [r7, #22]
 80006a8:	3301      	adds	r3, #1
 80006aa:	75bb      	strb	r3, [r7, #22]
 80006ac:	7dfb      	ldrb	r3, [r7, #23]
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d1e6      	bne.n	8000680 <on_wire_bytes+0x96>
    }

    checksum = crc32_finalize(&self->tx_checksum);
 80006b2:	68fb      	ldr	r3, [r7, #12]
 80006b4:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80006b8:	4618      	mov	r0, r3
 80006ba:	f7ff ff4b 	bl	8000554 <crc32_finalize>
 80006be:	6138      	str	r0, [r7, #16]

    // Network order is big-endian. A decent C compiler will spot that this
    // is extracting bytes and will use efficient instructions.
    stuffed_tx_byte(self, (uint8_t)((checksum >> 24) & 0xffU), false);
 80006c0:	693b      	ldr	r3, [r7, #16]
 80006c2:	0e1b      	lsrs	r3, r3, #24
 80006c4:	b2db      	uxtb	r3, r3
 80006c6:	2200      	movs	r2, #0
 80006c8:	4619      	mov	r1, r3
 80006ca:	68f8      	ldr	r0, [r7, #12]
 80006cc:	f7ff ff4e 	bl	800056c <stuffed_tx_byte>
    stuffed_tx_byte(self, (uint8_t)((checksum >> 16) & 0xffU), false);
 80006d0:	693b      	ldr	r3, [r7, #16]
 80006d2:	0c1b      	lsrs	r3, r3, #16
 80006d4:	b2db      	uxtb	r3, r3
 80006d6:	2200      	movs	r2, #0
 80006d8:	4619      	mov	r1, r3
 80006da:	68f8      	ldr	r0, [r7, #12]
 80006dc:	f7ff ff46 	bl	800056c <stuffed_tx_byte>
    stuffed_tx_byte(self, (uint8_t)((checksum >> 8) & 0xffU), false);
 80006e0:	693b      	ldr	r3, [r7, #16]
 80006e2:	0a1b      	lsrs	r3, r3, #8
 80006e4:	b2db      	uxtb	r3, r3
 80006e6:	2200      	movs	r2, #0
 80006e8:	4619      	mov	r1, r3
 80006ea:	68f8      	ldr	r0, [r7, #12]
 80006ec:	f7ff ff3e 	bl	800056c <stuffed_tx_byte>
    stuffed_tx_byte(self, (uint8_t)((checksum >> 0) & 0xffU), false);
 80006f0:	693b      	ldr	r3, [r7, #16]
 80006f2:	b2db      	uxtb	r3, r3
 80006f4:	2200      	movs	r2, #0
 80006f6:	4619      	mov	r1, r3
 80006f8:	68f8      	ldr	r0, [r7, #12]
 80006fa:	f7ff ff37 	bl	800056c <stuffed_tx_byte>

    // Ensure end-of-frame doesn't contain 0xaa and confuse search for start-of-frame
    min_tx_byte(self->port, EOF_BYTE);
 80006fe:	68fb      	ldr	r3, [r7, #12]
 8000700:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8000704:	2155      	movs	r1, #85	; 0x55
 8000706:	4618      	mov	r0, r3
 8000708:	f7ff fdc4 	bl	8000294 <min_tx_byte>

    min_tx_finished(self->port);
 800070c:	68fb      	ldr	r3, [r7, #12]
 800070e:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8000712:	4618      	mov	r0, r3
 8000714:	f7ff fdb4 	bl	8000280 <min_tx_finished>
}
 8000718:	bf00      	nop
 800071a:	3718      	adds	r7, #24
 800071c:	46bd      	mov	sp, r7
 800071e:	bd80      	pop	{r7, pc}

08000720 <transport_fifo_pop>:

#ifdef TRANSPORT_PROTOCOL

// Pops frame from front of queue, reclaims its ring buffer space
static void transport_fifo_pop(struct min_context *self)
{
 8000720:	b480      	push	{r7}
 8000722:	b085      	sub	sp, #20
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
#ifdef ASSERTION_CHECKING
    assert(self->transport_fifo.n_frames != 0);
#endif
    struct transport_frame *frame = &self->transport_fifo.frames[self->transport_fifo.head_idx];
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	f893 30e4 	ldrb.w	r3, [r3, #228]	; 0xe4
 800072e:	461a      	mov	r2, r3
 8000730:	4613      	mov	r3, r2
 8000732:	005b      	lsls	r3, r3, #1
 8000734:	4413      	add	r3, r2
 8000736:	009b      	lsls	r3, r3, #2
 8000738:	687a      	ldr	r2, [r7, #4]
 800073a:	4413      	add	r3, r2
 800073c:	60fb      	str	r3, [r7, #12]

#ifdef ASSERTION_CHECKING
    assert(self->transport_fifo.n_ring_buffer_bytes >= frame->payload_len);
#endif

    self->transport_fifo.n_frames--;
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	f893 30e2 	ldrb.w	r3, [r3, #226]	; 0xe2
 8000744:	3b01      	subs	r3, #1
 8000746:	b2da      	uxtb	r2, r3
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	f883 20e2 	strb.w	r2, [r3, #226]	; 0xe2
    self->transport_fifo.head_idx++;
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	f893 30e4 	ldrb.w	r3, [r3, #228]	; 0xe4
 8000754:	3301      	adds	r3, #1
 8000756:	b2da      	uxtb	r2, r3
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	f883 20e4 	strb.w	r2, [r3, #228]	; 0xe4
    self->transport_fifo.head_idx &= TRANSPORT_FIFO_SIZE_FRAMES_MASK;
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	f893 30e4 	ldrb.w	r3, [r3, #228]	; 0xe4
 8000764:	f003 030f 	and.w	r3, r3, #15
 8000768:	b2da      	uxtb	r2, r3
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	f883 20e4 	strb.w	r2, [r3, #228]	; 0xe4
    self->transport_fifo.n_ring_buffer_bytes -= frame->payload_len;
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	f8b3 20dc 	ldrh.w	r2, [r3, #220]	; 0xdc
 8000776:	68fb      	ldr	r3, [r7, #12]
 8000778:	799b      	ldrb	r3, [r3, #6]
 800077a:	b29b      	uxth	r3, r3
 800077c:	1ad3      	subs	r3, r2, r3
 800077e:	b29a      	uxth	r2, r3
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	f8a3 20dc 	strh.w	r2, [r3, #220]	; 0xdc
}
 8000786:	bf00      	nop
 8000788:	3714      	adds	r7, #20
 800078a:	46bd      	mov	sp, r7
 800078c:	bc80      	pop	{r7}
 800078e:	4770      	bx	lr

08000790 <transport_fifo_get>:
    return ret;
}

// Return the nth frame in the FIFO
static struct transport_frame *transport_fifo_get(struct min_context *self, uint8_t n)
{
 8000790:	b480      	push	{r7}
 8000792:	b085      	sub	sp, #20
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
 8000798:	460b      	mov	r3, r1
 800079a:	70fb      	strb	r3, [r7, #3]
    uint8_t idx = self->transport_fifo.head_idx;
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	f893 30e4 	ldrb.w	r3, [r3, #228]	; 0xe4
 80007a2:	73fb      	strb	r3, [r7, #15]
    return &self->transport_fifo.frames[(idx + n) & TRANSPORT_FIFO_SIZE_FRAMES_MASK];
 80007a4:	7bfa      	ldrb	r2, [r7, #15]
 80007a6:	78fb      	ldrb	r3, [r7, #3]
 80007a8:	4413      	add	r3, r2
 80007aa:	b2db      	uxtb	r3, r3
 80007ac:	f003 020f 	and.w	r2, r3, #15
 80007b0:	4613      	mov	r3, r2
 80007b2:	005b      	lsls	r3, r3, #1
 80007b4:	4413      	add	r3, r2
 80007b6:	009b      	lsls	r3, r3, #2
 80007b8:	687a      	ldr	r2, [r7, #4]
 80007ba:	4413      	add	r3, r2
}
 80007bc:	4618      	mov	r0, r3
 80007be:	3714      	adds	r7, #20
 80007c0:	46bd      	mov	sp, r7
 80007c2:	bc80      	pop	{r7}
 80007c4:	4770      	bx	lr
	...

080007c8 <transport_fifo_send>:

// Sends the given frame to the serial line
static void transport_fifo_send(struct min_context *self, struct transport_frame *frame)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b086      	sub	sp, #24
 80007cc:	af04      	add	r7, sp, #16
 80007ce:	6078      	str	r0, [r7, #4]
 80007d0:	6039      	str	r1, [r7, #0]
    min_debug_print("transport_fifo_send: min_id=%d, seq=%d, payload_len=%d\n", frame->min_id, frame->seq, frame->payload_len);
    on_wire_bytes(self, frame->min_id | (uint8_t)0x80U, frame->seq, payloads_ring_buffer, frame->payload_offset, TRANSPORT_FIFO_SIZE_FRAME_DATA_MASK, frame->payload_len);
 80007d2:	683b      	ldr	r3, [r7, #0]
 80007d4:	79db      	ldrb	r3, [r3, #7]
 80007d6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80007da:	b2d9      	uxtb	r1, r3
 80007dc:	683b      	ldr	r3, [r7, #0]
 80007de:	7a18      	ldrb	r0, [r3, #8]
 80007e0:	683b      	ldr	r3, [r7, #0]
 80007e2:	889b      	ldrh	r3, [r3, #4]
 80007e4:	683a      	ldr	r2, [r7, #0]
 80007e6:	7992      	ldrb	r2, [r2, #6]
 80007e8:	9202      	str	r2, [sp, #8]
 80007ea:	f240 32ff 	movw	r2, #1023	; 0x3ff
 80007ee:	9201      	str	r2, [sp, #4]
 80007f0:	9300      	str	r3, [sp, #0]
 80007f2:	4b06      	ldr	r3, [pc, #24]	; (800080c <transport_fifo_send+0x44>)
 80007f4:	4602      	mov	r2, r0
 80007f6:	6878      	ldr	r0, [r7, #4]
 80007f8:	f7ff fef7 	bl	80005ea <on_wire_bytes>
    frame->last_sent_time_ms = now;
 80007fc:	4b04      	ldr	r3, [pc, #16]	; (8000810 <transport_fifo_send+0x48>)
 80007fe:	681a      	ldr	r2, [r3, #0]
 8000800:	683b      	ldr	r3, [r7, #0]
 8000802:	601a      	str	r2, [r3, #0]
}
 8000804:	bf00      	nop
 8000806:	3708      	adds	r7, #8
 8000808:	46bd      	mov	sp, r7
 800080a:	bd80      	pop	{r7, pc}
 800080c:	20000278 	.word	0x20000278
 8000810:	20000678 	.word	0x20000678

08000814 <send_ack>:

// We don't queue an ACK frame - we send it straight away (if there's space to do so)
static void send_ack(struct min_context *self)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b086      	sub	sp, #24
 8000818:	af04      	add	r7, sp, #16
 800081a:	6078      	str	r0, [r7, #4]
    // In the embedded end we don't reassemble out-of-order frames and so never ask for retransmits. Payload is
    // always the same as the sequence number.
    min_debug_print("send ACK: seq=%d\n", self->transport_fifo.rn);
    if(ON_WIRE_SIZE(0) <= min_tx_space(self->port)) {
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8000822:	4618      	mov	r0, r3
 8000824:	f7ff fd50 	bl	80002c8 <min_tx_space>
 8000828:	4603      	mov	r3, r0
 800082a:	2b0a      	cmp	r3, #10
 800082c:	d913      	bls.n	8000856 <send_ack+0x42>
        on_wire_bytes(self, ACK, self->transport_fifo.rn, &self->transport_fifo.rn, 0, 0xffU, 1U);
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	f893 20e8 	ldrb.w	r2, [r3, #232]	; 0xe8
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	33e8      	adds	r3, #232	; 0xe8
 8000838:	2101      	movs	r1, #1
 800083a:	9102      	str	r1, [sp, #8]
 800083c:	21ff      	movs	r1, #255	; 0xff
 800083e:	9101      	str	r1, [sp, #4]
 8000840:	2100      	movs	r1, #0
 8000842:	9100      	str	r1, [sp, #0]
 8000844:	21ff      	movs	r1, #255	; 0xff
 8000846:	6878      	ldr	r0, [r7, #4]
 8000848:	f7ff fecf 	bl	80005ea <on_wire_bytes>
        self->transport_fifo.last_sent_ack_time_ms = now;
 800084c:	4b04      	ldr	r3, [pc, #16]	; (8000860 <send_ack+0x4c>)
 800084e:	681a      	ldr	r2, [r3, #0]
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
    }
}
 8000856:	bf00      	nop
 8000858:	3708      	adds	r7, #8
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	20000678 	.word	0x20000678

08000864 <transport_fifo_reset>:
        on_wire_bytes(self, RESET, 0, 0, 0, 0, 0);
    }
}

static void transport_fifo_reset(struct min_context *self)
{
 8000864:	b480      	push	{r7}
 8000866:	b083      	sub	sp, #12
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
    // Clear down the transmission FIFO queue
    self->transport_fifo.n_frames = 0;
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	2200      	movs	r2, #0
 8000870:	f883 20e2 	strb.w	r2, [r3, #226]	; 0xe2
    self->transport_fifo.head_idx = 0;
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	2200      	movs	r2, #0
 8000878:	f883 20e4 	strb.w	r2, [r3, #228]	; 0xe4
    self->transport_fifo.tail_idx = 0;
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	2200      	movs	r2, #0
 8000880:	f883 20e5 	strb.w	r2, [r3, #229]	; 0xe5
    self->transport_fifo.n_ring_buffer_bytes = 0;
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	2200      	movs	r2, #0
 8000888:	f8a3 20dc 	strh.w	r2, [r3, #220]	; 0xdc
    self->transport_fifo.ring_buffer_tail_offset = 0;
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	2200      	movs	r2, #0
 8000890:	f8a3 20e0 	strh.w	r2, [r3, #224]	; 0xe0
    self->transport_fifo.sn_max = 0;
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	2200      	movs	r2, #0
 8000898:	f883 20e7 	strb.w	r2, [r3, #231]	; 0xe7
    self->transport_fifo.sn_min = 0;
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	2200      	movs	r2, #0
 80008a0:	f883 20e6 	strb.w	r2, [r3, #230]	; 0xe6
    self->transport_fifo.rn = 0;
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	2200      	movs	r2, #0
 80008a8:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8

    // Reset the timers
    self->transport_fifo.last_received_anything_ms = now;
 80008ac:	4b09      	ldr	r3, [pc, #36]	; (80008d4 <transport_fifo_reset+0x70>)
 80008ae:	681a      	ldr	r2, [r3, #0]
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
    self->transport_fifo.last_sent_ack_time_ms = now;
 80008b6:	4b07      	ldr	r3, [pc, #28]	; (80008d4 <transport_fifo_reset+0x70>)
 80008b8:	681a      	ldr	r2, [r3, #0]
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
    self->transport_fifo.last_received_frame_ms = 0;
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	2200      	movs	r2, #0
 80008c4:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
}
 80008c8:	bf00      	nop
 80008ca:	370c      	adds	r7, #12
 80008cc:	46bd      	mov	sp, r7
 80008ce:	bc80      	pop	{r7}
 80008d0:	4770      	bx	lr
 80008d2:	bf00      	nop
 80008d4:	20000678 	.word	0x20000678

080008d8 <find_retransmit_frame>:
           self->transport_fifo.n_ring_buffer_bytes <= TRANSPORT_FIFO_MAX_FRAME_DATA - payload_len;
}

// Finds the frame in the window that was sent least recently
static struct transport_frame *find_retransmit_frame(struct min_context *self)
{
 80008d8:	b480      	push	{r7}
 80008da:	b089      	sub	sp, #36	; 0x24
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
    uint8_t idx;
    uint8_t i;
    uint8_t window_size = self->transport_fifo.sn_max - self->transport_fifo.sn_min;
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	f893 20e7 	ldrb.w	r2, [r3, #231]	; 0xe7
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	f893 30e6 	ldrb.w	r3, [r3, #230]	; 0xe6
 80008ec:	1ad3      	subs	r3, r2, r3
 80008ee:	74fb      	strb	r3, [r7, #19]
    assert(window_size > 0);
    assert(window_size <= self->transport_fifo.n_frames);
#endif

    // Start with the head of the queue and call this the oldest
    struct transport_frame *oldest_frame = &self->transport_fifo.frames[self->transport_fifo.head_idx];
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	f893 30e4 	ldrb.w	r3, [r3, #228]	; 0xe4
 80008f6:	461a      	mov	r2, r3
 80008f8:	4613      	mov	r3, r2
 80008fa:	005b      	lsls	r3, r3, #1
 80008fc:	4413      	add	r3, r2
 80008fe:	009b      	lsls	r3, r3, #2
 8000900:	687a      	ldr	r2, [r7, #4]
 8000902:	4413      	add	r3, r2
 8000904:	61bb      	str	r3, [r7, #24]
    uint32_t oldest_elapsed_time = now - oldest_frame->last_sent_time_ms;
 8000906:	4b1d      	ldr	r3, [pc, #116]	; (800097c <find_retransmit_frame+0xa4>)
 8000908:	681a      	ldr	r2, [r3, #0]
 800090a:	69bb      	ldr	r3, [r7, #24]
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	1ad3      	subs	r3, r2, r3
 8000910:	617b      	str	r3, [r7, #20]

    idx = self->transport_fifo.head_idx;
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	f893 30e4 	ldrb.w	r3, [r3, #228]	; 0xe4
 8000918:	77fb      	strb	r3, [r7, #31]
    for(i = 0; i < window_size; i++) {
 800091a:	2300      	movs	r3, #0
 800091c:	77bb      	strb	r3, [r7, #30]
 800091e:	e023      	b.n	8000968 <find_retransmit_frame+0x90>
        uint32_t elapsed = now - self->transport_fifo.frames[idx].last_sent_time_ms;
 8000920:	4b16      	ldr	r3, [pc, #88]	; (800097c <find_retransmit_frame+0xa4>)
 8000922:	6819      	ldr	r1, [r3, #0]
 8000924:	7ffa      	ldrb	r2, [r7, #31]
 8000926:	6878      	ldr	r0, [r7, #4]
 8000928:	4613      	mov	r3, r2
 800092a:	005b      	lsls	r3, r3, #1
 800092c:	4413      	add	r3, r2
 800092e:	009b      	lsls	r3, r3, #2
 8000930:	4403      	add	r3, r0
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	1acb      	subs	r3, r1, r3
 8000936:	60fb      	str	r3, [r7, #12]
        if(elapsed > oldest_elapsed_time) { // Strictly older only; otherwise the earlier frame is deemed the older
 8000938:	68fa      	ldr	r2, [r7, #12]
 800093a:	697b      	ldr	r3, [r7, #20]
 800093c:	429a      	cmp	r2, r3
 800093e:	d909      	bls.n	8000954 <find_retransmit_frame+0x7c>
            oldest_elapsed_time = elapsed;
 8000940:	68fb      	ldr	r3, [r7, #12]
 8000942:	617b      	str	r3, [r7, #20]
            oldest_frame = &self->transport_fifo.frames[idx];
 8000944:	7ffa      	ldrb	r2, [r7, #31]
 8000946:	4613      	mov	r3, r2
 8000948:	005b      	lsls	r3, r3, #1
 800094a:	4413      	add	r3, r2
 800094c:	009b      	lsls	r3, r3, #2
 800094e:	687a      	ldr	r2, [r7, #4]
 8000950:	4413      	add	r3, r2
 8000952:	61bb      	str	r3, [r7, #24]
        }
        idx++;
 8000954:	7ffb      	ldrb	r3, [r7, #31]
 8000956:	3301      	adds	r3, #1
 8000958:	77fb      	strb	r3, [r7, #31]
        idx &= TRANSPORT_FIFO_SIZE_FRAMES_MASK;
 800095a:	7ffb      	ldrb	r3, [r7, #31]
 800095c:	f003 030f 	and.w	r3, r3, #15
 8000960:	77fb      	strb	r3, [r7, #31]
    for(i = 0; i < window_size; i++) {
 8000962:	7fbb      	ldrb	r3, [r7, #30]
 8000964:	3301      	adds	r3, #1
 8000966:	77bb      	strb	r3, [r7, #30]
 8000968:	7fba      	ldrb	r2, [r7, #30]
 800096a:	7cfb      	ldrb	r3, [r7, #19]
 800096c:	429a      	cmp	r2, r3
 800096e:	d3d7      	bcc.n	8000920 <find_retransmit_frame+0x48>
    }

    return oldest_frame;
 8000970:	69bb      	ldr	r3, [r7, #24]
}
 8000972:	4618      	mov	r0, r3
 8000974:	3724      	adds	r7, #36	; 0x24
 8000976:	46bd      	mov	sp, r7
 8000978:	bc80      	pop	{r7}
 800097a:	4770      	bx	lr
 800097c:	20000678 	.word	0x20000678

08000980 <valid_frame_received>:
#endif // TRANSPORT_PROTOCOL

// This runs the receiving half of the transport protocol, acknowledging frames received, discarding
// duplicates received, and handling RESET requests.
static void valid_frame_received(struct min_context *self)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b088      	sub	sp, #32
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
    uint8_t id_control = self->rx_frame_id_control;
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	f893 31fb 	ldrb.w	r3, [r3, #507]	; 0x1fb
 800098e:	777b      	strb	r3, [r7, #29]
    uint8_t *payload = self->rx_frame_payload_buf;
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	33ec      	adds	r3, #236	; 0xec
 8000994:	61bb      	str	r3, [r7, #24]
    uint8_t payload_len = self->rx_control;
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 800099c:	75fb      	strb	r3, [r7, #23]

#ifdef TRANSPORT_PROTOCOL
    uint8_t seq = self->rx_frame_seq;
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 80009a4:	75bb      	strb	r3, [r7, #22]
    uint8_t num_acked;
    uint8_t num_nacked;
    uint8_t num_in_window;

    // When we receive anything we know the other end is still active and won't shut down
    self->transport_fifo.last_received_anything_ms = now;
 80009a6:	4b52      	ldr	r3, [pc, #328]	; (8000af0 <valid_frame_received+0x170>)
 80009a8:	681a      	ldr	r2, [r3, #0]
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4

    switch(id_control) {
 80009b0:	7f7b      	ldrb	r3, [r7, #29]
 80009b2:	2bfe      	cmp	r3, #254	; 0xfe
 80009b4:	d053      	beq.n	8000a5e <valid_frame_received+0xde>
 80009b6:	2bff      	cmp	r3, #255	; 0xff
 80009b8:	d15c      	bne.n	8000a74 <valid_frame_received+0xf4>
        case ACK:
            // If we get an ACK then we remove all the acknowledged frames with seq < rn
            // The payload byte specifies the number of NACKed frames: how many we want retransmitted because
            // they have gone missing.
            // But we need to make sure we don't accidentally ACK too many because of a stale ACK from an old session
            num_acked = seq - self->transport_fifo.sn_min;
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	f893 30e6 	ldrb.w	r3, [r3, #230]	; 0xe6
 80009c0:	7dba      	ldrb	r2, [r7, #22]
 80009c2:	1ad3      	subs	r3, r2, r3
 80009c4:	757b      	strb	r3, [r7, #21]
            num_nacked = payload[0] - seq;
 80009c6:	69bb      	ldr	r3, [r7, #24]
 80009c8:	781a      	ldrb	r2, [r3, #0]
 80009ca:	7dbb      	ldrb	r3, [r7, #22]
 80009cc:	1ad3      	subs	r3, r2, r3
 80009ce:	753b      	strb	r3, [r7, #20]
            num_in_window = self->transport_fifo.sn_max - self->transport_fifo.sn_min;
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	f893 20e7 	ldrb.w	r2, [r3, #231]	; 0xe7
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	f893 30e6 	ldrb.w	r3, [r3, #230]	; 0xe6
 80009dc:	1ad3      	subs	r3, r2, r3
 80009de:	74fb      	strb	r3, [r7, #19]

            if(num_acked <= num_in_window) {
 80009e0:	7d7a      	ldrb	r2, [r7, #21]
 80009e2:	7cfb      	ldrb	r3, [r7, #19]
 80009e4:	429a      	cmp	r2, r3
 80009e6:	d832      	bhi.n	8000a4e <valid_frame_received+0xce>
                uint8_t i;

                self->transport_fifo.sn_min = seq;
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	7dba      	ldrb	r2, [r7, #22]
 80009ec:	f883 20e6 	strb.w	r2, [r3, #230]	; 0xe6
                assert(num_nacked <= TRANSPORT_MAX_WINDOW_SIZE);
#endif
                // Now pop off all the frames up to (but not including) rn
                // The ACK contains Rn; all frames before Rn are ACKed and can be removed from the window
                min_debug_print("Received ACK seq=%d, num_acked=%d, num_nacked=%d\n", seq, num_acked, num_nacked);
                for(i = 0; i < num_acked; i++) {
 80009f0:	2300      	movs	r3, #0
 80009f2:	77fb      	strb	r3, [r7, #31]
 80009f4:	e005      	b.n	8000a02 <valid_frame_received+0x82>
                    transport_fifo_pop(self);
 80009f6:	6878      	ldr	r0, [r7, #4]
 80009f8:	f7ff fe92 	bl	8000720 <transport_fifo_pop>
                for(i = 0; i < num_acked; i++) {
 80009fc:	7ffb      	ldrb	r3, [r7, #31]
 80009fe:	3301      	adds	r3, #1
 8000a00:	77fb      	strb	r3, [r7, #31]
 8000a02:	7ffa      	ldrb	r2, [r7, #31]
 8000a04:	7d7b      	ldrb	r3, [r7, #21]
 8000a06:	429a      	cmp	r2, r3
 8000a08:	d3f5      	bcc.n	80009f6 <valid_frame_received+0x76>
                }
                uint8_t idx = self->transport_fifo.head_idx;
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	f893 30e4 	ldrb.w	r3, [r3, #228]	; 0xe4
 8000a10:	77bb      	strb	r3, [r7, #30]
                // Now retransmit the number of frames that were requested
                for(i = 0; i < num_nacked; i++) {
 8000a12:	2300      	movs	r3, #0
 8000a14:	77fb      	strb	r3, [r7, #31]
 8000a16:	e015      	b.n	8000a44 <valid_frame_received+0xc4>
                    struct transport_frame *retransmit_frame = &self->transport_fifo.frames[idx];
 8000a18:	7fba      	ldrb	r2, [r7, #30]
 8000a1a:	4613      	mov	r3, r2
 8000a1c:	005b      	lsls	r3, r3, #1
 8000a1e:	4413      	add	r3, r2
 8000a20:	009b      	lsls	r3, r3, #2
 8000a22:	687a      	ldr	r2, [r7, #4]
 8000a24:	4413      	add	r3, r2
 8000a26:	60fb      	str	r3, [r7, #12]
                    transport_fifo_send(self, retransmit_frame);
 8000a28:	68f9      	ldr	r1, [r7, #12]
 8000a2a:	6878      	ldr	r0, [r7, #4]
 8000a2c:	f7ff fecc 	bl	80007c8 <transport_fifo_send>
                    idx++;
 8000a30:	7fbb      	ldrb	r3, [r7, #30]
 8000a32:	3301      	adds	r3, #1
 8000a34:	77bb      	strb	r3, [r7, #30]
                    idx &= TRANSPORT_FIFO_SIZE_FRAMES_MASK;
 8000a36:	7fbb      	ldrb	r3, [r7, #30]
 8000a38:	f003 030f 	and.w	r3, r3, #15
 8000a3c:	77bb      	strb	r3, [r7, #30]
                for(i = 0; i < num_nacked; i++) {
 8000a3e:	7ffb      	ldrb	r3, [r7, #31]
 8000a40:	3301      	adds	r3, #1
 8000a42:	77fb      	strb	r3, [r7, #31]
 8000a44:	7ffa      	ldrb	r2, [r7, #31]
 8000a46:	7d3b      	ldrb	r3, [r7, #20]
 8000a48:	429a      	cmp	r2, r3
 8000a4a:	d3e5      	bcc.n	8000a18 <valid_frame_received+0x98>
            }
            else {
                min_debug_print("Received spurious ACK seq=%d\n", seq);
                self->transport_fifo.spurious_acks++;
            }
            break;
 8000a4c:	e04c      	b.n	8000ae8 <valid_frame_received+0x168>
                self->transport_fifo.spurious_acks++;
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8000a54:	1c5a      	adds	r2, r3, #1
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
            break;
 8000a5c:	e044      	b.n	8000ae8 <valid_frame_received+0x168>
            // If we get a RESET demand then we reset the transport protocol (empty the FIFO, reset the
            // sequence numbers, etc.)
            // We don't send anything, we just do it. The other end can send frames to see if this end is
            // alive (pings, etc.) or just wait to get application frames.
            min_debug_print("Received reset\n");
            self->transport_fifo.resets_received++;
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000a64:	1c5a      	adds	r2, r3, #1
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
            transport_fifo_reset(self);
 8000a6c:	6878      	ldr	r0, [r7, #4]
 8000a6e:	f7ff fef9 	bl	8000864 <transport_fifo_reset>
            break;
 8000a72:	e039      	b.n	8000ae8 <valid_frame_received+0x168>
        default:
            if (id_control & 0x80U) {
 8000a74:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	da29      	bge.n	8000ad0 <valid_frame_received+0x150>
                // Incoming application frames

                // Reset the activity time (an idle connection will be stalled)
                self->transport_fifo.last_received_frame_ms = now;
 8000a7c:	4b1c      	ldr	r3, [pc, #112]	; (8000af0 <valid_frame_received+0x170>)
 8000a7e:	681a      	ldr	r2, [r3, #0]
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8

                if (seq == self->transport_fifo.rn) {
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
 8000a8c:	7dba      	ldrb	r2, [r7, #22]
 8000a8e:	429a      	cmp	r2, r3
 8000a90:	d116      	bne.n	8000ac0 <valid_frame_received+0x140>
                    // Accept this frame as matching the sequence number we were looking for

                    // Now looking for the next one in the sequence
                    self->transport_fifo.rn++;
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
 8000a98:	3301      	adds	r3, #1
 8000a9a:	b2da      	uxtb	r2, r3
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
                    // Always send an ACK back for the frame we received
                    // ACKs are short (should be about 9 microseconds to send on the wire) and
                    // this will cut the latency down.
                    // We also periodically send an ACK in case the ACK was lost, and in any case
                    // frames are re-sent.
                    send_ack(self);
 8000aa2:	6878      	ldr	r0, [r7, #4]
 8000aa4:	f7ff feb6 	bl	8000814 <send_ack>

                    // Now ready to pass this up to the application handlers

                    // Pass frame up to application handler to deal with
                    min_debug_print("Incoming app transport frame seq=%d, id=%d, payload len=%d\n", seq, id_control & (uint8_t)0x3fU, payload_len);
                    min_application_handler(id_control & (uint8_t)0x3fU, payload, payload_len, self->port);
 8000aa8:	7f7b      	ldrb	r3, [r7, #29]
 8000aaa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000aae:	b2d8      	uxtb	r0, r3
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8000ab6:	7dfa      	ldrb	r2, [r7, #23]
 8000ab8:	69b9      	ldr	r1, [r7, #24]
 8000aba:	f7ff fc19 	bl	80002f0 <min_application_handler>
            else {
                // Not a transport frame
                min_debug_print("Incoming app frame id=%d, payload len=%d\n", id_control & (uint8_t)0x3fU, payload_len);
                min_application_handler(id_control & (uint8_t)0x3fU, payload, payload_len, self->port);
            }
            break;
 8000abe:	e012      	b.n	8000ae6 <valid_frame_received+0x166>
                    self->transport_fifo.sequence_mismatch_drop++;
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8000ac6:	1c5a      	adds	r2, r3, #1
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
            break;
 8000ace:	e00a      	b.n	8000ae6 <valid_frame_received+0x166>
                min_application_handler(id_control & (uint8_t)0x3fU, payload, payload_len, self->port);
 8000ad0:	7f7b      	ldrb	r3, [r7, #29]
 8000ad2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000ad6:	b2d8      	uxtb	r0, r3
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8000ade:	7dfa      	ldrb	r2, [r7, #23]
 8000ae0:	69b9      	ldr	r1, [r7, #24]
 8000ae2:	f7ff fc05 	bl	80002f0 <min_application_handler>
            break;
 8000ae6:	bf00      	nop
    }
#else // TRANSPORT_PROTOCOL
    min_application_handler(id_control & (uint8_t)0x3fU, payload, payload_len, self->port);
#endif // TRANSPORT_PROTOCOL
}
 8000ae8:	bf00      	nop
 8000aea:	3720      	adds	r7, #32
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bd80      	pop	{r7, pc}
 8000af0:	20000678 	.word	0x20000678

08000af4 <rx_byte>:

static void rx_byte(struct min_context *self, uint8_t byte)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b084      	sub	sp, #16
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
 8000afc:	460b      	mov	r3, r1
 8000afe:	70fb      	strb	r3, [r7, #3]
    // should reset the frame buffer and be ready to receive frame data
    //
    // Two in a row in over the frame means to expect a stuff byte.
    uint32_t crc;

    if(self->rx_header_bytes_seen == 2) {
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	f893 31f8 	ldrb.w	r3, [r3, #504]	; 0x1f8
 8000b06:	2b02      	cmp	r3, #2
 8000b08:	d114      	bne.n	8000b34 <rx_byte+0x40>
        self->rx_header_bytes_seen = 0;
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	f883 21f8 	strb.w	r2, [r3, #504]	; 0x1f8
        if(byte == HEADER_BYTE) {
 8000b12:	78fb      	ldrb	r3, [r7, #3]
 8000b14:	2baa      	cmp	r3, #170	; 0xaa
 8000b16:	d104      	bne.n	8000b22 <rx_byte+0x2e>
            self->rx_frame_state = RECEIVING_ID_CONTROL;
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	2201      	movs	r2, #1
 8000b1c:	f883 21f9 	strb.w	r2, [r3, #505]	; 0x1f9
            return;
 8000b20:	e110      	b.n	8000d44 <rx_byte+0x250>
        }
        if(byte == STUFF_BYTE) {
 8000b22:	78fb      	ldrb	r3, [r7, #3]
 8000b24:	2b55      	cmp	r3, #85	; 0x55
 8000b26:	f000 8108 	beq.w	8000d3a <rx_byte+0x246>
            /* Discard this byte; carry on receiving on the next character */
            return;
        }
        else {
            /* Something has gone wrong, give up on this frame and look for header again */
            self->rx_frame_state = SEARCHING_FOR_SOF;
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	f883 21f9 	strb.w	r2, [r3, #505]	; 0x1f9
            return;
 8000b32:	e107      	b.n	8000d44 <rx_byte+0x250>
        }
    }

    if(byte == HEADER_BYTE) {
 8000b34:	78fb      	ldrb	r3, [r7, #3]
 8000b36:	2baa      	cmp	r3, #170	; 0xaa
 8000b38:	d108      	bne.n	8000b4c <rx_byte+0x58>
        self->rx_header_bytes_seen++;
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	f893 31f8 	ldrb.w	r3, [r3, #504]	; 0x1f8
 8000b40:	3301      	adds	r3, #1
 8000b42:	b2da      	uxtb	r2, r3
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	f883 21f8 	strb.w	r2, [r3, #504]	; 0x1f8
 8000b4a:	e003      	b.n	8000b54 <rx_byte+0x60>
    }
    else {
        self->rx_header_bytes_seen = 0;
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	2200      	movs	r2, #0
 8000b50:	f883 21f8 	strb.w	r2, [r3, #504]	; 0x1f8
    }

    switch(self->rx_frame_state) {
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	f893 31f9 	ldrb.w	r3, [r3, #505]	; 0x1f9
 8000b5a:	2b09      	cmp	r3, #9
 8000b5c:	f200 80e8 	bhi.w	8000d30 <rx_byte+0x23c>
 8000b60:	a201      	add	r2, pc, #4	; (adr r2, 8000b68 <rx_byte+0x74>)
 8000b62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b66:	bf00      	nop
 8000b68:	08000d3f 	.word	0x08000d3f
 8000b6c:	08000b91 	.word	0x08000b91
 8000b70:	08000be1 	.word	0x08000be1
 8000b74:	08000c03 	.word	0x08000c03
 8000b78:	08000c41 	.word	0x08000c41
 8000b7c:	08000c91 	.word	0x08000c91
 8000b80:	08000ca5 	.word	0x08000ca5
 8000b84:	08000cc1 	.word	0x08000cc1
 8000b88:	08000cdd 	.word	0x08000cdd
 8000b8c:	08000d1b 	.word	0x08000d1b
        case SEARCHING_FOR_SOF:
            break;
        case RECEIVING_ID_CONTROL:
            self->rx_frame_id_control = byte;
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	78fa      	ldrb	r2, [r7, #3]
 8000b94:	f883 21fb 	strb.w	r2, [r3, #507]	; 0x1fb
            self->rx_frame_payload_bytes = 0;
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	f883 21fa 	strb.w	r2, [r3, #506]	; 0x1fa
            crc32_init_context(&self->rx_checksum);
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	f7ff fc9b 	bl	80004e2 <crc32_init_context>
            crc32_step(&self->rx_checksum, byte);
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
 8000bb2:	78fa      	ldrb	r2, [r7, #3]
 8000bb4:	4611      	mov	r1, r2
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	f7ff fca0 	bl	80004fc <crc32_step>
            if(byte & 0x80U) {
 8000bbc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	da04      	bge.n	8000bce <rx_byte+0xda>
#ifdef TRANSPORT_PROTOCOL
                self->rx_frame_state = RECEIVING_SEQ;
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	2202      	movs	r2, #2
 8000bc8:	f883 21f9 	strb.w	r2, [r3, #505]	; 0x1f9
            }
            else {
                self->rx_frame_seq = 0;
                self->rx_frame_state = RECEIVING_LENGTH;
            }
            break;
 8000bcc:	e0ba      	b.n	8000d44 <rx_byte+0x250>
                self->rx_frame_seq = 0;
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
                self->rx_frame_state = RECEIVING_LENGTH;
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	2203      	movs	r2, #3
 8000bda:	f883 21f9 	strb.w	r2, [r3, #505]	; 0x1f9
            break;
 8000bde:	e0b1      	b.n	8000d44 <rx_byte+0x250>
        case RECEIVING_SEQ:
            self->rx_frame_seq = byte;
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	78fa      	ldrb	r2, [r7, #3]
 8000be4:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
            crc32_step(&self->rx_checksum, byte);
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
 8000bee:	78fa      	ldrb	r2, [r7, #3]
 8000bf0:	4611      	mov	r1, r2
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	f7ff fc82 	bl	80004fc <crc32_step>
            self->rx_frame_state = RECEIVING_LENGTH;
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	2203      	movs	r2, #3
 8000bfc:	f883 21f9 	strb.w	r2, [r3, #505]	; 0x1f9
            break;
 8000c00:	e0a0      	b.n	8000d44 <rx_byte+0x250>
        case RECEIVING_LENGTH:
            self->rx_frame_length = byte;
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	78fa      	ldrb	r2, [r7, #3]
 8000c06:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
            self->rx_control = byte;
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	78fa      	ldrb	r2, [r7, #3]
 8000c0e:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
            crc32_step(&self->rx_checksum, byte);
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
 8000c18:	78fa      	ldrb	r2, [r7, #3]
 8000c1a:	4611      	mov	r1, r2
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	f7ff fc6d 	bl	80004fc <crc32_step>
            if(self->rx_frame_length > 0) {
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	f893 31fd 	ldrb.w	r3, [r3, #509]	; 0x1fd
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d004      	beq.n	8000c36 <rx_byte+0x142>
                // Can reduce the RAM size by compiling limits to frame sizes
                if(self->rx_frame_length <= MAX_PAYLOAD) {
                    self->rx_frame_state = RECEIVING_PAYLOAD;
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	2204      	movs	r2, #4
 8000c30:	f883 21f9 	strb.w	r2, [r3, #505]	; 0x1f9
                }
            }
            else {
                self->rx_frame_state = RECEIVING_CHECKSUM_3;
            }
            break;
 8000c34:	e086      	b.n	8000d44 <rx_byte+0x250>
                self->rx_frame_state = RECEIVING_CHECKSUM_3;
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	2205      	movs	r2, #5
 8000c3a:	f883 21f9 	strb.w	r2, [r3, #505]	; 0x1f9
            break;
 8000c3e:	e081      	b.n	8000d44 <rx_byte+0x250>
        case RECEIVING_PAYLOAD:
            self->rx_frame_payload_buf[self->rx_frame_payload_bytes++] = byte;
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	f893 31fa 	ldrb.w	r3, [r3, #506]	; 0x1fa
 8000c46:	1c5a      	adds	r2, r3, #1
 8000c48:	b2d1      	uxtb	r1, r2
 8000c4a:	687a      	ldr	r2, [r7, #4]
 8000c4c:	f882 11fa 	strb.w	r1, [r2, #506]	; 0x1fa
 8000c50:	461a      	mov	r2, r3
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	4413      	add	r3, r2
 8000c56:	78fa      	ldrb	r2, [r7, #3]
 8000c58:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
            crc32_step(&self->rx_checksum, byte);
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
 8000c62:	78fa      	ldrb	r2, [r7, #3]
 8000c64:	4611      	mov	r1, r2
 8000c66:	4618      	mov	r0, r3
 8000c68:	f7ff fc48 	bl	80004fc <crc32_step>
            if(--self->rx_frame_length == 0) {
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	f893 31fd 	ldrb.w	r3, [r3, #509]	; 0x1fd
 8000c72:	3b01      	subs	r3, #1
 8000c74:	b2da      	uxtb	r2, r3
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	f893 31fd 	ldrb.w	r3, [r3, #509]	; 0x1fd
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d15d      	bne.n	8000d42 <rx_byte+0x24e>
                self->rx_frame_state = RECEIVING_CHECKSUM_3;
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	2205      	movs	r2, #5
 8000c8a:	f883 21f9 	strb.w	r2, [r3, #505]	; 0x1f9
            }
            break;
 8000c8e:	e058      	b.n	8000d42 <rx_byte+0x24e>
        case RECEIVING_CHECKSUM_3:
            self->rx_frame_checksum = ((uint32_t)byte) << 24;
 8000c90:	78fb      	ldrb	r3, [r7, #3]
 8000c92:	061a      	lsls	r2, r3, #24
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	f8c3 21ec 	str.w	r2, [r3, #492]	; 0x1ec
            self->rx_frame_state = RECEIVING_CHECKSUM_2;
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	2206      	movs	r2, #6
 8000c9e:	f883 21f9 	strb.w	r2, [r3, #505]	; 0x1f9
            break;
 8000ca2:	e04f      	b.n	8000d44 <rx_byte+0x250>
        case RECEIVING_CHECKSUM_2:
            self->rx_frame_checksum |= ((uint32_t)byte) << 16;
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	f8d3 21ec 	ldr.w	r2, [r3, #492]	; 0x1ec
 8000caa:	78fb      	ldrb	r3, [r7, #3]
 8000cac:	041b      	lsls	r3, r3, #16
 8000cae:	431a      	orrs	r2, r3
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	f8c3 21ec 	str.w	r2, [r3, #492]	; 0x1ec
            self->rx_frame_state = RECEIVING_CHECKSUM_1;
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	2207      	movs	r2, #7
 8000cba:	f883 21f9 	strb.w	r2, [r3, #505]	; 0x1f9
            break;
 8000cbe:	e041      	b.n	8000d44 <rx_byte+0x250>
        case RECEIVING_CHECKSUM_1:
            self->rx_frame_checksum |= ((uint32_t)byte) << 8;
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	f8d3 21ec 	ldr.w	r2, [r3, #492]	; 0x1ec
 8000cc6:	78fb      	ldrb	r3, [r7, #3]
 8000cc8:	021b      	lsls	r3, r3, #8
 8000cca:	431a      	orrs	r2, r3
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	f8c3 21ec 	str.w	r2, [r3, #492]	; 0x1ec
            self->rx_frame_state = RECEIVING_CHECKSUM_0;
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	2208      	movs	r2, #8
 8000cd6:	f883 21f9 	strb.w	r2, [r3, #505]	; 0x1f9
            break;
 8000cda:	e033      	b.n	8000d44 <rx_byte+0x250>
        case RECEIVING_CHECKSUM_0:
            self->rx_frame_checksum |= byte;
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	f8d3 21ec 	ldr.w	r2, [r3, #492]	; 0x1ec
 8000ce2:	78fb      	ldrb	r3, [r7, #3]
 8000ce4:	431a      	orrs	r2, r3
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	f8c3 21ec 	str.w	r2, [r3, #492]	; 0x1ec
            crc = crc32_finalize(&self->rx_checksum);
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	f7ff fc2e 	bl	8000554 <crc32_finalize>
 8000cf8:	60f8      	str	r0, [r7, #12]
            if(self->rx_frame_checksum != crc) {
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8000d00:	68fa      	ldr	r2, [r7, #12]
 8000d02:	429a      	cmp	r2, r3
 8000d04:	d004      	beq.n	8000d10 <rx_byte+0x21c>
                min_debug_print("Checksum failed, received 0x%08X, computed 0x%08X", self->rx_frame_checksum, crc);
                // Frame fails the checksum and so is dropped
                self->rx_frame_state = SEARCHING_FOR_SOF;
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	2200      	movs	r2, #0
 8000d0a:	f883 21f9 	strb.w	r2, [r3, #505]	; 0x1f9
            }
            else {
                // Checksum passes, go on to check for the end-of-frame marker
                self->rx_frame_state = RECEIVING_EOF;
            }
            break;
 8000d0e:	e019      	b.n	8000d44 <rx_byte+0x250>
                self->rx_frame_state = RECEIVING_EOF;
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	2209      	movs	r2, #9
 8000d14:	f883 21f9 	strb.w	r2, [r3, #505]	; 0x1f9
            break;
 8000d18:	e014      	b.n	8000d44 <rx_byte+0x250>
        case RECEIVING_EOF:
            if(byte == 0x55u) {
 8000d1a:	78fb      	ldrb	r3, [r7, #3]
 8000d1c:	2b55      	cmp	r3, #85	; 0x55
 8000d1e:	d102      	bne.n	8000d26 <rx_byte+0x232>
                // Frame received OK, pass up data to handler
                valid_frame_received(self);
 8000d20:	6878      	ldr	r0, [r7, #4]
 8000d22:	f7ff fe2d 	bl	8000980 <valid_frame_received>
            } else {
                // else discard
                min_debug_print("Received invalid EOF 0x%02X", byte);
            }
            // Look for next frame */
            self->rx_frame_state = SEARCHING_FOR_SOF;
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	2200      	movs	r2, #0
 8000d2a:	f883 21f9 	strb.w	r2, [r3, #505]	; 0x1f9
            break;
 8000d2e:	e009      	b.n	8000d44 <rx_byte+0x250>
        default:
            // Should never get here but in case we do then reset to a safe state
            min_debug_print("Received byte 0x%02X in invalid state %d", byte, self->rx_frame_state);
            self->rx_frame_state = SEARCHING_FOR_SOF;
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	2200      	movs	r2, #0
 8000d34:	f883 21f9 	strb.w	r2, [r3, #505]	; 0x1f9
            break;
 8000d38:	e004      	b.n	8000d44 <rx_byte+0x250>
            return;
 8000d3a:	bf00      	nop
 8000d3c:	e002      	b.n	8000d44 <rx_byte+0x250>
            break;
 8000d3e:	bf00      	nop
 8000d40:	e000      	b.n	8000d44 <rx_byte+0x250>
            break;
 8000d42:	bf00      	nop
    }
}
 8000d44:	3710      	adds	r7, #16
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd80      	pop	{r7, pc}
 8000d4a:	bf00      	nop

08000d4c <min_poll>:

// API call: sends received bytes into a MIN context and runs the transport timeouts
void min_poll(struct min_context *self, uint8_t const *buf, uint32_t buf_len)
{
 8000d4c:	b590      	push	{r4, r7, lr}
 8000d4e:	b089      	sub	sp, #36	; 0x24
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	60f8      	str	r0, [r7, #12]
 8000d54:	60b9      	str	r1, [r7, #8]
 8000d56:	607a      	str	r2, [r7, #4]
    uint32_t i;
    for(i = 0; i < buf_len; i++) {
 8000d58:	2300      	movs	r3, #0
 8000d5a:	61fb      	str	r3, [r7, #28]
 8000d5c:	e00a      	b.n	8000d74 <min_poll+0x28>
        rx_byte(self, buf[i]);
 8000d5e:	68ba      	ldr	r2, [r7, #8]
 8000d60:	69fb      	ldr	r3, [r7, #28]
 8000d62:	4413      	add	r3, r2
 8000d64:	781b      	ldrb	r3, [r3, #0]
 8000d66:	4619      	mov	r1, r3
 8000d68:	68f8      	ldr	r0, [r7, #12]
 8000d6a:	f7ff fec3 	bl	8000af4 <rx_byte>
    for(i = 0; i < buf_len; i++) {
 8000d6e:	69fb      	ldr	r3, [r7, #28]
 8000d70:	3301      	adds	r3, #1
 8000d72:	61fb      	str	r3, [r7, #28]
 8000d74:	69fa      	ldr	r2, [r7, #28]
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	429a      	cmp	r2, r3
 8000d7a:	d3f0      	bcc.n	8000d5e <min_poll+0x12>
    }

#ifdef TRANSPORT_PROTOCOL
    uint8_t window_size;

    now = min_time_ms();
 8000d7c:	f7ff fab0 	bl	80002e0 <min_time_ms>
 8000d80:	4603      	mov	r3, r0
 8000d82:	4a44      	ldr	r2, [pc, #272]	; (8000e94 <min_poll+0x148>)
 8000d84:	6013      	str	r3, [r2, #0]

    bool remote_connected = (now - self->transport_fifo.last_received_anything_ms < TRANSPORT_IDLE_TIMEOUT_MS);
 8000d86:	4b43      	ldr	r3, [pc, #268]	; (8000e94 <min_poll+0x148>)
 8000d88:	681a      	ldr	r2, [r3, #0]
 8000d8a:	68fb      	ldr	r3, [r7, #12]
 8000d8c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8000d90:	1ad3      	subs	r3, r2, r3
 8000d92:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000d96:	4293      	cmp	r3, r2
 8000d98:	bf94      	ite	ls
 8000d9a:	2301      	movls	r3, #1
 8000d9c:	2300      	movhi	r3, #0
 8000d9e:	76fb      	strb	r3, [r7, #27]
    bool remote_active = (now - self->transport_fifo.last_received_frame_ms < TRANSPORT_IDLE_TIMEOUT_MS);
 8000da0:	4b3c      	ldr	r3, [pc, #240]	; (8000e94 <min_poll+0x148>)
 8000da2:	681a      	ldr	r2, [r3, #0]
 8000da4:	68fb      	ldr	r3, [r7, #12]
 8000da6:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8000daa:	1ad3      	subs	r3, r2, r3
 8000dac:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000db0:	4293      	cmp	r3, r2
 8000db2:	bf94      	ite	ls
 8000db4:	2301      	movls	r3, #1
 8000db6:	2300      	movhi	r3, #0
 8000db8:	76bb      	strb	r3, [r7, #26]

    // This sends one new frame or resends one old frame
    window_size = self->transport_fifo.sn_max - self->transport_fifo.sn_min; // Window size
 8000dba:	68fb      	ldr	r3, [r7, #12]
 8000dbc:	f893 20e7 	ldrb.w	r2, [r3, #231]	; 0xe7
 8000dc0:	68fb      	ldr	r3, [r7, #12]
 8000dc2:	f893 30e6 	ldrb.w	r3, [r3, #230]	; 0xe6
 8000dc6:	1ad3      	subs	r3, r2, r3
 8000dc8:	767b      	strb	r3, [r7, #25]
    if((window_size < TRANSPORT_MAX_WINDOW_SIZE) && (self->transport_fifo.n_frames > window_size)) {
 8000dca:	7e7b      	ldrb	r3, [r7, #25]
 8000dcc:	2b0f      	cmp	r3, #15
 8000dce:	d82a      	bhi.n	8000e26 <min_poll+0xda>
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	f893 30e2 	ldrb.w	r3, [r3, #226]	; 0xe2
 8000dd6:	7e7a      	ldrb	r2, [r7, #25]
 8000dd8:	429a      	cmp	r2, r3
 8000dda:	d224      	bcs.n	8000e26 <min_poll+0xda>
        // There are new frames we can send; but don't even bother if there's no buffer space for them
        struct transport_frame *frame = transport_fifo_get(self, window_size);
 8000ddc:	7e7b      	ldrb	r3, [r7, #25]
 8000dde:	4619      	mov	r1, r3
 8000de0:	68f8      	ldr	r0, [r7, #12]
 8000de2:	f7ff fcd5 	bl	8000790 <transport_fifo_get>
 8000de6:	6178      	str	r0, [r7, #20]
        if(ON_WIRE_SIZE(frame->payload_len) <= min_tx_space(self->port)) {
 8000de8:	697b      	ldr	r3, [r7, #20]
 8000dea:	799b      	ldrb	r3, [r3, #6]
 8000dec:	f103 040b 	add.w	r4, r3, #11
 8000df0:	68fb      	ldr	r3, [r7, #12]
 8000df2:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8000df6:	4618      	mov	r0, r3
 8000df8:	f7ff fa66 	bl	80002c8 <min_tx_space>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	429c      	cmp	r4, r3
 8000e00:	d834      	bhi.n	8000e6c <min_poll+0x120>
            frame->seq = self->transport_fifo.sn_max;
 8000e02:	68fb      	ldr	r3, [r7, #12]
 8000e04:	f893 20e7 	ldrb.w	r2, [r3, #231]	; 0xe7
 8000e08:	697b      	ldr	r3, [r7, #20]
 8000e0a:	721a      	strb	r2, [r3, #8]
            transport_fifo_send(self, frame);
 8000e0c:	6979      	ldr	r1, [r7, #20]
 8000e0e:	68f8      	ldr	r0, [r7, #12]
 8000e10:	f7ff fcda 	bl	80007c8 <transport_fifo_send>

            // Move window on
            self->transport_fifo.sn_max++;
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	f893 30e7 	ldrb.w	r3, [r3, #231]	; 0xe7
 8000e1a:	3301      	adds	r3, #1
 8000e1c:	b2da      	uxtb	r2, r3
 8000e1e:	68fb      	ldr	r3, [r7, #12]
 8000e20:	f883 20e7 	strb.w	r2, [r3, #231]	; 0xe7
    if((window_size < TRANSPORT_MAX_WINDOW_SIZE) && (self->transport_fifo.n_frames > window_size)) {
 8000e24:	e022      	b.n	8000e6c <min_poll+0x120>
        }
    }
    else {
        // Sender cannot send new frames so resend old ones (if there's anyone there)
        if((window_size > 0) && remote_connected) {
 8000e26:	7e7b      	ldrb	r3, [r7, #25]
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d020      	beq.n	8000e6e <min_poll+0x122>
 8000e2c:	7efb      	ldrb	r3, [r7, #27]
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d01d      	beq.n	8000e6e <min_poll+0x122>
            // There are unacknowledged frames. Can re-send an old frame. Pick the least recently sent one.
            struct transport_frame *oldest_frame = find_retransmit_frame(self);
 8000e32:	68f8      	ldr	r0, [r7, #12]
 8000e34:	f7ff fd50 	bl	80008d8 <find_retransmit_frame>
 8000e38:	6138      	str	r0, [r7, #16]
            if(now - oldest_frame->last_sent_time_ms >= TRANSPORT_FRAME_RETRANSMIT_TIMEOUT_MS) {
 8000e3a:	4b16      	ldr	r3, [pc, #88]	; (8000e94 <min_poll+0x148>)
 8000e3c:	681a      	ldr	r2, [r3, #0]
 8000e3e:	693b      	ldr	r3, [r7, #16]
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	1ad3      	subs	r3, r2, r3
 8000e44:	2b31      	cmp	r3, #49	; 0x31
 8000e46:	d912      	bls.n	8000e6e <min_poll+0x122>
                // Resending oldest frame if there's a chance there's enough space to send it
                if(ON_WIRE_SIZE(oldest_frame->payload_len) <= min_tx_space(self->port)) {
 8000e48:	693b      	ldr	r3, [r7, #16]
 8000e4a:	799b      	ldrb	r3, [r3, #6]
 8000e4c:	f103 040b 	add.w	r4, r3, #11
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8000e56:	4618      	mov	r0, r3
 8000e58:	f7ff fa36 	bl	80002c8 <min_tx_space>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	429c      	cmp	r4, r3
 8000e60:	d805      	bhi.n	8000e6e <min_poll+0x122>
                    transport_fifo_send(self, oldest_frame);
 8000e62:	6939      	ldr	r1, [r7, #16]
 8000e64:	68f8      	ldr	r0, [r7, #12]
 8000e66:	f7ff fcaf 	bl	80007c8 <transport_fifo_send>
 8000e6a:	e000      	b.n	8000e6e <min_poll+0x122>
    if((window_size < TRANSPORT_MAX_WINDOW_SIZE) && (self->transport_fifo.n_frames > window_size)) {
 8000e6c:	bf00      	nop
        }
    }

#ifndef DISABLE_TRANSPORT_ACK_RETRANSMIT
    // Periodically transmit the ACK with the rn value, unless the line has gone idle
    if(now - self->transport_fifo.last_sent_ack_time_ms > TRANSPORT_ACK_RETRANSMIT_TIMEOUT_MS) {
 8000e6e:	4b09      	ldr	r3, [pc, #36]	; (8000e94 <min_poll+0x148>)
 8000e70:	681a      	ldr	r2, [r3, #0]
 8000e72:	68fb      	ldr	r3, [r7, #12]
 8000e74:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8000e78:	1ad3      	subs	r3, r2, r3
 8000e7a:	2b19      	cmp	r3, #25
 8000e7c:	d905      	bls.n	8000e8a <min_poll+0x13e>
        if(remote_active) {
 8000e7e:	7ebb      	ldrb	r3, [r7, #26]
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d002      	beq.n	8000e8a <min_poll+0x13e>
            send_ack(self);
 8000e84:	68f8      	ldr	r0, [r7, #12]
 8000e86:	f7ff fcc5 	bl	8000814 <send_ack>
        }
    }
#endif // DISABLE_TRANSPORT_ACK_RETRANSMIT
#endif // TRANSPORT_PROTOCOL
}
 8000e8a:	bf00      	nop
 8000e8c:	3724      	adds	r7, #36	; 0x24
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd90      	pop	{r4, r7, pc}
 8000e92:	bf00      	nop
 8000e94:	20000678 	.word	0x20000678

08000e98 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	b085      	sub	sp, #20
 8000e9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000e9e:	4b15      	ldr	r3, [pc, #84]	; (8000ef4 <HAL_MspInit+0x5c>)
 8000ea0:	699b      	ldr	r3, [r3, #24]
 8000ea2:	4a14      	ldr	r2, [pc, #80]	; (8000ef4 <HAL_MspInit+0x5c>)
 8000ea4:	f043 0301 	orr.w	r3, r3, #1
 8000ea8:	6193      	str	r3, [r2, #24]
 8000eaa:	4b12      	ldr	r3, [pc, #72]	; (8000ef4 <HAL_MspInit+0x5c>)
 8000eac:	699b      	ldr	r3, [r3, #24]
 8000eae:	f003 0301 	and.w	r3, r3, #1
 8000eb2:	60bb      	str	r3, [r7, #8]
 8000eb4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000eb6:	4b0f      	ldr	r3, [pc, #60]	; (8000ef4 <HAL_MspInit+0x5c>)
 8000eb8:	69db      	ldr	r3, [r3, #28]
 8000eba:	4a0e      	ldr	r2, [pc, #56]	; (8000ef4 <HAL_MspInit+0x5c>)
 8000ebc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ec0:	61d3      	str	r3, [r2, #28]
 8000ec2:	4b0c      	ldr	r3, [pc, #48]	; (8000ef4 <HAL_MspInit+0x5c>)
 8000ec4:	69db      	ldr	r3, [r3, #28]
 8000ec6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000eca:	607b      	str	r3, [r7, #4]
 8000ecc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000ece:	4b0a      	ldr	r3, [pc, #40]	; (8000ef8 <HAL_MspInit+0x60>)
 8000ed0:	685b      	ldr	r3, [r3, #4]
 8000ed2:	60fb      	str	r3, [r7, #12]
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000eda:	60fb      	str	r3, [r7, #12]
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000ee2:	60fb      	str	r3, [r7, #12]
 8000ee4:	4a04      	ldr	r2, [pc, #16]	; (8000ef8 <HAL_MspInit+0x60>)
 8000ee6:	68fb      	ldr	r3, [r7, #12]
 8000ee8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000eea:	bf00      	nop
 8000eec:	3714      	adds	r7, #20
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bc80      	pop	{r7}
 8000ef2:	4770      	bx	lr
 8000ef4:	40021000 	.word	0x40021000
 8000ef8:	40010000 	.word	0x40010000

08000efc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b088      	sub	sp, #32
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f04:	f107 0310 	add.w	r3, r7, #16
 8000f08:	2200      	movs	r2, #0
 8000f0a:	601a      	str	r2, [r3, #0]
 8000f0c:	605a      	str	r2, [r3, #4]
 8000f0e:	609a      	str	r2, [r3, #8]
 8000f10:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	4a20      	ldr	r2, [pc, #128]	; (8000f98 <HAL_UART_MspInit+0x9c>)
 8000f18:	4293      	cmp	r3, r2
 8000f1a:	d139      	bne.n	8000f90 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000f1c:	4b1f      	ldr	r3, [pc, #124]	; (8000f9c <HAL_UART_MspInit+0xa0>)
 8000f1e:	699b      	ldr	r3, [r3, #24]
 8000f20:	4a1e      	ldr	r2, [pc, #120]	; (8000f9c <HAL_UART_MspInit+0xa0>)
 8000f22:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f26:	6193      	str	r3, [r2, #24]
 8000f28:	4b1c      	ldr	r3, [pc, #112]	; (8000f9c <HAL_UART_MspInit+0xa0>)
 8000f2a:	699b      	ldr	r3, [r3, #24]
 8000f2c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f30:	60fb      	str	r3, [r7, #12]
 8000f32:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f34:	4b19      	ldr	r3, [pc, #100]	; (8000f9c <HAL_UART_MspInit+0xa0>)
 8000f36:	699b      	ldr	r3, [r3, #24]
 8000f38:	4a18      	ldr	r2, [pc, #96]	; (8000f9c <HAL_UART_MspInit+0xa0>)
 8000f3a:	f043 0304 	orr.w	r3, r3, #4
 8000f3e:	6193      	str	r3, [r2, #24]
 8000f40:	4b16      	ldr	r3, [pc, #88]	; (8000f9c <HAL_UART_MspInit+0xa0>)
 8000f42:	699b      	ldr	r3, [r3, #24]
 8000f44:	f003 0304 	and.w	r3, r3, #4
 8000f48:	60bb      	str	r3, [r7, #8]
 8000f4a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000f4c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f50:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f52:	2302      	movs	r3, #2
 8000f54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f56:	2303      	movs	r3, #3
 8000f58:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f5a:	f107 0310 	add.w	r3, r7, #16
 8000f5e:	4619      	mov	r1, r3
 8000f60:	480f      	ldr	r0, [pc, #60]	; (8000fa0 <HAL_UART_MspInit+0xa4>)
 8000f62:	f000 fac9 	bl	80014f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000f66:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f6a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f70:	2300      	movs	r3, #0
 8000f72:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f74:	f107 0310 	add.w	r3, r7, #16
 8000f78:	4619      	mov	r1, r3
 8000f7a:	4809      	ldr	r0, [pc, #36]	; (8000fa0 <HAL_UART_MspInit+0xa4>)
 8000f7c:	f000 fabc 	bl	80014f8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000f80:	2200      	movs	r2, #0
 8000f82:	2100      	movs	r1, #0
 8000f84:	2025      	movs	r0, #37	; 0x25
 8000f86:	f000 f9ce 	bl	8001326 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000f8a:	2025      	movs	r0, #37	; 0x25
 8000f8c:	f000 f9e7 	bl	800135e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000f90:	bf00      	nop
 8000f92:	3720      	adds	r7, #32
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd80      	pop	{r7, pc}
 8000f98:	40013800 	.word	0x40013800
 8000f9c:	40021000 	.word	0x40021000
 8000fa0:	40010800 	.word	0x40010800

08000fa4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000fa8:	e7fe      	b.n	8000fa8 <NMI_Handler+0x4>

08000faa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000faa:	b480      	push	{r7}
 8000fac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fae:	e7fe      	b.n	8000fae <HardFault_Handler+0x4>

08000fb0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fb4:	e7fe      	b.n	8000fb4 <MemManage_Handler+0x4>

08000fb6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fb6:	b480      	push	{r7}
 8000fb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fba:	e7fe      	b.n	8000fba <BusFault_Handler+0x4>

08000fbc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fc0:	e7fe      	b.n	8000fc0 <UsageFault_Handler+0x4>

08000fc2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fc2:	b480      	push	{r7}
 8000fc4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fc6:	bf00      	nop
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bc80      	pop	{r7}
 8000fcc:	4770      	bx	lr

08000fce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fce:	b480      	push	{r7}
 8000fd0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fd2:	bf00      	nop
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bc80      	pop	{r7}
 8000fd8:	4770      	bx	lr

08000fda <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fda:	b480      	push	{r7}
 8000fdc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fde:	bf00      	nop
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bc80      	pop	{r7}
 8000fe4:	4770      	bx	lr

08000fe6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fe6:	b580      	push	{r7, lr}
 8000fe8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fea:	f000 f8a9 	bl	8001140 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fee:	bf00      	nop
 8000ff0:	bd80      	pop	{r7, pc}
	...

08000ff4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000ff8:	4802      	ldr	r0, [pc, #8]	; (8001004 <USART1_IRQHandler+0x10>)
 8000ffa:	f001 f89f 	bl	800213c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000ffe:	bf00      	nop
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	20000028 	.word	0x20000028

08001008 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001008:	b480      	push	{r7}
 800100a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800100c:	bf00      	nop
 800100e:	46bd      	mov	sp, r7
 8001010:	bc80      	pop	{r7}
 8001012:	4770      	bx	lr

08001014 <uart_receive>:
Ringbuffer ringbuff;
uint8_t a1,a2,a3,a4;
 

void uart_receive(uint8_t data_rx)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b082      	sub	sp, #8
 8001018:	af00      	add	r7, sp, #0
 800101a:	4603      	mov	r3, r0
 800101c:	71fb      	strb	r3, [r7, #7]
    ring_buff_push(&ringbuff,data_rx);
 800101e:	79fb      	ldrb	r3, [r7, #7]
 8001020:	4619      	mov	r1, r3
 8001022:	4803      	ldr	r0, [pc, #12]	; (8001030 <uart_receive+0x1c>)
 8001024:	f7ff f892 	bl	800014c <ring_buff_push>
}
 8001028:	bf00      	nop
 800102a:	3708      	adds	r7, #8
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}
 8001030:	2000067c 	.word	0x2000067c

08001034 <uart_available>:
uint16_t uart_available()
{
 8001034:	b580      	push	{r7, lr}
 8001036:	af00      	add	r7, sp, #0
    return ring_buff_available(&ringbuff);
 8001038:	4802      	ldr	r0, [pc, #8]	; (8001044 <uart_available+0x10>)
 800103a:	f7ff f8db 	bl	80001f4 <ring_buff_available>
 800103e:	4603      	mov	r3, r0
}
 8001040:	4618      	mov	r0, r3
 8001042:	bd80      	pop	{r7, pc}
 8001044:	2000067c 	.word	0x2000067c

08001048 <uart_read>:
uint8_t uart_read()
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0
    uint8_t data;
    ring_buff_pop(&ringbuff,&data);
 800104e:	1dfb      	adds	r3, r7, #7
 8001050:	4619      	mov	r1, r3
 8001052:	4804      	ldr	r0, [pc, #16]	; (8001064 <uart_read+0x1c>)
 8001054:	f7ff f8a2 	bl	800019c <ring_buff_pop>
    return data;
 8001058:	79fb      	ldrb	r3, [r7, #7]
}
 800105a:	4618      	mov	r0, r3
 800105c:	3708      	adds	r7, #8
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	2000067c 	.word	0x2000067c

08001068 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001068:	f7ff ffce 	bl	8001008 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800106c:	480b      	ldr	r0, [pc, #44]	; (800109c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800106e:	490c      	ldr	r1, [pc, #48]	; (80010a0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001070:	4a0c      	ldr	r2, [pc, #48]	; (80010a4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001072:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001074:	e002      	b.n	800107c <LoopCopyDataInit>

08001076 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001076:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001078:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800107a:	3304      	adds	r3, #4

0800107c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800107c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800107e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001080:	d3f9      	bcc.n	8001076 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001082:	4a09      	ldr	r2, [pc, #36]	; (80010a8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001084:	4c09      	ldr	r4, [pc, #36]	; (80010ac <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001086:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001088:	e001      	b.n	800108e <LoopFillZerobss>

0800108a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800108a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800108c:	3204      	adds	r2, #4

0800108e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800108e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001090:	d3fb      	bcc.n	800108a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001092:	f001 fd65 	bl	8002b60 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001096:	f7ff f945 	bl	8000324 <main>
  bx lr
 800109a:	4770      	bx	lr
  ldr r0, =_sdata
 800109c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010a0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80010a4:	08002c04 	.word	0x08002c04
  ldr r2, =_sbss
 80010a8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80010ac:	2000068c 	.word	0x2000068c

080010b0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80010b0:	e7fe      	b.n	80010b0 <ADC1_2_IRQHandler>
	...

080010b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010b8:	4b08      	ldr	r3, [pc, #32]	; (80010dc <HAL_Init+0x28>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	4a07      	ldr	r2, [pc, #28]	; (80010dc <HAL_Init+0x28>)
 80010be:	f043 0310 	orr.w	r3, r3, #16
 80010c2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010c4:	2003      	movs	r0, #3
 80010c6:	f000 f923 	bl	8001310 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010ca:	200f      	movs	r0, #15
 80010cc:	f000 f808 	bl	80010e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010d0:	f7ff fee2 	bl	8000e98 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010d4:	2300      	movs	r3, #0
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	40022000 	.word	0x40022000

080010e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010e8:	4b12      	ldr	r3, [pc, #72]	; (8001134 <HAL_InitTick+0x54>)
 80010ea:	681a      	ldr	r2, [r3, #0]
 80010ec:	4b12      	ldr	r3, [pc, #72]	; (8001138 <HAL_InitTick+0x58>)
 80010ee:	781b      	ldrb	r3, [r3, #0]
 80010f0:	4619      	mov	r1, r3
 80010f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80010fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80010fe:	4618      	mov	r0, r3
 8001100:	f000 f93b 	bl	800137a <HAL_SYSTICK_Config>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d001      	beq.n	800110e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800110a:	2301      	movs	r3, #1
 800110c:	e00e      	b.n	800112c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	2b0f      	cmp	r3, #15
 8001112:	d80a      	bhi.n	800112a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001114:	2200      	movs	r2, #0
 8001116:	6879      	ldr	r1, [r7, #4]
 8001118:	f04f 30ff 	mov.w	r0, #4294967295
 800111c:	f000 f903 	bl	8001326 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001120:	4a06      	ldr	r2, [pc, #24]	; (800113c <HAL_InitTick+0x5c>)
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001126:	2300      	movs	r3, #0
 8001128:	e000      	b.n	800112c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800112a:	2301      	movs	r3, #1
}
 800112c:	4618      	mov	r0, r3
 800112e:	3708      	adds	r7, #8
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}
 8001134:	20000000 	.word	0x20000000
 8001138:	20000008 	.word	0x20000008
 800113c:	20000004 	.word	0x20000004

08001140 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001140:	b480      	push	{r7}
 8001142:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001144:	4b05      	ldr	r3, [pc, #20]	; (800115c <HAL_IncTick+0x1c>)
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	461a      	mov	r2, r3
 800114a:	4b05      	ldr	r3, [pc, #20]	; (8001160 <HAL_IncTick+0x20>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	4413      	add	r3, r2
 8001150:	4a03      	ldr	r2, [pc, #12]	; (8001160 <HAL_IncTick+0x20>)
 8001152:	6013      	str	r3, [r2, #0]
}
 8001154:	bf00      	nop
 8001156:	46bd      	mov	sp, r7
 8001158:	bc80      	pop	{r7}
 800115a:	4770      	bx	lr
 800115c:	20000008 	.word	0x20000008
 8001160:	20000688 	.word	0x20000688

08001164 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0
  return uwTick;
 8001168:	4b02      	ldr	r3, [pc, #8]	; (8001174 <HAL_GetTick+0x10>)
 800116a:	681b      	ldr	r3, [r3, #0]
}
 800116c:	4618      	mov	r0, r3
 800116e:	46bd      	mov	sp, r7
 8001170:	bc80      	pop	{r7}
 8001172:	4770      	bx	lr
 8001174:	20000688 	.word	0x20000688

08001178 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001178:	b480      	push	{r7}
 800117a:	b085      	sub	sp, #20
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	f003 0307 	and.w	r3, r3, #7
 8001186:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001188:	4b0c      	ldr	r3, [pc, #48]	; (80011bc <__NVIC_SetPriorityGrouping+0x44>)
 800118a:	68db      	ldr	r3, [r3, #12]
 800118c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800118e:	68ba      	ldr	r2, [r7, #8]
 8001190:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001194:	4013      	ands	r3, r2
 8001196:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800119c:	68bb      	ldr	r3, [r7, #8]
 800119e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011a0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80011a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011aa:	4a04      	ldr	r2, [pc, #16]	; (80011bc <__NVIC_SetPriorityGrouping+0x44>)
 80011ac:	68bb      	ldr	r3, [r7, #8]
 80011ae:	60d3      	str	r3, [r2, #12]
}
 80011b0:	bf00      	nop
 80011b2:	3714      	adds	r7, #20
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bc80      	pop	{r7}
 80011b8:	4770      	bx	lr
 80011ba:	bf00      	nop
 80011bc:	e000ed00 	.word	0xe000ed00

080011c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011c4:	4b04      	ldr	r3, [pc, #16]	; (80011d8 <__NVIC_GetPriorityGrouping+0x18>)
 80011c6:	68db      	ldr	r3, [r3, #12]
 80011c8:	0a1b      	lsrs	r3, r3, #8
 80011ca:	f003 0307 	and.w	r3, r3, #7
}
 80011ce:	4618      	mov	r0, r3
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bc80      	pop	{r7}
 80011d4:	4770      	bx	lr
 80011d6:	bf00      	nop
 80011d8:	e000ed00 	.word	0xe000ed00

080011dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011dc:	b480      	push	{r7}
 80011de:	b083      	sub	sp, #12
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	4603      	mov	r3, r0
 80011e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	db0b      	blt.n	8001206 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011ee:	79fb      	ldrb	r3, [r7, #7]
 80011f0:	f003 021f 	and.w	r2, r3, #31
 80011f4:	4906      	ldr	r1, [pc, #24]	; (8001210 <__NVIC_EnableIRQ+0x34>)
 80011f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011fa:	095b      	lsrs	r3, r3, #5
 80011fc:	2001      	movs	r0, #1
 80011fe:	fa00 f202 	lsl.w	r2, r0, r2
 8001202:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001206:	bf00      	nop
 8001208:	370c      	adds	r7, #12
 800120a:	46bd      	mov	sp, r7
 800120c:	bc80      	pop	{r7}
 800120e:	4770      	bx	lr
 8001210:	e000e100 	.word	0xe000e100

08001214 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001214:	b480      	push	{r7}
 8001216:	b083      	sub	sp, #12
 8001218:	af00      	add	r7, sp, #0
 800121a:	4603      	mov	r3, r0
 800121c:	6039      	str	r1, [r7, #0]
 800121e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001220:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001224:	2b00      	cmp	r3, #0
 8001226:	db0a      	blt.n	800123e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	b2da      	uxtb	r2, r3
 800122c:	490c      	ldr	r1, [pc, #48]	; (8001260 <__NVIC_SetPriority+0x4c>)
 800122e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001232:	0112      	lsls	r2, r2, #4
 8001234:	b2d2      	uxtb	r2, r2
 8001236:	440b      	add	r3, r1
 8001238:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800123c:	e00a      	b.n	8001254 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	b2da      	uxtb	r2, r3
 8001242:	4908      	ldr	r1, [pc, #32]	; (8001264 <__NVIC_SetPriority+0x50>)
 8001244:	79fb      	ldrb	r3, [r7, #7]
 8001246:	f003 030f 	and.w	r3, r3, #15
 800124a:	3b04      	subs	r3, #4
 800124c:	0112      	lsls	r2, r2, #4
 800124e:	b2d2      	uxtb	r2, r2
 8001250:	440b      	add	r3, r1
 8001252:	761a      	strb	r2, [r3, #24]
}
 8001254:	bf00      	nop
 8001256:	370c      	adds	r7, #12
 8001258:	46bd      	mov	sp, r7
 800125a:	bc80      	pop	{r7}
 800125c:	4770      	bx	lr
 800125e:	bf00      	nop
 8001260:	e000e100 	.word	0xe000e100
 8001264:	e000ed00 	.word	0xe000ed00

08001268 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001268:	b480      	push	{r7}
 800126a:	b089      	sub	sp, #36	; 0x24
 800126c:	af00      	add	r7, sp, #0
 800126e:	60f8      	str	r0, [r7, #12]
 8001270:	60b9      	str	r1, [r7, #8]
 8001272:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	f003 0307 	and.w	r3, r3, #7
 800127a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800127c:	69fb      	ldr	r3, [r7, #28]
 800127e:	f1c3 0307 	rsb	r3, r3, #7
 8001282:	2b04      	cmp	r3, #4
 8001284:	bf28      	it	cs
 8001286:	2304      	movcs	r3, #4
 8001288:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800128a:	69fb      	ldr	r3, [r7, #28]
 800128c:	3304      	adds	r3, #4
 800128e:	2b06      	cmp	r3, #6
 8001290:	d902      	bls.n	8001298 <NVIC_EncodePriority+0x30>
 8001292:	69fb      	ldr	r3, [r7, #28]
 8001294:	3b03      	subs	r3, #3
 8001296:	e000      	b.n	800129a <NVIC_EncodePriority+0x32>
 8001298:	2300      	movs	r3, #0
 800129a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800129c:	f04f 32ff 	mov.w	r2, #4294967295
 80012a0:	69bb      	ldr	r3, [r7, #24]
 80012a2:	fa02 f303 	lsl.w	r3, r2, r3
 80012a6:	43da      	mvns	r2, r3
 80012a8:	68bb      	ldr	r3, [r7, #8]
 80012aa:	401a      	ands	r2, r3
 80012ac:	697b      	ldr	r3, [r7, #20]
 80012ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012b0:	f04f 31ff 	mov.w	r1, #4294967295
 80012b4:	697b      	ldr	r3, [r7, #20]
 80012b6:	fa01 f303 	lsl.w	r3, r1, r3
 80012ba:	43d9      	mvns	r1, r3
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012c0:	4313      	orrs	r3, r2
         );
}
 80012c2:	4618      	mov	r0, r3
 80012c4:	3724      	adds	r7, #36	; 0x24
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bc80      	pop	{r7}
 80012ca:	4770      	bx	lr

080012cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	3b01      	subs	r3, #1
 80012d8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80012dc:	d301      	bcc.n	80012e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012de:	2301      	movs	r3, #1
 80012e0:	e00f      	b.n	8001302 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012e2:	4a0a      	ldr	r2, [pc, #40]	; (800130c <SysTick_Config+0x40>)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	3b01      	subs	r3, #1
 80012e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012ea:	210f      	movs	r1, #15
 80012ec:	f04f 30ff 	mov.w	r0, #4294967295
 80012f0:	f7ff ff90 	bl	8001214 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012f4:	4b05      	ldr	r3, [pc, #20]	; (800130c <SysTick_Config+0x40>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012fa:	4b04      	ldr	r3, [pc, #16]	; (800130c <SysTick_Config+0x40>)
 80012fc:	2207      	movs	r2, #7
 80012fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001300:	2300      	movs	r3, #0
}
 8001302:	4618      	mov	r0, r3
 8001304:	3708      	adds	r7, #8
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	e000e010 	.word	0xe000e010

08001310 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b082      	sub	sp, #8
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001318:	6878      	ldr	r0, [r7, #4]
 800131a:	f7ff ff2d 	bl	8001178 <__NVIC_SetPriorityGrouping>
}
 800131e:	bf00      	nop
 8001320:	3708      	adds	r7, #8
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}

08001326 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001326:	b580      	push	{r7, lr}
 8001328:	b086      	sub	sp, #24
 800132a:	af00      	add	r7, sp, #0
 800132c:	4603      	mov	r3, r0
 800132e:	60b9      	str	r1, [r7, #8]
 8001330:	607a      	str	r2, [r7, #4]
 8001332:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001334:	2300      	movs	r3, #0
 8001336:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001338:	f7ff ff42 	bl	80011c0 <__NVIC_GetPriorityGrouping>
 800133c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800133e:	687a      	ldr	r2, [r7, #4]
 8001340:	68b9      	ldr	r1, [r7, #8]
 8001342:	6978      	ldr	r0, [r7, #20]
 8001344:	f7ff ff90 	bl	8001268 <NVIC_EncodePriority>
 8001348:	4602      	mov	r2, r0
 800134a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800134e:	4611      	mov	r1, r2
 8001350:	4618      	mov	r0, r3
 8001352:	f7ff ff5f 	bl	8001214 <__NVIC_SetPriority>
}
 8001356:	bf00      	nop
 8001358:	3718      	adds	r7, #24
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}

0800135e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800135e:	b580      	push	{r7, lr}
 8001360:	b082      	sub	sp, #8
 8001362:	af00      	add	r7, sp, #0
 8001364:	4603      	mov	r3, r0
 8001366:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001368:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800136c:	4618      	mov	r0, r3
 800136e:	f7ff ff35 	bl	80011dc <__NVIC_EnableIRQ>
}
 8001372:	bf00      	nop
 8001374:	3708      	adds	r7, #8
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}

0800137a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800137a:	b580      	push	{r7, lr}
 800137c:	b082      	sub	sp, #8
 800137e:	af00      	add	r7, sp, #0
 8001380:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001382:	6878      	ldr	r0, [r7, #4]
 8001384:	f7ff ffa2 	bl	80012cc <SysTick_Config>
 8001388:	4603      	mov	r3, r0
}
 800138a:	4618      	mov	r0, r3
 800138c:	3708      	adds	r7, #8
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}

08001392 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001392:	b480      	push	{r7}
 8001394:	b085      	sub	sp, #20
 8001396:	af00      	add	r7, sp, #0
 8001398:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800139a:	2300      	movs	r3, #0
 800139c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80013a4:	b2db      	uxtb	r3, r3
 80013a6:	2b02      	cmp	r3, #2
 80013a8:	d008      	beq.n	80013bc <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	2204      	movs	r2, #4
 80013ae:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	2200      	movs	r2, #0
 80013b4:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80013b8:	2301      	movs	r3, #1
 80013ba:	e020      	b.n	80013fe <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	681a      	ldr	r2, [r3, #0]
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	f022 020e 	bic.w	r2, r2, #14
 80013ca:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	681a      	ldr	r2, [r3, #0]
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f022 0201 	bic.w	r2, r2, #1
 80013da:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013e4:	2101      	movs	r1, #1
 80013e6:	fa01 f202 	lsl.w	r2, r1, r2
 80013ea:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	2201      	movs	r2, #1
 80013f0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	2200      	movs	r2, #0
 80013f8:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80013fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80013fe:	4618      	mov	r0, r3
 8001400:	3714      	adds	r7, #20
 8001402:	46bd      	mov	sp, r7
 8001404:	bc80      	pop	{r7}
 8001406:	4770      	bx	lr

08001408 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001408:	b580      	push	{r7, lr}
 800140a:	b084      	sub	sp, #16
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001410:	2300      	movs	r3, #0
 8001412:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800141a:	b2db      	uxtb	r3, r3
 800141c:	2b02      	cmp	r3, #2
 800141e:	d005      	beq.n	800142c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	2204      	movs	r2, #4
 8001424:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001426:	2301      	movs	r3, #1
 8001428:	73fb      	strb	r3, [r7, #15]
 800142a:	e051      	b.n	80014d0 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	681a      	ldr	r2, [r3, #0]
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f022 020e 	bic.w	r2, r2, #14
 800143a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	681a      	ldr	r2, [r3, #0]
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f022 0201 	bic.w	r2, r2, #1
 800144a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	4a22      	ldr	r2, [pc, #136]	; (80014dc <HAL_DMA_Abort_IT+0xd4>)
 8001452:	4293      	cmp	r3, r2
 8001454:	d029      	beq.n	80014aa <HAL_DMA_Abort_IT+0xa2>
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	4a21      	ldr	r2, [pc, #132]	; (80014e0 <HAL_DMA_Abort_IT+0xd8>)
 800145c:	4293      	cmp	r3, r2
 800145e:	d022      	beq.n	80014a6 <HAL_DMA_Abort_IT+0x9e>
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	4a1f      	ldr	r2, [pc, #124]	; (80014e4 <HAL_DMA_Abort_IT+0xdc>)
 8001466:	4293      	cmp	r3, r2
 8001468:	d01a      	beq.n	80014a0 <HAL_DMA_Abort_IT+0x98>
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	4a1e      	ldr	r2, [pc, #120]	; (80014e8 <HAL_DMA_Abort_IT+0xe0>)
 8001470:	4293      	cmp	r3, r2
 8001472:	d012      	beq.n	800149a <HAL_DMA_Abort_IT+0x92>
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4a1c      	ldr	r2, [pc, #112]	; (80014ec <HAL_DMA_Abort_IT+0xe4>)
 800147a:	4293      	cmp	r3, r2
 800147c:	d00a      	beq.n	8001494 <HAL_DMA_Abort_IT+0x8c>
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	4a1b      	ldr	r2, [pc, #108]	; (80014f0 <HAL_DMA_Abort_IT+0xe8>)
 8001484:	4293      	cmp	r3, r2
 8001486:	d102      	bne.n	800148e <HAL_DMA_Abort_IT+0x86>
 8001488:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800148c:	e00e      	b.n	80014ac <HAL_DMA_Abort_IT+0xa4>
 800148e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001492:	e00b      	b.n	80014ac <HAL_DMA_Abort_IT+0xa4>
 8001494:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001498:	e008      	b.n	80014ac <HAL_DMA_Abort_IT+0xa4>
 800149a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800149e:	e005      	b.n	80014ac <HAL_DMA_Abort_IT+0xa4>
 80014a0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80014a4:	e002      	b.n	80014ac <HAL_DMA_Abort_IT+0xa4>
 80014a6:	2310      	movs	r3, #16
 80014a8:	e000      	b.n	80014ac <HAL_DMA_Abort_IT+0xa4>
 80014aa:	2301      	movs	r3, #1
 80014ac:	4a11      	ldr	r2, [pc, #68]	; (80014f4 <HAL_DMA_Abort_IT+0xec>)
 80014ae:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2201      	movs	r2, #1
 80014b4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	2200      	movs	r2, #0
 80014bc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d003      	beq.n	80014d0 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80014cc:	6878      	ldr	r0, [r7, #4]
 80014ce:	4798      	blx	r3
    } 
  }
  return status;
 80014d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80014d2:	4618      	mov	r0, r3
 80014d4:	3710      	adds	r7, #16
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	40020008 	.word	0x40020008
 80014e0:	4002001c 	.word	0x4002001c
 80014e4:	40020030 	.word	0x40020030
 80014e8:	40020044 	.word	0x40020044
 80014ec:	40020058 	.word	0x40020058
 80014f0:	4002006c 	.word	0x4002006c
 80014f4:	40020000 	.word	0x40020000

080014f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b08b      	sub	sp, #44	; 0x2c
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
 8001500:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001502:	2300      	movs	r3, #0
 8001504:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001506:	2300      	movs	r3, #0
 8001508:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800150a:	e169      	b.n	80017e0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800150c:	2201      	movs	r2, #1
 800150e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001510:	fa02 f303 	lsl.w	r3, r2, r3
 8001514:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	69fa      	ldr	r2, [r7, #28]
 800151c:	4013      	ands	r3, r2
 800151e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001520:	69ba      	ldr	r2, [r7, #24]
 8001522:	69fb      	ldr	r3, [r7, #28]
 8001524:	429a      	cmp	r2, r3
 8001526:	f040 8158 	bne.w	80017da <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	685b      	ldr	r3, [r3, #4]
 800152e:	4a9a      	ldr	r2, [pc, #616]	; (8001798 <HAL_GPIO_Init+0x2a0>)
 8001530:	4293      	cmp	r3, r2
 8001532:	d05e      	beq.n	80015f2 <HAL_GPIO_Init+0xfa>
 8001534:	4a98      	ldr	r2, [pc, #608]	; (8001798 <HAL_GPIO_Init+0x2a0>)
 8001536:	4293      	cmp	r3, r2
 8001538:	d875      	bhi.n	8001626 <HAL_GPIO_Init+0x12e>
 800153a:	4a98      	ldr	r2, [pc, #608]	; (800179c <HAL_GPIO_Init+0x2a4>)
 800153c:	4293      	cmp	r3, r2
 800153e:	d058      	beq.n	80015f2 <HAL_GPIO_Init+0xfa>
 8001540:	4a96      	ldr	r2, [pc, #600]	; (800179c <HAL_GPIO_Init+0x2a4>)
 8001542:	4293      	cmp	r3, r2
 8001544:	d86f      	bhi.n	8001626 <HAL_GPIO_Init+0x12e>
 8001546:	4a96      	ldr	r2, [pc, #600]	; (80017a0 <HAL_GPIO_Init+0x2a8>)
 8001548:	4293      	cmp	r3, r2
 800154a:	d052      	beq.n	80015f2 <HAL_GPIO_Init+0xfa>
 800154c:	4a94      	ldr	r2, [pc, #592]	; (80017a0 <HAL_GPIO_Init+0x2a8>)
 800154e:	4293      	cmp	r3, r2
 8001550:	d869      	bhi.n	8001626 <HAL_GPIO_Init+0x12e>
 8001552:	4a94      	ldr	r2, [pc, #592]	; (80017a4 <HAL_GPIO_Init+0x2ac>)
 8001554:	4293      	cmp	r3, r2
 8001556:	d04c      	beq.n	80015f2 <HAL_GPIO_Init+0xfa>
 8001558:	4a92      	ldr	r2, [pc, #584]	; (80017a4 <HAL_GPIO_Init+0x2ac>)
 800155a:	4293      	cmp	r3, r2
 800155c:	d863      	bhi.n	8001626 <HAL_GPIO_Init+0x12e>
 800155e:	4a92      	ldr	r2, [pc, #584]	; (80017a8 <HAL_GPIO_Init+0x2b0>)
 8001560:	4293      	cmp	r3, r2
 8001562:	d046      	beq.n	80015f2 <HAL_GPIO_Init+0xfa>
 8001564:	4a90      	ldr	r2, [pc, #576]	; (80017a8 <HAL_GPIO_Init+0x2b0>)
 8001566:	4293      	cmp	r3, r2
 8001568:	d85d      	bhi.n	8001626 <HAL_GPIO_Init+0x12e>
 800156a:	2b12      	cmp	r3, #18
 800156c:	d82a      	bhi.n	80015c4 <HAL_GPIO_Init+0xcc>
 800156e:	2b12      	cmp	r3, #18
 8001570:	d859      	bhi.n	8001626 <HAL_GPIO_Init+0x12e>
 8001572:	a201      	add	r2, pc, #4	; (adr r2, 8001578 <HAL_GPIO_Init+0x80>)
 8001574:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001578:	080015f3 	.word	0x080015f3
 800157c:	080015cd 	.word	0x080015cd
 8001580:	080015df 	.word	0x080015df
 8001584:	08001621 	.word	0x08001621
 8001588:	08001627 	.word	0x08001627
 800158c:	08001627 	.word	0x08001627
 8001590:	08001627 	.word	0x08001627
 8001594:	08001627 	.word	0x08001627
 8001598:	08001627 	.word	0x08001627
 800159c:	08001627 	.word	0x08001627
 80015a0:	08001627 	.word	0x08001627
 80015a4:	08001627 	.word	0x08001627
 80015a8:	08001627 	.word	0x08001627
 80015ac:	08001627 	.word	0x08001627
 80015b0:	08001627 	.word	0x08001627
 80015b4:	08001627 	.word	0x08001627
 80015b8:	08001627 	.word	0x08001627
 80015bc:	080015d5 	.word	0x080015d5
 80015c0:	080015e9 	.word	0x080015e9
 80015c4:	4a79      	ldr	r2, [pc, #484]	; (80017ac <HAL_GPIO_Init+0x2b4>)
 80015c6:	4293      	cmp	r3, r2
 80015c8:	d013      	beq.n	80015f2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80015ca:	e02c      	b.n	8001626 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	68db      	ldr	r3, [r3, #12]
 80015d0:	623b      	str	r3, [r7, #32]
          break;
 80015d2:	e029      	b.n	8001628 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	68db      	ldr	r3, [r3, #12]
 80015d8:	3304      	adds	r3, #4
 80015da:	623b      	str	r3, [r7, #32]
          break;
 80015dc:	e024      	b.n	8001628 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	68db      	ldr	r3, [r3, #12]
 80015e2:	3308      	adds	r3, #8
 80015e4:	623b      	str	r3, [r7, #32]
          break;
 80015e6:	e01f      	b.n	8001628 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	68db      	ldr	r3, [r3, #12]
 80015ec:	330c      	adds	r3, #12
 80015ee:	623b      	str	r3, [r7, #32]
          break;
 80015f0:	e01a      	b.n	8001628 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	689b      	ldr	r3, [r3, #8]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d102      	bne.n	8001600 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80015fa:	2304      	movs	r3, #4
 80015fc:	623b      	str	r3, [r7, #32]
          break;
 80015fe:	e013      	b.n	8001628 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	689b      	ldr	r3, [r3, #8]
 8001604:	2b01      	cmp	r3, #1
 8001606:	d105      	bne.n	8001614 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001608:	2308      	movs	r3, #8
 800160a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	69fa      	ldr	r2, [r7, #28]
 8001610:	611a      	str	r2, [r3, #16]
          break;
 8001612:	e009      	b.n	8001628 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001614:	2308      	movs	r3, #8
 8001616:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	69fa      	ldr	r2, [r7, #28]
 800161c:	615a      	str	r2, [r3, #20]
          break;
 800161e:	e003      	b.n	8001628 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001620:	2300      	movs	r3, #0
 8001622:	623b      	str	r3, [r7, #32]
          break;
 8001624:	e000      	b.n	8001628 <HAL_GPIO_Init+0x130>
          break;
 8001626:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001628:	69bb      	ldr	r3, [r7, #24]
 800162a:	2bff      	cmp	r3, #255	; 0xff
 800162c:	d801      	bhi.n	8001632 <HAL_GPIO_Init+0x13a>
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	e001      	b.n	8001636 <HAL_GPIO_Init+0x13e>
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	3304      	adds	r3, #4
 8001636:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001638:	69bb      	ldr	r3, [r7, #24]
 800163a:	2bff      	cmp	r3, #255	; 0xff
 800163c:	d802      	bhi.n	8001644 <HAL_GPIO_Init+0x14c>
 800163e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001640:	009b      	lsls	r3, r3, #2
 8001642:	e002      	b.n	800164a <HAL_GPIO_Init+0x152>
 8001644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001646:	3b08      	subs	r3, #8
 8001648:	009b      	lsls	r3, r3, #2
 800164a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800164c:	697b      	ldr	r3, [r7, #20]
 800164e:	681a      	ldr	r2, [r3, #0]
 8001650:	210f      	movs	r1, #15
 8001652:	693b      	ldr	r3, [r7, #16]
 8001654:	fa01 f303 	lsl.w	r3, r1, r3
 8001658:	43db      	mvns	r3, r3
 800165a:	401a      	ands	r2, r3
 800165c:	6a39      	ldr	r1, [r7, #32]
 800165e:	693b      	ldr	r3, [r7, #16]
 8001660:	fa01 f303 	lsl.w	r3, r1, r3
 8001664:	431a      	orrs	r2, r3
 8001666:	697b      	ldr	r3, [r7, #20]
 8001668:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001672:	2b00      	cmp	r3, #0
 8001674:	f000 80b1 	beq.w	80017da <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001678:	4b4d      	ldr	r3, [pc, #308]	; (80017b0 <HAL_GPIO_Init+0x2b8>)
 800167a:	699b      	ldr	r3, [r3, #24]
 800167c:	4a4c      	ldr	r2, [pc, #304]	; (80017b0 <HAL_GPIO_Init+0x2b8>)
 800167e:	f043 0301 	orr.w	r3, r3, #1
 8001682:	6193      	str	r3, [r2, #24]
 8001684:	4b4a      	ldr	r3, [pc, #296]	; (80017b0 <HAL_GPIO_Init+0x2b8>)
 8001686:	699b      	ldr	r3, [r3, #24]
 8001688:	f003 0301 	and.w	r3, r3, #1
 800168c:	60bb      	str	r3, [r7, #8]
 800168e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001690:	4a48      	ldr	r2, [pc, #288]	; (80017b4 <HAL_GPIO_Init+0x2bc>)
 8001692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001694:	089b      	lsrs	r3, r3, #2
 8001696:	3302      	adds	r3, #2
 8001698:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800169c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800169e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016a0:	f003 0303 	and.w	r3, r3, #3
 80016a4:	009b      	lsls	r3, r3, #2
 80016a6:	220f      	movs	r2, #15
 80016a8:	fa02 f303 	lsl.w	r3, r2, r3
 80016ac:	43db      	mvns	r3, r3
 80016ae:	68fa      	ldr	r2, [r7, #12]
 80016b0:	4013      	ands	r3, r2
 80016b2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	4a40      	ldr	r2, [pc, #256]	; (80017b8 <HAL_GPIO_Init+0x2c0>)
 80016b8:	4293      	cmp	r3, r2
 80016ba:	d013      	beq.n	80016e4 <HAL_GPIO_Init+0x1ec>
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	4a3f      	ldr	r2, [pc, #252]	; (80017bc <HAL_GPIO_Init+0x2c4>)
 80016c0:	4293      	cmp	r3, r2
 80016c2:	d00d      	beq.n	80016e0 <HAL_GPIO_Init+0x1e8>
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	4a3e      	ldr	r2, [pc, #248]	; (80017c0 <HAL_GPIO_Init+0x2c8>)
 80016c8:	4293      	cmp	r3, r2
 80016ca:	d007      	beq.n	80016dc <HAL_GPIO_Init+0x1e4>
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	4a3d      	ldr	r2, [pc, #244]	; (80017c4 <HAL_GPIO_Init+0x2cc>)
 80016d0:	4293      	cmp	r3, r2
 80016d2:	d101      	bne.n	80016d8 <HAL_GPIO_Init+0x1e0>
 80016d4:	2303      	movs	r3, #3
 80016d6:	e006      	b.n	80016e6 <HAL_GPIO_Init+0x1ee>
 80016d8:	2304      	movs	r3, #4
 80016da:	e004      	b.n	80016e6 <HAL_GPIO_Init+0x1ee>
 80016dc:	2302      	movs	r3, #2
 80016de:	e002      	b.n	80016e6 <HAL_GPIO_Init+0x1ee>
 80016e0:	2301      	movs	r3, #1
 80016e2:	e000      	b.n	80016e6 <HAL_GPIO_Init+0x1ee>
 80016e4:	2300      	movs	r3, #0
 80016e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80016e8:	f002 0203 	and.w	r2, r2, #3
 80016ec:	0092      	lsls	r2, r2, #2
 80016ee:	4093      	lsls	r3, r2
 80016f0:	68fa      	ldr	r2, [r7, #12]
 80016f2:	4313      	orrs	r3, r2
 80016f4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80016f6:	492f      	ldr	r1, [pc, #188]	; (80017b4 <HAL_GPIO_Init+0x2bc>)
 80016f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016fa:	089b      	lsrs	r3, r3, #2
 80016fc:	3302      	adds	r3, #2
 80016fe:	68fa      	ldr	r2, [r7, #12]
 8001700:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800170c:	2b00      	cmp	r3, #0
 800170e:	d006      	beq.n	800171e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001710:	4b2d      	ldr	r3, [pc, #180]	; (80017c8 <HAL_GPIO_Init+0x2d0>)
 8001712:	689a      	ldr	r2, [r3, #8]
 8001714:	492c      	ldr	r1, [pc, #176]	; (80017c8 <HAL_GPIO_Init+0x2d0>)
 8001716:	69bb      	ldr	r3, [r7, #24]
 8001718:	4313      	orrs	r3, r2
 800171a:	608b      	str	r3, [r1, #8]
 800171c:	e006      	b.n	800172c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800171e:	4b2a      	ldr	r3, [pc, #168]	; (80017c8 <HAL_GPIO_Init+0x2d0>)
 8001720:	689a      	ldr	r2, [r3, #8]
 8001722:	69bb      	ldr	r3, [r7, #24]
 8001724:	43db      	mvns	r3, r3
 8001726:	4928      	ldr	r1, [pc, #160]	; (80017c8 <HAL_GPIO_Init+0x2d0>)
 8001728:	4013      	ands	r3, r2
 800172a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	685b      	ldr	r3, [r3, #4]
 8001730:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001734:	2b00      	cmp	r3, #0
 8001736:	d006      	beq.n	8001746 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001738:	4b23      	ldr	r3, [pc, #140]	; (80017c8 <HAL_GPIO_Init+0x2d0>)
 800173a:	68da      	ldr	r2, [r3, #12]
 800173c:	4922      	ldr	r1, [pc, #136]	; (80017c8 <HAL_GPIO_Init+0x2d0>)
 800173e:	69bb      	ldr	r3, [r7, #24]
 8001740:	4313      	orrs	r3, r2
 8001742:	60cb      	str	r3, [r1, #12]
 8001744:	e006      	b.n	8001754 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001746:	4b20      	ldr	r3, [pc, #128]	; (80017c8 <HAL_GPIO_Init+0x2d0>)
 8001748:	68da      	ldr	r2, [r3, #12]
 800174a:	69bb      	ldr	r3, [r7, #24]
 800174c:	43db      	mvns	r3, r3
 800174e:	491e      	ldr	r1, [pc, #120]	; (80017c8 <HAL_GPIO_Init+0x2d0>)
 8001750:	4013      	ands	r3, r2
 8001752:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	685b      	ldr	r3, [r3, #4]
 8001758:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800175c:	2b00      	cmp	r3, #0
 800175e:	d006      	beq.n	800176e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001760:	4b19      	ldr	r3, [pc, #100]	; (80017c8 <HAL_GPIO_Init+0x2d0>)
 8001762:	685a      	ldr	r2, [r3, #4]
 8001764:	4918      	ldr	r1, [pc, #96]	; (80017c8 <HAL_GPIO_Init+0x2d0>)
 8001766:	69bb      	ldr	r3, [r7, #24]
 8001768:	4313      	orrs	r3, r2
 800176a:	604b      	str	r3, [r1, #4]
 800176c:	e006      	b.n	800177c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800176e:	4b16      	ldr	r3, [pc, #88]	; (80017c8 <HAL_GPIO_Init+0x2d0>)
 8001770:	685a      	ldr	r2, [r3, #4]
 8001772:	69bb      	ldr	r3, [r7, #24]
 8001774:	43db      	mvns	r3, r3
 8001776:	4914      	ldr	r1, [pc, #80]	; (80017c8 <HAL_GPIO_Init+0x2d0>)
 8001778:	4013      	ands	r3, r2
 800177a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001784:	2b00      	cmp	r3, #0
 8001786:	d021      	beq.n	80017cc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001788:	4b0f      	ldr	r3, [pc, #60]	; (80017c8 <HAL_GPIO_Init+0x2d0>)
 800178a:	681a      	ldr	r2, [r3, #0]
 800178c:	490e      	ldr	r1, [pc, #56]	; (80017c8 <HAL_GPIO_Init+0x2d0>)
 800178e:	69bb      	ldr	r3, [r7, #24]
 8001790:	4313      	orrs	r3, r2
 8001792:	600b      	str	r3, [r1, #0]
 8001794:	e021      	b.n	80017da <HAL_GPIO_Init+0x2e2>
 8001796:	bf00      	nop
 8001798:	10320000 	.word	0x10320000
 800179c:	10310000 	.word	0x10310000
 80017a0:	10220000 	.word	0x10220000
 80017a4:	10210000 	.word	0x10210000
 80017a8:	10120000 	.word	0x10120000
 80017ac:	10110000 	.word	0x10110000
 80017b0:	40021000 	.word	0x40021000
 80017b4:	40010000 	.word	0x40010000
 80017b8:	40010800 	.word	0x40010800
 80017bc:	40010c00 	.word	0x40010c00
 80017c0:	40011000 	.word	0x40011000
 80017c4:	40011400 	.word	0x40011400
 80017c8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80017cc:	4b0b      	ldr	r3, [pc, #44]	; (80017fc <HAL_GPIO_Init+0x304>)
 80017ce:	681a      	ldr	r2, [r3, #0]
 80017d0:	69bb      	ldr	r3, [r7, #24]
 80017d2:	43db      	mvns	r3, r3
 80017d4:	4909      	ldr	r1, [pc, #36]	; (80017fc <HAL_GPIO_Init+0x304>)
 80017d6:	4013      	ands	r3, r2
 80017d8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80017da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017dc:	3301      	adds	r3, #1
 80017de:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	681a      	ldr	r2, [r3, #0]
 80017e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017e6:	fa22 f303 	lsr.w	r3, r2, r3
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	f47f ae8e 	bne.w	800150c <HAL_GPIO_Init+0x14>
  }
}
 80017f0:	bf00      	nop
 80017f2:	bf00      	nop
 80017f4:	372c      	adds	r7, #44	; 0x2c
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bc80      	pop	{r7}
 80017fa:	4770      	bx	lr
 80017fc:	40010400 	.word	0x40010400

08001800 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001800:	b480      	push	{r7}
 8001802:	b083      	sub	sp, #12
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
 8001808:	460b      	mov	r3, r1
 800180a:	807b      	strh	r3, [r7, #2]
 800180c:	4613      	mov	r3, r2
 800180e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001810:	787b      	ldrb	r3, [r7, #1]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d003      	beq.n	800181e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001816:	887a      	ldrh	r2, [r7, #2]
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800181c:	e003      	b.n	8001826 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800181e:	887b      	ldrh	r3, [r7, #2]
 8001820:	041a      	lsls	r2, r3, #16
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	611a      	str	r2, [r3, #16]
}
 8001826:	bf00      	nop
 8001828:	370c      	adds	r7, #12
 800182a:	46bd      	mov	sp, r7
 800182c:	bc80      	pop	{r7}
 800182e:	4770      	bx	lr

08001830 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b086      	sub	sp, #24
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	2b00      	cmp	r3, #0
 800183c:	d101      	bne.n	8001842 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800183e:	2301      	movs	r3, #1
 8001840:	e272      	b.n	8001d28 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f003 0301 	and.w	r3, r3, #1
 800184a:	2b00      	cmp	r3, #0
 800184c:	f000 8087 	beq.w	800195e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001850:	4b92      	ldr	r3, [pc, #584]	; (8001a9c <HAL_RCC_OscConfig+0x26c>)
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	f003 030c 	and.w	r3, r3, #12
 8001858:	2b04      	cmp	r3, #4
 800185a:	d00c      	beq.n	8001876 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800185c:	4b8f      	ldr	r3, [pc, #572]	; (8001a9c <HAL_RCC_OscConfig+0x26c>)
 800185e:	685b      	ldr	r3, [r3, #4]
 8001860:	f003 030c 	and.w	r3, r3, #12
 8001864:	2b08      	cmp	r3, #8
 8001866:	d112      	bne.n	800188e <HAL_RCC_OscConfig+0x5e>
 8001868:	4b8c      	ldr	r3, [pc, #560]	; (8001a9c <HAL_RCC_OscConfig+0x26c>)
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001870:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001874:	d10b      	bne.n	800188e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001876:	4b89      	ldr	r3, [pc, #548]	; (8001a9c <HAL_RCC_OscConfig+0x26c>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800187e:	2b00      	cmp	r3, #0
 8001880:	d06c      	beq.n	800195c <HAL_RCC_OscConfig+0x12c>
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	2b00      	cmp	r3, #0
 8001888:	d168      	bne.n	800195c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800188a:	2301      	movs	r3, #1
 800188c:	e24c      	b.n	8001d28 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001896:	d106      	bne.n	80018a6 <HAL_RCC_OscConfig+0x76>
 8001898:	4b80      	ldr	r3, [pc, #512]	; (8001a9c <HAL_RCC_OscConfig+0x26c>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4a7f      	ldr	r2, [pc, #508]	; (8001a9c <HAL_RCC_OscConfig+0x26c>)
 800189e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018a2:	6013      	str	r3, [r2, #0]
 80018a4:	e02e      	b.n	8001904 <HAL_RCC_OscConfig+0xd4>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d10c      	bne.n	80018c8 <HAL_RCC_OscConfig+0x98>
 80018ae:	4b7b      	ldr	r3, [pc, #492]	; (8001a9c <HAL_RCC_OscConfig+0x26c>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4a7a      	ldr	r2, [pc, #488]	; (8001a9c <HAL_RCC_OscConfig+0x26c>)
 80018b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018b8:	6013      	str	r3, [r2, #0]
 80018ba:	4b78      	ldr	r3, [pc, #480]	; (8001a9c <HAL_RCC_OscConfig+0x26c>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	4a77      	ldr	r2, [pc, #476]	; (8001a9c <HAL_RCC_OscConfig+0x26c>)
 80018c0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80018c4:	6013      	str	r3, [r2, #0]
 80018c6:	e01d      	b.n	8001904 <HAL_RCC_OscConfig+0xd4>
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	685b      	ldr	r3, [r3, #4]
 80018cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80018d0:	d10c      	bne.n	80018ec <HAL_RCC_OscConfig+0xbc>
 80018d2:	4b72      	ldr	r3, [pc, #456]	; (8001a9c <HAL_RCC_OscConfig+0x26c>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4a71      	ldr	r2, [pc, #452]	; (8001a9c <HAL_RCC_OscConfig+0x26c>)
 80018d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80018dc:	6013      	str	r3, [r2, #0]
 80018de:	4b6f      	ldr	r3, [pc, #444]	; (8001a9c <HAL_RCC_OscConfig+0x26c>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	4a6e      	ldr	r2, [pc, #440]	; (8001a9c <HAL_RCC_OscConfig+0x26c>)
 80018e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018e8:	6013      	str	r3, [r2, #0]
 80018ea:	e00b      	b.n	8001904 <HAL_RCC_OscConfig+0xd4>
 80018ec:	4b6b      	ldr	r3, [pc, #428]	; (8001a9c <HAL_RCC_OscConfig+0x26c>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4a6a      	ldr	r2, [pc, #424]	; (8001a9c <HAL_RCC_OscConfig+0x26c>)
 80018f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018f6:	6013      	str	r3, [r2, #0]
 80018f8:	4b68      	ldr	r3, [pc, #416]	; (8001a9c <HAL_RCC_OscConfig+0x26c>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4a67      	ldr	r2, [pc, #412]	; (8001a9c <HAL_RCC_OscConfig+0x26c>)
 80018fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001902:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d013      	beq.n	8001934 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800190c:	f7ff fc2a 	bl	8001164 <HAL_GetTick>
 8001910:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001912:	e008      	b.n	8001926 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001914:	f7ff fc26 	bl	8001164 <HAL_GetTick>
 8001918:	4602      	mov	r2, r0
 800191a:	693b      	ldr	r3, [r7, #16]
 800191c:	1ad3      	subs	r3, r2, r3
 800191e:	2b64      	cmp	r3, #100	; 0x64
 8001920:	d901      	bls.n	8001926 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001922:	2303      	movs	r3, #3
 8001924:	e200      	b.n	8001d28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001926:	4b5d      	ldr	r3, [pc, #372]	; (8001a9c <HAL_RCC_OscConfig+0x26c>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800192e:	2b00      	cmp	r3, #0
 8001930:	d0f0      	beq.n	8001914 <HAL_RCC_OscConfig+0xe4>
 8001932:	e014      	b.n	800195e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001934:	f7ff fc16 	bl	8001164 <HAL_GetTick>
 8001938:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800193a:	e008      	b.n	800194e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800193c:	f7ff fc12 	bl	8001164 <HAL_GetTick>
 8001940:	4602      	mov	r2, r0
 8001942:	693b      	ldr	r3, [r7, #16]
 8001944:	1ad3      	subs	r3, r2, r3
 8001946:	2b64      	cmp	r3, #100	; 0x64
 8001948:	d901      	bls.n	800194e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800194a:	2303      	movs	r3, #3
 800194c:	e1ec      	b.n	8001d28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800194e:	4b53      	ldr	r3, [pc, #332]	; (8001a9c <HAL_RCC_OscConfig+0x26c>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001956:	2b00      	cmp	r3, #0
 8001958:	d1f0      	bne.n	800193c <HAL_RCC_OscConfig+0x10c>
 800195a:	e000      	b.n	800195e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800195c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f003 0302 	and.w	r3, r3, #2
 8001966:	2b00      	cmp	r3, #0
 8001968:	d063      	beq.n	8001a32 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800196a:	4b4c      	ldr	r3, [pc, #304]	; (8001a9c <HAL_RCC_OscConfig+0x26c>)
 800196c:	685b      	ldr	r3, [r3, #4]
 800196e:	f003 030c 	and.w	r3, r3, #12
 8001972:	2b00      	cmp	r3, #0
 8001974:	d00b      	beq.n	800198e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001976:	4b49      	ldr	r3, [pc, #292]	; (8001a9c <HAL_RCC_OscConfig+0x26c>)
 8001978:	685b      	ldr	r3, [r3, #4]
 800197a:	f003 030c 	and.w	r3, r3, #12
 800197e:	2b08      	cmp	r3, #8
 8001980:	d11c      	bne.n	80019bc <HAL_RCC_OscConfig+0x18c>
 8001982:	4b46      	ldr	r3, [pc, #280]	; (8001a9c <HAL_RCC_OscConfig+0x26c>)
 8001984:	685b      	ldr	r3, [r3, #4]
 8001986:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800198a:	2b00      	cmp	r3, #0
 800198c:	d116      	bne.n	80019bc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800198e:	4b43      	ldr	r3, [pc, #268]	; (8001a9c <HAL_RCC_OscConfig+0x26c>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f003 0302 	and.w	r3, r3, #2
 8001996:	2b00      	cmp	r3, #0
 8001998:	d005      	beq.n	80019a6 <HAL_RCC_OscConfig+0x176>
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	691b      	ldr	r3, [r3, #16]
 800199e:	2b01      	cmp	r3, #1
 80019a0:	d001      	beq.n	80019a6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80019a2:	2301      	movs	r3, #1
 80019a4:	e1c0      	b.n	8001d28 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019a6:	4b3d      	ldr	r3, [pc, #244]	; (8001a9c <HAL_RCC_OscConfig+0x26c>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	695b      	ldr	r3, [r3, #20]
 80019b2:	00db      	lsls	r3, r3, #3
 80019b4:	4939      	ldr	r1, [pc, #228]	; (8001a9c <HAL_RCC_OscConfig+0x26c>)
 80019b6:	4313      	orrs	r3, r2
 80019b8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019ba:	e03a      	b.n	8001a32 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	691b      	ldr	r3, [r3, #16]
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d020      	beq.n	8001a06 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80019c4:	4b36      	ldr	r3, [pc, #216]	; (8001aa0 <HAL_RCC_OscConfig+0x270>)
 80019c6:	2201      	movs	r2, #1
 80019c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019ca:	f7ff fbcb 	bl	8001164 <HAL_GetTick>
 80019ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019d0:	e008      	b.n	80019e4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019d2:	f7ff fbc7 	bl	8001164 <HAL_GetTick>
 80019d6:	4602      	mov	r2, r0
 80019d8:	693b      	ldr	r3, [r7, #16]
 80019da:	1ad3      	subs	r3, r2, r3
 80019dc:	2b02      	cmp	r3, #2
 80019de:	d901      	bls.n	80019e4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80019e0:	2303      	movs	r3, #3
 80019e2:	e1a1      	b.n	8001d28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019e4:	4b2d      	ldr	r3, [pc, #180]	; (8001a9c <HAL_RCC_OscConfig+0x26c>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f003 0302 	and.w	r3, r3, #2
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d0f0      	beq.n	80019d2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019f0:	4b2a      	ldr	r3, [pc, #168]	; (8001a9c <HAL_RCC_OscConfig+0x26c>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	695b      	ldr	r3, [r3, #20]
 80019fc:	00db      	lsls	r3, r3, #3
 80019fe:	4927      	ldr	r1, [pc, #156]	; (8001a9c <HAL_RCC_OscConfig+0x26c>)
 8001a00:	4313      	orrs	r3, r2
 8001a02:	600b      	str	r3, [r1, #0]
 8001a04:	e015      	b.n	8001a32 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a06:	4b26      	ldr	r3, [pc, #152]	; (8001aa0 <HAL_RCC_OscConfig+0x270>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a0c:	f7ff fbaa 	bl	8001164 <HAL_GetTick>
 8001a10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a12:	e008      	b.n	8001a26 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a14:	f7ff fba6 	bl	8001164 <HAL_GetTick>
 8001a18:	4602      	mov	r2, r0
 8001a1a:	693b      	ldr	r3, [r7, #16]
 8001a1c:	1ad3      	subs	r3, r2, r3
 8001a1e:	2b02      	cmp	r3, #2
 8001a20:	d901      	bls.n	8001a26 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001a22:	2303      	movs	r3, #3
 8001a24:	e180      	b.n	8001d28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a26:	4b1d      	ldr	r3, [pc, #116]	; (8001a9c <HAL_RCC_OscConfig+0x26c>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f003 0302 	and.w	r3, r3, #2
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d1f0      	bne.n	8001a14 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f003 0308 	and.w	r3, r3, #8
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d03a      	beq.n	8001ab4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	699b      	ldr	r3, [r3, #24]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d019      	beq.n	8001a7a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a46:	4b17      	ldr	r3, [pc, #92]	; (8001aa4 <HAL_RCC_OscConfig+0x274>)
 8001a48:	2201      	movs	r2, #1
 8001a4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a4c:	f7ff fb8a 	bl	8001164 <HAL_GetTick>
 8001a50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a52:	e008      	b.n	8001a66 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a54:	f7ff fb86 	bl	8001164 <HAL_GetTick>
 8001a58:	4602      	mov	r2, r0
 8001a5a:	693b      	ldr	r3, [r7, #16]
 8001a5c:	1ad3      	subs	r3, r2, r3
 8001a5e:	2b02      	cmp	r3, #2
 8001a60:	d901      	bls.n	8001a66 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001a62:	2303      	movs	r3, #3
 8001a64:	e160      	b.n	8001d28 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a66:	4b0d      	ldr	r3, [pc, #52]	; (8001a9c <HAL_RCC_OscConfig+0x26c>)
 8001a68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a6a:	f003 0302 	and.w	r3, r3, #2
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d0f0      	beq.n	8001a54 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001a72:	2001      	movs	r0, #1
 8001a74:	f000 face 	bl	8002014 <RCC_Delay>
 8001a78:	e01c      	b.n	8001ab4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a7a:	4b0a      	ldr	r3, [pc, #40]	; (8001aa4 <HAL_RCC_OscConfig+0x274>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a80:	f7ff fb70 	bl	8001164 <HAL_GetTick>
 8001a84:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a86:	e00f      	b.n	8001aa8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a88:	f7ff fb6c 	bl	8001164 <HAL_GetTick>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	693b      	ldr	r3, [r7, #16]
 8001a90:	1ad3      	subs	r3, r2, r3
 8001a92:	2b02      	cmp	r3, #2
 8001a94:	d908      	bls.n	8001aa8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001a96:	2303      	movs	r3, #3
 8001a98:	e146      	b.n	8001d28 <HAL_RCC_OscConfig+0x4f8>
 8001a9a:	bf00      	nop
 8001a9c:	40021000 	.word	0x40021000
 8001aa0:	42420000 	.word	0x42420000
 8001aa4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001aa8:	4b92      	ldr	r3, [pc, #584]	; (8001cf4 <HAL_RCC_OscConfig+0x4c4>)
 8001aaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aac:	f003 0302 	and.w	r3, r3, #2
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d1e9      	bne.n	8001a88 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f003 0304 	and.w	r3, r3, #4
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	f000 80a6 	beq.w	8001c0e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ac6:	4b8b      	ldr	r3, [pc, #556]	; (8001cf4 <HAL_RCC_OscConfig+0x4c4>)
 8001ac8:	69db      	ldr	r3, [r3, #28]
 8001aca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d10d      	bne.n	8001aee <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ad2:	4b88      	ldr	r3, [pc, #544]	; (8001cf4 <HAL_RCC_OscConfig+0x4c4>)
 8001ad4:	69db      	ldr	r3, [r3, #28]
 8001ad6:	4a87      	ldr	r2, [pc, #540]	; (8001cf4 <HAL_RCC_OscConfig+0x4c4>)
 8001ad8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001adc:	61d3      	str	r3, [r2, #28]
 8001ade:	4b85      	ldr	r3, [pc, #532]	; (8001cf4 <HAL_RCC_OscConfig+0x4c4>)
 8001ae0:	69db      	ldr	r3, [r3, #28]
 8001ae2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ae6:	60bb      	str	r3, [r7, #8]
 8001ae8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001aea:	2301      	movs	r3, #1
 8001aec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001aee:	4b82      	ldr	r3, [pc, #520]	; (8001cf8 <HAL_RCC_OscConfig+0x4c8>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d118      	bne.n	8001b2c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001afa:	4b7f      	ldr	r3, [pc, #508]	; (8001cf8 <HAL_RCC_OscConfig+0x4c8>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	4a7e      	ldr	r2, [pc, #504]	; (8001cf8 <HAL_RCC_OscConfig+0x4c8>)
 8001b00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b04:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b06:	f7ff fb2d 	bl	8001164 <HAL_GetTick>
 8001b0a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b0c:	e008      	b.n	8001b20 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b0e:	f7ff fb29 	bl	8001164 <HAL_GetTick>
 8001b12:	4602      	mov	r2, r0
 8001b14:	693b      	ldr	r3, [r7, #16]
 8001b16:	1ad3      	subs	r3, r2, r3
 8001b18:	2b64      	cmp	r3, #100	; 0x64
 8001b1a:	d901      	bls.n	8001b20 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001b1c:	2303      	movs	r3, #3
 8001b1e:	e103      	b.n	8001d28 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b20:	4b75      	ldr	r3, [pc, #468]	; (8001cf8 <HAL_RCC_OscConfig+0x4c8>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d0f0      	beq.n	8001b0e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	68db      	ldr	r3, [r3, #12]
 8001b30:	2b01      	cmp	r3, #1
 8001b32:	d106      	bne.n	8001b42 <HAL_RCC_OscConfig+0x312>
 8001b34:	4b6f      	ldr	r3, [pc, #444]	; (8001cf4 <HAL_RCC_OscConfig+0x4c4>)
 8001b36:	6a1b      	ldr	r3, [r3, #32]
 8001b38:	4a6e      	ldr	r2, [pc, #440]	; (8001cf4 <HAL_RCC_OscConfig+0x4c4>)
 8001b3a:	f043 0301 	orr.w	r3, r3, #1
 8001b3e:	6213      	str	r3, [r2, #32]
 8001b40:	e02d      	b.n	8001b9e <HAL_RCC_OscConfig+0x36e>
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	68db      	ldr	r3, [r3, #12]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d10c      	bne.n	8001b64 <HAL_RCC_OscConfig+0x334>
 8001b4a:	4b6a      	ldr	r3, [pc, #424]	; (8001cf4 <HAL_RCC_OscConfig+0x4c4>)
 8001b4c:	6a1b      	ldr	r3, [r3, #32]
 8001b4e:	4a69      	ldr	r2, [pc, #420]	; (8001cf4 <HAL_RCC_OscConfig+0x4c4>)
 8001b50:	f023 0301 	bic.w	r3, r3, #1
 8001b54:	6213      	str	r3, [r2, #32]
 8001b56:	4b67      	ldr	r3, [pc, #412]	; (8001cf4 <HAL_RCC_OscConfig+0x4c4>)
 8001b58:	6a1b      	ldr	r3, [r3, #32]
 8001b5a:	4a66      	ldr	r2, [pc, #408]	; (8001cf4 <HAL_RCC_OscConfig+0x4c4>)
 8001b5c:	f023 0304 	bic.w	r3, r3, #4
 8001b60:	6213      	str	r3, [r2, #32]
 8001b62:	e01c      	b.n	8001b9e <HAL_RCC_OscConfig+0x36e>
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	68db      	ldr	r3, [r3, #12]
 8001b68:	2b05      	cmp	r3, #5
 8001b6a:	d10c      	bne.n	8001b86 <HAL_RCC_OscConfig+0x356>
 8001b6c:	4b61      	ldr	r3, [pc, #388]	; (8001cf4 <HAL_RCC_OscConfig+0x4c4>)
 8001b6e:	6a1b      	ldr	r3, [r3, #32]
 8001b70:	4a60      	ldr	r2, [pc, #384]	; (8001cf4 <HAL_RCC_OscConfig+0x4c4>)
 8001b72:	f043 0304 	orr.w	r3, r3, #4
 8001b76:	6213      	str	r3, [r2, #32]
 8001b78:	4b5e      	ldr	r3, [pc, #376]	; (8001cf4 <HAL_RCC_OscConfig+0x4c4>)
 8001b7a:	6a1b      	ldr	r3, [r3, #32]
 8001b7c:	4a5d      	ldr	r2, [pc, #372]	; (8001cf4 <HAL_RCC_OscConfig+0x4c4>)
 8001b7e:	f043 0301 	orr.w	r3, r3, #1
 8001b82:	6213      	str	r3, [r2, #32]
 8001b84:	e00b      	b.n	8001b9e <HAL_RCC_OscConfig+0x36e>
 8001b86:	4b5b      	ldr	r3, [pc, #364]	; (8001cf4 <HAL_RCC_OscConfig+0x4c4>)
 8001b88:	6a1b      	ldr	r3, [r3, #32]
 8001b8a:	4a5a      	ldr	r2, [pc, #360]	; (8001cf4 <HAL_RCC_OscConfig+0x4c4>)
 8001b8c:	f023 0301 	bic.w	r3, r3, #1
 8001b90:	6213      	str	r3, [r2, #32]
 8001b92:	4b58      	ldr	r3, [pc, #352]	; (8001cf4 <HAL_RCC_OscConfig+0x4c4>)
 8001b94:	6a1b      	ldr	r3, [r3, #32]
 8001b96:	4a57      	ldr	r2, [pc, #348]	; (8001cf4 <HAL_RCC_OscConfig+0x4c4>)
 8001b98:	f023 0304 	bic.w	r3, r3, #4
 8001b9c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	68db      	ldr	r3, [r3, #12]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d015      	beq.n	8001bd2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ba6:	f7ff fadd 	bl	8001164 <HAL_GetTick>
 8001baa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bac:	e00a      	b.n	8001bc4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bae:	f7ff fad9 	bl	8001164 <HAL_GetTick>
 8001bb2:	4602      	mov	r2, r0
 8001bb4:	693b      	ldr	r3, [r7, #16]
 8001bb6:	1ad3      	subs	r3, r2, r3
 8001bb8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bbc:	4293      	cmp	r3, r2
 8001bbe:	d901      	bls.n	8001bc4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001bc0:	2303      	movs	r3, #3
 8001bc2:	e0b1      	b.n	8001d28 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bc4:	4b4b      	ldr	r3, [pc, #300]	; (8001cf4 <HAL_RCC_OscConfig+0x4c4>)
 8001bc6:	6a1b      	ldr	r3, [r3, #32]
 8001bc8:	f003 0302 	and.w	r3, r3, #2
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d0ee      	beq.n	8001bae <HAL_RCC_OscConfig+0x37e>
 8001bd0:	e014      	b.n	8001bfc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bd2:	f7ff fac7 	bl	8001164 <HAL_GetTick>
 8001bd6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bd8:	e00a      	b.n	8001bf0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bda:	f7ff fac3 	bl	8001164 <HAL_GetTick>
 8001bde:	4602      	mov	r2, r0
 8001be0:	693b      	ldr	r3, [r7, #16]
 8001be2:	1ad3      	subs	r3, r2, r3
 8001be4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001be8:	4293      	cmp	r3, r2
 8001bea:	d901      	bls.n	8001bf0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001bec:	2303      	movs	r3, #3
 8001bee:	e09b      	b.n	8001d28 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bf0:	4b40      	ldr	r3, [pc, #256]	; (8001cf4 <HAL_RCC_OscConfig+0x4c4>)
 8001bf2:	6a1b      	ldr	r3, [r3, #32]
 8001bf4:	f003 0302 	and.w	r3, r3, #2
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d1ee      	bne.n	8001bda <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001bfc:	7dfb      	ldrb	r3, [r7, #23]
 8001bfe:	2b01      	cmp	r3, #1
 8001c00:	d105      	bne.n	8001c0e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c02:	4b3c      	ldr	r3, [pc, #240]	; (8001cf4 <HAL_RCC_OscConfig+0x4c4>)
 8001c04:	69db      	ldr	r3, [r3, #28]
 8001c06:	4a3b      	ldr	r2, [pc, #236]	; (8001cf4 <HAL_RCC_OscConfig+0x4c4>)
 8001c08:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c0c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	69db      	ldr	r3, [r3, #28]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	f000 8087 	beq.w	8001d26 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c18:	4b36      	ldr	r3, [pc, #216]	; (8001cf4 <HAL_RCC_OscConfig+0x4c4>)
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	f003 030c 	and.w	r3, r3, #12
 8001c20:	2b08      	cmp	r3, #8
 8001c22:	d061      	beq.n	8001ce8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	69db      	ldr	r3, [r3, #28]
 8001c28:	2b02      	cmp	r3, #2
 8001c2a:	d146      	bne.n	8001cba <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c2c:	4b33      	ldr	r3, [pc, #204]	; (8001cfc <HAL_RCC_OscConfig+0x4cc>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c32:	f7ff fa97 	bl	8001164 <HAL_GetTick>
 8001c36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c38:	e008      	b.n	8001c4c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c3a:	f7ff fa93 	bl	8001164 <HAL_GetTick>
 8001c3e:	4602      	mov	r2, r0
 8001c40:	693b      	ldr	r3, [r7, #16]
 8001c42:	1ad3      	subs	r3, r2, r3
 8001c44:	2b02      	cmp	r3, #2
 8001c46:	d901      	bls.n	8001c4c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001c48:	2303      	movs	r3, #3
 8001c4a:	e06d      	b.n	8001d28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c4c:	4b29      	ldr	r3, [pc, #164]	; (8001cf4 <HAL_RCC_OscConfig+0x4c4>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d1f0      	bne.n	8001c3a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	6a1b      	ldr	r3, [r3, #32]
 8001c5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c60:	d108      	bne.n	8001c74 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001c62:	4b24      	ldr	r3, [pc, #144]	; (8001cf4 <HAL_RCC_OscConfig+0x4c4>)
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	689b      	ldr	r3, [r3, #8]
 8001c6e:	4921      	ldr	r1, [pc, #132]	; (8001cf4 <HAL_RCC_OscConfig+0x4c4>)
 8001c70:	4313      	orrs	r3, r2
 8001c72:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c74:	4b1f      	ldr	r3, [pc, #124]	; (8001cf4 <HAL_RCC_OscConfig+0x4c4>)
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	6a19      	ldr	r1, [r3, #32]
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c84:	430b      	orrs	r3, r1
 8001c86:	491b      	ldr	r1, [pc, #108]	; (8001cf4 <HAL_RCC_OscConfig+0x4c4>)
 8001c88:	4313      	orrs	r3, r2
 8001c8a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c8c:	4b1b      	ldr	r3, [pc, #108]	; (8001cfc <HAL_RCC_OscConfig+0x4cc>)
 8001c8e:	2201      	movs	r2, #1
 8001c90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c92:	f7ff fa67 	bl	8001164 <HAL_GetTick>
 8001c96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c98:	e008      	b.n	8001cac <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c9a:	f7ff fa63 	bl	8001164 <HAL_GetTick>
 8001c9e:	4602      	mov	r2, r0
 8001ca0:	693b      	ldr	r3, [r7, #16]
 8001ca2:	1ad3      	subs	r3, r2, r3
 8001ca4:	2b02      	cmp	r3, #2
 8001ca6:	d901      	bls.n	8001cac <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001ca8:	2303      	movs	r3, #3
 8001caa:	e03d      	b.n	8001d28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001cac:	4b11      	ldr	r3, [pc, #68]	; (8001cf4 <HAL_RCC_OscConfig+0x4c4>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d0f0      	beq.n	8001c9a <HAL_RCC_OscConfig+0x46a>
 8001cb8:	e035      	b.n	8001d26 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cba:	4b10      	ldr	r3, [pc, #64]	; (8001cfc <HAL_RCC_OscConfig+0x4cc>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cc0:	f7ff fa50 	bl	8001164 <HAL_GetTick>
 8001cc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cc6:	e008      	b.n	8001cda <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cc8:	f7ff fa4c 	bl	8001164 <HAL_GetTick>
 8001ccc:	4602      	mov	r2, r0
 8001cce:	693b      	ldr	r3, [r7, #16]
 8001cd0:	1ad3      	subs	r3, r2, r3
 8001cd2:	2b02      	cmp	r3, #2
 8001cd4:	d901      	bls.n	8001cda <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001cd6:	2303      	movs	r3, #3
 8001cd8:	e026      	b.n	8001d28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cda:	4b06      	ldr	r3, [pc, #24]	; (8001cf4 <HAL_RCC_OscConfig+0x4c4>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d1f0      	bne.n	8001cc8 <HAL_RCC_OscConfig+0x498>
 8001ce6:	e01e      	b.n	8001d26 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	69db      	ldr	r3, [r3, #28]
 8001cec:	2b01      	cmp	r3, #1
 8001cee:	d107      	bne.n	8001d00 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	e019      	b.n	8001d28 <HAL_RCC_OscConfig+0x4f8>
 8001cf4:	40021000 	.word	0x40021000
 8001cf8:	40007000 	.word	0x40007000
 8001cfc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001d00:	4b0b      	ldr	r3, [pc, #44]	; (8001d30 <HAL_RCC_OscConfig+0x500>)
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6a1b      	ldr	r3, [r3, #32]
 8001d10:	429a      	cmp	r2, r3
 8001d12:	d106      	bne.n	8001d22 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d1e:	429a      	cmp	r2, r3
 8001d20:	d001      	beq.n	8001d26 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001d22:	2301      	movs	r3, #1
 8001d24:	e000      	b.n	8001d28 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001d26:	2300      	movs	r3, #0
}
 8001d28:	4618      	mov	r0, r3
 8001d2a:	3718      	adds	r7, #24
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	40021000 	.word	0x40021000

08001d34 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b084      	sub	sp, #16
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
 8001d3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d101      	bne.n	8001d48 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d44:	2301      	movs	r3, #1
 8001d46:	e0d0      	b.n	8001eea <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d48:	4b6a      	ldr	r3, [pc, #424]	; (8001ef4 <HAL_RCC_ClockConfig+0x1c0>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f003 0307 	and.w	r3, r3, #7
 8001d50:	683a      	ldr	r2, [r7, #0]
 8001d52:	429a      	cmp	r2, r3
 8001d54:	d910      	bls.n	8001d78 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d56:	4b67      	ldr	r3, [pc, #412]	; (8001ef4 <HAL_RCC_ClockConfig+0x1c0>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f023 0207 	bic.w	r2, r3, #7
 8001d5e:	4965      	ldr	r1, [pc, #404]	; (8001ef4 <HAL_RCC_ClockConfig+0x1c0>)
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	4313      	orrs	r3, r2
 8001d64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d66:	4b63      	ldr	r3, [pc, #396]	; (8001ef4 <HAL_RCC_ClockConfig+0x1c0>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f003 0307 	and.w	r3, r3, #7
 8001d6e:	683a      	ldr	r2, [r7, #0]
 8001d70:	429a      	cmp	r2, r3
 8001d72:	d001      	beq.n	8001d78 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001d74:	2301      	movs	r3, #1
 8001d76:	e0b8      	b.n	8001eea <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f003 0302 	and.w	r3, r3, #2
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d020      	beq.n	8001dc6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f003 0304 	and.w	r3, r3, #4
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d005      	beq.n	8001d9c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d90:	4b59      	ldr	r3, [pc, #356]	; (8001ef8 <HAL_RCC_ClockConfig+0x1c4>)
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	4a58      	ldr	r2, [pc, #352]	; (8001ef8 <HAL_RCC_ClockConfig+0x1c4>)
 8001d96:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001d9a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f003 0308 	and.w	r3, r3, #8
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d005      	beq.n	8001db4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001da8:	4b53      	ldr	r3, [pc, #332]	; (8001ef8 <HAL_RCC_ClockConfig+0x1c4>)
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	4a52      	ldr	r2, [pc, #328]	; (8001ef8 <HAL_RCC_ClockConfig+0x1c4>)
 8001dae:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001db2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001db4:	4b50      	ldr	r3, [pc, #320]	; (8001ef8 <HAL_RCC_ClockConfig+0x1c4>)
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	689b      	ldr	r3, [r3, #8]
 8001dc0:	494d      	ldr	r1, [pc, #308]	; (8001ef8 <HAL_RCC_ClockConfig+0x1c4>)
 8001dc2:	4313      	orrs	r3, r2
 8001dc4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f003 0301 	and.w	r3, r3, #1
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d040      	beq.n	8001e54 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	2b01      	cmp	r3, #1
 8001dd8:	d107      	bne.n	8001dea <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dda:	4b47      	ldr	r3, [pc, #284]	; (8001ef8 <HAL_RCC_ClockConfig+0x1c4>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d115      	bne.n	8001e12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001de6:	2301      	movs	r3, #1
 8001de8:	e07f      	b.n	8001eea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	2b02      	cmp	r3, #2
 8001df0:	d107      	bne.n	8001e02 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001df2:	4b41      	ldr	r3, [pc, #260]	; (8001ef8 <HAL_RCC_ClockConfig+0x1c4>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d109      	bne.n	8001e12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	e073      	b.n	8001eea <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e02:	4b3d      	ldr	r3, [pc, #244]	; (8001ef8 <HAL_RCC_ClockConfig+0x1c4>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f003 0302 	and.w	r3, r3, #2
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d101      	bne.n	8001e12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	e06b      	b.n	8001eea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e12:	4b39      	ldr	r3, [pc, #228]	; (8001ef8 <HAL_RCC_ClockConfig+0x1c4>)
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	f023 0203 	bic.w	r2, r3, #3
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	685b      	ldr	r3, [r3, #4]
 8001e1e:	4936      	ldr	r1, [pc, #216]	; (8001ef8 <HAL_RCC_ClockConfig+0x1c4>)
 8001e20:	4313      	orrs	r3, r2
 8001e22:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e24:	f7ff f99e 	bl	8001164 <HAL_GetTick>
 8001e28:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e2a:	e00a      	b.n	8001e42 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e2c:	f7ff f99a 	bl	8001164 <HAL_GetTick>
 8001e30:	4602      	mov	r2, r0
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	1ad3      	subs	r3, r2, r3
 8001e36:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d901      	bls.n	8001e42 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e3e:	2303      	movs	r3, #3
 8001e40:	e053      	b.n	8001eea <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e42:	4b2d      	ldr	r3, [pc, #180]	; (8001ef8 <HAL_RCC_ClockConfig+0x1c4>)
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	f003 020c 	and.w	r2, r3, #12
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	009b      	lsls	r3, r3, #2
 8001e50:	429a      	cmp	r2, r3
 8001e52:	d1eb      	bne.n	8001e2c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001e54:	4b27      	ldr	r3, [pc, #156]	; (8001ef4 <HAL_RCC_ClockConfig+0x1c0>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f003 0307 	and.w	r3, r3, #7
 8001e5c:	683a      	ldr	r2, [r7, #0]
 8001e5e:	429a      	cmp	r2, r3
 8001e60:	d210      	bcs.n	8001e84 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e62:	4b24      	ldr	r3, [pc, #144]	; (8001ef4 <HAL_RCC_ClockConfig+0x1c0>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f023 0207 	bic.w	r2, r3, #7
 8001e6a:	4922      	ldr	r1, [pc, #136]	; (8001ef4 <HAL_RCC_ClockConfig+0x1c0>)
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	4313      	orrs	r3, r2
 8001e70:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e72:	4b20      	ldr	r3, [pc, #128]	; (8001ef4 <HAL_RCC_ClockConfig+0x1c0>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f003 0307 	and.w	r3, r3, #7
 8001e7a:	683a      	ldr	r2, [r7, #0]
 8001e7c:	429a      	cmp	r2, r3
 8001e7e:	d001      	beq.n	8001e84 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001e80:	2301      	movs	r3, #1
 8001e82:	e032      	b.n	8001eea <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f003 0304 	and.w	r3, r3, #4
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d008      	beq.n	8001ea2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e90:	4b19      	ldr	r3, [pc, #100]	; (8001ef8 <HAL_RCC_ClockConfig+0x1c4>)
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	68db      	ldr	r3, [r3, #12]
 8001e9c:	4916      	ldr	r1, [pc, #88]	; (8001ef8 <HAL_RCC_ClockConfig+0x1c4>)
 8001e9e:	4313      	orrs	r3, r2
 8001ea0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f003 0308 	and.w	r3, r3, #8
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d009      	beq.n	8001ec2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001eae:	4b12      	ldr	r3, [pc, #72]	; (8001ef8 <HAL_RCC_ClockConfig+0x1c4>)
 8001eb0:	685b      	ldr	r3, [r3, #4]
 8001eb2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	691b      	ldr	r3, [r3, #16]
 8001eba:	00db      	lsls	r3, r3, #3
 8001ebc:	490e      	ldr	r1, [pc, #56]	; (8001ef8 <HAL_RCC_ClockConfig+0x1c4>)
 8001ebe:	4313      	orrs	r3, r2
 8001ec0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001ec2:	f000 f821 	bl	8001f08 <HAL_RCC_GetSysClockFreq>
 8001ec6:	4602      	mov	r2, r0
 8001ec8:	4b0b      	ldr	r3, [pc, #44]	; (8001ef8 <HAL_RCC_ClockConfig+0x1c4>)
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	091b      	lsrs	r3, r3, #4
 8001ece:	f003 030f 	and.w	r3, r3, #15
 8001ed2:	490a      	ldr	r1, [pc, #40]	; (8001efc <HAL_RCC_ClockConfig+0x1c8>)
 8001ed4:	5ccb      	ldrb	r3, [r1, r3]
 8001ed6:	fa22 f303 	lsr.w	r3, r2, r3
 8001eda:	4a09      	ldr	r2, [pc, #36]	; (8001f00 <HAL_RCC_ClockConfig+0x1cc>)
 8001edc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001ede:	4b09      	ldr	r3, [pc, #36]	; (8001f04 <HAL_RCC_ClockConfig+0x1d0>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	f7ff f8fc 	bl	80010e0 <HAL_InitTick>

  return HAL_OK;
 8001ee8:	2300      	movs	r3, #0
}
 8001eea:	4618      	mov	r0, r3
 8001eec:	3710      	adds	r7, #16
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	40022000 	.word	0x40022000
 8001ef8:	40021000 	.word	0x40021000
 8001efc:	08002bd0 	.word	0x08002bd0
 8001f00:	20000000 	.word	0x20000000
 8001f04:	20000004 	.word	0x20000004

08001f08 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	b087      	sub	sp, #28
 8001f0c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	60fb      	str	r3, [r7, #12]
 8001f12:	2300      	movs	r3, #0
 8001f14:	60bb      	str	r3, [r7, #8]
 8001f16:	2300      	movs	r3, #0
 8001f18:	617b      	str	r3, [r7, #20]
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001f22:	4b1e      	ldr	r3, [pc, #120]	; (8001f9c <HAL_RCC_GetSysClockFreq+0x94>)
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	f003 030c 	and.w	r3, r3, #12
 8001f2e:	2b04      	cmp	r3, #4
 8001f30:	d002      	beq.n	8001f38 <HAL_RCC_GetSysClockFreq+0x30>
 8001f32:	2b08      	cmp	r3, #8
 8001f34:	d003      	beq.n	8001f3e <HAL_RCC_GetSysClockFreq+0x36>
 8001f36:	e027      	b.n	8001f88 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001f38:	4b19      	ldr	r3, [pc, #100]	; (8001fa0 <HAL_RCC_GetSysClockFreq+0x98>)
 8001f3a:	613b      	str	r3, [r7, #16]
      break;
 8001f3c:	e027      	b.n	8001f8e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	0c9b      	lsrs	r3, r3, #18
 8001f42:	f003 030f 	and.w	r3, r3, #15
 8001f46:	4a17      	ldr	r2, [pc, #92]	; (8001fa4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001f48:	5cd3      	ldrb	r3, [r2, r3]
 8001f4a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d010      	beq.n	8001f78 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001f56:	4b11      	ldr	r3, [pc, #68]	; (8001f9c <HAL_RCC_GetSysClockFreq+0x94>)
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	0c5b      	lsrs	r3, r3, #17
 8001f5c:	f003 0301 	and.w	r3, r3, #1
 8001f60:	4a11      	ldr	r2, [pc, #68]	; (8001fa8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001f62:	5cd3      	ldrb	r3, [r2, r3]
 8001f64:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	4a0d      	ldr	r2, [pc, #52]	; (8001fa0 <HAL_RCC_GetSysClockFreq+0x98>)
 8001f6a:	fb03 f202 	mul.w	r2, r3, r2
 8001f6e:	68bb      	ldr	r3, [r7, #8]
 8001f70:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f74:	617b      	str	r3, [r7, #20]
 8001f76:	e004      	b.n	8001f82 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	4a0c      	ldr	r2, [pc, #48]	; (8001fac <HAL_RCC_GetSysClockFreq+0xa4>)
 8001f7c:	fb02 f303 	mul.w	r3, r2, r3
 8001f80:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001f82:	697b      	ldr	r3, [r7, #20]
 8001f84:	613b      	str	r3, [r7, #16]
      break;
 8001f86:	e002      	b.n	8001f8e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001f88:	4b05      	ldr	r3, [pc, #20]	; (8001fa0 <HAL_RCC_GetSysClockFreq+0x98>)
 8001f8a:	613b      	str	r3, [r7, #16]
      break;
 8001f8c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f8e:	693b      	ldr	r3, [r7, #16]
}
 8001f90:	4618      	mov	r0, r3
 8001f92:	371c      	adds	r7, #28
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bc80      	pop	{r7}
 8001f98:	4770      	bx	lr
 8001f9a:	bf00      	nop
 8001f9c:	40021000 	.word	0x40021000
 8001fa0:	007a1200 	.word	0x007a1200
 8001fa4:	08002be8 	.word	0x08002be8
 8001fa8:	08002bf8 	.word	0x08002bf8
 8001fac:	003d0900 	.word	0x003d0900

08001fb0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001fb4:	4b02      	ldr	r3, [pc, #8]	; (8001fc0 <HAL_RCC_GetHCLKFreq+0x10>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bc80      	pop	{r7}
 8001fbe:	4770      	bx	lr
 8001fc0:	20000000 	.word	0x20000000

08001fc4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001fc8:	f7ff fff2 	bl	8001fb0 <HAL_RCC_GetHCLKFreq>
 8001fcc:	4602      	mov	r2, r0
 8001fce:	4b05      	ldr	r3, [pc, #20]	; (8001fe4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001fd0:	685b      	ldr	r3, [r3, #4]
 8001fd2:	0a1b      	lsrs	r3, r3, #8
 8001fd4:	f003 0307 	and.w	r3, r3, #7
 8001fd8:	4903      	ldr	r1, [pc, #12]	; (8001fe8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001fda:	5ccb      	ldrb	r3, [r1, r3]
 8001fdc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	bd80      	pop	{r7, pc}
 8001fe4:	40021000 	.word	0x40021000
 8001fe8:	08002be0 	.word	0x08002be0

08001fec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001ff0:	f7ff ffde 	bl	8001fb0 <HAL_RCC_GetHCLKFreq>
 8001ff4:	4602      	mov	r2, r0
 8001ff6:	4b05      	ldr	r3, [pc, #20]	; (800200c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	0adb      	lsrs	r3, r3, #11
 8001ffc:	f003 0307 	and.w	r3, r3, #7
 8002000:	4903      	ldr	r1, [pc, #12]	; (8002010 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002002:	5ccb      	ldrb	r3, [r1, r3]
 8002004:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002008:	4618      	mov	r0, r3
 800200a:	bd80      	pop	{r7, pc}
 800200c:	40021000 	.word	0x40021000
 8002010:	08002be0 	.word	0x08002be0

08002014 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002014:	b480      	push	{r7}
 8002016:	b085      	sub	sp, #20
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800201c:	4b0a      	ldr	r3, [pc, #40]	; (8002048 <RCC_Delay+0x34>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a0a      	ldr	r2, [pc, #40]	; (800204c <RCC_Delay+0x38>)
 8002022:	fba2 2303 	umull	r2, r3, r2, r3
 8002026:	0a5b      	lsrs	r3, r3, #9
 8002028:	687a      	ldr	r2, [r7, #4]
 800202a:	fb02 f303 	mul.w	r3, r2, r3
 800202e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002030:	bf00      	nop
  }
  while (Delay --);
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	1e5a      	subs	r2, r3, #1
 8002036:	60fa      	str	r2, [r7, #12]
 8002038:	2b00      	cmp	r3, #0
 800203a:	d1f9      	bne.n	8002030 <RCC_Delay+0x1c>
}
 800203c:	bf00      	nop
 800203e:	bf00      	nop
 8002040:	3714      	adds	r7, #20
 8002042:	46bd      	mov	sp, r7
 8002044:	bc80      	pop	{r7}
 8002046:	4770      	bx	lr
 8002048:	20000000 	.word	0x20000000
 800204c:	10624dd3 	.word	0x10624dd3

08002050 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b082      	sub	sp, #8
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d101      	bne.n	8002062 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800205e:	2301      	movs	r3, #1
 8002060:	e042      	b.n	80020e8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002068:	b2db      	uxtb	r3, r3
 800206a:	2b00      	cmp	r3, #0
 800206c:	d106      	bne.n	800207c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2200      	movs	r2, #0
 8002072:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002076:	6878      	ldr	r0, [r7, #4]
 8002078:	f7fe ff40 	bl	8000efc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2224      	movs	r2, #36	; 0x24
 8002080:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	68da      	ldr	r2, [r3, #12]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002092:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002094:	6878      	ldr	r0, [r7, #4]
 8002096:	f000 fcd5 	bl	8002a44 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	691a      	ldr	r2, [r3, #16]
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80020a8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	695a      	ldr	r2, [r3, #20]
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80020b8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	68da      	ldr	r2, [r3, #12]
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80020c8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2200      	movs	r2, #0
 80020ce:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2220      	movs	r2, #32
 80020d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2220      	movs	r2, #32
 80020dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2200      	movs	r2, #0
 80020e4:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80020e6:	2300      	movs	r3, #0
}
 80020e8:	4618      	mov	r0, r3
 80020ea:	3708      	adds	r7, #8
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bd80      	pop	{r7, pc}

080020f0 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b084      	sub	sp, #16
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	60f8      	str	r0, [r7, #12]
 80020f8:	60b9      	str	r1, [r7, #8]
 80020fa:	4613      	mov	r3, r2
 80020fc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002104:	b2db      	uxtb	r3, r3
 8002106:	2b20      	cmp	r3, #32
 8002108:	d112      	bne.n	8002130 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800210a:	68bb      	ldr	r3, [r7, #8]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d002      	beq.n	8002116 <HAL_UART_Receive_IT+0x26>
 8002110:	88fb      	ldrh	r3, [r7, #6]
 8002112:	2b00      	cmp	r3, #0
 8002114:	d101      	bne.n	800211a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002116:	2301      	movs	r3, #1
 8002118:	e00b      	b.n	8002132 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	2200      	movs	r2, #0
 800211e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002120:	88fb      	ldrh	r3, [r7, #6]
 8002122:	461a      	mov	r2, r3
 8002124:	68b9      	ldr	r1, [r7, #8]
 8002126:	68f8      	ldr	r0, [r7, #12]
 8002128:	f000 fab7 	bl	800269a <UART_Start_Receive_IT>
 800212c:	4603      	mov	r3, r0
 800212e:	e000      	b.n	8002132 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8002130:	2302      	movs	r3, #2
  }
}
 8002132:	4618      	mov	r0, r3
 8002134:	3710      	adds	r7, #16
 8002136:	46bd      	mov	sp, r7
 8002138:	bd80      	pop	{r7, pc}
	...

0800213c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b0ba      	sub	sp, #232	; 0xe8
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	68db      	ldr	r3, [r3, #12]
 8002154:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	695b      	ldr	r3, [r3, #20]
 800215e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8002162:	2300      	movs	r3, #0
 8002164:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8002168:	2300      	movs	r3, #0
 800216a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800216e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002172:	f003 030f 	and.w	r3, r3, #15
 8002176:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800217a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800217e:	2b00      	cmp	r3, #0
 8002180:	d10f      	bne.n	80021a2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002182:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002186:	f003 0320 	and.w	r3, r3, #32
 800218a:	2b00      	cmp	r3, #0
 800218c:	d009      	beq.n	80021a2 <HAL_UART_IRQHandler+0x66>
 800218e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002192:	f003 0320 	and.w	r3, r3, #32
 8002196:	2b00      	cmp	r3, #0
 8002198:	d003      	beq.n	80021a2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800219a:	6878      	ldr	r0, [r7, #4]
 800219c:	f000 fb93 	bl	80028c6 <UART_Receive_IT>
      return;
 80021a0:	e25b      	b.n	800265a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80021a2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	f000 80de 	beq.w	8002368 <HAL_UART_IRQHandler+0x22c>
 80021ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80021b0:	f003 0301 	and.w	r3, r3, #1
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d106      	bne.n	80021c6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80021b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80021bc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	f000 80d1 	beq.w	8002368 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80021c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80021ca:	f003 0301 	and.w	r3, r3, #1
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d00b      	beq.n	80021ea <HAL_UART_IRQHandler+0xae>
 80021d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80021d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d005      	beq.n	80021ea <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021e2:	f043 0201 	orr.w	r2, r3, #1
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80021ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80021ee:	f003 0304 	and.w	r3, r3, #4
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d00b      	beq.n	800220e <HAL_UART_IRQHandler+0xd2>
 80021f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80021fa:	f003 0301 	and.w	r3, r3, #1
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d005      	beq.n	800220e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002206:	f043 0202 	orr.w	r2, r3, #2
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800220e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002212:	f003 0302 	and.w	r3, r3, #2
 8002216:	2b00      	cmp	r3, #0
 8002218:	d00b      	beq.n	8002232 <HAL_UART_IRQHandler+0xf6>
 800221a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800221e:	f003 0301 	and.w	r3, r3, #1
 8002222:	2b00      	cmp	r3, #0
 8002224:	d005      	beq.n	8002232 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800222a:	f043 0204 	orr.w	r2, r3, #4
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002232:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002236:	f003 0308 	and.w	r3, r3, #8
 800223a:	2b00      	cmp	r3, #0
 800223c:	d011      	beq.n	8002262 <HAL_UART_IRQHandler+0x126>
 800223e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002242:	f003 0320 	and.w	r3, r3, #32
 8002246:	2b00      	cmp	r3, #0
 8002248:	d105      	bne.n	8002256 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800224a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800224e:	f003 0301 	and.w	r3, r3, #1
 8002252:	2b00      	cmp	r3, #0
 8002254:	d005      	beq.n	8002262 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800225a:	f043 0208 	orr.w	r2, r3, #8
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002266:	2b00      	cmp	r3, #0
 8002268:	f000 81f2 	beq.w	8002650 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800226c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002270:	f003 0320 	and.w	r3, r3, #32
 8002274:	2b00      	cmp	r3, #0
 8002276:	d008      	beq.n	800228a <HAL_UART_IRQHandler+0x14e>
 8002278:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800227c:	f003 0320 	and.w	r3, r3, #32
 8002280:	2b00      	cmp	r3, #0
 8002282:	d002      	beq.n	800228a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002284:	6878      	ldr	r0, [r7, #4]
 8002286:	f000 fb1e 	bl	80028c6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	695b      	ldr	r3, [r3, #20]
 8002290:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002294:	2b00      	cmp	r3, #0
 8002296:	bf14      	ite	ne
 8002298:	2301      	movne	r3, #1
 800229a:	2300      	moveq	r3, #0
 800229c:	b2db      	uxtb	r3, r3
 800229e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022a6:	f003 0308 	and.w	r3, r3, #8
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d103      	bne.n	80022b6 <HAL_UART_IRQHandler+0x17a>
 80022ae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d04f      	beq.n	8002356 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80022b6:	6878      	ldr	r0, [r7, #4]
 80022b8:	f000 fa28 	bl	800270c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	695b      	ldr	r3, [r3, #20]
 80022c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d041      	beq.n	800234e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	3314      	adds	r3, #20
 80022d0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80022d4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80022d8:	e853 3f00 	ldrex	r3, [r3]
 80022dc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80022e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80022e4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80022e8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	3314      	adds	r3, #20
 80022f2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80022f6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80022fa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80022fe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8002302:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002306:	e841 2300 	strex	r3, r2, [r1]
 800230a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800230e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002312:	2b00      	cmp	r3, #0
 8002314:	d1d9      	bne.n	80022ca <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800231a:	2b00      	cmp	r3, #0
 800231c:	d013      	beq.n	8002346 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002322:	4a7e      	ldr	r2, [pc, #504]	; (800251c <HAL_UART_IRQHandler+0x3e0>)
 8002324:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800232a:	4618      	mov	r0, r3
 800232c:	f7ff f86c 	bl	8001408 <HAL_DMA_Abort_IT>
 8002330:	4603      	mov	r3, r0
 8002332:	2b00      	cmp	r3, #0
 8002334:	d016      	beq.n	8002364 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800233a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800233c:	687a      	ldr	r2, [r7, #4]
 800233e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002340:	4610      	mov	r0, r2
 8002342:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002344:	e00e      	b.n	8002364 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002346:	6878      	ldr	r0, [r7, #4]
 8002348:	f000 f993 	bl	8002672 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800234c:	e00a      	b.n	8002364 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800234e:	6878      	ldr	r0, [r7, #4]
 8002350:	f000 f98f 	bl	8002672 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002354:	e006      	b.n	8002364 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002356:	6878      	ldr	r0, [r7, #4]
 8002358:	f000 f98b 	bl	8002672 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2200      	movs	r2, #0
 8002360:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8002362:	e175      	b.n	8002650 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002364:	bf00      	nop
    return;
 8002366:	e173      	b.n	8002650 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800236c:	2b01      	cmp	r3, #1
 800236e:	f040 814f 	bne.w	8002610 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002372:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002376:	f003 0310 	and.w	r3, r3, #16
 800237a:	2b00      	cmp	r3, #0
 800237c:	f000 8148 	beq.w	8002610 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002380:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002384:	f003 0310 	and.w	r3, r3, #16
 8002388:	2b00      	cmp	r3, #0
 800238a:	f000 8141 	beq.w	8002610 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800238e:	2300      	movs	r3, #0
 8002390:	60bb      	str	r3, [r7, #8]
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	60bb      	str	r3, [r7, #8]
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	685b      	ldr	r3, [r3, #4]
 80023a0:	60bb      	str	r3, [r7, #8]
 80023a2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	695b      	ldr	r3, [r3, #20]
 80023aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	f000 80b6 	beq.w	8002520 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80023c0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	f000 8145 	beq.w	8002654 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80023ce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80023d2:	429a      	cmp	r2, r3
 80023d4:	f080 813e 	bcs.w	8002654 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80023de:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023e4:	699b      	ldr	r3, [r3, #24]
 80023e6:	2b20      	cmp	r3, #32
 80023e8:	f000 8088 	beq.w	80024fc <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	330c      	adds	r3, #12
 80023f2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023f6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80023fa:	e853 3f00 	ldrex	r3, [r3]
 80023fe:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002402:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002406:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800240a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	330c      	adds	r3, #12
 8002414:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8002418:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800241c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002420:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002424:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002428:	e841 2300 	strex	r3, r2, [r1]
 800242c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002430:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002434:	2b00      	cmp	r3, #0
 8002436:	d1d9      	bne.n	80023ec <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	3314      	adds	r3, #20
 800243e:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002440:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002442:	e853 3f00 	ldrex	r3, [r3]
 8002446:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002448:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800244a:	f023 0301 	bic.w	r3, r3, #1
 800244e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	3314      	adds	r3, #20
 8002458:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800245c:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002460:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002462:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002464:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002468:	e841 2300 	strex	r3, r2, [r1]
 800246c:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800246e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002470:	2b00      	cmp	r3, #0
 8002472:	d1e1      	bne.n	8002438 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	3314      	adds	r3, #20
 800247a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800247c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800247e:	e853 3f00 	ldrex	r3, [r3]
 8002482:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002484:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002486:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800248a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	3314      	adds	r3, #20
 8002494:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002498:	66fa      	str	r2, [r7, #108]	; 0x6c
 800249a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800249c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800249e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80024a0:	e841 2300 	strex	r3, r2, [r1]
 80024a4:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80024a6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d1e3      	bne.n	8002474 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2220      	movs	r2, #32
 80024b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2200      	movs	r2, #0
 80024b8:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	330c      	adds	r3, #12
 80024c0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80024c4:	e853 3f00 	ldrex	r3, [r3]
 80024c8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80024ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80024cc:	f023 0310 	bic.w	r3, r3, #16
 80024d0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	330c      	adds	r3, #12
 80024da:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80024de:	65ba      	str	r2, [r7, #88]	; 0x58
 80024e0:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024e2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80024e4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80024e6:	e841 2300 	strex	r3, r2, [r1]
 80024ea:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80024ec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d1e3      	bne.n	80024ba <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024f6:	4618      	mov	r0, r3
 80024f8:	f7fe ff4b 	bl	8001392 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2202      	movs	r2, #2
 8002500:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800250a:	b29b      	uxth	r3, r3
 800250c:	1ad3      	subs	r3, r2, r3
 800250e:	b29b      	uxth	r3, r3
 8002510:	4619      	mov	r1, r3
 8002512:	6878      	ldr	r0, [r7, #4]
 8002514:	f000 f8b6 	bl	8002684 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002518:	e09c      	b.n	8002654 <HAL_UART_IRQHandler+0x518>
 800251a:	bf00      	nop
 800251c:	080027d1 	.word	0x080027d1
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002528:	b29b      	uxth	r3, r3
 800252a:	1ad3      	subs	r3, r2, r3
 800252c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002534:	b29b      	uxth	r3, r3
 8002536:	2b00      	cmp	r3, #0
 8002538:	f000 808e 	beq.w	8002658 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800253c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002540:	2b00      	cmp	r3, #0
 8002542:	f000 8089 	beq.w	8002658 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	330c      	adds	r3, #12
 800254c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800254e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002550:	e853 3f00 	ldrex	r3, [r3]
 8002554:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002556:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002558:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800255c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	330c      	adds	r3, #12
 8002566:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800256a:	647a      	str	r2, [r7, #68]	; 0x44
 800256c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800256e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002570:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002572:	e841 2300 	strex	r3, r2, [r1]
 8002576:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002578:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800257a:	2b00      	cmp	r3, #0
 800257c:	d1e3      	bne.n	8002546 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	3314      	adds	r3, #20
 8002584:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002588:	e853 3f00 	ldrex	r3, [r3]
 800258c:	623b      	str	r3, [r7, #32]
   return(result);
 800258e:	6a3b      	ldr	r3, [r7, #32]
 8002590:	f023 0301 	bic.w	r3, r3, #1
 8002594:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	3314      	adds	r3, #20
 800259e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80025a2:	633a      	str	r2, [r7, #48]	; 0x30
 80025a4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025a6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80025a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80025aa:	e841 2300 	strex	r3, r2, [r1]
 80025ae:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80025b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d1e3      	bne.n	800257e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	2220      	movs	r2, #32
 80025ba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	2200      	movs	r2, #0
 80025c2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	330c      	adds	r3, #12
 80025ca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025cc:	693b      	ldr	r3, [r7, #16]
 80025ce:	e853 3f00 	ldrex	r3, [r3]
 80025d2:	60fb      	str	r3, [r7, #12]
   return(result);
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	f023 0310 	bic.w	r3, r3, #16
 80025da:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	330c      	adds	r3, #12
 80025e4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80025e8:	61fa      	str	r2, [r7, #28]
 80025ea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025ec:	69b9      	ldr	r1, [r7, #24]
 80025ee:	69fa      	ldr	r2, [r7, #28]
 80025f0:	e841 2300 	strex	r3, r2, [r1]
 80025f4:	617b      	str	r3, [r7, #20]
   return(result);
 80025f6:	697b      	ldr	r3, [r7, #20]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d1e3      	bne.n	80025c4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2202      	movs	r2, #2
 8002600:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002602:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002606:	4619      	mov	r1, r3
 8002608:	6878      	ldr	r0, [r7, #4]
 800260a:	f000 f83b 	bl	8002684 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800260e:	e023      	b.n	8002658 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002610:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002614:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002618:	2b00      	cmp	r3, #0
 800261a:	d009      	beq.n	8002630 <HAL_UART_IRQHandler+0x4f4>
 800261c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002620:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002624:	2b00      	cmp	r3, #0
 8002626:	d003      	beq.n	8002630 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002628:	6878      	ldr	r0, [r7, #4]
 800262a:	f000 f8e5 	bl	80027f8 <UART_Transmit_IT>
    return;
 800262e:	e014      	b.n	800265a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002630:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002634:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002638:	2b00      	cmp	r3, #0
 800263a:	d00e      	beq.n	800265a <HAL_UART_IRQHandler+0x51e>
 800263c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002640:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002644:	2b00      	cmp	r3, #0
 8002646:	d008      	beq.n	800265a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002648:	6878      	ldr	r0, [r7, #4]
 800264a:	f000 f924 	bl	8002896 <UART_EndTransmit_IT>
    return;
 800264e:	e004      	b.n	800265a <HAL_UART_IRQHandler+0x51e>
    return;
 8002650:	bf00      	nop
 8002652:	e002      	b.n	800265a <HAL_UART_IRQHandler+0x51e>
      return;
 8002654:	bf00      	nop
 8002656:	e000      	b.n	800265a <HAL_UART_IRQHandler+0x51e>
      return;
 8002658:	bf00      	nop
  }
}
 800265a:	37e8      	adds	r7, #232	; 0xe8
 800265c:	46bd      	mov	sp, r7
 800265e:	bd80      	pop	{r7, pc}

08002660 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002660:	b480      	push	{r7}
 8002662:	b083      	sub	sp, #12
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002668:	bf00      	nop
 800266a:	370c      	adds	r7, #12
 800266c:	46bd      	mov	sp, r7
 800266e:	bc80      	pop	{r7}
 8002670:	4770      	bx	lr

08002672 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002672:	b480      	push	{r7}
 8002674:	b083      	sub	sp, #12
 8002676:	af00      	add	r7, sp, #0
 8002678:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800267a:	bf00      	nop
 800267c:	370c      	adds	r7, #12
 800267e:	46bd      	mov	sp, r7
 8002680:	bc80      	pop	{r7}
 8002682:	4770      	bx	lr

08002684 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002684:	b480      	push	{r7}
 8002686:	b083      	sub	sp, #12
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
 800268c:	460b      	mov	r3, r1
 800268e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002690:	bf00      	nop
 8002692:	370c      	adds	r7, #12
 8002694:	46bd      	mov	sp, r7
 8002696:	bc80      	pop	{r7}
 8002698:	4770      	bx	lr

0800269a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800269a:	b480      	push	{r7}
 800269c:	b085      	sub	sp, #20
 800269e:	af00      	add	r7, sp, #0
 80026a0:	60f8      	str	r0, [r7, #12]
 80026a2:	60b9      	str	r1, [r7, #8]
 80026a4:	4613      	mov	r3, r2
 80026a6:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	68ba      	ldr	r2, [r7, #8]
 80026ac:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	88fa      	ldrh	r2, [r7, #6]
 80026b2:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	88fa      	ldrh	r2, [r7, #6]
 80026b8:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	2200      	movs	r2, #0
 80026be:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	2222      	movs	r2, #34	; 0x22
 80026c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	691b      	ldr	r3, [r3, #16]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d007      	beq.n	80026e0 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	68da      	ldr	r2, [r3, #12]
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80026de:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	695a      	ldr	r2, [r3, #20]
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f042 0201 	orr.w	r2, r2, #1
 80026ee:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	68da      	ldr	r2, [r3, #12]
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f042 0220 	orr.w	r2, r2, #32
 80026fe:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8002700:	2300      	movs	r3, #0
}
 8002702:	4618      	mov	r0, r3
 8002704:	3714      	adds	r7, #20
 8002706:	46bd      	mov	sp, r7
 8002708:	bc80      	pop	{r7}
 800270a:	4770      	bx	lr

0800270c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800270c:	b480      	push	{r7}
 800270e:	b095      	sub	sp, #84	; 0x54
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	330c      	adds	r3, #12
 800271a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800271c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800271e:	e853 3f00 	ldrex	r3, [r3]
 8002722:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002724:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002726:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800272a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	330c      	adds	r3, #12
 8002732:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002734:	643a      	str	r2, [r7, #64]	; 0x40
 8002736:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002738:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800273a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800273c:	e841 2300 	strex	r3, r2, [r1]
 8002740:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002742:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002744:	2b00      	cmp	r3, #0
 8002746:	d1e5      	bne.n	8002714 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	3314      	adds	r3, #20
 800274e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002750:	6a3b      	ldr	r3, [r7, #32]
 8002752:	e853 3f00 	ldrex	r3, [r3]
 8002756:	61fb      	str	r3, [r7, #28]
   return(result);
 8002758:	69fb      	ldr	r3, [r7, #28]
 800275a:	f023 0301 	bic.w	r3, r3, #1
 800275e:	64bb      	str	r3, [r7, #72]	; 0x48
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	3314      	adds	r3, #20
 8002766:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002768:	62fa      	str	r2, [r7, #44]	; 0x2c
 800276a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800276c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800276e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002770:	e841 2300 	strex	r3, r2, [r1]
 8002774:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002778:	2b00      	cmp	r3, #0
 800277a:	d1e5      	bne.n	8002748 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002780:	2b01      	cmp	r3, #1
 8002782:	d119      	bne.n	80027b8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	330c      	adds	r3, #12
 800278a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	e853 3f00 	ldrex	r3, [r3]
 8002792:	60bb      	str	r3, [r7, #8]
   return(result);
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	f023 0310 	bic.w	r3, r3, #16
 800279a:	647b      	str	r3, [r7, #68]	; 0x44
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	330c      	adds	r3, #12
 80027a2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80027a4:	61ba      	str	r2, [r7, #24]
 80027a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027a8:	6979      	ldr	r1, [r7, #20]
 80027aa:	69ba      	ldr	r2, [r7, #24]
 80027ac:	e841 2300 	strex	r3, r2, [r1]
 80027b0:	613b      	str	r3, [r7, #16]
   return(result);
 80027b2:	693b      	ldr	r3, [r7, #16]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d1e5      	bne.n	8002784 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2220      	movs	r2, #32
 80027bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2200      	movs	r2, #0
 80027c4:	631a      	str	r2, [r3, #48]	; 0x30
}
 80027c6:	bf00      	nop
 80027c8:	3754      	adds	r7, #84	; 0x54
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bc80      	pop	{r7}
 80027ce:	4770      	bx	lr

080027d0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b084      	sub	sp, #16
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027dc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	2200      	movs	r2, #0
 80027e2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	2200      	movs	r2, #0
 80027e8:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80027ea:	68f8      	ldr	r0, [r7, #12]
 80027ec:	f7ff ff41 	bl	8002672 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80027f0:	bf00      	nop
 80027f2:	3710      	adds	r7, #16
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bd80      	pop	{r7, pc}

080027f8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b085      	sub	sp, #20
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002806:	b2db      	uxtb	r3, r3
 8002808:	2b21      	cmp	r3, #33	; 0x21
 800280a:	d13e      	bne.n	800288a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	689b      	ldr	r3, [r3, #8]
 8002810:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002814:	d114      	bne.n	8002840 <UART_Transmit_IT+0x48>
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	691b      	ldr	r3, [r3, #16]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d110      	bne.n	8002840 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6a1b      	ldr	r3, [r3, #32]
 8002822:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	881b      	ldrh	r3, [r3, #0]
 8002828:	461a      	mov	r2, r3
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002832:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6a1b      	ldr	r3, [r3, #32]
 8002838:	1c9a      	adds	r2, r3, #2
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	621a      	str	r2, [r3, #32]
 800283e:	e008      	b.n	8002852 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6a1b      	ldr	r3, [r3, #32]
 8002844:	1c59      	adds	r1, r3, #1
 8002846:	687a      	ldr	r2, [r7, #4]
 8002848:	6211      	str	r1, [r2, #32]
 800284a:	781a      	ldrb	r2, [r3, #0]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002856:	b29b      	uxth	r3, r3
 8002858:	3b01      	subs	r3, #1
 800285a:	b29b      	uxth	r3, r3
 800285c:	687a      	ldr	r2, [r7, #4]
 800285e:	4619      	mov	r1, r3
 8002860:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002862:	2b00      	cmp	r3, #0
 8002864:	d10f      	bne.n	8002886 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	68da      	ldr	r2, [r3, #12]
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002874:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	68da      	ldr	r2, [r3, #12]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002884:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002886:	2300      	movs	r3, #0
 8002888:	e000      	b.n	800288c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800288a:	2302      	movs	r3, #2
  }
}
 800288c:	4618      	mov	r0, r3
 800288e:	3714      	adds	r7, #20
 8002890:	46bd      	mov	sp, r7
 8002892:	bc80      	pop	{r7}
 8002894:	4770      	bx	lr

08002896 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002896:	b580      	push	{r7, lr}
 8002898:	b082      	sub	sp, #8
 800289a:	af00      	add	r7, sp, #0
 800289c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	68da      	ldr	r2, [r3, #12]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80028ac:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2220      	movs	r2, #32
 80028b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80028b6:	6878      	ldr	r0, [r7, #4]
 80028b8:	f7ff fed2 	bl	8002660 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80028bc:	2300      	movs	r3, #0
}
 80028be:	4618      	mov	r0, r3
 80028c0:	3708      	adds	r7, #8
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bd80      	pop	{r7, pc}

080028c6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80028c6:	b580      	push	{r7, lr}
 80028c8:	b08c      	sub	sp, #48	; 0x30
 80028ca:	af00      	add	r7, sp, #0
 80028cc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80028d4:	b2db      	uxtb	r3, r3
 80028d6:	2b22      	cmp	r3, #34	; 0x22
 80028d8:	f040 80ae 	bne.w	8002a38 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	689b      	ldr	r3, [r3, #8]
 80028e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80028e4:	d117      	bne.n	8002916 <UART_Receive_IT+0x50>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	691b      	ldr	r3, [r3, #16]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d113      	bne.n	8002916 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80028ee:	2300      	movs	r3, #0
 80028f0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028f6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	b29b      	uxth	r3, r3
 8002900:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002904:	b29a      	uxth	r2, r3
 8002906:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002908:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800290e:	1c9a      	adds	r2, r3, #2
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	629a      	str	r2, [r3, #40]	; 0x28
 8002914:	e026      	b.n	8002964 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800291a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800291c:	2300      	movs	r3, #0
 800291e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	689b      	ldr	r3, [r3, #8]
 8002924:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002928:	d007      	beq.n	800293a <UART_Receive_IT+0x74>
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	689b      	ldr	r3, [r3, #8]
 800292e:	2b00      	cmp	r3, #0
 8002930:	d10a      	bne.n	8002948 <UART_Receive_IT+0x82>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	691b      	ldr	r3, [r3, #16]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d106      	bne.n	8002948 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	b2da      	uxtb	r2, r3
 8002942:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002944:	701a      	strb	r2, [r3, #0]
 8002946:	e008      	b.n	800295a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	b2db      	uxtb	r3, r3
 8002950:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002954:	b2da      	uxtb	r2, r3
 8002956:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002958:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800295e:	1c5a      	adds	r2, r3, #1
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002968:	b29b      	uxth	r3, r3
 800296a:	3b01      	subs	r3, #1
 800296c:	b29b      	uxth	r3, r3
 800296e:	687a      	ldr	r2, [r7, #4]
 8002970:	4619      	mov	r1, r3
 8002972:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002974:	2b00      	cmp	r3, #0
 8002976:	d15d      	bne.n	8002a34 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	68da      	ldr	r2, [r3, #12]
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f022 0220 	bic.w	r2, r2, #32
 8002986:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	68da      	ldr	r2, [r3, #12]
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002996:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	695a      	ldr	r2, [r3, #20]
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f022 0201 	bic.w	r2, r2, #1
 80029a6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2220      	movs	r2, #32
 80029ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2200      	movs	r2, #0
 80029b4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ba:	2b01      	cmp	r3, #1
 80029bc:	d135      	bne.n	8002a2a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2200      	movs	r2, #0
 80029c2:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	330c      	adds	r3, #12
 80029ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029cc:	697b      	ldr	r3, [r7, #20]
 80029ce:	e853 3f00 	ldrex	r3, [r3]
 80029d2:	613b      	str	r3, [r7, #16]
   return(result);
 80029d4:	693b      	ldr	r3, [r7, #16]
 80029d6:	f023 0310 	bic.w	r3, r3, #16
 80029da:	627b      	str	r3, [r7, #36]	; 0x24
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	330c      	adds	r3, #12
 80029e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80029e4:	623a      	str	r2, [r7, #32]
 80029e6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029e8:	69f9      	ldr	r1, [r7, #28]
 80029ea:	6a3a      	ldr	r2, [r7, #32]
 80029ec:	e841 2300 	strex	r3, r2, [r1]
 80029f0:	61bb      	str	r3, [r7, #24]
   return(result);
 80029f2:	69bb      	ldr	r3, [r7, #24]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d1e5      	bne.n	80029c4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f003 0310 	and.w	r3, r3, #16
 8002a02:	2b10      	cmp	r3, #16
 8002a04:	d10a      	bne.n	8002a1c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002a06:	2300      	movs	r3, #0
 8002a08:	60fb      	str	r3, [r7, #12]
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	60fb      	str	r3, [r7, #12]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	60fb      	str	r3, [r7, #12]
 8002a1a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002a20:	4619      	mov	r1, r3
 8002a22:	6878      	ldr	r0, [r7, #4]
 8002a24:	f7ff fe2e 	bl	8002684 <HAL_UARTEx_RxEventCallback>
 8002a28:	e002      	b.n	8002a30 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002a2a:	6878      	ldr	r0, [r7, #4]
 8002a2c:	f7fd fc02 	bl	8000234 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002a30:	2300      	movs	r3, #0
 8002a32:	e002      	b.n	8002a3a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8002a34:	2300      	movs	r3, #0
 8002a36:	e000      	b.n	8002a3a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8002a38:	2302      	movs	r3, #2
  }
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	3730      	adds	r7, #48	; 0x30
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
	...

08002a44 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b084      	sub	sp, #16
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	691b      	ldr	r3, [r3, #16]
 8002a52:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	68da      	ldr	r2, [r3, #12]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	430a      	orrs	r2, r1
 8002a60:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	689a      	ldr	r2, [r3, #8]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	691b      	ldr	r3, [r3, #16]
 8002a6a:	431a      	orrs	r2, r3
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	695b      	ldr	r3, [r3, #20]
 8002a70:	4313      	orrs	r3, r2
 8002a72:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	68db      	ldr	r3, [r3, #12]
 8002a7a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002a7e:	f023 030c 	bic.w	r3, r3, #12
 8002a82:	687a      	ldr	r2, [r7, #4]
 8002a84:	6812      	ldr	r2, [r2, #0]
 8002a86:	68b9      	ldr	r1, [r7, #8]
 8002a88:	430b      	orrs	r3, r1
 8002a8a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	695b      	ldr	r3, [r3, #20]
 8002a92:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	699a      	ldr	r2, [r3, #24]
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	430a      	orrs	r2, r1
 8002aa0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4a2c      	ldr	r2, [pc, #176]	; (8002b58 <UART_SetConfig+0x114>)
 8002aa8:	4293      	cmp	r3, r2
 8002aaa:	d103      	bne.n	8002ab4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002aac:	f7ff fa9e 	bl	8001fec <HAL_RCC_GetPCLK2Freq>
 8002ab0:	60f8      	str	r0, [r7, #12]
 8002ab2:	e002      	b.n	8002aba <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002ab4:	f7ff fa86 	bl	8001fc4 <HAL_RCC_GetPCLK1Freq>
 8002ab8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002aba:	68fa      	ldr	r2, [r7, #12]
 8002abc:	4613      	mov	r3, r2
 8002abe:	009b      	lsls	r3, r3, #2
 8002ac0:	4413      	add	r3, r2
 8002ac2:	009a      	lsls	r2, r3, #2
 8002ac4:	441a      	add	r2, r3
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	009b      	lsls	r3, r3, #2
 8002acc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ad0:	4a22      	ldr	r2, [pc, #136]	; (8002b5c <UART_SetConfig+0x118>)
 8002ad2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ad6:	095b      	lsrs	r3, r3, #5
 8002ad8:	0119      	lsls	r1, r3, #4
 8002ada:	68fa      	ldr	r2, [r7, #12]
 8002adc:	4613      	mov	r3, r2
 8002ade:	009b      	lsls	r3, r3, #2
 8002ae0:	4413      	add	r3, r2
 8002ae2:	009a      	lsls	r2, r3, #2
 8002ae4:	441a      	add	r2, r3
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	009b      	lsls	r3, r3, #2
 8002aec:	fbb2 f2f3 	udiv	r2, r2, r3
 8002af0:	4b1a      	ldr	r3, [pc, #104]	; (8002b5c <UART_SetConfig+0x118>)
 8002af2:	fba3 0302 	umull	r0, r3, r3, r2
 8002af6:	095b      	lsrs	r3, r3, #5
 8002af8:	2064      	movs	r0, #100	; 0x64
 8002afa:	fb00 f303 	mul.w	r3, r0, r3
 8002afe:	1ad3      	subs	r3, r2, r3
 8002b00:	011b      	lsls	r3, r3, #4
 8002b02:	3332      	adds	r3, #50	; 0x32
 8002b04:	4a15      	ldr	r2, [pc, #84]	; (8002b5c <UART_SetConfig+0x118>)
 8002b06:	fba2 2303 	umull	r2, r3, r2, r3
 8002b0a:	095b      	lsrs	r3, r3, #5
 8002b0c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002b10:	4419      	add	r1, r3
 8002b12:	68fa      	ldr	r2, [r7, #12]
 8002b14:	4613      	mov	r3, r2
 8002b16:	009b      	lsls	r3, r3, #2
 8002b18:	4413      	add	r3, r2
 8002b1a:	009a      	lsls	r2, r3, #2
 8002b1c:	441a      	add	r2, r3
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	009b      	lsls	r3, r3, #2
 8002b24:	fbb2 f2f3 	udiv	r2, r2, r3
 8002b28:	4b0c      	ldr	r3, [pc, #48]	; (8002b5c <UART_SetConfig+0x118>)
 8002b2a:	fba3 0302 	umull	r0, r3, r3, r2
 8002b2e:	095b      	lsrs	r3, r3, #5
 8002b30:	2064      	movs	r0, #100	; 0x64
 8002b32:	fb00 f303 	mul.w	r3, r0, r3
 8002b36:	1ad3      	subs	r3, r2, r3
 8002b38:	011b      	lsls	r3, r3, #4
 8002b3a:	3332      	adds	r3, #50	; 0x32
 8002b3c:	4a07      	ldr	r2, [pc, #28]	; (8002b5c <UART_SetConfig+0x118>)
 8002b3e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b42:	095b      	lsrs	r3, r3, #5
 8002b44:	f003 020f 	and.w	r2, r3, #15
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	440a      	add	r2, r1
 8002b4e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002b50:	bf00      	nop
 8002b52:	3710      	adds	r7, #16
 8002b54:	46bd      	mov	sp, r7
 8002b56:	bd80      	pop	{r7, pc}
 8002b58:	40013800 	.word	0x40013800
 8002b5c:	51eb851f 	.word	0x51eb851f

08002b60 <__libc_init_array>:
 8002b60:	b570      	push	{r4, r5, r6, lr}
 8002b62:	2600      	movs	r6, #0
 8002b64:	4d0c      	ldr	r5, [pc, #48]	; (8002b98 <__libc_init_array+0x38>)
 8002b66:	4c0d      	ldr	r4, [pc, #52]	; (8002b9c <__libc_init_array+0x3c>)
 8002b68:	1b64      	subs	r4, r4, r5
 8002b6a:	10a4      	asrs	r4, r4, #2
 8002b6c:	42a6      	cmp	r6, r4
 8002b6e:	d109      	bne.n	8002b84 <__libc_init_array+0x24>
 8002b70:	f000 f822 	bl	8002bb8 <_init>
 8002b74:	2600      	movs	r6, #0
 8002b76:	4d0a      	ldr	r5, [pc, #40]	; (8002ba0 <__libc_init_array+0x40>)
 8002b78:	4c0a      	ldr	r4, [pc, #40]	; (8002ba4 <__libc_init_array+0x44>)
 8002b7a:	1b64      	subs	r4, r4, r5
 8002b7c:	10a4      	asrs	r4, r4, #2
 8002b7e:	42a6      	cmp	r6, r4
 8002b80:	d105      	bne.n	8002b8e <__libc_init_array+0x2e>
 8002b82:	bd70      	pop	{r4, r5, r6, pc}
 8002b84:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b88:	4798      	blx	r3
 8002b8a:	3601      	adds	r6, #1
 8002b8c:	e7ee      	b.n	8002b6c <__libc_init_array+0xc>
 8002b8e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b92:	4798      	blx	r3
 8002b94:	3601      	adds	r6, #1
 8002b96:	e7f2      	b.n	8002b7e <__libc_init_array+0x1e>
 8002b98:	08002bfc 	.word	0x08002bfc
 8002b9c:	08002bfc 	.word	0x08002bfc
 8002ba0:	08002bfc 	.word	0x08002bfc
 8002ba4:	08002c00 	.word	0x08002c00

08002ba8 <memset>:
 8002ba8:	4603      	mov	r3, r0
 8002baa:	4402      	add	r2, r0
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d100      	bne.n	8002bb2 <memset+0xa>
 8002bb0:	4770      	bx	lr
 8002bb2:	f803 1b01 	strb.w	r1, [r3], #1
 8002bb6:	e7f9      	b.n	8002bac <memset+0x4>

08002bb8 <_init>:
 8002bb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bba:	bf00      	nop
 8002bbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002bbe:	bc08      	pop	{r3}
 8002bc0:	469e      	mov	lr, r3
 8002bc2:	4770      	bx	lr

08002bc4 <_fini>:
 8002bc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bc6:	bf00      	nop
 8002bc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002bca:	bc08      	pop	{r3}
 8002bcc:	469e      	mov	lr, r3
 8002bce:	4770      	bx	lr
