// coding: utf-8
/* Copyright (c) 2013, Roboterclub Aachen e.V.
* All Rights Reserved.
*
* The file is part of the xpcc library and is released under the 3-clause BSD
* license. See the file `LICENSE` for the full license governing this code.
*/
// ----------------------------------------------------------------------------

#include <xpcc_config.hpp>
#include "timer_{{ id }}.hpp"

// ----------------------------------------------------------------------------
void
xpcc::stm32::Timer{{ id }}::enable()
{
	// enable clock
	RCC->APB2ENR  |=  RCC_APB2ENR_TIM{{ id }}EN;
	
	// reset timer
	RCC->APB2RSTR |=  RCC_APB2RSTR_TIM{{ id }}RST;
	RCC->APB2RSTR &= ~RCC_APB2RSTR_TIM{{ id }}RST;
}

void
xpcc::stm32::Timer{{ id }}::disable()
{
	// disable clock
	RCC->APB2ENR &= ~RCC_APB2ENR_TIM{{ id }}EN;
	
	TIM{{ id }}->CR1 = 0;
	TIM{{ id }}->DIER = 0;
	TIM{{ id }}->CCER = 0;
}

// ----------------------------------------------------------------------------
void
xpcc::stm32::Timer{{ id }}::setMode(Mode mode, SlaveMode slaveMode,
		SlaveModeTrigger slaveModeTrigger, MasterMode masterMode
%% if target is stm32f3
		, MasterMode2 masterMode2
%% endif
		)
{
	// disable timer
	TIM{{ id }}->CR1 = 0;
	TIM{{ id }}->CR2 = 0;
	
	if (slaveMode == SlaveMode::Encoder1 ||
		slaveMode == SlaveMode::Encoder2 ||
		slaveMode == SlaveMode::Encoder3)
	{
		setPrescaler(1);
	}

	// ARR Register is buffered, only Under/Overflow generates update interrupt
	TIM{{ id }}->CR1 = TIM_CR1_ARPE | TIM_CR1_URS | static_cast<uint32_t>(mode);
%% if target is stm32f3
	TIM{{ id }}->CR2 = 	static_cast<uint32_t>(masterMode) |
						static_cast<uint32_t>(masterMode2);
%% else
	TIM{{ id }}->CR2 = static_cast<uint32_t>(masterMode);
%% endif
	TIM{{ id }}->SMCR = static_cast<uint32_t>(slaveMode) |
						static_cast<uint32_t>(slaveModeTrigger);
}

// ----------------------------------------------------------------------------
void
xpcc::stm32::Timer{{ id }}::configureInputChannel(uint32_t channel,
		InputCaptureMapping input, InputCapturePrescaler prescaler,
		InputCapturePolarity polarity, uint8_t filter,
		bool xor_ch1_3)
{
	channel -= 1;	// 1..4 -> 0..3
	
	// disable channel
	TIM{{ id }}->CCER &= ~((TIM_CCER_CC1NP | TIM_CCER_CC1P | TIM_CCER_CC1E) << (channel * 4));
	
	uint32_t flags = static_cast<uint32_t>(input);
	flags |= static_cast<uint32_t>(prescaler) << 2;
	flags |= static_cast<uint32_t>(filter&0xf) << 4;
	
	if (channel <= 1)
	{
		uint32_t offset = 8 * channel;

		flags <<= offset;
		flags |= TIM{{ id }}->CCMR1 & ~(0xff << offset);

		TIM{{ id }}->CCMR1 = flags;

		if(channel == 0) {
			if(xor_ch1_3)
				TIM{{ id }}->CR2 |= TIM_CR2_TI1S;
			else
				TIM{{ id }}->CR2 &= ~TIM_CR2_TI1S;
		}
	}
	else {
		uint32_t offset = 8 * (channel - 2);
		
		flags <<= offset;
		flags |= TIM{{ id }}->CCMR2 & ~(0xff << offset);
		
		TIM{{ id }}->CCMR2 = flags; 
	}
	
	TIM{{ id }}->CCER |= (TIM_CCER_CC1E | static_cast<uint32_t>(polarity)) << (channel * 4);
}

// ----------------------------------------------------------------------------
void
xpcc::stm32::Timer{{ id }}::configureOutputChannel(uint32_t channel,
		OutputCompareMode mode, uint16_t compareValue)
{
	channel -= 1;	// 1..4 -> 0..3
	
	// disable output
	TIM{{ id }}->CCER &= ~(0xf << (channel * 4));
	
	setCompareValue(channel + 1, compareValue);
	
	// enable preload (the compare value is loaded at each update event)
	uint32_t flags = static_cast<uint32_t>(mode) | TIM_CCMR1_OC1PE;
		
	if (channel <= 1)
	{
		uint32_t offset = 8 * channel;
		
		flags <<= offset;
		flags |= TIM{{ id }}->CCMR1 & ~(0xff << offset);
		
		TIM{{ id }}->CCMR1 = flags;
	}
	else {
		uint32_t offset = 8 * (channel - 2);
		
		flags <<= offset;
		flags |= TIM{{ id }}->CCMR2 & ~(0xff << offset);
		
		TIM{{ id }}->CCMR2 = flags; 
	}
	
	// Disable Repetition Counter (FIXME has to be done here for some unknown reason)
	TIM{{ id }}->RCR = 0;
	
	if (mode != OutputCompareMode::Inactive) {
		TIM{{ id }}->CCER |= (TIM_CCER_CC1E) << (channel * 4);
	}
}

void
xpcc::stm32::Timer{{ id }}::configureOutputChannel(uint32_t channel,
OutputCompareMode mode,
PinState out, OutputComparePolarity polarity,
PinState out_n, OutputComparePolarity polarity_n,
OutputComparePreload preload)
{
	channel -= 1;	// 1..4 -> 0..3

	// disable output
	TIM{{ id }}->CCER &= ~(0xf << (channel * 4));

	uint32_t flags = static_cast<uint32_t>(mode) | static_cast<uint32_t>(preload);

	if (channel <= 1)
	{
		uint32_t offset = 8 * channel;

		flags <<= offset;
		flags |= TIM{{ id }}->CCMR1 & ~(0xff << offset);

		TIM{{ id }}->CCMR1 = flags;
	}
	else {
		uint32_t offset = 8 * (channel - 2);

		flags <<= offset;
		flags |= TIM{{ id }}->CCMR2 & ~(0xff << offset);

		TIM{{ id }}->CCMR2 = flags; 
	}

	// Disable Repetition Counter (FIXME has to be done here for some unknown reason)
	TIM{{ id }}->RCR = 0;

	// CCER Flags (Enable/Polarity)
	flags = (static_cast<uint32_t>(polarity_n) << 2) |
			(static_cast<uint32_t>(out_n)      << 2) |
			 static_cast<uint32_t>(polarity) | static_cast<uint32_t>(out);

	TIM{{ id }}->CCER |= flags << (channel * 4);
}

void
xpcc::stm32::Timer{{ id }}::configureOutputChannel(uint32_t channel,
uint32_t modeOutputPorts)
{
	channel -= 1;	// 1..4 -> 0..3

	// disable output
	TIM{{ id }}->CCER &= ~(0xf << (channel * 4));

	uint32_t flags = modeOutputPorts & (0x70);

	if (channel <= 1)
	{
		uint32_t offset = 8 * channel;

		flags <<= offset;
		flags |= TIM{{ id }}->CCMR1 & ~(TIM_CCMR1_OC1M << offset);
		TIM{{ id }}->CCMR1 = flags;
	}
	else {
		uint32_t offset = 8 * (channel - 2);

		flags <<= offset;
		flags |= TIM{{ id }}->CCMR2 & ~(TIM_CCMR1_OC1M << offset);

		TIM{{ id }}->CCMR2 = flags; 
	}

	// Disable Repetition Counter (FIXME has to be done here for some unknown reason)
	TIM{{ id }}->RCR = 0;

	TIM{{ id }}->CCER |= (modeOutputPorts & (0xf)) << (channel * 4);
}

// ----------------------------------------------------------------------------
// Re-implemented here to save some code space. As all arguments in the calls
// below are constant the compiler is able to calculate everything at
// compile time.
static ALWAYS_INLINE void
nvicEnableInterrupt(IRQn_Type IRQn)
{
	NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));
}

static ALWAYS_INLINE void
nvicDisableInterrupt(IRQn_Type IRQn)
{
	NVIC_DisableIRQ(IRQn);
}
%% if target is stm32f2 or target is stm32f4
	%% if id == 1
#	define TIM1_BRK_IRQn		TIM1_BRK_TIM9_IRQn
#	define TIM1_UP_IRQn			TIM1_UP_TIM10_IRQn
#	define TIM1_TRG_COM_IRQn	TIM1_TRG_COM_TIM11_IRQn
	%% elif id == 8
#	define TIM8_BRK_IRQn		TIM8_BRK_TIM12_IRQn
#	define TIM8_UP_IRQn			TIM8_UP_TIM13_IRQn
#	define TIM8_TRG_COM_IRQn	TIM8_TRG_COM_TIM14_IRQn
	%% endif
%% elif target is stm32f3
	%% if id == 1
#	define TIM1_BRK_IRQn		TIM1_BRK_TIM15_IRQn
#	define TIM1_UP_IRQn			TIM1_UP_TIM16_IRQn
#	define TIM1_TRG_COM_IRQn	TIM1_TRG_COM_TIM17_IRQn
	%% endif
%% endif

// ----------------------------------------------------------------------------
void
xpcc::stm32::Timer{{ id }}::enableInterruptVector(Interrupt interrupt, bool enable, uint32_t priority)
{
	if (enable)
	{
		if (interrupt & Interrupt::Update) {
			NVIC_SetPriority(TIM{{ id }}_UP_IRQn, priority);
			nvicEnableInterrupt(TIM{{ id }}_UP_IRQn);
		}
		
		if (interrupt & Interrupt::Break) {
			NVIC_SetPriority(TIM{{ id }}_BRK_IRQn, priority);
			nvicEnableInterrupt(TIM{{ id }}_BRK_IRQn);
		}
		
		if (interrupt & (Interrupt::COM | Interrupt::Trigger)) {
			NVIC_SetPriority(TIM{{ id }}_TRG_COM_IRQn, priority);
			nvicEnableInterrupt(TIM{{ id }}_TRG_COM_IRQn);
		}	
		
		if (interrupt & 
				(Interrupt::CaptureCompare1 | Interrupt::CaptureCompare2 |
				 Interrupt::CaptureCompare3 | Interrupt::CaptureCompare4)) {
			NVIC_SetPriority(TIM{{ id }}_CC_IRQn, priority);
			nvicEnableInterrupt(TIM{{ id }}_CC_IRQn);
		}
	}
	else
	{
		if (interrupt & Interrupt::Update) {
			nvicDisableInterrupt(TIM{{ id }}_UP_IRQn);
		}
		
		if (interrupt & Interrupt::Break) {
			nvicDisableInterrupt(TIM{{ id }}_BRK_IRQn);
		}
		
		if (interrupt & (Interrupt::COM | Interrupt::Trigger)) {
			nvicDisableInterrupt(TIM{{ id }}_TRG_COM_IRQn);
		}
		
		if (interrupt & 
				(Interrupt::CaptureCompare1 | Interrupt::CaptureCompare2 |
				 Interrupt::CaptureCompare3 | Interrupt::CaptureCompare4)) {
			nvicDisableInterrupt(TIM{{ id }}_CC_IRQn);
		}
	}
}
