// Seed: 728505838
module module_0 (
    input reg id_0,
    output logic id_1,
    inout id_2
);
  always @(*) begin
    id_2 <= id_0;
  end
endmodule
