[{"commit":{"message":"Make the operands order of vrsub_vx\/vrsub_vi consistent with rvv spec"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"de67289b35c695d1019bdc82a7d22be2d9286bf2"}]