

## 1. Von Neumann Architecture & Data Representation

### 1(a) Draw & Explain Von Neumann Architecture (8 marks)

```
               ┌─────────────────────────┐
               │        Memory           │
               │(stores data & program)  │
               └─────────────────────────┘
                        ▲    ▲
           address bus──┘    └──data bus
                        │
           ┌────────────┴────────────┐
           │         CPU             │
           │ ┌───────┐  ┌───────────┐│
           │ │Control│  │  ALU      ││
           │ │ Unit  │  │ (Arithmetic││
           │ └───────┘  │   & Logic) ││
           │           └───────────┘ │
           │   ┌──────┐   ┌──────┐    │
           │   │ PC   │   │ IR   │    │
           │   └──────┘   └──────┘    │
           │   ┌──────┐   ┌──────┐    │
           │   │MAR   │   │MBR   │    │
           │(Addr) │   │(Data) │    │
           │   └──────┘   └──────┘    │
           └──────────────────────────┘
                    ▲        │
                    │        ▼
               ┌───────────┐ ┌───────────┐
               │  I/O      │ │  I/O      │
               └───────────┘ └───────────┘
```

* **Memory** stores both instructions and data in the same address space.
* **CPU** has:

  * **Control Unit**: generates timing & control signals (fetch, decode, execute).
  * **ALU**: performs arithmetic/logical operations.
  * **Registers**:

    * **PC** (Program Counter): address of next instruction
    * **IR** (Instruction Register): holds the fetched instruction
    * **MAR** (Memory Address Register): address for memory access
    * **MBR** (Memory Buffer Register): data read from or written to memory
* **Buses**:

  * **Address Bus** (CPU→Memory/I-O)
  * **Data Bus** (bidirectional)
  * **Control Bus** (e.g. read/write, interrupt lines)
* **I/O Modules** interface the CPU/memory to external devices.

---

### 1(b) IEEE 754 Representation of (–24.25)₁₀ (3 marks)

We’ll use **single-precision** (32 bits):

1. **Sign bit**: 1 (negative)
2. **Convert 24.25 to binary**:

   * 24 → 11000₂
   * 0.25 → 0.01₂
   * → 11000.01₂
3. **Normalize** to 1.x × 2⁴:

   $$
     11000.01₂ = 1.100001₂ \times 2^4
   $$
4. **Exponent field** = 4 + bias(127) = 131 → 1000 0011₂
5. **Mantissa** (fraction) = bits after leading 1: 100001 then pad zeros to 23 bits

| Sign |     Exponent     | Mantissa                 |
| :--: | :--------------: | :----------------------- |
|   1  | 10000011₂ (0x83) | 10000100000000000000000₂ |

**Final 32-bit pattern**:

```
1 10000011 10000100000000000000000₂
```

---

### 1(c) Little- vs. Big-Endian Storage (3 marks)

* **Big-Endian** (“most significant byte first”):

  * A 32-bit word 0x12345678 is stored as

    ```
    Addr:  |  0  |  1  |  2  |  3  |
    Content:  12   34   56   78
    ```
* **Little-Endian** (“least significant byte first”):

  * Same word becomes

    ```
    Addr:  |  0  |  1  |  2  |  3  |
    Content:  78   56   34   12
    ```
* **Why it matters**: data exchanged between CPUs of different endianness must be byte-swapped.

---

## 2. RISC vs. CISC & Addressing Modes

### 2(a) RISC vs. CISC Comparison (4 marks)

| Feature                | RISC                               | CISC                                   |
| ---------------------- | ---------------------------------- | -------------------------------------- |
| Instruction Set        | Small, fixed-length (e.g. 32 bits) | Large, variable-length                 |
| Microcode              | None (hardwired control)           | Often microprogrammed                  |
| Cycles per Instruction | Usually 1–2                        | Many (sometimes >10)                   |
| Addressing Modes       | Few (e.g. register, immediate)     | Many (direct, indirect, indexed, etc.) |
| Load/Store Model       | Separate load/store instructions   | Memory operands in arithmetic/logic    |
| Hardware Complexity    | Simple pipeline-friendly           | Complex decoder & control logic        |

---

### 2(b) Types of CPU Operations (5 marks)

1. **Data Transfer**

   * **Load**: bring data from memory → register (e.g. `LW R1,0(R2)`)
   * **Store**: write register → memory (e.g. `SW R3,4(R4)`)
2. **Arithmetic**

   * **Add/Subtract** (e.g. `ADD R5,R6,R7`; `SUB R8,R9,R10`)
3. **Logical**

   * **AND/OR/XOR/NOT** (e.g. `AND R1,R2,R3`; `OR R4,R5,R6`)
4. **Shift**

   * **Logical/Arithmetic Shift** (e.g. `SLL R7,R8,2`; `SRA R9,R10,1`)
5. **Control-Transfer**

   * **Branch** (e.g. `BEQ R1,R2,label`)
   * **Jump** (e.g. `J target`)
6. **I/O**

   * **Input/Output Instructions** (e.g. `IN R1,dev`; `OUT dev,R2`)

---

### 2(c) Addressing Modes (5 marks)

| Mode                    | Description                            | Example               |
| ----------------------- | -------------------------------------- | --------------------- |
| **Immediate**           | Operand is in the instruction          | `ADDI R1,R2,#10`      |
| **Register**            | Operand in a register                  | `ADD R3,R4,R5`        |
| **Direct (Absolute)**   | Instruction contains memory address    | `LOAD R6,0x1000`      |
| **Register Indirect**   | Register holds address                 | `LOAD R7,(R8)`        |
| **Base + Displacement** | Addr = base register + constant offset | `LW R9,8(R10)`        |
| **Indexed**             | Addr = index register + offset         | `LOAD R11,4(R12,R13)` |
| **Relative**            | PC-relative for branches               | `BEQ R1,R2,16`        |
| **Stack**               | Implicit top-of-stack                  | `PUSH R3`; `POP R4`   |
| **Auto-increment**      | Register updates after use             | `LOAD R5,(R6)+`       |

---

## 3. MIPS Addressing & Instruction Encoding

### 3(a) Addressing Mode Definition (4.5 marks)

An **addressing mode** specifies **how** an instruction selects the operand(s) it needs—whether from registers, memory, or embedded in the instruction itself.  Good addressing modes balance **flexibility** against **instruction size** and **hardware complexity**.

*(Examples are the same as 2(c), so see that table.)*

---

### 3(b) MIPS Sequence for `A[300] = h + A[300]` (5 marks)

Assumptions:

* Array base in `$t1`
* Scalar `h` in `$s2`
* Word-addressed array: byte offset = 300 × 4 = 1200

**(i) Register-notation**

```mips
    # 1. Load A[300] into $t2
    lw   $t2, 1200($t1)

    # 2. Add h + A[300]
    add  $t2, $s2, $t2

    # 3. Store result back to A[300]
    sw   $t2, 1200($t1)
```

**(ii) Decimal encoding of each 32-bit instruction**
MIPS fields:

```
lw   opcode=35 (6b) | base=$t1=9 (5b) | rt=$t2=10 (5b) | offset=1200 (16b)
add  opcode=0, rs=$s2=18, rt=$t2=10, rd=$t2=10, shamt=0, funct=32
sw   opcode=43 (6b) | base=$t1=9 (5b) | rt=$t2=10 (5b) | offset=1200 (16b)
```

| Instr                                                               | Binary                                   | Decimal                   |
| ------------------------------------------------------------------- | ---------------------------------------- | ------------------------- |
| `lw`                                                                | `100011 01001 01010 0000010010111000₂`   | 0x8A2 04B8 = 2310692728₁₀ |
| `add`                                                               | `000000 10010 01010 01010 00000 100000₂` | 0x126A0820 = 310443840₁₀  |
| `sw`                                                                | `101011 01001 01010 0000010010111000₂`   | 0xACA 04B8 = 2891020328₁₀ |
| *(You can verify by grouping into hex then converting to decimal.)* |                                          |                           |

---

### 3(c) Explain MIPS Instructions (4.5 marks)

1. **Shift Left Logical (`sll rd, rt, shamt`)**

   * **Operation**: `rd ← rt << shamt` (fills low bits with zeros)
   * **Uses**: multiply by powers of two, bit-field manipulation

2. **Set on Less Than (`slt rd, rs, rt`)**

   * **Operation**: if (`rs < rt`) then `rd = 1` else `rd = 0`
   * **Uses**: building conditional branches, comparisons

3. **Branch if Equal (`beq rs, rt, offset`)**

   * **Operation**: if (`rs == rt`) then `PC ← PC + 4 + (offset<<2)`
   * **Uses**: conditional control flow

---

## 4. Cache Organization & Miss Handling

### 4(a) Direct-Mapped Cache (4 marks)

* **Mapping**: Memory block # B goes to cache line = B mod N.
* **Hardware**: index = lower bits of block address; tag = high bits; valid bit.

```
Memory Block #  ──┐
                  ▼
             ┌──────────┐
Index bits → │  Cache   │
             │  [line i]│ ← Tag & Valid compare for a hit
             └──────────┘
```

* **Pros**: very fast lookup, simple hardware
* **Cons**: high conflict misses if multiple hot blocks map to same line

---

### 4(b) Write-Buffer & Write-Back on Cache Miss (5 marks)

* **Write-Back Cache**

  1. CPU writes only to cache; sets a **dirty bit** for that line.
  2. On **eviction** (line replacement), if dirty = 1, push old data into a **write buffer** then to main memory.
* **Write Buffer**

  * A small FIFO between cache and memory.
  * CPU doesn’t stall during memory write-back; buffer drains in background.
* **Cache Miss Handling**

  1. On miss (read): allocate line, fetch block from memory → cache → CPU.
  2. If line to be replaced is dirty:

     * Write its data (via buffer) back to memory **before** fetching new block.
     * Meanwhile, CPU may continue if buffer not full.

This decoupling of store‐backs and fetches hides write latency and keeps CPU and memory bus utilization high.

---

### 4(c) Miss Counts for 3 Cache Organizations (5 marks)

Reference sequence of **block numbers**: 0 → 8 → 0 → 6 → 8
Cache size = 4 blocks (1 word each).

| Cache Type            |              Misses             | Explanation                                                                                         |
| --------------------- | :-----------------------------: | --------------------------------------------------------------------------------------------------- |
| **Fully Associative** |                3                | Blocks fit anywhere; no conflicts beyond capacity.                                                  |
|                       |      – miss on 0, load {0}      |                                                                                                     |
|                       |     – miss on 8, load {0,8}     |                                                                                                     |
|                       |           – hit  on 0           |                                                                                                     |
|                       |    – miss on 6, load {0,8,6}    |                                                                                                     |
|                       |           – hit  on 8           |                                                                                                     |
| **2-Way Set-Assoc.**  |                4                | 2 sets of 2 lines; set = block# mod 2 → all map to set 0 → capacity=2 → conflicts.                  |
|                       |          – miss(0), {0}         |                                                                                                     |
|                       |         – miss(8), {0,8}        |                                                                                                     |
|                       |            – hit (0)            |                                                                                                     |
|                       | – miss(6), evict LRU(8) → {0,6} |                                                                                                     |
|                       | – miss(8), evict LRU(0) → {6,8} |                                                                                                     |
| **Direct-Mapped**     |                5                | Line = block# mod 4 → all map to line 0 except block 6→line 2; each conflict replaces the previous. |
|                       |       – miss(0) → line 0=0      |                                                                                                     |
|                       |       – miss(8) → line 0=8      |                                                                                                     |
|                       |       – miss(0) → line 0=0      |                                                                                                     |
|                       |       – miss(6) → line 2=6      |                                                                                                     |
|                       |       – miss(8) → line 0=8      |                                                                                                     |


---
Below are detailed answers for Questions 5–8 from your Computer Architecture exam.

---

## 5. Adders, Multipliers & Pipelining

### 5(a) 4-bit Carry Look-Ahead Adder (5 marks)

A carry look-ahead adder (CLA) speeds up multi-bit addition by computing carry bits in parallel rather than ripple-through.

1. **Definitions per bit i (i=0…3):**

   * Generate: $G_i = A_i \cdot B_i$
   * Propagate: $P_i = A_i \oplus B_i$

2. **Carry equations:**

$$
   \begin{aligned}
   C_1 &= G_0 \;+\; P_0\,C_0\,,\\
   C_2 &= G_1 \;+\; P_1\,G_0 \;+\; P_1\,P_0\,C_0\,,\\
   C_3 &= G_2 \;+\; P_2\,G_1 \;+\; P_2\,P_1\,G_0 \;+\; P_2\,P_1\,P_0\,C_0\,,\\
   C_4 &= G_3 \;+\; P_3\,G_2 \;+\; P_3\,P_2\,G_1 \;+\; P_3\,P_2\,P_1\,G_0 
         \;+\; P_3\,P_2\,P_1\,P_0\,C_0\,.
   \end{aligned}
$$

3. **Sum bits:**

$$
     S_i = P_i \oplus C_i\quad(i=0\ldots3),\quad C_0 = \text{input carry}.
$$

4. **Block diagram (4-bit CLA):**

   ```
         A3 ─┐                     ┌─ S3
         B3 ─┼─►(G3,P3)─┐           │
               …        │           │
         A0 ─┐        ┌─┴─►CLA─►C4─►┴─ S0
         B0 ─┼─►(G0,P0)│              
   ```

   * Each $G_i,P_i$ cell feeds the **carry look-ahead logic** (CLA block) which produces $C_1…C_4$ in one level of gates.
   * Finally, sum bits $S_i$ are computed in parallel.

5. **Why faster?**

   * Carry for all bits is ready in **O(log n)** gate levels instead of O(n) ripple delay.

---

### 5(b) 4 × 4-bit Combinational Array Multiplier (7 marks)

A combinational array multiplier multiplies two n-bit numbers by summing shifted partial products.

1. **Partial products:**
   For multiplicand $A = a_3a_2a_1a_0$ and multiplier $B = b_3b_2b_1b_0$, form

$$
     P_{i,j} = a_i \cdot b_j,\quad i,j=0\ldots3.
$$

   Arranged in a 4×4 array and summed diagonally.

2. **Structure diagram (bits labeled):**

```
       b0   b1     b2     b3
    ┌─────┬─────┬─────┬─────┐

a0│P00  │P01  │P02  │P03  │ → shifted sums
├─────┼─────┼─────┼─────┤
a1│P10  │P11  │P12  │P13  │
├─────┼─────┼─────┼─────┤    ┌───────────┐
a2│P20  │P21  │P22  │P23  │───►│CLA Adders │───► Product\[7:0]
├─────┼─────┼─────┼─────┤    └───────────┘
a3│P30  │P31  │P32  │P33  │
└─────┴─────┴─────┴─────┘

```

3. **Addition network:**  
- Use **carry-save adders (CSAs)** in the interior to accumulate three-operand columns.  
- Final stage: a **4-bit CLA** to produce the high 4 bits plus carry.

4. **Gate count & delay:**  
- AND gates generate \(P_{i,j}\) in one level.  
- CSAs add in two-level carry-save stages.  
- Final CLA adds in O(log n) levels.

---

### 5(c) Advantages of a Pipeline Processor (2 marks)  
1. **Increased Instruction Throughput:** multiple instructions overlap—ideal CPI < 1.  
2. **Higher Clock Rate:** each pipeline stage is simpler, so shorter clock period.  

---

## 6. Cache Design & Operations  

### 6(a) Total Bits in Direct-Mapped Cache (5 marks)  

**General formula** for total bits in a direct-mapped cache:

$$

\text{Total bits}
= N \times \Bigl(
    \underbrace{\text{block size bits}}_{\text{data}}
  + \underbrace{(1 + t)}_{\text{valid + tag bits}}
  \Bigr),

$$

where
- \(N = \dfrac{\text{Cache data size}}{\text{Block size}}\) = number of lines,  
- \(t = \text{Tag bits}
   = \text{AddrBits} - \log_{2}N - \log_{2}(\text{BlockBytes})\).

\[
  N = \frac{16\,384}{16} = 1024\quad(\log_{2}N = 10)
\]
- Block-offset bits: \(\log_{2}(16)=4\).  
- Tag bits: \(32 - 10 - 4 = 18\).  
- Data bits: \(N\times16\text{ B}\times8 = 1024\times128 = 131\,072\).  
- Overhead bits: \(N\times(18_{\text{ tag}}+1_{\text{ valid}})=1024\times19=19\,456\).  

6. **Total** = 131 072 + 19 456 = **150 528 bits**.

---

### 6(b) Cache Miss & Handling Steps (4 marks)  

- **Cache miss:** the referenced block is **not found** in cache (tag mismatch or invalid).  

**Handling steps:**  
1. **Stall CPU** until data arrives.  
2. **Select victim line** (for direct-mapped it’s predetermined; else use replacement policy).  
3. If victim is **dirty** (write-back), write it back to main memory via **write buffer**.  
4. **Fetch** the requested block from main memory → cache line.  
5. **Update tag & valid bit**, clear dirty bit.  
6. **Resume** the stalled memory access → deliver data to CPU.  

---

### 6(c) Set-Associative Cache & Block Locating (5 marks)  

- A \(k\)-way set-associative cache partitions lines into \(\tfrac{N}{k}\) **sets**, each holding \(k\) lines.  
- A memory block maps to exactly **one set**, but can occupy **any** way within that set.

**Locating a block (on reference):**  
1. **Index** bits select the target set (lower bits above offset).  
2. In parallel, **compare** the **tag** field of each of the \(k\) lines in that set to the incoming tag.  
3. If any comparator matches **and** its valid bit=1 → **hit** (select that way).  
4. Else → **miss** (choose a way to evict via LRU/FIFO/random).

```

Set # = Addr\[IndexBits]
┌─────────────────────────────────┐
│ Way0: \[ Valid │ Tag │ Data ]   │
│ Way1: \[ Valid │ Tag │ Data ]   │
│   ⋮                             │
│ Way(k–1):\[…]                    │
└─────────────────────────────────┘

```

---

## 7. MIPS Single-Cycle Datapath & ALU Control  

### 7(a) Single-Cycle Datapath & Control Signals (10 marks)  

```

PC ──►┌───────┐───► InstrMem ──► IR ──► Decode ─► RegFile ──► ALU ──► DataMem ─► Mem/WB MUX ─► RegFile
│ +4   │                 │           │ rs,rt      │          │ dr    │           │
└───────┘                 └───────────┘ write data             └─────────►(

```

Key control signals:

| Signal    | Affects                                           |
|-----------|---------------------------------------------------|
| **RegDst**| Selects **destination register**:  
  - 0 → use rt (I-type)  
  - 1 → use rd (R-type)  
| **ALUSrc**| Selects **second ALU operand**:  
  - 0 → read data from register file (rt)  
  - 1 → sign-extended immediate  
| **MemtoReg**| Selects **register write-back data**:  
  - 0 → ALU result  
  - 1 → data loaded from memory  

---

### 7(b) ALU Control Table (4 marks)  

The **Main Control** generates a 2-bit **ALUOp**:  
- R-type → 10  
- lw/sw → 00  
- beq   → 01  

The **ALU Control** (4 bits) is then:  

| Instruction | ALUOp | Funct (if R-type) | ALU Control Code | Operation       |
|:-----------:|:-----:|:-----------------:|:----------------:|:----------------|
| **ADD**     | 10    | 100000            | 0010             | Addition        |
| **STORE**   | 00    | —                 | 0010             | Address Calc. (add) |
| **OR**      | 10    | 100101            | 0001             | Bitwise OR      |
| **AND**     | 10    | 100100            | 0000             | Bitwise AND     |

---

## 8. Pipelining & Number Representation  

### 8(a) Pipelining & Timing Diagram (6 marks)  

**Definition:** breaking instruction execution into **stages** (e.g. IF, ID, EX, MEM, WB) so that up to 5 instructions overlap in flight.

```

Cycle →   1     2     3     4     5     6     7
Instr I1: IF → ID → EX → MEM → WB
Instr I2:       IF → ID → EX → MEM → WB
Instr I3:             IF → ID → EX → MEM → WB
Instr I4:                   IF → ID → EX → MEM → WB

```

Each column is one clock; diagonal lines show stage overlap.

---

### 8(b) Pipeline Hazards (6 marks)  

1. **Structural Hazards:**  
   - Resource conflict (e.g. only one memory port but both IF and MEM need it).  
   - **Mitigation:** add duplicate functional units or schedule stalls.

2. **Data Hazards:**  
   - Read-after-Write (RAW), Write-after-Read (WAR), Write-after-Write (WAW).  
   - Occur when instructions depend on results not yet written back.  
   - **Mitigation:** forwarding (bypassing), pipeline stalls (hazard detection).

3. **Control Hazards:**  
   - Caused by branches/jumps: next instruction address unknown until branch resolution.  
   - **Mitigation:** branch prediction, delayed branching, flush on mispredict.

---

### 8(c) Signed-Magnitude Number (2 marks)  

- A binary format for signed integers where the **most significant bit (MSB)** is the **sign** (0=+, 1=–) and remaining bits represent the **magnitude** in pure binary.  
- Example (8-bit):  
  - +5 = 0000 0101  
  - –5 = 1000 0101  

---

