implement vector multiply in verilog. Every element has 16-bits width. Every vector has 35 elements.