// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="kernel_stage0_kernel_stage0,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu250-figd2104-2L-e,HLS_INPUT_CLOCK=15.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=10.950000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=25055,HLS_SYN_LUT=33025,HLS_VERSION=2022_1}" *)

module kernel_stage0 (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY,
        m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY,
        m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST,
        m_axi_gmem2_WID,
        m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY,
        m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID,
        m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA,
        m_axi_gmem2_RLAST,
        m_axi_gmem2_RID,
        m_axi_gmem2_RUSER,
        m_axi_gmem2_RRESP,
        m_axi_gmem2_BVALID,
        m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP,
        m_axi_gmem2_BID,
        m_axi_gmem2_BUSER,
        m_axi_gmem3_AWVALID,
        m_axi_gmem3_AWREADY,
        m_axi_gmem3_AWADDR,
        m_axi_gmem3_AWID,
        m_axi_gmem3_AWLEN,
        m_axi_gmem3_AWSIZE,
        m_axi_gmem3_AWBURST,
        m_axi_gmem3_AWLOCK,
        m_axi_gmem3_AWCACHE,
        m_axi_gmem3_AWPROT,
        m_axi_gmem3_AWQOS,
        m_axi_gmem3_AWREGION,
        m_axi_gmem3_AWUSER,
        m_axi_gmem3_WVALID,
        m_axi_gmem3_WREADY,
        m_axi_gmem3_WDATA,
        m_axi_gmem3_WSTRB,
        m_axi_gmem3_WLAST,
        m_axi_gmem3_WID,
        m_axi_gmem3_WUSER,
        m_axi_gmem3_ARVALID,
        m_axi_gmem3_ARREADY,
        m_axi_gmem3_ARADDR,
        m_axi_gmem3_ARID,
        m_axi_gmem3_ARLEN,
        m_axi_gmem3_ARSIZE,
        m_axi_gmem3_ARBURST,
        m_axi_gmem3_ARLOCK,
        m_axi_gmem3_ARCACHE,
        m_axi_gmem3_ARPROT,
        m_axi_gmem3_ARQOS,
        m_axi_gmem3_ARREGION,
        m_axi_gmem3_ARUSER,
        m_axi_gmem3_RVALID,
        m_axi_gmem3_RREADY,
        m_axi_gmem3_RDATA,
        m_axi_gmem3_RLAST,
        m_axi_gmem3_RID,
        m_axi_gmem3_RUSER,
        m_axi_gmem3_RRESP,
        m_axi_gmem3_BVALID,
        m_axi_gmem3_BREADY,
        m_axi_gmem3_BRESP,
        m_axi_gmem3_BID,
        m_axi_gmem3_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP
);

parameter    ap_ST_fsm_state1 = 54'd1;
parameter    ap_ST_fsm_state2 = 54'd2;
parameter    ap_ST_fsm_state3 = 54'd4;
parameter    ap_ST_fsm_state4 = 54'd8;
parameter    ap_ST_fsm_state5 = 54'd16;
parameter    ap_ST_fsm_state6 = 54'd32;
parameter    ap_ST_fsm_state7 = 54'd64;
parameter    ap_ST_fsm_state8 = 54'd128;
parameter    ap_ST_fsm_state9 = 54'd256;
parameter    ap_ST_fsm_state10 = 54'd512;
parameter    ap_ST_fsm_state11 = 54'd1024;
parameter    ap_ST_fsm_state12 = 54'd2048;
parameter    ap_ST_fsm_state13 = 54'd4096;
parameter    ap_ST_fsm_state14 = 54'd8192;
parameter    ap_ST_fsm_state15 = 54'd16384;
parameter    ap_ST_fsm_state16 = 54'd32768;
parameter    ap_ST_fsm_state17 = 54'd65536;
parameter    ap_ST_fsm_state18 = 54'd131072;
parameter    ap_ST_fsm_state19 = 54'd262144;
parameter    ap_ST_fsm_state20 = 54'd524288;
parameter    ap_ST_fsm_state21 = 54'd1048576;
parameter    ap_ST_fsm_state22 = 54'd2097152;
parameter    ap_ST_fsm_state23 = 54'd4194304;
parameter    ap_ST_fsm_state24 = 54'd8388608;
parameter    ap_ST_fsm_state25 = 54'd16777216;
parameter    ap_ST_fsm_state26 = 54'd33554432;
parameter    ap_ST_fsm_state27 = 54'd67108864;
parameter    ap_ST_fsm_state28 = 54'd134217728;
parameter    ap_ST_fsm_state29 = 54'd268435456;
parameter    ap_ST_fsm_state30 = 54'd536870912;
parameter    ap_ST_fsm_state31 = 54'd1073741824;
parameter    ap_ST_fsm_state32 = 54'd2147483648;
parameter    ap_ST_fsm_state33 = 54'd4294967296;
parameter    ap_ST_fsm_state34 = 54'd8589934592;
parameter    ap_ST_fsm_state35 = 54'd17179869184;
parameter    ap_ST_fsm_state36 = 54'd34359738368;
parameter    ap_ST_fsm_state37 = 54'd68719476736;
parameter    ap_ST_fsm_state38 = 54'd137438953472;
parameter    ap_ST_fsm_state39 = 54'd274877906944;
parameter    ap_ST_fsm_state40 = 54'd549755813888;
parameter    ap_ST_fsm_state41 = 54'd1099511627776;
parameter    ap_ST_fsm_state42 = 54'd2199023255552;
parameter    ap_ST_fsm_state43 = 54'd4398046511104;
parameter    ap_ST_fsm_state44 = 54'd8796093022208;
parameter    ap_ST_fsm_state45 = 54'd17592186044416;
parameter    ap_ST_fsm_state46 = 54'd35184372088832;
parameter    ap_ST_fsm_state47 = 54'd70368744177664;
parameter    ap_ST_fsm_state48 = 54'd140737488355328;
parameter    ap_ST_fsm_state49 = 54'd281474976710656;
parameter    ap_ST_fsm_state50 = 54'd562949953421312;
parameter    ap_ST_fsm_state51 = 54'd1125899906842624;
parameter    ap_ST_fsm_state52 = 54'd2251799813685248;
parameter    ap_ST_fsm_state53 = 54'd4503599627370496;
parameter    ap_ST_fsm_state54 = 54'd9007199254740992;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 9;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM0_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_USER_VALUE = 0;
parameter    C_M_AXI_GMEM0_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM0_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM1_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM1_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_USER_VALUE = 0;
parameter    C_M_AXI_GMEM1_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM1_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM2_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM2_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM2_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM2_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_USER_VALUE = 0;
parameter    C_M_AXI_GMEM2_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM2_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM3_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM3_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM3_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM3_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_USER_VALUE = 0;
parameter    C_M_AXI_GMEM3_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM3_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM0_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM1_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM2_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM3_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_AWADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_AWID;
output  [7:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [C_M_AXI_GMEM0_AWUSER_WIDTH - 1:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_WDATA;
output  [C_M_AXI_GMEM0_WSTRB_WIDTH - 1:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_WID;
output  [C_M_AXI_GMEM0_WUSER_WIDTH - 1:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_ARADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_ARID;
output  [7:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [C_M_AXI_GMEM0_ARUSER_WIDTH - 1:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_RID;
input  [C_M_AXI_GMEM0_RUSER_WIDTH - 1:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_BID;
input  [C_M_AXI_GMEM0_BUSER_WIDTH - 1:0] m_axi_gmem0_BUSER;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_AWADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_AWID;
output  [7:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [C_M_AXI_GMEM_AWUSER_WIDTH - 1:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_WDATA;
output  [C_M_AXI_GMEM_WSTRB_WIDTH - 1:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_WID;
output  [C_M_AXI_GMEM_WUSER_WIDTH - 1:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_ARADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_ARID;
output  [7:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [C_M_AXI_GMEM_ARUSER_WIDTH - 1:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_RID;
input  [C_M_AXI_GMEM_RUSER_WIDTH - 1:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_BID;
input  [C_M_AXI_GMEM_BUSER_WIDTH - 1:0] m_axi_gmem_BUSER;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_AWADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_AWID;
output  [7:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [C_M_AXI_GMEM1_AWUSER_WIDTH - 1:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_WDATA;
output  [C_M_AXI_GMEM1_WSTRB_WIDTH - 1:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_WID;
output  [C_M_AXI_GMEM1_WUSER_WIDTH - 1:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_ARADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_ARID;
output  [7:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [C_M_AXI_GMEM1_ARUSER_WIDTH - 1:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_RID;
input  [C_M_AXI_GMEM1_RUSER_WIDTH - 1:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_BID;
input  [C_M_AXI_GMEM1_BUSER_WIDTH - 1:0] m_axi_gmem1_BUSER;
output   m_axi_gmem2_AWVALID;
input   m_axi_gmem2_AWREADY;
output  [C_M_AXI_GMEM2_ADDR_WIDTH - 1:0] m_axi_gmem2_AWADDR;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_AWID;
output  [7:0] m_axi_gmem2_AWLEN;
output  [2:0] m_axi_gmem2_AWSIZE;
output  [1:0] m_axi_gmem2_AWBURST;
output  [1:0] m_axi_gmem2_AWLOCK;
output  [3:0] m_axi_gmem2_AWCACHE;
output  [2:0] m_axi_gmem2_AWPROT;
output  [3:0] m_axi_gmem2_AWQOS;
output  [3:0] m_axi_gmem2_AWREGION;
output  [C_M_AXI_GMEM2_AWUSER_WIDTH - 1:0] m_axi_gmem2_AWUSER;
output   m_axi_gmem2_WVALID;
input   m_axi_gmem2_WREADY;
output  [C_M_AXI_GMEM2_DATA_WIDTH - 1:0] m_axi_gmem2_WDATA;
output  [C_M_AXI_GMEM2_WSTRB_WIDTH - 1:0] m_axi_gmem2_WSTRB;
output   m_axi_gmem2_WLAST;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_WID;
output  [C_M_AXI_GMEM2_WUSER_WIDTH - 1:0] m_axi_gmem2_WUSER;
output   m_axi_gmem2_ARVALID;
input   m_axi_gmem2_ARREADY;
output  [C_M_AXI_GMEM2_ADDR_WIDTH - 1:0] m_axi_gmem2_ARADDR;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_ARID;
output  [7:0] m_axi_gmem2_ARLEN;
output  [2:0] m_axi_gmem2_ARSIZE;
output  [1:0] m_axi_gmem2_ARBURST;
output  [1:0] m_axi_gmem2_ARLOCK;
output  [3:0] m_axi_gmem2_ARCACHE;
output  [2:0] m_axi_gmem2_ARPROT;
output  [3:0] m_axi_gmem2_ARQOS;
output  [3:0] m_axi_gmem2_ARREGION;
output  [C_M_AXI_GMEM2_ARUSER_WIDTH - 1:0] m_axi_gmem2_ARUSER;
input   m_axi_gmem2_RVALID;
output   m_axi_gmem2_RREADY;
input  [C_M_AXI_GMEM2_DATA_WIDTH - 1:0] m_axi_gmem2_RDATA;
input   m_axi_gmem2_RLAST;
input  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_RID;
input  [C_M_AXI_GMEM2_RUSER_WIDTH - 1:0] m_axi_gmem2_RUSER;
input  [1:0] m_axi_gmem2_RRESP;
input   m_axi_gmem2_BVALID;
output   m_axi_gmem2_BREADY;
input  [1:0] m_axi_gmem2_BRESP;
input  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_BID;
input  [C_M_AXI_GMEM2_BUSER_WIDTH - 1:0] m_axi_gmem2_BUSER;
output   m_axi_gmem3_AWVALID;
input   m_axi_gmem3_AWREADY;
output  [C_M_AXI_GMEM3_ADDR_WIDTH - 1:0] m_axi_gmem3_AWADDR;
output  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_AWID;
output  [7:0] m_axi_gmem3_AWLEN;
output  [2:0] m_axi_gmem3_AWSIZE;
output  [1:0] m_axi_gmem3_AWBURST;
output  [1:0] m_axi_gmem3_AWLOCK;
output  [3:0] m_axi_gmem3_AWCACHE;
output  [2:0] m_axi_gmem3_AWPROT;
output  [3:0] m_axi_gmem3_AWQOS;
output  [3:0] m_axi_gmem3_AWREGION;
output  [C_M_AXI_GMEM3_AWUSER_WIDTH - 1:0] m_axi_gmem3_AWUSER;
output   m_axi_gmem3_WVALID;
input   m_axi_gmem3_WREADY;
output  [C_M_AXI_GMEM3_DATA_WIDTH - 1:0] m_axi_gmem3_WDATA;
output  [C_M_AXI_GMEM3_WSTRB_WIDTH - 1:0] m_axi_gmem3_WSTRB;
output   m_axi_gmem3_WLAST;
output  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_WID;
output  [C_M_AXI_GMEM3_WUSER_WIDTH - 1:0] m_axi_gmem3_WUSER;
output   m_axi_gmem3_ARVALID;
input   m_axi_gmem3_ARREADY;
output  [C_M_AXI_GMEM3_ADDR_WIDTH - 1:0] m_axi_gmem3_ARADDR;
output  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_ARID;
output  [7:0] m_axi_gmem3_ARLEN;
output  [2:0] m_axi_gmem3_ARSIZE;
output  [1:0] m_axi_gmem3_ARBURST;
output  [1:0] m_axi_gmem3_ARLOCK;
output  [3:0] m_axi_gmem3_ARCACHE;
output  [2:0] m_axi_gmem3_ARPROT;
output  [3:0] m_axi_gmem3_ARQOS;
output  [3:0] m_axi_gmem3_ARREGION;
output  [C_M_AXI_GMEM3_ARUSER_WIDTH - 1:0] m_axi_gmem3_ARUSER;
input   m_axi_gmem3_RVALID;
output   m_axi_gmem3_RREADY;
input  [C_M_AXI_GMEM3_DATA_WIDTH - 1:0] m_axi_gmem3_RDATA;
input   m_axi_gmem3_RLAST;
input  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_RID;
input  [C_M_AXI_GMEM3_RUSER_WIDTH - 1:0] m_axi_gmem3_RUSER;
input  [1:0] m_axi_gmem3_RRESP;
input   m_axi_gmem3_BVALID;
output   m_axi_gmem3_BREADY;
input  [1:0] m_axi_gmem3_BRESP;
input  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_BID;
input  [C_M_AXI_GMEM3_BUSER_WIDTH - 1:0] m_axi_gmem3_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;

reg ap_done;
reg ap_idle;
reg ap_ready;

 reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [53:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [63:0] X_data;
wire   [63:0] msp_conv_weight;
wire   [63:0] msp_conv_bias;
wire   [63:0] msp_norm_weight;
wire   [63:0] msp_norm_bias;
wire   [63:0] msp_norm_running_mean;
wire   [63:0] msp_norm_running_var;
wire   [63:0] dw_conv_weight;
wire   [63:0] norm_1_weight;
wire   [63:0] norm_1_bias;
wire   [63:0] norm_1_running_mean;
wire   [63:0] norm_1_running_var;
wire   [63:0] se_conv_reduce_weight;
wire   [63:0] se_conv_reduce_bias;
wire   [63:0] se_conv_expand_weight;
wire   [63:0] se_conv_expand_bias;
wire   [63:0] proj_conv_weight;
wire   [63:0] Y_msp_conv;
wire   [63:0] Y_msp_norm;
wire   [63:0] Y_dw_conv;
wire   [63:0] Y_dw_norm;
wire   [63:0] Y_dw_act;
wire   [63:0] Y_se_mean;
wire   [63:0] Y_se_reduce;
wire   [63:0] Y_se_act;
wire   [63:0] Y_se_expand;
wire   [63:0] Y_se_sigmoid;
wire   [63:0] Y_se;
wire   [63:0] Y_proj;
reg   [19:0] img_1_address0;
reg    img_1_ce0;
reg    img_1_we0;
reg   [31:0] img_1_d0;
wire   [31:0] img_1_q0;
reg   [19:0] img_1_address1;
reg    img_1_ce1;
wire   [31:0] img_1_q1;
reg   [19:0] compute_tmp_1_address0;
reg    compute_tmp_1_ce0;
reg    compute_tmp_1_we0;
reg   [31:0] compute_tmp_1_d0;
wire   [31:0] compute_tmp_1_q0;
reg   [19:0] compute_tmp_1_address1;
reg    compute_tmp_1_ce1;
wire   [31:0] compute_tmp_1_q1;
reg    gmem0_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    gmem0_blk_n_AW;
wire    ap_CS_fsm_state47;
reg    gmem0_blk_n_B;
wire    ap_CS_fsm_state54;
reg   [63:0] Y_proj_read_reg_675;
reg   [63:0] proj_conv_weight_read_reg_680;
reg   [63:0] se_conv_expand_bias_read_reg_685;
reg   [63:0] se_conv_expand_weight_read_reg_690;
reg   [63:0] se_conv_reduce_bias_read_reg_695;
reg   [63:0] se_conv_reduce_weight_read_reg_700;
reg   [63:0] norm_1_running_var_read_reg_705;
reg   [63:0] norm_1_running_mean_read_reg_710;
reg   [63:0] norm_1_bias_read_reg_715;
reg   [63:0] norm_1_weight_read_reg_720;
reg   [63:0] dw_conv_weight_read_reg_725;
reg   [63:0] msp_norm_running_var_read_reg_730;
reg   [63:0] msp_norm_running_mean_read_reg_735;
reg   [63:0] msp_norm_bias_read_reg_740;
reg   [63:0] msp_norm_weight_read_reg_745;
reg   [63:0] msp_conv_bias_read_reg_750;
reg   [63:0] msp_conv_weight_read_reg_755;
reg   [61:0] trunc_ln_reg_766;
reg   [18:0] phi_mul_load_reg_777;
wire    ap_CS_fsm_state25;
reg   [4:0] c_1_reg_782;
reg   [61:0] trunc_ln1_reg_790;
wire   [0:0] icmp_ln16_fu_595_p2;
reg   [61:0] trunc_ln2_reg_795;
wire   [31:0] grp_fu_547_p2;
reg   [31:0] div_i2_reg_804;
wire    ap_CS_fsm_state31;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_ap_start;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_ap_done;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_ap_idle;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_ap_ready;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_AWVALID;
wire   [63:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_AWADDR;
wire   [0:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_AWID;
wire   [31:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_AWLEN;
wire   [2:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_AWSIZE;
wire   [1:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_AWBURST;
wire   [1:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_AWLOCK;
wire   [3:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_AWCACHE;
wire   [2:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_AWPROT;
wire   [3:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_AWQOS;
wire   [3:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_AWREGION;
wire   [0:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_AWUSER;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_WVALID;
wire   [31:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_WDATA;
wire   [3:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_WSTRB;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_WLAST;
wire   [0:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_WID;
wire   [0:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_WUSER;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARVALID;
wire   [63:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARADDR;
wire   [0:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARID;
wire   [31:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARLEN;
wire   [2:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARSIZE;
wire   [1:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARBURST;
wire   [1:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARLOCK;
wire   [3:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARCACHE;
wire   [2:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARPROT;
wire   [3:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARQOS;
wire   [3:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARREGION;
wire   [0:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARUSER;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_RREADY;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_BREADY;
wire   [19:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_img_1_address0;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_img_1_ce0;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_img_1_we0;
wire   [31:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_img_1_d0;
wire    grp_DW_conv_1_2_1_fu_417_ap_start;
wire    grp_DW_conv_1_2_1_fu_417_ap_done;
wire    grp_DW_conv_1_2_1_fu_417_ap_idle;
wire    grp_DW_conv_1_2_1_fu_417_ap_ready;
wire    grp_DW_conv_1_2_1_fu_417_m_axi_gmem_AWVALID;
wire   [63:0] grp_DW_conv_1_2_1_fu_417_m_axi_gmem_AWADDR;
wire   [0:0] grp_DW_conv_1_2_1_fu_417_m_axi_gmem_AWID;
wire   [31:0] grp_DW_conv_1_2_1_fu_417_m_axi_gmem_AWLEN;
wire   [2:0] grp_DW_conv_1_2_1_fu_417_m_axi_gmem_AWSIZE;
wire   [1:0] grp_DW_conv_1_2_1_fu_417_m_axi_gmem_AWBURST;
wire   [1:0] grp_DW_conv_1_2_1_fu_417_m_axi_gmem_AWLOCK;
wire   [3:0] grp_DW_conv_1_2_1_fu_417_m_axi_gmem_AWCACHE;
wire   [2:0] grp_DW_conv_1_2_1_fu_417_m_axi_gmem_AWPROT;
wire   [3:0] grp_DW_conv_1_2_1_fu_417_m_axi_gmem_AWQOS;
wire   [3:0] grp_DW_conv_1_2_1_fu_417_m_axi_gmem_AWREGION;
wire   [0:0] grp_DW_conv_1_2_1_fu_417_m_axi_gmem_AWUSER;
wire    grp_DW_conv_1_2_1_fu_417_m_axi_gmem_WVALID;
wire   [31:0] grp_DW_conv_1_2_1_fu_417_m_axi_gmem_WDATA;
wire   [3:0] grp_DW_conv_1_2_1_fu_417_m_axi_gmem_WSTRB;
wire    grp_DW_conv_1_2_1_fu_417_m_axi_gmem_WLAST;
wire   [0:0] grp_DW_conv_1_2_1_fu_417_m_axi_gmem_WID;
wire   [0:0] grp_DW_conv_1_2_1_fu_417_m_axi_gmem_WUSER;
wire    grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARVALID;
wire   [63:0] grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARADDR;
wire   [0:0] grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARID;
wire   [31:0] grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARLEN;
wire   [2:0] grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARSIZE;
wire   [1:0] grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARBURST;
wire   [1:0] grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARLOCK;
wire   [3:0] grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARCACHE;
wire   [2:0] grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARPROT;
wire   [3:0] grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARQOS;
wire   [3:0] grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARREGION;
wire   [0:0] grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARUSER;
wire    grp_DW_conv_1_2_1_fu_417_m_axi_gmem_RREADY;
wire    grp_DW_conv_1_2_1_fu_417_m_axi_gmem_BREADY;
wire   [19:0] grp_DW_conv_1_2_1_fu_417_img_1_address0;
wire    grp_DW_conv_1_2_1_fu_417_img_1_ce0;
wire    grp_DW_conv_1_2_1_fu_417_img_1_we0;
wire   [31:0] grp_DW_conv_1_2_1_fu_417_img_1_d0;
wire   [31:0] grp_DW_conv_1_2_1_fu_417_grp_fu_814_p_din0;
wire   [31:0] grp_DW_conv_1_2_1_fu_417_grp_fu_814_p_din1;
wire    grp_DW_conv_1_2_1_fu_417_grp_fu_814_p_ce;
wire   [31:0] grp_DW_conv_1_2_1_fu_417_grp_fu_818_p_din0;
wire   [31:0] grp_DW_conv_1_2_1_fu_417_grp_fu_818_p_din1;
wire   [1:0] grp_DW_conv_1_2_1_fu_417_grp_fu_818_p_opcode;
wire    grp_DW_conv_1_2_1_fu_417_grp_fu_818_p_ce;
wire    grp_BatchNorm_3_4_5_6_1_fu_427_ap_start;
wire    grp_BatchNorm_3_4_5_6_1_fu_427_ap_done;
wire    grp_BatchNorm_3_4_5_6_1_fu_427_ap_idle;
wire    grp_BatchNorm_3_4_5_6_1_fu_427_ap_ready;
wire   [19:0] grp_BatchNorm_3_4_5_6_1_fu_427_img_address0;
wire    grp_BatchNorm_3_4_5_6_1_fu_427_img_ce0;
wire    grp_BatchNorm_3_4_5_6_1_fu_427_img_we0;
wire   [31:0] grp_BatchNorm_3_4_5_6_1_fu_427_img_d0;
wire   [19:0] grp_BatchNorm_3_4_5_6_1_fu_427_img_address1;
wire    grp_BatchNorm_3_4_5_6_1_fu_427_img_ce1;
reg   [18:0] grp_BatchNorm_3_4_5_6_1_fu_427_img_offset;
wire    grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_AWVALID;
wire   [63:0] grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_AWADDR;
wire   [0:0] grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_AWID;
wire   [31:0] grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_AWLEN;
wire   [2:0] grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_AWSIZE;
wire   [1:0] grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_AWBURST;
wire   [1:0] grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_AWLOCK;
wire   [3:0] grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_AWCACHE;
wire   [2:0] grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_AWPROT;
wire   [3:0] grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_AWQOS;
wire   [3:0] grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_AWREGION;
wire   [0:0] grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_AWUSER;
wire    grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_WVALID;
wire   [31:0] grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_WDATA;
wire   [3:0] grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_WSTRB;
wire    grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_WLAST;
wire   [0:0] grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_WID;
wire   [0:0] grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_WUSER;
wire    grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARVALID;
wire   [63:0] grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARADDR;
wire   [0:0] grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARID;
wire   [31:0] grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARLEN;
wire   [2:0] grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARSIZE;
wire   [1:0] grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARBURST;
wire   [1:0] grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARLOCK;
wire   [3:0] grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARCACHE;
wire   [2:0] grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARPROT;
wire   [3:0] grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARQOS;
wire   [3:0] grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARREGION;
wire   [0:0] grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARUSER;
wire    grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_RREADY;
wire    grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_BREADY;
reg   [63:0] grp_BatchNorm_3_4_5_6_1_fu_427_running_mean;
reg   [63:0] grp_BatchNorm_3_4_5_6_1_fu_427_running_var;
reg   [63:0] grp_BatchNorm_3_4_5_6_1_fu_427_gamma;
reg   [63:0] grp_BatchNorm_3_4_5_6_1_fu_427_beta;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_ap_start;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_ap_done;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_ap_idle;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_ap_ready;
wire   [19:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_img_1_address0;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_img_1_ce0;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_img_1_we0;
wire   [31:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_img_1_d0;
wire    grp_DW_conv_1_1_fu_448_ap_start;
wire    grp_DW_conv_1_1_fu_448_ap_done;
wire    grp_DW_conv_1_1_fu_448_ap_idle;
wire    grp_DW_conv_1_1_fu_448_ap_ready;
wire    grp_DW_conv_1_1_fu_448_m_axi_gmem_AWVALID;
wire   [63:0] grp_DW_conv_1_1_fu_448_m_axi_gmem_AWADDR;
wire   [0:0] grp_DW_conv_1_1_fu_448_m_axi_gmem_AWID;
wire   [31:0] grp_DW_conv_1_1_fu_448_m_axi_gmem_AWLEN;
wire   [2:0] grp_DW_conv_1_1_fu_448_m_axi_gmem_AWSIZE;
wire   [1:0] grp_DW_conv_1_1_fu_448_m_axi_gmem_AWBURST;
wire   [1:0] grp_DW_conv_1_1_fu_448_m_axi_gmem_AWLOCK;
wire   [3:0] grp_DW_conv_1_1_fu_448_m_axi_gmem_AWCACHE;
wire   [2:0] grp_DW_conv_1_1_fu_448_m_axi_gmem_AWPROT;
wire   [3:0] grp_DW_conv_1_1_fu_448_m_axi_gmem_AWQOS;
wire   [3:0] grp_DW_conv_1_1_fu_448_m_axi_gmem_AWREGION;
wire   [0:0] grp_DW_conv_1_1_fu_448_m_axi_gmem_AWUSER;
wire    grp_DW_conv_1_1_fu_448_m_axi_gmem_WVALID;
wire   [31:0] grp_DW_conv_1_1_fu_448_m_axi_gmem_WDATA;
wire   [3:0] grp_DW_conv_1_1_fu_448_m_axi_gmem_WSTRB;
wire    grp_DW_conv_1_1_fu_448_m_axi_gmem_WLAST;
wire   [0:0] grp_DW_conv_1_1_fu_448_m_axi_gmem_WID;
wire   [0:0] grp_DW_conv_1_1_fu_448_m_axi_gmem_WUSER;
wire    grp_DW_conv_1_1_fu_448_m_axi_gmem_ARVALID;
wire   [63:0] grp_DW_conv_1_1_fu_448_m_axi_gmem_ARADDR;
wire   [0:0] grp_DW_conv_1_1_fu_448_m_axi_gmem_ARID;
wire   [31:0] grp_DW_conv_1_1_fu_448_m_axi_gmem_ARLEN;
wire   [2:0] grp_DW_conv_1_1_fu_448_m_axi_gmem_ARSIZE;
wire   [1:0] grp_DW_conv_1_1_fu_448_m_axi_gmem_ARBURST;
wire   [1:0] grp_DW_conv_1_1_fu_448_m_axi_gmem_ARLOCK;
wire   [3:0] grp_DW_conv_1_1_fu_448_m_axi_gmem_ARCACHE;
wire   [2:0] grp_DW_conv_1_1_fu_448_m_axi_gmem_ARPROT;
wire   [3:0] grp_DW_conv_1_1_fu_448_m_axi_gmem_ARQOS;
wire   [3:0] grp_DW_conv_1_1_fu_448_m_axi_gmem_ARREGION;
wire   [0:0] grp_DW_conv_1_1_fu_448_m_axi_gmem_ARUSER;
wire    grp_DW_conv_1_1_fu_448_m_axi_gmem_RREADY;
wire    grp_DW_conv_1_1_fu_448_m_axi_gmem_BREADY;
wire   [19:0] grp_DW_conv_1_1_fu_448_img_1_address0;
wire    grp_DW_conv_1_1_fu_448_img_1_ce0;
wire    grp_DW_conv_1_1_fu_448_img_1_we0;
wire   [31:0] grp_DW_conv_1_1_fu_448_img_1_d0;
wire   [19:0] grp_DW_conv_1_1_fu_448_img_1_address1;
wire    grp_DW_conv_1_1_fu_448_img_1_ce1;
wire   [31:0] grp_DW_conv_1_1_fu_448_grp_fu_818_p_din0;
wire   [31:0] grp_DW_conv_1_1_fu_448_grp_fu_818_p_din1;
wire   [1:0] grp_DW_conv_1_1_fu_448_grp_fu_818_p_opcode;
wire    grp_DW_conv_1_1_fu_448_grp_fu_818_p_ce;
wire   [31:0] grp_DW_conv_1_1_fu_448_grp_fu_814_p_din0;
wire   [31:0] grp_DW_conv_1_1_fu_448_grp_fu_814_p_din1;
wire    grp_DW_conv_1_1_fu_448_grp_fu_814_p_ce;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_ap_start;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_ap_done;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_ap_idle;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_ap_ready;
wire   [19:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_img_1_address0;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_img_1_ce0;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_img_1_we0;
wire   [31:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_img_1_d0;
wire   [19:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_img_1_address1;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_img_1_ce1;
wire   [31:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_818_p_din0;
wire   [31:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_818_p_din1;
wire   [1:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_818_p_opcode;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_818_p_ce;
wire   [31:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_814_p_din0;
wire   [31:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_814_p_din1;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_814_p_ce;
wire   [31:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_547_p_din0;
wire   [31:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_547_p_din1;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_547_p_ce;
wire   [31:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_822_p_din0;
wire   [31:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_822_p_din1;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_822_p_ce;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_ap_start;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_ap_done;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_ap_idle;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_ap_ready;
wire   [19:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_img_1_address0;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_img_1_ce0;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_img_1_we0;
wire   [31:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_img_1_d0;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_ap_start;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_ap_done;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_ap_idle;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_ap_ready;
wire   [31:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_temp_1_out;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_temp_1_out_ap_vld;
wire   [19:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_img_1_address0;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_img_1_ce0;
wire   [19:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_compute_tmp_1_address0;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_compute_tmp_1_ce0;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_compute_tmp_1_we0;
wire   [31:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_compute_tmp_1_d0;
wire   [31:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_grp_fu_818_p_din0;
wire   [31:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_grp_fu_818_p_din1;
wire   [1:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_grp_fu_818_p_opcode;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_grp_fu_818_p_ce;
wire    grp_Pointwise_conv_7_8_1_fu_479_ap_start;
wire    grp_Pointwise_conv_7_8_1_fu_479_ap_done;
wire    grp_Pointwise_conv_7_8_1_fu_479_ap_idle;
wire    grp_Pointwise_conv_7_8_1_fu_479_ap_ready;
wire   [19:0] grp_Pointwise_conv_7_8_1_fu_479_out_r_address0;
wire    grp_Pointwise_conv_7_8_1_fu_479_out_r_ce0;
wire    grp_Pointwise_conv_7_8_1_fu_479_out_r_we0;
wire   [31:0] grp_Pointwise_conv_7_8_1_fu_479_out_r_d0;
wire   [19:0] grp_Pointwise_conv_7_8_1_fu_479_out_r_address1;
wire    grp_Pointwise_conv_7_8_1_fu_479_out_r_ce1;
reg   [18:0] grp_Pointwise_conv_7_8_1_fu_479_img_offset;
reg   [18:0] grp_Pointwise_conv_7_8_1_fu_479_out_offset;
wire    grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_AWVALID;
wire   [63:0] grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_AWADDR;
wire   [0:0] grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_AWID;
wire   [31:0] grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_AWLEN;
wire   [2:0] grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_AWSIZE;
wire   [1:0] grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_AWBURST;
wire   [1:0] grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_AWLOCK;
wire   [3:0] grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_AWCACHE;
wire   [2:0] grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_AWPROT;
wire   [3:0] grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_AWQOS;
wire   [3:0] grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_AWREGION;
wire   [0:0] grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_AWUSER;
wire    grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_WVALID;
wire   [31:0] grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_WDATA;
wire   [3:0] grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_WSTRB;
wire    grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_WLAST;
wire   [0:0] grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_WID;
wire   [0:0] grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_WUSER;
wire    grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARVALID;
wire   [63:0] grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARADDR;
wire   [0:0] grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARID;
wire   [31:0] grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARLEN;
wire   [2:0] grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARSIZE;
wire   [1:0] grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARBURST;
wire   [1:0] grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARLOCK;
wire   [3:0] grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARCACHE;
wire   [2:0] grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARPROT;
wire   [3:0] grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARQOS;
wire   [3:0] grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARREGION;
wire   [0:0] grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARUSER;
wire    grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_RREADY;
wire    grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_BREADY;
reg   [63:0] grp_Pointwise_conv_7_8_1_fu_479_buffer_kernel;
reg   [63:0] grp_Pointwise_conv_7_8_1_fu_479_buffer_bias;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_ap_start;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_ap_done;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_ap_idle;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_ap_ready;
wire   [19:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_img_1_address0;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_img_1_ce0;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_img_1_we0;
wire   [31:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_img_1_d0;
wire   [19:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_img_1_address1;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_img_1_ce1;
wire   [31:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_818_p_din0;
wire   [31:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_818_p_din1;
wire   [1:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_818_p_opcode;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_818_p_ce;
wire   [31:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_814_p_din0;
wire   [31:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_814_p_din1;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_814_p_ce;
wire   [31:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_547_p_din0;
wire   [31:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_547_p_din1;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_547_p_ce;
wire   [31:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_822_p_din0;
wire   [31:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_822_p_din1;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_822_p_ce;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_ap_start;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_ap_done;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_ap_idle;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_ap_ready;
wire   [19:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_img_1_address0;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_img_1_ce0;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_img_1_we0;
wire   [31:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_img_1_d0;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_ap_start;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_ap_done;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_ap_idle;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_ap_ready;
wire   [19:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_img_1_address0;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_img_1_ce0;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_img_1_we0;
wire   [31:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_img_1_d0;
wire   [19:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_img_1_address1;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_img_1_ce1;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_ap_start;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_ap_done;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_ap_idle;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_ap_ready;
wire   [19:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_img_1_address0;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_img_1_ce0;
wire   [19:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_compute_tmp_1_address0;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_compute_tmp_1_ce0;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_compute_tmp_1_we0;
wire   [31:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_compute_tmp_1_d0;
wire   [19:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_compute_tmp_1_address1;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_compute_tmp_1_ce1;
wire   [31:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_grp_fu_814_p_din0;
wire   [31:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_grp_fu_814_p_din1;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_grp_fu_814_p_ce;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_ap_start;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_ap_done;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_ap_idle;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_ap_ready;
wire   [19:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_img_1_address0;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_img_1_ce0;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_img_1_we0;
wire   [31:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_img_1_d0;
wire    grp_kernel_stage0_Pipeline_Output_Channel_fu_527_ap_start;
wire    grp_kernel_stage0_Pipeline_Output_Channel_fu_527_ap_done;
wire    grp_kernel_stage0_Pipeline_Output_Channel_fu_527_ap_idle;
wire    grp_kernel_stage0_Pipeline_Output_Channel_fu_527_ap_ready;
wire    grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_AWVALID;
wire   [63:0] grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_AWADDR;
wire   [0:0] grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_AWID;
wire   [31:0] grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_AWLEN;
wire   [2:0] grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_AWSIZE;
wire   [1:0] grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_AWBURST;
wire   [1:0] grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_AWLOCK;
wire   [3:0] grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_AWCACHE;
wire   [2:0] grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_AWPROT;
wire   [3:0] grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_AWQOS;
wire   [3:0] grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_AWREGION;
wire   [0:0] grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_AWUSER;
wire    grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_WVALID;
wire   [31:0] grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_WDATA;
wire   [3:0] grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_WSTRB;
wire    grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_WLAST;
wire   [0:0] grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_WID;
wire   [0:0] grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_WUSER;
wire    grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARVALID;
wire   [63:0] grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARADDR;
wire   [0:0] grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARID;
wire   [31:0] grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARLEN;
wire   [2:0] grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARSIZE;
wire   [1:0] grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARBURST;
wire   [1:0] grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARLOCK;
wire   [3:0] grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARCACHE;
wire   [2:0] grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARPROT;
wire   [3:0] grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARQOS;
wire   [3:0] grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARREGION;
wire   [0:0] grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARUSER;
wire    grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_RREADY;
wire    grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_BREADY;
wire   [19:0] grp_kernel_stage0_Pipeline_Output_Channel_fu_527_img_1_address0;
wire    grp_kernel_stage0_Pipeline_Output_Channel_fu_527_img_1_ce0;
wire    grp_kernel_stage0_Pipeline_Output_Channel_fu_527_img_1_we0;
wire   [31:0] grp_kernel_stage0_Pipeline_Output_Channel_fu_527_img_1_d0;
wire   [19:0] grp_kernel_stage0_Pipeline_Output_Channel_fu_527_compute_tmp_1_address0;
wire    grp_kernel_stage0_Pipeline_Output_Channel_fu_527_compute_tmp_1_ce0;
wire   [19:0] grp_kernel_stage0_Pipeline_Output_Channel_fu_527_compute_tmp_1_address1;
wire    grp_kernel_stage0_Pipeline_Output_Channel_fu_527_compute_tmp_1_ce1;
wire   [31:0] grp_kernel_stage0_Pipeline_Output_Channel_fu_527_grp_fu_818_p_din0;
wire   [31:0] grp_kernel_stage0_Pipeline_Output_Channel_fu_527_grp_fu_818_p_din1;
wire   [1:0] grp_kernel_stage0_Pipeline_Output_Channel_fu_527_grp_fu_818_p_opcode;
wire    grp_kernel_stage0_Pipeline_Output_Channel_fu_527_grp_fu_818_p_ce;
wire   [31:0] grp_kernel_stage0_Pipeline_Output_Channel_fu_527_grp_fu_814_p_din0;
wire   [31:0] grp_kernel_stage0_Pipeline_Output_Channel_fu_527_grp_fu_814_p_din1;
wire    grp_kernel_stage0_Pipeline_Output_Channel_fu_527_grp_fu_814_p_ce;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_ap_start;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_ap_done;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_ap_idle;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_ap_ready;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWVALID;
wire   [63:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWADDR;
wire   [0:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWID;
wire   [31:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWLEN;
wire   [2:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWSIZE;
wire   [1:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWBURST;
wire   [1:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWLOCK;
wire   [3:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWCACHE;
wire   [2:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWPROT;
wire   [3:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWQOS;
wire   [3:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWREGION;
wire   [0:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWUSER;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_WVALID;
wire   [31:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_WDATA;
wire   [3:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_WSTRB;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_WLAST;
wire   [0:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_WID;
wire   [0:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_WUSER;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_ARVALID;
wire   [63:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_ARADDR;
wire   [0:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_ARID;
wire   [31:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_ARLEN;
wire   [2:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_ARSIZE;
wire   [1:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_ARBURST;
wire   [1:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_ARLOCK;
wire   [3:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_ARCACHE;
wire   [2:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_ARPROT;
wire   [3:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_ARQOS;
wire   [3:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_ARREGION;
wire   [0:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_ARUSER;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_RREADY;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_BREADY;
wire   [19:0] grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_img_1_address0;
wire    grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_img_1_ce0;
wire    gmem_AWREADY;
wire    gmem_WREADY;
reg    gmem_ARVALID;
wire    gmem_ARREADY;
reg   [63:0] gmem_ARADDR;
reg   [31:0] gmem_ARLEN;
wire    gmem_RVALID;
reg    gmem_RREADY;
wire   [31:0] gmem_RDATA;
wire   [8:0] gmem_RFIFONUM;
wire    gmem_BVALID;
reg    gmem0_AWVALID;
wire    gmem0_AWREADY;
reg   [63:0] gmem0_AWADDR;
reg   [31:0] gmem0_AWLEN;
reg    gmem0_WVALID;
wire    gmem0_WREADY;
reg    gmem0_ARVALID;
wire    gmem0_ARREADY;
reg   [63:0] gmem0_ARADDR;
reg   [31:0] gmem0_ARLEN;
wire    gmem0_RVALID;
reg    gmem0_RREADY;
wire   [31:0] gmem0_RDATA;
wire   [8:0] gmem0_RFIFONUM;
wire    gmem0_BVALID;
reg    gmem0_BREADY;
reg    grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg    grp_DW_conv_1_2_1_fu_417_ap_start_reg;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
reg    grp_BatchNorm_3_4_5_6_1_fu_427_ap_start_reg;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state20;
reg    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_ap_start_reg;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
reg    grp_DW_conv_1_1_fu_448_ap_start_reg;
reg   [53:0] ap_NS_fsm;
wire    ap_NS_fsm_state17;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
reg    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_ap_start_reg;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
reg    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_ap_start_reg;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
reg    grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_ap_start_reg;
wire    ap_CS_fsm_state26;
reg    grp_Pointwise_conv_7_8_1_fu_479_ap_start_reg;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state39;
reg    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_ap_start_reg;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state35;
reg    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_ap_start_reg;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state37;
reg    grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_ap_start_reg;
wire    ap_NS_fsm_state40;
wire    ap_CS_fsm_state41;
reg    grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_ap_start_reg;
wire    ap_NS_fsm_state42;
wire    ap_CS_fsm_state43;
reg    grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_ap_start_reg;
wire    ap_CS_fsm_state44;
wire    ap_CS_fsm_state45;
reg    grp_kernel_stage0_Pipeline_Output_Channel_fu_527_ap_start_reg;
wire    ap_NS_fsm_state46;
wire    ap_CS_fsm_state46;
reg    grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_ap_start_reg;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state49;
wire   [63:0] zext_ln24_fu_646_p1;
wire    ap_CS_fsm_state32;
wire  signed [63:0] sext_ln79_fu_572_p1;
wire  signed [63:0] sext_ln156_fu_651_p1;
reg   [18:0] phi_mul_fu_260;
wire   [18:0] add_ln16_1_fu_589_p2;
reg   [4:0] c_fu_264;
wire   [4:0] add_ln16_fu_601_p2;
wire    ap_CS_fsm_state27;
reg   [31:0] grp_fu_547_p0;
reg   [31:0] grp_fu_547_p1;
wire   [18:0] zext_ln24_cast_fu_639_p3;
reg    grp_fu_547_ce;
wire   [31:0] grp_fu_814_p2;
reg   [31:0] grp_fu_814_p0;
reg   [31:0] grp_fu_814_p1;
reg    grp_fu_814_ce;
wire   [31:0] grp_fu_818_p2;
reg   [31:0] grp_fu_818_p0;
reg   [31:0] grp_fu_818_p1;
reg    grp_fu_818_ce;
wire   [31:0] grp_fu_822_p2;
reg   [31:0] grp_fu_822_p0;
reg   [31:0] grp_fu_822_p1;
reg    grp_fu_822_ce;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
reg    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
reg    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
reg    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
reg    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
reg    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
reg    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
reg    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
reg    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
reg    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
reg    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
reg    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
reg    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
reg    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
reg    ap_ST_fsm_state54_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 54'd1;
#0 grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_ap_start_reg = 1'b0;
#0 grp_DW_conv_1_2_1_fu_417_ap_start_reg = 1'b0;
#0 grp_BatchNorm_3_4_5_6_1_fu_427_ap_start_reg = 1'b0;
#0 grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_ap_start_reg = 1'b0;
#0 grp_DW_conv_1_1_fu_448_ap_start_reg = 1'b0;
#0 grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_ap_start_reg = 1'b0;
#0 grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_ap_start_reg = 1'b0;
#0 grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_ap_start_reg = 1'b0;
#0 grp_Pointwise_conv_7_8_1_fu_479_ap_start_reg = 1'b0;
#0 grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_ap_start_reg = 1'b0;
#0 grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_ap_start_reg = 1'b0;
#0 grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_ap_start_reg = 1'b0;
#0 grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_ap_start_reg = 1'b0;
#0 grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_ap_start_reg = 1'b0;
#0 grp_kernel_stage0_Pipeline_Output_Channel_fu_527_ap_start_reg = 1'b0;
#0 grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_ap_start_reg = 1'b0;
end

kernel_stage0_img_1_RAM_T2P_URAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 602112 ),
    .AddressWidth( 20 ))
img_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(img_1_address0),
    .ce0(img_1_ce0),
    .we0(img_1_we0),
    .d0(img_1_d0),
    .q0(img_1_q0),
    .address1(img_1_address1),
    .ce1(img_1_ce1),
    .q1(img_1_q1)
);

kernel_stage0_img_1_RAM_T2P_URAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 602112 ),
    .AddressWidth( 20 ))
compute_tmp_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(compute_tmp_1_address0),
    .ce0(compute_tmp_1_ce0),
    .we0(compute_tmp_1_we0),
    .d0(compute_tmp_1_d0),
    .q0(compute_tmp_1_q0),
    .address1(compute_tmp_1_address1),
    .ce1(compute_tmp_1_ce1),
    .q1(compute_tmp_1_q1)
);

kernel_stage0_kernel_stage0_Pipeline_VITIS_LOOP_79_1 grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_ap_start),
    .ap_done(grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_ap_done),
    .ap_idle(grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_ap_idle),
    .ap_ready(grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_ap_ready),
    .m_axi_gmem0_AWVALID(grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(1'b0),
    .m_axi_gmem0_AWADDR(grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(1'b0),
    .m_axi_gmem0_WDATA(grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(gmem0_ARREADY),
    .m_axi_gmem0_ARADDR(grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(gmem0_RVALID),
    .m_axi_gmem0_RREADY(grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(gmem0_RDATA),
    .m_axi_gmem0_RLAST(1'b0),
    .m_axi_gmem0_RID(1'd0),
    .m_axi_gmem0_RFIFONUM(gmem0_RFIFONUM),
    .m_axi_gmem0_RUSER(1'd0),
    .m_axi_gmem0_RRESP(2'd0),
    .m_axi_gmem0_BVALID(1'b0),
    .m_axi_gmem0_BREADY(grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .sext_ln79(trunc_ln_reg_766),
    .img_1_address0(grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_img_1_address0),
    .img_1_ce0(grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_img_1_ce0),
    .img_1_we0(grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_img_1_we0),
    .img_1_d0(grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_img_1_d0)
);

kernel_stage0_DW_conv_1_2_1 grp_DW_conv_1_2_1_fu_417(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_DW_conv_1_2_1_fu_417_ap_start),
    .ap_done(grp_DW_conv_1_2_1_fu_417_ap_done),
    .ap_idle(grp_DW_conv_1_2_1_fu_417_ap_idle),
    .ap_ready(grp_DW_conv_1_2_1_fu_417_ap_ready),
    .m_axi_gmem_AWVALID(grp_DW_conv_1_2_1_fu_417_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_DW_conv_1_2_1_fu_417_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_DW_conv_1_2_1_fu_417_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_DW_conv_1_2_1_fu_417_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_DW_conv_1_2_1_fu_417_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_DW_conv_1_2_1_fu_417_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_DW_conv_1_2_1_fu_417_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_DW_conv_1_2_1_fu_417_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_DW_conv_1_2_1_fu_417_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_DW_conv_1_2_1_fu_417_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_DW_conv_1_2_1_fu_417_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_DW_conv_1_2_1_fu_417_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_DW_conv_1_2_1_fu_417_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_DW_conv_1_2_1_fu_417_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_DW_conv_1_2_1_fu_417_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_DW_conv_1_2_1_fu_417_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_DW_conv_1_2_1_fu_417_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_DW_conv_1_2_1_fu_417_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_DW_conv_1_2_1_fu_417_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_DW_conv_1_2_1_fu_417_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .kernel(msp_conv_weight_read_reg_755),
    .bias(msp_conv_bias_read_reg_750),
    .img_1_address0(grp_DW_conv_1_2_1_fu_417_img_1_address0),
    .img_1_ce0(grp_DW_conv_1_2_1_fu_417_img_1_ce0),
    .img_1_we0(grp_DW_conv_1_2_1_fu_417_img_1_we0),
    .img_1_d0(grp_DW_conv_1_2_1_fu_417_img_1_d0),
    .img_1_q0(img_1_q0),
    .grp_fu_814_p_din0(grp_DW_conv_1_2_1_fu_417_grp_fu_814_p_din0),
    .grp_fu_814_p_din1(grp_DW_conv_1_2_1_fu_417_grp_fu_814_p_din1),
    .grp_fu_814_p_dout0(grp_fu_814_p2),
    .grp_fu_814_p_ce(grp_DW_conv_1_2_1_fu_417_grp_fu_814_p_ce),
    .grp_fu_818_p_din0(grp_DW_conv_1_2_1_fu_417_grp_fu_818_p_din0),
    .grp_fu_818_p_din1(grp_DW_conv_1_2_1_fu_417_grp_fu_818_p_din1),
    .grp_fu_818_p_opcode(grp_DW_conv_1_2_1_fu_417_grp_fu_818_p_opcode),
    .grp_fu_818_p_dout0(grp_fu_818_p2),
    .grp_fu_818_p_ce(grp_DW_conv_1_2_1_fu_417_grp_fu_818_p_ce)
);

kernel_stage0_BatchNorm_3_4_5_6_1 grp_BatchNorm_3_4_5_6_1_fu_427(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_BatchNorm_3_4_5_6_1_fu_427_ap_start),
    .ap_done(grp_BatchNorm_3_4_5_6_1_fu_427_ap_done),
    .ap_idle(grp_BatchNorm_3_4_5_6_1_fu_427_ap_idle),
    .ap_ready(grp_BatchNorm_3_4_5_6_1_fu_427_ap_ready),
    .img_address0(grp_BatchNorm_3_4_5_6_1_fu_427_img_address0),
    .img_ce0(grp_BatchNorm_3_4_5_6_1_fu_427_img_ce0),
    .img_we0(grp_BatchNorm_3_4_5_6_1_fu_427_img_we0),
    .img_d0(grp_BatchNorm_3_4_5_6_1_fu_427_img_d0),
    .img_address1(grp_BatchNorm_3_4_5_6_1_fu_427_img_address1),
    .img_ce1(grp_BatchNorm_3_4_5_6_1_fu_427_img_ce1),
    .img_q1(img_1_q1),
    .img_offset(grp_BatchNorm_3_4_5_6_1_fu_427_img_offset),
    .m_axi_gmem_AWVALID(grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .running_mean(grp_BatchNorm_3_4_5_6_1_fu_427_running_mean),
    .running_var(grp_BatchNorm_3_4_5_6_1_fu_427_running_var),
    .gamma(grp_BatchNorm_3_4_5_6_1_fu_427_gamma),
    .beta(grp_BatchNorm_3_4_5_6_1_fu_427_beta)
);

kernel_stage0_kernel_stage0_Pipeline_VITIS_LOOP_8_1 grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_ap_start),
    .ap_done(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_ap_done),
    .ap_idle(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_ap_idle),
    .ap_ready(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_ap_ready),
    .img_1_address0(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_img_1_address0),
    .img_1_ce0(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_img_1_ce0),
    .img_1_we0(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_img_1_we0),
    .img_1_d0(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_img_1_d0)
);

kernel_stage0_DW_conv_1_1 grp_DW_conv_1_1_fu_448(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_DW_conv_1_1_fu_448_ap_start),
    .ap_done(grp_DW_conv_1_1_fu_448_ap_done),
    .ap_idle(grp_DW_conv_1_1_fu_448_ap_idle),
    .ap_ready(grp_DW_conv_1_1_fu_448_ap_ready),
    .m_axi_gmem_AWVALID(grp_DW_conv_1_1_fu_448_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_DW_conv_1_1_fu_448_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_DW_conv_1_1_fu_448_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_DW_conv_1_1_fu_448_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_DW_conv_1_1_fu_448_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_DW_conv_1_1_fu_448_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_DW_conv_1_1_fu_448_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_DW_conv_1_1_fu_448_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_DW_conv_1_1_fu_448_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_DW_conv_1_1_fu_448_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_DW_conv_1_1_fu_448_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_DW_conv_1_1_fu_448_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_DW_conv_1_1_fu_448_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_DW_conv_1_1_fu_448_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_DW_conv_1_1_fu_448_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_DW_conv_1_1_fu_448_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_DW_conv_1_1_fu_448_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_DW_conv_1_1_fu_448_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_DW_conv_1_1_fu_448_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_DW_conv_1_1_fu_448_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_DW_conv_1_1_fu_448_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_DW_conv_1_1_fu_448_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_DW_conv_1_1_fu_448_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_DW_conv_1_1_fu_448_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_DW_conv_1_1_fu_448_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_DW_conv_1_1_fu_448_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_DW_conv_1_1_fu_448_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_DW_conv_1_1_fu_448_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_DW_conv_1_1_fu_448_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_DW_conv_1_1_fu_448_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_DW_conv_1_1_fu_448_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_DW_conv_1_1_fu_448_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .kernel(dw_conv_weight_read_reg_725),
    .img_1_address0(grp_DW_conv_1_1_fu_448_img_1_address0),
    .img_1_ce0(grp_DW_conv_1_1_fu_448_img_1_ce0),
    .img_1_we0(grp_DW_conv_1_1_fu_448_img_1_we0),
    .img_1_d0(grp_DW_conv_1_1_fu_448_img_1_d0),
    .img_1_q0(img_1_q0),
    .img_1_address1(grp_DW_conv_1_1_fu_448_img_1_address1),
    .img_1_ce1(grp_DW_conv_1_1_fu_448_img_1_ce1),
    .img_1_q1(img_1_q1),
    .grp_fu_818_p_din0(grp_DW_conv_1_1_fu_448_grp_fu_818_p_din0),
    .grp_fu_818_p_din1(grp_DW_conv_1_1_fu_448_grp_fu_818_p_din1),
    .grp_fu_818_p_opcode(grp_DW_conv_1_1_fu_448_grp_fu_818_p_opcode),
    .grp_fu_818_p_dout0(grp_fu_818_p2),
    .grp_fu_818_p_ce(grp_DW_conv_1_1_fu_448_grp_fu_818_p_ce),
    .grp_fu_814_p_din0(grp_DW_conv_1_1_fu_448_grp_fu_814_p_din0),
    .grp_fu_814_p_din1(grp_DW_conv_1_1_fu_448_grp_fu_814_p_din1),
    .grp_fu_814_p_dout0(grp_fu_814_p2),
    .grp_fu_814_p_ce(grp_DW_conv_1_1_fu_448_grp_fu_814_p_ce)
);

kernel_stage0_kernel_stage0_Pipeline_VITIS_LOOP_8_11 grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_ap_start),
    .ap_done(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_ap_done),
    .ap_idle(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_ap_idle),
    .ap_ready(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_ap_ready),
    .img_1_address0(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_img_1_address0),
    .img_1_ce0(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_img_1_ce0),
    .img_1_we0(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_img_1_we0),
    .img_1_d0(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_img_1_d0),
    .img_1_address1(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_img_1_address1),
    .img_1_ce1(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_img_1_ce1),
    .img_1_q1(img_1_q1),
    .grp_fu_818_p_din0(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_818_p_din0),
    .grp_fu_818_p_din1(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_818_p_din1),
    .grp_fu_818_p_opcode(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_818_p_opcode),
    .grp_fu_818_p_dout0(grp_fu_818_p2),
    .grp_fu_818_p_ce(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_818_p_ce),
    .grp_fu_814_p_din0(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_814_p_din0),
    .grp_fu_814_p_din1(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_814_p_din1),
    .grp_fu_814_p_dout0(grp_fu_814_p2),
    .grp_fu_814_p_ce(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_814_p_ce),
    .grp_fu_547_p_din0(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_547_p_din0),
    .grp_fu_547_p_din1(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_547_p_din1),
    .grp_fu_547_p_dout0(grp_fu_547_p2),
    .grp_fu_547_p_ce(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_547_p_ce),
    .grp_fu_822_p_din0(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_822_p_din0),
    .grp_fu_822_p_din1(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_822_p_din1),
    .grp_fu_822_p_dout0(grp_fu_822_p2),
    .grp_fu_822_p_ce(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_822_p_ce)
);

kernel_stage0_kernel_stage0_Pipeline_VITIS_LOOP_8_12 grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_ap_start),
    .ap_done(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_ap_done),
    .ap_idle(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_ap_idle),
    .ap_ready(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_ap_ready),
    .img_1_address0(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_img_1_address0),
    .img_1_ce0(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_img_1_ce0),
    .img_1_we0(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_img_1_we0),
    .img_1_d0(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_img_1_d0)
);

kernel_stage0_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4 grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_ap_start),
    .ap_done(grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_ap_done),
    .ap_idle(grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_ap_idle),
    .ap_ready(grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_ap_ready),
    .phi_mul(phi_mul_load_reg_777),
    .temp_1_out(grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_temp_1_out),
    .temp_1_out_ap_vld(grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_temp_1_out_ap_vld),
    .img_1_address0(grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_img_1_address0),
    .img_1_ce0(grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_img_1_ce0),
    .img_1_q0(img_1_q0),
    .compute_tmp_1_address0(grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_compute_tmp_1_address0),
    .compute_tmp_1_ce0(grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_compute_tmp_1_ce0),
    .compute_tmp_1_we0(grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_compute_tmp_1_we0),
    .compute_tmp_1_d0(grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_compute_tmp_1_d0),
    .grp_fu_818_p_din0(grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_grp_fu_818_p_din0),
    .grp_fu_818_p_din1(grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_grp_fu_818_p_din1),
    .grp_fu_818_p_opcode(grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_grp_fu_818_p_opcode),
    .grp_fu_818_p_dout0(grp_fu_818_p2),
    .grp_fu_818_p_ce(grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_grp_fu_818_p_ce)
);

kernel_stage0_Pointwise_conv_7_8_1 grp_Pointwise_conv_7_8_1_fu_479(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_Pointwise_conv_7_8_1_fu_479_ap_start),
    .ap_done(grp_Pointwise_conv_7_8_1_fu_479_ap_done),
    .ap_idle(grp_Pointwise_conv_7_8_1_fu_479_ap_idle),
    .ap_ready(grp_Pointwise_conv_7_8_1_fu_479_ap_ready),
    .out_r_address0(grp_Pointwise_conv_7_8_1_fu_479_out_r_address0),
    .out_r_ce0(grp_Pointwise_conv_7_8_1_fu_479_out_r_ce0),
    .out_r_we0(grp_Pointwise_conv_7_8_1_fu_479_out_r_we0),
    .out_r_d0(grp_Pointwise_conv_7_8_1_fu_479_out_r_d0),
    .out_r_q0(img_1_q0),
    .out_r_address1(grp_Pointwise_conv_7_8_1_fu_479_out_r_address1),
    .out_r_ce1(grp_Pointwise_conv_7_8_1_fu_479_out_r_ce1),
    .out_r_q1(img_1_q1),
    .img_offset(grp_Pointwise_conv_7_8_1_fu_479_img_offset),
    .out_offset(grp_Pointwise_conv_7_8_1_fu_479_out_offset),
    .m_axi_gmem_AWVALID(grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .buffer_kernel(grp_Pointwise_conv_7_8_1_fu_479_buffer_kernel),
    .buffer_bias(grp_Pointwise_conv_7_8_1_fu_479_buffer_bias)
);

kernel_stage0_kernel_stage0_Pipeline_VITIS_LOOP_8_13 grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_ap_start),
    .ap_done(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_ap_done),
    .ap_idle(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_ap_idle),
    .ap_ready(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_ap_ready),
    .img_1_address0(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_img_1_address0),
    .img_1_ce0(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_img_1_ce0),
    .img_1_we0(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_img_1_we0),
    .img_1_d0(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_img_1_d0),
    .img_1_address1(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_img_1_address1),
    .img_1_ce1(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_img_1_ce1),
    .img_1_q1(img_1_q1),
    .grp_fu_818_p_din0(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_818_p_din0),
    .grp_fu_818_p_din1(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_818_p_din1),
    .grp_fu_818_p_opcode(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_818_p_opcode),
    .grp_fu_818_p_dout0(grp_fu_818_p2),
    .grp_fu_818_p_ce(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_818_p_ce),
    .grp_fu_814_p_din0(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_814_p_din0),
    .grp_fu_814_p_din1(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_814_p_din1),
    .grp_fu_814_p_dout0(grp_fu_814_p2),
    .grp_fu_814_p_ce(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_814_p_ce),
    .grp_fu_547_p_din0(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_547_p_din0),
    .grp_fu_547_p_din1(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_547_p_din1),
    .grp_fu_547_p_dout0(grp_fu_547_p2),
    .grp_fu_547_p_ce(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_547_p_ce),
    .grp_fu_822_p_din0(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_822_p_din0),
    .grp_fu_822_p_din1(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_822_p_din1),
    .grp_fu_822_p_dout0(grp_fu_822_p2),
    .grp_fu_822_p_ce(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_822_p_ce)
);

kernel_stage0_kernel_stage0_Pipeline_VITIS_LOOP_8_14 grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_ap_start),
    .ap_done(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_ap_done),
    .ap_idle(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_ap_idle),
    .ap_ready(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_ap_ready),
    .img_1_address0(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_img_1_address0),
    .img_1_ce0(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_img_1_ce0),
    .img_1_we0(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_img_1_we0),
    .img_1_d0(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_img_1_d0)
);

kernel_stage0_kernel_stage0_Pipeline_VITIS_LOOP_38_2 grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_ap_start),
    .ap_done(grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_ap_done),
    .ap_idle(grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_ap_idle),
    .ap_ready(grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_ap_ready),
    .img_1_address0(grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_img_1_address0),
    .img_1_ce0(grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_img_1_ce0),
    .img_1_we0(grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_img_1_we0),
    .img_1_d0(grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_img_1_d0),
    .img_1_address1(grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_img_1_address1),
    .img_1_ce1(grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_img_1_ce1),
    .img_1_q1(img_1_q1)
);

kernel_stage0_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4 grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_ap_start),
    .ap_done(grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_ap_done),
    .ap_idle(grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_ap_idle),
    .ap_ready(grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_ap_ready),
    .img_1_address0(grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_img_1_address0),
    .img_1_ce0(grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_img_1_ce0),
    .img_1_q0(img_1_q0),
    .compute_tmp_1_address0(grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_compute_tmp_1_address0),
    .compute_tmp_1_ce0(grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_compute_tmp_1_ce0),
    .compute_tmp_1_we0(grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_compute_tmp_1_we0),
    .compute_tmp_1_d0(grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_compute_tmp_1_d0),
    .compute_tmp_1_address1(grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_compute_tmp_1_address1),
    .compute_tmp_1_ce1(grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_compute_tmp_1_ce1),
    .compute_tmp_1_q1(compute_tmp_1_q1),
    .grp_fu_814_p_din0(grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_grp_fu_814_p_din0),
    .grp_fu_814_p_din1(grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_grp_fu_814_p_din1),
    .grp_fu_814_p_dout0(grp_fu_814_p2),
    .grp_fu_814_p_ce(grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_grp_fu_814_p_ce)
);

kernel_stage0_kernel_stage0_Pipeline_VITIS_LOOP_8_15 grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_ap_start),
    .ap_done(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_ap_done),
    .ap_idle(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_ap_idle),
    .ap_ready(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_ap_ready),
    .img_1_address0(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_img_1_address0),
    .img_1_ce0(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_img_1_ce0),
    .img_1_we0(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_img_1_we0),
    .img_1_d0(grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_img_1_d0)
);

kernel_stage0_kernel_stage0_Pipeline_Output_Channel grp_kernel_stage0_Pipeline_Output_Channel_fu_527(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_ap_start),
    .ap_done(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_ap_done),
    .ap_idle(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_ap_idle),
    .ap_ready(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_ap_ready),
    .m_axi_gmem_AWVALID(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .sext_ln25(trunc_ln1_reg_790),
    .img_1_address0(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_img_1_address0),
    .img_1_ce0(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_img_1_ce0),
    .img_1_we0(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_img_1_we0),
    .img_1_d0(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_img_1_d0),
    .img_1_q0(img_1_q0),
    .compute_tmp_1_address0(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_compute_tmp_1_address0),
    .compute_tmp_1_ce0(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_compute_tmp_1_ce0),
    .compute_tmp_1_q0(compute_tmp_1_q0),
    .compute_tmp_1_address1(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_compute_tmp_1_address1),
    .compute_tmp_1_ce1(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_compute_tmp_1_ce1),
    .compute_tmp_1_q1(compute_tmp_1_q1),
    .grp_fu_818_p_din0(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_grp_fu_818_p_din0),
    .grp_fu_818_p_din1(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_grp_fu_818_p_din1),
    .grp_fu_818_p_opcode(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_grp_fu_818_p_opcode),
    .grp_fu_818_p_dout0(grp_fu_818_p2),
    .grp_fu_818_p_ce(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_grp_fu_818_p_ce),
    .grp_fu_814_p_din0(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_grp_fu_814_p_din0),
    .grp_fu_814_p_din1(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_grp_fu_814_p_din1),
    .grp_fu_814_p_dout0(grp_fu_814_p2),
    .grp_fu_814_p_ce(grp_kernel_stage0_Pipeline_Output_Channel_fu_527_grp_fu_814_p_ce)
);

kernel_stage0_kernel_stage0_Pipeline_VITIS_LOOP_156_2 grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_ap_start),
    .ap_done(grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_ap_done),
    .ap_idle(grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_ap_idle),
    .ap_ready(grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_ap_ready),
    .m_axi_gmem0_AWVALID(grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(gmem0_AWREADY),
    .m_axi_gmem0_AWADDR(grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(gmem0_WREADY),
    .m_axi_gmem0_WDATA(grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(1'b0),
    .m_axi_gmem0_ARADDR(grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(1'b0),
    .m_axi_gmem0_RREADY(grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(32'd0),
    .m_axi_gmem0_RLAST(1'b0),
    .m_axi_gmem0_RID(1'd0),
    .m_axi_gmem0_RFIFONUM(9'd0),
    .m_axi_gmem0_RUSER(1'd0),
    .m_axi_gmem0_RRESP(2'd0),
    .m_axi_gmem0_BVALID(gmem0_BVALID),
    .m_axi_gmem0_BREADY(grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .sext_ln156(trunc_ln2_reg_795),
    .img_1_address0(grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_img_1_address0),
    .img_1_ce0(grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_img_1_ce0),
    .img_1_q0(img_1_q0)
);

kernel_stage0_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .X_data(X_data),
    .msp_conv_weight(msp_conv_weight),
    .msp_conv_bias(msp_conv_bias),
    .msp_norm_weight(msp_norm_weight),
    .msp_norm_bias(msp_norm_bias),
    .msp_norm_running_mean(msp_norm_running_mean),
    .msp_norm_running_var(msp_norm_running_var),
    .dw_conv_weight(dw_conv_weight),
    .norm_1_weight(norm_1_weight),
    .norm_1_bias(norm_1_bias),
    .norm_1_running_mean(norm_1_running_mean),
    .norm_1_running_var(norm_1_running_var),
    .se_conv_reduce_weight(se_conv_reduce_weight),
    .se_conv_reduce_bias(se_conv_reduce_bias),
    .se_conv_expand_weight(se_conv_expand_weight),
    .se_conv_expand_bias(se_conv_expand_bias),
    .proj_conv_weight(proj_conv_weight),
    .Y_msp_conv(Y_msp_conv),
    .Y_msp_norm(Y_msp_norm),
    .Y_dw_conv(Y_dw_conv),
    .Y_dw_norm(Y_dw_norm),
    .Y_dw_act(Y_dw_act),
    .Y_se_mean(Y_se_mean),
    .Y_se_reduce(Y_se_reduce),
    .Y_se_act(Y_se_act),
    .Y_se_expand(Y_se_expand),
    .Y_se_sigmoid(Y_se_sigmoid),
    .Y_se(Y_se),
    .Y_proj(Y_proj)
);

kernel_stage0_gmem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_CACHE_VALUE ),
    .USER_DW( 32 ),
    .USER_AW( 64 ))
gmem_m_axi_U(
    .AWVALID(m_axi_gmem_AWVALID),
    .AWREADY(m_axi_gmem_AWREADY),
    .AWADDR(m_axi_gmem_AWADDR),
    .AWID(m_axi_gmem_AWID),
    .AWLEN(m_axi_gmem_AWLEN),
    .AWSIZE(m_axi_gmem_AWSIZE),
    .AWBURST(m_axi_gmem_AWBURST),
    .AWLOCK(m_axi_gmem_AWLOCK),
    .AWCACHE(m_axi_gmem_AWCACHE),
    .AWPROT(m_axi_gmem_AWPROT),
    .AWQOS(m_axi_gmem_AWQOS),
    .AWREGION(m_axi_gmem_AWREGION),
    .AWUSER(m_axi_gmem_AWUSER),
    .WVALID(m_axi_gmem_WVALID),
    .WREADY(m_axi_gmem_WREADY),
    .WDATA(m_axi_gmem_WDATA),
    .WSTRB(m_axi_gmem_WSTRB),
    .WLAST(m_axi_gmem_WLAST),
    .WID(m_axi_gmem_WID),
    .WUSER(m_axi_gmem_WUSER),
    .ARVALID(m_axi_gmem_ARVALID),
    .ARREADY(m_axi_gmem_ARREADY),
    .ARADDR(m_axi_gmem_ARADDR),
    .ARID(m_axi_gmem_ARID),
    .ARLEN(m_axi_gmem_ARLEN),
    .ARSIZE(m_axi_gmem_ARSIZE),
    .ARBURST(m_axi_gmem_ARBURST),
    .ARLOCK(m_axi_gmem_ARLOCK),
    .ARCACHE(m_axi_gmem_ARCACHE),
    .ARPROT(m_axi_gmem_ARPROT),
    .ARQOS(m_axi_gmem_ARQOS),
    .ARREGION(m_axi_gmem_ARREGION),
    .ARUSER(m_axi_gmem_ARUSER),
    .RVALID(m_axi_gmem_RVALID),
    .RREADY(m_axi_gmem_RREADY),
    .RDATA(m_axi_gmem_RDATA),
    .RLAST(m_axi_gmem_RLAST),
    .RID(m_axi_gmem_RID),
    .RUSER(m_axi_gmem_RUSER),
    .RRESP(m_axi_gmem_RRESP),
    .BVALID(m_axi_gmem_BVALID),
    .BREADY(m_axi_gmem_BREADY),
    .BRESP(m_axi_gmem_BRESP),
    .BID(m_axi_gmem_BID),
    .BUSER(m_axi_gmem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem_ARVALID),
    .I_ARREADY(gmem_ARREADY),
    .I_ARADDR(gmem_ARADDR),
    .I_ARLEN(gmem_ARLEN),
    .I_RVALID(gmem_RVALID),
    .I_RREADY(gmem_RREADY),
    .I_RDATA(gmem_RDATA),
    .I_RFIFONUM(gmem_RFIFONUM),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWLEN(32'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem_WREADY),
    .I_WDATA(32'd0),
    .I_WSTRB(4'd0),
    .I_BVALID(gmem_BVALID),
    .I_BREADY(1'b0)
);

kernel_stage0_gmem0_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM0_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM0_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM0_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM0_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM0_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM0_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM0_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM0_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM0_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM0_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM0_CACHE_VALUE ),
    .USER_DW( 32 ),
    .USER_AW( 64 ))
gmem0_m_axi_U(
    .AWVALID(m_axi_gmem0_AWVALID),
    .AWREADY(m_axi_gmem0_AWREADY),
    .AWADDR(m_axi_gmem0_AWADDR),
    .AWID(m_axi_gmem0_AWID),
    .AWLEN(m_axi_gmem0_AWLEN),
    .AWSIZE(m_axi_gmem0_AWSIZE),
    .AWBURST(m_axi_gmem0_AWBURST),
    .AWLOCK(m_axi_gmem0_AWLOCK),
    .AWCACHE(m_axi_gmem0_AWCACHE),
    .AWPROT(m_axi_gmem0_AWPROT),
    .AWQOS(m_axi_gmem0_AWQOS),
    .AWREGION(m_axi_gmem0_AWREGION),
    .AWUSER(m_axi_gmem0_AWUSER),
    .WVALID(m_axi_gmem0_WVALID),
    .WREADY(m_axi_gmem0_WREADY),
    .WDATA(m_axi_gmem0_WDATA),
    .WSTRB(m_axi_gmem0_WSTRB),
    .WLAST(m_axi_gmem0_WLAST),
    .WID(m_axi_gmem0_WID),
    .WUSER(m_axi_gmem0_WUSER),
    .ARVALID(m_axi_gmem0_ARVALID),
    .ARREADY(m_axi_gmem0_ARREADY),
    .ARADDR(m_axi_gmem0_ARADDR),
    .ARID(m_axi_gmem0_ARID),
    .ARLEN(m_axi_gmem0_ARLEN),
    .ARSIZE(m_axi_gmem0_ARSIZE),
    .ARBURST(m_axi_gmem0_ARBURST),
    .ARLOCK(m_axi_gmem0_ARLOCK),
    .ARCACHE(m_axi_gmem0_ARCACHE),
    .ARPROT(m_axi_gmem0_ARPROT),
    .ARQOS(m_axi_gmem0_ARQOS),
    .ARREGION(m_axi_gmem0_ARREGION),
    .ARUSER(m_axi_gmem0_ARUSER),
    .RVALID(m_axi_gmem0_RVALID),
    .RREADY(m_axi_gmem0_RREADY),
    .RDATA(m_axi_gmem0_RDATA),
    .RLAST(m_axi_gmem0_RLAST),
    .RID(m_axi_gmem0_RID),
    .RUSER(m_axi_gmem0_RUSER),
    .RRESP(m_axi_gmem0_RRESP),
    .BVALID(m_axi_gmem0_BVALID),
    .BREADY(m_axi_gmem0_BREADY),
    .BRESP(m_axi_gmem0_BRESP),
    .BID(m_axi_gmem0_BID),
    .BUSER(m_axi_gmem0_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem0_ARVALID),
    .I_ARREADY(gmem0_ARREADY),
    .I_ARADDR(gmem0_ARADDR),
    .I_ARLEN(gmem0_ARLEN),
    .I_RVALID(gmem0_RVALID),
    .I_RREADY(gmem0_RREADY),
    .I_RDATA(gmem0_RDATA),
    .I_RFIFONUM(gmem0_RFIFONUM),
    .I_AWVALID(gmem0_AWVALID),
    .I_AWREADY(gmem0_AWREADY),
    .I_AWADDR(gmem0_AWADDR),
    .I_AWLEN(gmem0_AWLEN),
    .I_WVALID(gmem0_WVALID),
    .I_WREADY(gmem0_WREADY),
    .I_WDATA(grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_WDATA),
    .I_WSTRB(grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_WSTRB),
    .I_BVALID(gmem0_BVALID),
    .I_BREADY(gmem0_BREADY)
);

kernel_stage0_fdiv_32ns_32ns_32_5_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_5_no_dsp_1_U137(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_547_p0),
    .din1(grp_fu_547_p1),
    .ce(grp_fu_547_ce),
    .dout(grp_fu_547_p2)
);

kernel_stage0_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U138(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_814_p0),
    .din1(grp_fu_814_p1),
    .ce(grp_fu_814_ce),
    .dout(grp_fu_814_p2)
);

kernel_stage0_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U139(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_818_p0),
    .din1(grp_fu_818_p1),
    .ce(grp_fu_818_ce),
    .dout(grp_fu_818_p2)
);

kernel_stage0_fexp_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_4_full_dsp_1_U140(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_822_p0),
    .din1(grp_fu_822_p1),
    .ce(grp_fu_822_ce),
    .dout(grp_fu_822_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_BatchNorm_3_4_5_6_1_fu_427_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state13))) begin
            grp_BatchNorm_3_4_5_6_1_fu_427_ap_start_reg <= 1'b1;
        end else if ((grp_BatchNorm_3_4_5_6_1_fu_427_ap_ready == 1'b1)) begin
            grp_BatchNorm_3_4_5_6_1_fu_427_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_DW_conv_1_1_fu_448_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state17) & (1'b1 == ap_CS_fsm_state16))) begin
            grp_DW_conv_1_1_fu_448_ap_start_reg <= 1'b1;
        end else if ((grp_DW_conv_1_1_fu_448_ap_ready == 1'b1)) begin
            grp_DW_conv_1_1_fu_448_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_DW_conv_1_2_1_fu_417_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_DW_conv_1_2_1_fu_417_ap_start_reg <= 1'b1;
        end else if ((grp_DW_conv_1_2_1_fu_417_ap_ready == 1'b1)) begin
            grp_DW_conv_1_2_1_fu_417_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_Pointwise_conv_7_8_1_fu_479_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state38) | ((icmp_ln16_fu_595_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25)))) begin
            grp_Pointwise_conv_7_8_1_fu_479_ap_start_reg <= 1'b1;
        end else if ((grp_Pointwise_conv_7_8_1_fu_479_ap_ready == 1'b1)) begin
            grp_Pointwise_conv_7_8_1_fu_479_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_kernel_stage0_Pipeline_Output_Channel_fu_527_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state46) & (1'b1 == ap_CS_fsm_state45))) begin
            grp_kernel_stage0_Pipeline_Output_Channel_fu_527_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_stage0_Pipeline_Output_Channel_fu_527_ap_ready == 1'b1)) begin
            grp_kernel_stage0_Pipeline_Output_Channel_fu_527_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state48)) begin
            grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_ap_ready == 1'b1)) begin
            grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln16_fu_595_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
            grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_ap_ready == 1'b1)) begin
            grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state40) & (1'b1 == ap_CS_fsm_state39))) begin
            grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_ap_ready == 1'b1)) begin
            grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state42) & (1'b1 == ap_CS_fsm_state41))) begin
            grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_ap_ready == 1'b1)) begin
            grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_ap_ready == 1'b1)) begin
            grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state21)) begin
            grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_ap_ready == 1'b1)) begin
            grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state23)) begin
            grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_ap_ready == 1'b1)) begin
            grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state34)) begin
            grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_ap_ready == 1'b1)) begin
            grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state36)) begin
            grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_ap_ready == 1'b1)) begin
            grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state44)) begin
            grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_ap_ready == 1'b1)) begin
            grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_ap_ready == 1'b1)) begin
            grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        c_fu_264 <= 5'd0;
    end else if (((icmp_ln16_fu_595_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
        c_fu_264 <= add_ln16_fu_601_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_mul_fu_260 <= 19'd0;
    end else if (((icmp_ln16_fu_595_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
        phi_mul_fu_260 <= add_ln16_1_fu_589_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        Y_proj_read_reg_675 <= Y_proj;
        dw_conv_weight_read_reg_725 <= dw_conv_weight;
        msp_conv_bias_read_reg_750 <= msp_conv_bias;
        msp_conv_weight_read_reg_755 <= msp_conv_weight;
        msp_norm_bias_read_reg_740 <= msp_norm_bias;
        msp_norm_running_mean_read_reg_735 <= msp_norm_running_mean;
        msp_norm_running_var_read_reg_730 <= msp_norm_running_var;
        msp_norm_weight_read_reg_745 <= msp_norm_weight;
        norm_1_bias_read_reg_715 <= norm_1_bias;
        norm_1_running_mean_read_reg_710 <= norm_1_running_mean;
        norm_1_running_var_read_reg_705 <= norm_1_running_var;
        norm_1_weight_read_reg_720 <= norm_1_weight;
        proj_conv_weight_read_reg_680 <= proj_conv_weight;
        se_conv_expand_bias_read_reg_685 <= se_conv_expand_bias;
        se_conv_expand_weight_read_reg_690 <= se_conv_expand_weight;
        se_conv_reduce_bias_read_reg_695 <= se_conv_reduce_bias;
        se_conv_reduce_weight_read_reg_700 <= se_conv_reduce_weight;
        trunc_ln_reg_766 <= {{X_data[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        c_1_reg_782 <= c_fu_264;
        phi_mul_load_reg_777 <= phi_mul_fu_260;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        div_i2_reg_804 <= grp_fu_547_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln16_fu_595_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        trunc_ln1_reg_790 <= {{proj_conv_weight_read_reg_680[63:2]}};
        trunc_ln2_reg_795 <= {{Y_proj_read_reg_675[63:2]}};
    end
end

always @ (*) begin
    if ((grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_DW_conv_1_2_1_fu_417_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((grp_BatchNorm_3_4_5_6_1_fu_427_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_ap_done == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

assign ap_ST_fsm_state17_blk = 1'b0;

always @ (*) begin
    if ((grp_DW_conv_1_1_fu_448_ap_done == 1'b0)) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_BatchNorm_3_4_5_6_1_fu_427_ap_done == 1'b0)) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

assign ap_ST_fsm_state21_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_ap_done == 1'b0)) begin
        ap_ST_fsm_state22_blk = 1'b1;
    end else begin
        ap_ST_fsm_state22_blk = 1'b0;
    end
end

assign ap_ST_fsm_state23_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_ap_done == 1'b0)) begin
        ap_ST_fsm_state24_blk = 1'b1;
    end else begin
        ap_ST_fsm_state24_blk = 1'b0;
    end
end

assign ap_ST_fsm_state25_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_ap_done == 1'b0)) begin
        ap_ST_fsm_state26_blk = 1'b1;
    end else begin
        ap_ST_fsm_state26_blk = 1'b0;
    end
end

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((gmem0_ARREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

always @ (*) begin
    if ((grp_Pointwise_conv_7_8_1_fu_479_ap_done == 1'b0)) begin
        ap_ST_fsm_state33_blk = 1'b1;
    end else begin
        ap_ST_fsm_state33_blk = 1'b0;
    end
end

assign ap_ST_fsm_state34_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_ap_done == 1'b0)) begin
        ap_ST_fsm_state35_blk = 1'b1;
    end else begin
        ap_ST_fsm_state35_blk = 1'b0;
    end
end

assign ap_ST_fsm_state36_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_ap_done == 1'b0)) begin
        ap_ST_fsm_state37_blk = 1'b1;
    end else begin
        ap_ST_fsm_state37_blk = 1'b0;
    end
end

assign ap_ST_fsm_state38_blk = 1'b0;

always @ (*) begin
    if ((grp_Pointwise_conv_7_8_1_fu_479_ap_done == 1'b0)) begin
        ap_ST_fsm_state39_blk = 1'b1;
    end else begin
        ap_ST_fsm_state39_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_ap_done == 1'b0)) begin
        ap_ST_fsm_state41_blk = 1'b1;
    end else begin
        ap_ST_fsm_state41_blk = 1'b0;
    end
end

assign ap_ST_fsm_state42_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_ap_done == 1'b0)) begin
        ap_ST_fsm_state43_blk = 1'b1;
    end else begin
        ap_ST_fsm_state43_blk = 1'b0;
    end
end

assign ap_ST_fsm_state44_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_ap_done == 1'b0)) begin
        ap_ST_fsm_state45_blk = 1'b1;
    end else begin
        ap_ST_fsm_state45_blk = 1'b0;
    end
end

assign ap_ST_fsm_state46_blk = 1'b0;

always @ (*) begin
    if (((grp_kernel_stage0_Pipeline_Output_Channel_fu_527_ap_done == 1'b0) | (gmem0_AWREADY == 1'b0))) begin
        ap_ST_fsm_state47_blk = 1'b1;
    end else begin
        ap_ST_fsm_state47_blk = 1'b0;
    end
end

assign ap_ST_fsm_state48_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_ap_done == 1'b0)) begin
        ap_ST_fsm_state49_blk = 1'b1;
    end else begin
        ap_ST_fsm_state49_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

always @ (*) begin
    if ((gmem0_BVALID == 1'b0)) begin
        ap_ST_fsm_state54_blk = 1'b1;
    end else begin
        ap_ST_fsm_state54_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) & (gmem0_BVALID == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) & (gmem0_BVALID == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        compute_tmp_1_address0 = grp_kernel_stage0_Pipeline_Output_Channel_fu_527_compute_tmp_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        compute_tmp_1_address0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_compute_tmp_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        compute_tmp_1_address0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_compute_tmp_1_address0;
    end else begin
        compute_tmp_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        compute_tmp_1_address1 = grp_kernel_stage0_Pipeline_Output_Channel_fu_527_compute_tmp_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        compute_tmp_1_address1 = grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_compute_tmp_1_address1;
    end else begin
        compute_tmp_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        compute_tmp_1_ce0 = grp_kernel_stage0_Pipeline_Output_Channel_fu_527_compute_tmp_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        compute_tmp_1_ce0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_compute_tmp_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        compute_tmp_1_ce0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_compute_tmp_1_ce0;
    end else begin
        compute_tmp_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        compute_tmp_1_ce1 = grp_kernel_stage0_Pipeline_Output_Channel_fu_527_compute_tmp_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        compute_tmp_1_ce1 = grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_compute_tmp_1_ce1;
    end else begin
        compute_tmp_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        compute_tmp_1_d0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_compute_tmp_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        compute_tmp_1_d0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_compute_tmp_1_d0;
    end else begin
        compute_tmp_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        compute_tmp_1_we0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_compute_tmp_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        compute_tmp_1_we0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_compute_tmp_1_we0;
    end else begin
        compute_tmp_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (gmem0_ARREADY == 1'b1))) begin
        gmem0_ARADDR = sext_ln79_fu_572_p1;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem0_ARADDR = grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARADDR;
    end else begin
        gmem0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (gmem0_ARREADY == 1'b1))) begin
        gmem0_ARLEN = 32'd150528;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem0_ARLEN = grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARLEN;
    end else begin
        gmem0_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (gmem0_ARREADY == 1'b1))) begin
        gmem0_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem0_ARVALID = grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_ARVALID;
    end else begin
        gmem0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((grp_kernel_stage0_Pipeline_Output_Channel_fu_527_ap_done == 1'b0) | (gmem0_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state47))) begin
        gmem0_AWADDR = sext_ln156_fu_651_p1;
    end else if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48))) begin
        gmem0_AWADDR = grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWADDR;
    end else begin
        gmem0_AWADDR = 'bx;
    end
end

always @ (*) begin
    if ((~((grp_kernel_stage0_Pipeline_Output_Channel_fu_527_ap_done == 1'b0) | (gmem0_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state47))) begin
        gmem0_AWLEN = 32'd301056;
    end else if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48))) begin
        gmem0_AWLEN = grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWLEN;
    end else begin
        gmem0_AWLEN = 'bx;
    end
end

always @ (*) begin
    if ((~((grp_kernel_stage0_Pipeline_Output_Channel_fu_527_ap_done == 1'b0) | (gmem0_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state47))) begin
        gmem0_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48))) begin
        gmem0_AWVALID = grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_AWVALID;
    end else begin
        gmem0_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) & (gmem0_BVALID == 1'b1))) begin
        gmem0_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48))) begin
        gmem0_BREADY = grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_BREADY;
    end else begin
        gmem0_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem0_RREADY = grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_m_axi_gmem0_RREADY;
    end else begin
        gmem0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48))) begin
        gmem0_WVALID = grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_m_axi_gmem0_WVALID;
    end else begin
        gmem0_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        gmem0_blk_n_AR = m_axi_gmem0_ARREADY;
    end else begin
        gmem0_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        gmem0_blk_n_AW = m_axi_gmem0_AWREADY;
    end else begin
        gmem0_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        gmem0_blk_n_B = m_axi_gmem0_BVALID;
    end else begin
        gmem0_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        gmem_ARADDR = grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state38) | ((icmp_ln16_fu_595_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25)))) begin
        gmem_ARADDR = grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        gmem_ARADDR = grp_DW_conv_1_1_fu_448_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state13))) begin
        gmem_ARADDR = grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        gmem_ARADDR = grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARADDR;
    end else begin
        gmem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        gmem_ARLEN = grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state38) | ((icmp_ln16_fu_595_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25)))) begin
        gmem_ARLEN = grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        gmem_ARLEN = grp_DW_conv_1_1_fu_448_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state13))) begin
        gmem_ARLEN = grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        gmem_ARLEN = grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARLEN;
    end else begin
        gmem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        gmem_ARVALID = grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state38) | ((icmp_ln16_fu_595_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25)))) begin
        gmem_ARVALID = grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        gmem_ARVALID = grp_DW_conv_1_1_fu_448_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state13))) begin
        gmem_ARVALID = grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        gmem_ARVALID = grp_DW_conv_1_2_1_fu_417_m_axi_gmem_ARVALID;
    end else begin
        gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        gmem_RREADY = grp_kernel_stage0_Pipeline_Output_Channel_fu_527_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state38) | ((icmp_ln16_fu_595_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25)))) begin
        gmem_RREADY = grp_Pointwise_conv_7_8_1_fu_479_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        gmem_RREADY = grp_DW_conv_1_1_fu_448_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state13))) begin
        gmem_RREADY = grp_BatchNorm_3_4_5_6_1_fu_427_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        gmem_RREADY = grp_DW_conv_1_2_1_fu_417_m_axi_gmem_RREADY;
    end else begin
        gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_BatchNorm_3_4_5_6_1_fu_427_beta = norm_1_bias_read_reg_715;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_BatchNorm_3_4_5_6_1_fu_427_beta = msp_norm_bias_read_reg_740;
    end else begin
        grp_BatchNorm_3_4_5_6_1_fu_427_beta = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_BatchNorm_3_4_5_6_1_fu_427_gamma = norm_1_weight_read_reg_720;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_BatchNorm_3_4_5_6_1_fu_427_gamma = msp_norm_weight_read_reg_745;
    end else begin
        grp_BatchNorm_3_4_5_6_1_fu_427_gamma = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_BatchNorm_3_4_5_6_1_fu_427_img_offset = 19'd0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_BatchNorm_3_4_5_6_1_fu_427_img_offset = 19'd301056;
    end else begin
        grp_BatchNorm_3_4_5_6_1_fu_427_img_offset = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_BatchNorm_3_4_5_6_1_fu_427_running_mean = norm_1_running_mean_read_reg_710;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_BatchNorm_3_4_5_6_1_fu_427_running_mean = msp_norm_running_mean_read_reg_735;
    end else begin
        grp_BatchNorm_3_4_5_6_1_fu_427_running_mean = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_BatchNorm_3_4_5_6_1_fu_427_running_var = norm_1_running_var_read_reg_705;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_BatchNorm_3_4_5_6_1_fu_427_running_var = msp_norm_running_var_read_reg_730;
    end else begin
        grp_BatchNorm_3_4_5_6_1_fu_427_running_var = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_Pointwise_conv_7_8_1_fu_479_buffer_bias = se_conv_expand_bias_read_reg_685;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_Pointwise_conv_7_8_1_fu_479_buffer_bias = se_conv_reduce_bias_read_reg_695;
    end else begin
        grp_Pointwise_conv_7_8_1_fu_479_buffer_bias = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_Pointwise_conv_7_8_1_fu_479_buffer_kernel = se_conv_expand_weight_read_reg_690;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_Pointwise_conv_7_8_1_fu_479_buffer_kernel = se_conv_reduce_weight_read_reg_700;
    end else begin
        grp_Pointwise_conv_7_8_1_fu_479_buffer_kernel = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_Pointwise_conv_7_8_1_fu_479_img_offset = 19'd0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_Pointwise_conv_7_8_1_fu_479_img_offset = 19'd301056;
    end else begin
        grp_Pointwise_conv_7_8_1_fu_479_img_offset = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_Pointwise_conv_7_8_1_fu_479_out_offset = 19'd301056;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_Pointwise_conv_7_8_1_fu_479_out_offset = 19'd0;
    end else begin
        grp_Pointwise_conv_7_8_1_fu_479_out_offset = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_547_ce = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_547_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_547_ce = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_547_p_ce;
    end else begin
        grp_fu_547_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_547_p0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_547_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_547_p0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_547_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_547_p0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_temp_1_out;
    end else begin
        grp_fu_547_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_547_p1 = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_547_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_547_p1 = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_547_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_547_p1 = 32'd1178861568;
    end else begin
        grp_fu_547_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        grp_fu_814_ce = grp_kernel_stage0_Pipeline_Output_Channel_fu_527_grp_fu_814_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        grp_fu_814_ce = grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_grp_fu_814_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_814_ce = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_814_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_814_ce = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_814_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_814_ce = grp_DW_conv_1_1_fu_448_grp_fu_814_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_814_ce = grp_DW_conv_1_2_1_fu_417_grp_fu_814_p_ce;
    end else begin
        grp_fu_814_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        grp_fu_814_p0 = grp_kernel_stage0_Pipeline_Output_Channel_fu_527_grp_fu_814_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        grp_fu_814_p0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_grp_fu_814_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_814_p0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_814_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_814_p0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_814_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_814_p0 = grp_DW_conv_1_1_fu_448_grp_fu_814_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_814_p0 = grp_DW_conv_1_2_1_fu_417_grp_fu_814_p_din0;
    end else begin
        grp_fu_814_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        grp_fu_814_p1 = grp_kernel_stage0_Pipeline_Output_Channel_fu_527_grp_fu_814_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        grp_fu_814_p1 = grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_grp_fu_814_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_814_p1 = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_814_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_814_p1 = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_814_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_814_p1 = grp_DW_conv_1_1_fu_448_grp_fu_814_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_814_p1 = grp_DW_conv_1_2_1_fu_417_grp_fu_814_p_din1;
    end else begin
        grp_fu_814_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        grp_fu_818_ce = grp_kernel_stage0_Pipeline_Output_Channel_fu_527_grp_fu_818_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_818_ce = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_818_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_818_ce = grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_grp_fu_818_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_818_ce = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_818_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_818_ce = grp_DW_conv_1_1_fu_448_grp_fu_818_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_818_ce = grp_DW_conv_1_2_1_fu_417_grp_fu_818_p_ce;
    end else begin
        grp_fu_818_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        grp_fu_818_p0 = grp_kernel_stage0_Pipeline_Output_Channel_fu_527_grp_fu_818_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_818_p0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_818_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_818_p0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_grp_fu_818_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_818_p0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_818_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_818_p0 = grp_DW_conv_1_1_fu_448_grp_fu_818_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_818_p0 = grp_DW_conv_1_2_1_fu_417_grp_fu_818_p_din0;
    end else begin
        grp_fu_818_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        grp_fu_818_p1 = grp_kernel_stage0_Pipeline_Output_Channel_fu_527_grp_fu_818_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_818_p1 = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_818_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_818_p1 = grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_grp_fu_818_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_818_p1 = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_818_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_818_p1 = grp_DW_conv_1_1_fu_448_grp_fu_818_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_818_p1 = grp_DW_conv_1_2_1_fu_417_grp_fu_818_p_din1;
    end else begin
        grp_fu_818_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_822_ce = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_822_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_822_ce = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_822_p_ce;
    end else begin
        grp_fu_822_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_822_p0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_822_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_822_p0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_822_p_din0;
    end else begin
        grp_fu_822_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_822_p1 = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_grp_fu_822_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_822_p1 = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_grp_fu_822_p_din1;
    end else begin
        grp_fu_822_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        img_1_address0 = zext_ln24_fu_646_p1;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        img_1_address0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_img_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        img_1_address0 = grp_kernel_stage0_Pipeline_Output_Channel_fu_527_img_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        img_1_address0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_img_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        img_1_address0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_img_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        img_1_address0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_img_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        img_1_address0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_img_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        img_1_address0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_img_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state33))) begin
        img_1_address0 = grp_Pointwise_conv_7_8_1_fu_479_out_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        img_1_address0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_img_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        img_1_address0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_img_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        img_1_address0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_img_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        img_1_address0 = grp_DW_conv_1_1_fu_448_img_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        img_1_address0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_img_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state14))) begin
        img_1_address0 = grp_BatchNorm_3_4_5_6_1_fu_427_img_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_1_address0 = grp_DW_conv_1_2_1_fu_417_img_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_1_address0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_img_1_address0;
    end else begin
        img_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        img_1_address1 = grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_img_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        img_1_address1 = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_img_1_address1;
    end else if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state33))) begin
        img_1_address1 = grp_Pointwise_conv_7_8_1_fu_479_out_r_address1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        img_1_address1 = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_img_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        img_1_address1 = grp_DW_conv_1_1_fu_448_img_1_address1;
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state14))) begin
        img_1_address1 = grp_BatchNorm_3_4_5_6_1_fu_427_img_address1;
    end else begin
        img_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        img_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        img_1_ce0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_img_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        img_1_ce0 = grp_kernel_stage0_Pipeline_Output_Channel_fu_527_img_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        img_1_ce0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_img_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        img_1_ce0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_img_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        img_1_ce0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_img_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        img_1_ce0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_img_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        img_1_ce0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_img_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state33))) begin
        img_1_ce0 = grp_Pointwise_conv_7_8_1_fu_479_out_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        img_1_ce0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_img_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        img_1_ce0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_img_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        img_1_ce0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_img_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        img_1_ce0 = grp_DW_conv_1_1_fu_448_img_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        img_1_ce0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_img_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state14))) begin
        img_1_ce0 = grp_BatchNorm_3_4_5_6_1_fu_427_img_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_1_ce0 = grp_DW_conv_1_2_1_fu_417_img_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_1_ce0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_img_1_ce0;
    end else begin
        img_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        img_1_ce1 = grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_img_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        img_1_ce1 = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_img_1_ce1;
    end else if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state33))) begin
        img_1_ce1 = grp_Pointwise_conv_7_8_1_fu_479_out_r_ce1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        img_1_ce1 = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_img_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        img_1_ce1 = grp_DW_conv_1_1_fu_448_img_1_ce1;
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state14))) begin
        img_1_ce1 = grp_BatchNorm_3_4_5_6_1_fu_427_img_ce1;
    end else begin
        img_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        img_1_d0 = div_i2_reg_804;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        img_1_d0 = grp_kernel_stage0_Pipeline_Output_Channel_fu_527_img_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        img_1_d0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_img_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        img_1_d0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_img_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        img_1_d0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_img_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        img_1_d0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_img_1_d0;
    end else if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state33))) begin
        img_1_d0 = grp_Pointwise_conv_7_8_1_fu_479_out_r_d0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        img_1_d0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_img_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        img_1_d0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_img_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        img_1_d0 = grp_DW_conv_1_1_fu_448_img_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        img_1_d0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_img_1_d0;
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state14))) begin
        img_1_d0 = grp_BatchNorm_3_4_5_6_1_fu_427_img_d0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_1_d0 = grp_DW_conv_1_2_1_fu_417_img_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_1_d0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_img_1_d0;
    end else begin
        img_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        img_1_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        img_1_we0 = grp_kernel_stage0_Pipeline_Output_Channel_fu_527_img_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        img_1_we0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_img_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        img_1_we0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_img_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        img_1_we0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_img_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        img_1_we0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_img_1_we0;
    end else if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state33))) begin
        img_1_we0 = grp_Pointwise_conv_7_8_1_fu_479_out_r_we0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        img_1_we0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_img_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        img_1_we0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_img_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        img_1_we0 = grp_DW_conv_1_1_fu_448_img_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        img_1_we0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_img_1_we0;
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state14))) begin
        img_1_we0 = grp_BatchNorm_3_4_5_6_1_fu_427_img_we0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_1_we0 = grp_DW_conv_1_2_1_fu_417_img_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_1_we0 = grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_img_1_we0;
    end else begin
        img_1_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (gmem0_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((grp_DW_conv_1_2_1_fu_417_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((grp_BatchNorm_3_4_5_6_1_fu_427_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((grp_DW_conv_1_1_fu_448_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            if (((grp_BatchNorm_3_4_5_6_1_fu_427_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            if (((grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            if (((icmp_ln16_fu_595_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state26 : begin
            if (((grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state33 : begin
            if (((grp_Pointwise_conv_7_8_1_fu_479_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            if (((grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state35))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            if (((grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state37))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            if (((grp_Pointwise_conv_7_8_1_fu_479_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state39))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            if (((grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state41))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            if (((grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state43))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            if (((grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state45))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            if ((~((grp_kernel_stage0_Pipeline_Output_Channel_fu_527_ap_done == 1'b0) | (gmem0_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state47))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            if (((1'b1 == ap_CS_fsm_state49) & (grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            if (((1'b1 == ap_CS_fsm_state54) & (gmem0_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln16_1_fu_589_p2 = (phi_mul_fu_260 + 19'd12544);

assign add_ln16_fu_601_p2 = (c_fu_264 + 5'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_NS_fsm_state17 = ap_NS_fsm[32'd16];

assign ap_NS_fsm_state40 = ap_NS_fsm[32'd39];

assign ap_NS_fsm_state42 = ap_NS_fsm[32'd41];

assign ap_NS_fsm_state46 = ap_NS_fsm[32'd45];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_BatchNorm_3_4_5_6_1_fu_427_ap_start = grp_BatchNorm_3_4_5_6_1_fu_427_ap_start_reg;

assign grp_DW_conv_1_1_fu_448_ap_start = grp_DW_conv_1_1_fu_448_ap_start_reg;

assign grp_DW_conv_1_2_1_fu_417_ap_start = grp_DW_conv_1_2_1_fu_417_ap_start_reg;

assign grp_Pointwise_conv_7_8_1_fu_479_ap_start = grp_Pointwise_conv_7_8_1_fu_479_ap_start_reg;

assign grp_kernel_stage0_Pipeline_Output_Channel_fu_527_ap_start = grp_kernel_stage0_Pipeline_Output_Channel_fu_527_ap_start_reg;

assign grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_ap_start = grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_ap_start_reg;

assign grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_ap_start = grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_ap_start_reg;

assign grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_ap_start = grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_ap_start_reg;

assign grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_ap_start = grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_ap_start_reg;

assign grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_ap_start = grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_ap_start_reg;

assign grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_ap_start = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_ap_start_reg;

assign grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_ap_start = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_ap_start_reg;

assign grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_ap_start = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_ap_start_reg;

assign grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_ap_start = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_ap_start_reg;

assign grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_ap_start = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_ap_start_reg;

assign grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_ap_start = grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_ap_start_reg;

assign icmp_ln16_fu_595_p2 = ((c_fu_264 == 5'd24) ? 1'b1 : 1'b0);

assign m_axi_gmem1_ARADDR = 64'd0;

assign m_axi_gmem1_ARBURST = 2'd0;

assign m_axi_gmem1_ARCACHE = 4'd0;

assign m_axi_gmem1_ARID = 1'd0;

assign m_axi_gmem1_ARLEN = 8'd0;

assign m_axi_gmem1_ARLOCK = 2'd0;

assign m_axi_gmem1_ARPROT = 3'd0;

assign m_axi_gmem1_ARQOS = 4'd0;

assign m_axi_gmem1_ARREGION = 4'd0;

assign m_axi_gmem1_ARSIZE = 3'd0;

assign m_axi_gmem1_ARUSER = 1'd0;

assign m_axi_gmem1_ARVALID = 1'b0;

assign m_axi_gmem1_AWADDR = 64'd0;

assign m_axi_gmem1_AWBURST = 2'd0;

assign m_axi_gmem1_AWCACHE = 4'd0;

assign m_axi_gmem1_AWID = 1'd0;

assign m_axi_gmem1_AWLEN = 8'd0;

assign m_axi_gmem1_AWLOCK = 2'd0;

assign m_axi_gmem1_AWPROT = 3'd0;

assign m_axi_gmem1_AWQOS = 4'd0;

assign m_axi_gmem1_AWREGION = 4'd0;

assign m_axi_gmem1_AWSIZE = 3'd0;

assign m_axi_gmem1_AWUSER = 1'd0;

assign m_axi_gmem1_AWVALID = 1'b0;

assign m_axi_gmem1_BREADY = 1'b0;

assign m_axi_gmem1_RREADY = 1'b0;

assign m_axi_gmem1_WDATA = 32'd0;

assign m_axi_gmem1_WID = 1'd0;

assign m_axi_gmem1_WLAST = 1'b0;

assign m_axi_gmem1_WSTRB = 4'd0;

assign m_axi_gmem1_WUSER = 1'd0;

assign m_axi_gmem1_WVALID = 1'b0;

assign m_axi_gmem2_ARADDR = 64'd0;

assign m_axi_gmem2_ARBURST = 2'd0;

assign m_axi_gmem2_ARCACHE = 4'd0;

assign m_axi_gmem2_ARID = 1'd0;

assign m_axi_gmem2_ARLEN = 8'd0;

assign m_axi_gmem2_ARLOCK = 2'd0;

assign m_axi_gmem2_ARPROT = 3'd0;

assign m_axi_gmem2_ARQOS = 4'd0;

assign m_axi_gmem2_ARREGION = 4'd0;

assign m_axi_gmem2_ARSIZE = 3'd0;

assign m_axi_gmem2_ARUSER = 1'd0;

assign m_axi_gmem2_ARVALID = 1'b0;

assign m_axi_gmem2_AWADDR = 64'd0;

assign m_axi_gmem2_AWBURST = 2'd0;

assign m_axi_gmem2_AWCACHE = 4'd0;

assign m_axi_gmem2_AWID = 1'd0;

assign m_axi_gmem2_AWLEN = 8'd0;

assign m_axi_gmem2_AWLOCK = 2'd0;

assign m_axi_gmem2_AWPROT = 3'd0;

assign m_axi_gmem2_AWQOS = 4'd0;

assign m_axi_gmem2_AWREGION = 4'd0;

assign m_axi_gmem2_AWSIZE = 3'd0;

assign m_axi_gmem2_AWUSER = 1'd0;

assign m_axi_gmem2_AWVALID = 1'b0;

assign m_axi_gmem2_BREADY = 1'b0;

assign m_axi_gmem2_RREADY = 1'b0;

assign m_axi_gmem2_WDATA = 32'd0;

assign m_axi_gmem2_WID = 1'd0;

assign m_axi_gmem2_WLAST = 1'b0;

assign m_axi_gmem2_WSTRB = 4'd0;

assign m_axi_gmem2_WUSER = 1'd0;

assign m_axi_gmem2_WVALID = 1'b0;

assign m_axi_gmem3_ARADDR = 64'd0;

assign m_axi_gmem3_ARBURST = 2'd0;

assign m_axi_gmem3_ARCACHE = 4'd0;

assign m_axi_gmem3_ARID = 1'd0;

assign m_axi_gmem3_ARLEN = 8'd0;

assign m_axi_gmem3_ARLOCK = 2'd0;

assign m_axi_gmem3_ARPROT = 3'd0;

assign m_axi_gmem3_ARQOS = 4'd0;

assign m_axi_gmem3_ARREGION = 4'd0;

assign m_axi_gmem3_ARSIZE = 3'd0;

assign m_axi_gmem3_ARUSER = 1'd0;

assign m_axi_gmem3_ARVALID = 1'b0;

assign m_axi_gmem3_AWADDR = 64'd0;

assign m_axi_gmem3_AWBURST = 2'd0;

assign m_axi_gmem3_AWCACHE = 4'd0;

assign m_axi_gmem3_AWID = 1'd0;

assign m_axi_gmem3_AWLEN = 8'd0;

assign m_axi_gmem3_AWLOCK = 2'd0;

assign m_axi_gmem3_AWPROT = 3'd0;

assign m_axi_gmem3_AWQOS = 4'd0;

assign m_axi_gmem3_AWREGION = 4'd0;

assign m_axi_gmem3_AWSIZE = 3'd0;

assign m_axi_gmem3_AWUSER = 1'd0;

assign m_axi_gmem3_AWVALID = 1'b0;

assign m_axi_gmem3_BREADY = 1'b0;

assign m_axi_gmem3_RREADY = 1'b0;

assign m_axi_gmem3_WDATA = 32'd0;

assign m_axi_gmem3_WID = 1'd0;

assign m_axi_gmem3_WLAST = 1'b0;

assign m_axi_gmem3_WSTRB = 4'd0;

assign m_axi_gmem3_WUSER = 1'd0;

assign m_axi_gmem3_WVALID = 1'b0;

assign sext_ln156_fu_651_p1 = $signed(trunc_ln2_reg_795);

assign sext_ln79_fu_572_p1 = $signed(trunc_ln_reg_766);

assign zext_ln24_cast_fu_639_p3 = {{14'd9408}, {c_1_reg_782}};

assign zext_ln24_fu_646_p1 = zext_ln24_cast_fu_639_p3;

endmodule //kernel_stage0
