// Seed: 3769065775
module module_0 (
    output wand  id_0,
    output logic id_1
);
  wire id_3 = id_3;
  always @(*) id_1 = id_3;
  assign module_1.id_10 = 0;
  assign id_1 = 1;
  bit id_4 = id_4;
  always @(negedge 1'd0 & 1) id_4 <= id_4;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    output wire id_2,
    input tri id_3,
    output supply1 id_4,
    input uwire id_5,
    input tri id_6,
    output uwire id_7,
    input supply1 id_8,
    input wire id_9,
    output logic id_10,
    output wire id_11,
    input wor id_12,
    input tri0 id_13
);
  always @(-1 or posedge -1) begin : LABEL_0
    id_10 = 1;
  end
  module_0 modCall_1 (
      id_2,
      id_10
  );
endmodule
