#contributor : Aaron , generated by script from template provided by Xilinx
#name : V5_STARTUP_VIRTEX5
#key:V5_STARTUP_VIRTEX5
# --

STARTUP_VIRTEX5 U_STARTUP_VIRTEX5 (
   .CFGCLK(CFGCLK),       // Config logic clock 1-bit output
   .CFGMCLK(CFGMCLK),     // Config internal osc clock 1-bit output
   .DINSPI(DINSPI),       // DIN SPI PROM access 1-bit output
   .EOS(EOS),             // End Of Startup 1-bit output
   .TCKSPI(TCKSPI),       // TCK SPI PROM access 1-bit output
   .CLK(CLK),             // Clock input for start-up sequence
   .GSR(GSR_PORT),        // Global Set/Reset input (GSR can not be used as a port name)
   .GTS(GTS_PORT),        // Global 3-state input (GTS can not be used as a port name)
   .USRCCLKO(USRCCLKO),   // User CCLK 1-bit input
   .USRCCLKTS(USRCCLKTS), // User CCLK 3-state 1-bit input 
   .USRDONEO(USRDONEO),   // User Done  1-bit input
   .USRDONETS(USRDONETS)  // User Done 3-state 1-bit input
);

