Release 14.7 Map P.20131013 (lin64)
Xilinx Map Application Log File for Design 'test_cam'

Design Information
------------------
Command Line   : map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off
-power off -o test_cam_map.ncd test_cam.ngd test_cam.pcf 
Target Device  : xc7a100t
Target Package : csg324
Target Speed   : -3
Mapper Version : artix7 -- $Revision: 1.55 $
Mapped Date    : Thu Nov 14 16:10:41 2019

WARNING:LIT:701 - PAD symbol "clk" has an undefined IOSTANDARD.
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 59 secs 
Total CPU  time at the beginning of Placer: 54 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:f352c0f5) REAL time: 1 mins 4 secs 

Phase 2.7  Design Feasibility Check
ERROR:Place:864 - Incompatible IOB's are locked to the same bank 15
   Conflicting IO Standards are:
   IO Standard 1: Name = LVCMOS33, VREF = NR, VCCO = 3.30, TERM = NONE, DIR =
   OUTPUT, DRIVE_STR = 12
   List of locked IOB's:
   	CAM_pwdn
   	CAM_reset

   IO Standard 2: Name = LVCMOS18, VREF = NR, VCCO = 1.80, TERM = NONE, DIR =
   OUTPUT, DRIVE_STR = 12
   List of locked IOB's:
   	VGA_Vsync_n
   	VGA_Hsync_n

   These IO Standards are incompatible due to VCCO mismatch.

ERROR:Place:864 - Incompatible IOB's are locked to the same bank 15
   Conflicting IO Standards are:
   IO Standard 1: Name = LVCMOS18, VREF = NR, VCCO = 1.80, TERM = NONE, DIR =
   OUTPUT, DRIVE_STR = 12
   List of locked IOB's:
   	VGA_Vsync_n
   	VGA_Hsync_n

   IO Standard 2: Name = LVCMOS33, VREF = NR, VCCO = 3.30, TERM = NONE, DIR =
   INPUT, DRIVE_STR = NR
   List of locked IOB's:
   	data_bus<0>
   	data_bus<1>
   	data_bus<2>
   	data_bus<3>
   	data_bus<4>
   	data_bus<5>
   	data_bus<6>
   	data_bus<7>
   	rst

   These IO Standards are incompatible due to VCCO mismatch.

Phase 2.7  Design Feasibility Check (Checksum:f352c0f5) REAL time: 1 mins 4 secs 

Total REAL time to Placer completion: 1 mins 4 secs 
Total CPU  time to Placer completion: 58 secs 
ERROR:Pack:1654 - The timing-driven placement phase encountered an error.

Mapping completed.
See MAP report file "test_cam_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   3
Number of warnings :   1
