//
set rst 1
set rst 0
set clk 0

// r0
set dreg[4..0] 00000
set dbus[31..0] 00000000000000000000000000001111
set clk 1
set clk 0
set areg[4..0] 00000
set breg[4..0] 00000
check abus[31..0] 00000000000000000000000000000000
check bbus[31..0] 00000000000000000000000000000000

// r1
set dreg[4..0] 00001
set clk 1
set clk 0
set areg[4..0] 00001
set breg[4..0] 00001
check abus[31..0] 00000000000000000000000000001111
check bbus[31..0] 00000000000000000000000000001111

// r2
set dreg[4..0] 00010
set dbus[31..0] 00000000000000000000000000011111
set clk 1
set clk 0
set areg[4..0] 00001
set breg[4..0] 00001
check abus[31..0] 00000000000000000000000000001111
check bbus[31..0] 00000000000000000000000000001111
set areg[4..0] 00010
set breg[4..0] 00010
check abus[31..0] 00000000000000000000000000011111
check bbus[31..0] 00000000000000000000000000011111

// r3
set dreg[4..0] 00011
set dbus[31..0] 00000000000000000000000000111111
set clk 1
set clk 0
set areg[4..0] 00010
set breg[4..0] 00010
check abus[31..0] 00000000000000000000000000011111
check bbus[31..0] 00000000000000000000000000011111
set areg[4..0] 00011
set breg[4..0] 00011
check abus[31..0] 00000000000000000000000000111111
check bbus[31..0] 00000000000000000000000000111111

// r4
set dreg[4..0] 00100
set dbus[31..0] 00000000000000000000000001111111
set clk 1
set clk 0
set areg[4..0] 00011
set breg[4..0] 00011
check abus[31..0] 00000000000000000000000000111111
check bbus[31..0] 00000000000000000000000000111111
set areg[4..0] 00100
set breg[4..0] 00100
check abus[31..0] 00000000000000000000000001111111
check bbus[31..0] 00000000000000000000000001111111

// r5
set dreg[4..0] 00101
set dbus[31..0] 00000000000000000000000011111111
set clk 1
set clk 0
set areg[4..0] 00100
set breg[4..0] 00100
check abus[31..0] 00000000000000000000000001111111
check bbus[31..0] 00000000000000000000000001111111
set areg[4..0] 00101
set breg[4..0] 00101
check abus[31..0] 00000000000000000000000011111111
check bbus[31..0] 00000000000000000000000011111111

// r6
set dreg[4..0] 00110
set dbus[31..0] 00000000000000000000000111111111
set clk 1
set clk 0
set areg[4..0] 00101
set breg[4..0] 00101
check abus[31..0] 00000000000000000000000011111111
check bbus[31..0] 00000000000000000000000011111111
set areg[4..0] 00110
set breg[4..0] 00110
check abus[31..0] 00000000000000000000000111111111
check bbus[31..0] 00000000000000000000000111111111

// r7
set dreg[4..0] 00111
set dbus[31..0] 00000000000000000000001111111111
set clk 1
set clk 0
set areg[4..0] 00110
set breg[4..0] 00110
check abus[31..0] 00000000000000000000000111111111
check bbus[31..0] 00000000000000000000000111111111
set areg[4..0] 00111
set breg[4..0] 00111
check abus[31..0] 00000000000000000000001111111111
check bbus[31..0] 00000000000000000000001111111111

// r8
set dreg[4..0] 01000
set dbus[31..0] 00000000000000000000011111111111
set clk 1
set clk 0
set areg[4..0] 00111
set breg[4..0] 00111
check abus[31..0] 00000000000000000000001111111111
check bbus[31..0] 00000000000000000000001111111111
set areg[4..0] 01000
set breg[4..0] 01000
check abus[31..0] 00000000000000000000011111111111
check bbus[31..0] 00000000000000000000011111111111

// r9
set dreg[4..0] 01001
set dbus[31..0] 00000000000000000000111111111111
set clk 1
set clk 0
set areg[4..0] 01000
set breg[4..0] 01000
check abus[31..0] 00000000000000000000011111111111
check bbus[31..0] 00000000000000000000011111111111
set areg[4..0] 01001
set breg[4..0] 01001
check abus[31..0] 00000000000000000000111111111111
check bbus[31..0] 00000000000000000000111111111111

// r20
set dreg[4..0] 10100
set dbus[31..0] 00000000000000000001111111111111
set clk 1
set clk 0
set areg[4..0] 10100
set breg[4..0] 10100
check abus[31..0] 00000000000000000000000000000001
check bbus[31..0] 00000000000000000000000000000001

// r21
set dreg[4..0] 10101
set dbus[31..0] 00000000000000000001111111111111
set clk 1
set clk 0
set areg[4..0] 01001
set breg[4..0] 01001
check abus[31..0] 00000000000000000000111111111111
check bbus[31..0] 00000000000000000000111111111111
set areg[4..0] 10101
set breg[4..0] 10101
check abus[31..0] 00000000000000000001111111111111
check bbus[31..0] 00000000000000000001111111111111

// r28
set dreg[4..0] 11100
set dbus[31..0] 00000000000000000011111111111111
set clk 1
set clk 0
set areg[4..0] 10101
set breg[4..0] 10101
check abus[31..0] 00000000000000000001111111111111
check bbus[31..0] 00000000000000000001111111111111
set areg[4..0] 11100
set breg[4..0] 11100
check abus[31..0] 00000000000000000011111111111111
check bbus[31..0] 00000000000000000011111111111111

// r29
set dreg[4..0] 11101
set dbus[31..0] 00000000000000000111111111111111
set clk 1
set clk 0
set areg[4..0] 11100
set breg[4..0] 11100
check abus[31..0] 00000000000000000011111111111111
check bbus[31..0] 00000000000000000011111111111111
set areg[4..0] 11101
set breg[4..0] 11101
check abus[31..0] 00000000000000000111111111111111
check bbus[31..0] 00000000000000000111111111111111

// r30
set dreg[4..0] 11110
set dbus[31..0] 00000000000000011111111111111111
set clk 1
set clk 0
set areg[4..0] 11101
set breg[4..0] 11101
check abus[31..0] 00000000000000000111111111111111
check bbus[31..0] 00000000000000000111111111111111
set areg[4..0] 11110
set breg[4..0] 11110
check abus[31..0] 00000000000000011111111111111111
check bbus[31..0] 00000000000000011111111111111111

// r31
set dreg[4..0] 11111
set dbus[31..0] 00000000000000111111111111111111
set clk 1
set clk 0
set areg[4..0] 11110
set breg[4..0] 11110
check abus[31..0] 00000000000000011111111111111111
check bbus[31..0] 00000000000000011111111111111111
set areg[4..0] 11111
set breg[4..0] 11111
check abus[31..0] 00000000000000111111111111111111
check bbus[31..0] 00000000000000111111111111111111
check ir[31..0] 00000000000000111111111111111111
