
---------- Begin Simulation Statistics ----------
final_tick                                  215836500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 425400                       # Simulator instruction rate (inst/s)
host_mem_usage                                 652480                       # Number of bytes of host memory used
host_op_rate                                   490849                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.03                       # Real time elapsed on the host
host_tick_rate                             8149779702                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       11234                       # Number of instructions simulated
sim_ops                                         12994                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000216                       # Number of seconds simulated
sim_ticks                                   215836500                       # Number of ticks simulated
system.cpu.Branches                              2342                       # Number of branches fetched
system.cpu.committedInsts                       11234                       # Number of instructions committed
system.cpu.committedOps                         12994                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                           431673                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               431672.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads                44591                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                7420                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts         1659                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                         457                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses                 11287                       # Number of integer alu accesses
system.cpu.num_int_insts                        11287                       # number of integer instructions
system.cpu.num_int_register_reads               18367                       # number of times the integer registers were read
system.cpu.num_int_register_writes               7763                       # number of times the integer registers were written
system.cpu.num_load_insts                        1936                       # Number of load instructions
system.cpu.num_mem_refs                          3931                       # number of memory refs
system.cpu.num_store_insts                       1995                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                  56                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                 27                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                      9129     69.48%     69.48% # Class of executed instruction
system.cpu.op_class::IntMult                       58      0.44%     69.92% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     69.92% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     69.92% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.92% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     69.92% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.92% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.92% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.92% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.92% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.92% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     69.92% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.92% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     69.92% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.92% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.92% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     69.92% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.92% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.92% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.92% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.92% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     69.92% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.92% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.92% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.92% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.92% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.92% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.92% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                 21      0.16%     70.08% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.08% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.08% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.08% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     70.08% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     70.08% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     70.08% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     70.08% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     70.08% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     70.08% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     70.08% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     70.08% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     70.08% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     70.08% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     70.08% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     70.08% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     70.08% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     70.08% # Class of executed instruction
system.cpu.op_class::MemRead                     1936     14.73%     84.82% # Class of executed instruction
system.cpu.op_class::MemWrite                    1995     15.18%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                      13139                       # Class of executed instruction
system.cpu.workload.numSyscalls                    15                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           438                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    215836500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    215836500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    215836500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    215836500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    215836500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                12963                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 3598                       # number of demand (read+write) hits
system.l2.demand_hits::total                    16561                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               12963                       # number of overall hits
system.l2.overall_hits::.cpu.data                3623                       # number of overall hits
system.l2.overall_hits::total                   16586                       # number of overall hits
system.l2.demand_misses::.cpu.inst                276                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                155                       # number of demand (read+write) misses
system.l2.demand_misses::total                    431                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               276                       # number of overall misses
system.l2.overall_misses::.cpu.data               162                       # number of overall misses
system.l2.overall_misses::total                   438                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     21105500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     11932000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         33037500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     21105500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     11932000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        33037500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            13239                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             3753                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                16992                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           13239                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            3785                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               17024                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.020847                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.041300                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.025365                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.020847                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.042801                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.025728                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76469.202899                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76980.645161                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76653.132251                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76469.202899                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 73654.320988                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75428.082192                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           276                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           155                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               431                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          276                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          162                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              438                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     18345500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     10382000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     28727500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     18345500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     10854500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     29200000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.020847                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.041300                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.025365                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.020847                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.042801                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.025728                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66469.202899                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66980.645161                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66653.132251                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66469.202899                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67003.086420                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66666.666667                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_hits::.cpu.inst               12963                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu.data                1752                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   14715                       # number of ReadReq hits
system.l2.ReadReq_misses::.cpu.inst               276                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu.data                83                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   359                       # number of ReadReq misses
system.l2.ReadReq_miss_latency::.cpu.inst     21105500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::.cpu.data      6516000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        27621500                       # number of ReadReq miss cycles
system.l2.ReadReq_accesses::.cpu.inst           13239                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu.data            1835                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               15074                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_miss_rate::.cpu.inst       0.020847                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu.data       0.045232                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.023816                       # miss rate for ReadReq accesses
system.l2.ReadReq_avg_miss_latency::.cpu.inst 76469.202899                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::.cpu.data 78506.024096                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 76940.111421                       # average ReadReq miss latency
system.l2.ReadReq_mshr_misses::.cpu.inst          276                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::.cpu.data           83                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              359                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_miss_latency::.cpu.inst     18345500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::.cpu.data      5686000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     24031500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::.cpu.inst     0.020847                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::.cpu.data     0.045232                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.023816                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_avg_mshr_miss_latency::.cpu.inst 66469.202899                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::.cpu.data 68506.024096                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 66940.111421                       # average ReadReq mshr miss latency
system.l2.WriteReq_hits::.cpu.data               1846                       # number of WriteReq hits
system.l2.WriteReq_hits::total                   1846                       # number of WriteReq hits
system.l2.WriteReq_misses::.cpu.data               72                       # number of WriteReq misses
system.l2.WriteReq_misses::total                   72                       # number of WriteReq misses
system.l2.WriteReq_miss_latency::.cpu.data      5416000                       # number of WriteReq miss cycles
system.l2.WriteReq_miss_latency::total        5416000                       # number of WriteReq miss cycles
system.l2.WriteReq_accesses::.cpu.data           1918                       # number of WriteReq accesses(hits+misses)
system.l2.WriteReq_accesses::total               1918                       # number of WriteReq accesses(hits+misses)
system.l2.WriteReq_miss_rate::.cpu.data      0.037539                       # miss rate for WriteReq accesses
system.l2.WriteReq_miss_rate::total          0.037539                       # miss rate for WriteReq accesses
system.l2.WriteReq_avg_miss_latency::.cpu.data 75222.222222                       # average WriteReq miss latency
system.l2.WriteReq_avg_miss_latency::total 75222.222222                       # average WriteReq miss latency
system.l2.WriteReq_mshr_misses::.cpu.data           72                       # number of WriteReq MSHR misses
system.l2.WriteReq_mshr_misses::total              72                       # number of WriteReq MSHR misses
system.l2.WriteReq_mshr_miss_latency::.cpu.data      4696000                       # number of WriteReq MSHR miss cycles
system.l2.WriteReq_mshr_miss_latency::total      4696000                       # number of WriteReq MSHR miss cycles
system.l2.WriteReq_mshr_miss_rate::.cpu.data     0.037539                       # mshr miss rate for WriteReq accesses
system.l2.WriteReq_mshr_miss_rate::total     0.037539                       # mshr miss rate for WriteReq accesses
system.l2.WriteReq_avg_mshr_miss_latency::.cpu.data 65222.222222                       # average WriteReq mshr miss latency
system.l2.WriteReq_avg_mshr_miss_latency::total 65222.222222                       # average WriteReq mshr miss latency
system.l2.SoftPFReq_hits::.cpu.data                25                       # number of SoftPFReq hits
system.l2.SoftPFReq_hits::total                    25                       # number of SoftPFReq hits
system.l2.SoftPFReq_misses::.cpu.data               7                       # number of SoftPFReq misses
system.l2.SoftPFReq_misses::total                   7                       # number of SoftPFReq misses
system.l2.SoftPFReq_accesses::.cpu.data            32                       # number of SoftPFReq accesses(hits+misses)
system.l2.SoftPFReq_accesses::total                32                       # number of SoftPFReq accesses(hits+misses)
system.l2.SoftPFReq_miss_rate::.cpu.data     0.218750                       # miss rate for SoftPFReq accesses
system.l2.SoftPFReq_miss_rate::total         0.218750                       # miss rate for SoftPFReq accesses
system.l2.SoftPFReq_mshr_misses::.cpu.data            7                       # number of SoftPFReq MSHR misses
system.l2.SoftPFReq_mshr_misses::total              7                       # number of SoftPFReq MSHR misses
system.l2.SoftPFReq_mshr_miss_latency::.cpu.data       472500                       # number of SoftPFReq MSHR miss cycles
system.l2.SoftPFReq_mshr_miss_latency::total       472500                       # number of SoftPFReq MSHR miss cycles
system.l2.SoftPFReq_mshr_miss_rate::.cpu.data     0.218750                       # mshr miss rate for SoftPFReq accesses
system.l2.SoftPFReq_mshr_miss_rate::total     0.218750                       # mshr miss rate for SoftPFReq accesses
system.l2.SoftPFReq_avg_mshr_miss_latency::.cpu.data        67500                       # average SoftPFReq mshr miss latency
system.l2.SoftPFReq_avg_mshr_miss_latency::total        67500                       # average SoftPFReq mshr miss latency
system.l2.LoadLockedReq_hits::.cpu.data            24                       # number of LoadLockedReq hits
system.l2.LoadLockedReq_hits::total                24                       # number of LoadLockedReq hits
system.l2.LoadLockedReq_accesses::.cpu.data           24                       # number of LoadLockedReq accesses(hits+misses)
system.l2.LoadLockedReq_accesses::total            24                       # number of LoadLockedReq accesses(hits+misses)
system.l2.StoreCondReq_hits::.cpu.data             24                       # number of StoreCondReq hits
system.l2.StoreCondReq_hits::total                 24                       # number of StoreCondReq hits
system.l2.StoreCondReq_accesses::.cpu.data           24                       # number of StoreCondReq accesses(hits+misses)
system.l2.StoreCondReq_accesses::total             24                       # number of StoreCondReq accesses(hits+misses)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    215836500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   260.394128                       # Cycle average of tags in use
system.l2.tags.total_refs                       17072                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       438                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     38.977169                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       152.842555                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       107.551573                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.004664                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.003282                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.007947                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           438                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          143                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          259                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.013367                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    137014                       # Number of tag accesses
system.l2.tags.data_accesses                   137014                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    215836500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples       276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       162.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000532500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 929                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         438                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       438                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   438                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   28032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    129.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     215653500                       # Total gap between requests
system.mem_ctrls.avgGap                     492359.59                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        17664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        10368                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 81839725.903635397553                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 48036360.856481641531                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          276                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          162                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst      7075500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data      4234250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25635.87                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26137.35                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        17664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        10368                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         28032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        17664                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        17664                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          276                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data          162                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            438                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     81839726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     48036361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        129876087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     81839726                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     81839726                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     81839726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     48036361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       129876087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                  438                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0           38                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2           19                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           30                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4           12                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           25                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           35                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           31                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8           43                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           73                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           47                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11           57                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12           11                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                 3097250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               2190000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           11309750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7071.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25821.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 298                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.04                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          137                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   197.138686                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   138.745179                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   197.727649                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           55     40.15%     40.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           45     32.85%     72.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           16     11.68%     84.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511            8      5.84%     90.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639            7      5.11%     95.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            2      1.46%     97.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            3      2.19%     99.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151            1      0.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          137                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 28032                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              129.876087                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.01                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               68.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    215836500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy          364140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          185955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        1363740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 16595280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy     57803130                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy     34205280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy     110517525                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   512.042796                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     88395250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      7020000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    120421250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy          635460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          333960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        1763580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 16595280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy     62533560                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy     30221760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy     112083600                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   519.298636                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     78006750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      7020000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    130809750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    215836500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                366                       # Transaction distribution
system.membus.trans_dist::ReadExReq                72                       # Transaction distribution
system.membus.trans_dist::ReadExResp               72                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           366                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port          876                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                    876                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port        28032                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   28032                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               438                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     438    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 438                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    215836500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              438500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2339250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq              15074                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             15098                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1918                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1918                       # Transaction distribution
system.tol2bus.trans_dist::SoftPFReq               32                       # Transaction distribution
system.tol2bus.trans_dist::SoftPFResp              32                       # Transaction distribution
system.tol2bus.trans_dist::LoadLockedReq           24                       # Transaction distribution
system.tol2bus.trans_dist::StoreCondReq            24                       # Transaction distribution
system.tol2bus.trans_dist::StoreCondResp           24                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache_port::system.l2.cpu_side_port        26478                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache_port::system.l2.cpu_side_port         7666                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 34144                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache_port::system.l2.cpu_side_port        52956                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache_port::system.l2.cpu_side_port        17268                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                  70224                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            17072                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  17072    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              17072                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    215836500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy            9507000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          13239000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             6.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2862000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
