<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MAX32665 Peripheral Driver API: rpu_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX32665 Peripheral Driver API
   </div>
   <div id="projectbrief">Peripheral Driver API for the MAX32665</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('rpu__regs_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">rpu_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">/* ****************************************************************************</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Copyright (C) 2016 Maxim Integrated Products, Inc., All Rights Reserved.</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * Permission is hereby granted, free of charge, to any person obtaining a</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * to deal in the Software without restriction, including without limitation</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * and/or sell copies of the Software, and to permit persons to whom the</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Software is furnished to do so, subject to the following conditions:</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * The above copyright notice and this permission notice shall be included</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * in all copies or substantial portions of the Software.</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * IN NO EVENT SHALL MAXIM INTEGRATED BE LIABLE FOR ANY CLAIM, DAMAGES</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * OTHER DEALINGS IN THE SOFTWARE.</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * Except as contained in this notice, the name of Maxim Integrated</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * Products, Inc. shall not be used except as stated in the Maxim Integrated</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * Products, Inc. Branding Policy.</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * The mere transfer of this software does not imply any licenses</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * of trade secrets, proprietary technology, copyrights, patents,</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * trademarks, maskwork rights, or any other form of intellectual</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * property whatsoever. Maxim Integrated Products, Inc. retains all</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * ownership rights.</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> *************************************************************************** */</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160; </div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifndef _RPU_REGS_H_</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define _RPU_REGS_H_</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160; </div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/* **** Includes **** */</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160; </div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160; </div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#if defined (__ICCARM__)</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">  #pragma system_include</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160; </div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#if defined (__CC_ARM)</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">  #pragma anon_unions</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">    If types are not defined elsewhere (CMSIS) define them here</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#ifndef __IO</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define __IO volatile</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#ifndef __I</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define __I  volatile const</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#ifndef __O</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define __O  volatile</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#ifndef __R</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define __R  volatile const</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160; </div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/* **** Definitions **** */</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160; </div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group__rpu__registers.html">   88</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#aa9f5469d11c778dd407c92e068de7df1">   89</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#aa9f5469d11c778dd407c92e068de7df1">gcr</a>;                  </div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#af814d30240a342d8ef33990877248fee">   90</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#af814d30240a342d8ef33990877248fee">sir</a>;                  </div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a54b7bd16c5935b7735af55ffb9dc2668">   91</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a54b7bd16c5935b7735af55ffb9dc2668">fcr</a>;                  </div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#af3f5f83599e23e7e88d20c63952ed8a4">   92</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#af3f5f83599e23e7e88d20c63952ed8a4">crypto</a>;               </div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    __R  uint32_t rsv_0x10_0x2f[8];</div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#ac7f110d7f41083485b106ef9e57469bd">   94</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#ac7f110d7f41083485b106ef9e57469bd">wdt0</a>;                 </div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a5ebc2c651a7fb873eed081f4f6c4fa45">   95</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a5ebc2c651a7fb873eed081f4f6c4fa45">wdt1</a>;                 </div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#aaaa428096d91c1314b330873dcd8c5bb">   96</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#aaaa428096d91c1314b330873dcd8c5bb">wdt2</a>;                 </div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    __R  uint32_t rsv_0x3c;</div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a3a82129bc70e36b81d45bb956c58f645">   98</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a3a82129bc70e36b81d45bb956c58f645">smon</a>;                 </div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a88f936e86aaafd7c2f41959db2684be6">   99</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a88f936e86aaafd7c2f41959db2684be6">simo</a>;                 </div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#aacf619548c2640f2e91da96a4b18fc58">  100</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#aacf619548c2640f2e91da96a4b18fc58">dvs</a>;                  </div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    __R  uint32_t rsv_0x4c_0x53[2];</div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a25075b31a5dcd404de7ba86a07548b19">  102</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a25075b31a5dcd404de7ba86a07548b19">bbsir</a>;                </div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    __R  uint32_t rsv_0x58_0x5f[2];</div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a9a746db2451fb3ae05c8e0d596de0a9b">  104</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a9a746db2451fb3ae05c8e0d596de0a9b">rtc</a>;                  </div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#add57550c3d21560e968c7227c3bc1573">  105</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#add57550c3d21560e968c7227c3bc1573">wut</a>;                  </div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a0b620ef631fa064fc9074bb311868e3d">  106</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a0b620ef631fa064fc9074bb311868e3d">pwrseq</a>;               </div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a3d7da5a6cf77b3dfcc47af4b5b16e151">  107</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a3d7da5a6cf77b3dfcc47af4b5b16e151">mcr</a>;                  </div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    __R  uint32_t rsv_0x70_0x7f[4];</div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a08546d600b9042bb7692ff73aed37c13">  109</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a08546d600b9042bb7692ff73aed37c13">gpio0</a>;                </div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    __R  uint32_t rsv_0x84_0x8f[3];</div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a54385d3c6cb71b0ac47aaaf1dc2e82d4">  111</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a54385d3c6cb71b0ac47aaaf1dc2e82d4">gpio1</a>;                </div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    __R  uint32_t rsv_0x94_0xff[27];</div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a55fa90d3b96d211fb554c3c48a146cfa">  113</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a55fa90d3b96d211fb554c3c48a146cfa">tmr0</a>;                 </div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    __R  uint32_t rsv_0x104_0x10f[3];</div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#aee7345d87b327f1d948b383339c9efe5">  115</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#aee7345d87b327f1d948b383339c9efe5">tmr1</a>;                 </div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    __R  uint32_t rsv_0x114_0x11f[3];</div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a51f608dd2fd8dcf6704cad53dfb33afa">  117</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a51f608dd2fd8dcf6704cad53dfb33afa">tmr2</a>;                 </div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    __R  uint32_t rsv_0x124_0x12f[3];</div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#aaa80f342f5832d684f050f1fd99a9b14">  119</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#aaa80f342f5832d684f050f1fd99a9b14">tmr3</a>;                 </div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    __R  uint32_t rsv_0x134_0x13f[3];</div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a76fe7fa879c47fff7d429ee1da0e16a6">  121</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a76fe7fa879c47fff7d429ee1da0e16a6">tmr4</a>;                 </div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    __R  uint32_t rsv_0x144_0x14f[3];</div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a2eb7871b87a7bbf77716a4c9a9888309">  123</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a2eb7871b87a7bbf77716a4c9a9888309">tmr5</a>;                 </div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    __R  uint32_t rsv_0x154_0x1af[23];</div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a9299f27d6bc7756242696e6d88e187b9">  125</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a9299f27d6bc7756242696e6d88e187b9">htimer0</a>;              </div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    __R  uint32_t rsv_0x1b4_0x1bf[3];</div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a9071d2a1f5d01cf754beba7d8c94aeea">  127</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a9071d2a1f5d01cf754beba7d8c94aeea">htimer1</a>;              </div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    __R  uint32_t rsv_0x1c4_0x1cf[3];</div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#ae7d7fe16ef979a1ca4c65e649562381b">  129</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#ae7d7fe16ef979a1ca4c65e649562381b">i2c0_bus0</a>;            </div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    __R  uint32_t rsv_0x1d4_0x1df[3];</div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a6c3c7d362167aef4b51172612acb8194">  131</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a6c3c7d362167aef4b51172612acb8194">i2c1_bus0</a>;            </div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    __R  uint32_t rsv_0x1e4_0x1ef[3];</div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a715c54dfeeb0da36cc134b5e786df231">  133</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a715c54dfeeb0da36cc134b5e786df231">i2c2_bus0</a>;            </div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    __R  uint32_t rsv_0x1f4_0x25f[27];</div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#ab0cc89cf6051ab9c86417ec74f17ff0d">  135</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#ab0cc89cf6051ab9c86417ec74f17ff0d">spixfm</a>;               </div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    __R  uint32_t rsv_0x264_0x26f[3];</div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#abea395bf95f0644e4f9b4cf77013252d">  137</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#abea395bf95f0644e4f9b4cf77013252d">spixfc</a>;               </div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    __R  uint32_t rsv_0x274_0x27f[3];</div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#aa0c7863ecb0513f096d7043647845911">  139</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#aa0c7863ecb0513f096d7043647845911">dma0</a>;                 </div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    __R  uint32_t rsv_0x284_0x28f[3];</div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#abe21780962a40696594d2b37afb15499">  141</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#abe21780962a40696594d2b37afb15499">flc0</a>;                 </div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a1a874ad9bfc7df626be8e146a1878f92">  142</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a1a874ad9bfc7df626be8e146a1878f92">flc1</a>;                 </div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    __R  uint32_t rsv_0x298_0x29f[2];</div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a14f7759e5dcd6943c1fcc9d6ec171005">  144</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a14f7759e5dcd6943c1fcc9d6ec171005">icc0</a>;                 </div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#aecf2516d2556af520cbc4fa32f348be1">  145</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#aecf2516d2556af520cbc4fa32f348be1">icc1</a>;                 </div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    __R  uint32_t rsv_0x2a8_0x2ef[18];</div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a7aeea90946eeb5b0885aecf9bdd3aed4">  147</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a7aeea90946eeb5b0885aecf9bdd3aed4">sfcc</a>;                 </div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    __R  uint32_t rsv_0x2f4_0x32f[15];</div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#adfbe3c029fbceadbc935da2ffde51f43">  149</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#adfbe3c029fbceadbc935da2ffde51f43">srcc</a>;                 </div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    __R  uint32_t rsv_0x334_0x33f[3];</div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a707112725c957ec3ef5e567280249d2b">  151</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a707112725c957ec3ef5e567280249d2b">adc</a>;                  </div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    __R  uint32_t rsv_0x344_0x34f[3];</div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a25d2667a6475544e1471550ec87ec63f">  153</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a25d2667a6475544e1471550ec87ec63f">dma1</a>;                 </div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    __R  uint32_t rsv_0x354_0x35f[3];</div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#aeed89c0a5ae6d433ed9adf6260f6bdd5">  155</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#aeed89c0a5ae6d433ed9adf6260f6bdd5">sdma</a>;                 </div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    __R  uint32_t rsv_0x364_0x36f[3];</div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a0864701fdb583446e7c936d7cbd8ba08">  157</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a0864701fdb583446e7c936d7cbd8ba08">sdhcctrl</a>;             </div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    __R  uint32_t rsv_0x374_0x39f[11];</div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#aba908e6746e2d4da61b5ad7cdbdc107e">  159</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#aba908e6746e2d4da61b5ad7cdbdc107e">spixr</a>;                </div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    __R  uint32_t rsv_0x3a4_0x3bf[7];</div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#aba4d90958e95f24a63760a564ee4157d">  161</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#aba4d90958e95f24a63760a564ee4157d">ptg_bus0</a>;             </div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    __R  uint32_t rsv_0x3c4_0x3cf[3];</div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a6b1d6af7d97c929a0c8067de6327b1be">  163</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a6b1d6af7d97c929a0c8067de6327b1be">owm</a>;                  </div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    __R  uint32_t rsv_0x3d4_0x3df[3];</div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a74775bbfa0867e568c56dadf266c0da1">  165</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a74775bbfa0867e568c56dadf266c0da1">sema</a>;                 </div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    __R  uint32_t rsv_0x3e4_0x41f[15];</div>
<div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#ad03372af97d6a618e296cc2fd47aa27f">  167</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#ad03372af97d6a618e296cc2fd47aa27f">uart0</a>;                </div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    __R  uint32_t rsv_0x424_0x42f[3];</div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a33f97d4044405def04eb099a63a4149a">  169</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a33f97d4044405def04eb099a63a4149a">uart1</a>;                </div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    __R  uint32_t rsv_0x434_0x43f[3];</div>
<div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#aa110ec9816f149222b3ba2104e0c2843">  171</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#aa110ec9816f149222b3ba2104e0c2843">uart2</a>;                </div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    __R  uint32_t rsv_0x444_0x45f[7];</div>
<div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#ac00a23380b1561faa1c99244434a5b6f">  173</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#ac00a23380b1561faa1c99244434a5b6f">spi1</a>;                 </div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    __R  uint32_t rsv_0x464_0x47f[7];</div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a81e87b71a565baf2ffaaf3221934e581">  175</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a81e87b71a565baf2ffaaf3221934e581">spi2</a>;                 </div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    __R  uint32_t rsv_0x484_0x4bf[15];</div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#af01ef8a85eb0c79cdaa7a1a90937d4da">  177</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#af01ef8a85eb0c79cdaa7a1a90937d4da">audio</a>;                </div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    __R  uint32_t rsv_0x4c4_0x4cf[3];</div>
<div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#aa06863c312d3e701a923f03e7a04a000">  179</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#aa06863c312d3e701a923f03e7a04a000">trng</a>;                 </div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    __R  uint32_t rsv_0x4d4_0x4ff[11];</div>
<div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#aad1012d9983111d6ce6fb7ca1a8028ea">  181</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#aad1012d9983111d6ce6fb7ca1a8028ea">btle</a>;                 </div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    __R  uint32_t rsv_0x504_0xb0f[387];</div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#ac7169edd81a7d5c4674cdee919d8417f">  183</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#ac7169edd81a7d5c4674cdee919d8417f">usbhs</a>;                </div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    __R  uint32_t rsv_0xb14_0xb5f[19];</div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a22d3fd641fba6fd6a3c48d57e193029c">  185</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a22d3fd641fba6fd6a3c48d57e193029c">sdio</a>;                 </div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    __R  uint32_t rsv_0xb64_0xbbf[23];</div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a67b754b49679329b02775a1a41dd9951">  187</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a67b754b49679329b02775a1a41dd9951">spixm_fifo</a>;           </div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    __R  uint32_t rsv_0xbc4_0xbdf[7];</div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#af08cf995f261a4a3f735fd8405b8dba9">  189</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#af08cf995f261a4a3f735fd8405b8dba9">spi0</a>;                 </div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    __R  uint32_t rsv_0xbe4_0xeff[199];</div>
<div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#ae341ea9a7b3a7931c27d707ef6adcbef">  191</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#ae341ea9a7b3a7931c27d707ef6adcbef">sysram0</a>;              </div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    __R  uint32_t rsv_0xf04_0xf0f[3];</div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#ad8e9fba81780fb99233482ce8be2c737">  193</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#ad8e9fba81780fb99233482ce8be2c737">sysram1</a>;              </div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    __R  uint32_t rsv_0xf14_0xf1f[3];</div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#ac809336d2a78c693cb1f98961a13f08e">  195</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#ac809336d2a78c693cb1f98961a13f08e">sysram2</a>;              </div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    __R  uint32_t rsv_0xf24_0xf2f[3];</div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a5f0ae97b1ebb6a227b232a607fab4002">  197</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a5f0ae97b1ebb6a227b232a607fab4002">sysram3</a>;              </div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    __R  uint32_t rsv_0xf34_0xf3f[3];</div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a81a78d042d8cf988f05b2a8f03709874">  199</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a81a78d042d8cf988f05b2a8f03709874">sysram4</a>;              </div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    __R  uint32_t rsv_0xf44_0xf4f[3];</div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#afef216e672caeac4eaaa2c45ce6a3923">  201</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#afef216e672caeac4eaaa2c45ce6a3923">sysram5</a>;              </div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    __R  uint32_t rsv_0xf54_0xf5f[3];</div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#acc4ff4e7aa41a81730b445cdca2a689e">  203</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#acc4ff4e7aa41a81730b445cdca2a689e">sysram6</a>;              </div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;} <a class="code" href="group__rpu__registers.html#structmxc__rpu__regs__t">mxc_rpu_regs_t</a>;</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160; </div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">/* Register offsets for module RPU */</span></div>
<div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga825b219b3f230d1b1e46121a81330e2b">  213</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_GCR                      ((uint32_t)0x00000000UL) </span></div>
<div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga08e5da34f084d5828f0b7d87de0e3934">  214</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_SIR                      ((uint32_t)0x00000004UL) </span></div>
<div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga288078ece23c2fd5e462c487fef6b8cd">  215</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_FCR                      ((uint32_t)0x00000008UL) </span></div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#gae24964c3e6e7e54d4fd0b233f54f1c0e">  216</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_CRYPTO                   ((uint32_t)0x0000000CUL) </span></div>
<div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga4b9a63572672e8f54098314babb1cafe">  217</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_WDT0                     ((uint32_t)0x00000030UL) </span></div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga8178aa4e26199e56b5638f4303bbe746">  218</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_WDT1                     ((uint32_t)0x00000034UL) </span></div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#gadac918df083790b46d844d0a14e5a9db">  219</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_WDT2                     ((uint32_t)0x00000038UL) </span></div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga6b246b4f9b96120df219e2bd17136c2b">  220</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_SMON                     ((uint32_t)0x00000040UL) </span></div>
<div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga1d0f34cba28bac53dc792c9771bac914">  221</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_SIMO                     ((uint32_t)0x00000044UL) </span></div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga60bf4b11fd8fc194e351b18143bb9fc3">  222</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_DVS                      ((uint32_t)0x00000048UL) </span></div>
<div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#gac8c2dffbd2bd90af71b9bb402b88015a">  223</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_BBSIR                    ((uint32_t)0x00000054UL) </span></div>
<div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga1ce634242a53c466a24d37c7d1f5b1db">  224</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_RTC                      ((uint32_t)0x00000060UL) </span></div>
<div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga195ab65b469105cd3b9f94f39a9f2211">  225</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_WUT                      ((uint32_t)0x00000064UL) </span></div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga3aa16487adf823d6da62ef102304513a">  226</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_PWRSEQ                   ((uint32_t)0x00000068UL) </span></div>
<div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga21b6c3af682ef64e5178e15e509588da">  227</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_MCR                      ((uint32_t)0x0000006CUL) </span></div>
<div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga75ed135f829f917e0a5df435779b6cb9">  228</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_GPIO0                    ((uint32_t)0x00000080UL) </span></div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga6485a93c06828e0a150fed7a9f606416">  229</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_GPIO1                    ((uint32_t)0x00000090UL) </span></div>
<div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#gab2d78a4ac627079ab600e4d70f37f9d6">  230</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_TMR0                     ((uint32_t)0x00000100UL) </span></div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga54091642839ac8e783bc70518fce2b32">  231</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_TMR1                     ((uint32_t)0x00000110UL) </span></div>
<div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga54b0a6e7c104e60ee4052bc26c2dc6bc">  232</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_TMR2                     ((uint32_t)0x00000120UL) </span></div>
<div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#gaf1f0e4cd8e917fb7623020ecc35db7b8">  233</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_TMR3                     ((uint32_t)0x00000130UL) </span></div>
<div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#gaccea9e5decdbbb8f69e6bb4c7f5f835b">  234</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_TMR4                     ((uint32_t)0x00000140UL) </span></div>
<div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#gabd1887d752901b0228a696b5436f2adf">  235</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_TMR5                     ((uint32_t)0x00000150UL) </span></div>
<div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga01b922fb60ac3bd05effd03440ea8a52">  236</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_HTIMER0                  ((uint32_t)0x000001B0UL) </span></div>
<div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#gaa58379e2534bb94356a25513fcd63fb9">  237</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_HTIMER1                  ((uint32_t)0x000001C0UL) </span></div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#gaefb51f683d5b95a5eb7f8b96baa916e0">  238</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_I2C0_BUS0                ((uint32_t)0x000001D0UL) </span></div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga35491a688595e6a95011d50b045fa087">  239</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_I2C1_BUS0                ((uint32_t)0x000001E0UL) </span></div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga3c770e9f2dac8ddb3d8811ab78ed4ec5">  240</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_I2C2_BUS0                ((uint32_t)0x000001F0UL) </span></div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#gae1db0eeb2bf918bcd61de3eb74150a9d">  241</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_SPIXFM                   ((uint32_t)0x00000260UL) </span></div>
<div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga36ab22a27b914e37e8ac89738b311409">  242</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_SPIXFC                   ((uint32_t)0x00000270UL) </span></div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga057a038e76a4e64b85b8ae1a1efea609">  243</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_DMA0                     ((uint32_t)0x00000280UL) </span></div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#gaa6b3f26966806128b9526fd5afe8fefd">  244</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_FLC0                     ((uint32_t)0x00000290UL) </span></div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga0bc3cc9ea9796806169c81de21f64850">  245</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_FLC1                     ((uint32_t)0x00000294UL) </span></div>
<div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga25089af9382221427f076a0a744dcbc0">  246</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_ICC0                     ((uint32_t)0x000002A0UL) </span></div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga4b79d6a28a97c7e4672d87343f6e000a">  247</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_ICC1                     ((uint32_t)0x000002A4UL) </span></div>
<div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#gaa5c2e1662d3e38eeb649437d5ea7b732">  248</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_SFCC                     ((uint32_t)0x000002F0UL) </span></div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga5f1e62fc14fe4e1804029026aef6a31c">  249</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_SRCC                     ((uint32_t)0x00000330UL) </span></div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga5ddb3702ca58e824b39080fd943ad0e8">  250</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_ADC                      ((uint32_t)0x00000340UL) </span></div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#gaae53b6ab781ae22de703e2eefe48cf8a">  251</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_DMA1                     ((uint32_t)0x00000350UL) </span></div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga8a5327625d0202b91e35df282035fb15">  252</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_SDMA                     ((uint32_t)0x00000360UL) </span></div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#gac35bab8d18cc60bf5a2c26e6ac570fc8">  253</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_SDHCCTRL                 ((uint32_t)0x00000370UL) </span></div>
<div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga81a72a43bdfa013b0483f14367077d90">  254</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_SPIXR                    ((uint32_t)0x000003A0UL) </span></div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga3d11b03929af18e7a7a25937b1c9b63c">  255</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_PTG_BUS0                 ((uint32_t)0x000003C0UL) </span></div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga2f9642cfb30ad9b3022f70b6866a7b66">  256</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_OWM                      ((uint32_t)0x000003D0UL) </span></div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#gacba86cb3b3d9b5e6fb6eaa0ea8c9f94d">  257</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_SEMA                     ((uint32_t)0x000003E0UL) </span></div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga85374954f0649679ed9bb6c2285462a0">  258</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_UART0                    ((uint32_t)0x00000420UL) </span></div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#gab8f74f1ffbabee67c6e99a7ec0db1ec1">  259</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_UART1                    ((uint32_t)0x00000430UL) </span></div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#gac516a6afad33b1224b22756bf1eb996c">  260</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_UART2                    ((uint32_t)0x00000440UL) </span></div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga6e25854a9510774e7aa70a1cd10f79c9">  261</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_SPI1                     ((uint32_t)0x00000460UL) </span></div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga50ac3cdb93d1c48ace45667fec075bfe">  262</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_SPI2                     ((uint32_t)0x00000480UL) </span></div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga62858ee59d0413033e261d2fa6ac3260">  263</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_AUDIO                    ((uint32_t)0x000004C0UL) </span></div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga941d1c10cedf99ac6175ffe1fd13348c">  264</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_TRNG                     ((uint32_t)0x000004D0UL) </span></div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#gaceec8d8b6f34220875c91ce9d95e4fdb">  265</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_BTLE                     ((uint32_t)0x00000500UL) </span></div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga83f9fb182fac2146eeb38d7f4c2f48f1">  266</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_USBHS                    ((uint32_t)0x00000B10UL) </span></div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga875e2159d2590cb82bb0aaf08a896894">  267</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_SDIO                     ((uint32_t)0x00000B60UL) </span></div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga01858d55ade4d3d95e4b816b205a614c">  268</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_SPIXM_FIFO               ((uint32_t)0x00000BC0UL) </span></div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#gaaead5559747a6cf80244155c9a3fb00d">  269</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_SPI0                     ((uint32_t)0x00000BE0UL) </span></div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga9adb439090f1e123ea26b27419b78e0d">  270</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_SYSRAM0                  ((uint32_t)0x00000F00UL) </span></div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga3b02a3527d90fe72a9370275c10e0a7f">  271</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_SYSRAM1                  ((uint32_t)0x00000F10UL) </span></div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#gaad0aea08157e57d140a785373293a87c">  272</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_SYSRAM2                  ((uint32_t)0x00000F20UL) </span></div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#gaf535375ba256f6704127e211319dcd1b">  273</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_SYSRAM3                  ((uint32_t)0x00000F30UL) </span></div>
<div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga646bc7e0120b60ddb0f1685e73a730e2">  274</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_SYSRAM4                  ((uint32_t)0x00000F40UL) </span></div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#gab62de04717839368cc2d2f4069ce5b00">  275</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_SYSRAM5                  ((uint32_t)0x00000F50UL) </span></div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga3d076f2b8bc705e27a68c4aab0d79113">  276</a></span>&#160;<span class="preprocessor"> #define MXC_R_RPU_SYSRAM6                  ((uint32_t)0x00000F60UL) </span></div>
<div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group___r_p_u___g_c_r.html#ga45613b9968005275b68889d50eec47a6">  285</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GCR_DMA0ACN_POS                      0 </span></div>
<div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___r_p_u___g_c_r.html#ga5c4dc6ae97d8ef03c53dc07083360302">  286</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GCR_DMA0ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GCR_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___r_p_u___g_c_r.html#gac13072c2eaa7feb9f76642c1eae6340e">  288</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GCR_DMA1ACN_POS                      1 </span></div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___r_p_u___g_c_r.html#gae0523df446484289b65fd18999d681fd">  289</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GCR_DMA1ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GCR_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group___r_p_u___g_c_r.html#ga0751e91f4e04aaa94edb33c9201cdb99">  291</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GCR_USBACN_POS                       2 </span></div>
<div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___r_p_u___g_c_r.html#ga83b50d319cd027209654e1d3125cb313">  292</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GCR_USBACN                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GCR_USBACN_POS)) </span></div>
<div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___r_p_u___g_c_r.html#gad913b8d101b22a509f02bf3ce3cf32aa">  294</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GCR_SYS0ACN_POS                      3 </span></div>
<div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___r_p_u___g_c_r.html#gad49cf64928f9a49b460ae592da694fba">  295</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GCR_SYS0ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GCR_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group___r_p_u___g_c_r.html#ga342014bc3993fc592232fbabb77c0db8">  297</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GCR_SYS1ACN_POS                      4 </span></div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group___r_p_u___g_c_r.html#ga44b6cbf4a9f7464ea805a679c5e670f5">  298</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GCR_SYS1ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GCR_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___r_p_u___g_c_r.html#ga93ee2a8ea5ad72b06a4fbde4230ee316">  300</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GCR_SDMADACN_POS                     5 </span></div>
<div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group___r_p_u___g_c_r.html#ga0b1cbd0f8f1cd9ba70f9a1d486fcac1e">  301</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GCR_SDMADACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GCR_SDMADACN_POS)) </span></div>
<div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group___r_p_u___g_c_r.html#gaf7de29d2dbda63e1459a752753640c42">  303</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GCR_SDMAIACN_POS                     6 </span></div>
<div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___r_p_u___g_c_r.html#gabd54d84db559f5c287e9d0d04d2deeaf">  304</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GCR_SDMAIACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GCR_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___r_p_u___g_c_r.html#ga9a08743827a8e4a30e9319926061db3b">  306</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GCR_CRYPTOACN_POS                    7 </span></div>
<div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___r_p_u___g_c_r.html#ga25e9b054309a709031e1354aba0d9abf">  307</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GCR_CRYPTOACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GCR_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___r_p_u___g_c_r.html#gacbcdb0df384ac66cc2b9bfeb5c2ae563">  309</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GCR_SDIOACN_POS                      8 </span></div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___r_p_u___g_c_r.html#gad6c2401b5ceb55812d7e3975440d1e4c">  310</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GCR_SDIOACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GCR_SDIOACN_POS)) </span></div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___r_p_u___s_i_r.html#ga1a26134ce8516285c50f1a63f6cb54ba">  320</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIR_DMA0ACN_POS                      0 </span></div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group___r_p_u___s_i_r.html#gaa391241f766ff2e106104d35559bb697">  321</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIR_DMA0ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SIR_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___r_p_u___s_i_r.html#ga24c4cd73a1cb3306d5c02a5fec15e47c">  323</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIR_DMA1ACN_POS                      1 </span></div>
<div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___r_p_u___s_i_r.html#gab0727ac8b25d721dd18b628f7fb15747">  324</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIR_DMA1ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SIR_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group___r_p_u___s_i_r.html#ga10d88182df7d61347bda9c90832e67a9">  326</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIR_USBACN_POS                       2 </span></div>
<div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___r_p_u___s_i_r.html#ga89a7d9ee44bea30b43caeb0d15667d0c">  327</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIR_USBACN                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SIR_USBACN_POS)) </span></div>
<div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group___r_p_u___s_i_r.html#ga6cd1de18dce6e20e7250de7159c92b00">  329</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIR_SYS0ACN_POS                      3 </span></div>
<div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___r_p_u___s_i_r.html#ga924211c21e8ed96ae45d1734acf1ad1d">  330</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIR_SYS0ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SIR_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group___r_p_u___s_i_r.html#ga82d963ded274a442328d60f2a7230355">  332</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIR_SYS1ACN_POS                      4 </span></div>
<div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___r_p_u___s_i_r.html#ga4b7b342d16434d70104ae409af482d12">  333</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIR_SYS1ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SIR_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group___r_p_u___s_i_r.html#gaaa96ece4586e613e760b17b5fc78363f">  335</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIR_SDMADACN_POS                     5 </span></div>
<div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group___r_p_u___s_i_r.html#ga75e9029c865ba068cfa31c2123c915ce">  336</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIR_SDMADACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SIR_SDMADACN_POS)) </span></div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group___r_p_u___s_i_r.html#ga2357411312acef8509936a19f7b6704b">  338</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIR_SDMAIACN_POS                     6 </span></div>
<div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group___r_p_u___s_i_r.html#ga3f418aa7c2a16ee4c4cdc363624cddc7">  339</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIR_SDMAIACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SIR_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group___r_p_u___s_i_r.html#gaec06c636c711b6eb474053afb48d6973">  341</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIR_CRYPTOACN_POS                    7 </span></div>
<div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group___r_p_u___s_i_r.html#ga72700c39efb95e77aa1e018f1dc64177">  342</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIR_CRYPTOACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SIR_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group___r_p_u___s_i_r.html#ga9ae9eed9410eb0ef5fdc4e3ad3925909">  344</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIR_SDIOACN_POS                      8 </span></div>
<div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___r_p_u___s_i_r.html#gab1c029b0c2e7e959572286845f478866">  345</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIR_SDIOACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SIR_SDIOACN_POS)) </span></div>
<div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group___r_p_u___f_c_r.html#ga0378376fb047fbffdb7b4b0677523c26">  355</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FCR_DMA0ACN_POS                      0 </span></div>
<div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group___r_p_u___f_c_r.html#ga03546edf8870ea408f3954d4f012b98a">  356</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FCR_DMA0ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FCR_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group___r_p_u___f_c_r.html#gaef3b176c7a3499ae10956f5168ef7d3b">  358</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FCR_DMA1ACN_POS                      1 </span></div>
<div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group___r_p_u___f_c_r.html#gad5cfc62e8dd5829cb71804884240d6ae">  359</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FCR_DMA1ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FCR_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group___r_p_u___f_c_r.html#gaaaadf8b1b7b9decfd76144285b3fe57b">  361</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FCR_USBACN_POS                       2 </span></div>
<div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group___r_p_u___f_c_r.html#gaa0867a48c71c8033ad37c88d7b3a3ed0">  362</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FCR_USBACN                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FCR_USBACN_POS)) </span></div>
<div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group___r_p_u___f_c_r.html#ga82255987f96912c64ee0650368826fe1">  364</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FCR_SYS0ACN_POS                      3 </span></div>
<div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group___r_p_u___f_c_r.html#ga58ae66fd6c42f28e22bfad1be1e6626d">  365</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FCR_SYS0ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FCR_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group___r_p_u___f_c_r.html#ga72463ffdaef1db595a1c68b9dd9ca866">  367</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FCR_SYS1ACN_POS                      4 </span></div>
<div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group___r_p_u___f_c_r.html#ga5de525c2839090dd2022ee57d6ef063f">  368</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FCR_SYS1ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FCR_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group___r_p_u___f_c_r.html#ga1233a376be569acae6f86ca4107e6c95">  370</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FCR_SDMADACN_POS                     5 </span></div>
<div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group___r_p_u___f_c_r.html#ga7fea1008142cb6367adcb80d61828a56">  371</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FCR_SDMADACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FCR_SDMADACN_POS)) </span></div>
<div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group___r_p_u___f_c_r.html#gaf41149cef409e805812a669a88912401">  373</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FCR_SDMAIACN_POS                     6 </span></div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group___r_p_u___f_c_r.html#ga32c81fef44b999d06b9701d62513a987">  374</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FCR_SDMAIACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FCR_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group___r_p_u___f_c_r.html#gac87681fb0592d6b155a0145cf6a2dd60">  376</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FCR_CRYPTOACN_POS                    7 </span></div>
<div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group___r_p_u___f_c_r.html#ga0f5317628021d59270b18de259779c2a">  377</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FCR_CRYPTOACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FCR_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___r_p_u___f_c_r.html#ga11ed4b139cd59f76c1280e762d4cd5c0">  379</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FCR_SDIOACN_POS                      8 </span></div>
<div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group___r_p_u___f_c_r.html#ga22780296669cd1fb5538de57d239797f">  380</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FCR_SDIOACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FCR_SDIOACN_POS)) </span></div>
<div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group___r_p_u___c_r_y_p_t_o.html#gaf1cb168f7684842a23ec23e6bcde8d8f">  390</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_CRYPTO_DMA0ACN_POS                   0 </span></div>
<div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group___r_p_u___c_r_y_p_t_o.html#ga2a15d1db227a176e99b1b06facf9954f">  391</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_CRYPTO_DMA0ACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_CRYPTO_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group___r_p_u___c_r_y_p_t_o.html#gae116fd272064072cf84194fc1d1cdba8">  393</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_CRYPTO_DMA1ACN_POS                   1 </span></div>
<div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group___r_p_u___c_r_y_p_t_o.html#gacc62cd8cd0a28671ad6d91a4386d03ad">  394</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_CRYPTO_DMA1ACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_CRYPTO_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group___r_p_u___c_r_y_p_t_o.html#gadaa166446721e88609766178ec9cbc07">  396</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_CRYPTO_USBACN_POS                    2 </span></div>
<div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group___r_p_u___c_r_y_p_t_o.html#gacc3c86bf26850081c3cf90ac1bd7d0ed">  397</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_CRYPTO_USBACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_CRYPTO_USBACN_POS)) </span></div>
<div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group___r_p_u___c_r_y_p_t_o.html#gab1b95527f58b81bca669268eba3da0e8">  399</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_CRYPTO_SYS0ACN_POS                   3 </span></div>
<div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group___r_p_u___c_r_y_p_t_o.html#ga954cea278dc3435df1c9cb9331d39858">  400</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_CRYPTO_SYS0ACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_CRYPTO_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group___r_p_u___c_r_y_p_t_o.html#gaada98eb300dd9425eb07f68fc91900cf">  402</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_CRYPTO_SYS1ACN_POS                   4 </span></div>
<div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group___r_p_u___c_r_y_p_t_o.html#ga19bad648e1c6cdafdd004960803b2ac9">  403</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_CRYPTO_SYS1ACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_CRYPTO_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group___r_p_u___c_r_y_p_t_o.html#ga84a0b531b1a82d539e6382d5d1da2f09">  405</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_CRYPTO_SDMADACN_POS                  5 </span></div>
<div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group___r_p_u___c_r_y_p_t_o.html#ga136cd9084235d106b89bdf6d3ec16058">  406</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_CRYPTO_SDMADACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_CRYPTO_SDMADACN_POS)) </span></div>
<div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group___r_p_u___c_r_y_p_t_o.html#gaa2d82149903a23a3c839cb6aab67f4d3">  408</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_CRYPTO_SDMAIACN_POS                  6 </span></div>
<div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group___r_p_u___c_r_y_p_t_o.html#ga4c7a56f309c66a6a48af9fc06fae3610">  409</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_CRYPTO_SDMAIACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_CRYPTO_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group___r_p_u___c_r_y_p_t_o.html#gae7b2a38d5d3e4f9cf987a9171f375817">  411</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_CRYPTO_CRYPTOACN_POS                 7 </span></div>
<div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group___r_p_u___c_r_y_p_t_o.html#ga398d3262980a42e3c8c9a0fe76f25cdf">  412</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_CRYPTO_CRYPTOACN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_CRYPTO_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group___r_p_u___c_r_y_p_t_o.html#ga6525daa158fe9c27149db057d25836ec">  414</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_CRYPTO_SDIOACN_POS                   8 </span></div>
<div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group___r_p_u___c_r_y_p_t_o.html#ga1997b64ab3906df7b937f7e8e60110ce">  415</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_CRYPTO_SDIOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_CRYPTO_SDIOACN_POS)) </span></div>
<div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t0.html#ga0161a348216d0a55018771e4790ca9e1">  425</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT0_DMA0ACN_POS                     0 </span></div>
<div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t0.html#ga36ed881c254b006455e6cad04e2377ca">  426</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT0_DMA0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT0_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t0.html#gad0455723cf72c7b7a7769b1ecc6a38a0">  428</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT0_DMA1ACN_POS                     1 </span></div>
<div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t0.html#gad4031c067f4a2922ecddab9700c25c1c">  429</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT0_DMA1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT0_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t0.html#ga5b39b74f0df22ccbbf8c60408fde720b">  431</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT0_USBACN_POS                      2 </span></div>
<div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t0.html#gaffcea000411ce1f752fd26f6c108e858">  432</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT0_USBACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT0_USBACN_POS)) </span></div>
<div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t0.html#ga0d4d89b7539218dfa2fbe6700e92c01d">  434</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT0_SYS0ACN_POS                     3 </span></div>
<div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t0.html#ga96717cf7f7e1c40f7fc142e8f93b5d93">  435</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT0_SYS0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT0_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t0.html#ga270c9af57a0c7628c0c4933c245ca5e8">  437</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT0_SYS1ACN_POS                     4 </span></div>
<div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t0.html#ga81d49fb120cf28bd29f28bf969e9cbab">  438</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT0_SYS1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT0_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t0.html#ga94d42ff69c6ad54c2c7fb58374c55226">  440</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT0_SDMADACN_POS                    5 </span></div>
<div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t0.html#ga741a32e03fe4f22eb02a1c80247d395b">  441</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT0_SDMADACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT0_SDMADACN_POS)) </span></div>
<div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t0.html#ga9be7a7022a5942a451fff212bd4a2089">  443</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT0_SDMAIACN_POS                    6 </span></div>
<div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t0.html#ga2a69d9d169483d31aa5dd92dc0180b90">  444</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT0_SDMAIACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT0_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t0.html#ga7a73e40218782ab15dadfd1bdd81ca2a">  446</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT0_CRYPTOACN_POS                   7 </span></div>
<div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t0.html#ga1c4491e929dacd01469759e287ea66cc">  447</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT0_CRYPTOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT0_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t0.html#ga14344f0c45f1c80a92d6114198e08929">  449</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT0_SDIOACN_POS                     8 </span></div>
<div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t0.html#ga0b64dd8f913a9c66f420964d69be91f2">  450</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT0_SDIOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT0_SDIOACN_POS)) </span></div>
<div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t1.html#ga4af0bfb0e7f41bbdcb85531de661ba3e">  460</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT1_DMA0ACN_POS                     0 </span></div>
<div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t1.html#gad18d9cd8edca8f1f780dc668f75c5633">  461</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT1_DMA0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT1_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t1.html#ga2def22a877a576b40da4d22da5bb4691">  463</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT1_DMA1ACN_POS                     1 </span></div>
<div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t1.html#ga905fad7f884fa0a3e01ef72f03de44fe">  464</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT1_DMA1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT1_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t1.html#gaf8708a7bac0ac6b0768291f1db43c196">  466</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT1_USBACN_POS                      2 </span></div>
<div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t1.html#gae9c8d11b67b45af8b95647a683be2cee">  467</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT1_USBACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT1_USBACN_POS)) </span></div>
<div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t1.html#ga713c8b04297d17366eecfd3693ac0b0f">  469</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT1_SYS0ACN_POS                     3 </span></div>
<div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t1.html#ga9c571b62864a9b6088d8052934fedd52">  470</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT1_SYS0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT1_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t1.html#ga00a2b29e2b21e111b0f590ed39318e9b">  472</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT1_SYS1ACN_POS                     4 </span></div>
<div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t1.html#gada399d456b3d95dfa2601c4942383f0a">  473</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT1_SYS1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT1_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t1.html#gaa132713969a8ea4a8f5ef24659254801">  475</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT1_SDMADACN_POS                    5 </span></div>
<div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t1.html#ga8bd0720e419755087db2e9db09d875de">  476</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT1_SDMADACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT1_SDMADACN_POS)) </span></div>
<div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t1.html#ga37fff4a98c2952326545c4a7f0fe52ae">  478</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT1_SDMAIACN_POS                    6 </span></div>
<div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t1.html#gafa8b0866be214105df635b3743a3e4d9">  479</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT1_SDMAIACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT1_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t1.html#ga821a0b60a2a4b36d5155237c45db3e52">  481</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT1_CRYPTOACN_POS                   7 </span></div>
<div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t1.html#gadac7967813cba726b0819534acc4a491">  482</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT1_CRYPTOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT1_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t1.html#ga1e3debd7362cd25ce08b5fdefe48fd19">  484</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT1_SDIOACN_POS                     8 </span></div>
<div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t1.html#ga897cdb1d2db02fdf1ee5b1e8f6d0dc4b">  485</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT1_SDIOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT1_SDIOACN_POS)) </span></div>
<div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t2.html#ga5e7eb20629c3d0e09781ab9af183fd9d">  495</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT2_DMA0ACN_POS                     0 </span></div>
<div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t2.html#gafc8c0520cc613b15a7122735377324b1">  496</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT2_DMA0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT2_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t2.html#gaab20167da063426114ff45630da2623e">  498</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT2_DMA1ACN_POS                     1 </span></div>
<div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t2.html#gac0b1b4af4e9d2a40704156a7d2f46257">  499</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT2_DMA1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT2_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t2.html#ga5128f3571d65aae2954b3ef7340a3474">  501</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT2_USBACN_POS                      2 </span></div>
<div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t2.html#gae084df8a411a255b748facc758221e44">  502</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT2_USBACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT2_USBACN_POS)) </span></div>
<div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t2.html#gaf139c3f0f1a83bea067551de208ee685">  504</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT2_SYS0ACN_POS                     3 </span></div>
<div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t2.html#ga793f6e1668be932e0ff1fe6746dbca2b">  505</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT2_SYS0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT2_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t2.html#gaff41aee468a958271e0dd5b7479a68bb">  507</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT2_SYS1ACN_POS                     4 </span></div>
<div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t2.html#ga61a25701d3739355c5614520c69af3f9">  508</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT2_SYS1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT2_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t2.html#gae96c8715134659f10db74afd82de30c2">  510</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT2_SDMADACN_POS                    5 </span></div>
<div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t2.html#ga0478dc5626b063692071833ae24b81bf">  511</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT2_SDMADACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT2_SDMADACN_POS)) </span></div>
<div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t2.html#gadc17f9b58217601b8a1e4c19dc1cc7a3">  513</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT2_SDMAIACN_POS                    6 </span></div>
<div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t2.html#gaeaeb76bef702892f4f775e39b03f0375">  514</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT2_SDMAIACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT2_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t2.html#ga56ff40630b153c05c9faf5f5f9974746">  516</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT2_CRYPTOACN_POS                   7 </span></div>
<div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t2.html#ga9eadf7cbb808589a0ecb62668f577144">  517</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT2_CRYPTOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT2_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t2.html#ga6c792c57af53c40f3a9ec5da97b3d468">  519</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT2_SDIOACN_POS                     8 </span></div>
<div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t2.html#ga3dd5e2c9378ff9dcfc81a90d9e0abeee">  520</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WDT2_SDIOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WDT2_SDIOACN_POS)) </span></div>
<div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="group___r_p_u___s_m_o_n.html#ga0480f88c3b83b57c587b4be268fe1690">  530</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SMON_DMA0ACN_POS                     0 </span></div>
<div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="group___r_p_u___s_m_o_n.html#ga97042edfd15e53f9f40c6ea4bc347ec7">  531</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SMON_DMA0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SMON_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="group___r_p_u___s_m_o_n.html#ga2b395fe594884c618ca07c62c113ef42">  533</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SMON_DMA1ACN_POS                     1 </span></div>
<div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="group___r_p_u___s_m_o_n.html#gad6431dc53d326f94bdf53659b03f9aeb">  534</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SMON_DMA1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SMON_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="group___r_p_u___s_m_o_n.html#ga73623a1b40b872b0ced6826009b1e4c9">  536</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SMON_USBACN_POS                      2 </span></div>
<div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="group___r_p_u___s_m_o_n.html#ga014ba0eaf1ccc440ba943830231eca16">  537</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SMON_USBACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SMON_USBACN_POS)) </span></div>
<div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="group___r_p_u___s_m_o_n.html#gaf6f2207c85f2e54ca0f4e1842b27ed6e">  539</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SMON_SYS0ACN_POS                     3 </span></div>
<div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="group___r_p_u___s_m_o_n.html#ga41f5e09a2ece0d7a2f6765e87edf53cc">  540</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SMON_SYS0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SMON_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="group___r_p_u___s_m_o_n.html#ga232fa8c0ae664988e21305fb3fa7195b">  542</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SMON_SYS1ACN_POS                     4 </span></div>
<div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="group___r_p_u___s_m_o_n.html#ga4aadb282f8bbae164344cfe9adbfb10e">  543</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SMON_SYS1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SMON_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="group___r_p_u___s_m_o_n.html#ga0a80da072d8a063afd339394ad25a001">  545</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SMON_SDMADACN_POS                    5 </span></div>
<div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="group___r_p_u___s_m_o_n.html#gab45774e3073076f3df60ef136f2e9734">  546</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SMON_SDMADACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SMON_SDMADACN_POS)) </span></div>
<div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="group___r_p_u___s_m_o_n.html#ga2d5f52ece6a322872d53d3a283e9664d">  548</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SMON_SDMAIACN_POS                    6 </span></div>
<div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="group___r_p_u___s_m_o_n.html#ga8db3efb4c494ff1bcfe23feafc3689d9">  549</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SMON_SDMAIACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SMON_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="group___r_p_u___s_m_o_n.html#gaa09514fdbfa08bb0ab627342cfe999ef">  551</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SMON_CRYPTOACN_POS                   7 </span></div>
<div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="group___r_p_u___s_m_o_n.html#ga710a44268963b227f03ab31b77b47ce3">  552</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SMON_CRYPTOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SMON_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="group___r_p_u___s_m_o_n.html#gafca18ea5ec9e35bbcc8f8283c2996c11">  554</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SMON_SDIOACN_POS                     8 </span></div>
<div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="group___r_p_u___s_m_o_n.html#ga09642da15b10ad10d5aee364bef5d03d">  555</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SMON_SDIOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SMON_SDIOACN_POS)) </span></div>
<div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="group___r_p_u___s_i_m_o.html#ga640baa8fbf88180e6a4af79d1d1faec6">  565</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIMO_DMA0ACN_POS                     0 </span></div>
<div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="group___r_p_u___s_i_m_o.html#gaafe49e6b904846d7dc5c50592b84b515">  566</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIMO_DMA0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SIMO_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="group___r_p_u___s_i_m_o.html#ga47677f66bc729446182f13c981326997">  568</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIMO_DMA1ACN_POS                     1 </span></div>
<div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="group___r_p_u___s_i_m_o.html#ga4eea8dda1d9dd72e09d78a775e334568">  569</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIMO_DMA1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SIMO_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="group___r_p_u___s_i_m_o.html#ga0e3085bf3063cb2a78ca87322038de56">  571</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIMO_USBACN_POS                      2 </span></div>
<div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="group___r_p_u___s_i_m_o.html#gaa6d149ad87332e9c634ced3b7597bb34">  572</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIMO_USBACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SIMO_USBACN_POS)) </span></div>
<div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group___r_p_u___s_i_m_o.html#gafc6b0283087f4c444932bd189901ced6">  574</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIMO_SYS0ACN_POS                     3 </span></div>
<div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group___r_p_u___s_i_m_o.html#gad993f20f42328a538efe03312a9888a2">  575</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIMO_SYS0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SIMO_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group___r_p_u___s_i_m_o.html#ga42bfec098a95915724be3e570288d1e2">  577</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIMO_SYS1ACN_POS                     4 </span></div>
<div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="group___r_p_u___s_i_m_o.html#ga5e10a07c71672478197bb67a40d93dd9">  578</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIMO_SYS1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SIMO_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="group___r_p_u___s_i_m_o.html#ga685264395715903d0bea73510b62d061">  580</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIMO_SDMADACN_POS                    5 </span></div>
<div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="group___r_p_u___s_i_m_o.html#ga31843cee7a85dc5b2b1b0bed98e98d82">  581</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIMO_SDMADACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SIMO_SDMADACN_POS)) </span></div>
<div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="group___r_p_u___s_i_m_o.html#ga586df4736de6f5307ed724f4b24853ef">  583</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIMO_SDMAIACN_POS                    6 </span></div>
<div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="group___r_p_u___s_i_m_o.html#gac49a2222255c0641fc0266f58c345390">  584</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIMO_SDMAIACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SIMO_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group___r_p_u___s_i_m_o.html#ga3ac677d16ce8f935e890fc429b3fcbc4">  586</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIMO_CRYPTOACN_POS                   7 </span></div>
<div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group___r_p_u___s_i_m_o.html#ga8e212c95246a66378e12f4c72dfd830c">  587</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIMO_CRYPTOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SIMO_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="group___r_p_u___s_i_m_o.html#ga57cd0793831fc0648967bb32a212fed0">  589</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIMO_SDIOACN_POS                     8 </span></div>
<div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="group___r_p_u___s_i_m_o.html#ga45010ee3348702d76c9f3f424f63a446">  590</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SIMO_SDIOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SIMO_SDIOACN_POS)) </span></div>
<div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="group___r_p_u___d_v_s.html#gae6cae085e64781acc98e9b9d734e7e16">  600</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DVS_DMA0ACN_POS                      0 </span></div>
<div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="group___r_p_u___d_v_s.html#ga31052610386eb955dfe1fcac834c9950">  601</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DVS_DMA0ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DVS_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="group___r_p_u___d_v_s.html#gadbac4dbd6ab31164ef5a0afdcd1d9d69">  603</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DVS_DMA1ACN_POS                      1 </span></div>
<div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="group___r_p_u___d_v_s.html#ga0b4f7e10f28873d98999ad847ab85249">  604</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DVS_DMA1ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DVS_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="group___r_p_u___d_v_s.html#ga2eb324ac04574cff4de9fbe851172b3a">  606</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DVS_USBACN_POS                       2 </span></div>
<div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="group___r_p_u___d_v_s.html#ga7d94f9108fcbe9efe1db43c27bc6ac8d">  607</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DVS_USBACN                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DVS_USBACN_POS)) </span></div>
<div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="group___r_p_u___d_v_s.html#ga41e1645ecd19b400d0297bb6090007a3">  609</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DVS_SYS0ACN_POS                      3 </span></div>
<div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="group___r_p_u___d_v_s.html#ga3c4d4e1ff456447a54caad64aeb1598d">  610</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DVS_SYS0ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DVS_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="group___r_p_u___d_v_s.html#ga63b882b7652c8f687d9b84252199bac7">  612</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DVS_SYS1ACN_POS                      4 </span></div>
<div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="group___r_p_u___d_v_s.html#ga290bd9599ab8748cd21e402bcb41a693">  613</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DVS_SYS1ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DVS_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="group___r_p_u___d_v_s.html#gad63a9cb11d84ef4b7fc4d968e2da8ce3">  615</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DVS_SDMADACN_POS                     5 </span></div>
<div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="group___r_p_u___d_v_s.html#ga00d620785a9498472ada1e5364d8dfe0">  616</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DVS_SDMADACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DVS_SDMADACN_POS)) </span></div>
<div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="group___r_p_u___d_v_s.html#ga85db01639bb2aff7f97c1e48cd256056">  618</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DVS_SDMAIACN_POS                     6 </span></div>
<div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="group___r_p_u___d_v_s.html#ga4410eee63366c45ad9229408fb0d6a56">  619</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DVS_SDMAIACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DVS_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="group___r_p_u___d_v_s.html#gacd1f7ca3857b76f8ee72e5fed712ef5c">  621</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DVS_CRYPTOACN_POS                    7 </span></div>
<div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="group___r_p_u___d_v_s.html#ga6aedf82ecdb4507f8ba01ff2546f7eb9">  622</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DVS_CRYPTOACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DVS_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="group___r_p_u___d_v_s.html#ga4f3e212f046e0488ac3e58d6ca796c10">  624</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DVS_SDIOACN_POS                      8 </span></div>
<div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="group___r_p_u___d_v_s.html#ga5c6df9a2b032d2f925e941f7abb630df">  625</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DVS_SDIOACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DVS_SDIOACN_POS)) </span></div>
<div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="group___r_p_u___b_b_s_i_r.html#ga306856ae3f1a9f873cb972f28749f89d">  635</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBSIR_DMA0ACN_POS                    0 </span></div>
<div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="group___r_p_u___b_b_s_i_r.html#ga9ba7ffe70b0703582bc7781ce06cc4ee">  636</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBSIR_DMA0ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_BBSIR_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="group___r_p_u___b_b_s_i_r.html#ga70b7c9762d81ac34f32aff047a4bb079">  638</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBSIR_DMA1ACN_POS                    1 </span></div>
<div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="group___r_p_u___b_b_s_i_r.html#gafd6bb1a7703e3adf2085a92d9802255d">  639</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBSIR_DMA1ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_BBSIR_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="group___r_p_u___b_b_s_i_r.html#gadd51ce1f7f636e13e6e35326b314bc78">  641</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBSIR_USBACN_POS                     2 </span></div>
<div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="group___r_p_u___b_b_s_i_r.html#gab6ad6ae34bc880690b3f6461c1d3992c">  642</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBSIR_USBACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_BBSIR_USBACN_POS)) </span></div>
<div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="group___r_p_u___b_b_s_i_r.html#ga410e5df68d6c32c6dc47cde45feb2642">  644</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBSIR_SYS0ACN_POS                    3 </span></div>
<div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="group___r_p_u___b_b_s_i_r.html#gad5d4123250ffc3f35984f2afc3b24e59">  645</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBSIR_SYS0ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_BBSIR_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="group___r_p_u___b_b_s_i_r.html#ga3ae38422c64ab5be712c0ab328b0bac0">  647</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBSIR_SYS1ACN_POS                    4 </span></div>
<div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="group___r_p_u___b_b_s_i_r.html#ga27694e5ce9de58b245e43947888131e5">  648</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBSIR_SYS1ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_BBSIR_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="group___r_p_u___b_b_s_i_r.html#ga8625761ecc5d4ae1407c366838e8e97a">  650</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBSIR_SDMADACN_POS                   5 </span></div>
<div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="group___r_p_u___b_b_s_i_r.html#ga0ae0f4110388ecef06a642d421a19d0f">  651</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBSIR_SDMADACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_BBSIR_SDMADACN_POS)) </span></div>
<div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="group___r_p_u___b_b_s_i_r.html#gac962d318c7c39a5a8934f6948043f630">  653</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBSIR_SDMAIACN_POS                   6 </span></div>
<div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="group___r_p_u___b_b_s_i_r.html#gac23271538d6125c8d41961c3dcbaa931">  654</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBSIR_SDMAIACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_BBSIR_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="group___r_p_u___b_b_s_i_r.html#ga06e83d99b72c69a6a9c47453de9cbbe1">  656</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBSIR_CRYPTOACN_POS                  7 </span></div>
<div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="group___r_p_u___b_b_s_i_r.html#ga90b9a073eaf6b1fdcd27b7f2390be0fa">  657</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBSIR_CRYPTOACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_BBSIR_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="group___r_p_u___b_b_s_i_r.html#ga8a308b593e34a3b837b16fcaff947105">  659</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBSIR_SDIOACN_POS                    8 </span></div>
<div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="group___r_p_u___b_b_s_i_r.html#gaffdb6734194f08edca761b6244cd394b">  660</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BBSIR_SDIOACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_BBSIR_SDIOACN_POS)) </span></div>
<div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="group___r_p_u___r_t_c.html#gab1889912a28796ae5751828f6bebc1af">  670</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_RTC_DMA0ACN_POS                      0 </span></div>
<div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="group___r_p_u___r_t_c.html#ga874d9ea41b197289f2cdf09fe09dd41a">  671</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_RTC_DMA0ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_RTC_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="group___r_p_u___r_t_c.html#ga7efd0476f78ce206132d2b8dbe73e7b1">  673</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_RTC_DMA1ACN_POS                      1 </span></div>
<div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="group___r_p_u___r_t_c.html#ga8a9dd12769dd9227c0785d2f1ecddbf8">  674</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_RTC_DMA1ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_RTC_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="group___r_p_u___r_t_c.html#ga9bf538ecdcd70445c420fb899809fe70">  676</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_RTC_USBACN_POS                       2 </span></div>
<div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="group___r_p_u___r_t_c.html#ga6f816b6073f51900931a950684fecfdf">  677</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_RTC_USBACN                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_RTC_USBACN_POS)) </span></div>
<div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="group___r_p_u___r_t_c.html#gac71050ef92202cd68749064a12fdbbf8">  679</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_RTC_SYS0ACN_POS                      3 </span></div>
<div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="group___r_p_u___r_t_c.html#ga844a5290bff499358ef3de11b46b2745">  680</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_RTC_SYS0ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_RTC_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="group___r_p_u___r_t_c.html#gaa93d642e4ceab65bab912a747bee0d41">  682</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_RTC_SYS1ACN_POS                      4 </span></div>
<div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="group___r_p_u___r_t_c.html#gaa72ae31e82723ce6d52f6e2ebe0d3fe5">  683</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_RTC_SYS1ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_RTC_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="group___r_p_u___r_t_c.html#ga553ecb27dbbe6f08b22d70c7e319ca2c">  685</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_RTC_SDMADACN_POS                     5 </span></div>
<div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="group___r_p_u___r_t_c.html#gae6bd256f9848cfb97f1926418d0dcf70">  686</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_RTC_SDMADACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_RTC_SDMADACN_POS)) </span></div>
<div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="group___r_p_u___r_t_c.html#ga65c8bb0dda0ad6ef19e1b534f7fa621c">  688</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_RTC_SDMAIACN_POS                     6 </span></div>
<div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="group___r_p_u___r_t_c.html#ga6398416cb3807485439911c917724ce7">  689</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_RTC_SDMAIACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_RTC_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="group___r_p_u___r_t_c.html#ga733ed8a37c8aebcb25253337a6fe2097">  691</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_RTC_CRYPTOACN_POS                    7 </span></div>
<div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="group___r_p_u___r_t_c.html#gac13aba84e71f18bdc5cc46481a357ef3">  692</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_RTC_CRYPTOACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_RTC_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="group___r_p_u___r_t_c.html#ga6281ca27ca8ed7ca3af275d13ff0abcf">  694</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_RTC_SDIOACN_POS                      8 </span></div>
<div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="group___r_p_u___r_t_c.html#ga4a955cc40006f11c70f843632024a309">  695</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_RTC_SDIOACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_RTC_SDIOACN_POS)) </span></div>
<div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="group___r_p_u___w_u_t.html#gaf96c2c444706cbc834284abd3439f691">  705</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WUT_DMA0ACN_POS                      0 </span></div>
<div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="group___r_p_u___w_u_t.html#ga592e011ffa599a62108579cf2954a51f">  706</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WUT_DMA0ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WUT_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="group___r_p_u___w_u_t.html#ga46f292ecb6b674bb6433a3d8f22b96ca">  708</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WUT_DMA1ACN_POS                      1 </span></div>
<div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="group___r_p_u___w_u_t.html#ga360babfc90435e773f8e42e048dbc6e9">  709</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WUT_DMA1ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WUT_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="group___r_p_u___w_u_t.html#ga19a5be52be14e314f3884de82d40b7c9">  711</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WUT_USBACN_POS                       2 </span></div>
<div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="group___r_p_u___w_u_t.html#ga56c0ff07452fd0d3db3e0dda55aa64ca">  712</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WUT_USBACN                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WUT_USBACN_POS)) </span></div>
<div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="group___r_p_u___w_u_t.html#gaaa6fa71d3de1c34c51217d6a62aeddee">  714</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WUT_SYS0ACN_POS                      3 </span></div>
<div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="group___r_p_u___w_u_t.html#ga612e99b56b58c496578276e843d5cc8e">  715</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WUT_SYS0ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WUT_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="group___r_p_u___w_u_t.html#gaef333d3fbe29ab4ba51855587b46c261">  717</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WUT_SYS1ACN_POS                      4 </span></div>
<div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="group___r_p_u___w_u_t.html#ga51c3ce88248582b0b6cec5a8ed095720">  718</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WUT_SYS1ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WUT_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="group___r_p_u___w_u_t.html#gae6e873bf156f3791439888f02f15f985">  720</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WUT_SDMADACN_POS                     5 </span></div>
<div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="group___r_p_u___w_u_t.html#ga9e90c20f4612796371094f0c39be0330">  721</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WUT_SDMADACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WUT_SDMADACN_POS)) </span></div>
<div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="group___r_p_u___w_u_t.html#gafb8764c52fabe8378a1991b4b2f63ac0">  723</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WUT_SDMAIACN_POS                     6 </span></div>
<div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="group___r_p_u___w_u_t.html#ga66eb595770a8e96fa0f4402156b32896">  724</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WUT_SDMAIACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WUT_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="group___r_p_u___w_u_t.html#ga8bbfa55d92dc03b6885877bc32ad6dfc">  726</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WUT_CRYPTOACN_POS                    7 </span></div>
<div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="group___r_p_u___w_u_t.html#gab01b31e652a552e1d9efbaaa2834d008">  727</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WUT_CRYPTOACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WUT_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="group___r_p_u___w_u_t.html#ga45bf3ac9d768976caff451d52ffc79d4">  729</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WUT_SDIOACN_POS                      8 </span></div>
<div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="group___r_p_u___w_u_t.html#ga024cda5796bdff5e94fceb28937ca89f">  730</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_WUT_SDIOACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_WUT_SDIOACN_POS)) </span></div>
<div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="group___r_p_u___p_w_r_s_e_q.html#ga4569c447b8e038b577893a414058a713">  740</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PWRSEQ_DMA0ACN_POS                   0 </span></div>
<div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="group___r_p_u___p_w_r_s_e_q.html#gae4020d6ea794759df54bd0f95f13e65a">  741</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PWRSEQ_DMA0ACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_PWRSEQ_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="group___r_p_u___p_w_r_s_e_q.html#gaeff0ec284c24a034cbc9664087a7851e">  743</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PWRSEQ_DMA1ACN_POS                   1 </span></div>
<div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="group___r_p_u___p_w_r_s_e_q.html#ga276389ca290bf8bbd56d2e3bae326533">  744</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PWRSEQ_DMA1ACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_PWRSEQ_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="group___r_p_u___p_w_r_s_e_q.html#gaa8db4dafcfb97031a72b4c69628d942e">  746</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PWRSEQ_USBACN_POS                    2 </span></div>
<div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="group___r_p_u___p_w_r_s_e_q.html#ga7fbaaf8d966a849b32bee7be1fa6428e">  747</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PWRSEQ_USBACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_PWRSEQ_USBACN_POS)) </span></div>
<div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="group___r_p_u___p_w_r_s_e_q.html#ga5799f8d27c64ae5ef41f8aba10cd872d">  749</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PWRSEQ_SYS0ACN_POS                   3 </span></div>
<div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="group___r_p_u___p_w_r_s_e_q.html#ga2060cb2b62d5b0818111b9d937479a84">  750</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PWRSEQ_SYS0ACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_PWRSEQ_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="group___r_p_u___p_w_r_s_e_q.html#ga704376dd1d331af67cca3a5b80c78442">  752</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PWRSEQ_SYS1ACN_POS                   4 </span></div>
<div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="group___r_p_u___p_w_r_s_e_q.html#ga17f003bd99f2f5b1aa5fddeeeafc83df">  753</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PWRSEQ_SYS1ACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_PWRSEQ_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="group___r_p_u___p_w_r_s_e_q.html#ga8c3b4fb940e5450c57bb0871a462a2c5">  755</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PWRSEQ_SDMADACN_POS                  5 </span></div>
<div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="group___r_p_u___p_w_r_s_e_q.html#gad427d6fcb4f0adbcf2bde34350cbcfeb">  756</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PWRSEQ_SDMADACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_PWRSEQ_SDMADACN_POS)) </span></div>
<div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="group___r_p_u___p_w_r_s_e_q.html#ga1b975eb7882aae028ffda19cdcb1f009">  758</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PWRSEQ_SDMAIACN_POS                  6 </span></div>
<div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="group___r_p_u___p_w_r_s_e_q.html#ga8d429ef64d57742dfc27716a009d9dc4">  759</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PWRSEQ_SDMAIACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_PWRSEQ_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="group___r_p_u___p_w_r_s_e_q.html#gaa857ae7041e4d97bf59420ab439c1069">  761</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PWRSEQ_CRYPTOACN_POS                 7 </span></div>
<div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="group___r_p_u___p_w_r_s_e_q.html#gae007d6889bc367574b2d322f415285ea">  762</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PWRSEQ_CRYPTOACN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_PWRSEQ_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="group___r_p_u___p_w_r_s_e_q.html#ga819a48a505bc27a85345a26e9d44e0a2">  764</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PWRSEQ_SDIOACN_POS                   8 </span></div>
<div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="group___r_p_u___p_w_r_s_e_q.html#ga58b4704b4b1f896ef9889247b3377cc8">  765</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PWRSEQ_SDIOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_PWRSEQ_SDIOACN_POS)) </span></div>
<div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="group___r_p_u___m_c_r.html#ga9a71318b6999b9402899f22134bf209d">  775</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_MCR_DMA0ACN_POS                      0 </span></div>
<div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="group___r_p_u___m_c_r.html#gae4b29f8b86dc13824a0942f68645ab53">  776</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_MCR_DMA0ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_MCR_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="group___r_p_u___m_c_r.html#ga2b8ccc62390b1252bd4bd4aed02e3804">  778</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_MCR_DMA1ACN_POS                      1 </span></div>
<div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="group___r_p_u___m_c_r.html#ga61ddf6188d3c6a895218e8a6a23682e7">  779</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_MCR_DMA1ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_MCR_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="group___r_p_u___m_c_r.html#gabfce98057e217dd9569519616fe55ef3">  781</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_MCR_USBACN_POS                       2 </span></div>
<div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="group___r_p_u___m_c_r.html#ga72549fc850c4154265b5f93b5d479a22">  782</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_MCR_USBACN                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_MCR_USBACN_POS)) </span></div>
<div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="group___r_p_u___m_c_r.html#ga2a96f1907060f54ceb3d87993f870a1f">  784</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_MCR_SYS0ACN_POS                      3 </span></div>
<div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="group___r_p_u___m_c_r.html#ga870b2713f65719a0d0afa0b8b206f988">  785</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_MCR_SYS0ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_MCR_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="group___r_p_u___m_c_r.html#gac0571ab3af3ba2a28f71021540ba12bc">  787</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_MCR_SYS1ACN_POS                      4 </span></div>
<div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="group___r_p_u___m_c_r.html#ga04288881fb2586cf4406096c09425339">  788</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_MCR_SYS1ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_MCR_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="group___r_p_u___m_c_r.html#gab672c31846d4124bceeb0802ceefb466">  790</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_MCR_SDMADACN_POS                     5 </span></div>
<div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="group___r_p_u___m_c_r.html#ga160487f4408a251efd7cf362fa3dea18">  791</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_MCR_SDMADACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_MCR_SDMADACN_POS)) </span></div>
<div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="group___r_p_u___m_c_r.html#ga9ae8cc21cf42a7c52c9f283878883fae">  793</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_MCR_SDMAIACN_POS                     6 </span></div>
<div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="group___r_p_u___m_c_r.html#ga4fae63b45b2bd88878fca231afb7b21f">  794</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_MCR_SDMAIACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_MCR_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="group___r_p_u___m_c_r.html#ga36d85d76dfea568ac873204db317ec2a">  796</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_MCR_CRYPTOACN_POS                    7 </span></div>
<div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="group___r_p_u___m_c_r.html#ga907430c6844334d7e873eb4280c70fd9">  797</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_MCR_CRYPTOACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_MCR_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="group___r_p_u___m_c_r.html#ga856768c00451818b44f593030a16e03b">  799</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_MCR_SDIOACN_POS                      8 </span></div>
<div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="group___r_p_u___m_c_r.html#ga1c55d03d4de2cda7fea87e244f4258f2">  800</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_MCR_SDIOACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_MCR_SDIOACN_POS)) </span></div>
<div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="group___r_p_u___g_p_i_o0.html#gaa5db11c68cd9146653ae7b43d7071677">  810</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO0_DMA0ACN_POS                    0 </span></div>
<div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="group___r_p_u___g_p_i_o0.html#gabf4ba9d4008a46800ec6c0eaeff9643e">  811</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO0_DMA0ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GPIO0_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="group___r_p_u___g_p_i_o0.html#ga89452c5dd955595ccef0d23ca42c89fc">  813</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO0_DMA1ACN_POS                    1 </span></div>
<div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="group___r_p_u___g_p_i_o0.html#gaf2a9926d92bbb66a6d880bec749dcaef">  814</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO0_DMA1ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GPIO0_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="group___r_p_u___g_p_i_o0.html#ga7cd7da8663b8f3f30d11d457d2286aab">  816</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO0_USBACN_POS                     2 </span></div>
<div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="group___r_p_u___g_p_i_o0.html#ga2bfd3c80c2984ffd6405380844ee258f">  817</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO0_USBACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GPIO0_USBACN_POS)) </span></div>
<div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="group___r_p_u___g_p_i_o0.html#ga02ad027850bf277117bf310a735a6649">  819</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO0_SYS0ACN_POS                    3 </span></div>
<div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="group___r_p_u___g_p_i_o0.html#ga9f7b81d3bb6c7b4915f5e66c534cf922">  820</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO0_SYS0ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GPIO0_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="group___r_p_u___g_p_i_o0.html#gaec025e5ecc2018849cf37e521cad640c">  822</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO0_SYS1ACN_POS                    4 </span></div>
<div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="group___r_p_u___g_p_i_o0.html#gaba943f5c4d690a551a4a382fdb77f945">  823</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO0_SYS1ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GPIO0_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="group___r_p_u___g_p_i_o0.html#ga66e93317c6a8f4f7abaca5138062ea7e">  825</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO0_SDMADACN_POS                   5 </span></div>
<div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="group___r_p_u___g_p_i_o0.html#ga1e58664648f84a140a4c58ecbcfc49fb">  826</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO0_SDMADACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GPIO0_SDMADACN_POS)) </span></div>
<div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="group___r_p_u___g_p_i_o0.html#ga42cde52fedadd87901a22452305ad8a3">  828</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO0_SDMAIACN_POS                   6 </span></div>
<div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="group___r_p_u___g_p_i_o0.html#gac2eb97cb354b828785586873a2baf5b8">  829</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO0_SDMAIACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GPIO0_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="group___r_p_u___g_p_i_o0.html#ga04306edd58942ea79f1fe1566b39e890">  831</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO0_CRYPTOACN_POS                  7 </span></div>
<div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="group___r_p_u___g_p_i_o0.html#gae7b85eaced4f94933d9f22f03e1f4782">  832</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO0_CRYPTOACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GPIO0_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="group___r_p_u___g_p_i_o0.html#gae14ef4dd0f971ee49a1492b4834be50c">  834</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO0_SDIOACN_POS                    8 </span></div>
<div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="group___r_p_u___g_p_i_o0.html#ga37fa4ab1a0cd2c3788b3ba0acdea4525">  835</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO0_SDIOACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GPIO0_SDIOACN_POS)) </span></div>
<div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="group___r_p_u___g_p_i_o1.html#ga088272ce8ba3953078f66d1e9661af76">  845</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO1_DMA0ACN_POS                    0 </span></div>
<div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="group___r_p_u___g_p_i_o1.html#gab4ea8ced74717eb642ba72f36c870c93">  846</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO1_DMA0ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GPIO1_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="group___r_p_u___g_p_i_o1.html#gae6bfae1113d3a441d057097e2c8e04da">  848</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO1_DMA1ACN_POS                    1 </span></div>
<div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="group___r_p_u___g_p_i_o1.html#gad1bd8d4477d50440551530f95e6457cb">  849</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO1_DMA1ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GPIO1_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="group___r_p_u___g_p_i_o1.html#gacfb5ee544f717addd39e0a1547d060d4">  851</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO1_USBACN_POS                     2 </span></div>
<div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="group___r_p_u___g_p_i_o1.html#ga2adc2f01e0ba73160432c0ab78044b56">  852</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO1_USBACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GPIO1_USBACN_POS)) </span></div>
<div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="group___r_p_u___g_p_i_o1.html#ga166af524c718661b0a29fb3e5726b0b4">  854</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO1_SYS0ACN_POS                    3 </span></div>
<div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="group___r_p_u___g_p_i_o1.html#gab2e6892352a801eec823c71b381ebae2">  855</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO1_SYS0ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GPIO1_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="group___r_p_u___g_p_i_o1.html#gaf72b2324de9b1710a57d6ca0d598759d">  857</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO1_SYS1ACN_POS                    4 </span></div>
<div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="group___r_p_u___g_p_i_o1.html#ga1a6ad2a78dcd99067cd811c7e61ca6dc">  858</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO1_SYS1ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GPIO1_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="group___r_p_u___g_p_i_o1.html#ga66d7ada7d67bd388208201532416e6b9">  860</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO1_SDMADACN_POS                   5 </span></div>
<div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="group___r_p_u___g_p_i_o1.html#ga0ed93f9429b2d5a72c24748963bbc627">  861</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO1_SDMADACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GPIO1_SDMADACN_POS)) </span></div>
<div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="group___r_p_u___g_p_i_o1.html#ga5d1697a8c3ea0ebf45639cf137ef4fcc">  863</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO1_SDMAIACN_POS                   6 </span></div>
<div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="group___r_p_u___g_p_i_o1.html#ga42a79a214db07b860ceb6e1ace9795a2">  864</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO1_SDMAIACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GPIO1_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="group___r_p_u___g_p_i_o1.html#ga8a7a6c2b1ae5cb8cf9b71947d674fe23">  866</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO1_CRYPTOACN_POS                  7 </span></div>
<div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="group___r_p_u___g_p_i_o1.html#ga7306cb77f9b5a638e184fa670ec661f4">  867</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO1_CRYPTOACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GPIO1_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="group___r_p_u___g_p_i_o1.html#gae171adb61de8bb5a7e0292a59e28c290">  869</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO1_SDIOACN_POS                    8 </span></div>
<div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="group___r_p_u___g_p_i_o1.html#ga3dd207b61fd8822f8dc7519f6210a95d">  870</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_GPIO1_SDIOACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_GPIO1_SDIOACN_POS)) </span></div>
<div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r0.html#ga75c5b18d3d516ea2e073526ef016f95a">  880</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR0_DMA0ACN_POS                     0 </span></div>
<div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r0.html#ga495990e1cfb6b5614487068e0d1eaa68">  881</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR0_DMA0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR0_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r0.html#ga04b8f00a8494383456fcd7ccbdb2488d">  883</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR0_DMA1ACN_POS                     1 </span></div>
<div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r0.html#gad9a19c812b731b927231974dc42dc102">  884</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR0_DMA1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR0_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r0.html#ga91d39beecfaf3f63ea1fa3cb3c03d9be">  886</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR0_USBACN_POS                      2 </span></div>
<div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r0.html#ga976e43193815750835fd12857608448c">  887</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR0_USBACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR0_USBACN_POS)) </span></div>
<div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r0.html#gae77fb312fd94eecbea83c4db59138064">  889</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR0_SYS0ACN_POS                     3 </span></div>
<div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r0.html#ga917b7396a66a57eb612aaf9f85c2186f">  890</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR0_SYS0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR0_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r0.html#ga9eba409bfb929629c59a7e6f4ad8da11">  892</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR0_SYS1ACN_POS                     4 </span></div>
<div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r0.html#ga71443f7155b8ebb4f13104b76736ff63">  893</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR0_SYS1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR0_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r0.html#gafcd86ff62eb147654a97bdda98c50636">  895</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR0_SDMADACN_POS                    5 </span></div>
<div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r0.html#ga9874f61c22f156bf7bede48d1a735efa">  896</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR0_SDMADACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR0_SDMADACN_POS)) </span></div>
<div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r0.html#gaf45e63135227c4b86b3b28aab723c816">  898</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR0_SDMAIACN_POS                    6 </span></div>
<div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r0.html#ga344a749028ae763c52ea20119256244c">  899</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR0_SDMAIACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR0_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r0.html#ga60358ed27753203bd73f89bdd1787ebd">  901</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR0_CRYPTOACN_POS                   7 </span></div>
<div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r0.html#ga4d24c4cd8eda801dcc58491f679ae07d">  902</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR0_CRYPTOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR0_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r0.html#gadedf7fdd53e9eb5daf19669f8282246d">  904</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR0_SDIOACN_POS                     8 </span></div>
<div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r0.html#gabd06ffd71ca62141aa1b9db626ac28d2">  905</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR0_SDIOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR0_SDIOACN_POS)) </span></div>
<div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r1.html#gaa6f500345830f001fa029625107f69d2">  915</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR1_DMA0ACN_POS                     0 </span></div>
<div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r1.html#gaeac74ccd431a7087ad181c4d24e35755">  916</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR1_DMA0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR1_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r1.html#ga74e622c219ddd38b66a1276a50aad1aa">  918</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR1_DMA1ACN_POS                     1 </span></div>
<div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r1.html#ga7617c1fd6bba4f98f05bb4c33057e3a4">  919</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR1_DMA1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR1_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r1.html#ga04b730f1e82d7d8064167a6ed55c73af">  921</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR1_USBACN_POS                      2 </span></div>
<div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r1.html#gac11aab58cac19300317710fc49129a0b">  922</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR1_USBACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR1_USBACN_POS)) </span></div>
<div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r1.html#ga053cc5c3ab6776140f6dea0459eadd3c">  924</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR1_SYS0ACN_POS                     3 </span></div>
<div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r1.html#ga81e3bb7cd914b0dd170fae63b4683a53">  925</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR1_SYS0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR1_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r1.html#ga9a52441c46bd5aa03dc1a2f896a9857e">  927</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR1_SYS1ACN_POS                     4 </span></div>
<div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r1.html#ga1472c8016e328c84398f9b62d399f7ef">  928</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR1_SYS1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR1_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r1.html#ga06970102e8f282edcbff65caad668d0f">  930</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR1_SDMADACN_POS                    5 </span></div>
<div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r1.html#ga3d5d6f72437839eaf8de31cd065e0bb4">  931</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR1_SDMADACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR1_SDMADACN_POS)) </span></div>
<div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r1.html#ga7ec625606000798375c78a490f793768">  933</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR1_SDMAIACN_POS                    6 </span></div>
<div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r1.html#gaa13dc7b24030e970232dca4aaf2dbc86">  934</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR1_SDMAIACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR1_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r1.html#gaf21f920df39a53a467e4bcf2515138d5">  936</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR1_CRYPTOACN_POS                   7 </span></div>
<div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r1.html#ga71140b8e5f1a99865042c0a5b7d05f06">  937</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR1_CRYPTOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR1_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r1.html#ga29ff72973e75c7aabe9d344afe3e91ac">  939</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR1_SDIOACN_POS                     8 </span></div>
<div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r1.html#ga87ad75c32395013bbef606daca934c83">  940</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR1_SDIOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR1_SDIOACN_POS)) </span></div>
<div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r2.html#ga6523751950e08dfd19759f1ac0a1a2cb">  950</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR2_DMA0ACN_POS                     0 </span></div>
<div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r2.html#ga5ce7b1d44b33ef931ef8e3c5818e1923">  951</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR2_DMA0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR2_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r2.html#gab55aec1a61a30b1ed255f271b58b6bf4">  953</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR2_DMA1ACN_POS                     1 </span></div>
<div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r2.html#gad691aab7341d4d63fb3e7f8905d65d28">  954</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR2_DMA1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR2_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r2.html#ga5a2bbbf45e4516a639dacfe897ffac4f">  956</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR2_USBACN_POS                      2 </span></div>
<div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r2.html#gaf714b341f57e916de5ecfc605e6c59cf">  957</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR2_USBACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR2_USBACN_POS)) </span></div>
<div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r2.html#gabc388d52471cc160057c6d3da6c67360">  959</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR2_SYS0ACN_POS                     3 </span></div>
<div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r2.html#gad62239bcc1029609561b1a2bf591f7d6">  960</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR2_SYS0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR2_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r2.html#ga27c4a9417e5a6b00ea55672258081c38">  962</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR2_SYS1ACN_POS                     4 </span></div>
<div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r2.html#gaf76084ca046aeb3aaf040976ff19f75c">  963</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR2_SYS1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR2_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r2.html#ga96a4cb8f05319f7e1622966cb4440af8">  965</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR2_SDMADACN_POS                    5 </span></div>
<div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r2.html#ga710b570f416d03d930c3ddb2a35d5977">  966</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR2_SDMADACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR2_SDMADACN_POS)) </span></div>
<div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r2.html#ga140dfabb3cb3c4349f40a0f372275648">  968</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR2_SDMAIACN_POS                    6 </span></div>
<div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r2.html#ga4157bdd559f60528cfffd11526cac265">  969</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR2_SDMAIACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR2_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r2.html#ga651362f87566b4f21c5a3fd1b396ba4b">  971</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR2_CRYPTOACN_POS                   7 </span></div>
<div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r2.html#ga2147ddf1013d8c4842b1d4c6d5be2115">  972</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR2_CRYPTOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR2_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r2.html#gac562af7b8fdc9a3254cfcf1eba84b8bf">  974</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR2_SDIOACN_POS                     8 </span></div>
<div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r2.html#gaa9ca145006666d86a1bbf2cd9524fd14">  975</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR2_SDIOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR2_SDIOACN_POS)) </span></div>
<div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r3.html#ga658c7874f29667f2f9cb4e6496e80362">  985</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR3_DMA0ACN_POS                     0 </span></div>
<div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r3.html#gab612e51e4b7b076b879c49a7f79f6862">  986</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR3_DMA0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR3_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r3.html#ga3038c15864b7d70124b9056beeae8ee4">  988</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR3_DMA1ACN_POS                     1 </span></div>
<div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r3.html#gad5d0b836b24dcdb64a278be7073a35d8">  989</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR3_DMA1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR3_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r3.html#ga402a6248e73ba85acb7d0758392b3cbc">  991</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR3_USBACN_POS                      2 </span></div>
<div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r3.html#ga3236b23726ba291911c014e62aff49cc">  992</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR3_USBACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR3_USBACN_POS)) </span></div>
<div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r3.html#ga7aa669b71664bdd996fd7f6756bdcbb0">  994</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR3_SYS0ACN_POS                     3 </span></div>
<div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r3.html#gae7a91abf9c98b38245dee7f0ec307c14">  995</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR3_SYS0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR3_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r3.html#ga358b69c2787fb2db842678478a815f27">  997</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR3_SYS1ACN_POS                     4 </span></div>
<div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r3.html#ga8e45430a51d5e8a3e2fe2a9e128e8c55">  998</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR3_SYS1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR3_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r3.html#ga3fcb85878a64537cf6bfd4b8eff8c834"> 1000</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR3_SDMADACN_POS                    5 </span></div>
<div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r3.html#gabfb2b89c5e56aa72e74e6fbfedcb7785"> 1001</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR3_SDMADACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR3_SDMADACN_POS)) </span></div>
<div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r3.html#ga61731340a4bf472442e55e53d96e5da0"> 1003</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR3_SDMAIACN_POS                    6 </span></div>
<div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r3.html#ga995c38f588b835ded6e6c9d3ca5f16f0"> 1004</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR3_SDMAIACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR3_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r3.html#ga9a59d91acf515c319a245558d7ce1060"> 1006</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR3_CRYPTOACN_POS                   7 </span></div>
<div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r3.html#gafd9a39012ba2191737f3a0fd258412b7"> 1007</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR3_CRYPTOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR3_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r3.html#ga241d684c17acd033a6729f4b21fd9b51"> 1009</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR3_SDIOACN_POS                     8 </span></div>
<div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r3.html#ga61d966afc5a06129454bc468ea7fdff3"> 1010</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR3_SDIOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR3_SDIOACN_POS)) </span></div>
<div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r4.html#ga97dd2ba6090fe4c0d5c9cd245b559634"> 1020</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR4_DMA0ACN_POS                     0 </span></div>
<div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r4.html#ga22ce57afb3ee9d27c5a214ce30da0a45"> 1021</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR4_DMA0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR4_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r4.html#gac4bf886fc5460896b7fc31f947a1b456"> 1023</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR4_DMA1ACN_POS                     1 </span></div>
<div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r4.html#ga6465d1ec95d5befb79d323ee5991a807"> 1024</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR4_DMA1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR4_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r4.html#gaae70f4c4be16ada5c15992bb66fc8fa1"> 1026</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR4_USBACN_POS                      2 </span></div>
<div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r4.html#ga402b0b923a8e2df219e4b5d0d8ac153d"> 1027</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR4_USBACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR4_USBACN_POS)) </span></div>
<div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r4.html#ga736c6b086fad7ad97fe48e82cb9dcaf0"> 1029</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR4_SYS0ACN_POS                     3 </span></div>
<div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r4.html#ga276367b0bcdbbf19830932e177d828cf"> 1030</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR4_SYS0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR4_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r4.html#gad79f0203dd52486c2340a18d2f541f21"> 1032</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR4_SYS1ACN_POS                     4 </span></div>
<div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r4.html#gac2d6d71328a3a03e8215e49e38af5676"> 1033</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR4_SYS1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR4_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r4.html#gac31631c580fc1aeafb8e7935dfa4364b"> 1035</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR4_SDMADACN_POS                    5 </span></div>
<div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r4.html#ga3a4fd39c8a8cb03126a150b761f3d7b7"> 1036</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR4_SDMADACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR4_SDMADACN_POS)) </span></div>
<div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r4.html#ga09cd1a79d0095d26bd9337dc841c85b2"> 1038</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR4_SDMAIACN_POS                    6 </span></div>
<div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r4.html#ga4732ca4fc3ece240022e33f3a1dd4c21"> 1039</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR4_SDMAIACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR4_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r4.html#ga4a79c7d05ddedf62d280e31790420377"> 1041</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR4_CRYPTOACN_POS                   7 </span></div>
<div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r4.html#ga00bf66fa1cf5593cbb2cb0d02ee3a79b"> 1042</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR4_CRYPTOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR4_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r4.html#gaf6efdd2cd0fc4b2f0ec590c500ed2467"> 1044</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR4_SDIOACN_POS                     8 </span></div>
<div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r4.html#gae729f462eeb7009ce14f2e35b95e59fc"> 1045</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR4_SDIOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR4_SDIOACN_POS)) </span></div>
<div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r5.html#ga913b8077be50daf219dbf00b6993019e"> 1055</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR5_DMA0ACN_POS                     0 </span></div>
<div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r5.html#gadfc93ecbce80607d50a94e34a66b207e"> 1056</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR5_DMA0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR5_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r5.html#ga370d8ca6299329dd30889dbb57d64307"> 1058</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR5_DMA1ACN_POS                     1 </span></div>
<div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r5.html#gac83ddf7b0fbb1127f042ba42e604bfff"> 1059</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR5_DMA1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR5_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r5.html#ga21c8419e92f4b0612236756e29079436"> 1061</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR5_USBACN_POS                      2 </span></div>
<div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r5.html#ga6389e580e5a961986a9f013df15b9fba"> 1062</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR5_USBACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR5_USBACN_POS)) </span></div>
<div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r5.html#gaeddbad3147e874323035af3ee4017b05"> 1064</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR5_SYS0ACN_POS                     3 </span></div>
<div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r5.html#ga4727421768ceb44aaaa8d9050719b957"> 1065</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR5_SYS0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR5_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r5.html#ga17ce4263420feb84a56447e3ef01f286"> 1067</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR5_SYS1ACN_POS                     4 </span></div>
<div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r5.html#ga09aeed1ab101765303b9e0903a990dd6"> 1068</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR5_SYS1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR5_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r5.html#ga6bcc47a18c7d07f0bcd6c2109622f292"> 1070</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR5_SDMADACN_POS                    5 </span></div>
<div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r5.html#ga523a3c5e3c9df1dbf5691598b5cec131"> 1071</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR5_SDMADACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR5_SDMADACN_POS)) </span></div>
<div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r5.html#gafdcbd467868fe7a43886a45eb05ddc1f"> 1073</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR5_SDMAIACN_POS                    6 </span></div>
<div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r5.html#ga82143ecc83be5fe8c3deddebe0f58bf4"> 1074</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR5_SDMAIACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR5_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r5.html#gabd4fbf6bf2ecfd1c248415c3d4b50104"> 1076</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR5_CRYPTOACN_POS                   7 </span></div>
<div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r5.html#gacd03ef43d92df594d556c605b541e4a2"> 1077</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR5_CRYPTOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR5_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r5.html#ga637d4ca9bc28f36b566bb9eb38f7cd35"> 1079</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR5_SDIOACN_POS                     8 </span></div>
<div class="line"><a name="l01080"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r5.html#ga3fa9563c39f4f8cfcf2115f3c1880f5a"> 1080</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TMR5_SDIOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TMR5_SDIOACN_POS)) </span></div>
<div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="group___r_p_u___h_t_i_m_e_r0.html#ga5d04bd438fba5d51efaf253b0214ae8a"> 1090</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER0_DMA0ACN_POS                  0 </span></div>
<div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="group___r_p_u___h_t_i_m_e_r0.html#gadd9f591a0fda5ef13f9d5741b5d16274"> 1091</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER0_DMA0ACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_HTIMER0_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l01093"></a><span class="lineno"><a class="line" href="group___r_p_u___h_t_i_m_e_r0.html#ga327c2175ff397a7846708dca6ca18166"> 1093</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER0_DMA1ACN_POS                  1 </span></div>
<div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="group___r_p_u___h_t_i_m_e_r0.html#ga886b3b98f35b34f2dbe200777e2ef673"> 1094</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER0_DMA1ACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_HTIMER0_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="group___r_p_u___h_t_i_m_e_r0.html#ga9d2d1211238e3ab97a341ffd014d5e3b"> 1096</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER0_USBACN_POS                   2 </span></div>
<div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="group___r_p_u___h_t_i_m_e_r0.html#gab624337a92db4d1ba7b2005f0e3f1ad5"> 1097</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER0_USBACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_HTIMER0_USBACN_POS)) </span></div>
<div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="group___r_p_u___h_t_i_m_e_r0.html#ga7c3ad9652ddf06a9c4d5aa60d26e11a4"> 1099</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER0_SYS0ACN_POS                  3 </span></div>
<div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="group___r_p_u___h_t_i_m_e_r0.html#gad7191b3a72ab400b85231beaf5bac6fa"> 1100</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER0_SYS0ACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_HTIMER0_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="group___r_p_u___h_t_i_m_e_r0.html#ga3c46bf5a1694451f7ae991db5b0089b3"> 1102</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER0_SYS1ACN_POS                  4 </span></div>
<div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="group___r_p_u___h_t_i_m_e_r0.html#gaf7ad2c3ba7834099c11c9de833cafc13"> 1103</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER0_SYS1ACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_HTIMER0_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="group___r_p_u___h_t_i_m_e_r0.html#ga51b5b1457b91fdf9dcf6a8fa99d013ac"> 1105</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER0_SDMADACN_POS                 5 </span></div>
<div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="group___r_p_u___h_t_i_m_e_r0.html#ga4db2bef15e456c7c8835a1e5a1b7095b"> 1106</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER0_SDMADACN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_HTIMER0_SDMADACN_POS)) </span></div>
<div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="group___r_p_u___h_t_i_m_e_r0.html#ga41e4ee76ebf0330a92ef331c33e03570"> 1108</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER0_SDMAIACN_POS                 6 </span></div>
<div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="group___r_p_u___h_t_i_m_e_r0.html#ga1b63069ec866d33f50bc05524a677a51"> 1109</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER0_SDMAIACN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_HTIMER0_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="group___r_p_u___h_t_i_m_e_r0.html#ga7ba3cacfbce92112efbb07049b30f583"> 1111</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER0_CRYPTOACN_POS                7 </span></div>
<div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="group___r_p_u___h_t_i_m_e_r0.html#ga4430f4643568c2586fff2fdb9eb4855b"> 1112</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER0_CRYPTOACN                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_HTIMER0_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="group___r_p_u___h_t_i_m_e_r0.html#gaba8af080229a589be7f740cc40dbc834"> 1114</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER0_SDIOACN_POS                  8 </span></div>
<div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="group___r_p_u___h_t_i_m_e_r0.html#ga37ef8530632a8ee39fe933657597ab5d"> 1115</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER0_SDIOACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_HTIMER0_SDIOACN_POS)) </span></div>
<div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="group___r_p_u___h_t_i_m_e_r1.html#ga124cd2f28d464d3227e532aa644e4959"> 1125</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER1_DMA0ACN_POS                  0 </span></div>
<div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="group___r_p_u___h_t_i_m_e_r1.html#ga9b86479d5b894501bafc5d2a7a8a3997"> 1126</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER1_DMA0ACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_HTIMER1_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="group___r_p_u___h_t_i_m_e_r1.html#gaa491f9b0b42bfb9e18c50533727da293"> 1128</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER1_DMA1ACN_POS                  1 </span></div>
<div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="group___r_p_u___h_t_i_m_e_r1.html#gab32729a01924593862023c711be13454"> 1129</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER1_DMA1ACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_HTIMER1_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="group___r_p_u___h_t_i_m_e_r1.html#gae5147ec732997ee88a37ce67faefbf1e"> 1131</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER1_USBACN_POS                   2 </span></div>
<div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="group___r_p_u___h_t_i_m_e_r1.html#ga139acf6899875b2160ae7d3ad169aa45"> 1132</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER1_USBACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_HTIMER1_USBACN_POS)) </span></div>
<div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="group___r_p_u___h_t_i_m_e_r1.html#ga6ca8351efd86fd40a492ab7ae3d4afa0"> 1134</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER1_SYS0ACN_POS                  3 </span></div>
<div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="group___r_p_u___h_t_i_m_e_r1.html#gae9ffe24f562d646fb727c238831e00bb"> 1135</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER1_SYS0ACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_HTIMER1_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="group___r_p_u___h_t_i_m_e_r1.html#gaff53d7b98a8cc36874391e9a0ee92296"> 1137</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER1_SYS1ACN_POS                  4 </span></div>
<div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="group___r_p_u___h_t_i_m_e_r1.html#ga99890fe9ebf3334f9cd334c8bb6fa636"> 1138</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER1_SYS1ACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_HTIMER1_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="group___r_p_u___h_t_i_m_e_r1.html#ga4a8e45a3a9069e8dd63b8c243d0bf2f7"> 1140</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER1_SDMADACN_POS                 5 </span></div>
<div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="group___r_p_u___h_t_i_m_e_r1.html#ga0d90df4402a0e0071f72e405a1f4da32"> 1141</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER1_SDMADACN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_HTIMER1_SDMADACN_POS)) </span></div>
<div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="group___r_p_u___h_t_i_m_e_r1.html#gaba5c8ad2cd144026b773b0a0a83aea9c"> 1143</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER1_SDMAIACN_POS                 6 </span></div>
<div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="group___r_p_u___h_t_i_m_e_r1.html#ga20041e0ac4b00734efc4ae8f814a8003"> 1144</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER1_SDMAIACN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_HTIMER1_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="group___r_p_u___h_t_i_m_e_r1.html#ga3eb3360cbbb829e3eab8e3beb200eac6"> 1146</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER1_CRYPTOACN_POS                7 </span></div>
<div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="group___r_p_u___h_t_i_m_e_r1.html#ga6ec6840e7f69453784aaccca2fcd3a2d"> 1147</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER1_CRYPTOACN                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_HTIMER1_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="group___r_p_u___h_t_i_m_e_r1.html#gab4857b5322ea1426eec70479ccc5b02e"> 1149</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER1_SDIOACN_POS                  8 </span></div>
<div class="line"><a name="l01150"></a><span class="lineno"><a class="line" href="group___r_p_u___h_t_i_m_e_r1.html#gafa1dbcaa12cca9cdc355e69221f58553"> 1150</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_HTIMER1_SDIOACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_HTIMER1_SDIOACN_POS)) </span></div>
<div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c0___b_u_s0.html#gab56db33fcf241afaa1ffea83cc6100c4"> 1160</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C0_BUS0_DMA0ACN_POS                0 </span></div>
<div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c0___b_u_s0.html#gae083cf140f5de8522e4ea26c58f10c10"> 1161</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C0_BUS0_DMA0ACN                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C0_BUS0_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c0___b_u_s0.html#gae6acf2bfa0c6f983094c9b12c27fc4ed"> 1163</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C0_BUS0_DMA1ACN_POS                1 </span></div>
<div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c0___b_u_s0.html#ga0c3b58973dcd8f3410ccc16434cde604"> 1164</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C0_BUS0_DMA1ACN                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C0_BUS0_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c0___b_u_s0.html#ga08f07e172966cfbb13580a830a210f09"> 1166</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C0_BUS0_USBACN_POS                 2 </span></div>
<div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c0___b_u_s0.html#gaaea9cdf66f2c40a47387cf7042397cde"> 1167</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C0_BUS0_USBACN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C0_BUS0_USBACN_POS)) </span></div>
<div class="line"><a name="l01169"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c0___b_u_s0.html#ga99147d5bc622fa6def33161adbdf0912"> 1169</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C0_BUS0_SYS0ACN_POS                3 </span></div>
<div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c0___b_u_s0.html#gabf6b59a692b03a12210fc28da453c716"> 1170</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C0_BUS0_SYS0ACN                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C0_BUS0_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c0___b_u_s0.html#gac3ae51620d20416cbfb231cf91622032"> 1172</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C0_BUS0_SYS1ACN_POS                4 </span></div>
<div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c0___b_u_s0.html#ga923e63a0f2e6ed8d38eaac876a171f8a"> 1173</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C0_BUS0_SYS1ACN                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C0_BUS0_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c0___b_u_s0.html#ga710b89a22ce72085e5b1918c14c2d165"> 1175</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C0_BUS0_SDMADACN_POS               5 </span></div>
<div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c0___b_u_s0.html#ga31d76d0980d8c4bd3e1e06e31b65bef4"> 1176</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C0_BUS0_SDMADACN                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C0_BUS0_SDMADACN_POS)) </span></div>
<div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c0___b_u_s0.html#ga87b805a9cbcea3a7f2e5b27a564a3810"> 1178</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C0_BUS0_SDMAIACN_POS               6 </span></div>
<div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c0___b_u_s0.html#ga476d14e0df3eefec150d6b9b4ca6bdb0"> 1179</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C0_BUS0_SDMAIACN                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C0_BUS0_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c0___b_u_s0.html#ga9928b661fb126430c0e5e9ce1a40f64e"> 1181</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C0_BUS0_CRYPTOACN_POS              7 </span></div>
<div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c0___b_u_s0.html#ga878aedaf6a561bdd439ef363f3c8d68e"> 1182</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C0_BUS0_CRYPTOACN                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C0_BUS0_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c0___b_u_s0.html#ga5e10db27acb9dfd6050148ff959995f9"> 1184</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C0_BUS0_SDIOACN_POS                8 </span></div>
<div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c0___b_u_s0.html#ga086ce781f47ab49b2f46a3638e1c8e9e"> 1185</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C0_BUS0_SDIOACN                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C0_BUS0_SDIOACN_POS)) </span></div>
<div class="line"><a name="l01195"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c1___b_u_s0.html#ga73341c8b9c2df2ec97b29070ff5eca71"> 1195</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C1_BUS0_DMA0ACN_POS                0 </span></div>
<div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c1___b_u_s0.html#gaa898547baf3aa757396a382f4ec0b26d"> 1196</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C1_BUS0_DMA0ACN                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C1_BUS0_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c1___b_u_s0.html#gaadbfb287f51de08b0befedcd3c8a07b8"> 1198</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C1_BUS0_DMA1ACN_POS                1 </span></div>
<div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c1___b_u_s0.html#ga6057dcc8f71ec341a9e62a46d450b015"> 1199</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C1_BUS0_DMA1ACN                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C1_BUS0_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c1___b_u_s0.html#ga32fc9a13c2c4e332fe20052e2240824b"> 1201</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C1_BUS0_USBACN_POS                 2 </span></div>
<div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c1___b_u_s0.html#gabbbf104ba0a91d8dc6d080ea51db3d3b"> 1202</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C1_BUS0_USBACN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C1_BUS0_USBACN_POS)) </span></div>
<div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c1___b_u_s0.html#ga5aa44eeaa2fb60f7ebf5567da47f42ee"> 1204</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C1_BUS0_SYS0ACN_POS                3 </span></div>
<div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c1___b_u_s0.html#gaff161f249c87e06b74adf9b620b1239f"> 1205</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C1_BUS0_SYS0ACN                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C1_BUS0_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c1___b_u_s0.html#gaf8c95e328418d771d03f1d284b7267b9"> 1207</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C1_BUS0_SYS1ACN_POS                4 </span></div>
<div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c1___b_u_s0.html#ga30f9aaf2a65fbacd5bf2898f10bc9bad"> 1208</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C1_BUS0_SYS1ACN                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C1_BUS0_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c1___b_u_s0.html#gae72470cc8d3963616cf1a0d7f37574f2"> 1210</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C1_BUS0_SDMADACN_POS               5 </span></div>
<div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c1___b_u_s0.html#gadaf4f3feed4083751ceec33edcea638d"> 1211</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C1_BUS0_SDMADACN                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C1_BUS0_SDMADACN_POS)) </span></div>
<div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c1___b_u_s0.html#ga4ee98d30bf9a0e21dd13633031751e3e"> 1213</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C1_BUS0_SDMAIACN_POS               6 </span></div>
<div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c1___b_u_s0.html#ga6009177328c59eda7ec50f752b7814f3"> 1214</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C1_BUS0_SDMAIACN                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C1_BUS0_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c1___b_u_s0.html#gab86045356fab74e4c40623e2a22aa4fa"> 1216</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C1_BUS0_CRYPTOACN_POS              7 </span></div>
<div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c1___b_u_s0.html#ga43523052f57733a45f0a0604e0c9918b"> 1217</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C1_BUS0_CRYPTOACN                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C1_BUS0_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c1___b_u_s0.html#ga57eb9d8a442419a699f450d08dfaa266"> 1219</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C1_BUS0_SDIOACN_POS                8 </span></div>
<div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c1___b_u_s0.html#ga61646cfb590222485af1a64e996b8edf"> 1220</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C1_BUS0_SDIOACN                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C1_BUS0_SDIOACN_POS)) </span></div>
<div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c2___b_u_s0.html#ga15bb6da03053d2898f97f343921e4aa0"> 1230</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C2_BUS0_DMA0ACN_POS                0 </span></div>
<div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c2___b_u_s0.html#gaeb02206d8cb15c02f36c5975e62e1b8a"> 1231</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C2_BUS0_DMA0ACN                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C2_BUS0_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c2___b_u_s0.html#ga207b3bb834dda0bd4a13770c2d74f72e"> 1233</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C2_BUS0_DMA1ACN_POS                1 </span></div>
<div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c2___b_u_s0.html#gaa982806b5789ddb4e8456c55b6e9daca"> 1234</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C2_BUS0_DMA1ACN                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C2_BUS0_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c2___b_u_s0.html#gad3de1508e7bf4c029b9785a2dcad6d87"> 1236</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C2_BUS0_USBACN_POS                 2 </span></div>
<div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c2___b_u_s0.html#ga136dfa37289959ec353b3ccaa9e7e539"> 1237</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C2_BUS0_USBACN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C2_BUS0_USBACN_POS)) </span></div>
<div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c2___b_u_s0.html#ga06fae5524cfc8879236f983115a74983"> 1239</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C2_BUS0_SYS0ACN_POS                3 </span></div>
<div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c2___b_u_s0.html#gad4809e16d919d97268eb9d6cc7c6513f"> 1240</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C2_BUS0_SYS0ACN                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C2_BUS0_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c2___b_u_s0.html#ga4432ae0cd4d8193ac2c7efc725b83252"> 1242</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C2_BUS0_SYS1ACN_POS                4 </span></div>
<div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c2___b_u_s0.html#ga50cd626295e094864ba810f73695d59b"> 1243</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C2_BUS0_SYS1ACN                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C2_BUS0_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c2___b_u_s0.html#gafdb654693cc642a99959e76647dc1e05"> 1245</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C2_BUS0_SDMADACN_POS               5 </span></div>
<div class="line"><a name="l01246"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c2___b_u_s0.html#gacb3ef570d578077a2277864570ffd662"> 1246</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C2_BUS0_SDMADACN                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C2_BUS0_SDMADACN_POS)) </span></div>
<div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c2___b_u_s0.html#ga3d1d7ba602770334602cc21c5c70c538"> 1248</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C2_BUS0_SDMAIACN_POS               6 </span></div>
<div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c2___b_u_s0.html#ga6e6f78b8c3b8fa6183891327c45d2cc6"> 1249</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C2_BUS0_SDMAIACN                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C2_BUS0_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c2___b_u_s0.html#ga99927cb1e769df4a4f06b0a9c3edfa55"> 1251</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C2_BUS0_CRYPTOACN_POS              7 </span></div>
<div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c2___b_u_s0.html#ga8742bd146a8ff75f0a40cb738acfa3c4"> 1252</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C2_BUS0_CRYPTOACN                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C2_BUS0_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c2___b_u_s0.html#gad9db0e57768871d8378df9ed8d062e5a"> 1254</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C2_BUS0_SDIOACN_POS                8 </span></div>
<div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c2___b_u_s0.html#ga73f3547588984e15449de5a804350b95"> 1255</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_I2C2_BUS0_SDIOACN                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_I2C2_BUS0_SDIOACN_POS)) </span></div>
<div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_f_m.html#gaeac4673814cd7ac943bb65ea973cb143"> 1265</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXFM_DMA0ACN_POS                   0 </span></div>
<div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_f_m.html#ga0be60fc17e7a70afd6721300d9bba4fc"> 1266</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXFM_DMA0ACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXFM_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_f_m.html#ga39ddb4d39410855ce9d70d3617a6c783"> 1268</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXFM_DMA1ACN_POS                   1 </span></div>
<div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_f_m.html#gace8bc746e53d402bf6ec7e7144e75e23"> 1269</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXFM_DMA1ACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXFM_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_f_m.html#ga5ae6321447226a8af12d7e3789905f73"> 1271</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXFM_USBACN_POS                    2 </span></div>
<div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_f_m.html#ga6ad8555263df5b93594ea87aba51b587"> 1272</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXFM_USBACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXFM_USBACN_POS)) </span></div>
<div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_f_m.html#ga5056fef3a07b57f6619480438e9a5b08"> 1274</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXFM_SYS0ACN_POS                   3 </span></div>
<div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_f_m.html#gaf562dd145c4eb0f17284c74be02b9897"> 1275</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXFM_SYS0ACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXFM_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l01277"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_f_m.html#ga67485271573f58ed887e6ac38a5eed9e"> 1277</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXFM_SYS1ACN_POS                   4 </span></div>
<div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_f_m.html#ga3474481d7218a2c961880e7a2ca53820"> 1278</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXFM_SYS1ACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXFM_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_f_m.html#gac2b9f4545a3cb5548705b38255e75e8e"> 1280</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXFM_SDMADACN_POS                  5 </span></div>
<div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_f_m.html#gad7e81fa2503138a43eaed0a56dec0384"> 1281</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXFM_SDMADACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXFM_SDMADACN_POS)) </span></div>
<div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_f_m.html#ga9f4c614412a382ad29d87ba32de247e4"> 1283</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXFM_SDMAIACN_POS                  6 </span></div>
<div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_f_m.html#ga992c71a9184c0f473bd8f00140c297a2"> 1284</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXFM_SDMAIACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXFM_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l01286"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_f_m.html#ga05417c33b9865f6a615d959a1da496bd"> 1286</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXFM_CRYPTOACN_POS                 7 </span></div>
<div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_f_m.html#ga2b8bdec18aba9c5345f48926e5900542"> 1287</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXFM_CRYPTOACN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXFM_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_f_m.html#ga92a829ec21c6769a1da90cb124eb16d7"> 1289</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXFM_SDIOACN_POS                   8 </span></div>
<div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_f_m.html#gae04c2c134a6e369d14e8edacc0b28c8e"> 1290</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXFM_SDIOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXFM_SDIOACN_POS)) </span></div>
<div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_f_c.html#gaad3590f193b6e540af3755deaf902aea"> 1300</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXFC_DMA0ACN_POS                   0 </span></div>
<div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_f_c.html#gacd1486a1d036da55f438e950e5069eac"> 1301</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXFC_DMA0ACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXFC_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_f_c.html#gabbe5f0dac75788a07f791675b70c7c21"> 1303</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXFC_DMA1ACN_POS                   1 </span></div>
<div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_f_c.html#ga911b4a2d9665b193e4b7aef92eb1e1b6"> 1304</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXFC_DMA1ACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXFC_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_f_c.html#ga20687d2684d69f967ba3eb04069c2100"> 1306</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXFC_USBACN_POS                    2 </span></div>
<div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_f_c.html#ga607cec1a54144b03f89e8d7039d9ce0f"> 1307</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXFC_USBACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXFC_USBACN_POS)) </span></div>
<div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_f_c.html#ga617b6ffc6a85bbd79902a5a19b13c31c"> 1309</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXFC_SYS0ACN_POS                   3 </span></div>
<div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_f_c.html#gaed38f596f8e4c685b08a0c357cf2023a"> 1310</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXFC_SYS0ACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXFC_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_f_c.html#ga56d28979875ef8a098213cd8e7b7101c"> 1312</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXFC_SYS1ACN_POS                   4 </span></div>
<div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_f_c.html#gabc27d836a6f88c6e0a24fabba090af31"> 1313</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXFC_SYS1ACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXFC_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_f_c.html#gaad08cabd24850ee44f3d4be39aac6b8a"> 1315</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXFC_SDMADACN_POS                  5 </span></div>
<div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_f_c.html#ga8c68f269da1c0973099bab100cc49735"> 1316</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXFC_SDMADACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXFC_SDMADACN_POS)) </span></div>
<div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_f_c.html#ga618fec52dafc363b5d80fc1469eec522"> 1318</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXFC_SDMAIACN_POS                  6 </span></div>
<div class="line"><a name="l01319"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_f_c.html#ga0c54d7d92d9834426da9bcc01e1c4055"> 1319</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXFC_SDMAIACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXFC_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_f_c.html#ga78f84fe5a70182da18c78e2dd80d47d9"> 1321</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXFC_CRYPTOACN_POS                 7 </span></div>
<div class="line"><a name="l01322"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_f_c.html#gaf3075cb47dce0339a19a3fa48b6cff1c"> 1322</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXFC_CRYPTOACN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXFC_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_f_c.html#gabe219c300a03dc5fae9828d3c20fa2cc"> 1324</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXFC_SDIOACN_POS                   8 </span></div>
<div class="line"><a name="l01325"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_f_c.html#ga0b41778c5276eb4c295a446cd1e6e439"> 1325</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXFC_SDIOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXFC_SDIOACN_POS)) </span></div>
<div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="group___r_p_u___d_m_a0.html#gaaac30a92418dc6b8a994a0b4e4cbd1e0"> 1335</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA0_DMA0ACN_POS                     0 </span></div>
<div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="group___r_p_u___d_m_a0.html#gaa072bec83f56706b4024cda91e6c8cc0"> 1336</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA0_DMA0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DMA0_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="group___r_p_u___d_m_a0.html#gacff6b95c9815e786960623252d9b9071"> 1338</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA0_DMA1ACN_POS                     1 </span></div>
<div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="group___r_p_u___d_m_a0.html#ga39714c9edf98bb6562368dfdec4b1a16"> 1339</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA0_DMA1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DMA0_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="group___r_p_u___d_m_a0.html#ga4cc8a106385ce0bd2ded879af432216a"> 1341</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA0_USBACN_POS                      2 </span></div>
<div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="group___r_p_u___d_m_a0.html#ga6257eab00fd2c882f129a9913847ca86"> 1342</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA0_USBACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DMA0_USBACN_POS)) </span></div>
<div class="line"><a name="l01344"></a><span class="lineno"><a class="line" href="group___r_p_u___d_m_a0.html#ga44be5d94765c607470bc69558159bf84"> 1344</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA0_SYS0ACN_POS                     3 </span></div>
<div class="line"><a name="l01345"></a><span class="lineno"><a class="line" href="group___r_p_u___d_m_a0.html#gab3eb118a820424bf722bbe0c6d069c7a"> 1345</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA0_SYS0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DMA0_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="group___r_p_u___d_m_a0.html#gaf0aa86ee311f767b60eb1eeefc76dd04"> 1347</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA0_SYS1ACN_POS                     4 </span></div>
<div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="group___r_p_u___d_m_a0.html#ga6cb40140bb0bbef7f5c3618305a83cc7"> 1348</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA0_SYS1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DMA0_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="group___r_p_u___d_m_a0.html#ga3b32064707683b554534ec2f5e515c31"> 1350</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA0_SDMADACN_POS                    5 </span></div>
<div class="line"><a name="l01351"></a><span class="lineno"><a class="line" href="group___r_p_u___d_m_a0.html#ga7f44a7929a23fc2e2bc80cf1abd89da9"> 1351</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA0_SDMADACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DMA0_SDMADACN_POS)) </span></div>
<div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="group___r_p_u___d_m_a0.html#ga8dd41e25f4cfd14ed40259c62752dd13"> 1353</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA0_SDMAIACN_POS                    6 </span></div>
<div class="line"><a name="l01354"></a><span class="lineno"><a class="line" href="group___r_p_u___d_m_a0.html#ga8cfa5b0fdbed7f5c96a9a303a384a47e"> 1354</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA0_SDMAIACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DMA0_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="group___r_p_u___d_m_a0.html#gaaae657c5e6d1520064298045dfa5311d"> 1356</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA0_CRYPTOACN_POS                   7 </span></div>
<div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="group___r_p_u___d_m_a0.html#gaef76eea2e0e85c6750ecc24478097f35"> 1357</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA0_CRYPTOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DMA0_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="group___r_p_u___d_m_a0.html#gaff2b33395677f6e2281d5cf65c3aa4b7"> 1359</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA0_SDIOACN_POS                     8 </span></div>
<div class="line"><a name="l01360"></a><span class="lineno"><a class="line" href="group___r_p_u___d_m_a0.html#gaf2ff1a705aa4a4dd9e7b7ef4c2bbd8ff"> 1360</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA0_SDIOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DMA0_SDIOACN_POS)) </span></div>
<div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="group___r_p_u___f_l_c0.html#ga0d250b554193a0d57f0e62d63be440dd"> 1370</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC0_DMA0ACN_POS                     0 </span></div>
<div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="group___r_p_u___f_l_c0.html#ga1e49c14ffcaba30bc1a14176213cac75"> 1371</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC0_DMA0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FLC0_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="group___r_p_u___f_l_c0.html#ga4d9d6df5ca77135cbc7943a6c8cc5f39"> 1373</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC0_DMA1ACN_POS                     1 </span></div>
<div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="group___r_p_u___f_l_c0.html#gad338eb72bdafb8ce48cf37c81ab553a1"> 1374</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC0_DMA1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FLC0_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="group___r_p_u___f_l_c0.html#ga38982917eb333ef90000d735dea48ead"> 1376</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC0_USBACN_POS                      2 </span></div>
<div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="group___r_p_u___f_l_c0.html#ga3ea22a69095779bdd25d389004e33743"> 1377</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC0_USBACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FLC0_USBACN_POS)) </span></div>
<div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="group___r_p_u___f_l_c0.html#ga9cb71197ed95733ddc5a73b22e1bb5d9"> 1379</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC0_SYS0ACN_POS                     3 </span></div>
<div class="line"><a name="l01380"></a><span class="lineno"><a class="line" href="group___r_p_u___f_l_c0.html#gab2555af18790432df380966e668d235a"> 1380</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC0_SYS0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FLC0_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="group___r_p_u___f_l_c0.html#ga8c4efafca2aa49e4f50b482a8b6dc4b5"> 1382</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC0_SYS1ACN_POS                     4 </span></div>
<div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="group___r_p_u___f_l_c0.html#ga9e0a8bafccf0ecc3112b1f4e12f77a34"> 1383</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC0_SYS1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FLC0_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="group___r_p_u___f_l_c0.html#ga90a92f715126046d8466ec783a978e06"> 1385</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC0_SDMADACN_POS                    5 </span></div>
<div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="group___r_p_u___f_l_c0.html#ga2b2ab5335365fa64f291e864af2baefc"> 1386</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC0_SDMADACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FLC0_SDMADACN_POS)) </span></div>
<div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="group___r_p_u___f_l_c0.html#ga0fe9606419f294f7e10b684e1772399a"> 1388</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC0_SDMAIACN_POS                    6 </span></div>
<div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="group___r_p_u___f_l_c0.html#ga4a2798163095e8eb618b9f7943ec6199"> 1389</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC0_SDMAIACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FLC0_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l01391"></a><span class="lineno"><a class="line" href="group___r_p_u___f_l_c0.html#ga1774245cfdc9097cdf293d1a146a9ee1"> 1391</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC0_CRYPTOACN_POS                   7 </span></div>
<div class="line"><a name="l01392"></a><span class="lineno"><a class="line" href="group___r_p_u___f_l_c0.html#ga62be6a54525bc94528bb38afc1da8993"> 1392</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC0_CRYPTOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FLC0_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="group___r_p_u___f_l_c0.html#ga0b19160276cddb01fc5cb1351f845193"> 1394</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC0_SDIOACN_POS                     8 </span></div>
<div class="line"><a name="l01395"></a><span class="lineno"><a class="line" href="group___r_p_u___f_l_c0.html#gaba940b1bf7c68cd22710ff453874a9f6"> 1395</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC0_SDIOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FLC0_SDIOACN_POS)) </span></div>
<div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="group___r_p_u___f_l_c1.html#ga9e71d13c36a918630ea5513a4eaf7b67"> 1405</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC1_DMA0ACN_POS                     0 </span></div>
<div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="group___r_p_u___f_l_c1.html#ga4da14dac3bbd913f7817fa4465cc3feb"> 1406</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC1_DMA0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FLC1_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="group___r_p_u___f_l_c1.html#ga6cb43ab8a3a65bee299dde641f81bb33"> 1408</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC1_DMA1ACN_POS                     1 </span></div>
<div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="group___r_p_u___f_l_c1.html#ga2158e80541f33bc29a78e183f05be3e4"> 1409</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC1_DMA1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FLC1_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="group___r_p_u___f_l_c1.html#gaf4a3aa53bbe8f54be86eed324a1f5f06"> 1411</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC1_USBACN_POS                      2 </span></div>
<div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="group___r_p_u___f_l_c1.html#ga63f3535ec4b7c0df9637fc0c7a9bc5f7"> 1412</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC1_USBACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FLC1_USBACN_POS)) </span></div>
<div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="group___r_p_u___f_l_c1.html#ga93610f5e8de8f84db7ec15d61c8d0e94"> 1414</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC1_SYS0ACN_POS                     3 </span></div>
<div class="line"><a name="l01415"></a><span class="lineno"><a class="line" href="group___r_p_u___f_l_c1.html#ga928c96df4296255ed9112be9e2e4844a"> 1415</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC1_SYS0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FLC1_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="group___r_p_u___f_l_c1.html#ga167b22530aca9c15261bd709a4b1bc8c"> 1417</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC1_SYS1ACN_POS                     4 </span></div>
<div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="group___r_p_u___f_l_c1.html#gaa990eab68b110b8dc7a479c167ba7bae"> 1418</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC1_SYS1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FLC1_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l01420"></a><span class="lineno"><a class="line" href="group___r_p_u___f_l_c1.html#ga00aca77c11c7f2b9e9cfef0cb6c07cf5"> 1420</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC1_SDMADACN_POS                    5 </span></div>
<div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="group___r_p_u___f_l_c1.html#gaf10a0446e0e869266d0897ccdc220655"> 1421</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC1_SDMADACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FLC1_SDMADACN_POS)) </span></div>
<div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="group___r_p_u___f_l_c1.html#ga7d68d92ff0bad4cc72c6fcfdc493998f"> 1423</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC1_SDMAIACN_POS                    6 </span></div>
<div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="group___r_p_u___f_l_c1.html#ga6b07f10878bc57e3697a3d88b84f35a7"> 1424</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC1_SDMAIACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FLC1_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l01426"></a><span class="lineno"><a class="line" href="group___r_p_u___f_l_c1.html#ga8eed358f70642c60964178435b5098ab"> 1426</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC1_CRYPTOACN_POS                   7 </span></div>
<div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="group___r_p_u___f_l_c1.html#gac5f1220fb91df2ddab070e4ded809daa"> 1427</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC1_CRYPTOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FLC1_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="group___r_p_u___f_l_c1.html#ga4b4ed47f882b81512ec0e9b9107a9ca4"> 1429</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC1_SDIOACN_POS                     8 </span></div>
<div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="group___r_p_u___f_l_c1.html#ga55befb13e027b35f4b50860a4c50200e"> 1430</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_FLC1_SDIOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_FLC1_SDIOACN_POS)) </span></div>
<div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="group___r_p_u___i_c_c0.html#ga78c5fa6d56d8f3943e1c048e55405ab8"> 1440</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICC0_DMA0ACN_POS                     0 </span></div>
<div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="group___r_p_u___i_c_c0.html#ga6b0e688ccaaff1b302ac65f45938f2c0"> 1441</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICC0_DMA0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ICC0_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="group___r_p_u___i_c_c0.html#ga5f0b13bb5c9a1cba55e09e468db9856c"> 1443</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICC0_DMA1ACN_POS                     1 </span></div>
<div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="group___r_p_u___i_c_c0.html#gaada05de5c78bea35986dcf48404cf89e"> 1444</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICC0_DMA1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ICC0_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="group___r_p_u___i_c_c0.html#gab559859eb6cdf4ee2c0b2eea61e50708"> 1446</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICC0_USBACN_POS                      2 </span></div>
<div class="line"><a name="l01447"></a><span class="lineno"><a class="line" href="group___r_p_u___i_c_c0.html#ga3fa139f746abd8be5feb73c4374d25e6"> 1447</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICC0_USBACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ICC0_USBACN_POS)) </span></div>
<div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="group___r_p_u___i_c_c0.html#ga5b5d8ecae248913283c2b00772e0697b"> 1449</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICC0_SYS0ACN_POS                     3 </span></div>
<div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="group___r_p_u___i_c_c0.html#ga51df876ab31d007437bd79c55a16c9ef"> 1450</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICC0_SYS0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ICC0_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="group___r_p_u___i_c_c0.html#ga3a2bd8f54d2a1e714f0eb6ee5f7df3d0"> 1452</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICC0_SYS1ACN_POS                     4 </span></div>
<div class="line"><a name="l01453"></a><span class="lineno"><a class="line" href="group___r_p_u___i_c_c0.html#ga92961ef458c2c2c7b5ec85e709c90b82"> 1453</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICC0_SYS1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ICC0_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="group___r_p_u___i_c_c0.html#ga10a3ffb2f8671c73ff30b5f26f8afbca"> 1455</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICC0_SDMADACN_POS                    5 </span></div>
<div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="group___r_p_u___i_c_c0.html#ga7f8c1a9fb6dff5e888df669311ca5a67"> 1456</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICC0_SDMADACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ICC0_SDMADACN_POS)) </span></div>
<div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="group___r_p_u___i_c_c0.html#gae6ed75ec17b51f36312118dae98c2817"> 1458</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICC0_SDMAIACN_POS                    6 </span></div>
<div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="group___r_p_u___i_c_c0.html#ga83723a9d5012578b9b2dbd9a26eb6fb1"> 1459</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICC0_SDMAIACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ICC0_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l01461"></a><span class="lineno"><a class="line" href="group___r_p_u___i_c_c0.html#ga7615136806e79b7c23fb7fb38013e00a"> 1461</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICC0_CRYPTOACN_POS                   7 </span></div>
<div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="group___r_p_u___i_c_c0.html#ga976521a3acd7c87dc3e7b881dfaaf023"> 1462</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICC0_CRYPTOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ICC0_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="group___r_p_u___i_c_c0.html#ga6ed37d0e7cb1fd6a7146340f2b0b4238"> 1464</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICC0_SDIOACN_POS                     8 </span></div>
<div class="line"><a name="l01465"></a><span class="lineno"><a class="line" href="group___r_p_u___i_c_c0.html#gad8c862406038a17a1d361d2dac12668a"> 1465</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICC0_SDIOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ICC0_SDIOACN_POS)) </span></div>
<div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="group___r_p_u___i_c_c1.html#ga1cd7ede13811daa8de5fd1082e9eef91"> 1475</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICC1_DMA0ACN_POS                     0 </span></div>
<div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="group___r_p_u___i_c_c1.html#gafa0ca2046cf0d822da20e3caedb5dc7a"> 1476</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICC1_DMA0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ICC1_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l01478"></a><span class="lineno"><a class="line" href="group___r_p_u___i_c_c1.html#gab5a33683cfbc86acfc0824487b1ffa3f"> 1478</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICC1_DMA1ACN_POS                     1 </span></div>
<div class="line"><a name="l01479"></a><span class="lineno"><a class="line" href="group___r_p_u___i_c_c1.html#gafad8fef0d41361b0d4396018c49185aa"> 1479</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICC1_DMA1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ICC1_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l01481"></a><span class="lineno"><a class="line" href="group___r_p_u___i_c_c1.html#gaf8cb67c13bb93e9dfd013d847095d714"> 1481</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICC1_USBACN_POS                      2 </span></div>
<div class="line"><a name="l01482"></a><span class="lineno"><a class="line" href="group___r_p_u___i_c_c1.html#gad5caa54679631fc424c2bdd49253ac39"> 1482</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICC1_USBACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ICC1_USBACN_POS)) </span></div>
<div class="line"><a name="l01484"></a><span class="lineno"><a class="line" href="group___r_p_u___i_c_c1.html#ga27f8f56f10a5a3583dd39bd8d97b64bb"> 1484</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICC1_SYS0ACN_POS                     3 </span></div>
<div class="line"><a name="l01485"></a><span class="lineno"><a class="line" href="group___r_p_u___i_c_c1.html#gaac44a9d69288b935d0b090c44624853a"> 1485</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICC1_SYS0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ICC1_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l01487"></a><span class="lineno"><a class="line" href="group___r_p_u___i_c_c1.html#ga672e18eb27eb3b6fd4baa75675f3b83d"> 1487</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICC1_SYS1ACN_POS                     4 </span></div>
<div class="line"><a name="l01488"></a><span class="lineno"><a class="line" href="group___r_p_u___i_c_c1.html#ga4ec9d72e49726fc5d629bd0339c3ad0d"> 1488</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICC1_SYS1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ICC1_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l01490"></a><span class="lineno"><a class="line" href="group___r_p_u___i_c_c1.html#ga04893041a5b832c4728a75f33df7e198"> 1490</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICC1_SDMADACN_POS                    5 </span></div>
<div class="line"><a name="l01491"></a><span class="lineno"><a class="line" href="group___r_p_u___i_c_c1.html#gac03a3bfd7abb3d2e040f7795430c7019"> 1491</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICC1_SDMADACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ICC1_SDMADACN_POS)) </span></div>
<div class="line"><a name="l01493"></a><span class="lineno"><a class="line" href="group___r_p_u___i_c_c1.html#ga35fb004e18b31b71db377845c0739676"> 1493</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICC1_SDMAIACN_POS                    6 </span></div>
<div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="group___r_p_u___i_c_c1.html#ga7e3c35d601361b00d76f5b45862f9c67"> 1494</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICC1_SDMAIACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ICC1_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="group___r_p_u___i_c_c1.html#ga63af9f2c949ec0b1d19137105be66a45"> 1496</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICC1_CRYPTOACN_POS                   7 </span></div>
<div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="group___r_p_u___i_c_c1.html#gaa3407cc27796cd871552173b77bc1293"> 1497</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICC1_CRYPTOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ICC1_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="group___r_p_u___i_c_c1.html#ga736522da18feb979141d0d1a04acc994"> 1499</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICC1_SDIOACN_POS                     8 </span></div>
<div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="group___r_p_u___i_c_c1.html#ga2096275d1633379a58f4fce61e967042"> 1500</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ICC1_SDIOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ICC1_SDIOACN_POS)) </span></div>
<div class="line"><a name="l01510"></a><span class="lineno"><a class="line" href="group___r_p_u___s_f_c_c.html#gacad29d26f5b37eaed5921083d38c5738"> 1510</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SFCC_DMA0ACN_POS                     0 </span></div>
<div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="group___r_p_u___s_f_c_c.html#ga8d3b248dc0f85e5f5b7619a7fc95e6ee"> 1511</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SFCC_DMA0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SFCC_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l01513"></a><span class="lineno"><a class="line" href="group___r_p_u___s_f_c_c.html#ga4f4a4d1f1553efc440ffafd891c1e082"> 1513</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SFCC_DMA1ACN_POS                     1 </span></div>
<div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="group___r_p_u___s_f_c_c.html#ga730e7862df54ce688f024d9f5bf48dd9"> 1514</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SFCC_DMA1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SFCC_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l01516"></a><span class="lineno"><a class="line" href="group___r_p_u___s_f_c_c.html#ga06ba83f0cdf686fa77e463616f045ebd"> 1516</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SFCC_USBACN_POS                      2 </span></div>
<div class="line"><a name="l01517"></a><span class="lineno"><a class="line" href="group___r_p_u___s_f_c_c.html#ga80b29c451ce28fe5f17ecd8e54e9a31a"> 1517</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SFCC_USBACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SFCC_USBACN_POS)) </span></div>
<div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="group___r_p_u___s_f_c_c.html#gaf9a1c76fa2586a6e8f8c7696e316f82c"> 1519</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SFCC_SYS0ACN_POS                     3 </span></div>
<div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="group___r_p_u___s_f_c_c.html#ga680548f12d0eb1f7a221e14b09f99474"> 1520</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SFCC_SYS0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SFCC_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="group___r_p_u___s_f_c_c.html#ga8f91f9dc65291d1fe434641c97fe07a4"> 1522</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SFCC_SYS1ACN_POS                     4 </span></div>
<div class="line"><a name="l01523"></a><span class="lineno"><a class="line" href="group___r_p_u___s_f_c_c.html#ga0eb6a39d25bf873055892e862ca3c42d"> 1523</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SFCC_SYS1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SFCC_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l01525"></a><span class="lineno"><a class="line" href="group___r_p_u___s_f_c_c.html#ga2076040e8818bb924048192cde352962"> 1525</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SFCC_SDMADACN_POS                    5 </span></div>
<div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="group___r_p_u___s_f_c_c.html#ga8fe54427783138936cb075ec339c7c08"> 1526</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SFCC_SDMADACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SFCC_SDMADACN_POS)) </span></div>
<div class="line"><a name="l01528"></a><span class="lineno"><a class="line" href="group___r_p_u___s_f_c_c.html#ga0570bfc9b1e2b00d3f20ea4275a53025"> 1528</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SFCC_SDMAIACN_POS                    6 </span></div>
<div class="line"><a name="l01529"></a><span class="lineno"><a class="line" href="group___r_p_u___s_f_c_c.html#ga27fd25000f3df90f36fd136289e56370"> 1529</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SFCC_SDMAIACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SFCC_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="group___r_p_u___s_f_c_c.html#gae6a9ac1cf69e84f28cf4523f7ac6d81d"> 1531</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SFCC_CRYPTOACN_POS                   7 </span></div>
<div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="group___r_p_u___s_f_c_c.html#ga984bb3347b32bc8c986341e588657ceb"> 1532</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SFCC_CRYPTOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SFCC_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="group___r_p_u___s_f_c_c.html#gaed5ef6e59481c59c81dff9fd92984c40"> 1534</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SFCC_SDIOACN_POS                     8 </span></div>
<div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="group___r_p_u___s_f_c_c.html#ga01aa6f0f57201416def85a43b499c853"> 1535</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SFCC_SDIOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SFCC_SDIOACN_POS)) </span></div>
<div class="line"><a name="l01545"></a><span class="lineno"><a class="line" href="group___r_p_u___s_r_c_c.html#gac7155ac7c2e1357ec0be71f1952777c9"> 1545</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRCC_DMA0ACN_POS                     0 </span></div>
<div class="line"><a name="l01546"></a><span class="lineno"><a class="line" href="group___r_p_u___s_r_c_c.html#gada58af7c8cd2dabd99de522baa3c940e"> 1546</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRCC_DMA0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRCC_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l01548"></a><span class="lineno"><a class="line" href="group___r_p_u___s_r_c_c.html#ga4eb29f34163cf00a894c3d751b3ce189"> 1548</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRCC_DMA1ACN_POS                     1 </span></div>
<div class="line"><a name="l01549"></a><span class="lineno"><a class="line" href="group___r_p_u___s_r_c_c.html#ga5aed4d9c9b88b0dca6d6164a6e7f784f"> 1549</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRCC_DMA1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRCC_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l01551"></a><span class="lineno"><a class="line" href="group___r_p_u___s_r_c_c.html#ga851b998cba8acc3f136fb72873b7100b"> 1551</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRCC_USBACN_POS                      2 </span></div>
<div class="line"><a name="l01552"></a><span class="lineno"><a class="line" href="group___r_p_u___s_r_c_c.html#ga47feef03ef3c31a3bb666534de928a5c"> 1552</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRCC_USBACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRCC_USBACN_POS)) </span></div>
<div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="group___r_p_u___s_r_c_c.html#gaee4bcfbb2d45d684184f978414aac1bc"> 1554</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRCC_SYS0ACN_POS                     3 </span></div>
<div class="line"><a name="l01555"></a><span class="lineno"><a class="line" href="group___r_p_u___s_r_c_c.html#gaf67d5d2688d9b8969986a9189a004af3"> 1555</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRCC_SYS0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRCC_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l01557"></a><span class="lineno"><a class="line" href="group___r_p_u___s_r_c_c.html#ga1b4cdddd046b2b9cd749dcccedbdee20"> 1557</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRCC_SYS1ACN_POS                     4 </span></div>
<div class="line"><a name="l01558"></a><span class="lineno"><a class="line" href="group___r_p_u___s_r_c_c.html#gaf06d05e784f71b0c4eafd790babff6f0"> 1558</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRCC_SYS1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRCC_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l01560"></a><span class="lineno"><a class="line" href="group___r_p_u___s_r_c_c.html#ga94f54a8b3646b1fda8831c1b43ca56f2"> 1560</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRCC_SDMADACN_POS                    5 </span></div>
<div class="line"><a name="l01561"></a><span class="lineno"><a class="line" href="group___r_p_u___s_r_c_c.html#gaec596668570ced5c69271f47180e6790"> 1561</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRCC_SDMADACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRCC_SDMADACN_POS)) </span></div>
<div class="line"><a name="l01563"></a><span class="lineno"><a class="line" href="group___r_p_u___s_r_c_c.html#ga3c46cea865414c8e60223947f7335029"> 1563</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRCC_SDMAIACN_POS                    6 </span></div>
<div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="group___r_p_u___s_r_c_c.html#ga5f5a1588cce93237b0e811c46909596d"> 1564</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRCC_SDMAIACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRCC_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l01566"></a><span class="lineno"><a class="line" href="group___r_p_u___s_r_c_c.html#ga8edbfc30eacace048abbb40cd09a584c"> 1566</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRCC_CRYPTOACN_POS                   7 </span></div>
<div class="line"><a name="l01567"></a><span class="lineno"><a class="line" href="group___r_p_u___s_r_c_c.html#gad3022f0939c58a7a5f7c08d902e538de"> 1567</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRCC_CRYPTOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRCC_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l01569"></a><span class="lineno"><a class="line" href="group___r_p_u___s_r_c_c.html#ga6739f44c605c0cf1fbdac735c2412f60"> 1569</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRCC_SDIOACN_POS                     8 </span></div>
<div class="line"><a name="l01570"></a><span class="lineno"><a class="line" href="group___r_p_u___s_r_c_c.html#ga68283ab42283d6b77d57bda695ccbac3"> 1570</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SRCC_SDIOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SRCC_SDIOACN_POS)) </span></div>
<div class="line"><a name="l01580"></a><span class="lineno"><a class="line" href="group___r_p_u___a_d_c.html#ga4a63de0cff3c784eca45c1aebd9b218a"> 1580</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ADC_DMA0ACN_POS                      0 </span></div>
<div class="line"><a name="l01581"></a><span class="lineno"><a class="line" href="group___r_p_u___a_d_c.html#ga1c74857d1228d21abc8a820bb72b875c"> 1581</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ADC_DMA0ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ADC_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l01583"></a><span class="lineno"><a class="line" href="group___r_p_u___a_d_c.html#gaeb7eb1d76872a891f625c0c796fc8d8c"> 1583</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ADC_DMA1ACN_POS                      1 </span></div>
<div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="group___r_p_u___a_d_c.html#ga4090ebff75b5910127269d8f99ee8abc"> 1584</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ADC_DMA1ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ADC_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l01586"></a><span class="lineno"><a class="line" href="group___r_p_u___a_d_c.html#ga969d966cc08321e8b45449d2f4a15213"> 1586</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ADC_USBACN_POS                       2 </span></div>
<div class="line"><a name="l01587"></a><span class="lineno"><a class="line" href="group___r_p_u___a_d_c.html#ga1b73be95926164f95a7e8a302ce498b0"> 1587</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ADC_USBACN                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ADC_USBACN_POS)) </span></div>
<div class="line"><a name="l01589"></a><span class="lineno"><a class="line" href="group___r_p_u___a_d_c.html#ga3c864f51da69c7101cb1b60c5b3932ec"> 1589</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ADC_SYS0ACN_POS                      3 </span></div>
<div class="line"><a name="l01590"></a><span class="lineno"><a class="line" href="group___r_p_u___a_d_c.html#ga1be8a306010797f8a84db0cead233579"> 1590</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ADC_SYS0ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ADC_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l01592"></a><span class="lineno"><a class="line" href="group___r_p_u___a_d_c.html#ga86d628f98f5bdf7960252e111ceb9f1e"> 1592</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ADC_SYS1ACN_POS                      4 </span></div>
<div class="line"><a name="l01593"></a><span class="lineno"><a class="line" href="group___r_p_u___a_d_c.html#ga1dd91386eed8ff271a3833162ff6940a"> 1593</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ADC_SYS1ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ADC_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l01595"></a><span class="lineno"><a class="line" href="group___r_p_u___a_d_c.html#ga7c2fce49a79e8a05cde2c3af74b719ec"> 1595</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ADC_SDMADACN_POS                     5 </span></div>
<div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="group___r_p_u___a_d_c.html#gaa898066d1a710d726bd6b36f7bad086f"> 1596</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ADC_SDMADACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ADC_SDMADACN_POS)) </span></div>
<div class="line"><a name="l01598"></a><span class="lineno"><a class="line" href="group___r_p_u___a_d_c.html#gadb2d4ff8f4aaa8411648507a200bb1f0"> 1598</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ADC_SDMAIACN_POS                     6 </span></div>
<div class="line"><a name="l01599"></a><span class="lineno"><a class="line" href="group___r_p_u___a_d_c.html#gaaf041858322fbe68e25ca2bab52d95a5"> 1599</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ADC_SDMAIACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ADC_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l01601"></a><span class="lineno"><a class="line" href="group___r_p_u___a_d_c.html#gabaecc29d86cf20f18ffef4ae57b9d567"> 1601</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ADC_CRYPTOACN_POS                    7 </span></div>
<div class="line"><a name="l01602"></a><span class="lineno"><a class="line" href="group___r_p_u___a_d_c.html#gaa04688c6dc467e91da34070ef2e8af82"> 1602</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ADC_CRYPTOACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ADC_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l01604"></a><span class="lineno"><a class="line" href="group___r_p_u___a_d_c.html#gaec9307fa1ebca5f4a4819729d7cf85f0"> 1604</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ADC_SDIOACN_POS                      8 </span></div>
<div class="line"><a name="l01605"></a><span class="lineno"><a class="line" href="group___r_p_u___a_d_c.html#ga8dc0742fda2d083bde7d76d4c9d6525f"> 1605</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_ADC_SDIOACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_ADC_SDIOACN_POS)) </span></div>
<div class="line"><a name="l01615"></a><span class="lineno"><a class="line" href="group___r_p_u___d_m_a1.html#ga596be1b3796470725e1f1a936bd15220"> 1615</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA1_DMA0ACN_POS                     0 </span></div>
<div class="line"><a name="l01616"></a><span class="lineno"><a class="line" href="group___r_p_u___d_m_a1.html#ga5d787c96810f5feb7fb96a75e88cb47d"> 1616</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA1_DMA0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DMA1_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l01618"></a><span class="lineno"><a class="line" href="group___r_p_u___d_m_a1.html#ga39c93098920ebd3fb49fd1dd6d0e05c6"> 1618</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA1_DMA1ACN_POS                     1 </span></div>
<div class="line"><a name="l01619"></a><span class="lineno"><a class="line" href="group___r_p_u___d_m_a1.html#ga918f9277b1b0e7d1ba8ba93100d5378d"> 1619</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA1_DMA1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DMA1_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l01621"></a><span class="lineno"><a class="line" href="group___r_p_u___d_m_a1.html#ga89b7e89b990f15b9e5871fe97fc513f0"> 1621</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA1_USBACN_POS                      2 </span></div>
<div class="line"><a name="l01622"></a><span class="lineno"><a class="line" href="group___r_p_u___d_m_a1.html#gad6c1e07a30266ad07a8cba19fb0d8b3b"> 1622</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA1_USBACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DMA1_USBACN_POS)) </span></div>
<div class="line"><a name="l01624"></a><span class="lineno"><a class="line" href="group___r_p_u___d_m_a1.html#ga7601eaec0ee69e089266fbc4155536bb"> 1624</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA1_SYS0ACN_POS                     3 </span></div>
<div class="line"><a name="l01625"></a><span class="lineno"><a class="line" href="group___r_p_u___d_m_a1.html#gaa048f632a320996be790247075f4357c"> 1625</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA1_SYS0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DMA1_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="group___r_p_u___d_m_a1.html#gac02a9fc8e5b1d5b0801ed13d50d4bcee"> 1627</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA1_SYS1ACN_POS                     4 </span></div>
<div class="line"><a name="l01628"></a><span class="lineno"><a class="line" href="group___r_p_u___d_m_a1.html#gafc33c6f25d48b485fb62bd66e684c041"> 1628</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA1_SYS1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DMA1_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l01630"></a><span class="lineno"><a class="line" href="group___r_p_u___d_m_a1.html#ga7de7ba09798b9dc13f785e6634442cc3"> 1630</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA1_SDMADACN_POS                    5 </span></div>
<div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="group___r_p_u___d_m_a1.html#ga259735da1778d9e7822169eda5606340"> 1631</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA1_SDMADACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DMA1_SDMADACN_POS)) </span></div>
<div class="line"><a name="l01633"></a><span class="lineno"><a class="line" href="group___r_p_u___d_m_a1.html#ga35f418023bde9dddeb36729157f4fefb"> 1633</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA1_SDMAIACN_POS                    6 </span></div>
<div class="line"><a name="l01634"></a><span class="lineno"><a class="line" href="group___r_p_u___d_m_a1.html#ga879b8aa5d57bc9e0ecd6dd9acb3ff530"> 1634</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA1_SDMAIACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DMA1_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="group___r_p_u___d_m_a1.html#gaba5a75511874477669f2d57e0cc927b6"> 1636</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA1_CRYPTOACN_POS                   7 </span></div>
<div class="line"><a name="l01637"></a><span class="lineno"><a class="line" href="group___r_p_u___d_m_a1.html#ga450a3dea8838b14c0f59daa4501d812a"> 1637</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA1_CRYPTOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DMA1_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l01639"></a><span class="lineno"><a class="line" href="group___r_p_u___d_m_a1.html#ga83aeaa9a9a86234526a5c05345558b28"> 1639</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA1_SDIOACN_POS                     8 </span></div>
<div class="line"><a name="l01640"></a><span class="lineno"><a class="line" href="group___r_p_u___d_m_a1.html#gaf296c345707b1da22d834b49db286645"> 1640</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_DMA1_SDIOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_DMA1_SDIOACN_POS)) </span></div>
<div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_m_a.html#ga9e4db568a0ee380e49f2cd42dbe4645c"> 1650</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDMA_DMA0ACN_POS                     0 </span></div>
<div class="line"><a name="l01651"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_m_a.html#ga9d0c8fdbd4aa9d8784ab3fd44dab2361"> 1651</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDMA_DMA0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDMA_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l01653"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_m_a.html#ga2686f683f00112d193d9a539b3b62c70"> 1653</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDMA_DMA1ACN_POS                     1 </span></div>
<div class="line"><a name="l01654"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_m_a.html#gab9e870affb0a8e99b945390af4d52f18"> 1654</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDMA_DMA1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDMA_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l01656"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_m_a.html#ga98f55aee810176d44cceef96193464a2"> 1656</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDMA_USBACN_POS                      2 </span></div>
<div class="line"><a name="l01657"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_m_a.html#ga7a7b0af8cf6ed9741b22825497b03745"> 1657</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDMA_USBACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDMA_USBACN_POS)) </span></div>
<div class="line"><a name="l01659"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_m_a.html#ga50c25de38da8d036f87d774be7a6005c"> 1659</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDMA_SYS0ACN_POS                     3 </span></div>
<div class="line"><a name="l01660"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_m_a.html#gada1ce0639775ab7c5e6d2faa83cf6bb4"> 1660</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDMA_SYS0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDMA_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l01662"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_m_a.html#gaf5240aa575d4585be1adad3e00336c5c"> 1662</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDMA_SYS1ACN_POS                     4 </span></div>
<div class="line"><a name="l01663"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_m_a.html#ga7047287dc06f86e50b028dfffbbaa2f6"> 1663</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDMA_SYS1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDMA_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l01665"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_m_a.html#ga032c8f95c4c24e892e1ff5bd970cda51"> 1665</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDMA_SDMADACN_POS                    5 </span></div>
<div class="line"><a name="l01666"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_m_a.html#gadbd2b6b5523eae1f7b5de6deb396c4b6"> 1666</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDMA_SDMADACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDMA_SDMADACN_POS)) </span></div>
<div class="line"><a name="l01668"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_m_a.html#gad8532f6b6a4e1b1c1b629396c9e08a75"> 1668</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDMA_SDMAIACN_POS                    6 </span></div>
<div class="line"><a name="l01669"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_m_a.html#ga262290f224eb130208e998f4f176e2bb"> 1669</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDMA_SDMAIACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDMA_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l01671"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_m_a.html#gac5c52f44acd1161733be694da9850e45"> 1671</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDMA_CRYPTOACN_POS                   7 </span></div>
<div class="line"><a name="l01672"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_m_a.html#gaab7f883f4ddcbce67d884b61fce5ed73"> 1672</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDMA_CRYPTOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDMA_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l01674"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_m_a.html#ga7b1e32fca99bc9642f3f67a7a67abc33"> 1674</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDMA_SDIOACN_POS                     8 </span></div>
<div class="line"><a name="l01675"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_m_a.html#ga7c3b62d4736acb88a62d1f7bbba171f1"> 1675</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDMA_SDIOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDMA_SDIOACN_POS)) </span></div>
<div class="line"><a name="l01685"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_h_c_c_t_r_l.html#gad5de5c91ea21a84582aa2e59ac0b34f2"> 1685</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDHCCTRL_DMA0ACN_POS                 0 </span></div>
<div class="line"><a name="l01686"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_h_c_c_t_r_l.html#ga05e6d8504501cc9a55df6dd9df054d51"> 1686</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDHCCTRL_DMA0ACN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDHCCTRL_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l01688"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_h_c_c_t_r_l.html#gaa3d10ad11f2c3c3364ef3b7928be2e02"> 1688</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDHCCTRL_DMA1ACN_POS                 1 </span></div>
<div class="line"><a name="l01689"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_h_c_c_t_r_l.html#ga6e1c77b14e6db5cfa2bccc470c45ae94"> 1689</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDHCCTRL_DMA1ACN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDHCCTRL_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l01691"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_h_c_c_t_r_l.html#gab8f97a51c5c270e7805285c4f96b60b9"> 1691</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDHCCTRL_USBACN_POS                  2 </span></div>
<div class="line"><a name="l01692"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_h_c_c_t_r_l.html#ga95b2c653a5d0fa7d35a3ac034c154cd1"> 1692</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDHCCTRL_USBACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDHCCTRL_USBACN_POS)) </span></div>
<div class="line"><a name="l01694"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_h_c_c_t_r_l.html#gac4e7196e88e5186873681c870694ecd6"> 1694</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDHCCTRL_SYS0ACN_POS                 3 </span></div>
<div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_h_c_c_t_r_l.html#gaafa07d905c0c318cdfad51c63d4cddbb"> 1695</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDHCCTRL_SYS0ACN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDHCCTRL_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_h_c_c_t_r_l.html#ga28df6903b92f1d5239d93b570f27ddef"> 1697</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDHCCTRL_SYS1ACN_POS                 4 </span></div>
<div class="line"><a name="l01698"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_h_c_c_t_r_l.html#ga68b43247d6dca24ccacdbaa9453fd3a8"> 1698</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDHCCTRL_SYS1ACN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDHCCTRL_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l01700"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_h_c_c_t_r_l.html#gab9ddfbe2ae13a16829a041808c0f1b50"> 1700</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDHCCTRL_SDMADACN_POS                5 </span></div>
<div class="line"><a name="l01701"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_h_c_c_t_r_l.html#ga55961a126882b20e699f927184806180"> 1701</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDHCCTRL_SDMADACN                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDHCCTRL_SDMADACN_POS)) </span></div>
<div class="line"><a name="l01703"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_h_c_c_t_r_l.html#gad6f86438c38cab6fe23aaa6d16a73aa6"> 1703</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDHCCTRL_SDMAIACN_POS                6 </span></div>
<div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_h_c_c_t_r_l.html#gaa0609e9ead17b162e0bde52c3fbea3c1"> 1704</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDHCCTRL_SDMAIACN                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDHCCTRL_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l01706"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_h_c_c_t_r_l.html#gad776c64b800b8d752ee3fe748a876088"> 1706</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDHCCTRL_CRYPTOACN_POS               7 </span></div>
<div class="line"><a name="l01707"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_h_c_c_t_r_l.html#ga8533b460a44986e2f1fc3ec4bd2a13a0"> 1707</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDHCCTRL_CRYPTOACN                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDHCCTRL_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l01709"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_h_c_c_t_r_l.html#ga122038524b3351fb39588b2e83219f02"> 1709</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDHCCTRL_SDIOACN_POS                 8 </span></div>
<div class="line"><a name="l01710"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_h_c_c_t_r_l.html#gaad9e9b1cbe2bad1ece794af25d1bcfab"> 1710</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDHCCTRL_SDIOACN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDHCCTRL_SDIOACN_POS)) </span></div>
<div class="line"><a name="l01720"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_r.html#gae530a9d2c6bc6c335192088970b2c739"> 1720</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXR_DMA0ACN_POS                    0 </span></div>
<div class="line"><a name="l01721"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_r.html#ga0dd5ec9057d8816d777eae17481bf168"> 1721</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXR_DMA0ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXR_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l01723"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_r.html#gaeb58c24e428362debfffcf001f190f85"> 1723</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXR_DMA1ACN_POS                    1 </span></div>
<div class="line"><a name="l01724"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_r.html#ga53b3880fafc88af82cb845decc37e558"> 1724</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXR_DMA1ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXR_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l01726"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_r.html#ga8a0c4edee2bb88cb0ebf4c757ca6fec8"> 1726</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXR_USBACN_POS                     2 </span></div>
<div class="line"><a name="l01727"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_r.html#ga385389b29eb71d8546f183aee74e13ab"> 1727</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXR_USBACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXR_USBACN_POS)) </span></div>
<div class="line"><a name="l01729"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_r.html#ga47ba639eade3778abb1cb030414bacbb"> 1729</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXR_SYS0ACN_POS                    3 </span></div>
<div class="line"><a name="l01730"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_r.html#ga0a834fb5719894bf020b835228aeac3e"> 1730</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXR_SYS0ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXR_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l01732"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_r.html#gac76478a9bc542fc65a46ad082a129959"> 1732</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXR_SYS1ACN_POS                    4 </span></div>
<div class="line"><a name="l01733"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_r.html#ga58b212a3ca5cf5d5f7f87860df2ecdf7"> 1733</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXR_SYS1ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXR_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l01735"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_r.html#gaadf3743337d6c4df541537600185a8ab"> 1735</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXR_SDMADACN_POS                   5 </span></div>
<div class="line"><a name="l01736"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_r.html#ga11a2c1e0e447ee1ea5a5010cc8fd4a22"> 1736</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXR_SDMADACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXR_SDMADACN_POS)) </span></div>
<div class="line"><a name="l01738"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_r.html#ga85530bc19004771dd32f4e32ab3e6a20"> 1738</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXR_SDMAIACN_POS                   6 </span></div>
<div class="line"><a name="l01739"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_r.html#gaf680abbc13ef604c0f80791fee7722fd"> 1739</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXR_SDMAIACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXR_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l01741"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_r.html#gaa861e2a52c3ca5d7c39224179d44be16"> 1741</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXR_CRYPTOACN_POS                  7 </span></div>
<div class="line"><a name="l01742"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_r.html#gadf6b38a782f8acc890b2a3f5f9dba315"> 1742</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXR_CRYPTOACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXR_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l01744"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_r.html#ga159032df3d2c6968d42ff0ca0fe16661"> 1744</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXR_SDIOACN_POS                    8 </span></div>
<div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_r.html#ga2b779ba0f2fb3fc36bb7326f70d29fdc"> 1745</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXR_SDIOACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXR_SDIOACN_POS)) </span></div>
<div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="group___r_p_u___p_t_g___b_u_s0.html#gae4cc810f5b673d7b7598393cc3d6afcd"> 1755</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PTG_BUS0_DMA0ACN_POS                 0 </span></div>
<div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="group___r_p_u___p_t_g___b_u_s0.html#ga98c67d4f1384e2917a2be3867f919021"> 1756</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PTG_BUS0_DMA0ACN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_PTG_BUS0_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l01758"></a><span class="lineno"><a class="line" href="group___r_p_u___p_t_g___b_u_s0.html#ga2201327d23e5de7e44387bdbca36a6fb"> 1758</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PTG_BUS0_DMA1ACN_POS                 1 </span></div>
<div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="group___r_p_u___p_t_g___b_u_s0.html#gade5f0e0ad2054208f351bf886c3bc343"> 1759</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PTG_BUS0_DMA1ACN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_PTG_BUS0_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l01761"></a><span class="lineno"><a class="line" href="group___r_p_u___p_t_g___b_u_s0.html#ga2e13e520b38d803bc5a5393a696b43e1"> 1761</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PTG_BUS0_USBACN_POS                  2 </span></div>
<div class="line"><a name="l01762"></a><span class="lineno"><a class="line" href="group___r_p_u___p_t_g___b_u_s0.html#gaebe032b4061021cd0afcd1781559a878"> 1762</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PTG_BUS0_USBACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_PTG_BUS0_USBACN_POS)) </span></div>
<div class="line"><a name="l01764"></a><span class="lineno"><a class="line" href="group___r_p_u___p_t_g___b_u_s0.html#ga8dc2bc55a8c39ed2ea5507f53e896cc5"> 1764</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PTG_BUS0_SYS0ACN_POS                 3 </span></div>
<div class="line"><a name="l01765"></a><span class="lineno"><a class="line" href="group___r_p_u___p_t_g___b_u_s0.html#ga4505a9a805cf94539f49a9b970cf69d3"> 1765</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PTG_BUS0_SYS0ACN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_PTG_BUS0_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l01767"></a><span class="lineno"><a class="line" href="group___r_p_u___p_t_g___b_u_s0.html#ga099c4d3fd1bc4c7bbe700bd3aea83260"> 1767</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PTG_BUS0_SYS1ACN_POS                 4 </span></div>
<div class="line"><a name="l01768"></a><span class="lineno"><a class="line" href="group___r_p_u___p_t_g___b_u_s0.html#ga5ddd4938860b9900a29a18f63b7740ab"> 1768</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PTG_BUS0_SYS1ACN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_PTG_BUS0_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l01770"></a><span class="lineno"><a class="line" href="group___r_p_u___p_t_g___b_u_s0.html#ga1198bd6462072ad4e07ab8946de4ff8a"> 1770</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PTG_BUS0_SDMADACN_POS                5 </span></div>
<div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="group___r_p_u___p_t_g___b_u_s0.html#ga0e7f7fe593f13340953d8deb2ea14d30"> 1771</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PTG_BUS0_SDMADACN                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_PTG_BUS0_SDMADACN_POS)) </span></div>
<div class="line"><a name="l01773"></a><span class="lineno"><a class="line" href="group___r_p_u___p_t_g___b_u_s0.html#ga9d0ee81745a5e4463dfdee2724e54258"> 1773</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PTG_BUS0_SDMAIACN_POS                6 </span></div>
<div class="line"><a name="l01774"></a><span class="lineno"><a class="line" href="group___r_p_u___p_t_g___b_u_s0.html#ga41ca5f70090e4f15fef126af16e82fd6"> 1774</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PTG_BUS0_SDMAIACN                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_PTG_BUS0_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l01776"></a><span class="lineno"><a class="line" href="group___r_p_u___p_t_g___b_u_s0.html#ga9ebd7fa118317badf5af0282455f79ba"> 1776</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PTG_BUS0_CRYPTOACN_POS               7 </span></div>
<div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="group___r_p_u___p_t_g___b_u_s0.html#ga2b7b228653a8d74d0dc64e5cdf16dded"> 1777</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PTG_BUS0_CRYPTOACN                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_PTG_BUS0_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l01779"></a><span class="lineno"><a class="line" href="group___r_p_u___p_t_g___b_u_s0.html#gaf549f7e8bc510e4aa385f7eb0c189880"> 1779</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PTG_BUS0_SDIOACN_POS                 8 </span></div>
<div class="line"><a name="l01780"></a><span class="lineno"><a class="line" href="group___r_p_u___p_t_g___b_u_s0.html#ga045d6319cbf95ba62b42789984045fbe"> 1780</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_PTG_BUS0_SDIOACN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_PTG_BUS0_SDIOACN_POS)) </span></div>
<div class="line"><a name="l01790"></a><span class="lineno"><a class="line" href="group___r_p_u___o_w_m.html#gacf0ffa1f074dfb058db0f5c7303b2ffc"> 1790</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_OWM_DMA0ACN_POS                      0 </span></div>
<div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="group___r_p_u___o_w_m.html#ga3b82b473679baa026cb6e52ef0b44e59"> 1791</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_OWM_DMA0ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_OWM_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l01793"></a><span class="lineno"><a class="line" href="group___r_p_u___o_w_m.html#ga8ebf386f7d4eea8632060874e64d07c8"> 1793</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_OWM_DMA1ACN_POS                      1 </span></div>
<div class="line"><a name="l01794"></a><span class="lineno"><a class="line" href="group___r_p_u___o_w_m.html#ga169c5a108c7b8469b39f28c1137ef1e1"> 1794</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_OWM_DMA1ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_OWM_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l01796"></a><span class="lineno"><a class="line" href="group___r_p_u___o_w_m.html#ga562a29e3664558c4f642253c0c0ad9af"> 1796</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_OWM_USBACN_POS                       2 </span></div>
<div class="line"><a name="l01797"></a><span class="lineno"><a class="line" href="group___r_p_u___o_w_m.html#ga6654b679741d53197bf672c4b5ac0e9c"> 1797</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_OWM_USBACN                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_OWM_USBACN_POS)) </span></div>
<div class="line"><a name="l01799"></a><span class="lineno"><a class="line" href="group___r_p_u___o_w_m.html#ga5adc4da10831d4bb624387b2f893b281"> 1799</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_OWM_SYS0ACN_POS                      3 </span></div>
<div class="line"><a name="l01800"></a><span class="lineno"><a class="line" href="group___r_p_u___o_w_m.html#ga354d50fa0c2386f3911fa191f7f15cb9"> 1800</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_OWM_SYS0ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_OWM_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l01802"></a><span class="lineno"><a class="line" href="group___r_p_u___o_w_m.html#ga8ad9ed4b7fd5f844e75ffe8231424584"> 1802</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_OWM_SYS1ACN_POS                      4 </span></div>
<div class="line"><a name="l01803"></a><span class="lineno"><a class="line" href="group___r_p_u___o_w_m.html#ga40d3122d9fbf1dc215f6b14859331d7a"> 1803</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_OWM_SYS1ACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_OWM_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l01805"></a><span class="lineno"><a class="line" href="group___r_p_u___o_w_m.html#gaf4a9226601db132059c4b4dd87a38ca1"> 1805</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_OWM_SDMADACN_POS                     5 </span></div>
<div class="line"><a name="l01806"></a><span class="lineno"><a class="line" href="group___r_p_u___o_w_m.html#ga987a2cb401253f19339a1e46ffcfe850"> 1806</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_OWM_SDMADACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_OWM_SDMADACN_POS)) </span></div>
<div class="line"><a name="l01808"></a><span class="lineno"><a class="line" href="group___r_p_u___o_w_m.html#ga485ebafd212ca01976ef0d681939e220"> 1808</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_OWM_SDMAIACN_POS                     6 </span></div>
<div class="line"><a name="l01809"></a><span class="lineno"><a class="line" href="group___r_p_u___o_w_m.html#gac0d9d8abf26182776fd42bd105fba49c"> 1809</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_OWM_SDMAIACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_OWM_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l01811"></a><span class="lineno"><a class="line" href="group___r_p_u___o_w_m.html#ga7245d8df0d9fcda03c38506268cd9cf7"> 1811</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_OWM_CRYPTOACN_POS                    7 </span></div>
<div class="line"><a name="l01812"></a><span class="lineno"><a class="line" href="group___r_p_u___o_w_m.html#ga94c0561f48ada11ae54021149b325b2e"> 1812</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_OWM_CRYPTOACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_OWM_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l01814"></a><span class="lineno"><a class="line" href="group___r_p_u___o_w_m.html#ga12393078f2ecdcd023eb9de651d23682"> 1814</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_OWM_SDIOACN_POS                      8 </span></div>
<div class="line"><a name="l01815"></a><span class="lineno"><a class="line" href="group___r_p_u___o_w_m.html#ga210735e35fe23579f0c5d93d3c0285f3"> 1815</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_OWM_SDIOACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_OWM_SDIOACN_POS)) </span></div>
<div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="group___r_p_u___s_e_m_a.html#gad839e6656bcfa864acb5b923bf86e597"> 1825</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SEMA_DMA0ACN_POS                     0 </span></div>
<div class="line"><a name="l01826"></a><span class="lineno"><a class="line" href="group___r_p_u___s_e_m_a.html#gadc225d8fb33d684120fbcfd1dcf0a0cf"> 1826</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SEMA_DMA0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SEMA_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l01828"></a><span class="lineno"><a class="line" href="group___r_p_u___s_e_m_a.html#ga3601eb8bf270d822166ed7c3e5aba13c"> 1828</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SEMA_DMA1ACN_POS                     1 </span></div>
<div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="group___r_p_u___s_e_m_a.html#ga40be1fa2a460bbe958a98808bfc64c85"> 1829</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SEMA_DMA1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SEMA_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="group___r_p_u___s_e_m_a.html#gacd2a5d6215fb39441524822cd37a1570"> 1831</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SEMA_USBACN_POS                      2 </span></div>
<div class="line"><a name="l01832"></a><span class="lineno"><a class="line" href="group___r_p_u___s_e_m_a.html#ga2dfcf705a51f8da27c3fb26af521c001"> 1832</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SEMA_USBACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SEMA_USBACN_POS)) </span></div>
<div class="line"><a name="l01834"></a><span class="lineno"><a class="line" href="group___r_p_u___s_e_m_a.html#ga587a0885cf30ebddc88af549a911330b"> 1834</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SEMA_SYS0ACN_POS                     3 </span></div>
<div class="line"><a name="l01835"></a><span class="lineno"><a class="line" href="group___r_p_u___s_e_m_a.html#ga48d7f36747f0c548673aec48d8dbbfe3"> 1835</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SEMA_SYS0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SEMA_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l01837"></a><span class="lineno"><a class="line" href="group___r_p_u___s_e_m_a.html#gaf5e849609b45fac19f0591625723f9bd"> 1837</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SEMA_SYS1ACN_POS                     4 </span></div>
<div class="line"><a name="l01838"></a><span class="lineno"><a class="line" href="group___r_p_u___s_e_m_a.html#gaf553f80ed0e2a02388a4a28d054e90ec"> 1838</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SEMA_SYS1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SEMA_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l01840"></a><span class="lineno"><a class="line" href="group___r_p_u___s_e_m_a.html#ga18422e3e08ab661c93c766f207dd0eca"> 1840</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SEMA_SDMADACN_POS                    5 </span></div>
<div class="line"><a name="l01841"></a><span class="lineno"><a class="line" href="group___r_p_u___s_e_m_a.html#ga33b90180db00a2f3eae25528ec57fa1d"> 1841</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SEMA_SDMADACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SEMA_SDMADACN_POS)) </span></div>
<div class="line"><a name="l01843"></a><span class="lineno"><a class="line" href="group___r_p_u___s_e_m_a.html#ga68b32a99ebc64348211fbdb7cd4425d6"> 1843</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SEMA_SDMAIACN_POS                    6 </span></div>
<div class="line"><a name="l01844"></a><span class="lineno"><a class="line" href="group___r_p_u___s_e_m_a.html#ga63fb375b59c7dad6ec6f4a70de0cc67f"> 1844</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SEMA_SDMAIACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SEMA_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l01846"></a><span class="lineno"><a class="line" href="group___r_p_u___s_e_m_a.html#ga151bbc937135ddecb0fb701e3fe6259a"> 1846</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SEMA_CRYPTOACN_POS                   7 </span></div>
<div class="line"><a name="l01847"></a><span class="lineno"><a class="line" href="group___r_p_u___s_e_m_a.html#ga127aec806999623d2bdc624e5c35aada"> 1847</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SEMA_CRYPTOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SEMA_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l01849"></a><span class="lineno"><a class="line" href="group___r_p_u___s_e_m_a.html#ga460ae167213cffb2623ed99de41498b3"> 1849</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SEMA_SDIOACN_POS                     8 </span></div>
<div class="line"><a name="l01850"></a><span class="lineno"><a class="line" href="group___r_p_u___s_e_m_a.html#ga06e711476fadb3e483d85b04121aacb8"> 1850</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SEMA_SDIOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SEMA_SDIOACN_POS)) </span></div>
<div class="line"><a name="l01860"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t0.html#gac91a10f54ce8ca670dd985e70c792f60"> 1860</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART0_DMA0ACN_POS                    0 </span></div>
<div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t0.html#ga259231c9fdc4ee5742ca4790663aef98"> 1861</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART0_DMA0ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART0_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l01863"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t0.html#ga5f4898e494ac7114e1fe37b9770c49c5"> 1863</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART0_DMA1ACN_POS                    1 </span></div>
<div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t0.html#gac573088d6bc80992f2954adfc3c1fd06"> 1864</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART0_DMA1ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART0_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l01866"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t0.html#ga4ef2dab23320eb30070b8aae40e118fc"> 1866</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART0_USBACN_POS                     2 </span></div>
<div class="line"><a name="l01867"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t0.html#ga58606600b22c9a8af7b0c3a30f6a9270"> 1867</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART0_USBACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART0_USBACN_POS)) </span></div>
<div class="line"><a name="l01869"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t0.html#gabc70702897811f9fed5c7c720c39d7a1"> 1869</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART0_SYS0ACN_POS                    3 </span></div>
<div class="line"><a name="l01870"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t0.html#ga3244c065baba0c2c4f2266fede5a6394"> 1870</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART0_SYS0ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART0_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l01872"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t0.html#gae893b5d1213e1e94a24c9b56ed26a39b"> 1872</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART0_SYS1ACN_POS                    4 </span></div>
<div class="line"><a name="l01873"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t0.html#gab2d75648fcc1b1054b59cab44adf5bff"> 1873</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART0_SYS1ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART0_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l01875"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t0.html#gac66a3f1fdcf74768933c415610bc1aea"> 1875</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART0_SDMADACN_POS                   5 </span></div>
<div class="line"><a name="l01876"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t0.html#ga58132e72fcf3d6524e2eeb6221a2e133"> 1876</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART0_SDMADACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART0_SDMADACN_POS)) </span></div>
<div class="line"><a name="l01878"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t0.html#gae3a485e9b25a902296acb37735b3919b"> 1878</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART0_SDMAIACN_POS                   6 </span></div>
<div class="line"><a name="l01879"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t0.html#ga96283394db993675cd0554c5f2aba21e"> 1879</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART0_SDMAIACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART0_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l01881"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t0.html#ga1d03a9fb644e7d0a4773cb7b43e05db8"> 1881</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART0_CRYPTOACN_POS                  7 </span></div>
<div class="line"><a name="l01882"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t0.html#ga420a8893e5c8e66ff47d7c42e6dc6711"> 1882</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART0_CRYPTOACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART0_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l01884"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t0.html#gaa343cea179696abf1cd95405567fa7d9"> 1884</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART0_SDIOACN_POS                    8 </span></div>
<div class="line"><a name="l01885"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t0.html#ga5a0bf04464ab4a155810e9f73cd14441"> 1885</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART0_SDIOACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART0_SDIOACN_POS)) </span></div>
<div class="line"><a name="l01895"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t1.html#gaaf7f45ffaf6b32bcf63756fa7e9ca029"> 1895</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART1_DMA0ACN_POS                    0 </span></div>
<div class="line"><a name="l01896"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t1.html#gab8f6dee986f45d564e532a8ad9ff46ea"> 1896</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART1_DMA0ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART1_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l01898"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t1.html#ga983d82baec14eb71ec044517f48bf48a"> 1898</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART1_DMA1ACN_POS                    1 </span></div>
<div class="line"><a name="l01899"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t1.html#ga5510d182bd23dd06c379b9c1a6faed0b"> 1899</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART1_DMA1ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART1_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l01901"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t1.html#ga8e0305f6bf9d0965a62ac8ca6a5d867e"> 1901</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART1_USBACN_POS                     2 </span></div>
<div class="line"><a name="l01902"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t1.html#gae89423f07dd7ab2e234a0e9470d9a954"> 1902</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART1_USBACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART1_USBACN_POS)) </span></div>
<div class="line"><a name="l01904"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t1.html#gaa9dbf33fea2ff661315ee1c18aead88b"> 1904</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART1_SYS0ACN_POS                    3 </span></div>
<div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t1.html#ga4ec63d315e71cd78e5725034cd60e506"> 1905</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART1_SYS0ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART1_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l01907"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t1.html#ga7d87b9929add9b3b823962040cbfc463"> 1907</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART1_SYS1ACN_POS                    4 </span></div>
<div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t1.html#gab29c0859582767a4ce4d5e2a21b53be8"> 1908</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART1_SYS1ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART1_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t1.html#ga7d1cd1000b3c7a558b2c438126b14d35"> 1910</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART1_SDMADACN_POS                   5 </span></div>
<div class="line"><a name="l01911"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t1.html#gaa40054936c85ab383e16c553ac69b671"> 1911</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART1_SDMADACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART1_SDMADACN_POS)) </span></div>
<div class="line"><a name="l01913"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t1.html#ga534270a51f1c683816e22b9c9b8550c3"> 1913</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART1_SDMAIACN_POS                   6 </span></div>
<div class="line"><a name="l01914"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t1.html#gae31eb68280ae161f9b3d359ed1d6c958"> 1914</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART1_SDMAIACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART1_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l01916"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t1.html#gabcd0d9555a00bc1eeacd730158d63ed6"> 1916</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART1_CRYPTOACN_POS                  7 </span></div>
<div class="line"><a name="l01917"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t1.html#ga44cdff4aaf5d09f8eba112d65fad5f82"> 1917</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART1_CRYPTOACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART1_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t1.html#ga34cf0f514b57fb2eca440ce077c62c24"> 1919</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART1_SDIOACN_POS                    8 </span></div>
<div class="line"><a name="l01920"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t1.html#ga95c875794d87305bea54368f6e97dbb7"> 1920</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART1_SDIOACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART1_SDIOACN_POS)) </span></div>
<div class="line"><a name="l01930"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t2.html#ga8142275d8923cc8858bebd48a4abeb1e"> 1930</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART2_DMA0ACN_POS                    0 </span></div>
<div class="line"><a name="l01931"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t2.html#gaebda61867d08ba453ba449bb28401a9e"> 1931</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART2_DMA0ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART2_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l01933"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t2.html#gab53b20c172a2731a3bb81e7b7507925d"> 1933</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART2_DMA1ACN_POS                    1 </span></div>
<div class="line"><a name="l01934"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t2.html#ga1bd1026e132f773fdc248f7691d01ec2"> 1934</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART2_DMA1ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART2_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l01936"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t2.html#gabea2137f01df4a2fff71f682cb1d8689"> 1936</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART2_USBACN_POS                     2 </span></div>
<div class="line"><a name="l01937"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t2.html#ga87facbf169acf917cfb13b2c77ec1e68"> 1937</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART2_USBACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART2_USBACN_POS)) </span></div>
<div class="line"><a name="l01939"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t2.html#ga3fec2db09d3b7132f7285af4d693b537"> 1939</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART2_SYS0ACN_POS                    3 </span></div>
<div class="line"><a name="l01940"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t2.html#gae83ad07cc6f7cab5e0119aa180d87574"> 1940</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART2_SYS0ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART2_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l01942"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t2.html#gad9ed21fb99b367306f594f29043feda0"> 1942</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART2_SYS1ACN_POS                    4 </span></div>
<div class="line"><a name="l01943"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t2.html#gae1c3f065c46655962ef4a57666b49777"> 1943</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART2_SYS1ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART2_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l01945"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t2.html#ga1be38ceb7b14c9512742346af543aee0"> 1945</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART2_SDMADACN_POS                   5 </span></div>
<div class="line"><a name="l01946"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t2.html#ga7eea78f38b68f384c46208fd4b4decf3"> 1946</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART2_SDMADACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART2_SDMADACN_POS)) </span></div>
<div class="line"><a name="l01948"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t2.html#gadbbcd1774979946a01b94099c780d5fb"> 1948</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART2_SDMAIACN_POS                   6 </span></div>
<div class="line"><a name="l01949"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t2.html#ga8cfcc7a4839db9ba2ee9e12bd8b8f597"> 1949</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART2_SDMAIACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART2_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l01951"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t2.html#ga70eb9c22e47f37292c9d8afb72f113eb"> 1951</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART2_CRYPTOACN_POS                  7 </span></div>
<div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t2.html#gab7d657010c7500f49d9ab93ff0d28049"> 1952</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART2_CRYPTOACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART2_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l01954"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t2.html#gaa359bf4bdf8df1ae690bc06d5e53dd2e"> 1954</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART2_SDIOACN_POS                    8 </span></div>
<div class="line"><a name="l01955"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t2.html#gae9b66870dd58ecf76bd49eaeee641b51"> 1955</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_UART2_SDIOACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_UART2_SDIOACN_POS)) </span></div>
<div class="line"><a name="l01965"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i1.html#gab9596fbb50fadecfefe82e73cf9a0750"> 1965</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI1_DMA0ACN_POS                     0 </span></div>
<div class="line"><a name="l01966"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i1.html#gaad36bcd99f67bac98c99c291c076c018"> 1966</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI1_DMA0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPI1_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l01968"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i1.html#ga5a2b0d8cb1b8df842812720706b2319b"> 1968</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI1_DMA1ACN_POS                     1 </span></div>
<div class="line"><a name="l01969"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i1.html#ga7eadd7192ea430fa666bc3ff058e0033"> 1969</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI1_DMA1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPI1_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l01971"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i1.html#gad7c87e4f071e0c9116c27e995f83234b"> 1971</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI1_USBACN_POS                      2 </span></div>
<div class="line"><a name="l01972"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i1.html#ga38a89d938bab3c82e71c23a2c524f5ce"> 1972</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI1_USBACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPI1_USBACN_POS)) </span></div>
<div class="line"><a name="l01974"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i1.html#ga5f3beb3da8c0a4263e4c4f45d9d35724"> 1974</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI1_SYS0ACN_POS                     3 </span></div>
<div class="line"><a name="l01975"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i1.html#ga81ca1f9894eb4035e5f4eb299d3f0718"> 1975</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI1_SYS0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPI1_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l01977"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i1.html#ga038eb1c7ffcc1f6dca622ae609f0aba8"> 1977</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI1_SYS1ACN_POS                     4 </span></div>
<div class="line"><a name="l01978"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i1.html#ga1324b694da2da7680964ab2c520310d3"> 1978</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI1_SYS1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPI1_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l01980"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i1.html#gaf87ea99237bf3bbb53c5a27202568325"> 1980</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI1_SDMADACN_POS                    5 </span></div>
<div class="line"><a name="l01981"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i1.html#gab70ba4a1c867fd7a4acd96a778572a00"> 1981</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI1_SDMADACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPI1_SDMADACN_POS)) </span></div>
<div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i1.html#ga8ed9719734c7bedf7056332983bd8100"> 1983</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI1_SDMAIACN_POS                    6 </span></div>
<div class="line"><a name="l01984"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i1.html#gac5db6cc84e1082e3e4135e39809f9e89"> 1984</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI1_SDMAIACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPI1_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l01986"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i1.html#ga54e2fd39ea2dbea74853699c7c17fc89"> 1986</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI1_CRYPTOACN_POS                   7 </span></div>
<div class="line"><a name="l01987"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i1.html#ga7e976867ad5c75c1d3c97e3d68b5defa"> 1987</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI1_CRYPTOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPI1_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l01989"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i1.html#ga0af7df04c6bf5a3b1bdd4af39a6abdc6"> 1989</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI1_SDIOACN_POS                     8 </span></div>
<div class="line"><a name="l01990"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i1.html#ga15909461b416ca3a5fc906f7f82a3d4e"> 1990</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI1_SDIOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPI1_SDIOACN_POS)) </span></div>
<div class="line"><a name="l02000"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i2.html#ga4ea090b5de1e03c18a4d5022646d1d32"> 2000</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI2_DMA0ACN_POS                     0 </span></div>
<div class="line"><a name="l02001"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i2.html#gaf8380c91b9d6ff9c7899fa33a5f43250"> 2001</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI2_DMA0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPI2_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l02003"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i2.html#gae6a05a92dcb523a6398f5f9cbeeed501"> 2003</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI2_DMA1ACN_POS                     1 </span></div>
<div class="line"><a name="l02004"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i2.html#ga11a0722d4f151cd10a379955046161fc"> 2004</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI2_DMA1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPI2_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l02006"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i2.html#ga4fc1382254c20a253140cb4f14158fb9"> 2006</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI2_USBACN_POS                      2 </span></div>
<div class="line"><a name="l02007"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i2.html#gaab1bd14dc84246355b2633d672f0821c"> 2007</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI2_USBACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPI2_USBACN_POS)) </span></div>
<div class="line"><a name="l02009"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i2.html#gaa03def6b53fb10877f921e884ed0ce70"> 2009</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI2_SYS0ACN_POS                     3 </span></div>
<div class="line"><a name="l02010"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i2.html#gab07f01f368bdd164e0a2b291690a7d13"> 2010</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI2_SYS0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPI2_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l02012"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i2.html#ga7a48f2ac53fbcb68851645df972bc8aa"> 2012</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI2_SYS1ACN_POS                     4 </span></div>
<div class="line"><a name="l02013"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i2.html#gaaa67c823eadcd2d3654be063d448a64e"> 2013</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI2_SYS1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPI2_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l02015"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i2.html#ga7453cba92fb226cb82682a0d34a440b9"> 2015</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI2_SDMADACN_POS                    5 </span></div>
<div class="line"><a name="l02016"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i2.html#gaf42251ca73c1295eaeaafd690af71914"> 2016</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI2_SDMADACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPI2_SDMADACN_POS)) </span></div>
<div class="line"><a name="l02018"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i2.html#gac03df3ff798c7fdb15601f051adb3fb0"> 2018</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI2_SDMAIACN_POS                    6 </span></div>
<div class="line"><a name="l02019"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i2.html#gab82d1cae9bcbbfca2d4876664b387ebb"> 2019</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI2_SDMAIACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPI2_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l02021"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i2.html#ga03e5ece28999d18b6e1ed31c138d8f33"> 2021</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI2_CRYPTOACN_POS                   7 </span></div>
<div class="line"><a name="l02022"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i2.html#ga1c6d44e82c0f9bafd59417bba8148796"> 2022</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI2_CRYPTOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPI2_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l02024"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i2.html#ga1880a4168c0d3e73fbd70e30191953fe"> 2024</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI2_SDIOACN_POS                     8 </span></div>
<div class="line"><a name="l02025"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i2.html#ga237a55528cf67eaa4354cfbe13eccc49"> 2025</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI2_SDIOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPI2_SDIOACN_POS)) </span></div>
<div class="line"><a name="l02035"></a><span class="lineno"><a class="line" href="group___r_p_u___a_u_d_i_o.html#gaee8e89ece9fa2f2d943634d11fe29902"> 2035</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_AUDIO_DMA0ACN_POS                    0 </span></div>
<div class="line"><a name="l02036"></a><span class="lineno"><a class="line" href="group___r_p_u___a_u_d_i_o.html#ga3685264e241376b152460548d7d73702"> 2036</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_AUDIO_DMA0ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_AUDIO_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l02038"></a><span class="lineno"><a class="line" href="group___r_p_u___a_u_d_i_o.html#gaea8a90bd33cc2bc7f67da13854bc7d4b"> 2038</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_AUDIO_DMA1ACN_POS                    1 </span></div>
<div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="group___r_p_u___a_u_d_i_o.html#ga228649976a7406dcae395229ef6c7214"> 2039</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_AUDIO_DMA1ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_AUDIO_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l02041"></a><span class="lineno"><a class="line" href="group___r_p_u___a_u_d_i_o.html#gafe9e7429f5e6e2b50f3b0b69f51f172f"> 2041</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_AUDIO_USBACN_POS                     2 </span></div>
<div class="line"><a name="l02042"></a><span class="lineno"><a class="line" href="group___r_p_u___a_u_d_i_o.html#ga390f291494a115dc03a41f3490f727ef"> 2042</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_AUDIO_USBACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_AUDIO_USBACN_POS)) </span></div>
<div class="line"><a name="l02044"></a><span class="lineno"><a class="line" href="group___r_p_u___a_u_d_i_o.html#ga2d69a17086b1d71e3fb0ae9112af9657"> 2044</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_AUDIO_SYS0ACN_POS                    3 </span></div>
<div class="line"><a name="l02045"></a><span class="lineno"><a class="line" href="group___r_p_u___a_u_d_i_o.html#gaa34730052edba6ce24f897a90794d16d"> 2045</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_AUDIO_SYS0ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_AUDIO_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="group___r_p_u___a_u_d_i_o.html#gab0b54413e43a9f5dc06f35c75bd1f295"> 2047</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_AUDIO_SYS1ACN_POS                    4 </span></div>
<div class="line"><a name="l02048"></a><span class="lineno"><a class="line" href="group___r_p_u___a_u_d_i_o.html#ga175107d6c2e8715736eef724ba0decb6"> 2048</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_AUDIO_SYS1ACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_AUDIO_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l02050"></a><span class="lineno"><a class="line" href="group___r_p_u___a_u_d_i_o.html#ga800cac5ddf6303662cf8e553159e772d"> 2050</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_AUDIO_SDMADACN_POS                   5 </span></div>
<div class="line"><a name="l02051"></a><span class="lineno"><a class="line" href="group___r_p_u___a_u_d_i_o.html#ga583a3f12607bd223195237d3f523211d"> 2051</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_AUDIO_SDMADACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_AUDIO_SDMADACN_POS)) </span></div>
<div class="line"><a name="l02053"></a><span class="lineno"><a class="line" href="group___r_p_u___a_u_d_i_o.html#gaa319f042c382cebb2468d08d9cb33331"> 2053</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_AUDIO_SDMAIACN_POS                   6 </span></div>
<div class="line"><a name="l02054"></a><span class="lineno"><a class="line" href="group___r_p_u___a_u_d_i_o.html#ga8629187b36c026890d31daedbe04b091"> 2054</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_AUDIO_SDMAIACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_AUDIO_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l02056"></a><span class="lineno"><a class="line" href="group___r_p_u___a_u_d_i_o.html#ga4ac3da3d7afb79fdbddfd5dde8a78c88"> 2056</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_AUDIO_CRYPTOACN_POS                  7 </span></div>
<div class="line"><a name="l02057"></a><span class="lineno"><a class="line" href="group___r_p_u___a_u_d_i_o.html#gaae60bf5f1a71f4d5deeba73a72f719cd"> 2057</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_AUDIO_CRYPTOACN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_AUDIO_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l02059"></a><span class="lineno"><a class="line" href="group___r_p_u___a_u_d_i_o.html#ga0bdb627a2ab9a939d24ea0f66b4f26ef"> 2059</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_AUDIO_SDIOACN_POS                    8 </span></div>
<div class="line"><a name="l02060"></a><span class="lineno"><a class="line" href="group___r_p_u___a_u_d_i_o.html#ga1e37c86c7f5e17cfdc0c350a58187a2d"> 2060</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_AUDIO_SDIOACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_AUDIO_SDIOACN_POS)) </span></div>
<div class="line"><a name="l02070"></a><span class="lineno"><a class="line" href="group___r_p_u___t_r_n_g.html#gad801b09c8e1233918f76c2cbe884fc78"> 2070</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TRNG_DMA0ACN_POS                     0 </span></div>
<div class="line"><a name="l02071"></a><span class="lineno"><a class="line" href="group___r_p_u___t_r_n_g.html#ga6814dc8776d8d7f8ccad572bcda587cc"> 2071</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TRNG_DMA0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TRNG_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l02073"></a><span class="lineno"><a class="line" href="group___r_p_u___t_r_n_g.html#gadbd2f10999e4aa3901cd3230aff888d0"> 2073</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TRNG_DMA1ACN_POS                     1 </span></div>
<div class="line"><a name="l02074"></a><span class="lineno"><a class="line" href="group___r_p_u___t_r_n_g.html#ga487da76645221c9d68f42f6b9526af46"> 2074</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TRNG_DMA1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TRNG_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l02076"></a><span class="lineno"><a class="line" href="group___r_p_u___t_r_n_g.html#gaff8ea21c34d572148b206ee0fab6552e"> 2076</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TRNG_USBACN_POS                      2 </span></div>
<div class="line"><a name="l02077"></a><span class="lineno"><a class="line" href="group___r_p_u___t_r_n_g.html#ga432f37df792593d95da5dbc00872f2ca"> 2077</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TRNG_USBACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TRNG_USBACN_POS)) </span></div>
<div class="line"><a name="l02079"></a><span class="lineno"><a class="line" href="group___r_p_u___t_r_n_g.html#ga95324901d39b0ad6baca4c8fdb737979"> 2079</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TRNG_SYS0ACN_POS                     3 </span></div>
<div class="line"><a name="l02080"></a><span class="lineno"><a class="line" href="group___r_p_u___t_r_n_g.html#gacf7d1b9ca36d5dcd628c79f0df775dcb"> 2080</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TRNG_SYS0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TRNG_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l02082"></a><span class="lineno"><a class="line" href="group___r_p_u___t_r_n_g.html#ga88ca992464198d232e6c874e228bc99a"> 2082</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TRNG_SYS1ACN_POS                     4 </span></div>
<div class="line"><a name="l02083"></a><span class="lineno"><a class="line" href="group___r_p_u___t_r_n_g.html#ga89b6cfa1d6971fa27c3b094e35472328"> 2083</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TRNG_SYS1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TRNG_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l02085"></a><span class="lineno"><a class="line" href="group___r_p_u___t_r_n_g.html#ga3fa704a4ec82280641b41e6b729d4b1a"> 2085</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TRNG_SDMADACN_POS                    5 </span></div>
<div class="line"><a name="l02086"></a><span class="lineno"><a class="line" href="group___r_p_u___t_r_n_g.html#ga75afa7f4a67c9579f26bd0362b930f51"> 2086</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TRNG_SDMADACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TRNG_SDMADACN_POS)) </span></div>
<div class="line"><a name="l02088"></a><span class="lineno"><a class="line" href="group___r_p_u___t_r_n_g.html#ga58b337d71807fa24029e1f48299e2a3e"> 2088</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TRNG_SDMAIACN_POS                    6 </span></div>
<div class="line"><a name="l02089"></a><span class="lineno"><a class="line" href="group___r_p_u___t_r_n_g.html#gabd0075bbe63b1479dd8b7a69f42922fd"> 2089</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TRNG_SDMAIACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TRNG_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l02091"></a><span class="lineno"><a class="line" href="group___r_p_u___t_r_n_g.html#gae239aa16530c24b2ae5098310578e571"> 2091</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TRNG_CRYPTOACN_POS                   7 </span></div>
<div class="line"><a name="l02092"></a><span class="lineno"><a class="line" href="group___r_p_u___t_r_n_g.html#ga1327ebbda918052df18a24e8e4d4e545"> 2092</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TRNG_CRYPTOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TRNG_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l02094"></a><span class="lineno"><a class="line" href="group___r_p_u___t_r_n_g.html#ga3c48b0db3b6a1fef2197d27527046270"> 2094</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TRNG_SDIOACN_POS                     8 </span></div>
<div class="line"><a name="l02095"></a><span class="lineno"><a class="line" href="group___r_p_u___t_r_n_g.html#gad72208b646d8f7fc0ab242710e49f587"> 2095</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_TRNG_SDIOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_TRNG_SDIOACN_POS)) </span></div>
<div class="line"><a name="l02105"></a><span class="lineno"><a class="line" href="group___r_p_u___b_t_l_e.html#gaaffbf0e4e966f68adc0682af47c6fd08"> 2105</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BTLE_DMA0ACN_POS                     0 </span></div>
<div class="line"><a name="l02106"></a><span class="lineno"><a class="line" href="group___r_p_u___b_t_l_e.html#ga1f98a9f87ed66d5af5823d0b0bece68f"> 2106</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BTLE_DMA0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_BTLE_DMA0ACN_POS)) </span></div>
<div class="line"><a name="l02108"></a><span class="lineno"><a class="line" href="group___r_p_u___b_t_l_e.html#gac6efc94a581a14782449c82a28bac4a6"> 2108</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BTLE_DMA1ACN_POS                     1 </span></div>
<div class="line"><a name="l02109"></a><span class="lineno"><a class="line" href="group___r_p_u___b_t_l_e.html#ga0da2b6b392c9ab0a2dbb6ae07577658e"> 2109</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BTLE_DMA1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_BTLE_DMA1ACN_POS)) </span></div>
<div class="line"><a name="l02111"></a><span class="lineno"><a class="line" href="group___r_p_u___b_t_l_e.html#ga02ed3d2ec1fc9ba327ac0c95ff33b05e"> 2111</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BTLE_USBACN_POS                      2 </span></div>
<div class="line"><a name="l02112"></a><span class="lineno"><a class="line" href="group___r_p_u___b_t_l_e.html#ga823829fed82b88104599d41247fb1046"> 2112</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BTLE_USBACN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_BTLE_USBACN_POS)) </span></div>
<div class="line"><a name="l02114"></a><span class="lineno"><a class="line" href="group___r_p_u___b_t_l_e.html#gaf28d0357fccf0f69ffda83f945ec1b4a"> 2114</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BTLE_SYS0ACN_POS                     3 </span></div>
<div class="line"><a name="l02115"></a><span class="lineno"><a class="line" href="group___r_p_u___b_t_l_e.html#ga766f5d0e26e5a1a48ee20c67ba6cd238"> 2115</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BTLE_SYS0ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_BTLE_SYS0ACN_POS)) </span></div>
<div class="line"><a name="l02117"></a><span class="lineno"><a class="line" href="group___r_p_u___b_t_l_e.html#ga9c21b4166f44d4ae4bfdc7e44190a6dd"> 2117</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BTLE_SYS1ACN_POS                     4 </span></div>
<div class="line"><a name="l02118"></a><span class="lineno"><a class="line" href="group___r_p_u___b_t_l_e.html#gaef81a0b726c6deb72fb9834484462f6d"> 2118</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BTLE_SYS1ACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_BTLE_SYS1ACN_POS)) </span></div>
<div class="line"><a name="l02120"></a><span class="lineno"><a class="line" href="group___r_p_u___b_t_l_e.html#gaaac8c4fb50ea1c44b348180c2c4a2fd6"> 2120</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BTLE_SDMADACN_POS                    5 </span></div>
<div class="line"><a name="l02121"></a><span class="lineno"><a class="line" href="group___r_p_u___b_t_l_e.html#gaf8809af5a801a452a3d162bb08557df3"> 2121</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BTLE_SDMADACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_BTLE_SDMADACN_POS)) </span></div>
<div class="line"><a name="l02123"></a><span class="lineno"><a class="line" href="group___r_p_u___b_t_l_e.html#ga34535ec593fc175eb786d0f7479ef5b5"> 2123</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BTLE_SDMAIACN_POS                    6 </span></div>
<div class="line"><a name="l02124"></a><span class="lineno"><a class="line" href="group___r_p_u___b_t_l_e.html#gadfacd8e713e3516b6257c279cb033f3c"> 2124</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BTLE_SDMAIACN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_BTLE_SDMAIACN_POS)) </span></div>
<div class="line"><a name="l02126"></a><span class="lineno"><a class="line" href="group___r_p_u___b_t_l_e.html#ga2a5051e61c8d2fb58aeac34d2f2279c2"> 2126</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BTLE_CRYPTOACN_POS                   7 </span></div>
<div class="line"><a name="l02127"></a><span class="lineno"><a class="line" href="group___r_p_u___b_t_l_e.html#ga2437f6bae874ea0407dba1b6138b3561"> 2127</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BTLE_CRYPTOACN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_BTLE_CRYPTOACN_POS)) </span></div>
<div class="line"><a name="l02129"></a><span class="lineno"><a class="line" href="group___r_p_u___b_t_l_e.html#ga92531949144558194dae649a7706ae9b"> 2129</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BTLE_SDIOACN_POS                     8 </span></div>
<div class="line"><a name="l02130"></a><span class="lineno"><a class="line" href="group___r_p_u___b_t_l_e.html#ga2892aaa8578641018524ebf1436643df"> 2130</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_BTLE_SDIOACN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_BTLE_SDIOACN_POS)) </span></div>
<div class="line"><a name="l02140"></a><span class="lineno"><a class="line" href="group___r_p_u___u_s_b_h_s.html#ga66f26c810609b94ba95a0ea64af08197"> 2140</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_DMA0ACNR_POS                   0 </span></div>
<div class="line"><a name="l02141"></a><span class="lineno"><a class="line" href="group___r_p_u___u_s_b_h_s.html#ga9ff21274af674228ebb7704a066024cc"> 2141</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_DMA0ACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_USBHS_DMA0ACNR_POS)) </span></div>
<div class="line"><a name="l02143"></a><span class="lineno"><a class="line" href="group___r_p_u___u_s_b_h_s.html#ga1388f71eac0bb93e3200a4118a6148b8"> 2143</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_DMA0ACNW_POS                   1 </span></div>
<div class="line"><a name="l02144"></a><span class="lineno"><a class="line" href="group___r_p_u___u_s_b_h_s.html#gac9259f9a36e566dc0d90d6c42b18151a"> 2144</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_DMA0ACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_USBHS_DMA0ACNW_POS)) </span></div>
<div class="line"><a name="l02146"></a><span class="lineno"><a class="line" href="group___r_p_u___u_s_b_h_s.html#ga9196372a613a9e144ee84656e13c153e"> 2146</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_DMA1ACNR_POS                   2 </span></div>
<div class="line"><a name="l02147"></a><span class="lineno"><a class="line" href="group___r_p_u___u_s_b_h_s.html#ga946a114d7c88900abac14d474a6ee324"> 2147</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_DMA1ACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_USBHS_DMA1ACNR_POS)) </span></div>
<div class="line"><a name="l02149"></a><span class="lineno"><a class="line" href="group___r_p_u___u_s_b_h_s.html#ga37b877774cbfb438b9fb7e8b79e0e84f"> 2149</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_DMA1ACNW_POS                   3 </span></div>
<div class="line"><a name="l02150"></a><span class="lineno"><a class="line" href="group___r_p_u___u_s_b_h_s.html#ga648e5b819bd9734a91471feca586ff39"> 2150</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_DMA1ACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_USBHS_DMA1ACNW_POS)) </span></div>
<div class="line"><a name="l02152"></a><span class="lineno"><a class="line" href="group___r_p_u___u_s_b_h_s.html#ga5b580f056625fec5f9b099dee788a059"> 2152</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_USBACNR_POS                    4 </span></div>
<div class="line"><a name="l02153"></a><span class="lineno"><a class="line" href="group___r_p_u___u_s_b_h_s.html#ga0d4b76280ad6ffe89a0183c10abed63f"> 2153</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_USBACNR                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_USBHS_USBACNR_POS)) </span></div>
<div class="line"><a name="l02155"></a><span class="lineno"><a class="line" href="group___r_p_u___u_s_b_h_s.html#ga121bb6872b3b271af2b2b670909caece"> 2155</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_USBACNW_POS                    5 </span></div>
<div class="line"><a name="l02156"></a><span class="lineno"><a class="line" href="group___r_p_u___u_s_b_h_s.html#gaa6f8173695c50589b62f4d02fbeba485"> 2156</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_USBACNW                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_USBHS_USBACNW_POS)) </span></div>
<div class="line"><a name="l02158"></a><span class="lineno"><a class="line" href="group___r_p_u___u_s_b_h_s.html#ga6ad4446805d3726c276432b74c2caabd"> 2158</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_SYS0ACNR_POS                   6 </span></div>
<div class="line"><a name="l02159"></a><span class="lineno"><a class="line" href="group___r_p_u___u_s_b_h_s.html#gaf48195d123b0ef5d912768768bf335d5"> 2159</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_SYS0ACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_USBHS_SYS0ACNR_POS)) </span></div>
<div class="line"><a name="l02161"></a><span class="lineno"><a class="line" href="group___r_p_u___u_s_b_h_s.html#gaa9f86282f0feed3d99ba0d1c51884e14"> 2161</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_SYS0ACNW_POS                   7 </span></div>
<div class="line"><a name="l02162"></a><span class="lineno"><a class="line" href="group___r_p_u___u_s_b_h_s.html#gabb5f0ea4eadcf7237921a4cd8b541c37"> 2162</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_SYS0ACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_USBHS_SYS0ACNW_POS)) </span></div>
<div class="line"><a name="l02164"></a><span class="lineno"><a class="line" href="group___r_p_u___u_s_b_h_s.html#gaab09a7f84e5487dae0e44150b52faad0"> 2164</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_SYS1ACNR_POS                   8 </span></div>
<div class="line"><a name="l02165"></a><span class="lineno"><a class="line" href="group___r_p_u___u_s_b_h_s.html#ga43104e07ac771e333ee8ecad69cb7658"> 2165</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_SYS1ACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_USBHS_SYS1ACNR_POS)) </span></div>
<div class="line"><a name="l02167"></a><span class="lineno"><a class="line" href="group___r_p_u___u_s_b_h_s.html#ga42d8e254401450bbf5d91b2b8b6a8477"> 2167</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_SYS1ACNW_POS                   9 </span></div>
<div class="line"><a name="l02168"></a><span class="lineno"><a class="line" href="group___r_p_u___u_s_b_h_s.html#gaf3d2f6fb0e20892bb9a7092b9f26d3f7"> 2168</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_SYS1ACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_USBHS_SYS1ACNW_POS)) </span></div>
<div class="line"><a name="l02170"></a><span class="lineno"><a class="line" href="group___r_p_u___u_s_b_h_s.html#ga407c8e22b0ad8271a2cb0c21cfd90ed0"> 2170</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_SDMADACNR_POS                  10 </span></div>
<div class="line"><a name="l02171"></a><span class="lineno"><a class="line" href="group___r_p_u___u_s_b_h_s.html#ga04ccc5722bc872635e46bf10e8bfbb96"> 2171</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_SDMADACNR                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_USBHS_SDMADACNR_POS)) </span></div>
<div class="line"><a name="l02173"></a><span class="lineno"><a class="line" href="group___r_p_u___u_s_b_h_s.html#ga67ea0aea0d66682b4858eb092cdccdd1"> 2173</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_SDMADACNW_POS                  11 </span></div>
<div class="line"><a name="l02174"></a><span class="lineno"><a class="line" href="group___r_p_u___u_s_b_h_s.html#gae1ac812caecd99c42a24873fcac556a8"> 2174</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_SDMADACNW                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_USBHS_SDMADACNW_POS)) </span></div>
<div class="line"><a name="l02176"></a><span class="lineno"><a class="line" href="group___r_p_u___u_s_b_h_s.html#gabdf9f3d6efc5692a3d166a49637a8ebc"> 2176</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_SDMAIACNR_POS                  12 </span></div>
<div class="line"><a name="l02177"></a><span class="lineno"><a class="line" href="group___r_p_u___u_s_b_h_s.html#ga777bca5a8f1965584d7337f97ae47b82"> 2177</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_SDMAIACNR                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_USBHS_SDMAIACNR_POS)) </span></div>
<div class="line"><a name="l02179"></a><span class="lineno"><a class="line" href="group___r_p_u___u_s_b_h_s.html#ga1f4f4e4f760628f2e1c8ae0ba8d82acf"> 2179</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_SDMAIACNW_POS                  13 </span></div>
<div class="line"><a name="l02180"></a><span class="lineno"><a class="line" href="group___r_p_u___u_s_b_h_s.html#ga3d4e27a89e5bbefc17836661f6a44c7f"> 2180</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_SDMAIACNW                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_USBHS_SDMAIACNW_POS)) </span></div>
<div class="line"><a name="l02182"></a><span class="lineno"><a class="line" href="group___r_p_u___u_s_b_h_s.html#ga293972c9b34a24851abbfec26f0c137f"> 2182</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_CRYPTOACNR_POS                 14 </span></div>
<div class="line"><a name="l02183"></a><span class="lineno"><a class="line" href="group___r_p_u___u_s_b_h_s.html#ga0583982ec0ea9ed48ee8cb61709a4665"> 2183</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_CRYPTOACNR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_USBHS_CRYPTOACNR_POS)) </span></div>
<div class="line"><a name="l02185"></a><span class="lineno"><a class="line" href="group___r_p_u___u_s_b_h_s.html#ga600a278679e91e8fe5221b80ab25e958"> 2185</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_CRYPTOACNW_POS                 15 </span></div>
<div class="line"><a name="l02186"></a><span class="lineno"><a class="line" href="group___r_p_u___u_s_b_h_s.html#gac02e30eecfefceda1932f1267e7f873c"> 2186</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_CRYPTOACNW                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_USBHS_CRYPTOACNW_POS)) </span></div>
<div class="line"><a name="l02188"></a><span class="lineno"><a class="line" href="group___r_p_u___u_s_b_h_s.html#ga6b043fc5f011d1fd0b4baeb9765778d5"> 2188</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_SDIOACNR_POS                   16 </span></div>
<div class="line"><a name="l02189"></a><span class="lineno"><a class="line" href="group___r_p_u___u_s_b_h_s.html#gacf682440db2559287571168ef88c6ea8"> 2189</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_SDIOACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_USBHS_SDIOACNR_POS)) </span></div>
<div class="line"><a name="l02191"></a><span class="lineno"><a class="line" href="group___r_p_u___u_s_b_h_s.html#ga079ba77fcba9935f864e8cd25d491f76"> 2191</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_SDIOACNW_POS                   17 </span></div>
<div class="line"><a name="l02192"></a><span class="lineno"><a class="line" href="group___r_p_u___u_s_b_h_s.html#ga4a736402394a3c68d0433cf30e4495d0"> 2192</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_USBHS_SDIOACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_USBHS_SDIOACNW_POS)) </span></div>
<div class="line"><a name="l02202"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_i_o.html#ga94d8deb0bf8dc303e908b2e7b2a67314"> 2202</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_DMA0ACNR_POS                    0 </span></div>
<div class="line"><a name="l02203"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_i_o.html#ga59d14bbcff780fb5465905fd3ad59313"> 2203</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_DMA0ACNR                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDIO_DMA0ACNR_POS)) </span></div>
<div class="line"><a name="l02205"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_i_o.html#ga3f300995e258eb710874c8feb47aff6e"> 2205</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_DMA0ACNW_POS                    1 </span></div>
<div class="line"><a name="l02206"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_i_o.html#gabc9dd5ebf621efcbc776204eee9df79e"> 2206</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_DMA0ACNW                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDIO_DMA0ACNW_POS)) </span></div>
<div class="line"><a name="l02208"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_i_o.html#ga10d9832e39fc7b555f65d7509ea1a57d"> 2208</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_DMA1ACNR_POS                    2 </span></div>
<div class="line"><a name="l02209"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_i_o.html#ga3f0e14f512f52c7fe08e3a0d96dcd481"> 2209</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_DMA1ACNR                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDIO_DMA1ACNR_POS)) </span></div>
<div class="line"><a name="l02211"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_i_o.html#gae852b6ac0b0ff839de339ba0304a57c1"> 2211</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_DMA1ACNW_POS                    3 </span></div>
<div class="line"><a name="l02212"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_i_o.html#ga8f0c799d3b7f22319a52ebe85b22e862"> 2212</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_DMA1ACNW                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDIO_DMA1ACNW_POS)) </span></div>
<div class="line"><a name="l02214"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_i_o.html#gaa1f67d7fdbfd2d8d9fb471f463fab360"> 2214</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_USBACNR_POS                     4 </span></div>
<div class="line"><a name="l02215"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_i_o.html#gaffa9c53c103bfa70a773e21027cd23fa"> 2215</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_USBACNR                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDIO_USBACNR_POS)) </span></div>
<div class="line"><a name="l02217"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_i_o.html#ga21b00204c774d080a23601e426af28b8"> 2217</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_USBACNW_POS                     5 </span></div>
<div class="line"><a name="l02218"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_i_o.html#gacd1f501b99750f6255d199ecbdf159aa"> 2218</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_USBACNW                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDIO_USBACNW_POS)) </span></div>
<div class="line"><a name="l02220"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_i_o.html#ga5d3637710dfb0a292c28fa73fad2c693"> 2220</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_SYS0ACNR_POS                    6 </span></div>
<div class="line"><a name="l02221"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_i_o.html#gae31ca158724e85ae243f3a035c2a1e66"> 2221</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_SYS0ACNR                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDIO_SYS0ACNR_POS)) </span></div>
<div class="line"><a name="l02223"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_i_o.html#gacc3093f985523b0eeef66bd6b29841f8"> 2223</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_SYS0ACNW_POS                    7 </span></div>
<div class="line"><a name="l02224"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_i_o.html#gaceaa0b96755a7414e32065c0332febf1"> 2224</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_SYS0ACNW                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDIO_SYS0ACNW_POS)) </span></div>
<div class="line"><a name="l02226"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_i_o.html#ga088dbabc114e3fee456b14d0096afe53"> 2226</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_SYS1ACNR_POS                    8 </span></div>
<div class="line"><a name="l02227"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_i_o.html#ga0367ac1403d8a6bc81846b52fcb4ed88"> 2227</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_SYS1ACNR                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDIO_SYS1ACNR_POS)) </span></div>
<div class="line"><a name="l02229"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_i_o.html#gacc0e9ed3f51d1c2ae18bf41cbf36fe31"> 2229</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_SYS1ACNW_POS                    9 </span></div>
<div class="line"><a name="l02230"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_i_o.html#gad1de49c9909752dee127f0d5196ed3a9"> 2230</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_SYS1ACNW                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDIO_SYS1ACNW_POS)) </span></div>
<div class="line"><a name="l02232"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_i_o.html#ga4456f3809dc151953b1e582825941a1a"> 2232</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_SDMADACNR_POS                   10 </span></div>
<div class="line"><a name="l02233"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_i_o.html#gac7e03323b968833afd0ac74e19b0af70"> 2233</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_SDMADACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDIO_SDMADACNR_POS)) </span></div>
<div class="line"><a name="l02235"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_i_o.html#ga73a5dd35ea498fbad5aaafae54d8f947"> 2235</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_SDMADACNW_POS                   11 </span></div>
<div class="line"><a name="l02236"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_i_o.html#gaa2cb8c868551234f1da3cdc1bf5693f9"> 2236</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_SDMADACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDIO_SDMADACNW_POS)) </span></div>
<div class="line"><a name="l02238"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_i_o.html#gaaedb58ec264486ebd8ac9df8928602c6"> 2238</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_SDMAIACNR_POS                   12 </span></div>
<div class="line"><a name="l02239"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_i_o.html#gab939b362781f566802f3a3ec696220f7"> 2239</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_SDMAIACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDIO_SDMAIACNR_POS)) </span></div>
<div class="line"><a name="l02241"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_i_o.html#ga68c6b67ad5b3d9defb8aab187bee195f"> 2241</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_SDMAIACNW_POS                   13 </span></div>
<div class="line"><a name="l02242"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_i_o.html#ga88c4178a46e9639ce9f995157f421372"> 2242</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_SDMAIACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDIO_SDMAIACNW_POS)) </span></div>
<div class="line"><a name="l02244"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_i_o.html#ga9c29c73c83704c6f56257b71f6655e9d"> 2244</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_CRYPTOACNR_POS                  14 </span></div>
<div class="line"><a name="l02245"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_i_o.html#gab0c6adff08f51c10c9e32337fd7175bd"> 2245</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_CRYPTOACNR                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDIO_CRYPTOACNR_POS)) </span></div>
<div class="line"><a name="l02247"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_i_o.html#gaeb221f5948b3f71296cfac2637514418"> 2247</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_CRYPTOACNW_POS                  15 </span></div>
<div class="line"><a name="l02248"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_i_o.html#ga4a09b3d09f094075695cd5493851f828"> 2248</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_CRYPTOACNW                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDIO_CRYPTOACNW_POS)) </span></div>
<div class="line"><a name="l02250"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_i_o.html#ga9e1147d8a3330dacb2c063f57b1731a6"> 2250</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_SDIOACNR_POS                    16 </span></div>
<div class="line"><a name="l02251"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_i_o.html#ga0bd09f3a9afb32fddc0a2c1fd0d788af"> 2251</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_SDIOACNR                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDIO_SDIOACNR_POS)) </span></div>
<div class="line"><a name="l02253"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_i_o.html#gab422f60dbef7d0c9ee659a469fe28f6a"> 2253</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_SDIOACNW_POS                    17 </span></div>
<div class="line"><a name="l02254"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_i_o.html#ga3b02473b8065b4e455ff4d0dd2094ecc"> 2254</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SDIO_SDIOACNW                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SDIO_SDIOACNW_POS)) </span></div>
<div class="line"><a name="l02264"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_m___f_i_f_o.html#gac978ca25e6a53403754912b53ddae8c0"> 2264</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXM_FIFO_DMA0ACNR_POS              0 </span></div>
<div class="line"><a name="l02265"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_m___f_i_f_o.html#ga5751cd82d105a9655c85b95d651aae7b"> 2265</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXM_FIFO_DMA0ACNR                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXM_FIFO_DMA0ACNR_POS)) </span></div>
<div class="line"><a name="l02267"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_m___f_i_f_o.html#gac9ee5b4dd593f73d3adeab98134f8621"> 2267</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXM_FIFO_DMA0ACNW_POS              1 </span></div>
<div class="line"><a name="l02268"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_m___f_i_f_o.html#gacd282314ae2e6f6b0352dd62755f9091"> 2268</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXM_FIFO_DMA0ACNW                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXM_FIFO_DMA0ACNW_POS)) </span></div>
<div class="line"><a name="l02270"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_m___f_i_f_o.html#ga53dcb6d0ced745208108f1ddce9f660a"> 2270</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXM_FIFO_DMA1ACNR_POS              2 </span></div>
<div class="line"><a name="l02271"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_m___f_i_f_o.html#ga75e17f1dbba4f9ab4e9604197b3a6eda"> 2271</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXM_FIFO_DMA1ACNR                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXM_FIFO_DMA1ACNR_POS)) </span></div>
<div class="line"><a name="l02273"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_m___f_i_f_o.html#ga6332f2e05ec0049cd2c5317cb0f79f29"> 2273</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXM_FIFO_DMA1ACNW_POS              3 </span></div>
<div class="line"><a name="l02274"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_m___f_i_f_o.html#ga74e1339e4bdb4dfb07f0d29148aff3c1"> 2274</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXM_FIFO_DMA1ACNW                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXM_FIFO_DMA1ACNW_POS)) </span></div>
<div class="line"><a name="l02276"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_m___f_i_f_o.html#ga4d3824a4409ac5631c307c5ab0d742f5"> 2276</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXM_FIFO_USBACNR_POS               4 </span></div>
<div class="line"><a name="l02277"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_m___f_i_f_o.html#gac1f60ab5599891dd1147730965bcfe10"> 2277</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXM_FIFO_USBACNR                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXM_FIFO_USBACNR_POS)) </span></div>
<div class="line"><a name="l02279"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_m___f_i_f_o.html#gae9e2774e41b6837d7e6ff14cb96f8292"> 2279</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXM_FIFO_USBACNW_POS               5 </span></div>
<div class="line"><a name="l02280"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_m___f_i_f_o.html#gacc3422de883a56eca86733b4b978bb1c"> 2280</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXM_FIFO_USBACNW                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXM_FIFO_USBACNW_POS)) </span></div>
<div class="line"><a name="l02282"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_m___f_i_f_o.html#ga3ac5a2abe092bef71f61e578c2042899"> 2282</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXM_FIFO_SYS0ACNR_POS              6 </span></div>
<div class="line"><a name="l02283"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_m___f_i_f_o.html#gabfe92780d53a33814a95da2f09dcf332"> 2283</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXM_FIFO_SYS0ACNR                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXM_FIFO_SYS0ACNR_POS)) </span></div>
<div class="line"><a name="l02285"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_m___f_i_f_o.html#ga98fda6ee7a19754eb6fb715a60c19211"> 2285</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXM_FIFO_SYS0ACNW_POS              7 </span></div>
<div class="line"><a name="l02286"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_m___f_i_f_o.html#gaad0f51bb2160529b6ece24a9513f84cc"> 2286</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXM_FIFO_SYS0ACNW                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXM_FIFO_SYS0ACNW_POS)) </span></div>
<div class="line"><a name="l02288"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_m___f_i_f_o.html#ga0ad91eb647d84e8194f67d54cbbe77e0"> 2288</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXM_FIFO_SYS1ACNR_POS              8 </span></div>
<div class="line"><a name="l02289"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_m___f_i_f_o.html#ga31e6466c4f1de2b268fc7c6e8b5f5bda"> 2289</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXM_FIFO_SYS1ACNR                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXM_FIFO_SYS1ACNR_POS)) </span></div>
<div class="line"><a name="l02291"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_m___f_i_f_o.html#ga972bc873a404858f3a2e50772b2daa30"> 2291</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXM_FIFO_SYS1ACNW_POS              9 </span></div>
<div class="line"><a name="l02292"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_m___f_i_f_o.html#ga285f8d680b4b07b3d54dbcd6ffdcffd3"> 2292</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXM_FIFO_SYS1ACNW                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXM_FIFO_SYS1ACNW_POS)) </span></div>
<div class="line"><a name="l02294"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_m___f_i_f_o.html#ga4790cd55ea908a71b65abc364d7ab56e"> 2294</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXM_FIFO_SDMADACNR_POS             10 </span></div>
<div class="line"><a name="l02295"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_m___f_i_f_o.html#ga67065416934e2a3b34d644d22a9b7a82"> 2295</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXM_FIFO_SDMADACNR                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXM_FIFO_SDMADACNR_POS)) </span></div>
<div class="line"><a name="l02297"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_m___f_i_f_o.html#ga6569aef5a4c23b034a32510dd4c64aea"> 2297</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXM_FIFO_SDMADACNW_POS             11 </span></div>
<div class="line"><a name="l02298"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_m___f_i_f_o.html#ga8f713ee5ddd5a8dafcaea12331e14207"> 2298</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXM_FIFO_SDMADACNW                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXM_FIFO_SDMADACNW_POS)) </span></div>
<div class="line"><a name="l02300"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_m___f_i_f_o.html#gad1e004b73c102282c9c1f02a58b5b62f"> 2300</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXM_FIFO_SDMAIACNR_POS             12 </span></div>
<div class="line"><a name="l02301"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_m___f_i_f_o.html#ga941ad8cb7be5711ee17e80836a144d7c"> 2301</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXM_FIFO_SDMAIACNR                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXM_FIFO_SDMAIACNR_POS)) </span></div>
<div class="line"><a name="l02303"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_m___f_i_f_o.html#ga66d6c55a4be013c65f2ff212caebf6d0"> 2303</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXM_FIFO_SDMAIACNW_POS             13 </span></div>
<div class="line"><a name="l02304"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_m___f_i_f_o.html#ga3d405b2ef7e28419ef13fa4f074264df"> 2304</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXM_FIFO_SDMAIACNW                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXM_FIFO_SDMAIACNW_POS)) </span></div>
<div class="line"><a name="l02306"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_m___f_i_f_o.html#gac17aa0afb51d97861551266819c0ffbc"> 2306</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXM_FIFO_CRYPTOACNR_POS            14 </span></div>
<div class="line"><a name="l02307"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_m___f_i_f_o.html#gac43fb18299129ed392a3aa2f42485450"> 2307</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXM_FIFO_CRYPTOACNR                ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXM_FIFO_CRYPTOACNR_POS)) </span></div>
<div class="line"><a name="l02309"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_m___f_i_f_o.html#gacc53d6ce8307eed7a0d9ad2e40cff3f3"> 2309</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXM_FIFO_CRYPTOACNW_POS            15 </span></div>
<div class="line"><a name="l02310"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_m___f_i_f_o.html#ga423952c6f09d245c81c561aada8a332f"> 2310</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXM_FIFO_CRYPTOACNW                ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXM_FIFO_CRYPTOACNW_POS)) </span></div>
<div class="line"><a name="l02312"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_m___f_i_f_o.html#gaff57fd5975a19c2ec1d541562822bb6d"> 2312</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXM_FIFO_SDIOACNR_POS              16 </span></div>
<div class="line"><a name="l02313"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_m___f_i_f_o.html#gadee96def8c966eb99efdec191d7e559d"> 2313</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXM_FIFO_SDIOACNR                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXM_FIFO_SDIOACNR_POS)) </span></div>
<div class="line"><a name="l02315"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_m___f_i_f_o.html#ga1341d82dcddd5c18226448c5ff8af506"> 2315</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXM_FIFO_SDIOACNW_POS              17 </span></div>
<div class="line"><a name="l02316"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_m___f_i_f_o.html#ga18b259bfc73c040aacddd124124eb98f"> 2316</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPIXM_FIFO_SDIOACNW                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPIXM_FIFO_SDIOACNW_POS)) </span></div>
<div class="line"><a name="l02326"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i0.html#gaab78ee846ce4e4c84dacd0640bab8eac"> 2326</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI0_DMA0ACNR_POS                    0 </span></div>
<div class="line"><a name="l02327"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i0.html#gaf608bbdbd1ee3e82ece8c238dd6bc7c1"> 2327</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI0_DMA0ACNR                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPI0_DMA0ACNR_POS)) </span></div>
<div class="line"><a name="l02329"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i0.html#ga25c3d8ca2a3671cd3fa6a9d46d7eebaa"> 2329</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI0_DMA0ACNW_POS                    1 </span></div>
<div class="line"><a name="l02330"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i0.html#gae96f9f9e60b4cbc402cc189c80f1054c"> 2330</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI0_DMA0ACNW                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPI0_DMA0ACNW_POS)) </span></div>
<div class="line"><a name="l02332"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i0.html#ga6c47c38bdf41a2e5c5a0f23a893a55b4"> 2332</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI0_DMA1ACNR_POS                    2 </span></div>
<div class="line"><a name="l02333"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i0.html#ga23f37ef7306549de1933d73f197d4862"> 2333</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI0_DMA1ACNR                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPI0_DMA1ACNR_POS)) </span></div>
<div class="line"><a name="l02335"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i0.html#ga65659835ec17fb0acf562286f76558e3"> 2335</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI0_DMA1ACNW_POS                    3 </span></div>
<div class="line"><a name="l02336"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i0.html#ga1c7fc48ef339d247a2459b1e07208303"> 2336</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI0_DMA1ACNW                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPI0_DMA1ACNW_POS)) </span></div>
<div class="line"><a name="l02338"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i0.html#ga32b15e1cc38748ad5cdce17f7e279b75"> 2338</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI0_USBACNR_POS                     4 </span></div>
<div class="line"><a name="l02339"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i0.html#ga0fb2a2eb25dba4dc6b776f9bcfbf56bf"> 2339</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI0_USBACNR                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPI0_USBACNR_POS)) </span></div>
<div class="line"><a name="l02341"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i0.html#gabbf0ac32d887faf191dbbb1e52737b8b"> 2341</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI0_USBACNW_POS                     5 </span></div>
<div class="line"><a name="l02342"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i0.html#gad1389c0b7271bf2cff4cef34d253ebf1"> 2342</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI0_USBACNW                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPI0_USBACNW_POS)) </span></div>
<div class="line"><a name="l02344"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i0.html#ga8d9a28881aed60c55ecd56596e5dc121"> 2344</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI0_SYS0ACNR_POS                    6 </span></div>
<div class="line"><a name="l02345"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i0.html#ga8eaf46eae5987c5f32097f1fd293e05c"> 2345</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI0_SYS0ACNR                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPI0_SYS0ACNR_POS)) </span></div>
<div class="line"><a name="l02347"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i0.html#gabd8e4767a119a08dd4b7f2961856c16e"> 2347</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI0_SYS0ACNW_POS                    7 </span></div>
<div class="line"><a name="l02348"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i0.html#ga07575f8f91902a6d9de3d3fb2cb45783"> 2348</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI0_SYS0ACNW                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPI0_SYS0ACNW_POS)) </span></div>
<div class="line"><a name="l02350"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i0.html#gaef150385556fcd9cea088b71b60ad8d3"> 2350</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI0_SYS1ACNR_POS                    8 </span></div>
<div class="line"><a name="l02351"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i0.html#ga4c08efb12308b5adf83e813232adb049"> 2351</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI0_SYS1ACNR                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPI0_SYS1ACNR_POS)) </span></div>
<div class="line"><a name="l02353"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i0.html#gaefd568cd5fb6d08f67b09bc5ef60d939"> 2353</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI0_SYS1ACNW_POS                    9 </span></div>
<div class="line"><a name="l02354"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i0.html#ga9e0c8937521f180119038675ca1d8fcd"> 2354</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI0_SYS1ACNW                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPI0_SYS1ACNW_POS)) </span></div>
<div class="line"><a name="l02356"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i0.html#ga36d07bb75d855f58e6f00e55cd0b079f"> 2356</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI0_SDMADACNR_POS                   10 </span></div>
<div class="line"><a name="l02357"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i0.html#ga111d384f85b487bb52b4efa973a8a33b"> 2357</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI0_SDMADACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPI0_SDMADACNR_POS)) </span></div>
<div class="line"><a name="l02359"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i0.html#gac0aca2942f05239d764c874b7450ef9c"> 2359</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI0_SDMADACNW_POS                   11 </span></div>
<div class="line"><a name="l02360"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i0.html#ga5922671bc7c4f19ec5bc65771702b946"> 2360</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI0_SDMADACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPI0_SDMADACNW_POS)) </span></div>
<div class="line"><a name="l02362"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i0.html#ga318e3bd5d53d0dc3d76db0e83f87141f"> 2362</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI0_SDMAIACNR_POS                   12 </span></div>
<div class="line"><a name="l02363"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i0.html#ga03aaf32ad69a21ee8464bb677c2d15d5"> 2363</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI0_SDMAIACNR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPI0_SDMAIACNR_POS)) </span></div>
<div class="line"><a name="l02365"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i0.html#gac898e8241f66008114d199bdc53af55d"> 2365</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI0_SDMAIACNW_POS                   13 </span></div>
<div class="line"><a name="l02366"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i0.html#gac9d043b8c922580849fa8854d0dd892d"> 2366</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI0_SDMAIACNW                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPI0_SDMAIACNW_POS)) </span></div>
<div class="line"><a name="l02368"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i0.html#gae9636bf46aa524552048ec16e4eebfc4"> 2368</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI0_CRYPTOACNR_POS                  14 </span></div>
<div class="line"><a name="l02369"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i0.html#ga852d96e449d76465b1390eceec543873"> 2369</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI0_CRYPTOACNR                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPI0_CRYPTOACNR_POS)) </span></div>
<div class="line"><a name="l02371"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i0.html#ga6b81942f2783a76debd2098e8ac9d143"> 2371</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI0_CRYPTOACNW_POS                  15 </span></div>
<div class="line"><a name="l02372"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i0.html#ga764ae3a9d206a2aee0d4e7bb036589ed"> 2372</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI0_CRYPTOACNW                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPI0_CRYPTOACNW_POS)) </span></div>
<div class="line"><a name="l02374"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i0.html#ga86de1922b3537045e338ec3ee375f7c1"> 2374</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI0_SDIOACNR_POS                    16 </span></div>
<div class="line"><a name="l02375"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i0.html#ga2efda68359b6921f2c32eaf8b6196d2d"> 2375</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI0_SDIOACNR                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPI0_SDIOACNR_POS)) </span></div>
<div class="line"><a name="l02377"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i0.html#ga851e55de5726d860585aaf5a0f0b5042"> 2377</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI0_SDIOACNW_POS                    17 </span></div>
<div class="line"><a name="l02378"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i0.html#ga3d7d123460f8aea7433bd2cdfba0e658"> 2378</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SPI0_SDIOACNW                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SPI0_SDIOACNW_POS)) </span></div>
<div class="line"><a name="l02388"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m0.html#gacd6c4cb825c30cfb5e287701a98f8869"> 2388</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM0_DMA0ACNR_POS                 0 </span></div>
<div class="line"><a name="l02389"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m0.html#ga7edc62f693fbf27d50106f950771767a"> 2389</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM0_DMA0ACNR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM0_DMA0ACNR_POS)) </span></div>
<div class="line"><a name="l02391"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m0.html#ga6e6674a90908d0dd81d7f470a4708c74"> 2391</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM0_DMA0ACNW_POS                 1 </span></div>
<div class="line"><a name="l02392"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m0.html#gacdee3e6785477beddd42d28ba8c91bf6"> 2392</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM0_DMA0ACNW                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM0_DMA0ACNW_POS)) </span></div>
<div class="line"><a name="l02394"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m0.html#ga4c2bf258ec6ec9425349eb594172def0"> 2394</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM0_DMA1ACNR_POS                 2 </span></div>
<div class="line"><a name="l02395"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m0.html#ga4fb970f25de9a890845ffa4a212776e0"> 2395</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM0_DMA1ACNR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM0_DMA1ACNR_POS)) </span></div>
<div class="line"><a name="l02397"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m0.html#ga29d23ab5ffc33d8b551ae7721aaf2881"> 2397</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM0_DMA1ACNW_POS                 3 </span></div>
<div class="line"><a name="l02398"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m0.html#gafe4aec8b44b71a64445b0c83a46c7b77"> 2398</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM0_DMA1ACNW                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM0_DMA1ACNW_POS)) </span></div>
<div class="line"><a name="l02400"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m0.html#ga1555efa144f149b5244b01e6df27aca1"> 2400</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM0_USBACNR_POS                  4 </span></div>
<div class="line"><a name="l02401"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m0.html#ga92cb73d31e5c53d996c8957e349c5428"> 2401</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM0_USBACNR                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM0_USBACNR_POS)) </span></div>
<div class="line"><a name="l02403"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m0.html#gada0f3f1efd0187ba01e9a62396af3cbd"> 2403</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM0_USBACNW_POS                  5 </span></div>
<div class="line"><a name="l02404"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m0.html#ga5a5b1037020550a0fbfe03e0bb0a69b8"> 2404</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM0_USBACNW                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM0_USBACNW_POS)) </span></div>
<div class="line"><a name="l02406"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m0.html#ga43e9d010184dc9fe6992091538ba92a4"> 2406</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM0_SYS0ACNR_POS                 6 </span></div>
<div class="line"><a name="l02407"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m0.html#ga6f4947a243e63d0869a000cf9a4ac097"> 2407</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM0_SYS0ACNR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM0_SYS0ACNR_POS)) </span></div>
<div class="line"><a name="l02409"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m0.html#gae7c01d292de05ecc96bafc85f376277b"> 2409</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM0_SYS0ACNW_POS                 7 </span></div>
<div class="line"><a name="l02410"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m0.html#ga76acb0760050d2f7a7804b3a40b65099"> 2410</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM0_SYS0ACNW                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM0_SYS0ACNW_POS)) </span></div>
<div class="line"><a name="l02412"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m0.html#ga9428438c03848ef741f1fa2a090485de"> 2412</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM0_SYS1ACNR_POS                 8 </span></div>
<div class="line"><a name="l02413"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m0.html#gade6f9f7a01cdfa4740ab8e044a180b22"> 2413</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM0_SYS1ACNR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM0_SYS1ACNR_POS)) </span></div>
<div class="line"><a name="l02415"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m0.html#ga5a7feb16faff34174b18108938813706"> 2415</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM0_SYS1ACNW_POS                 9 </span></div>
<div class="line"><a name="l02416"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m0.html#ga598308d2e54da35d8d4696c606e737e8"> 2416</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM0_SYS1ACNW                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM0_SYS1ACNW_POS)) </span></div>
<div class="line"><a name="l02418"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m0.html#gaa8f726a49b19267b731beeb2b5114318"> 2418</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM0_SDMADACNR_POS                10 </span></div>
<div class="line"><a name="l02419"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m0.html#ga49ea745e0ac0fbba33e32233d04650ee"> 2419</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM0_SDMADACNR                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM0_SDMADACNR_POS)) </span></div>
<div class="line"><a name="l02421"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m0.html#gacf9796225267947a1fa4168f0dc21a67"> 2421</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM0_SDMADACNW_POS                11 </span></div>
<div class="line"><a name="l02422"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m0.html#gaf6ef5f812989a3c743af64d794509d18"> 2422</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM0_SDMADACNW                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM0_SDMADACNW_POS)) </span></div>
<div class="line"><a name="l02424"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m0.html#ga0bd26fcf9444074161aec06f2652f2aa"> 2424</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM0_SDMAIACNR_POS                12 </span></div>
<div class="line"><a name="l02425"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m0.html#ga4dd234f65c4e1dd75b42582cfad8c1e8"> 2425</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM0_SDMAIACNR                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM0_SDMAIACNR_POS)) </span></div>
<div class="line"><a name="l02427"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m0.html#ga73b45cde62a4ea44e16d760e3b705f97"> 2427</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM0_SDMAIACNW_POS                13 </span></div>
<div class="line"><a name="l02428"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m0.html#ga43948dbb6236170e40e0f3fff928e91f"> 2428</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM0_SDMAIACNW                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM0_SDMAIACNW_POS)) </span></div>
<div class="line"><a name="l02430"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m0.html#ga7729573941cd391469058afb94053c6b"> 2430</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM0_CRYPTOACNR_POS               14 </span></div>
<div class="line"><a name="l02431"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m0.html#ga355eae6d9f26874050405c1b2adc04bd"> 2431</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM0_CRYPTOACNR                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM0_CRYPTOACNR_POS)) </span></div>
<div class="line"><a name="l02433"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m0.html#ga6b7d7a7ae60d716aeb43bc01e811413d"> 2433</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM0_CRYPTOACNW_POS               15 </span></div>
<div class="line"><a name="l02434"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m0.html#ga6fb775ceace7547635b17147a4971060"> 2434</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM0_CRYPTOACNW                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM0_CRYPTOACNW_POS)) </span></div>
<div class="line"><a name="l02436"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m0.html#gaf72fdbc36955fcfa92e05b007059e164"> 2436</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM0_SDIOACNR_POS                 16 </span></div>
<div class="line"><a name="l02437"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m0.html#gac2237b05e590707b46e6509ed864050d"> 2437</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM0_SDIOACNR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM0_SDIOACNR_POS)) </span></div>
<div class="line"><a name="l02439"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m0.html#ga6c836ce2dfc5f1bca11950a4b7726301"> 2439</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM0_SDIOACNW_POS                 17 </span></div>
<div class="line"><a name="l02440"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m0.html#ga354e4bfe7ca79260ec1d04510c928965"> 2440</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM0_SDIOACNW                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM0_SDIOACNW_POS)) </span></div>
<div class="line"><a name="l02450"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m1.html#ga20974ac5a8ff4a2f2722d0253f826888"> 2450</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM1_DMA0ACNR_POS                 0 </span></div>
<div class="line"><a name="l02451"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m1.html#ga671b7741dee4913bfe5c0ad7a2dabe07"> 2451</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM1_DMA0ACNR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM1_DMA0ACNR_POS)) </span></div>
<div class="line"><a name="l02453"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m1.html#ga0768cb9bb122ede38375c839755fdeac"> 2453</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM1_DMA0ACNW_POS                 1 </span></div>
<div class="line"><a name="l02454"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m1.html#ga512f8a9e86296ee2ec8ea1cfdeafb52c"> 2454</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM1_DMA0ACNW                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM1_DMA0ACNW_POS)) </span></div>
<div class="line"><a name="l02456"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m1.html#ga627c9ca08aec07d71c2042564a5853a9"> 2456</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM1_DMA1ACNR_POS                 2 </span></div>
<div class="line"><a name="l02457"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m1.html#gad4d110495f789fb2fefa804360583b4f"> 2457</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM1_DMA1ACNR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM1_DMA1ACNR_POS)) </span></div>
<div class="line"><a name="l02459"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m1.html#gab705c0974b36b955087a150e586a2243"> 2459</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM1_DMA1ACNW_POS                 3 </span></div>
<div class="line"><a name="l02460"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m1.html#ga39b11963862bfd7a416848683f560727"> 2460</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM1_DMA1ACNW                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM1_DMA1ACNW_POS)) </span></div>
<div class="line"><a name="l02462"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m1.html#gae846b3fcfe2484eceac3818236f43fc2"> 2462</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM1_USBACNR_POS                  4 </span></div>
<div class="line"><a name="l02463"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m1.html#gad02cb941640d2f73a5fc51cd56ceffcf"> 2463</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM1_USBACNR                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM1_USBACNR_POS)) </span></div>
<div class="line"><a name="l02465"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m1.html#ga9a38b48e7f68599986132559f1285ee9"> 2465</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM1_USBACNW_POS                  5 </span></div>
<div class="line"><a name="l02466"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m1.html#ga6e697c630e11b27f12333b04002408dc"> 2466</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM1_USBACNW                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM1_USBACNW_POS)) </span></div>
<div class="line"><a name="l02468"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m1.html#ga986479244a40ed950e3d15a5367ce3ac"> 2468</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM1_SYS0ACNR_POS                 6 </span></div>
<div class="line"><a name="l02469"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m1.html#ga48cb5e2d13586bfe0b85bce0039ade33"> 2469</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM1_SYS0ACNR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM1_SYS0ACNR_POS)) </span></div>
<div class="line"><a name="l02471"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m1.html#ga0c3fbb313ad1d624f7331302656c961b"> 2471</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM1_SYS0ACNW_POS                 7 </span></div>
<div class="line"><a name="l02472"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m1.html#ga9663812a36894bf024625bb1aacb995e"> 2472</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM1_SYS0ACNW                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM1_SYS0ACNW_POS)) </span></div>
<div class="line"><a name="l02474"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m1.html#gae8bc8193dfca1aa96cfb5bbb4c667251"> 2474</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM1_SYS1ACNR_POS                 8 </span></div>
<div class="line"><a name="l02475"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m1.html#ga359497200a4779123f7b312513651185"> 2475</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM1_SYS1ACNR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM1_SYS1ACNR_POS)) </span></div>
<div class="line"><a name="l02477"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m1.html#gabcbef6a9ed92fa7c4efd423405b61e03"> 2477</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM1_SYS1ACNW_POS                 9 </span></div>
<div class="line"><a name="l02478"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m1.html#ga8e7705bc7a577b9f9d63109022434641"> 2478</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM1_SYS1ACNW                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM1_SYS1ACNW_POS)) </span></div>
<div class="line"><a name="l02480"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m1.html#gaef5422f050ef529623621d675aa38e53"> 2480</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM1_SDMADACNR_POS                10 </span></div>
<div class="line"><a name="l02481"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m1.html#ga06a16f0d0ae39d09107f33a03f41fbe3"> 2481</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM1_SDMADACNR                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM1_SDMADACNR_POS)) </span></div>
<div class="line"><a name="l02483"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m1.html#ga3e1c3ec60337cedf2eae5b047e6e2276"> 2483</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM1_SDMADACNW_POS                11 </span></div>
<div class="line"><a name="l02484"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m1.html#ga82d8614b90efae51b8ca9caf7bab8b1b"> 2484</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM1_SDMADACNW                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM1_SDMADACNW_POS)) </span></div>
<div class="line"><a name="l02486"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m1.html#ga314d5a56b786e4393d924865712abca9"> 2486</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM1_SDMAIACNR_POS                12 </span></div>
<div class="line"><a name="l02487"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m1.html#ga41ff9a521e800fb41607382cff27090f"> 2487</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM1_SDMAIACNR                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM1_SDMAIACNR_POS)) </span></div>
<div class="line"><a name="l02489"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m1.html#ga6d566cfaa20440bc43aa1b0aab9c381e"> 2489</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM1_SDMAIACNW_POS                13 </span></div>
<div class="line"><a name="l02490"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m1.html#gaa6e05304af1f9125406313d0e4fe9c8e"> 2490</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM1_SDMAIACNW                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM1_SDMAIACNW_POS)) </span></div>
<div class="line"><a name="l02492"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m1.html#ga95d5885588964bdb5ba5240385b13d9c"> 2492</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM1_CRYPTOACNR_POS               14 </span></div>
<div class="line"><a name="l02493"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m1.html#ga980b7d5d4971fd4e3edb35880a51f3ac"> 2493</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM1_CRYPTOACNR                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM1_CRYPTOACNR_POS)) </span></div>
<div class="line"><a name="l02495"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m1.html#ga81fae84a0ce0255cb7e34859923053d7"> 2495</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM1_CRYPTOACNW_POS               15 </span></div>
<div class="line"><a name="l02496"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m1.html#gaf5543c2f1c7c5496ce77fd0c508ec318"> 2496</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM1_CRYPTOACNW                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM1_CRYPTOACNW_POS)) </span></div>
<div class="line"><a name="l02498"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m1.html#gacfa026273b1aef94fec36aa98769ac0c"> 2498</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM1_SDIOACNR_POS                 16 </span></div>
<div class="line"><a name="l02499"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m1.html#gaebbd6e6424f5ad41cf8d6ee78b278b2e"> 2499</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM1_SDIOACNR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM1_SDIOACNR_POS)) </span></div>
<div class="line"><a name="l02501"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m1.html#ga6afe2b67793ec399b1b4acd744117c0e"> 2501</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM1_SDIOACNW_POS                 17 </span></div>
<div class="line"><a name="l02502"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m1.html#ga844464d726f6e2fd63ccd4ce6f893f48"> 2502</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM1_SDIOACNW                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM1_SDIOACNW_POS)) </span></div>
<div class="line"><a name="l02512"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m2.html#ga56ec61d902c7277773e916ebd9ff7cbb"> 2512</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM2_DMA0ACNR_POS                 0 </span></div>
<div class="line"><a name="l02513"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m2.html#gab6a8404225e95471d81ffeadb5a8aa36"> 2513</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM2_DMA0ACNR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM2_DMA0ACNR_POS)) </span></div>
<div class="line"><a name="l02515"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m2.html#gae1cd7dc5c9e7942817d3481a0a39577e"> 2515</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM2_DMA0ACNW_POS                 1 </span></div>
<div class="line"><a name="l02516"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m2.html#ga9977a4b95c924f096b7431d04c84f54d"> 2516</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM2_DMA0ACNW                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM2_DMA0ACNW_POS)) </span></div>
<div class="line"><a name="l02518"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m2.html#ga942b11f6e57119e0b62dec99febd559b"> 2518</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM2_DMA1ACNR_POS                 2 </span></div>
<div class="line"><a name="l02519"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m2.html#ga0941e9474bab10d20a20bbcc0836ecad"> 2519</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM2_DMA1ACNR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM2_DMA1ACNR_POS)) </span></div>
<div class="line"><a name="l02521"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m2.html#ga61892223e566e501138b5e635cc72f77"> 2521</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM2_DMA1ACNW_POS                 3 </span></div>
<div class="line"><a name="l02522"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m2.html#ga9d1a8ed2d3e23850c9280d3c328dab39"> 2522</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM2_DMA1ACNW                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM2_DMA1ACNW_POS)) </span></div>
<div class="line"><a name="l02524"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m2.html#gaa3e43e3d600ffb53ba5897e116ee98ee"> 2524</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM2_USBACNR_POS                  4 </span></div>
<div class="line"><a name="l02525"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m2.html#ga3c2f727949faeef67551a4cb4225da1f"> 2525</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM2_USBACNR                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM2_USBACNR_POS)) </span></div>
<div class="line"><a name="l02527"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m2.html#gafde3c8c4e4cf277e6d6bc2387f0306b3"> 2527</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM2_USBACNW_POS                  5 </span></div>
<div class="line"><a name="l02528"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m2.html#gae229f5fb5800a5e16c3d6c6985d63638"> 2528</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM2_USBACNW                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM2_USBACNW_POS)) </span></div>
<div class="line"><a name="l02530"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m2.html#ga45c51e70bed5a936797d8ab147da6c30"> 2530</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM2_SYS0ACNR_POS                 6 </span></div>
<div class="line"><a name="l02531"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m2.html#ga7028d79fea36b67f1780b010c06274a7"> 2531</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM2_SYS0ACNR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM2_SYS0ACNR_POS)) </span></div>
<div class="line"><a name="l02533"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m2.html#gace315d03c4e12ce26bdd9aae22a448ec"> 2533</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM2_SYS0ACNW_POS                 7 </span></div>
<div class="line"><a name="l02534"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m2.html#gaa55098201693c8e29da9608bf9680a7b"> 2534</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM2_SYS0ACNW                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM2_SYS0ACNW_POS)) </span></div>
<div class="line"><a name="l02536"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m2.html#ga1741692d0af99f1511895d5193fc0c98"> 2536</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM2_SYS1ACNR_POS                 8 </span></div>
<div class="line"><a name="l02537"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m2.html#gad9626c1e43fb0a6a4634e4f6c2914b40"> 2537</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM2_SYS1ACNR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM2_SYS1ACNR_POS)) </span></div>
<div class="line"><a name="l02539"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m2.html#ga6370e86e1758278b6986ecd7559824cb"> 2539</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM2_SYS1ACNW_POS                 9 </span></div>
<div class="line"><a name="l02540"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m2.html#ga60cd294657c24f265301546ab4b4019a"> 2540</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM2_SYS1ACNW                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM2_SYS1ACNW_POS)) </span></div>
<div class="line"><a name="l02542"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m2.html#gad8941959b1c657f97c02ed4398f3ded3"> 2542</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM2_SDMADACNR_POS                10 </span></div>
<div class="line"><a name="l02543"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m2.html#gae600f35b4f6183e30a7dea6480fa80a0"> 2543</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM2_SDMADACNR                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM2_SDMADACNR_POS)) </span></div>
<div class="line"><a name="l02545"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m2.html#gab80ac97409299648a5b3ea7ea1bfc4f7"> 2545</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM2_SDMADACNW_POS                11 </span></div>
<div class="line"><a name="l02546"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m2.html#ga09a1817015bd4489cc027d9eb6529440"> 2546</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM2_SDMADACNW                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM2_SDMADACNW_POS)) </span></div>
<div class="line"><a name="l02548"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m2.html#ga6d6ab56ae0686dabb7220b337aaddd3d"> 2548</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM2_SDMAIACNR_POS                12 </span></div>
<div class="line"><a name="l02549"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m2.html#gad9782a0169d5dc02680e2b9de5df1ddc"> 2549</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM2_SDMAIACNR                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM2_SDMAIACNR_POS)) </span></div>
<div class="line"><a name="l02551"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m2.html#gafcb99e837fb12c71956f966f64fbf7af"> 2551</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM2_SDMAIACNW_POS                13 </span></div>
<div class="line"><a name="l02552"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m2.html#ga8037de3e5c6075d1bdf3fdb6ef0ba4e1"> 2552</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM2_SDMAIACNW                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM2_SDMAIACNW_POS)) </span></div>
<div class="line"><a name="l02554"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m2.html#ga0e097f00a279fc9e6585992251e5f5ea"> 2554</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM2_CRYPTOACNR_POS               14 </span></div>
<div class="line"><a name="l02555"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m2.html#gade9688ac60cc2525065e7abee3f50c1d"> 2555</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM2_CRYPTOACNR                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM2_CRYPTOACNR_POS)) </span></div>
<div class="line"><a name="l02557"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m2.html#gaa6e9c6c36e7335738a29a98707adcc9f"> 2557</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM2_CRYPTOACNW_POS               15 </span></div>
<div class="line"><a name="l02558"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m2.html#ga2fe295ff339c3e5c7247493d3e24b0db"> 2558</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM2_CRYPTOACNW                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM2_CRYPTOACNW_POS)) </span></div>
<div class="line"><a name="l02560"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m2.html#gab44fcc055d46bcfbdce37bb91493dd90"> 2560</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM2_SDIOACNR_POS                 16 </span></div>
<div class="line"><a name="l02561"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m2.html#ga07d439559b31c2838852bbc187970590"> 2561</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM2_SDIOACNR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM2_SDIOACNR_POS)) </span></div>
<div class="line"><a name="l02563"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m2.html#ga32a2575dfe595439b9575487dc9e5eac"> 2563</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM2_SDIOACNW_POS                 17 </span></div>
<div class="line"><a name="l02564"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m2.html#ga45b992124acb5bd4ad823a02b47ec0ed"> 2564</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM2_SDIOACNW                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM2_SDIOACNW_POS)) </span></div>
<div class="line"><a name="l02574"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m3.html#ga8b5e83aa04809eb10cb7d1685418f800"> 2574</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM3_DMA0ACNR_POS                 0 </span></div>
<div class="line"><a name="l02575"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m3.html#ga5de9397b3405f9ead921716ab594b695"> 2575</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM3_DMA0ACNR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM3_DMA0ACNR_POS)) </span></div>
<div class="line"><a name="l02577"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m3.html#gac1463ec19b1c7a83fa0e685991c79836"> 2577</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM3_DMA0ACNW_POS                 1 </span></div>
<div class="line"><a name="l02578"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m3.html#ga8edeb9a029665d2f3ebcddbef961fc30"> 2578</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM3_DMA0ACNW                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM3_DMA0ACNW_POS)) </span></div>
<div class="line"><a name="l02580"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m3.html#gac41d92dbe3f53f1b6354468bbdd6618f"> 2580</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM3_DMA1ACNR_POS                 2 </span></div>
<div class="line"><a name="l02581"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m3.html#ga2c7624209de7254a2ef2db7ed9939297"> 2581</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM3_DMA1ACNR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM3_DMA1ACNR_POS)) </span></div>
<div class="line"><a name="l02583"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m3.html#ga619f4da31bb5b8853a897f5f758e2a40"> 2583</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM3_DMA1ACNW_POS                 3 </span></div>
<div class="line"><a name="l02584"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m3.html#gae7f49618778be7796dd7a067557d8510"> 2584</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM3_DMA1ACNW                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM3_DMA1ACNW_POS)) </span></div>
<div class="line"><a name="l02586"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m3.html#ga78c27b850f01dfadd86394f2bceb01e8"> 2586</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM3_USBACNR_POS                  4 </span></div>
<div class="line"><a name="l02587"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m3.html#gad3583fa5661968bc43e2cd8562f0216f"> 2587</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM3_USBACNR                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM3_USBACNR_POS)) </span></div>
<div class="line"><a name="l02589"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m3.html#gab0c104106527fbbacf867f2ced4d116f"> 2589</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM3_USBACNW_POS                  5 </span></div>
<div class="line"><a name="l02590"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m3.html#ga3d66d07a73c034ba73db3aeb014a7175"> 2590</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM3_USBACNW                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM3_USBACNW_POS)) </span></div>
<div class="line"><a name="l02592"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m3.html#ga340902df75934ec49f1d8532afdab100"> 2592</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM3_SYS0ACNR_POS                 6 </span></div>
<div class="line"><a name="l02593"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m3.html#ga22f1729c024cccde7cb1b2aeeb5ae9f3"> 2593</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM3_SYS0ACNR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM3_SYS0ACNR_POS)) </span></div>
<div class="line"><a name="l02595"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m3.html#gabc8052efa1be3e16e1d43c7f885c3df7"> 2595</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM3_SYS0ACNW_POS                 7 </span></div>
<div class="line"><a name="l02596"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m3.html#ga9e433b04802ce7a5d13af37d071b7dc3"> 2596</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM3_SYS0ACNW                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM3_SYS0ACNW_POS)) </span></div>
<div class="line"><a name="l02598"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m3.html#ga3dc0b24c48f7265618989a7e08db9526"> 2598</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM3_SYS1ACNR_POS                 8 </span></div>
<div class="line"><a name="l02599"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m3.html#ga278b8865cc61174da4befdb442e80925"> 2599</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM3_SYS1ACNR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM3_SYS1ACNR_POS)) </span></div>
<div class="line"><a name="l02601"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m3.html#gaee8ec7cd56488d6e44e50af79db087c3"> 2601</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM3_SYS1ACNW_POS                 9 </span></div>
<div class="line"><a name="l02602"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m3.html#gab220c96fbc3534dd00fc7bdb5ff2a36f"> 2602</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM3_SYS1ACNW                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM3_SYS1ACNW_POS)) </span></div>
<div class="line"><a name="l02604"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m3.html#gad9b2a91abf77b2878f2cc857e7bd8cef"> 2604</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM3_SDMADACNR_POS                10 </span></div>
<div class="line"><a name="l02605"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m3.html#gaedae53ed1f98e30be536441923ef9318"> 2605</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM3_SDMADACNR                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM3_SDMADACNR_POS)) </span></div>
<div class="line"><a name="l02607"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m3.html#gac714633ab22dcbbf1e2b8e4564ac3ed1"> 2607</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM3_SDMADACNW_POS                11 </span></div>
<div class="line"><a name="l02608"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m3.html#ga24dba585014b8557e012fb9909b93869"> 2608</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM3_SDMADACNW                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM3_SDMADACNW_POS)) </span></div>
<div class="line"><a name="l02610"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m3.html#gab29f8659f931e01fc9a56431dc61e314"> 2610</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM3_SDMAIACNR_POS                12 </span></div>
<div class="line"><a name="l02611"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m3.html#ga83fcce6d7662b9ee8f445e10ec68cdb9"> 2611</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM3_SDMAIACNR                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM3_SDMAIACNR_POS)) </span></div>
<div class="line"><a name="l02613"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m3.html#ga8c67ede2250597e5c1bf13faba2e153f"> 2613</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM3_SDMAIACNW_POS                13 </span></div>
<div class="line"><a name="l02614"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m3.html#ga1975ceb9224769443d783f5d82bed168"> 2614</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM3_SDMAIACNW                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM3_SDMAIACNW_POS)) </span></div>
<div class="line"><a name="l02616"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m3.html#gabb6bed89dd272a5423c6e0766dd26d08"> 2616</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM3_CRYPTOACNR_POS               14 </span></div>
<div class="line"><a name="l02617"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m3.html#ga100e77f525e26be664a057bcfafa0ba5"> 2617</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM3_CRYPTOACNR                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM3_CRYPTOACNR_POS)) </span></div>
<div class="line"><a name="l02619"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m3.html#ga7fb9d1fd9f1ae4115de6055843dd8660"> 2619</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM3_CRYPTOACNW_POS               15 </span></div>
<div class="line"><a name="l02620"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m3.html#ga5944d2271b19c7a0f888d8261a08a339"> 2620</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM3_CRYPTOACNW                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM3_CRYPTOACNW_POS)) </span></div>
<div class="line"><a name="l02622"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m3.html#ga8149cc8b4738c318cc0cb507399e7590"> 2622</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM3_SDIOACNR_POS                 16 </span></div>
<div class="line"><a name="l02623"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m3.html#gab698144106a0d7c1b0c82e196b55c4af"> 2623</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM3_SDIOACNR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM3_SDIOACNR_POS)) </span></div>
<div class="line"><a name="l02625"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m3.html#ga5303aed4d532525bd5969c36134dd729"> 2625</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM3_SDIOACNW_POS                 17 </span></div>
<div class="line"><a name="l02626"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m3.html#ga65274ac1882699921017512f11e9edef"> 2626</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM3_SDIOACNW                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM3_SDIOACNW_POS)) </span></div>
<div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m4.html#ga9b74eaf6bbdd9a08d97b4a26d8799bfd"> 2636</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM4_DMA0ACNR_POS                 0 </span></div>
<div class="line"><a name="l02637"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m4.html#ga2c3578ae4ee64e62c61728f04e01fe2d"> 2637</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM4_DMA0ACNR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM4_DMA0ACNR_POS)) </span></div>
<div class="line"><a name="l02639"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m4.html#ga5d21f92542fc872bdb1d75436c9b5592"> 2639</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM4_DMA0ACNW_POS                 1 </span></div>
<div class="line"><a name="l02640"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m4.html#ga41792d9e33638bbe76be04d11511809b"> 2640</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM4_DMA0ACNW                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM4_DMA0ACNW_POS)) </span></div>
<div class="line"><a name="l02642"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m4.html#ga4825307ec8c325e317b3136818b461ab"> 2642</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM4_DMA1ACNR_POS                 2 </span></div>
<div class="line"><a name="l02643"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m4.html#ga1cf7283db0bee440e44b5d1ebc2400bc"> 2643</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM4_DMA1ACNR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM4_DMA1ACNR_POS)) </span></div>
<div class="line"><a name="l02645"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m4.html#gab7ef590ae4a7b4e4483f6155f0ee52e4"> 2645</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM4_DMA1ACNW_POS                 3 </span></div>
<div class="line"><a name="l02646"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m4.html#ga353b8e54e298c3909a27704fd7a38e75"> 2646</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM4_DMA1ACNW                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM4_DMA1ACNW_POS)) </span></div>
<div class="line"><a name="l02648"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m4.html#gafcf7d455464ba550033c586de92b2554"> 2648</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM4_USBACNR_POS                  4 </span></div>
<div class="line"><a name="l02649"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m4.html#ga9957c4c94b9d7fc88c3b3710aaa1a6f2"> 2649</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM4_USBACNR                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM4_USBACNR_POS)) </span></div>
<div class="line"><a name="l02651"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m4.html#ga5d88ce47a46b1b6f6c3e5d9662278d71"> 2651</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM4_USBACNW_POS                  5 </span></div>
<div class="line"><a name="l02652"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m4.html#ga98f7baa45e3cc395224ccd8e3e4275d4"> 2652</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM4_USBACNW                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM4_USBACNW_POS)) </span></div>
<div class="line"><a name="l02654"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m4.html#gaaf3238575e98667d644f50724021f1e4"> 2654</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM4_SYS0ACNR_POS                 6 </span></div>
<div class="line"><a name="l02655"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m4.html#gafd10b5f6cbfbfdf4b0f9ac1a0edb3839"> 2655</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM4_SYS0ACNR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM4_SYS0ACNR_POS)) </span></div>
<div class="line"><a name="l02657"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m4.html#ga0865fa9e694516d5613bd32d8a492577"> 2657</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM4_SYS0ACNW_POS                 7 </span></div>
<div class="line"><a name="l02658"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m4.html#ga170a61e394f3f26eadd46503815ab8a4"> 2658</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM4_SYS0ACNW                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM4_SYS0ACNW_POS)) </span></div>
<div class="line"><a name="l02660"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m4.html#ga2a1bce0a25a77648138f7b5e8850b6bc"> 2660</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM4_SYS1ACNR_POS                 8 </span></div>
<div class="line"><a name="l02661"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m4.html#ga91953ad08e78f6efb258ddad4c161a95"> 2661</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM4_SYS1ACNR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM4_SYS1ACNR_POS)) </span></div>
<div class="line"><a name="l02663"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m4.html#gab889bbfda430810fead2f87b0b85a99e"> 2663</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM4_SYS1ACNW_POS                 9 </span></div>
<div class="line"><a name="l02664"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m4.html#ga246e8b7456037e223b646a15550bed64"> 2664</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM4_SYS1ACNW                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM4_SYS1ACNW_POS)) </span></div>
<div class="line"><a name="l02666"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m4.html#ga27d5f36d1311909f5417fe936136baf9"> 2666</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM4_SDMADACNR_POS                10 </span></div>
<div class="line"><a name="l02667"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m4.html#ga15cc6cb973fb66ff1883d122d1df2d12"> 2667</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM4_SDMADACNR                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM4_SDMADACNR_POS)) </span></div>
<div class="line"><a name="l02669"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m4.html#ga03c255db3ac3cd79ee9f71c61eb397df"> 2669</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM4_SDMADACNW_POS                11 </span></div>
<div class="line"><a name="l02670"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m4.html#gaff7da213a4a9cbb9f0b0298e974cffe5"> 2670</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM4_SDMADACNW                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM4_SDMADACNW_POS)) </span></div>
<div class="line"><a name="l02672"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m4.html#gad95998eaf07251ec549e55ba7ab5fb33"> 2672</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM4_SDMAIACNR_POS                12 </span></div>
<div class="line"><a name="l02673"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m4.html#ga10dc91e511beb671275644ad0ae6e20c"> 2673</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM4_SDMAIACNR                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM4_SDMAIACNR_POS)) </span></div>
<div class="line"><a name="l02675"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m4.html#ga52971066d3f2cb033d313ef85a061eeb"> 2675</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM4_SDMAIACNW_POS                13 </span></div>
<div class="line"><a name="l02676"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m4.html#gae3ff16187f132a6b9842936e917573dc"> 2676</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM4_SDMAIACNW                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM4_SDMAIACNW_POS)) </span></div>
<div class="line"><a name="l02678"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m4.html#ga6833c4cf297633b8b63ada108f4c4976"> 2678</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM4_CRYPTOACNR_POS               14 </span></div>
<div class="line"><a name="l02679"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m4.html#ga04fad0f5305f810d6c0f2f6e9183355c"> 2679</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM4_CRYPTOACNR                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM4_CRYPTOACNR_POS)) </span></div>
<div class="line"><a name="l02681"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m4.html#ga8b805d79392d9c135c876726f317031c"> 2681</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM4_CRYPTOACNW_POS               15 </span></div>
<div class="line"><a name="l02682"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m4.html#ga5eb2e9ecf98dbea63d43ff656c398c83"> 2682</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM4_CRYPTOACNW                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM4_CRYPTOACNW_POS)) </span></div>
<div class="line"><a name="l02684"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m4.html#ga6dbb7c5682a6af43eacc7392601ac16e"> 2684</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM4_SDIOACNR_POS                 16 </span></div>
<div class="line"><a name="l02685"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m4.html#gaec0c0d968e7d514c5119e3bb1aa0e06c"> 2685</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM4_SDIOACNR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM4_SDIOACNR_POS)) </span></div>
<div class="line"><a name="l02687"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m4.html#ga31764e040d4eccb644067a00ebe567d3"> 2687</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM4_SDIOACNW_POS                 17 </span></div>
<div class="line"><a name="l02688"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m4.html#ga123811b6e053b8d00844ababc362ae53"> 2688</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM4_SDIOACNW                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM4_SDIOACNW_POS)) </span></div>
<div class="line"><a name="l02698"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m5.html#gab6be376bca089b12c7d358cf23015a48"> 2698</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM5_DMA0ACNR_POS                 0 </span></div>
<div class="line"><a name="l02699"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m5.html#ga70a44d1a8847a28037f2f2bbb6257534"> 2699</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM5_DMA0ACNR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM5_DMA0ACNR_POS)) </span></div>
<div class="line"><a name="l02701"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m5.html#ga6de5531a5eb9ec977dccfef92455bd1c"> 2701</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM5_DMA0ACNW_POS                 1 </span></div>
<div class="line"><a name="l02702"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m5.html#gacfc0f2e108602ed862160ea85f6df049"> 2702</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM5_DMA0ACNW                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM5_DMA0ACNW_POS)) </span></div>
<div class="line"><a name="l02704"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m5.html#ga3647519b015b9e23f1a6c1ee75ef0e65"> 2704</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM5_DMA1ACNR_POS                 2 </span></div>
<div class="line"><a name="l02705"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m5.html#gac4a12798a5065bea40922f2d7b0bfef6"> 2705</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM5_DMA1ACNR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM5_DMA1ACNR_POS)) </span></div>
<div class="line"><a name="l02707"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m5.html#ga28a163126ee9e78384325bb11801c4ce"> 2707</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM5_DMA1ACNW_POS                 3 </span></div>
<div class="line"><a name="l02708"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m5.html#ga715360d30404ab450e2e747034072e13"> 2708</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM5_DMA1ACNW                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM5_DMA1ACNW_POS)) </span></div>
<div class="line"><a name="l02710"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m5.html#ga3e04fb5eaf4b29c391000e22bf4689ac"> 2710</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM5_USBACNR_POS                  4 </span></div>
<div class="line"><a name="l02711"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m5.html#ga80e7d3775e6e1a68b2bed67d7c72a9c3"> 2711</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM5_USBACNR                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM5_USBACNR_POS)) </span></div>
<div class="line"><a name="l02713"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m5.html#ga34b4ee20f9b57f39b114dfd78915bf7e"> 2713</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM5_USBACNW_POS                  5 </span></div>
<div class="line"><a name="l02714"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m5.html#ga11cf9303cab3674150082cf9ce54a7c4"> 2714</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM5_USBACNW                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM5_USBACNW_POS)) </span></div>
<div class="line"><a name="l02716"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m5.html#gab04225bd97e811c80e3d644f37e94899"> 2716</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM5_SYS0ACNR_POS                 6 </span></div>
<div class="line"><a name="l02717"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m5.html#ga4c578a178264ab658ae1dfc1117a14ab"> 2717</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM5_SYS0ACNR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM5_SYS0ACNR_POS)) </span></div>
<div class="line"><a name="l02719"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m5.html#gaca68ff267b5df6af961e755e61047ee0"> 2719</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM5_SYS0ACNW_POS                 7 </span></div>
<div class="line"><a name="l02720"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m5.html#ga7e32f6edd93e700318967acacc7a2a3b"> 2720</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM5_SYS0ACNW                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM5_SYS0ACNW_POS)) </span></div>
<div class="line"><a name="l02722"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m5.html#gaa0ecf3c44bf12f307eccd1164141cd2e"> 2722</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM5_SYS1ACNR_POS                 8 </span></div>
<div class="line"><a name="l02723"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m5.html#gafbb08a982cec1ff8b1447c0b83999fb4"> 2723</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM5_SYS1ACNR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM5_SYS1ACNR_POS)) </span></div>
<div class="line"><a name="l02725"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m5.html#ga5d6a4c854a5329d54f36425a7e836440"> 2725</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM5_SYS1ACNW_POS                 9 </span></div>
<div class="line"><a name="l02726"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m5.html#ga66992b0f41011c377de7d8c1bb79825f"> 2726</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM5_SYS1ACNW                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM5_SYS1ACNW_POS)) </span></div>
<div class="line"><a name="l02728"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m5.html#ga0f6d3479df5c894a9195c7dee119d818"> 2728</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM5_SDMADACNR_POS                10 </span></div>
<div class="line"><a name="l02729"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m5.html#ga25137e94f6e374d03632d791bf0ea806"> 2729</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM5_SDMADACNR                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM5_SDMADACNR_POS)) </span></div>
<div class="line"><a name="l02731"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m5.html#ga2b412d8bd32723dda6f40cea7118fe19"> 2731</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM5_SDMADACNW_POS                11 </span></div>
<div class="line"><a name="l02732"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m5.html#ga5c706e81eb14bedaee2094e4771591d8"> 2732</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM5_SDMADACNW                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM5_SDMADACNW_POS)) </span></div>
<div class="line"><a name="l02734"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m5.html#ga39a2f95faff5bce1cd80f348ba048fe2"> 2734</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM5_SDMAIACNR_POS                12 </span></div>
<div class="line"><a name="l02735"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m5.html#gae299959d3e5843b350af472f6d8ad43d"> 2735</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM5_SDMAIACNR                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM5_SDMAIACNR_POS)) </span></div>
<div class="line"><a name="l02737"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m5.html#ga5bd555606e95c6c406948b7fdbc5882c"> 2737</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM5_SDMAIACNW_POS                13 </span></div>
<div class="line"><a name="l02738"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m5.html#ga0c30813013f0926b583f7b1bf45c15b3"> 2738</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM5_SDMAIACNW                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM5_SDMAIACNW_POS)) </span></div>
<div class="line"><a name="l02740"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m5.html#gae1a85fa07526cf275187fbf2f02a9b90"> 2740</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM5_CRYPTOACNR_POS               14 </span></div>
<div class="line"><a name="l02741"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m5.html#ga506b5598208b5c636daa6e45942cf45e"> 2741</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM5_CRYPTOACNR                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM5_CRYPTOACNR_POS)) </span></div>
<div class="line"><a name="l02743"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m5.html#gadd9e22a170d6cc90d1bb9474e6e30eb2"> 2743</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM5_CRYPTOACNW_POS               15 </span></div>
<div class="line"><a name="l02744"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m5.html#ga4bb7f541ff406f68f2b29a18908ac839"> 2744</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM5_CRYPTOACNW                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM5_CRYPTOACNW_POS)) </span></div>
<div class="line"><a name="l02746"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m5.html#gac75cab82fdb6371b9451b8c2acd322c0"> 2746</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM5_SDIOACNR_POS                 16 </span></div>
<div class="line"><a name="l02747"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m5.html#gac9e364df61edc6e0f379210fef654ee7"> 2747</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM5_SDIOACNR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM5_SDIOACNR_POS)) </span></div>
<div class="line"><a name="l02749"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m5.html#ga32436212e12a5c55e6785c230d3684ed"> 2749</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM5_SDIOACNW_POS                 17 </span></div>
<div class="line"><a name="l02750"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m5.html#ga794bd6a83099d39aee394a5cfeaa279d"> 2750</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM5_SDIOACNW                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM5_SDIOACNW_POS)) </span></div>
<div class="line"><a name="l02760"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m6.html#ga6a3920a966c5a2953217bfcb8442ea0c"> 2760</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM6_DMA0ACNR_POS                 0 </span></div>
<div class="line"><a name="l02761"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m6.html#gacfa3cc83c7c7edb164bb92bbce0660ca"> 2761</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM6_DMA0ACNR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM6_DMA0ACNR_POS)) </span></div>
<div class="line"><a name="l02763"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m6.html#ga13c6eb32a60849153a8780186b312ec4"> 2763</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM6_DMA0ACNW_POS                 1 </span></div>
<div class="line"><a name="l02764"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m6.html#gaf243ae313491830b7ae49c1aa45e267c"> 2764</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM6_DMA0ACNW                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM6_DMA0ACNW_POS)) </span></div>
<div class="line"><a name="l02766"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m6.html#gab0bc9e2bc9a72902f60638874176fef8"> 2766</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM6_DMA1ACNR_POS                 2 </span></div>
<div class="line"><a name="l02767"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m6.html#ga91432447e5d304186ad50e121dc50dd9"> 2767</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM6_DMA1ACNR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM6_DMA1ACNR_POS)) </span></div>
<div class="line"><a name="l02769"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m6.html#gaa357694675ab53231fddece06825d5f6"> 2769</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM6_DMA1ACNW_POS                 3 </span></div>
<div class="line"><a name="l02770"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m6.html#ga38b8133f97f6cdd267c767800f51a8b8"> 2770</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM6_DMA1ACNW                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM6_DMA1ACNW_POS)) </span></div>
<div class="line"><a name="l02772"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m6.html#gae32064dfb32a8269130b2a2269695b92"> 2772</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM6_USBACNR_POS                  4 </span></div>
<div class="line"><a name="l02773"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m6.html#ga99c0e4857cdbe4cf14ee23d6133a5a1c"> 2773</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM6_USBACNR                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM6_USBACNR_POS)) </span></div>
<div class="line"><a name="l02775"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m6.html#ga739b13377e68f770517c981e55659b8b"> 2775</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM6_USBACNW_POS                  5 </span></div>
<div class="line"><a name="l02776"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m6.html#ga01de80c6ed1d2b40beb4162320cd6143"> 2776</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM6_USBACNW                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM6_USBACNW_POS)) </span></div>
<div class="line"><a name="l02778"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m6.html#ga0f37efb8e8e06a7e948b2c3a53ef34b4"> 2778</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM6_SYS0ACNR_POS                 6 </span></div>
<div class="line"><a name="l02779"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m6.html#ga5461e61892a60fd7fa4c571800b049ca"> 2779</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM6_SYS0ACNR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM6_SYS0ACNR_POS)) </span></div>
<div class="line"><a name="l02781"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m6.html#ga228be8cab4d3a6dcb9fe86b1d434968f"> 2781</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM6_SYS0ACNW_POS                 7 </span></div>
<div class="line"><a name="l02782"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m6.html#gae66df934a07e57cbf70cc531703c25b4"> 2782</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM6_SYS0ACNW                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM6_SYS0ACNW_POS)) </span></div>
<div class="line"><a name="l02784"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m6.html#ga715460fbcc792b91d18950e700fbf11a"> 2784</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM6_SYS1ACNR_POS                 8 </span></div>
<div class="line"><a name="l02785"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m6.html#gadc85b3ddbfc4f5e1e1946171a576f83b"> 2785</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM6_SYS1ACNR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM6_SYS1ACNR_POS)) </span></div>
<div class="line"><a name="l02787"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m6.html#gaaf02b543252d610baa104d97071dcdd6"> 2787</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM6_SYS1ACNW_POS                 9 </span></div>
<div class="line"><a name="l02788"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m6.html#ga6a73d941a5af145cde9145804eb8c59a"> 2788</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM6_SYS1ACNW                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM6_SYS1ACNW_POS)) </span></div>
<div class="line"><a name="l02790"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m6.html#ga316b6cee212d67c26894ccb278cc2751"> 2790</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM6_SDMADACNR_POS                10 </span></div>
<div class="line"><a name="l02791"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m6.html#ga5af5059a070e46d3c34cc8c4bde35dcf"> 2791</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM6_SDMADACNR                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM6_SDMADACNR_POS)) </span></div>
<div class="line"><a name="l02793"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m6.html#ga3cc7d47586b19ef4dc6198b2fc936f6d"> 2793</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM6_SDMADACNW_POS                11 </span></div>
<div class="line"><a name="l02794"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m6.html#ga5918a9bc1fa120da502f4bb6c9bb594f"> 2794</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM6_SDMADACNW                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM6_SDMADACNW_POS)) </span></div>
<div class="line"><a name="l02796"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m6.html#ga12e49a9095eb05dd0bb187577961a662"> 2796</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM6_SDMAIACNR_POS                12 </span></div>
<div class="line"><a name="l02797"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m6.html#ga78fd24fdada7d1c7b724ac7ae8334a8f"> 2797</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM6_SDMAIACNR                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM6_SDMAIACNR_POS)) </span></div>
<div class="line"><a name="l02799"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m6.html#gacbb14fae341a0b1639782d44d41c53c5"> 2799</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM6_SDMAIACNW_POS                13 </span></div>
<div class="line"><a name="l02800"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m6.html#gab39ac3dfa7bae2feb1d4f5c96bb59b8f"> 2800</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM6_SDMAIACNW                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM6_SDMAIACNW_POS)) </span></div>
<div class="line"><a name="l02802"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m6.html#ga825132e7bb142f654989d3c87b6bb531"> 2802</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM6_CRYPTOACNR_POS               14 </span></div>
<div class="line"><a name="l02803"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m6.html#ga426958297c80cad537ce9059db2ffbfa"> 2803</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM6_CRYPTOACNR                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM6_CRYPTOACNR_POS)) </span></div>
<div class="line"><a name="l02805"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m6.html#ga3d0df3f9b8414c43287966bb6e536b5b"> 2805</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM6_CRYPTOACNW_POS               15 </span></div>
<div class="line"><a name="l02806"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m6.html#gaf7556a588001235d12c158ec7c78e4aa"> 2806</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM6_CRYPTOACNW                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM6_CRYPTOACNW_POS)) </span></div>
<div class="line"><a name="l02808"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m6.html#ga4c16a556309f42dcc1285c82e2e6630c"> 2808</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM6_SDIOACNR_POS                 16 </span></div>
<div class="line"><a name="l02809"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m6.html#ga92bad1a5f3fc09e5bf029f6702e3807b"> 2809</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM6_SDIOACNR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM6_SDIOACNR_POS)) </span></div>
<div class="line"><a name="l02811"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m6.html#ga949394694e43636bbc22c2f71335412c"> 2811</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM6_SDIOACNW_POS                 17 </span></div>
<div class="line"><a name="l02812"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m6.html#ga8b6babf0e81c12fc3924663d1ce46874"> 2812</a></span>&#160;<span class="preprocessor"> #define MXC_F_RPU_SYSRAM6_SDIOACNW                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_RPU_SYSRAM6_SDIOACNW_POS)) </span></div>
<div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;}</div>
<div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160; </div>
<div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _RPU_REGS_H_ */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="agroup__rpu__registers_html_add57550c3d21560e968c7227c3bc1573"><div class="ttname"><a href="group__rpu__registers.html#add57550c3d21560e968c7227c3bc1573">mxc_rpu_regs_t::wut</a></div><div class="ttdeci">__IO uint32_t wut</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:105</div></div>
<div class="ttc" id="agroup__rpu__registers_html_ae341ea9a7b3a7931c27d707ef6adcbef"><div class="ttname"><a href="group__rpu__registers.html#ae341ea9a7b3a7931c27d707ef6adcbef">mxc_rpu_regs_t::sysram0</a></div><div class="ttdeci">__IO uint32_t sysram0</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:191</div></div>
<div class="ttc" id="agroup__rpu__registers_html_a0864701fdb583446e7c936d7cbd8ba08"><div class="ttname"><a href="group__rpu__registers.html#a0864701fdb583446e7c936d7cbd8ba08">mxc_rpu_regs_t::sdhcctrl</a></div><div class="ttdeci">__IO uint32_t sdhcctrl</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:157</div></div>
<div class="ttc" id="agroup__rpu__registers_html_aaaa428096d91c1314b330873dcd8c5bb"><div class="ttname"><a href="group__rpu__registers.html#aaaa428096d91c1314b330873dcd8c5bb">mxc_rpu_regs_t::wdt2</a></div><div class="ttdeci">__IO uint32_t wdt2</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:96</div></div>
<div class="ttc" id="agroup__rpu__registers_html_a6c3c7d362167aef4b51172612acb8194"><div class="ttname"><a href="group__rpu__registers.html#a6c3c7d362167aef4b51172612acb8194">mxc_rpu_regs_t::i2c1_bus0</a></div><div class="ttdeci">__IO uint32_t i2c1_bus0</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:131</div></div>
<div class="ttc" id="agroup__rpu__registers_html_aa06863c312d3e701a923f03e7a04a000"><div class="ttname"><a href="group__rpu__registers.html#aa06863c312d3e701a923f03e7a04a000">mxc_rpu_regs_t::trng</a></div><div class="ttdeci">__IO uint32_t trng</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:179</div></div>
<div class="ttc" id="agroup__rpu__registers_html_a22d3fd641fba6fd6a3c48d57e193029c"><div class="ttname"><a href="group__rpu__registers.html#a22d3fd641fba6fd6a3c48d57e193029c">mxc_rpu_regs_t::sdio</a></div><div class="ttdeci">__IO uint32_t sdio</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:185</div></div>
<div class="ttc" id="agroup__rpu__registers_html_abea395bf95f0644e4f9b4cf77013252d"><div class="ttname"><a href="group__rpu__registers.html#abea395bf95f0644e4f9b4cf77013252d">mxc_rpu_regs_t::spixfc</a></div><div class="ttdeci">__IO uint32_t spixfc</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:137</div></div>
<div class="ttc" id="agroup__rpu__registers_html_aecf2516d2556af520cbc4fa32f348be1"><div class="ttname"><a href="group__rpu__registers.html#aecf2516d2556af520cbc4fa32f348be1">mxc_rpu_regs_t::icc1</a></div><div class="ttdeci">__IO uint32_t icc1</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:145</div></div>
<div class="ttc" id="agroup__rpu__registers_html_ac7f110d7f41083485b106ef9e57469bd"><div class="ttname"><a href="group__rpu__registers.html#ac7f110d7f41083485b106ef9e57469bd">mxc_rpu_regs_t::wdt0</a></div><div class="ttdeci">__IO uint32_t wdt0</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:94</div></div>
<div class="ttc" id="agroup__rpu__registers_html_aa9f5469d11c778dd407c92e068de7df1"><div class="ttname"><a href="group__rpu__registers.html#aa9f5469d11c778dd407c92e068de7df1">mxc_rpu_regs_t::gcr</a></div><div class="ttdeci">__IO uint32_t gcr</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:89</div></div>
<div class="ttc" id="agroup__rpu__registers_html_abe21780962a40696594d2b37afb15499"><div class="ttname"><a href="group__rpu__registers.html#abe21780962a40696594d2b37afb15499">mxc_rpu_regs_t::flc0</a></div><div class="ttdeci">__IO uint32_t flc0</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:141</div></div>
<div class="ttc" id="agroup__rpu__registers_html_a3d7da5a6cf77b3dfcc47af4b5b16e151"><div class="ttname"><a href="group__rpu__registers.html#a3d7da5a6cf77b3dfcc47af4b5b16e151">mxc_rpu_regs_t::mcr</a></div><div class="ttdeci">__IO uint32_t mcr</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:107</div></div>
<div class="ttc" id="agroup__rpu__registers_html_af01ef8a85eb0c79cdaa7a1a90937d4da"><div class="ttname"><a href="group__rpu__registers.html#af01ef8a85eb0c79cdaa7a1a90937d4da">mxc_rpu_regs_t::audio</a></div><div class="ttdeci">__IO uint32_t audio</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:177</div></div>
<div class="ttc" id="agroup__rpu__registers_html_ac7169edd81a7d5c4674cdee919d8417f"><div class="ttname"><a href="group__rpu__registers.html#ac7169edd81a7d5c4674cdee919d8417f">mxc_rpu_regs_t::usbhs</a></div><div class="ttdeci">__IO uint32_t usbhs</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:183</div></div>
<div class="ttc" id="agroup__rpu__registers_html_a25d2667a6475544e1471550ec87ec63f"><div class="ttname"><a href="group__rpu__registers.html#a25d2667a6475544e1471550ec87ec63f">mxc_rpu_regs_t::dma1</a></div><div class="ttdeci">__IO uint32_t dma1</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:153</div></div>
<div class="ttc" id="agroup__rpu__registers_html_aa110ec9816f149222b3ba2104e0c2843"><div class="ttname"><a href="group__rpu__registers.html#aa110ec9816f149222b3ba2104e0c2843">mxc_rpu_regs_t::uart2</a></div><div class="ttdeci">__IO uint32_t uart2</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:171</div></div>
<div class="ttc" id="agroup__rpu__registers_html_a74775bbfa0867e568c56dadf266c0da1"><div class="ttname"><a href="group__rpu__registers.html#a74775bbfa0867e568c56dadf266c0da1">mxc_rpu_regs_t::sema</a></div><div class="ttdeci">__IO uint32_t sema</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:165</div></div>
<div class="ttc" id="agroup__rpu__registers_html_a715c54dfeeb0da36cc134b5e786df231"><div class="ttname"><a href="group__rpu__registers.html#a715c54dfeeb0da36cc134b5e786df231">mxc_rpu_regs_t::i2c2_bus0</a></div><div class="ttdeci">__IO uint32_t i2c2_bus0</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:133</div></div>
<div class="ttc" id="agroup__rpu__registers_html_aeed89c0a5ae6d433ed9adf6260f6bdd5"><div class="ttname"><a href="group__rpu__registers.html#aeed89c0a5ae6d433ed9adf6260f6bdd5">mxc_rpu_regs_t::sdma</a></div><div class="ttdeci">__IO uint32_t sdma</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:155</div></div>
<div class="ttc" id="agroup__rpu__registers_html_af08cf995f261a4a3f735fd8405b8dba9"><div class="ttname"><a href="group__rpu__registers.html#af08cf995f261a4a3f735fd8405b8dba9">mxc_rpu_regs_t::spi0</a></div><div class="ttdeci">__IO uint32_t spi0</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:189</div></div>
<div class="ttc" id="agroup__rpu__registers_html_a2eb7871b87a7bbf77716a4c9a9888309"><div class="ttname"><a href="group__rpu__registers.html#a2eb7871b87a7bbf77716a4c9a9888309">mxc_rpu_regs_t::tmr5</a></div><div class="ttdeci">__IO uint32_t tmr5</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:123</div></div>
<div class="ttc" id="agroup__rpu__registers_html_a0b620ef631fa064fc9074bb311868e3d"><div class="ttname"><a href="group__rpu__registers.html#a0b620ef631fa064fc9074bb311868e3d">mxc_rpu_regs_t::pwrseq</a></div><div class="ttdeci">__IO uint32_t pwrseq</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:106</div></div>
<div class="ttc" id="agroup__rpu__registers_html_a9299f27d6bc7756242696e6d88e187b9"><div class="ttname"><a href="group__rpu__registers.html#a9299f27d6bc7756242696e6d88e187b9">mxc_rpu_regs_t::htimer0</a></div><div class="ttdeci">__IO uint32_t htimer0</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:125</div></div>
<div class="ttc" id="agroup__rpu__registers_html_a54385d3c6cb71b0ac47aaaf1dc2e82d4"><div class="ttname"><a href="group__rpu__registers.html#a54385d3c6cb71b0ac47aaaf1dc2e82d4">mxc_rpu_regs_t::gpio1</a></div><div class="ttdeci">__IO uint32_t gpio1</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:111</div></div>
<div class="ttc" id="agroup__rpu__registers_html_a67b754b49679329b02775a1a41dd9951"><div class="ttname"><a href="group__rpu__registers.html#a67b754b49679329b02775a1a41dd9951">mxc_rpu_regs_t::spixm_fifo</a></div><div class="ttdeci">__IO uint32_t spixm_fifo</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:187</div></div>
<div class="ttc" id="agroup__rpu__registers_html_a51f608dd2fd8dcf6704cad53dfb33afa"><div class="ttname"><a href="group__rpu__registers.html#a51f608dd2fd8dcf6704cad53dfb33afa">mxc_rpu_regs_t::tmr2</a></div><div class="ttdeci">__IO uint32_t tmr2</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:117</div></div>
<div class="ttc" id="agroup__rpu__registers_html_acc4ff4e7aa41a81730b445cdca2a689e"><div class="ttname"><a href="group__rpu__registers.html#acc4ff4e7aa41a81730b445cdca2a689e">mxc_rpu_regs_t::sysram6</a></div><div class="ttdeci">__IO uint32_t sysram6</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:203</div></div>
<div class="ttc" id="agroup__rpu__registers_html_a9a746db2451fb3ae05c8e0d596de0a9b"><div class="ttname"><a href="group__rpu__registers.html#a9a746db2451fb3ae05c8e0d596de0a9b">mxc_rpu_regs_t::rtc</a></div><div class="ttdeci">__IO uint32_t rtc</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:104</div></div>
<div class="ttc" id="agroup__rpu__registers_html_aad1012d9983111d6ce6fb7ca1a8028ea"><div class="ttname"><a href="group__rpu__registers.html#aad1012d9983111d6ce6fb7ca1a8028ea">mxc_rpu_regs_t::btle</a></div><div class="ttdeci">__IO uint32_t btle</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:181</div></div>
<div class="ttc" id="agroup__rpu__registers_html_aa0c7863ecb0513f096d7043647845911"><div class="ttname"><a href="group__rpu__registers.html#aa0c7863ecb0513f096d7043647845911">mxc_rpu_regs_t::dma0</a></div><div class="ttdeci">__IO uint32_t dma0</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:139</div></div>
<div class="ttc" id="agroup__rpu__registers_html_afef216e672caeac4eaaa2c45ce6a3923"><div class="ttname"><a href="group__rpu__registers.html#afef216e672caeac4eaaa2c45ce6a3923">mxc_rpu_regs_t::sysram5</a></div><div class="ttdeci">__IO uint32_t sysram5</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:201</div></div>
<div class="ttc" id="agroup__rpu__registers_html_a9071d2a1f5d01cf754beba7d8c94aeea"><div class="ttname"><a href="group__rpu__registers.html#a9071d2a1f5d01cf754beba7d8c94aeea">mxc_rpu_regs_t::htimer1</a></div><div class="ttdeci">__IO uint32_t htimer1</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:127</div></div>
<div class="ttc" id="agroup__rpu__registers_html_a08546d600b9042bb7692ff73aed37c13"><div class="ttname"><a href="group__rpu__registers.html#a08546d600b9042bb7692ff73aed37c13">mxc_rpu_regs_t::gpio0</a></div><div class="ttdeci">__IO uint32_t gpio0</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:109</div></div>
<div class="ttc" id="agroup__rpu__registers_html_a81a78d042d8cf988f05b2a8f03709874"><div class="ttname"><a href="group__rpu__registers.html#a81a78d042d8cf988f05b2a8f03709874">mxc_rpu_regs_t::sysram4</a></div><div class="ttdeci">__IO uint32_t sysram4</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:199</div></div>
<div class="ttc" id="agroup__rpu__registers_html_ac809336d2a78c693cb1f98961a13f08e"><div class="ttname"><a href="group__rpu__registers.html#ac809336d2a78c693cb1f98961a13f08e">mxc_rpu_regs_t::sysram2</a></div><div class="ttdeci">__IO uint32_t sysram2</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:195</div></div>
<div class="ttc" id="agroup__rpu__registers_html_ac00a23380b1561faa1c99244434a5b6f"><div class="ttname"><a href="group__rpu__registers.html#ac00a23380b1561faa1c99244434a5b6f">mxc_rpu_regs_t::spi1</a></div><div class="ttdeci">__IO uint32_t spi1</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:173</div></div>
<div class="ttc" id="agroup__rpu__registers_html_ab0cc89cf6051ab9c86417ec74f17ff0d"><div class="ttname"><a href="group__rpu__registers.html#ab0cc89cf6051ab9c86417ec74f17ff0d">mxc_rpu_regs_t::spixfm</a></div><div class="ttdeci">__IO uint32_t spixfm</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:135</div></div>
<div class="ttc" id="agroup__rpu__registers_html_aba4d90958e95f24a63760a564ee4157d"><div class="ttname"><a href="group__rpu__registers.html#aba4d90958e95f24a63760a564ee4157d">mxc_rpu_regs_t::ptg_bus0</a></div><div class="ttdeci">__IO uint32_t ptg_bus0</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:161</div></div>
<div class="ttc" id="agroup__rpu__registers_html_a707112725c957ec3ef5e567280249d2b"><div class="ttname"><a href="group__rpu__registers.html#a707112725c957ec3ef5e567280249d2b">mxc_rpu_regs_t::adc</a></div><div class="ttdeci">__IO uint32_t adc</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:151</div></div>
<div class="ttc" id="agroup__rpu__registers_html_a5ebc2c651a7fb873eed081f4f6c4fa45"><div class="ttname"><a href="group__rpu__registers.html#a5ebc2c651a7fb873eed081f4f6c4fa45">mxc_rpu_regs_t::wdt1</a></div><div class="ttdeci">__IO uint32_t wdt1</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:95</div></div>
<div class="ttc" id="agroup__rpu__registers_html_aaa80f342f5832d684f050f1fd99a9b14"><div class="ttname"><a href="group__rpu__registers.html#aaa80f342f5832d684f050f1fd99a9b14">mxc_rpu_regs_t::tmr3</a></div><div class="ttdeci">__IO uint32_t tmr3</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:119</div></div>
<div class="ttc" id="agroup__rpu__registers_html_a81e87b71a565baf2ffaaf3221934e581"><div class="ttname"><a href="group__rpu__registers.html#a81e87b71a565baf2ffaaf3221934e581">mxc_rpu_regs_t::spi2</a></div><div class="ttdeci">__IO uint32_t spi2</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:175</div></div>
<div class="ttc" id="agroup__rpu__registers_html_ae7d7fe16ef979a1ca4c65e649562381b"><div class="ttname"><a href="group__rpu__registers.html#ae7d7fe16ef979a1ca4c65e649562381b">mxc_rpu_regs_t::i2c0_bus0</a></div><div class="ttdeci">__IO uint32_t i2c0_bus0</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:129</div></div>
<div class="ttc" id="agroup__rpu__registers_html_adfbe3c029fbceadbc935da2ffde51f43"><div class="ttname"><a href="group__rpu__registers.html#adfbe3c029fbceadbc935da2ffde51f43">mxc_rpu_regs_t::srcc</a></div><div class="ttdeci">__IO uint32_t srcc</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:149</div></div>
<div class="ttc" id="agroup__rpu__registers_html_a55fa90d3b96d211fb554c3c48a146cfa"><div class="ttname"><a href="group__rpu__registers.html#a55fa90d3b96d211fb554c3c48a146cfa">mxc_rpu_regs_t::tmr0</a></div><div class="ttdeci">__IO uint32_t tmr0</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:113</div></div>
<div class="ttc" id="agroup__rpu__registers_html_aacf619548c2640f2e91da96a4b18fc58"><div class="ttname"><a href="group__rpu__registers.html#aacf619548c2640f2e91da96a4b18fc58">mxc_rpu_regs_t::dvs</a></div><div class="ttdeci">__IO uint32_t dvs</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:100</div></div>
<div class="ttc" id="agroup__rpu__registers_html_ad8e9fba81780fb99233482ce8be2c737"><div class="ttname"><a href="group__rpu__registers.html#ad8e9fba81780fb99233482ce8be2c737">mxc_rpu_regs_t::sysram1</a></div><div class="ttdeci">__IO uint32_t sysram1</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:193</div></div>
<div class="ttc" id="agroup__rpu__registers_html_af3f5f83599e23e7e88d20c63952ed8a4"><div class="ttname"><a href="group__rpu__registers.html#af3f5f83599e23e7e88d20c63952ed8a4">mxc_rpu_regs_t::crypto</a></div><div class="ttdeci">__IO uint32_t crypto</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:92</div></div>
<div class="ttc" id="agroup__rpu__registers_html_a14f7759e5dcd6943c1fcc9d6ec171005"><div class="ttname"><a href="group__rpu__registers.html#a14f7759e5dcd6943c1fcc9d6ec171005">mxc_rpu_regs_t::icc0</a></div><div class="ttdeci">__IO uint32_t icc0</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:144</div></div>
<div class="ttc" id="agroup__rpu__registers_html_a76fe7fa879c47fff7d429ee1da0e16a6"><div class="ttname"><a href="group__rpu__registers.html#a76fe7fa879c47fff7d429ee1da0e16a6">mxc_rpu_regs_t::tmr4</a></div><div class="ttdeci">__IO uint32_t tmr4</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:121</div></div>
<div class="ttc" id="agroup__rpu__registers_html_a1a874ad9bfc7df626be8e146a1878f92"><div class="ttname"><a href="group__rpu__registers.html#a1a874ad9bfc7df626be8e146a1878f92">mxc_rpu_regs_t::flc1</a></div><div class="ttdeci">__IO uint32_t flc1</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:142</div></div>
<div class="ttc" id="agroup__rpu__registers_html_af814d30240a342d8ef33990877248fee"><div class="ttname"><a href="group__rpu__registers.html#af814d30240a342d8ef33990877248fee">mxc_rpu_regs_t::sir</a></div><div class="ttdeci">__IO uint32_t sir</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:90</div></div>
<div class="ttc" id="agroup__rpu__registers_html_a5f0ae97b1ebb6a227b232a607fab4002"><div class="ttname"><a href="group__rpu__registers.html#a5f0ae97b1ebb6a227b232a607fab4002">mxc_rpu_regs_t::sysram3</a></div><div class="ttdeci">__IO uint32_t sysram3</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:197</div></div>
<div class="ttc" id="agroup__rpu__registers_html_aee7345d87b327f1d948b383339c9efe5"><div class="ttname"><a href="group__rpu__registers.html#aee7345d87b327f1d948b383339c9efe5">mxc_rpu_regs_t::tmr1</a></div><div class="ttdeci">__IO uint32_t tmr1</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:115</div></div>
<div class="ttc" id="agroup__rpu__registers_html_a25075b31a5dcd404de7ba86a07548b19"><div class="ttname"><a href="group__rpu__registers.html#a25075b31a5dcd404de7ba86a07548b19">mxc_rpu_regs_t::bbsir</a></div><div class="ttdeci">__IO uint32_t bbsir</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:102</div></div>
<div class="ttc" id="agroup__rpu__registers_html_a33f97d4044405def04eb099a63a4149a"><div class="ttname"><a href="group__rpu__registers.html#a33f97d4044405def04eb099a63a4149a">mxc_rpu_regs_t::uart1</a></div><div class="ttdeci">__IO uint32_t uart1</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:169</div></div>
<div class="ttc" id="agroup__rpu__registers_html_a88f936e86aaafd7c2f41959db2684be6"><div class="ttname"><a href="group__rpu__registers.html#a88f936e86aaafd7c2f41959db2684be6">mxc_rpu_regs_t::simo</a></div><div class="ttdeci">__IO uint32_t simo</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:99</div></div>
<div class="ttc" id="agroup__rpu__registers_html_a3a82129bc70e36b81d45bb956c58f645"><div class="ttname"><a href="group__rpu__registers.html#a3a82129bc70e36b81d45bb956c58f645">mxc_rpu_regs_t::smon</a></div><div class="ttdeci">__IO uint32_t smon</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:98</div></div>
<div class="ttc" id="agroup__rpu__registers_html_a6b1d6af7d97c929a0c8067de6327b1be"><div class="ttname"><a href="group__rpu__registers.html#a6b1d6af7d97c929a0c8067de6327b1be">mxc_rpu_regs_t::owm</a></div><div class="ttdeci">__IO uint32_t owm</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:163</div></div>
<div class="ttc" id="agroup__rpu__registers_html_ad03372af97d6a618e296cc2fd47aa27f"><div class="ttname"><a href="group__rpu__registers.html#ad03372af97d6a618e296cc2fd47aa27f">mxc_rpu_regs_t::uart0</a></div><div class="ttdeci">__IO uint32_t uart0</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:167</div></div>
<div class="ttc" id="agroup__rpu__registers_html_structmxc__rpu__regs__t"><div class="ttname"><a href="group__rpu__registers.html#structmxc__rpu__regs__t">mxc_rpu_regs_t</a></div><div class="ttdef"><b>Definition:</b> rpu_regs.h:88</div></div>
<div class="ttc" id="agroup__rpu__registers_html_a7aeea90946eeb5b0885aecf9bdd3aed4"><div class="ttname"><a href="group__rpu__registers.html#a7aeea90946eeb5b0885aecf9bdd3aed4">mxc_rpu_regs_t::sfcc</a></div><div class="ttdeci">__IO uint32_t sfcc</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:147</div></div>
<div class="ttc" id="agroup__rpu__registers_html_a54b7bd16c5935b7735af55ffb9dc2668"><div class="ttname"><a href="group__rpu__registers.html#a54b7bd16c5935b7735af55ffb9dc2668">mxc_rpu_regs_t::fcr</a></div><div class="ttdeci">__IO uint32_t fcr</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:91</div></div>
<div class="ttc" id="agroup__rpu__registers_html_aba908e6746e2d4da61b5ad7cdbdc107e"><div class="ttname"><a href="group__rpu__registers.html#aba908e6746e2d4da61b5ad7cdbdc107e">mxc_rpu_regs_t::spixr</a></div><div class="ttdeci">__IO uint32_t spixr</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:159</div></div>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_e7fa9f9ff84ec6f18f923fb2418bfd4b.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_74a1ad929b9bc221910eda5e657bf53e.html">Device</a></li><li class="navelem"><a class="el" href="dir_2735d35371771e96c24dd0c1d026f345.html">Maxim</a></li><li class="navelem"><a class="el" href="dir_47adca39a28ae90518c1c01efa52461b.html">MAX32665</a></li><li class="navelem"><a class="el" href="dir_2e01352d2a686e5c19314f8e02092ed6.html">Include</a></li><li class="navelem"><b>rpu_regs.h</b></li>
    <li class="footer">Generated on Fri Dec 4 2020 11:48:58 for MAX32665 Peripheral Driver API by <a href="http://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
