 
****************************************
Report : qor
Design : rca
Version: T-2022.03-SP5
Date   : Sat Sep  9 13:30:45 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:        166.08
  Critical Path Slack:           0.44
  Critical Path Clk Period:    180.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         17
  Hierarchical Port Count:         72
  Leaf Cell Count:                 64
  Buf/Inv Cell Count:              21
  Buf Cell Count:                   3
  Inv Cell Count:                  18
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        51
  Sequential Cell Count:           13
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       55.987200
  Noncombinational Area:    78.848639
  Buf/Inv Area:             16.329600
  Total Buffer Area:             3.27
  Total Inverter Area:          13.06
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               134.835839
  Design Area:             134.835839


  Design Rules
  -----------------------------------
  Total Number of Nets:            74
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: dagobah.ceid.upatras.gr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.28
  Mapping Optimization:                0.22
  -----------------------------------------
  Overall Compile Time:                2.53
  Overall Compile Wall Clock Time:     2.76

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
