#Build: Fabric Compiler 2022.2-SP4.2, Build 132111, Aug 13 06:22 2023
#Install: D:\ywd\pds_2022.2-sp4.2-ads-win64\PDS_2022.2-SP4.2-ads\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19045
#Hostname: DESKTOP-HN5R6GK
Generated by Fabric Compiler (version 2022.2-SP4.2 build 132111) at Thu Nov  2 15:27:15 2023
#Build: Fabric Compiler 2022.2-SP4.2, Build 132111, Aug 13 06:22 2023
#Install: D:\ywd\pds_2022.2-sp4.2-ads-win64\PDS_2022.2-SP4.2-ads\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19045
#Hostname: DESKTOP-HN5R6GK
Generated by Fabric Compiler (version 2022.2-SP4.2 build 132111) at Thu Nov  2 15:26:53 2023
# pvf -action compile

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/cnt[6] 0

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cas_n -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cs_n

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cas_n -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_we_n

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_cas_n -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_ras_n

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][127] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][126] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][125] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][124] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][123] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][122] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][121] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][120] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][119] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][118] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][117] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][116] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][115] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][114] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][113] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][112] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][111] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][110] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][109] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][108] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][107] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][106] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][105] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][104] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][103] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][102] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][101] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][100] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][99] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][98] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][97] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][96] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][95] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][94] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][93] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][92] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][91] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][90] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][89] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][88] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][87] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][86] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][85] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][84] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][83] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][82] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][81] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][80] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][79] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][78] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][77] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][76] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][75] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][74] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][73] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][72] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][71] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][70] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][69] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][68] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][67] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][66] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][65] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][64] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][63] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][62] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][61] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][60] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][59] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][58] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][57] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][56] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][55] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][54] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][53] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][52] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][51] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][50] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][49] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][48] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][47] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][46] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][45] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][44] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][43] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][42] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][41] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][40] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][39] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][38] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][37] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][36] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][35] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][34] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][33] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][32] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][31] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][30] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][29] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][28] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][27] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][26] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][25] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][24] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][23] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][22] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][21] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][20] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][19] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][18] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][17] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][16] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][15] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][14] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][13] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][12] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][11] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][10] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][9] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][8] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][7] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][6] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][5] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][4] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][3] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][2] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][1] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[0][0] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][127] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][126] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][125] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][124] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][123] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][122] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][121] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][120] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][119] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][118] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][117] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][116] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][115] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][114] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][113] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][112] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][111] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][110] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][109] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][108] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][107] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][106] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][105] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][104] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][103] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][102] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][101] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][100] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][99] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][98] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][97] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][96] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][95] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][94] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][93] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][92] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][91] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][90] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][89] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][88] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][87] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][86] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][85] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][84] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][83] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][82] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][81] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][80] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][79] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][78] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][77] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][76] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][75] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][74] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][73] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][72] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][71] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][70] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][69] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][68] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][67] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][66] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][65] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][64] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][63] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][62] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][61] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][60] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][59] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][58] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][57] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][56] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][55] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][54] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][53] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][52] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][51] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][50] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][49] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][48] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][47] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][46] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][45] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][44] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][43] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][42] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][41] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][40] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][39] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][38] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][37] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][36] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][35] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][34] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][33] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][32] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][31] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][30] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][29] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][28] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][27] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][26] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][25] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][24] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][23] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][22] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][21] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][20] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][19] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][18] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][17] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][16] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][15] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][14] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][13] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][12] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][11] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][10] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][9] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][8] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][7] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][6] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][5] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][4] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][3] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][2] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][1] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[1][0] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][127] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][126] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][125] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][124] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][123] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][122] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][121] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][120] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][119] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][118] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][117] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][116] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][115] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][114] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][113] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][112] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][111] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][110] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][109] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][108] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][107] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][106] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][105] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][104] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][103] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][102] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][101] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][100] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][99] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][98] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][97] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][96] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][95] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][94] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][93] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][92] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][91] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][90] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][89] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][88] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][87] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][86] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][85] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][84] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][83] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][82] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][81] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][80] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][79] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][78] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][77] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][76] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][75] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][74] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][73] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][72] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][71] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][70] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][69] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][68] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][67] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][66] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][65] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][64] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][63] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][62] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][61] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][60] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][59] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][58] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][57] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][56] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][55] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][54] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][53] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][52] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][51] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][50] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][49] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][48] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][47] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][46] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][45] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][44] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][43] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][42] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][41] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][40] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][39] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][38] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][37] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][36] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][35] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][34] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][33] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][32] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][31] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][30] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][29] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][28] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][27] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][26] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][25] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][24] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][23] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][22] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][21] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][20] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][19] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][18] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][17] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][16] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][15] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][14] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][13] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][12] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][11] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][10] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][9] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][8] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][7] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][6] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][5] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][4] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][3] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][2] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][1] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[2][0] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][127] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][126] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][125] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][124] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][123] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][122] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][121] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][120] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][119] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][118] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][117] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][116] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][115] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][114] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][113] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][112] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][111] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][110] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][109] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][108] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][107] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][106] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][105] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][104] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][103] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][102] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][101] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][100] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][99] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][98] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][97] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][96] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][95] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][94] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][93] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][92] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][91] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][90] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][89] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][88] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][87] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][86] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][85] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][84] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][83] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][82] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][81] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][80] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][79] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][78] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][77] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][76] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][75] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][74] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][73] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][72] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][71] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][70] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][69] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][68] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][67] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][66] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][65] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][64] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][63] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][62] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][61] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][60] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][59] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][58] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][57] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][56] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][55] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][54] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][53] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][52] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][51] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][50] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][49] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][48] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][47] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][46] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][45] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][44] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][43] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][42] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][41] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][40] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][39] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][38] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][37] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][36] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][35] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][34] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][33] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][32] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][31] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][30] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][29] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][28] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][27] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][26] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][25] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][24] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][23] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][22] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][21] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][20] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][19] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][18] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][17] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][16] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][15] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][14] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][13] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][12] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][11] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][10] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][9] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][8] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][7] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][6] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][5] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][4] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][3] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][2] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][1] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[3][0] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][127] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][126] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][125] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][124] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][123] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][122] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][121] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][120] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][119] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][118] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][117] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][116] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][115] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][114] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][113] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][112] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][111] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][110] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][109] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][108] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][107] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][106] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][105] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][104] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][103] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][102] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][101] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][100] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][99] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][98] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][97] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][96] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][95] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][94] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][93] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][92] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][91] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][90] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][89] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][88] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][87] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][86] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][85] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][84] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][83] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][82] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][81] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][80] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][79] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][78] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][77] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][76] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][75] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][74] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][73] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][72] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][71] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][70] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][69] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][68] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][67] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][66] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][65] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][64] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][63] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][62] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][61] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][60] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][59] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][58] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][57] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][56] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][55] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][54] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][53] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][52] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][51] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][50] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][49] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][48] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][47] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][46] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][45] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][44] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][43] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][42] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][41] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][40] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][39] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][38] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][37] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][36] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][35] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][34] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][33] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][32] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][31] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][30] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][29] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][28] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][27] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][26] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][25] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][24] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][23] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][22] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][21] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][20] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][19] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][18] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][17] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][16] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][15] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][14] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][13] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][12] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][11] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][10] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][9] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][8] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][7] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][6] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][5] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][4] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][3] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][2] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][1] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[4][0] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][127] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][126] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][125] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][124] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][123] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][122] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][121] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][120] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][119] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][118] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][117] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][116] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][115] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][114] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][113] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][112] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][111] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][110] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][109] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][108] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][107] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][106] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][105] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][104] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][103] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][102] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][101] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][100] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][99] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][98] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][97] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][96] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][95] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][94] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][93] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][92] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][91] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][90] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][89] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][88] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][87] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][86] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][85] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][84] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][83] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][82] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][81] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][80] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][79] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][78] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][77] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][76] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][75] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][74] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][73] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][72] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][71] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][70] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][69] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][68] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][67] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][66] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][65] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][64] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][63] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][62] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][61] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][60] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][59] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][58] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][57] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][56] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][55] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][54] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][53] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][52] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][51] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][50] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][49] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][48] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][47] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][46] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][45] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][44] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][43] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][42] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][41] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][40] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][39] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][38] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][37] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][36] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][35] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][34] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][33] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][32] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][31] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][30] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][29] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][28] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][27] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][26] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][25] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][24] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][23] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][22] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][21] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][20] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][19] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][18] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][17] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][16] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][15] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][14] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][13] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][12] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][11] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][10] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][9] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][8] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][7] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][6] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][5] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][4] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][3] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][2] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][1] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[5][0] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][127] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][126] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][125] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][124] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][123] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][122] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][121] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][120] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][119] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][118] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][117] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][116] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][115] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][114] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][113] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][112] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][111] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][110] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][109] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][108] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][107] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][106] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][105] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][104] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][103] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][102] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][101] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][100] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][99] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][98] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][97] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][96] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][95] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][94] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][93] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][92] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][91] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][90] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][89] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][88] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][87] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][86] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][85] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][84] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][83] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][82] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][81] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][80] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][79] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][78] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][77] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][76] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][75] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][74] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][73] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][72] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][71] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][70] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][69] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][68] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][67] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][66] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][65] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][64] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][63] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][62] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][61] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][60] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][59] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][58] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][57] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][56] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][55] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][54] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][53] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][52] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][51] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][50] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][49] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][48] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][47] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][46] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][45] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][44] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][43] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][42] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][41] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][40] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][39] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][38] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][37] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][36] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][35] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][34] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][33] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][32] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][31] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][30] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][29] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][28] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][27] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][26] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][25] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][24] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][23] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][22] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][21] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][20] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][19] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][18] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][17] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][16] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][15] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][14] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][13] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][12] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][11] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][10] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][9] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][8] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][7] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][6] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][5] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][4] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][3] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][2] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][1] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[6][0] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][127] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][126] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][125] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][124] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][123] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][122] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][121] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][120] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][119] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][118] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][117] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][116] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][115] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][114] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][113] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][112] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][111] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][110] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][109] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][108] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][107] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][106] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][105] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][104] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][103] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][102] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][101] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][100] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][99] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][98] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][97] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][96] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][95] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][94] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][93] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][92] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][91] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][90] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][89] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][88] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][87] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][86] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][85] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][84] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][83] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][82] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][81] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][80] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][79] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][78] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][77] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][76] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][75] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][74] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][73] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][72] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][71] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][70] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][69] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][68] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][67] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][66] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][65] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][64] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][63] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][62] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][61] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][60] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][59] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][58] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][57] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][56] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][55] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][54] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][53] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][52] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][51] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][50] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][49] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][48] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][47] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][46] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][45] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][44] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][43] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][42] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][41] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][40] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][39] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][38] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][37] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][36] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][35] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][34] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][33] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][32] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][31] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][30] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][29] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][28] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][27] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][26] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][25] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][24] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][23] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][22] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][21] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][20] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][19] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][18] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][17] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][16] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][15] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][14] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][13] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][12] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][11] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][10] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][9] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][8] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][7] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][6] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][5] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][4] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][3] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][2] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][1] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[7][0] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][127] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][126] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][125] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][124] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][123] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][122] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][121] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][120] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][119] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][118] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][117] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][116] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][115] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][114] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][113] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][112] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][111] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][110] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][109] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][108] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][107] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][106] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][105] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][104] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][103] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][102] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][101] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][100] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][99] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][98] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][97] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][96] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][95] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][94] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][93] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][92] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][91] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][90] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][89] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][88] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][87] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][86] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][85] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][84] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][83] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][82] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][81] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][80] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][79] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][78] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][77] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][76] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][75] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][74] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][73] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][72] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][71] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][70] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][69] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][68] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][67] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][66] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][65] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][64] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][63] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][62] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][61] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][60] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][59] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][58] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][57] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][56] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][55] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][54] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][53] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][52] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][51] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][50] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][49] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][48] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][47] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][46] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][45] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][44] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][43] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][42] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][41] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][40] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][39] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][38] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][37] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][36] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][35] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][34] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][33] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][32] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][31] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][30] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][29] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][28] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][27] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][26] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][25] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][24] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][23] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][22] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][21] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][20] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][19] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][18] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][17] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][16] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][15] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][14] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][13] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][12] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][11] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][10] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][9] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][8] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][7] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][6] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][5] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][4] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][3] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][2] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][1] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[8][0] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][127] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][126] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][125] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][124] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][123] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][122] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][121] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][120] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][119] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][118] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][117] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][116] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][115] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][114] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][113] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][112] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][111] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][110] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][109] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][108] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][107] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][106] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][105] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][104] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][103] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][102] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][101] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][100] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][99] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][98] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][97] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][96] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][95] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][94] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][93] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][92] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][91] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][90] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][89] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][88] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][87] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][86] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][85] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][84] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][83] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][82] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][81] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][80] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][79] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][78] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][77] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][76] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][75] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][74] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][73] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][72] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][71] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][70] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][69] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][68] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][67] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][66] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][65] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][64] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][63] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][62] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][61] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][60] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][59] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][58] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][57] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][56] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][55] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][54] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][53] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][52] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][51] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][50] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][49] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][48] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][47] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][46] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][45] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][44] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][43] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][42] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][41] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][40] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][39] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][38] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][37] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][36] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][35] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][34] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][33] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][32] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][31] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][30] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][29] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][28] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][27] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][26] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][25] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][24] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][23] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][22] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][21] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][20] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][19] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][18] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][17] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][16] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][15] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][14] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][13] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][12] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][11] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][10] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][9] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][8] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][7] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][6] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][5] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][4] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][3] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][2] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][1] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_display/char[9][0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[14] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[13] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[12] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[11] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[10] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[9] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[8] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[7] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[6] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[3] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[2] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_ba[2] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_ba[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_ba[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_odt 0

pvf_reg_merging  -survived u_vip/u_projection/h_we -deleted u_vip/u_projection/v_we

pvf_reg_merging  -survived u_vip/u_projection/h_di -deleted u_vip/u_projection/v_di

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_cs_n -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_ras_n

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/lp_cs_n[1] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/lp_ras_n[1]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/lp_cs_n[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/lp_ras_n[0]

# pvf -action synthesize

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[13] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[14]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_ba[1] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_ba[2]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[1]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[4]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[5]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[6]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[7]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[8]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[9]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[11]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[12]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[13]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[14]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_ba[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_ba[1]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[1]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[2]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[3]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[4]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[5]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[6]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[7]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[8]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[9]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[10]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[11]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[12]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[13]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[14]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[15]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[16] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[17]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[16] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[18]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[16] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[19]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[16] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[20]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[16] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[21]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[16] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[22]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[16] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[23]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[16] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[24]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[16] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[25]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[16] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[26]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[16] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[27]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[16] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[28]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[16] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[29]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[16] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[30]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[16] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[31]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[33]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[34]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[35]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[36]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[37]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[38]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[39]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[40]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[41]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[42]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[43]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[44]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[45]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[46]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[47]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[48] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[49]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[48] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[50]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[48] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[51]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[48] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[52]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[48] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[53]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[48] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[54]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[48] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[55]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[48] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[56]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[48] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[57]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[48] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[58]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[48] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[59]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[48] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[60]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[48] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[61]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[48] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[62]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[48] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[63]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[65]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[66]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[67]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[68]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[69]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[70]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[71]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[72]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[73]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[74]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[75]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[76]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[77]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[78]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[79]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[80] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[81]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[80] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[82]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[80] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[83]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[80] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[84]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[80] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[85]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[80] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[86]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[80] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[87]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[80] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[88]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[80] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[89]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[80] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[90]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[80] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[91]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[80] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[92]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[80] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[93]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[80] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[94]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[80] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[95]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[97]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[98]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[99]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[100]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[101]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[102]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[103]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[104]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[105]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[106]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[107]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[108]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[109]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[110]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[111]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[112] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[113]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[112] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[114]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[112] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[115]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[112] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[116]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[112] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[117]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[112] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[118]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[112] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[119]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[112] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[120]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[112] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[121]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[112] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[122]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[112] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[123]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[112] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[124]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[112] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[125]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[112] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[126]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[112] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[127]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_ba[1] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_ba[2]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ck[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ck[2]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ck[1] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ck[3]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[10] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[11]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[10] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[12]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[10] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[13]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[10] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[14]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/lp_cke[1] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/lp_cke[2]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/lp_cke[1] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/lp_cke[3]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/h_back[0] -deleted u_lcd_rgb_top/u_lcd_driver/h_back[5]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/h_back[4] -deleted u_lcd_rgb_top/u_lcd_driver/h_back[6]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/h_back[2] -deleted u_lcd_rgb_top/u_lcd_driver/h_back[7]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/h_back[0] -deleted u_lcd_rgb_top/u_lcd_driver/h_back[8]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/h_back[0] -deleted u_lcd_rgb_top/u_lcd_driver/h_back[9]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/h_back[0] -deleted u_lcd_rgb_top/u_lcd_driver/h_back[10]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/h_disp[0] -deleted u_lcd_rgb_top/u_lcd_driver/h_disp[1]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/h_disp[0] -deleted u_lcd_rgb_top/u_lcd_driver/h_disp[2]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/h_disp[0] -deleted u_lcd_rgb_top/u_lcd_driver/h_disp[3]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/h_disp[0] -deleted u_lcd_rgb_top/u_lcd_driver/h_disp[4]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/h_disp[6] -deleted u_lcd_rgb_top/u_lcd_driver/h_disp[7]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/h_sync[2] -deleted u_lcd_rgb_top/u_lcd_driver/h_sync[4]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/h_sync[0] -deleted u_lcd_rgb_top/u_lcd_driver/h_sync[5]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/h_sync[6] -deleted u_lcd_rgb_top/u_lcd_driver/h_sync[8]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/h_sync[6] -deleted u_lcd_rgb_top/u_lcd_driver/h_sync[9]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/h_sync[6] -deleted u_lcd_rgb_top/u_lcd_driver/h_sync[10]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/h_total[0] -deleted u_lcd_rgb_top/u_lcd_driver/h_total[2]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/h_total[0] -deleted u_lcd_rgb_top/u_lcd_driver/h_total[3]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/h_total[1] -deleted u_lcd_rgb_top/u_lcd_driver/h_total[4]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/h_total[0] -deleted u_lcd_rgb_top/u_lcd_driver/h_total[9]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/v_disp[0] -deleted u_lcd_rgb_top/u_lcd_driver/v_disp[1]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/v_disp[0] -deleted u_lcd_rgb_top/u_lcd_driver/v_disp[2]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/v_disp[0] -deleted u_lcd_rgb_top/u_lcd_driver/v_disp[10]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/v_sync[2] -deleted u_lcd_rgb_top/u_lcd_driver/v_sync[4]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/v_sync[2] -deleted u_lcd_rgb_top/u_lcd_driver/v_sync[5]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/v_sync[2] -deleted u_lcd_rgb_top/u_lcd_driver/v_sync[6]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/v_sync[2] -deleted u_lcd_rgb_top/u_lcd_driver/v_sync[7]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/v_sync[2] -deleted u_lcd_rgb_top/u_lcd_driver/v_sync[8]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/v_sync[2] -deleted u_lcd_rgb_top/u_lcd_driver/v_sync[9]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/v_sync[2] -deleted u_lcd_rgb_top/u_lcd_driver/v_sync[10]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/v_total[1] -deleted u_lcd_rgb_top/u_lcd_driver/v_total[4]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/v_total[0] -deleted u_lcd_rgb_top/u_lcd_driver/v_total[9]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/v_total[7] -deleted u_lcd_rgb_top/u_lcd_driver/v_total[10]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/v_back[2] -deleted u_lcd_rgb_top/u_lcd_driver/v_back[4]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/v_back[0] -deleted u_lcd_rgb_top/u_lcd_driver/v_back[5]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/v_back[6] -deleted u_lcd_rgb_top/u_lcd_driver/v_back[7]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/v_back[6] -deleted u_lcd_rgb_top/u_lcd_driver/v_back[8]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/v_back[6] -deleted u_lcd_rgb_top/u_lcd_driver/v_back[9]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/v_back[6] -deleted u_lcd_rgb_top/u_lcd_driver/v_back[10]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/h_sync[4] -deleted u_lcd_rgb_top/u_lcd_driver/h_sync[6]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/v_total[4] -deleted u_lcd_rgb_top/u_lcd_driver/v_total[7]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/v_back[4] -deleted u_lcd_rgb_top/u_lcd_driver/v_back[6]

pvf_reg_merging  -survived u_lcd_rgb_top/u_rd_id/lcd_id[0] -deleted u_lcd_rgb_top/u_rd_id/lcd_id[5]

pvf_reg_merging  -survived u_lcd_rgb_top/u_rd_id/lcd_id[8] -deleted u_lcd_rgb_top/u_rd_id/lcd_id[9]

pvf_reg_merging  -survived u_lcd_rgb_top/u_rd_id/lcd_id[0] -deleted u_lcd_rgb_top/u_rd_id/lcd_id[10]

pvf_reg_merging  -survived u_lcd_rgb_top/u_rd_id/lcd_id[0] -deleted u_lcd_rgb_top/u_rd_id/lcd_id[11]

pvf_reg_merging  -survived u_lcd_rgb_top/u_rd_id/lcd_id[0] -deleted u_lcd_rgb_top/u_rd_id/lcd_id[15]

pvf_reg_merging  -survived u_picture_size/cmos_h_pixel[0] -deleted u_picture_size/cmos_h_pixel[1]

pvf_reg_merging  -survived u_picture_size/cmos_h_pixel[0] -deleted u_picture_size/cmos_h_pixel[2]

pvf_reg_merging  -survived u_picture_size/cmos_h_pixel[0] -deleted u_picture_size/cmos_h_pixel[3]

pvf_reg_merging  -survived u_picture_size/cmos_h_pixel[0] -deleted u_picture_size/cmos_h_pixel[4]

pvf_reg_merging  -survived u_picture_size/cmos_h_pixel[6] -deleted u_picture_size/cmos_h_pixel[7]

pvf_reg_merging  -survived u_picture_size/cmos_h_pixel[0] -deleted u_picture_size/cmos_h_pixel[11]

pvf_reg_merging  -survived u_picture_size/cmos_h_pixel[0] -deleted u_picture_size/cmos_h_pixel[12]

pvf_reg_merging  -survived u_picture_size/cmos_v_pixel[0] -deleted u_picture_size/cmos_v_pixel[1]

pvf_reg_merging  -survived u_picture_size/cmos_v_pixel[0] -deleted u_picture_size/cmos_v_pixel[2]

pvf_reg_merging  -survived u_picture_size/cmos_v_pixel[0] -deleted u_picture_size/cmos_v_pixel[10]

pvf_reg_merging  -survived u_picture_size/cmos_v_pixel[0] -deleted u_picture_size/cmos_v_pixel[11]

pvf_reg_merging  -survived u_picture_size/cmos_v_pixel[0] -deleted u_picture_size/cmos_v_pixel[12]

pvf_reg_merging  -survived u_picture_size/ddr3_addr_max[0] -deleted u_picture_size/ddr3_addr_max[1]

pvf_reg_merging  -survived u_picture_size/ddr3_addr_max[0] -deleted u_picture_size/ddr3_addr_max[2]

pvf_reg_merging  -survived u_picture_size/ddr3_addr_max[0] -deleted u_picture_size/ddr3_addr_max[3]

pvf_reg_merging  -survived u_picture_size/ddr3_addr_max[0] -deleted u_picture_size/ddr3_addr_max[4]

pvf_reg_merging  -survived u_picture_size/ddr3_addr_max[0] -deleted u_picture_size/ddr3_addr_max[5]

pvf_reg_merging  -survived u_picture_size/ddr3_addr_max[0] -deleted u_picture_size/ddr3_addr_max[6]

pvf_reg_merging  -survived u_picture_size/ddr3_addr_max[0] -deleted u_picture_size/ddr3_addr_max[7]

pvf_reg_merging  -survived u_picture_size/ddr3_addr_max[0] -deleted u_picture_size/ddr3_addr_max[8]

pvf_reg_merging  -survived u_picture_size/ddr3_addr_max[10] -deleted u_picture_size/ddr3_addr_max[11]

pvf_reg_merging  -survived u_picture_size/ddr3_addr_max[10] -deleted u_picture_size/ddr3_addr_max[12]

pvf_reg_merging  -survived u_picture_size/ddr3_addr_max[0] -deleted u_picture_size/ddr3_addr_max[20]

pvf_reg_merging  -survived u_picture_size/ddr3_addr_max[0] -deleted u_picture_size/ddr3_addr_max[21]

pvf_reg_merging  -survived u_picture_size/ddr3_addr_max[0] -deleted u_picture_size/ddr3_addr_max[22]

pvf_reg_merging  -survived u_picture_size/ddr3_addr_max[0] -deleted u_picture_size/ddr3_addr_max[23]

pvf_reg_merging  -survived u_picture_size/ddr3_addr_max[0] -deleted u_picture_size/ddr3_addr_max[24]

pvf_reg_merging  -survived u_picture_size/ddr3_addr_max[0] -deleted u_picture_size/ddr3_addr_max[25]

pvf_reg_merging  -survived u_picture_size/ddr3_addr_max[0] -deleted u_picture_size/ddr3_addr_max[26]

pvf_reg_merging  -survived u_picture_size/ddr3_addr_max[0] -deleted u_picture_size/ddr3_addr_max[27]

pvf_reg_merging  -survived u_vip/u_rgb2ycbcr/rgb_b_m0[13] -deleted u_vip/u_rgb2ycbcr/rgb_b_m0[14]

pvf_reg_merging  -survived u_vip/u_rgb2ycbcr/rgb_b_m0[13] -deleted u_vip/u_rgb2ycbcr/rgb_b_m0[15]

pvf_reg_merging  -survived u_vip/u_rgb2ycbcr/rgb_b_m1[0] -deleted u_vip/u_rgb2ycbcr/rgb_b_m1[1]

pvf_reg_merging  -survived u_vip/u_rgb2ycbcr/rgb_b_m1[0] -deleted u_vip/u_rgb2ycbcr/rgb_b_m1[2]

pvf_reg_merging  -survived u_vip/u_rgb2ycbcr/rgb_b_m1[0] -deleted u_vip/u_rgb2ycbcr/rgb_b_m1[3]

pvf_reg_merging  -survived u_vip/u_rgb2ycbcr/rgb_b_m1[0] -deleted u_vip/u_rgb2ycbcr/rgb_b_m1[4]

pvf_reg_merging  -survived u_vip/u_rgb2ycbcr/rgb_b_m1[0] -deleted u_vip/u_rgb2ycbcr/rgb_b_m1[5]

pvf_reg_merging  -survived u_vip/u_rgb2ycbcr/rgb_b_m1[0] -deleted u_vip/u_rgb2ycbcr/rgb_b_m1[6]

pvf_reg_merging  -survived u_vip/u_rgb2ycbcr/rgb_b_m1[7] -deleted u_vip/u_rgb2ycbcr/rgb_b_m1[12]

pvf_reg_merging  -survived u_vip/u_rgb2ycbcr/rgb_b_m1[8] -deleted u_vip/u_rgb2ycbcr/rgb_b_m1[13]

pvf_reg_merging  -survived u_vip/u_rgb2ycbcr/rgb_b_m1[9] -deleted u_vip/u_rgb2ycbcr/rgb_b_m1[14]

pvf_reg_merging  -survived u_vip/u_rgb2ycbcr/rgb_b_m1[0] -deleted u_vip/u_rgb2ycbcr/rgb_b_m1[15]

pvf_reg_merging  -survived u_vip/u_rgb2ycbcr/rgb_b_m2[13] -deleted u_vip/u_rgb2ycbcr/rgb_b_m2[14]

pvf_reg_merging  -survived u_vip/u_rgb2ycbcr/rgb_b_m2[13] -deleted u_vip/u_rgb2ycbcr/rgb_b_m2[15]

pvf_reg_merging  -survived u_vip/u_rgb2ycbcr/rgb_r_m1[14] -deleted u_vip/u_rgb2ycbcr/rgb_r_m1[15]

pvf_reg_merging  -survived u_vip/u_rgb2ycbcr/rgb_r_m2[0] -deleted u_vip/u_rgb2ycbcr/rgb_r_m2[1]

pvf_reg_merging  -survived u_vip/u_rgb2ycbcr/rgb_r_m2[0] -deleted u_vip/u_rgb2ycbcr/rgb_r_m2[2]

pvf_reg_merging  -survived u_vip/u_rgb2ycbcr/rgb_r_m2[0] -deleted u_vip/u_rgb2ycbcr/rgb_r_m2[3]

pvf_reg_merging  -survived u_vip/u_rgb2ycbcr/rgb_r_m2[0] -deleted u_vip/u_rgb2ycbcr/rgb_r_m2[4]

pvf_reg_merging  -survived u_vip/u_rgb2ycbcr/rgb_r_m2[0] -deleted u_vip/u_rgb2ycbcr/rgb_r_m2[5]

pvf_reg_merging  -survived u_vip/u_rgb2ycbcr/rgb_r_m2[0] -deleted u_vip/u_rgb2ycbcr/rgb_r_m2[6]

pvf_reg_merging  -survived u_vip/u_rgb2ycbcr/rgb_r_m2[7] -deleted u_vip/u_rgb2ycbcr/rgb_r_m2[12]

pvf_reg_merging  -survived u_vip/u_rgb2ycbcr/rgb_r_m2[8] -deleted u_vip/u_rgb2ycbcr/rgb_r_m2[13]

pvf_reg_merging  -survived u_vip/u_rgb2ycbcr/rgb_r_m2[9] -deleted u_vip/u_rgb2ycbcr/rgb_r_m2[14]

pvf_reg_merging  -survived u_vip/u_rgb2ycbcr/rgb_r_m2[0] -deleted u_vip/u_rgb2ycbcr/rgb_r_m2[15]

pvf_reg_merging  -survived u_ov5640_dri/u_i2c_cfg/i2c_data[14] -deleted u_ov5640_dri/u_i2c_cfg/i2c_data[23]

pvf_reg_merging  -survived u_vip/u_digital_recognition/col_border_addr[6] -deleted u_vip/u_digital_recognition/col_border_addr[7]

pvf_reg_merging  -survived u_vip/u_digital_recognition/col_border_addr[6] -deleted u_vip/u_digital_recognition/col_border_addr[8]

pvf_reg_merging  -survived u_vip/u_digital_recognition/col_border_addr[6] -deleted u_vip/u_digital_recognition/col_border_addr[9]

pvf_reg_merging  -survived u_vip/u_digital_recognition/col_border_addr[6] -deleted u_vip/u_digital_recognition/col_border_addr[10]

pvf_reg_merging  -survived u_vip/u_digital_recognition/color_rgb[0] -deleted u_vip/u_digital_recognition/color_rgb[1]

pvf_reg_merging  -survived u_vip/u_digital_recognition/color_rgb[0] -deleted u_vip/u_digital_recognition/color_rgb[2]

pvf_reg_merging  -survived u_vip/u_digital_recognition/color_rgb[0] -deleted u_vip/u_digital_recognition/color_rgb[3]

pvf_reg_merging  -survived u_vip/u_digital_recognition/color_rgb[0] -deleted u_vip/u_digital_recognition/color_rgb[4]

pvf_reg_merging  -survived u_vip/u_digital_recognition/color_rgb[0] -deleted u_vip/u_digital_recognition/color_rgb[5]

pvf_reg_merging  -survived u_vip/u_digital_recognition/color_rgb[0] -deleted u_vip/u_digital_recognition/color_rgb[6]

pvf_reg_merging  -survived u_vip/u_digital_recognition/color_rgb[0] -deleted u_vip/u_digital_recognition/color_rgb[7]

pvf_reg_merging  -survived u_vip/u_digital_recognition/color_rgb[0] -deleted u_vip/u_digital_recognition/color_rgb[8]

pvf_reg_merging  -survived u_vip/u_digital_recognition/color_rgb[0] -deleted u_vip/u_digital_recognition/color_rgb[9]

pvf_reg_merging  -survived u_vip/u_digital_recognition/color_rgb[0] -deleted u_vip/u_digital_recognition/color_rgb[10]

pvf_reg_merging  -survived u_vip/u_digital_recognition/color_rgb[11] -deleted u_vip/u_digital_recognition/color_rgb[12]

pvf_reg_merging  -survived u_vip/u_digital_recognition/color_rgb[11] -deleted u_vip/u_digital_recognition/color_rgb[13]

pvf_reg_merging  -survived u_vip/u_digital_recognition/color_rgb[11] -deleted u_vip/u_digital_recognition/color_rgb[14]

pvf_reg_merging  -survived u_vip/u_digital_recognition/color_rgb[11] -deleted u_vip/u_digital_recognition/color_rgb[15]

pvf_reg_merging  -survived u_vip/u_digital_recognition/row_border_addr[6] -deleted u_vip/u_digital_recognition/row_border_addr[7]

pvf_reg_merging  -survived u_vip/u_digital_recognition/row_border_addr[6] -deleted u_vip/u_digital_recognition/row_border_addr[8]

pvf_reg_merging  -survived u_vip/u_digital_recognition/row_border_addr[6] -deleted u_vip/u_digital_recognition/row_border_addr[9]

pvf_reg_merging  -survived u_vip/u_digital_recognition/row_border_addr[6] -deleted u_vip/u_digital_recognition/row_border_addr[10]

pvf_reg_merging  -survived u_vip/u_digital_recognition/row_border_high_t[0] -deleted u_vip/u_digital_recognition/row_border_high_t[1]

pvf_reg_merging  -survived u_vip/u_digital_recognition/row_border_high_t[0] -deleted u_vip/u_digital_recognition/row_border_high_t[2]

pvf_reg_merging  -survived u_vip/u_digital_recognition/row_border_high_t[0] -deleted u_vip/u_digital_recognition/row_border_high_t[3]

pvf_reg_merging  -survived u_vip/u_digital_recognition/row_border_high_t[0] -deleted u_vip/u_digital_recognition/row_border_high_t[4]

pvf_reg_merging  -survived u_vip/u_digital_recognition/row_border_high_t[0] -deleted u_vip/u_digital_recognition/row_border_high_t[5]

pvf_reg_merging  -survived u_vip/u_digital_recognition/row_border_low_t[0] -deleted u_vip/u_digital_recognition/row_border_low_t[1]

pvf_reg_merging  -survived u_vip/u_digital_recognition/row_border_low_t[0] -deleted u_vip/u_digital_recognition/row_border_low_t[2]

pvf_reg_merging  -survived u_vip/u_digital_recognition/row_border_low_t[0] -deleted u_vip/u_digital_recognition/row_border_low_t[3]

pvf_reg_merging  -survived u_vip/u_digital_recognition/row_border_low_t[0] -deleted u_vip/u_digital_recognition/row_border_low_t[4]

pvf_reg_merging  -survived u_vip/u_digital_recognition/row_border_low_t[0] -deleted u_vip/u_digital_recognition/row_border_low_t[5]

.fromstates u_ddr3_ctrl_top/u_aq_axi_master/wr_state[2] u_ddr3_ctrl_top/u_aq_axi_master/wr_state[1] u_ddr3_ctrl_top/u_aq_axi_master/wr_state[0]
.tostates u_ddr3_ctrl_top/u_aq_axi_master/wr_state_reg[4] u_ddr3_ctrl_top/u_aq_axi_master/wr_state_reg[3] u_ddr3_ctrl_top/u_aq_axi_master/wr_state_reg[2] u_ddr3_ctrl_top/u_aq_axi_master/wr_state_reg[1] u_ddr3_ctrl_top/u_aq_axi_master/wr_state_reg[0]
.begin
000 00001
001 00010
010 00100
011 01000
100 10000
.end


.fromstates u_ddr3_ctrl_top/u_aq_axi_master/rd_state[2] u_ddr3_ctrl_top/u_aq_axi_master/rd_state[1] u_ddr3_ctrl_top/u_aq_axi_master/rd_state[0]
.tostates u_ddr3_ctrl_top/u_aq_axi_master/rd_state_reg[4] u_ddr3_ctrl_top/u_aq_axi_master/rd_state_reg[3] u_ddr3_ctrl_top/u_aq_axi_master/rd_state_reg[2] u_ddr3_ctrl_top/u_aq_axi_master/rd_state_reg[1] u_ddr3_ctrl_top/u_aq_axi_master/rd_state_reg[0]
.begin
000 00001
001 00010
010 00100
011 01000
100 10000
.end


.fromstates u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[4] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[3] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[2] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[1] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[0]
.tostates u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[9] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[8] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[7] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[6] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[5] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[4] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[3] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[2] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[1] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[0]
.begin
00000 0000000001
00001 0000000010
00010 0000000100
00011 0000001000
00100 0000010000
00101 0000100000
00110 0001000000
00111 0010000000
01000 0100000000
01001 1000000000
.end


.fromstates u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state[2] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state[1] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state[0]
.tostates u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[5] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[4] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[3] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[2] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[1] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[0]
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[4] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[3] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[2] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[1] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[0]
.tostates u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[7] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[6] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[5] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[4] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[3] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[2] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[1] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[0]
.begin
00000 00000001
00001 00000010
00010 00000100
00011 00001000
00100 00010000
00101 00100000
00110 01000000
01011 10000000
.end


.fromstates u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[4] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[3] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[2] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[1] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[0]
.tostates u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[19] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[18] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[17] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[16] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[15] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[14] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[13] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[12] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[11] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[10] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[9] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[8] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[7] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[6] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[5] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[4] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[3] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[2] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[1] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[0]
.begin
00000 00000000000000000001
00001 00000000000000000010
00010 00000000000000000100
00011 00000000000000001000
00100 00000000000000010000
00101 00000000000000100000
00110 00000000000001000000
00111 00000000000010000000
01000 00000000000100000000
01001 00000000001000000000
01010 00000000010000000000
01011 00000000100000000000
01100 00000001000000000000
01101 00000010000000000000
01110 00000100000000000000
01111 00001000000000000000
10000 00010000000000000000
10001 00100000000000000000
10010 01000000000000000000
10011 10000000000000000000
.end


.fromstates u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state[3] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state[2] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state[1] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state[0]
.tostates u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[10] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[9] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[8] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[7] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[6] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[5] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[4] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[3] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[2] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[1] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[0]
.begin
0000 00000000001
0001 00000000010
0010 00000000100
0011 00000001000
0100 00000010000
0101 00000100000
0110 00001000000
0111 00010000000
1000 00100000000
1001 01000000000
1010 10000000000
.end


.fromstates u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state[1] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state[0]
.tostates u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]
.begin
00 0001
01 0010
10 0100
11 1000
.end


.fromstates u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state[3] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state[2] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state[1] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state[0]
.tostates u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[8] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[7] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[2] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[1] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[0]
.begin
0000 000000001
0001 000000010
0010 000000100
0011 000001000
0100 000010000
0101 000100000
0110 001000000
0111 010000000
1000 100000000
.end


.fromstates u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[2] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[1] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[0]
.tostates u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[5] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[4] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[3] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[2] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[1] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[0]
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[2] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[1] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[0]
.tostates u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[6] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[5] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[4] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[3] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[2] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[1] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[0]
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[2] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[1] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[0]
.tostates u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[5] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[4] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[3] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[2] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[1] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[0]
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state[3] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state[2] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state[1] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state[0]
.tostates u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[11] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[10] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[9] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[8] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[7] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[6] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[5] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[4] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[3] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[2] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[1] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[0]
.begin
0000 000000000001
0001 000000000010
0010 000000000100
0011 000000001000
0100 000000010000
0101 000000100000
0110 000001000000
0111 000010000000
1000 000100000000
1001 001000000000
1010 010000000000
1011 100000000000
.end


.fromstates u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[2] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[1] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[0]
.tostates u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[5] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[4] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[3] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[2] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[1] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[0]
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[2] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[1] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[0]
.tostates u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[6] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[5] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[4] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[3] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[2] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[1] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[0]
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[2] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[1] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[0]
.tostates u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[5] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[4] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[3] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[2] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[1] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[0]
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state[3] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state[2] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state[1] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state[0]
.tostates u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[11] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[10] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[9] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[8] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[7] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[6] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[5] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[4] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[3] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[2] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[1] u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[0]
.begin
0000 000000000001
0001 000000000010
0010 000000000100
0011 000000001000
0100 000000010000
0101 000000100000
0110 000001000000
0111 000010000000
1000 000100000000
1001 001000000000
1010 010000000000
1011 100000000000
.end


.fromstates u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[5] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[4] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[3] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[2] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[1] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[0]
.tostates u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[5] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[4] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[3] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[2] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[1] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[0]
.begin
000001 000001
000010 000010
000100 000100
001000 001000
010000 010000
100000 100000
.end


.fromstates u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state[1] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state[0]
.tostates u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_reg[3] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_reg[2] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_reg[1] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_reg[0]
.begin
00 0001
01 0010
10 0100
11 1000
.end


.fromstates u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt[1] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt[0]
.tostates u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt_reg[1] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt_reg[0]
.begin
00 01
11 10
.end


.fromstates u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt[3] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt[2]
.tostates u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt_reg[1] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt_reg[0]
.begin
00 01
11 10
.end


pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_odt[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_odt[1]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_odt[2] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_odt[3]

.fromstates u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state[9] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state[8] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state[7] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state[6] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state[5] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state[4] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state[3] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state[2] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state[1] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state[0]
.tostates u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state_reg[9] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state_reg[8] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state_reg[7] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state_reg[6] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state_reg[5] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state_reg[4] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state_reg[3] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state_reg[2] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state_reg[1] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state_reg[0]
.begin
0000000001 0000000001
0000000010 0000000010
0000000100 0000000100
0000001000 0000001000
0000010000 0000010000
0000100000 0000100000
0001000000 0001000000
0010000000 0010000000
0100000000 0100000000
1000000000 1000000000
.end


.fromstates u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/state[6] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/state[5] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/state[4] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/state[3] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/state[2] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/state[1] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/state[0]
.tostates u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/state_reg[6] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/state_reg[5] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/state_reg[4] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/state_reg[3] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/state_reg[2] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/state_reg[1] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/state_reg[0]
.begin
0000001 0000001
0000010 0000010
0000100 0000100
0001000 0001000
0010000 0010000
0100000 0100000
1000000 1000000
.end


.fromstates u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state[2] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state[1] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state[0]
.tostates u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[6] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[5] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[4] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[3] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[2] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[1] u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[0]
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates u_ddr3_ctrl_top/u_ddr3_rw_ctrl/state_cnt[3] u_ddr3_ctrl_top/u_ddr3_rw_ctrl/state_cnt[2] u_ddr3_ctrl_top/u_ddr3_rw_ctrl/state_cnt[1] u_ddr3_ctrl_top/u_ddr3_rw_ctrl/state_cnt[0]
.tostates u_ddr3_ctrl_top/u_ddr3_rw_ctrl/state_cnt_reg[3] u_ddr3_ctrl_top/u_ddr3_rw_ctrl/state_cnt_reg[2] u_ddr3_ctrl_top/u_ddr3_rw_ctrl/state_cnt_reg[1] u_ddr3_ctrl_top/u_ddr3_rw_ctrl/state_cnt_reg[0]
.begin
0000 0001
0001 0010
0010 0100
0011 1000
.end


.fromstates u_ov5640_dri/u_i2c_dri/cur_state[7] u_ov5640_dri/u_i2c_dri/cur_state[6] u_ov5640_dri/u_i2c_dri/cur_state[5] u_ov5640_dri/u_i2c_dri/cur_state[4] u_ov5640_dri/u_i2c_dri/cur_state[3] u_ov5640_dri/u_i2c_dri/cur_state[2] u_ov5640_dri/u_i2c_dri/cur_state[1] u_ov5640_dri/u_i2c_dri/cur_state[0]
.tostates u_ov5640_dri/u_i2c_dri/cur_state_reg[7] u_ov5640_dri/u_i2c_dri/cur_state_reg[6] u_ov5640_dri/u_i2c_dri/cur_state_reg[5] u_ov5640_dri/u_i2c_dri/cur_state_reg[4] u_ov5640_dri/u_i2c_dri/cur_state_reg[3] u_ov5640_dri/u_i2c_dri/cur_state_reg[2] u_ov5640_dri/u_i2c_dri/cur_state_reg[1] u_ov5640_dri/u_i2c_dri/cur_state_reg[0]
.begin
00000001 00000001
00000010 00000010
00000100 00000100
00001000 00001000
00010000 00010000
00100000 00100000
01000000 01000000
10000000 10000000
.end


pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/u_dll_freeze_sync/sig_async_r1[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/u_dll_freeze_sync/sig_async_r2[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_ba[2] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[13] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_ba[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_ba[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ck[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/ddrphy_update_comp_val[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/ddrphy_update_comp_val[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[15] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[15] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[15] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[15] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[3] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[3] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[10] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_cmd_m[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cas_n[3] 1

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cs_n[3] 1

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_ras_n[3] 1

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_we_n[3] 1

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/lp_we_n[1] 1

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/mrs_bank[2] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_driver/h_back[0] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_driver/h_disp[0] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_driver/h_sync[4] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_driver/h_total[1] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_driver/v_back[4] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_driver/v_disp[0] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_driver/v_sync[1] 1

pvf_reg_constant u_lcd_rgb_top/u_lcd_driver/v_sync[2] 0

pvf_reg_constant u_lcd_rgb_top/u_lcd_driver/v_total[4] 0

pvf_reg_constant u_lcd_rgb_top/u_rd_id/lcd_id[0] 0

pvf_reg_constant u_picture_size/cmos_h_pixel[0] 0

pvf_reg_constant u_picture_size/cmos_v_pixel[0] 0

pvf_reg_constant u_picture_size/ddr3_addr_max[0] 0

pvf_reg_constant u_vip/u_rgb2ycbcr/rgb_b_m0[13] 0

pvf_reg_constant u_vip/u_rgb2ycbcr/rgb_b_m1[0] 0

pvf_reg_constant u_vip/u_rgb2ycbcr/rgb_b_m2[13] 0

pvf_reg_constant u_vip/u_rgb2ycbcr/rgb_g_m0[0] 0

pvf_reg_constant u_vip/u_rgb2ycbcr/rgb_g_m1[15] 0

pvf_reg_constant u_vip/u_rgb2ycbcr/rgb_g_m2[15] 0

pvf_reg_constant u_vip/u_rgb2ycbcr/rgb_r_m0[15] 0

pvf_reg_constant u_vip/u_rgb2ycbcr/rgb_r_m1[14] 0

pvf_reg_constant u_vip/u_rgb2ycbcr/rgb_r_m2[0] 0

pvf_reg_constant u_ov5640_dri/u_i2c_cfg/i2c_data[14] 0

pvf_reg_constant u_vip/u_digital_recognition/col_border_addr[6] 0

pvf_reg_constant u_vip/u_digital_recognition/row_border_addr[6] 0

pvf_reg_constant u_vip/u_digital_recognition/row_border_high_t[0] 0

pvf_reg_constant u_vip/u_digital_recognition/row_border_low_t[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/rd_fake_stop_d 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/update_from_training 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_dly[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_dly[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_dly[2] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[2] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[3] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[6] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_sel 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[2] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[3] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[6] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[7] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[8] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[9] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[10] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[11] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[12] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[13] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[14] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_write 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[10] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[11] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[12] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[13] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[14] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_cmd_m[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[3] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[6] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[7] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[8] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[20] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[21] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[22] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[23] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[24] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[25] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[26] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[27] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_min_d0[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_min_d0[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_min_d0[2] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_min_d0[3] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_min_d0[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_min_d0[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_min_d0[6] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_min_d0[7] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_min_d0[8] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_min_d0[9] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_min_d0[10] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_min_d0[11] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_min_d0[12] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_min_d0[13] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_min_d0[14] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_min_d0[15] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_min_d0[16] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_min_d0[17] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_min_d0[18] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_min_d0[19] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_min_d0[20] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_min_d0[21] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_min_d0[22] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_min_d0[23] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_min_d0[24] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_min_d0[25] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_min_d0[26] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_min_d0[27] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_wd_max_d0[3] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_wd_max_d0[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_wd_max_d0[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_wd_max_d0[6] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_wd_max_d0[7] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_wd_max_d0[8] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_wd_max_d0[20] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_wd_max_d0[21] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_wd_max_d0[22] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_wd_max_d0[23] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_wd_max_d0[24] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_wd_max_d0[25] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_wd_max_d0[26] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_wd_max_d0[27] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_wd_min_d0[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_wd_min_d0[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_wd_min_d0[2] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_wd_min_d0[3] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_wd_min_d0[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_wd_min_d0[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_wd_min_d0[6] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_wd_min_d0[7] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_wd_min_d0[8] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_wd_min_d0[9] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_wd_min_d0[10] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_wd_min_d0[11] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_wd_min_d0[12] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_wd_min_d0[13] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_wd_min_d0[14] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_wd_min_d0[15] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_wd_min_d0[16] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_wd_min_d0[17] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_wd_min_d0[18] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_wd_min_d0[19] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_wd_min_d0[20] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_wd_min_d0[21] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_wd_min_d0[22] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_wd_min_d0[23] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_wd_min_d0[24] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_wd_min_d0[25] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_wd_min_d0[26] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_wd_min_d0[27] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/rd_burst_len_d0[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/rd_burst_len_d0[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/rd_burst_len_d0[8] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/rd_burst_len_d0[9] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_burst_len_d0[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_burst_len_d0[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_burst_len_d0[8] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_burst_len_d0[9] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/ddr_zqcs_req_d[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/ddr_zqcs_req_d[1] 0

pvf_reg_constant u_ov5640_dri/u_i2c_dri/addr_t[6] 0

pvf_reg_constant u_ov5640_dri/u_i2c_dri/addr_t[15] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_cs_n_d[3] 1

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[3] 1

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[3] 1

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[3] 1

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ba_d[3] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ba_d[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ba_d[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ba_d[9] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ba_d[10] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ba_d[11] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/rd_fake_stop_d1 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/sync_src_dly[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/sync_src_dly[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[2] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[3] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[6] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/sync_src_p_sel[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/sync_src_p_sel[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[2] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[3] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[6] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[7] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[8] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[9] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[10] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[11] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[12] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[13] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[14] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_write 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/rd_len[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/rd_len[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_bank[2] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_len[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_len[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[6] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[7] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[36] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[6] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[7] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[36] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_cs_n[3] 1

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ras_n[3] 1

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_cas_n[3] 1

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_we_n[3] 1

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ba[3] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ba[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ba[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ba[9] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ba[10] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ba[11] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/update_req_start 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_req[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_req[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[2] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[3] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[6] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[7] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[9] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[11] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[13] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[14] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[15] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[3] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[6] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[7] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[8] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[9] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[10] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[11] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[12] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[13] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[14] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[15] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[2] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[3] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[6] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[7] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[8] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[9] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[10] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[11] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[12] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[13] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[14] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[2] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[3] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[6] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[7] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[8] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[9] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[10] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[11] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[12] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[13] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[14] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ba_r[3] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ba_r[7] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ba_r[11] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/ddrphy_update_sync[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/ddrphy_update_sync[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/ddrphy_update_req_init 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/trig_en 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/des_dly[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/des_dly[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/ctrl_clear[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/ctrl_clear[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/ctrl_clear[2] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[2] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[3] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[5] 1

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[8] 1

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[10] 1

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[12] 1

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[2] 1

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[4] 1

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_samp[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_samp[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_samp[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_samp[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/lp_pd_req 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mrs_req 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/norm_req 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/lp_sr_req 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/pd_en 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/sr_en 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/sr_en_dly 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/pd_en_dly 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_ap 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_id[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_id[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_id[2] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_id[3] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[6] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[7] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[36] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[6] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[7] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[36] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_ap 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[2] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[3] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[2] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[3] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[33] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[34] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[35] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[36] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[33] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[34] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[35] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[36] 0

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ras_n_r[3:0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_we_n_r[3:0]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cas_n_r[3:0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ras_n_r[3:0]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cas_n_r[3:0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cs_n_r[3:0]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_rw_ctrl/rd_burst_len_d0[9:0] -deleted u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_burst_len_d0[9:0]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[27:0] -deleted u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_wd_max_d0[27:0]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cke -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_cke

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cke -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_cke

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0 -deleted u_ddr3_ctrl_top/u_ddr3_rw_ctrl/rd_load_d0

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/dqs_gate_vld_d

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/dqs_gate_vld_d

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/dfi_init_complete -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_start

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/dfi_init_complete -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_start

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3:0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3:0]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_display/pixel_data[0] -deleted u_lcd_rgb_top/u_lcd_display/pixel_data[1]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_display/pixel_data[0] -deleted u_lcd_rgb_top/u_lcd_display/pixel_data[2]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_display/pixel_data[0] -deleted u_lcd_rgb_top/u_lcd_display/pixel_data[3]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_display/pixel_data[0] -deleted u_lcd_rgb_top/u_lcd_display/pixel_data[4]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_display/pixel_data[5] -deleted u_lcd_rgb_top/u_lcd_display/pixel_data[6]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_display/pixel_data[5] -deleted u_lcd_rgb_top/u_lcd_display/pixel_data[7]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_display/pixel_data[5] -deleted u_lcd_rgb_top/u_lcd_display/pixel_data[8]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_display/pixel_data[5] -deleted u_lcd_rgb_top/u_lcd_display/pixel_data[9]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_display/pixel_data[5] -deleted u_lcd_rgb_top/u_lcd_display/pixel_data[10]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_display/pixel_data[11] -deleted u_lcd_rgb_top/u_lcd_display/pixel_data[12]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_display/pixel_data[11] -deleted u_lcd_rgb_top/u_lcd_display/pixel_data[13]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_display/pixel_data[11] -deleted u_lcd_rgb_top/u_lcd_display/pixel_data[14]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_display/pixel_data[11] -deleted u_lcd_rgb_top/u_lcd_display/pixel_data[15]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_done -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_done

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3:0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3:0]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1 -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1 -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/update_comp -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/update_comp

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[16]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[17]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[18]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[19]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[20]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[21]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[22]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[23]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[24]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[25]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[26]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[27]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[28]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[29]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[45]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[46]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[47]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[48]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[49]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[50]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[51]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[52]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[53]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[54]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[55]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[56]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[57]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[58]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[59]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_odt_d[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_odt_d[1]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_odt_d[2] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_odt_d[3]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[1]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[2]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[3]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[4]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[5]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[6]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[7]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[8]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[9]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[1]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[2]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[3]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[4]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[5]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[6]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[7]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[8]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[9]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[10] -deleted u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[11]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[10] -deleted u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[12]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_rw_ctrl/rd_burst_len_d0[3] -deleted u_ddr3_ctrl_top/u_ddr3_rw_ctrl/rd_burst_len_d0[4]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_rw_ctrl/rd_len[3] -deleted u_ddr3_ctrl_top/u_ddr3_rw_ctrl/rd_len[4]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[27] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[28]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[27] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[29]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[1] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[2]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[1] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[3]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[33] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[34]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[33] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[35]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[33] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[36]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[1]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[3]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[2] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[4]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[6]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[7]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[5] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[8]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[9]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[11] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[13]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[11] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[14]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_len[3] -deleted u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_len[4]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[8] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[9]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[8] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[10]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[8] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[11]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[8] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[12]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[8] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[13]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[8] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[14]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[8] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[15]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_wdin_en[2] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_wdin_en[3]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly[2] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly[3]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[9]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[10]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[11]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[12]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[13]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[14]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[15]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[33] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[34]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[33] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[35]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[33] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[36]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[16]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[17]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[18]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[19]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[20]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[21]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[22]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[23]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[24]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[25]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[26]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[27]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[28]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[29]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[45]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[46]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[47]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[48]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[49]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[50]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[51]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[52]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[53]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[54]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[55]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[56]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[57]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[58]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[59]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_cke_d[1] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_cke_d[2]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_cke_d[1] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_cke_d[3]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_odt[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_odt[1]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_odt[2] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_odt[3]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[7]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[11]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[15]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[19]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[23]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[27]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[31]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[35]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[39]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[43]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[47]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[51]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[55]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[59]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[1]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[3]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[2] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[4]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[6]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[7]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[5] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[8]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[9]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[11] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[13]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[11] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[14]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[27] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[28]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[27] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[29]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[4] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[5]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[4] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[6]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[4] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[7]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[9]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[10]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[11]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[12] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[13]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[12] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[14]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[12] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[15]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[4] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[5]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[4] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[6]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[4] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[7]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_cke[1] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_cke[2]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_cke[1] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_cke[3]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[1]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[2]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[3]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[42] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[43]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[42] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[44]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[42] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[43]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[42] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[44]

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_ba[2] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_we_n[1] 1

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[33] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state_reg[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state_reg[7] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[11] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[33] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[1] 1

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[11] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_we_n[1] 1

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/lp_cas_n[1] 1

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/lp_cs_n[1] 1

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cs_n[1] 1

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_ras_n[1] 1

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cas_n[1] 1

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_cs_n_d[1] 1

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[1] 1

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[1] 1

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_cs_n[1] 1

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ras_n[1] 1

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_cas_n[1] 1

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[1] 0

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[6]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[6]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7]

pvf_reg_merging  -survived u_ov5640_dri/u_i2c_dri/clk_cnt[5] -deleted u_ov5640_dri/u_i2c_dri/clk_cnt[6]

pvf_reg_merging  -survived u_ov5640_dri/u_i2c_dri/clk_cnt[5] -deleted u_ov5640_dri/u_i2c_dri/clk_cnt[7]

pvf_reg_merging  -survived u_ov5640_dri/u_i2c_dri/clk_cnt[5] -deleted u_ov5640_dri/u_i2c_dri/clk_cnt[8]

pvf_reg_merging  -survived u_ov5640_dri/u_i2c_dri/clk_cnt[5] -deleted u_ov5640_dri/u_i2c_dri/clk_cnt[9]

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/lp_status 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mrs_en 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[2] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state_reg[0] 1

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state_reg[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state_reg[2] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state_reg[3] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state_reg[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state_reg[6] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state_reg[8] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/state_reg[9] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/zqcs_req 0

pvf_reg_constant u_ov5640_dri/u_i2c_dri/clk_cnt[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/count[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/count[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/count[2] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/count[3] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/count[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/count[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/count[6] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/count[7] 0

pvf_reg_constant u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_len1[3] 1

pvf_reg_constant u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_len1[4] 1

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act2wr_pass/r_cnt_pass 0

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/lp_cas_n[1:0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/lp_cs_n[1:0]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/lp_cas_n[1:0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_lp/lp_we_n[1:0]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_aq_axi_master/reg_rd_len[3] -deleted u_ddr3_ctrl_top/u_aq_axi_master/reg_rd_len[4]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_len[3] -deleted u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_len[4]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[1]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[4] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata_en[1] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata_en[2]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_aq_axi_master/reg_w_len[0] -deleted u_ddr3_ctrl_top/u_aq_axi_master/reg_w_len[1]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_aq_axi_master/reg_r_len[0] -deleted u_ddr3_ctrl_top/u_aq_axi_master/reg_r_len[1]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_cke_d[1]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[1]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[1]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_cke[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_cke[1]

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_zqcs 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[6] 0

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r[1:0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_reset_ack_r[1:0]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1:0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1:0]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/ptr -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/wptr

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[1]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[2]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[3]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[4] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[5]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[4] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[6]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[4] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[7]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[4] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[4] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[9]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[4] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[10]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[4] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[11]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[12] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[13]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[12] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[14]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[12] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[15]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[1]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[2]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[3]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[4] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[5]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[4] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[6]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[4] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[7]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[4] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[4] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[9]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[4] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[10]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[4] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[11]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[12] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[13]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[12] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[14]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[12] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[15]

pvf_reg_constant u_ddr3_ctrl_top/u_aq_axi_master/reg_rd_adrs[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_aq_axi_master/reg_rd_adrs[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_aq_axi_master/reg_rd_adrs[2] 0

pvf_reg_constant u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[2] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/rd_addr_n[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/rd_addr_n[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_addr_n[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_rw_ctrl/wd_addr_n[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/state_reg[0] 1

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/state_reg[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/timing_cnt[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw/timing_cnt[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw/timing_cnt[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[0].trc_timing/timing_cnt[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[0].trc_timing/timing_cnt[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[1].trc_timing/timing_cnt[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[1].trc_timing/timing_cnt[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[2].trc_timing/timing_cnt[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[2].trc_timing/timing_cnt[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing/timing_cnt[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing/timing_cnt[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing/timing_cnt[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing/timing_cnt[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[5].trc_timing/timing_cnt[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[5].trc_timing/timing_cnt[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[6].trc_timing/timing_cnt[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[6].trc_timing/timing_cnt[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[8] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[9] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[10] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[8] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[9] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[10] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/mr_addr[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/mr_addr[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/mr_addr[2] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/mrs_done 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/ref_tri_r 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/cnt_a[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/cnt_a[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/cnt_a[2] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[2] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[3] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[6] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/mrs_status 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/state_reg[2] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/state_reg[3] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/state_reg[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/state_reg[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/state_reg[6] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[12] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/mrs_cmd[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/mrs_cmd[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/mrs_cmd[2] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[2] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/mrs_bank[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_mrs/mrs_bank[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_aq_axi_master/reg_rd_adrs[3] 0

pvf_reg_constant u_ddr3_ctrl_top/u_aq_axi_master/reg_rd_adrs[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[3] 0

pvf_reg_constant u_ddr3_ctrl_top/u_aq_axi_master/reg_wr_adrs[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[2] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[8] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[9] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[10] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[8] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[9] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[10] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[11] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[12] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[11] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[12] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[2] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[2] 0

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/next_len[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/next_len[1]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_len[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_len[1]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[1]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[1]

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_len[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[2] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[6] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[7] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[6] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[7] 0

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[5] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[6]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[5] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[7]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[5] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[6]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[5] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[7]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[5] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[6]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[5] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[7]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[1]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[2]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[1]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[2]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[1]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[2]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[16]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[17]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[16]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[17]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[30] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[31]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[30] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[32]

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[0] 0

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[30] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[31]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[30] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[32]

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt0[2] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt0[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt0[2] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt0[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_merging  -survived u_vip/u_digital_recognition/col_border_addr[0] -deleted u_vip/u_digital_recognition/col_chg_d0

pvf_reg_merging  -survived u_vip/u_digital_recognition/row_border_addr[0] -deleted u_vip/u_digital_recognition/row_chg_d0

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[0] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[8]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata_en[3] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/wr_enable_d

pvf_reg_merging  -survived u_picture_size/cmos_h_pixel[8] -deleted u_picture_size/cmos_v_pixel[8]

pvf_reg_merging  -survived u_picture_size/cmos_h_pixel[8] -deleted u_picture_size/ddr3_addr_max[15]

pvf_reg_merging  -survived u_picture_size/cmos_h_pixel[10] -deleted u_picture_size/cmos_v_pixel[9]

pvf_reg_merging  -survived u_picture_size/cmos_h_pixel[10] -deleted u_picture_size/ddr3_addr_max[19]

pvf_reg_merging  -survived u_picture_size/cmos_h_pixel[5] -deleted u_picture_size/ddr3_addr_max[10]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/v_disp[8] -deleted u_lcd_rgb_top/u_lcd_driver/v_total[2]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/h_disp[8] -deleted u_lcd_rgb_top/u_lcd_driver/v_disp[8]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/h_total[8] -deleted u_lcd_rgb_top/u_lcd_driver/v_disp[9]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/h_total[8] -deleted u_lcd_rgb_top/u_lcd_driver/v_sync[0]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/h_total[8] -deleted u_lcd_rgb_top/u_lcd_driver/v_total[5]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/h_disp[10] -deleted u_lcd_rgb_top/u_lcd_driver/h_total[8]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/h_total[0] -deleted u_lcd_rgb_top/u_lcd_driver/v_sync[3]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/h_disp[6] -deleted u_lcd_rgb_top/u_lcd_driver/h_total[0]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/h_disp[6] -deleted u_lcd_rgb_top/u_lcd_driver/h_sync[0]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/h_back[1] -deleted u_lcd_rgb_top/u_lcd_driver/h_disp[6]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/h_back[3] -deleted u_lcd_rgb_top/u_lcd_driver/v_disp[6]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/h_total[10] -deleted u_lcd_rgb_top/u_lcd_driver/v_total[0]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/v_back[1] -deleted u_lcd_rgb_top/u_lcd_driver/v_total[8]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/h_sync[3] -deleted u_lcd_rgb_top/u_lcd_driver/v_back[1]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/h_total[5] -deleted u_lcd_rgb_top/u_lcd_driver/v_disp[5]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/h_back[4] -deleted u_lcd_rgb_top/u_lcd_driver/h_total[5]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cke -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_ck[0]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cke -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cas_n_r[3]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[26]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[27]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/calib_done_r -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/h_total[6] -deleted u_lcd_rgb_top/u_lcd_driver/v_disp[3]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/h_total[6] -deleted u_lcd_rgb_top/u_lcd_driver/v_total[6]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/h_total[6] -deleted u_lcd_rgb_top/u_lcd_driver/v_back[2]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/h_sync[2] -deleted u_lcd_rgb_top/u_lcd_driver/h_total[6]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/h_back[2] -deleted u_lcd_rgb_top/u_lcd_driver/h_sync[2]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/h_total[7] -deleted u_lcd_rgb_top/u_lcd_driver/v_back[3]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/h_sync[1] -deleted u_lcd_rgb_top/u_lcd_driver/h_total[7]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly[2] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata_en[3]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d[0] -deleted u_ddr3_ctrl_top/u_ddr3_rw_ctrl/rd_load_d1

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata_en[3] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/wr_enable_d

pvf_reg_merging  -survived u_picture_size/cmos_h_pixel[9] -deleted u_picture_size/cmos_v_pixel[7]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/v_back[0] -deleted u_lcd_rgb_top/u_lcd_driver/v_disp[7]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/h_disp[9] -deleted u_lcd_rgb_top/u_lcd_driver/v_back[0]

pvf_reg_merging  -survived u_lcd_rgb_top/u_lcd_driver/h_disp[9] -deleted u_lcd_rgb_top/u_lcd_driver/h_sync[7]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[12] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[10] -deleted u_ddr3_ctrl_top/u_ddr3_rw_ctrl/rd_burst_len_d0[2]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[15] -deleted u_ddr3_ctrl_top/u_ddr3_rw_ctrl/rd_burst_len_d0[5]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[19] -deleted u_ddr3_ctrl_top/u_ddr3_rw_ctrl/rd_burst_len_d0[7]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[26]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[15] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[27]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[30] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[41]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[30] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[42]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[30] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[41]

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[30] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr[42]

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[0] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt1[6] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt1[6] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt2[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/timing_cnt[1] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt1[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt1[5] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[3] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt1[4] 0

pvf_reg_constant u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[3] 0

pvf_reg_merging  -survived u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[2] -deleted u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[2]
