mkdir -p ./build_dir.hw.xilinx_u200_xdma_201830_2
v++ -t hw --platform xilinx_u200_xdma_201830_2 --save-temps  --profile_kernel data:all:all:all  -l  --temp_dir ./build_dir.hw.xilinx_u200_xdma_201830_2  --config vadd.cfg  -o'./build_dir.hw.xilinx_u200_xdma_201830_2/vadd.link.xclbin' _x.hw.xilinx_u200_xdma_201830_2/vadd.xo
Option Map File Used: '/tools/Vitis/2020.1/data/vitis/vpp/optMap.xml'

****** v++ v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/nathan/sandbox/source_files/Vitis_Accel_Examples/vadd_PLRAM/build_dir.hw.xilinx_u200_xdma_201830_2/reports/link
	Log files: /home/nathan/sandbox/source_files/Vitis_Accel_Examples/vadd_PLRAM/build_dir.hw.xilinx_u200_xdma_201830_2/logs/link
INFO: [v++ 60-1657] Initializing dispatch client.
Running Dispatch Server on port:36675
INFO: [v++ 60-1548] Creating build summary session with primary output /home/nathan/sandbox/source_files/Vitis_Accel_Examples/vadd_PLRAM/build_dir.hw.xilinx_u200_xdma_201830_2/vadd.link.xclbin.link_summary, at Sat Apr 10 20:35:07 2021
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sat Apr 10 20:35:07 2021
Running Rule Check Server on port:45119
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/nathan/sandbox/source_files/Vitis_Accel_Examples/vadd_PLRAM/build_dir.hw.xilinx_u200_xdma_201830_2/reports/link/v++_link_vadd.link_guidance.html', at Sat Apr 10 20:35:08 2021
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2.xpfm
INFO: [v++ 60-1578]   This platform contains Device Support Archive '/opt/xilinx/platforms/xilinx_u200_xdma_201830_2/hw/xilinx_u200_xdma_201830_2.dsa'
INFO: [v++ 60-1302] Platform 'xilinx_u200_xdma_201830_2.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u200_xdma_201830_2
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [20:35:17] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/nathan/sandbox/source_files/Vitis_Accel_Examples/vadd_PLRAM/_x.hw.xilinx_u200_xdma_201830_2/vadd.xo -keep --config /home/nathan/sandbox/source_files/Vitis_Accel_Examples/vadd_PLRAM/build_dir.hw.xilinx_u200_xdma_201830_2/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2.xpfm --target hw --output_dir /home/nathan/sandbox/source_files/Vitis_Accel_Examples/vadd_PLRAM/build_dir.hw.xilinx_u200_xdma_201830_2/link/int --temp_dir /home/nathan/sandbox/source_files/Vitis_Accel_Examples/vadd_PLRAM/build_dir.hw.xilinx_u200_xdma_201830_2/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/nathan/sandbox/source_files/Vitis_Accel_Examples/vadd_PLRAM/build_dir.hw.xilinx_u200_xdma_201830_2/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Sat Apr 10 20:35:19 2021
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/nathan/sandbox/source_files/Vitis_Accel_Examples/vadd_PLRAM/_x.hw.xilinx_u200_xdma_201830_2/vadd.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/nathan/sandbox/source_files/Vitis_Accel_Examples/vadd_PLRAM/build_dir.hw.xilinx_u200_xdma_201830_2/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [20:35:20] build_xd_ip_db started: /tools/Vitis/2020.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/nathan/sandbox/source_files/Vitis_Accel_Examples/vadd_PLRAM/build_dir.hw.xilinx_u200_xdma_201830_2/link/sys_link/xilinx_u200_xdma_201830_2.hpfm -clkid 0 -ip /home/nathan/sandbox/source_files/Vitis_Accel_Examples/vadd_PLRAM/build_dir.hw.xilinx_u200_xdma_201830_2/link/sys_link/iprepo/xilinx_com_hls_vadd_1_0,vadd -o /home/nathan/sandbox/source_files/Vitis_Accel_Examples/vadd_PLRAM/build_dir.hw.xilinx_u200_xdma_201830_2/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [20:35:25] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1432.406 ; gain = 0.000 ; free physical = 55170 ; free virtual = 123045
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/nathan/sandbox/source_files/Vitis_Accel_Examples/vadd_PLRAM/build_dir.hw.xilinx_u200_xdma_201830_2/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [20:35:25] cfgen started: /tools/Vitis/2020.1/bin/cfgen  -sp vadd_1.in1:PLRAM[0] -sp vadd_1.in2:DDR[0] -sp vadd_1.out:PLRAM[1] -dmclkid 0 -r /home/nathan/sandbox/source_files/Vitis_Accel_Examples/vadd_PLRAM/build_dir.hw.xilinx_u200_xdma_201830_2/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/nathan/sandbox/source_files/Vitis_Accel_Examples/vadd_PLRAM/build_dir.hw.xilinx_u200_xdma_201830_2/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: vadd, num: 1  {vadd_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: in1, sptag: PLRAM[0]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: in2, sptag: DDR[0]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: out, sptag: PLRAM[1]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.in1 to PLRAM[0] for directive vadd_1.in1:PLRAM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.in2 to DDR[0] for directive vadd_1.in2:DDR[0]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.out to PLRAM[1] for directive vadd_1.out:PLRAM[1]
INFO: [SYSTEM_LINK 82-37] [20:35:28] cfgen finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1432.406 ; gain = 0.000 ; free physical = 55395 ; free virtual = 123260
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [20:35:28] cf2bd started: /tools/Vitis/2020.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/nathan/sandbox/source_files/Vitis_Accel_Examples/vadd_PLRAM/build_dir.hw.xilinx_u200_xdma_201830_2/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/nathan/sandbox/source_files/Vitis_Accel_Examples/vadd_PLRAM/build_dir.hw.xilinx_u200_xdma_201830_2/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/nathan/sandbox/source_files/Vitis_Accel_Examples/vadd_PLRAM/build_dir.hw.xilinx_u200_xdma_201830_2/link/sys_link/_sysl/.xsd --temp_dir /home/nathan/sandbox/source_files/Vitis_Accel_Examples/vadd_PLRAM/build_dir.hw.xilinx_u200_xdma_201830_2/link/sys_link --output_dir /home/nathan/sandbox/source_files/Vitis_Accel_Examples/vadd_PLRAM/build_dir.hw.xilinx_u200_xdma_201830_2/link/int --target_bd pfm_dynamic.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/nathan/sandbox/source_files/Vitis_Accel_Examples/vadd_PLRAM/build_dir.hw.xilinx_u200_xdma_201830_2/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/nathan/sandbox/source_files/Vitis_Accel_Examples/vadd_PLRAM/build_dir.hw.xilinx_u200_xdma_201830_2/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd pfm_dynamic.bd -dn dr -dp /home/nathan/sandbox/source_files/Vitis_Accel_Examples/vadd_PLRAM/build_dir.hw.xilinx_u200_xdma_201830_2/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [20:35:31] cf2bd finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1432.406 ; gain = 0.000 ; free physical = 55160 ; free virtual = 123040
INFO: [v++ 60-1441] [20:35:31] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1339.469 ; gain = 0.000 ; free physical = 55185 ; free virtual = 123065
INFO: [v++ 60-1443] [20:35:31] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/nathan/sandbox/source_files/Vitis_Accel_Examples/vadd_PLRAM/build_dir.hw.xilinx_u200_xdma_201830_2/link/int/sdsl.dat -rtd /home/nathan/sandbox/source_files/Vitis_Accel_Examples/vadd_PLRAM/build_dir.hw.xilinx_u200_xdma_201830_2/link/int/cf2sw.rtd -xclbin /home/nathan/sandbox/source_files/Vitis_Accel_Examples/vadd_PLRAM/build_dir.hw.xilinx_u200_xdma_201830_2/link/int/xclbin_orig.xml -o /home/nathan/sandbox/source_files/Vitis_Accel_Examples/vadd_PLRAM/build_dir.hw.xilinx_u200_xdma_201830_2/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/nathan/sandbox/source_files/Vitis_Accel_Examples/vadd_PLRAM/build_dir.hw.xilinx_u200_xdma_201830_2/link/run_link
INFO: [v++ 60-1441] [20:35:32] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1339.469 ; gain = 0.000 ; free physical = 55182 ; free virtual = 123053
INFO: [v++ 60-1443] [20:35:32] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/nathan/sandbox/source_files/Vitis_Accel_Examples/vadd_PLRAM/build_dir.hw.xilinx_u200_xdma_201830_2/link/run_link
INFO: [v++ 60-1441] [20:35:33] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1339.469 ; gain = 0.000 ; free physical = 55006 ; free virtual = 122876
INFO: [v++ 60-1443] [20:35:33] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u200_xdma_201830_2 --profile_kernel data:all:all:all --remote_ip_cache /home/nathan/sandbox/source_files/Vitis_Accel_Examples/vadd_PLRAM/.ipcache -s --output_dir /home/nathan/sandbox/source_files/Vitis_Accel_Examples/vadd_PLRAM/build_dir.hw.xilinx_u200_xdma_201830_2/link/int --log_dir /home/nathan/sandbox/source_files/Vitis_Accel_Examples/vadd_PLRAM/build_dir.hw.xilinx_u200_xdma_201830_2/logs/link --report_dir /home/nathan/sandbox/source_files/Vitis_Accel_Examples/vadd_PLRAM/build_dir.hw.xilinx_u200_xdma_201830_2/reports/link --config /home/nathan/sandbox/source_files/Vitis_Accel_Examples/vadd_PLRAM/build_dir.hw.xilinx_u200_xdma_201830_2/link/int/vplConfig.ini -k /home/nathan/sandbox/source_files/Vitis_Accel_Examples/vadd_PLRAM/build_dir.hw.xilinx_u200_xdma_201830_2/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/nathan/sandbox/source_files/Vitis_Accel_Examples/vadd_PLRAM/build_dir.hw.xilinx_u200_xdma_201830_2/link --no-info --iprepo /home/nathan/sandbox/source_files/Vitis_Accel_Examples/vadd_PLRAM/build_dir.hw.xilinx_u200_xdma_201830_2/link/int/xo/ip_repo/xilinx_com_hls_vadd_1_0 --messageDb /home/nathan/sandbox/source_files/Vitis_Accel_Examples/vadd_PLRAM/build_dir.hw.xilinx_u200_xdma_201830_2/link/run_link/vpl.pb /home/nathan/sandbox/source_files/Vitis_Accel_Examples/vadd_PLRAM/build_dir.hw.xilinx_u200_xdma_201830_2/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/nathan/sandbox/source_files/Vitis_Accel_Examples/vadd_PLRAM/build_dir.hw.xilinx_u200_xdma_201830_2/link/run_link

****** vpl v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/nathan/sandbox/source_files/Vitis_Accel_Examples/vadd_PLRAM/build_dir.hw.xilinx_u200_xdma_201830_2/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_u200_xdma_201830_2
INFO: [VPL 60-1032] Extracting hardware platform to /home/nathan/sandbox/source_files/Vitis_Accel_Examples/vadd_PLRAM/build_dir.hw.xilinx_u200_xdma_201830_2/link/vivado/vpl/.local/hw_platform
[20:36:00] Run vpl: Step create_project: Started
Creating Vivado project.
[20:36:03] Run vpl: Step create_project: Completed
[20:36:03] Run vpl: Step create_bd: Started
[20:36:56] Run vpl: Step create_bd: Completed
[20:36:56] Run vpl: Step update_bd: Started
[20:37:00] Run vpl: Step update_bd: Completed
[20:37:00] Run vpl: Step generate_target: Started
[20:38:15] Run vpl: Step generate_target: RUNNING...
