<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1695" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1695{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_1695{left:602px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t3_1695{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_1695{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_1695{left:96px;bottom:1000px;letter-spacing:0.62px;word-spacing:0.01px;}
#t6_1695{left:96px;bottom:979px;letter-spacing:0.18px;word-spacing:-0.01px;}
#t7_1695{left:96px;bottom:957px;letter-spacing:0.13px;word-spacing:-0.77px;}
#t8_1695{left:96px;bottom:936px;letter-spacing:0.15px;}
#t9_1695{left:96px;bottom:915px;letter-spacing:0.12px;word-spacing:-0.45px;}
#ta_1695{left:96px;bottom:879px;letter-spacing:0.13px;word-spacing:-0.43px;}
#tb_1695{left:96px;bottom:858px;letter-spacing:0.22px;word-spacing:-0.02px;}
#tc_1695{left:96px;bottom:837px;letter-spacing:0.13px;word-spacing:-0.45px;}
#td_1695{left:96px;bottom:801px;letter-spacing:0.72px;word-spacing:-0.01px;}
#te_1695{left:96px;bottom:780px;letter-spacing:0.14px;word-spacing:-0.72px;}
#tf_1695{left:96px;bottom:759px;letter-spacing:0.13px;word-spacing:-0.38px;}
#tg_1695{left:96px;bottom:724px;letter-spacing:0.44px;word-spacing:-0.01px;}
#th_1695{left:96px;bottom:702px;letter-spacing:0.1px;word-spacing:-0.58px;}
#ti_1695{left:96px;bottom:581px;letter-spacing:0.16px;word-spacing:-0.05px;}
#tj_1695{left:96px;bottom:546px;letter-spacing:0.19px;word-spacing:-0.45px;}
#tk_1695{left:96px;bottom:507px;letter-spacing:0.18px;word-spacing:-0.69px;}
#tl_1695{left:96px;bottom:471px;letter-spacing:0.17px;}
#tm_1695{left:96px;bottom:432px;letter-spacing:0.17px;}
#tn_1695{left:96px;bottom:1031px;letter-spacing:0.3px;}
#to_1695{left:496px;bottom:1031px;letter-spacing:0.21px;word-spacing:0.1px;}
#tp_1695{left:99px;bottom:652px;letter-spacing:0.16px;}
#tq_1695{left:357px;bottom:652px;letter-spacing:0.18px;}
#tr_1695{left:482px;bottom:652px;letter-spacing:0.14px;}
#ts_1695{left:105px;bottom:625px;letter-spacing:0.15px;}
#tt_1695{left:363px;bottom:625px;letter-spacing:0.11px;word-spacing:0.1px;}
#tu_1695{left:488px;bottom:625px;letter-spacing:0.14px;word-spacing:-0.03px;}
#tv_1695{left:134px;bottom:383px;letter-spacing:0.14px;}
#tw_1695{left:248px;bottom:383px;letter-spacing:0.16px;}
#tx_1695{left:287px;bottom:402px;letter-spacing:0.07px;}
#ty_1695{left:294px;bottom:383px;letter-spacing:0.15px;}
#tz_1695{left:340px;bottom:383px;letter-spacing:0.14px;}
#t10_1695{left:553px;bottom:383px;letter-spacing:0.14px;word-spacing:0.02px;}
#t11_1695{left:102px;bottom:351px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t12_1695{left:102px;bottom:336px;letter-spacing:0.19px;}
#t13_1695{left:259px;bottom:344px;}
#t14_1695{left:306px;bottom:344px;}
#t15_1695{left:370px;bottom:344px;}
#t16_1695{left:419px;bottom:359px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t17_1695{left:419px;bottom:344px;letter-spacing:0.15px;word-spacing:-0.03px;}
#t18_1695{left:419px;bottom:328px;letter-spacing:0.14px;word-spacing:0.02px;}
#t19_1695{left:102px;bottom:292px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t1a_1695{left:102px;bottom:276px;letter-spacing:0.17px;}
#t1b_1695{left:306px;bottom:304px;}
#t1c_1695{left:370px;bottom:304px;}
#t1d_1695{left:419px;bottom:304px;letter-spacing:0.07px;word-spacing:0.06px;}
#t1e_1695{left:259px;bottom:272px;}
#t1f_1695{left:370px;bottom:272px;}
#t1g_1695{left:419px;bottom:279px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1h_1695{left:419px;bottom:264px;letter-spacing:0.14px;word-spacing:-0.03px;}
#t1i_1695{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1695{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1695{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s3_1695{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s4_1695{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s5_1695{font-size:15px;font-family:Arial-Bold_61q;color:#000;}
.s6_1695{font-size:15px;font-family:Arial_61s;color:#000;}
.s7_1695{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1695" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial_61s;
	src: url("fonts/Arial_61s.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1695Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1695" style="-webkit-user-select: none;"><object width="935" height="1210" data="1695/1695.svg" type="image/svg+xml" id="pdf1695" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1695" class="t s1_1695">428 </span><span id="t2_1695" class="t s1_1695">System Instruction Reference </span>
<span id="t3_1695" class="t s1_1695">AMD64 Technology </span><span id="t4_1695" class="t s1_1695">24594—Rev. 3.35—June 2023 </span>
<span id="t5_1695" class="t s2_1695">Loads the contents of a 64-bit model-specific register (MSR) specified in the ECX register into </span>
<span id="t6_1695" class="t s2_1695">registers EDX:EAX. The EDX register receives the high-order 32 bits and the EAX register receives </span>
<span id="t7_1695" class="t s2_1695">the low order bits. The RDMSR instruction ignores operand size; ECX always holds the MSR number, </span>
<span id="t8_1695" class="t s2_1695">and EDX:EAX holds the data. If a model-specific register has fewer than 64 bits, the unimplemented </span>
<span id="t9_1695" class="t s2_1695">bit positions loaded into the destination registers are undefined. </span>
<span id="ta_1695" class="t s2_1695">This instruction must be executed at a privilege level of 0 or a general protection exception (#GP) will </span>
<span id="tb_1695" class="t s2_1695">be raised. This exception is also generated if a reserved or unimplemented model-specific register is </span>
<span id="tc_1695" class="t s2_1695">specified in ECX. </span>
<span id="td_1695" class="t s2_1695">Support for the RDMSR instruction is indicated by CPUID Fn0000_0001_EDX[MSR] = 1 OR </span>
<span id="te_1695" class="t s2_1695">CPUID Fn8000_0001_EDX[MSR] = 1. For more information on using the CPUID instruction, see the </span>
<span id="tf_1695" class="t s2_1695">description of the CPUID instruction on page 165. </span>
<span id="tg_1695" class="t s2_1695">For more information about model-specific registers, see the documentation for various hardware </span>
<span id="th_1695" class="t s2_1695">implementations and “Model-Specific Registers (MSRs)” in APM Volume 2. </span>
<span id="ti_1695" class="t s3_1695">Related Instructions </span>
<span id="tj_1695" class="t s2_1695">WRMSR, RDTSC, RDPMC </span>
<span id="tk_1695" class="t s3_1695">rFLAGS Affected </span>
<span id="tl_1695" class="t s2_1695">None </span>
<span id="tm_1695" class="t s3_1695">Exceptions </span>
<span id="tn_1695" class="t s4_1695">RDMSR </span><span id="to_1695" class="t s4_1695">Read Model-Specific Register </span>
<span id="tp_1695" class="t s5_1695">Mnemonic </span><span id="tq_1695" class="t s5_1695">Opcode </span><span id="tr_1695" class="t s5_1695">Description </span>
<span id="ts_1695" class="t s6_1695">RDMSR </span><span id="tt_1695" class="t s6_1695">0F 32 </span><span id="tu_1695" class="t s6_1695">Copy MSR specified by ECX into EDX:EAX. </span>
<span id="tv_1695" class="t s5_1695">Exception </span><span id="tw_1695" class="t s5_1695">Real </span>
<span id="tx_1695" class="t s5_1695">Virtual </span>
<span id="ty_1695" class="t s5_1695">8086 </span><span id="tz_1695" class="t s5_1695">Protected </span><span id="t10_1695" class="t s5_1695">Cause of Exception </span>
<span id="t11_1695" class="t s6_1695">Invalid opcode, </span>
<span id="t12_1695" class="t s6_1695">#UD </span>
<span id="t13_1695" class="t s6_1695">X </span><span id="t14_1695" class="t s6_1695">X </span><span id="t15_1695" class="t s6_1695">X </span>
<span id="t16_1695" class="t s6_1695">The RDMSR instruction is not supported, as indicated by </span>
<span id="t17_1695" class="t s6_1695">CPUID Fn0000_0001_EDX[MSR] = 0 or CPUID </span>
<span id="t18_1695" class="t s6_1695">Fn8000_0001_EDX[MSR] = 0. </span>
<span id="t19_1695" class="t s6_1695">General protection, </span>
<span id="t1a_1695" class="t s6_1695">#GP </span>
<span id="t1b_1695" class="t s6_1695">X </span><span id="t1c_1695" class="t s6_1695">X </span><span id="t1d_1695" class="t s6_1695">CPL was not 0. </span>
<span id="t1e_1695" class="t s6_1695">X </span><span id="t1f_1695" class="t s6_1695">X </span>
<span id="t1g_1695" class="t s6_1695">The value in ECX specifies a reserved or unimplemented </span>
<span id="t1h_1695" class="t s6_1695">MSR address. </span>
<span id="t1i_1695" class="t s7_1695">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
