FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * Copyright 2019 Advanced Micro Devices, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 */
/* bench 18715.1.0 4fd122e36635 */
/* bench 18715.1.1 29a139b7582f */
/* bench 18715.1.2 523478d8f248 */
/* bench 18715.1.3 1839bf32310a */
/* bench 18715.1.4 df1fc51014ac */
/* bench 18715.1.5 2b313e7cb4ba */
/* bench 18715.1.6 a45f60bdbc35 */
/* bench 18715.1.7 668f6ec0f4e0 */
/* bench 18715.1.8 09c4aac2d493 */
/* bench 18715.1.9 cb92eaf39283 */
/* bench 18715.1.10 c7b7fda17af2 */
/* bench 18715.1.11 d5e38652147c */
#ifndef __NV_H__
#define __NV_H__

/* bench 20117.2.0 b1d4d60a54ab */
/* bench 20117.2.1 ef49527e7664 */
/* bench 20117.2.2 ab7f0f326064 */
/* bench 20117.2.3 2e5f9a59aed0 */
/* bench 20117.2.4 22f68ff6bf0c */
/* bench 20117.2.5 43087fa7a7d3 */
/* bench 20117.2.6 f2e1f33ecbed */
/* bench 20117.2.7 6a504e7b3283 */
/* bench 20117.2.8 04c039f707c7 */
#include "nbio_v2_3.h"

void nv_grbm_select(struct amdgpu_device *adev,
		    u32 me, u32 pipe, u32 queue, u32 vmid);
void nv_set_virt_ops(struct amdgpu_device *adev);
int nv_set_ip_blocks(struct amdgpu_device *adev);
int navi10_reg_base_init(struct amdgpu_device *adev);
int navi14_reg_base_init(struct amdgpu_device *adev);
int navi12_reg_base_init(struct amdgpu_device *adev);
int sienna_cichlid_reg_base_init(struct amdgpu_device *adev);
void vangogh_reg_base_init(struct amdgpu_device *adev);
int dimgrey_cavefish_reg_base_init(struct amdgpu_device *adev);
#endif
