{
  "design": {
    "design_info": {
      "boundary_crc": "0xBA6CFB09FD6582EB",
      "device": "xc7z010clg400-1",
      "gen_directory": "../../../../Thesis13.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2"
    },
    "design_tree": {
      "main_0": "",
      "vio_0": "",
      "ila_0": ""
    },
    "ports": {
      "led1_0": {
        "direction": "O"
      },
      "led2_0": {
        "direction": "O"
      },
      "clk_0": {
        "type": "clk",
        "direction": "I"
      }
    },
    "components": {
      "main_0": {
        "vlnv": "xilinx.com:module_ref:main:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_main_0_0",
        "xci_path": "ip\\design_1_main_0_0\\design_1_main_0_0.xci",
        "inst_hier_path": "main_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "main",
          "boundary_crc": "0x0"
        },
        "ports": {
          "switch1": {
            "direction": "I"
          },
          "switch2": {
            "direction": "I"
          },
          "led1": {
            "direction": "O"
          },
          "led2": {
            "direction": "O"
          }
        }
      },
      "vio_0": {
        "vlnv": "xilinx.com:ip:vio:3.0",
        "ip_revision": "24",
        "xci_name": "design_1_vio_0_0",
        "xci_path": "ip\\design_1_vio_0_0\\design_1_vio_0_0.xci",
        "inst_hier_path": "vio_0",
        "parameters": {
          "C_NUM_PROBE_IN": {
            "value": "0"
          },
          "C_NUM_PROBE_OUT": {
            "value": "2"
          }
        }
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "ip_revision": "14",
        "xci_name": "design_1_ila_0_0",
        "xci_path": "ip\\design_1_ila_0_0\\design_1_ila_0_0.xci",
        "inst_hier_path": "ila_0",
        "parameters": {
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "4"
          }
        }
      }
    },
    "nets": {
      "clk_0_1": {
        "ports": [
          "clk_0",
          "ila_0/clk",
          "vio_0/clk"
        ]
      },
      "main_0_led1": {
        "ports": [
          "main_0/led1",
          "led1_0",
          "ila_0/probe0"
        ]
      },
      "main_0_led2": {
        "ports": [
          "main_0/led2",
          "led2_0",
          "ila_0/probe1"
        ]
      },
      "vio_0_probe_out0": {
        "ports": [
          "vio_0/probe_out0",
          "ila_0/probe2",
          "main_0/switch1"
        ]
      },
      "vio_0_probe_out1": {
        "ports": [
          "vio_0/probe_out1",
          "ila_0/probe3",
          "main_0/switch2"
        ]
      }
    }
  }
}