Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Master_Interface_tb_behav xil_defaultlib.Master_Interface_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_2Bit.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [D:/Third Year/COA Lab/ALU Design 1/GRP7_KALU_1/ALU_Design_2.srcs/sources_1/new/Adder_3Bit.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegisterBank
Compiling module xil_defaultlib.ControlPath
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ALU_Adder(SIZE=32)
Compiling module xil_defaultlib.Twos_Complement(SIZE=32)
Compiling module xil_defaultlib.ALU_Subtractor(SIZE=32)
Compiling module xil_defaultlib.ALU_Multiply(SIZE=32)
Compiling module xil_defaultlib.ALU_Divide(SIZE=32)
Compiling module xil_defaultlib.ALU_AND(SIZE=32)
Compiling module xil_defaultlib.ALU_OR(SIZE=32)
Compiling module xil_defaultlib.ALU_XOR(SIZE=32)
Compiling module xil_defaultlib.ALU_NEGATION(SIZE=32)
Compiling module xil_defaultlib.ALU_Barrel_Left(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Right(N=32)
Compiling module xil_defaultlib.ALU_Barrel_Arithmetic_Right(N=32...
Compiling module xil_defaultlib.Adder_2Bit
Compiling module xil_defaultlib.Adder_3Bit
Compiling module xil_defaultlib.ALU_Ham
Compiling module xil_defaultlib.MUX_2to1
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.MUX_8to1
Compiling module xil_defaultlib.MUX_16to1
Compiling module xil_defaultlib.ALU(SIZE=32)
Compiling module xil_defaultlib.Master_Interface
Compiling module xil_defaultlib.Master_Interface_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Master_Interface_tb_behav
