<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.18"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Portapack-Carnage: firmware/chibios/os/hal/platforms/AT91SAM7/at91lib/AT91SAM7S128.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Portapack-Carnage
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.18 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d9edf6c004b4a7ff14fe9ae7a92214ee.html">firmware</a></li><li class="navelem"><a class="el" href="dir_21a48cc84fab37df13f3d66c9e3784e7.html">chibios</a></li><li class="navelem"><a class="el" href="dir_9cd46e37c9b5ff49bb4c3562e3d00204.html">os</a></li><li class="navelem"><a class="el" href="dir_ef0a6b7d63c1f4e6004e5ea956b42934.html">hal</a></li><li class="navelem"><a class="el" href="dir_8cdcfaf9c6bf82c091f53d562f90f3fd.html">platforms</a></li><li class="navelem"><a class="el" href="dir_c87fd94267468deaa130981f82a20008.html">AT91SAM7</a></li><li class="navelem"><a class="el" href="dir_252eecfed1b5bbe31fc8a694fa8b1fea.html">at91lib</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AT91SAM7S128.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//  ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//          ATMEL Microcontroller Software Support  -  ROUSSET  -</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//  ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//  Copyright (c) 2006, Atmel Corporation</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//  All rights reserved.</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//  Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//  modification, are permitted provided that the following conditions are met:</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//  - Redistributions of source code must retain the above copyright notice,</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//  this list of conditions and the disclaimer below.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">//  Atmel&#39;s name may not be used to endorse or promote products derived from</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">//  this software without specific prior written permission.</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">//  DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">//  IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">//  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">//  DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">//  INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">//  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">//  OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">//  LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">//  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">//  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">//  ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">// File Name           : AT91SAM7S128.h</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">// Object              : AT91SAM7S128 definitions</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">// Generated           : AT91 SW Application Group  07/07/2008 (16:12:49)</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">// CVS Reference       : /AT91SAM7S128.pl/1.12/Wed Aug 30 14:08:34 2006//</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">// CVS Reference       : /SYS_SAM7S.pl/1.2/Thu Feb  3 10:47:39 2005//</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">// CVS Reference       : /MC_SAM7S.pl/1.4/Thu Feb 16 16:45:50 2006//</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">// CVS Reference       : /PMC_SAM7S_USB.pl/1.4/Tue Feb  8 14:00:19 2005//</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">// CVS Reference       : /RSTC_SAM7S.pl/1.2/Wed Jul 13 15:25:17 2005//</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">// CVS Reference       : /UDP_4ept.pl/1.1/Thu Aug  3 12:26:00 2006//</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">// CVS Reference       : /PWM_SAM7S.pl/1.1/Tue May 10 12:38:54 2005//</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">// CVS Reference       : /RTTC_6081A.pl/1.2/Thu Nov  4 13:57:22 2004//</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">// CVS Reference       : /PITC_6079A.pl/1.2/Thu Nov  4 13:56:22 2004//</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">// CVS Reference       : /WDTC_6080A.pl/1.3/Thu Nov  4 13:58:52 2004//</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">// CVS Reference       : /VREG_6085B.pl/1.1/Tue Feb  1 16:40:38 2005//</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// CVS Reference       : /AIC_6075B.pl/1.3/Fri May 20 14:21:42 2005//</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">// CVS Reference       : /PIO_6057A.pl/1.2/Thu Feb  3 10:29:42 2005//</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">// CVS Reference       : /DBGU_6059D.pl/1.1/Mon Jan 31 13:54:41 2005//</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">// CVS Reference       : /US_6089C.pl/1.1/Mon Jan 31 13:56:02 2005//</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">// CVS Reference       : /SPI_6088D.pl/1.3/Fri May 20 14:23:02 2005//</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">// CVS Reference       : /SSC_6078A.pl/1.1/Tue Jul 13 07:10:41 2004//</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">// CVS Reference       : /TC_6082A.pl/1.7/Wed Mar  9 16:31:51 2005//</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">// CVS Reference       : /TWI_6061A.pl/1.2/Fri Oct 27 11:40:48 2006//</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">// CVS Reference       : /PDC_6074C.pl/1.2/Thu Feb  3 09:02:11 2005//</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">// CVS Reference       : /ADC_6051C.pl/1.1/Mon Jan 31 13:12:40 2005//</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">//  ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160; </div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#ifndef AT91SAM7S128_H</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define AT91SAM7S128_H</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160; </div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> AT91_REG;<span class="comment">// Hardware register definition</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define AT91_CAST(a) (a)</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define AT91_CAST(a)</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160; </div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR System Peripherals</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__SYS.html">_AT91S_SYS</a> {</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    AT91_REG     AIC_SMR[32];   <span class="comment">// Source Mode Register</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    AT91_REG     AIC_SVR[32];   <span class="comment">// Source Vector Register</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    AT91_REG     AIC_IVR;   <span class="comment">// IRQ Vector Register</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    AT91_REG     AIC_FVR;   <span class="comment">// FIQ Vector Register</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    AT91_REG     AIC_ISR;   <span class="comment">// Interrupt Status Register</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    AT91_REG     AIC_IPR;   <span class="comment">// Interrupt Pending Register</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    AT91_REG     AIC_IMR;   <span class="comment">// Interrupt Mask Register</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    AT91_REG     AIC_CISR;  <span class="comment">// Core Interrupt Status Register</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    AT91_REG     Reserved0[2];  <span class="comment">//</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    AT91_REG     AIC_IECR;  <span class="comment">// Interrupt Enable Command Register</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    AT91_REG     AIC_IDCR;  <span class="comment">// Interrupt Disable Command Register</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    AT91_REG     AIC_ICCR;  <span class="comment">// Interrupt Clear Command Register</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    AT91_REG     AIC_ISCR;  <span class="comment">// Interrupt Set Command Register</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    AT91_REG     AIC_EOICR;     <span class="comment">// End of Interrupt Command Register</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    AT91_REG     AIC_SPU;   <span class="comment">// Spurious Vector Register</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    AT91_REG     AIC_DCR;   <span class="comment">// Debug Control Register (Protect)</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    AT91_REG     Reserved1[1];  <span class="comment">//</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    AT91_REG     AIC_FFER;  <span class="comment">// Fast Forcing Enable Register</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    AT91_REG     AIC_FFDR;  <span class="comment">// Fast Forcing Disable Register</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    AT91_REG     AIC_FFSR;  <span class="comment">// Fast Forcing Status Register</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    AT91_REG     Reserved2[45];     <span class="comment">//</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    AT91_REG     DBGU_CR;   <span class="comment">// Control Register</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    AT91_REG     DBGU_MR;   <span class="comment">// Mode Register</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    AT91_REG     DBGU_IER;  <span class="comment">// Interrupt Enable Register</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    AT91_REG     DBGU_IDR;  <span class="comment">// Interrupt Disable Register</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    AT91_REG     DBGU_IMR;  <span class="comment">// Interrupt Mask Register</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    AT91_REG     DBGU_CSR;  <span class="comment">// Channel Status Register</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    AT91_REG     DBGU_RHR;  <span class="comment">// Receiver Holding Register</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    AT91_REG     DBGU_THR;  <span class="comment">// Transmitter Holding Register</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    AT91_REG     DBGU_BRGR;     <span class="comment">// Baud Rate Generator Register</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    AT91_REG     Reserved3[7];  <span class="comment">//</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    AT91_REG     DBGU_CIDR;     <span class="comment">// Chip ID Register</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    AT91_REG     DBGU_EXID;     <span class="comment">// Chip ID Extension Register</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    AT91_REG     DBGU_FNTR;     <span class="comment">// Force NTRST Register</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    AT91_REG     Reserved4[45];     <span class="comment">//</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    AT91_REG     DBGU_RPR;  <span class="comment">// Receive Pointer Register</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    AT91_REG     DBGU_RCR;  <span class="comment">// Receive Counter Register</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    AT91_REG     DBGU_TPR;  <span class="comment">// Transmit Pointer Register</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    AT91_REG     DBGU_TCR;  <span class="comment">// Transmit Counter Register</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    AT91_REG     DBGU_RNPR;     <span class="comment">// Receive Next Pointer Register</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    AT91_REG     DBGU_RNCR;     <span class="comment">// Receive Next Counter Register</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    AT91_REG     DBGU_TNPR;     <span class="comment">// Transmit Next Pointer Register</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    AT91_REG     DBGU_TNCR;     <span class="comment">// Transmit Next Counter Register</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    AT91_REG     DBGU_PTCR;     <span class="comment">// PDC Transfer Control Register</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    AT91_REG     DBGU_PTSR;     <span class="comment">// PDC Transfer Status Register</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    AT91_REG     Reserved5[54];     <span class="comment">//</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    AT91_REG     PIOA_PER;  <span class="comment">// PIO Enable Register</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    AT91_REG     PIOA_PDR;  <span class="comment">// PIO Disable Register</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    AT91_REG     PIOA_PSR;  <span class="comment">// PIO Status Register</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    AT91_REG     Reserved6[1];  <span class="comment">//</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    AT91_REG     PIOA_OER;  <span class="comment">// Output Enable Register</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    AT91_REG     PIOA_ODR;  <span class="comment">// Output Disable Registerr</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    AT91_REG     PIOA_OSR;  <span class="comment">// Output Status Register</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    AT91_REG     Reserved7[1];  <span class="comment">//</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    AT91_REG     PIOA_IFER;     <span class="comment">// Input Filter Enable Register</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    AT91_REG     PIOA_IFDR;     <span class="comment">// Input Filter Disable Register</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    AT91_REG     PIOA_IFSR;     <span class="comment">// Input Filter Status Register</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    AT91_REG     Reserved8[1];  <span class="comment">//</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    AT91_REG     PIOA_SODR;     <span class="comment">// Set Output Data Register</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    AT91_REG     PIOA_CODR;     <span class="comment">// Clear Output Data Register</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    AT91_REG     PIOA_ODSR;     <span class="comment">// Output Data Status Register</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    AT91_REG     PIOA_PDSR;     <span class="comment">// Pin Data Status Register</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    AT91_REG     PIOA_IER;  <span class="comment">// Interrupt Enable Register</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    AT91_REG     PIOA_IDR;  <span class="comment">// Interrupt Disable Register</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    AT91_REG     PIOA_IMR;  <span class="comment">// Interrupt Mask Register</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    AT91_REG     PIOA_ISR;  <span class="comment">// Interrupt Status Register</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    AT91_REG     PIOA_MDER;     <span class="comment">// Multi-driver Enable Register</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    AT91_REG     PIOA_MDDR;     <span class="comment">// Multi-driver Disable Register</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    AT91_REG     PIOA_MDSR;     <span class="comment">// Multi-driver Status Register</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    AT91_REG     Reserved9[1];  <span class="comment">//</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    AT91_REG     PIOA_PPUDR;    <span class="comment">// Pull-up Disable Register</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    AT91_REG     PIOA_PPUER;    <span class="comment">// Pull-up Enable Register</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    AT91_REG     PIOA_PPUSR;    <span class="comment">// Pull-up Status Register</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    AT91_REG     Reserved10[1];     <span class="comment">//</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    AT91_REG     PIOA_ASR;  <span class="comment">// Select A Register</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    AT91_REG     PIOA_BSR;  <span class="comment">// Select B Register</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    AT91_REG     PIOA_ABSR;     <span class="comment">// AB Select Status Register</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    AT91_REG     Reserved11[9];     <span class="comment">//</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    AT91_REG     PIOA_OWER;     <span class="comment">// Output Write Enable Register</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    AT91_REG     PIOA_OWDR;     <span class="comment">// Output Write Disable Register</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    AT91_REG     PIOA_OWSR;     <span class="comment">// Output Write Status Register</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    AT91_REG     Reserved12[469];   <span class="comment">//</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    AT91_REG     PMC_SCER;  <span class="comment">// System Clock Enable Register</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    AT91_REG     PMC_SCDR;  <span class="comment">// System Clock Disable Register</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    AT91_REG     PMC_SCSR;  <span class="comment">// System Clock Status Register</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    AT91_REG     Reserved13[1];     <span class="comment">//</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    AT91_REG     PMC_PCER;  <span class="comment">// Peripheral Clock Enable Register</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    AT91_REG     PMC_PCDR;  <span class="comment">// Peripheral Clock Disable Register</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    AT91_REG     PMC_PCSR;  <span class="comment">// Peripheral Clock Status Register</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    AT91_REG     Reserved14[1];     <span class="comment">//</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    AT91_REG     PMC_MOR;   <span class="comment">// Main Oscillator Register</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    AT91_REG     PMC_MCFR;  <span class="comment">// Main Clock  Frequency Register</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    AT91_REG     Reserved15[1];     <span class="comment">//</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    AT91_REG     PMC_PLLR;  <span class="comment">// PLL Register</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    AT91_REG     PMC_MCKR;  <span class="comment">// Master Clock Register</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    AT91_REG     Reserved16[3];     <span class="comment">//</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    AT91_REG     PMC_PCKR[3];   <span class="comment">// Programmable Clock Register</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    AT91_REG     Reserved17[5];     <span class="comment">//</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    AT91_REG     PMC_IER;   <span class="comment">// Interrupt Enable Register</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    AT91_REG     PMC_IDR;   <span class="comment">// Interrupt Disable Register</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    AT91_REG     PMC_SR;    <span class="comment">// Status Register</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    AT91_REG     PMC_IMR;   <span class="comment">// Interrupt Mask Register</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    AT91_REG     Reserved18[36];    <span class="comment">//</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    AT91_REG     RSTC_RCR;  <span class="comment">// Reset Control Register</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    AT91_REG     RSTC_RSR;  <span class="comment">// Reset Status Register</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    AT91_REG     RSTC_RMR;  <span class="comment">// Reset Mode Register</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    AT91_REG     Reserved19[5];     <span class="comment">//</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    AT91_REG     RTTC_RTMR;     <span class="comment">// Real-time Mode Register</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    AT91_REG     RTTC_RTAR;     <span class="comment">// Real-time Alarm Register</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    AT91_REG     RTTC_RTVR;     <span class="comment">// Real-time Value Register</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    AT91_REG     RTTC_RTSR;     <span class="comment">// Real-time Status Register</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    AT91_REG     PITC_PIMR;     <span class="comment">// Period Interval Mode Register</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    AT91_REG     PITC_PISR;     <span class="comment">// Period Interval Status Register</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    AT91_REG     PITC_PIVR;     <span class="comment">// Period Interval Value Register</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    AT91_REG     PITC_PIIR;     <span class="comment">// Period Interval Image Register</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    AT91_REG     WDTC_WDCR;     <span class="comment">// Watchdog Control Register</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    AT91_REG     WDTC_WDMR;     <span class="comment">// Watchdog Mode Register</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    AT91_REG     WDTC_WDSR;     <span class="comment">// Watchdog Status Register</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    AT91_REG     Reserved20[5];     <span class="comment">//</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    AT91_REG     VREG_MR;   <span class="comment">// Voltage Regulator Mode Register</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;} <a class="code" href="struct__AT91S__SYS.html">AT91S_SYS</a>, *<a class="code" href="struct__AT91S__SYS.html">AT91PS_SYS</a>;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160; </div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160; </div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Advanced Interrupt Controller</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__AIC.html">_AT91S_AIC</a> {</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    AT91_REG     AIC_SMR[32];   <span class="comment">// Source Mode Register</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    AT91_REG     AIC_SVR[32];   <span class="comment">// Source Vector Register</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    AT91_REG     AIC_IVR;   <span class="comment">// IRQ Vector Register</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    AT91_REG     AIC_FVR;   <span class="comment">// FIQ Vector Register</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    AT91_REG     AIC_ISR;   <span class="comment">// Interrupt Status Register</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    AT91_REG     AIC_IPR;   <span class="comment">// Interrupt Pending Register</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    AT91_REG     AIC_IMR;   <span class="comment">// Interrupt Mask Register</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    AT91_REG     AIC_CISR;  <span class="comment">// Core Interrupt Status Register</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    AT91_REG     Reserved0[2];  <span class="comment">//</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    AT91_REG     AIC_IECR;  <span class="comment">// Interrupt Enable Command Register</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    AT91_REG     AIC_IDCR;  <span class="comment">// Interrupt Disable Command Register</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    AT91_REG     AIC_ICCR;  <span class="comment">// Interrupt Clear Command Register</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    AT91_REG     AIC_ISCR;  <span class="comment">// Interrupt Set Command Register</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    AT91_REG     AIC_EOICR;     <span class="comment">// End of Interrupt Command Register</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    AT91_REG     AIC_SPU;   <span class="comment">// Spurious Vector Register</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    AT91_REG     AIC_DCR;   <span class="comment">// Debug Control Register (Protect)</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    AT91_REG     Reserved1[1];  <span class="comment">//</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    AT91_REG     AIC_FFER;  <span class="comment">// Fast Forcing Enable Register</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    AT91_REG     AIC_FFDR;  <span class="comment">// Fast Forcing Disable Register</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    AT91_REG     AIC_FFSR;  <span class="comment">// Fast Forcing Status Register</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;} <a class="code" href="struct__AT91S__AIC.html">AT91S_AIC</a>, *<a class="code" href="struct__AT91S__AIC.html">AT91PS_AIC</a>;</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define AIC_SMR         (AT91_CAST(AT91_REG *)  0x00000000) // (AIC_SMR) Source Mode Register</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define AIC_SVR         (AT91_CAST(AT91_REG *)  0x00000080) // (AIC_SVR) Source Vector Register</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define AIC_IVR         (AT91_CAST(AT91_REG *)  0x00000100) // (AIC_IVR) IRQ Vector Register</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define AIC_FVR         (AT91_CAST(AT91_REG *)  0x00000104) // (AIC_FVR) FIQ Vector Register</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define AIC_ISR         (AT91_CAST(AT91_REG *)  0x00000108) // (AIC_ISR) Interrupt Status Register</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define AIC_IPR         (AT91_CAST(AT91_REG *)  0x0000010C) // (AIC_IPR) Interrupt Pending Register</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define AIC_IMR         (AT91_CAST(AT91_REG *)  0x00000110) // (AIC_IMR) Interrupt Mask Register</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define AIC_CISR        (AT91_CAST(AT91_REG *)  0x00000114) // (AIC_CISR) Core Interrupt Status Register</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define AIC_IECR        (AT91_CAST(AT91_REG *)  0x00000120) // (AIC_IECR) Interrupt Enable Command Register</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define AIC_IDCR        (AT91_CAST(AT91_REG *)  0x00000124) // (AIC_IDCR) Interrupt Disable Command Register</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define AIC_ICCR        (AT91_CAST(AT91_REG *)  0x00000128) // (AIC_ICCR) Interrupt Clear Command Register</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define AIC_ISCR        (AT91_CAST(AT91_REG *)  0x0000012C) // (AIC_ISCR) Interrupt Set Command Register</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define AIC_EOICR       (AT91_CAST(AT91_REG *)  0x00000130) // (AIC_EOICR) End of Interrupt Command Register</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define AIC_SPU         (AT91_CAST(AT91_REG *)  0x00000134) // (AIC_SPU) Spurious Vector Register</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define AIC_DCR         (AT91_CAST(AT91_REG *)  0x00000138) // (AIC_DCR) Debug Control Register (Protect)</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define AIC_FFER        (AT91_CAST(AT91_REG *)  0x00000140) // (AIC_FFER) Fast Forcing Enable Register</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define AIC_FFDR        (AT91_CAST(AT91_REG *)  0x00000144) // (AIC_FFDR) Fast Forcing Disable Register</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define AIC_FFSR        (AT91_CAST(AT91_REG *)  0x00000148) // (AIC_FFSR) Fast Forcing Status Register</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160; </div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">// -------- AIC_SMR : (AIC Offset: 0x0) Control Register --------</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define AT91C_AIC_PRIOR       (0x7 &lt;&lt;  0) // (AIC) Priority Level</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define     AT91C_AIC_PRIOR_LOWEST               (0x0) // (AIC) Lowest priority level</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define     AT91C_AIC_PRIOR_HIGHEST              (0x7) // (AIC) Highest priority level</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define AT91C_AIC_SRCTYPE     (0x3 &lt;&lt;  5) // (AIC) Interrupt Source Type</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define     AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL       (0x0 &lt;&lt;  5) // (AIC) Internal Sources Code Label High-level Sensitive</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define     AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL        (0x0 &lt;&lt;  5) // (AIC) External Sources Code Label Low-level Sensitive</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define     AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE    (0x1 &lt;&lt;  5) // (AIC) Internal Sources Code Label Positive Edge triggered</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define     AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE    (0x1 &lt;&lt;  5) // (AIC) External Sources Code Label Negative Edge triggered</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define     AT91C_AIC_SRCTYPE_HIGH_LEVEL           (0x2 &lt;&lt;  5) // (AIC) Internal Or External Sources Code Label High-level Sensitive</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define     AT91C_AIC_SRCTYPE_POSITIVE_EDGE        (0x3 &lt;&lt;  5) // (AIC) Internal Or External Sources Code Label Positive Edge triggered</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">// -------- AIC_CISR : (AIC Offset: 0x114) AIC Core Interrupt Status Register --------</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define AT91C_AIC_NFIQ        (0x1 &lt;&lt;  0) // (AIC) NFIQ Status</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define AT91C_AIC_NIRQ        (0x1 &lt;&lt;  1) // (AIC) NIRQ Status</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">// -------- AIC_DCR : (AIC Offset: 0x138) AIC Debug Control Register (Protect) --------</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define AT91C_AIC_DCR_PROT    (0x1 &lt;&lt;  0) // (AIC) Protection Mode</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define AT91C_AIC_DCR_GMSK    (0x1 &lt;&lt;  1) // (AIC) General Mask</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160; </div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Peripheral DMA Controller</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__PDC.html">_AT91S_PDC</a> {</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    AT91_REG     PDC_RPR;   <span class="comment">// Receive Pointer Register</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    AT91_REG     PDC_RCR;   <span class="comment">// Receive Counter Register</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    AT91_REG     PDC_TPR;   <span class="comment">// Transmit Pointer Register</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    AT91_REG     PDC_TCR;   <span class="comment">// Transmit Counter Register</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    AT91_REG     PDC_RNPR;  <span class="comment">// Receive Next Pointer Register</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    AT91_REG     PDC_RNCR;  <span class="comment">// Receive Next Counter Register</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    AT91_REG     PDC_TNPR;  <span class="comment">// Transmit Next Pointer Register</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    AT91_REG     PDC_TNCR;  <span class="comment">// Transmit Next Counter Register</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    AT91_REG     PDC_PTCR;  <span class="comment">// PDC Transfer Control Register</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    AT91_REG     PDC_PTSR;  <span class="comment">// PDC Transfer Status Register</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;} <a class="code" href="struct__AT91S__PDC.html">AT91S_PDC</a>, *<a class="code" href="struct__AT91S__PDC.html">AT91PS_PDC</a>;</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define PDC_RPR         (AT91_CAST(AT91_REG *)  0x00000000) // (PDC_RPR) Receive Pointer Register</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define PDC_RCR         (AT91_CAST(AT91_REG *)  0x00000004) // (PDC_RCR) Receive Counter Register</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define PDC_TPR         (AT91_CAST(AT91_REG *)  0x00000008) // (PDC_TPR) Transmit Pointer Register</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define PDC_TCR         (AT91_CAST(AT91_REG *)  0x0000000C) // (PDC_TCR) Transmit Counter Register</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define PDC_RNPR        (AT91_CAST(AT91_REG *)  0x00000010) // (PDC_RNPR) Receive Next Pointer Register</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define PDC_RNCR        (AT91_CAST(AT91_REG *)  0x00000014) // (PDC_RNCR) Receive Next Counter Register</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define PDC_TNPR        (AT91_CAST(AT91_REG *)  0x00000018) // (PDC_TNPR) Transmit Next Pointer Register</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define PDC_TNCR        (AT91_CAST(AT91_REG *)  0x0000001C) // (PDC_TNCR) Transmit Next Counter Register</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define PDC_PTCR        (AT91_CAST(AT91_REG *)  0x00000020) // (PDC_PTCR) PDC Transfer Control Register</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define PDC_PTSR        (AT91_CAST(AT91_REG *)  0x00000024) // (PDC_PTSR) PDC Transfer Status Register</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160; </div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">// -------- PDC_PTCR : (PDC Offset: 0x20) PDC Transfer Control Register --------</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define AT91C_PDC_RXTEN       (0x1 &lt;&lt;  0) // (PDC) Receiver Transfer Enable</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define AT91C_PDC_RXTDIS      (0x1 &lt;&lt;  1) // (PDC) Receiver Transfer Disable</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define AT91C_PDC_TXTEN       (0x1 &lt;&lt;  8) // (PDC) Transmitter Transfer Enable</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define AT91C_PDC_TXTDIS      (0x1 &lt;&lt;  9) // (PDC) Transmitter Transfer Disable</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">// -------- PDC_PTSR : (PDC Offset: 0x24) PDC Transfer Status Register --------</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160; </div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Debug Unit</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__DBGU.html">_AT91S_DBGU</a> {</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    AT91_REG     DBGU_CR;   <span class="comment">// Control Register</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    AT91_REG     DBGU_MR;   <span class="comment">// Mode Register</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    AT91_REG     DBGU_IER;  <span class="comment">// Interrupt Enable Register</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    AT91_REG     DBGU_IDR;  <span class="comment">// Interrupt Disable Register</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    AT91_REG     DBGU_IMR;  <span class="comment">// Interrupt Mask Register</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    AT91_REG     DBGU_CSR;  <span class="comment">// Channel Status Register</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    AT91_REG     DBGU_RHR;  <span class="comment">// Receiver Holding Register</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    AT91_REG     DBGU_THR;  <span class="comment">// Transmitter Holding Register</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    AT91_REG     DBGU_BRGR;     <span class="comment">// Baud Rate Generator Register</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    AT91_REG     Reserved0[7];  <span class="comment">//</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    AT91_REG     DBGU_CIDR;     <span class="comment">// Chip ID Register</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    AT91_REG     DBGU_EXID;     <span class="comment">// Chip ID Extension Register</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    AT91_REG     DBGU_FNTR;     <span class="comment">// Force NTRST Register</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    AT91_REG     Reserved1[45];     <span class="comment">//</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    AT91_REG     DBGU_RPR;  <span class="comment">// Receive Pointer Register</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    AT91_REG     DBGU_RCR;  <span class="comment">// Receive Counter Register</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    AT91_REG     DBGU_TPR;  <span class="comment">// Transmit Pointer Register</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    AT91_REG     DBGU_TCR;  <span class="comment">// Transmit Counter Register</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    AT91_REG     DBGU_RNPR;     <span class="comment">// Receive Next Pointer Register</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    AT91_REG     DBGU_RNCR;     <span class="comment">// Receive Next Counter Register</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    AT91_REG     DBGU_TNPR;     <span class="comment">// Transmit Next Pointer Register</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    AT91_REG     DBGU_TNCR;     <span class="comment">// Transmit Next Counter Register</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    AT91_REG     DBGU_PTCR;     <span class="comment">// PDC Transfer Control Register</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    AT91_REG     DBGU_PTSR;     <span class="comment">// PDC Transfer Status Register</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;} <a class="code" href="struct__AT91S__DBGU.html">AT91S_DBGU</a>, *<a class="code" href="struct__AT91S__DBGU.html">AT91PS_DBGU</a>;</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define DBGU_CR         (AT91_CAST(AT91_REG *)  0x00000000) // (DBGU_CR) Control Register</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define DBGU_MR         (AT91_CAST(AT91_REG *)  0x00000004) // (DBGU_MR) Mode Register</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define DBGU_IER        (AT91_CAST(AT91_REG *)  0x00000008) // (DBGU_IER) Interrupt Enable Register</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define DBGU_IDR        (AT91_CAST(AT91_REG *)  0x0000000C) // (DBGU_IDR) Interrupt Disable Register</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define DBGU_IMR        (AT91_CAST(AT91_REG *)  0x00000010) // (DBGU_IMR) Interrupt Mask Register</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define DBGU_CSR        (AT91_CAST(AT91_REG *)  0x00000014) // (DBGU_CSR) Channel Status Register</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define DBGU_RHR        (AT91_CAST(AT91_REG *)  0x00000018) // (DBGU_RHR) Receiver Holding Register</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define DBGU_THR        (AT91_CAST(AT91_REG *)  0x0000001C) // (DBGU_THR) Transmitter Holding Register</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define DBGU_BRGR       (AT91_CAST(AT91_REG *)  0x00000020) // (DBGU_BRGR) Baud Rate Generator Register</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define DBGU_CIDR       (AT91_CAST(AT91_REG *)  0x00000040) // (DBGU_CIDR) Chip ID Register</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define DBGU_EXID       (AT91_CAST(AT91_REG *)  0x00000044) // (DBGU_EXID) Chip ID Extension Register</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define DBGU_FNTR       (AT91_CAST(AT91_REG *)  0x00000048) // (DBGU_FNTR) Force NTRST Register</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160; </div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">// -------- DBGU_CR : (DBGU Offset: 0x0) Debug Unit Control Register --------</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define AT91C_US_RSTRX        (0x1 &lt;&lt;  2) // (DBGU) Reset Receiver</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define AT91C_US_RSTTX        (0x1 &lt;&lt;  3) // (DBGU) Reset Transmitter</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define AT91C_US_RXEN         (0x1 &lt;&lt;  4) // (DBGU) Receiver Enable</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define AT91C_US_RXDIS        (0x1 &lt;&lt;  5) // (DBGU) Receiver Disable</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define AT91C_US_TXEN         (0x1 &lt;&lt;  6) // (DBGU) Transmitter Enable</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define AT91C_US_TXDIS        (0x1 &lt;&lt;  7) // (DBGU) Transmitter Disable</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define AT91C_US_RSTSTA       (0x1 &lt;&lt;  8) // (DBGU) Reset Status Bits</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">// -------- DBGU_MR : (DBGU Offset: 0x4) Debug Unit Mode Register --------</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define AT91C_US_PAR          (0x7 &lt;&lt;  9) // (DBGU) Parity type</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define     AT91C_US_PAR_EVEN                 (0x0 &lt;&lt;  9) // (DBGU) Even Parity</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define     AT91C_US_PAR_ODD                  (0x1 &lt;&lt;  9) // (DBGU) Odd Parity</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define     AT91C_US_PAR_SPACE                (0x2 &lt;&lt;  9) // (DBGU) Parity forced to 0 (Space)</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define     AT91C_US_PAR_MARK                 (0x3 &lt;&lt;  9) // (DBGU) Parity forced to 1 (Mark)</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define     AT91C_US_PAR_NONE                 (0x4 &lt;&lt;  9) // (DBGU) No Parity</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define     AT91C_US_PAR_MULTI_DROP           (0x6 &lt;&lt;  9) // (DBGU) Multi-drop mode</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define AT91C_US_CHMODE       (0x3 &lt;&lt; 14) // (DBGU) Channel Mode</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define     AT91C_US_CHMODE_NORMAL               (0x0 &lt;&lt; 14) // (DBGU) Normal Mode: The USART channel operates as an RX/TX USART.</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define     AT91C_US_CHMODE_AUTO                 (0x1 &lt;&lt; 14) // (DBGU) Automatic Echo: Receiver Data Input is connected to the TXD pin.</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define     AT91C_US_CHMODE_LOCAL                (0x2 &lt;&lt; 14) // (DBGU) Local Loopback: Transmitter Output Signal is connected to Receiver Input Signal.</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define     AT91C_US_CHMODE_REMOTE               (0x3 &lt;&lt; 14) // (DBGU) Remote Loopback: RXD pin is internally connected to TXD pin.</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">// -------- DBGU_IER : (DBGU Offset: 0x8) Debug Unit Interrupt Enable Register --------</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define AT91C_US_RXRDY        (0x1 &lt;&lt;  0) // (DBGU) RXRDY Interrupt</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define AT91C_US_TXRDY        (0x1 &lt;&lt;  1) // (DBGU) TXRDY Interrupt</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define AT91C_US_ENDRX        (0x1 &lt;&lt;  3) // (DBGU) End of Receive Transfer Interrupt</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define AT91C_US_ENDTX        (0x1 &lt;&lt;  4) // (DBGU) End of Transmit Interrupt</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define AT91C_US_OVRE         (0x1 &lt;&lt;  5) // (DBGU) Overrun Interrupt</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define AT91C_US_FRAME        (0x1 &lt;&lt;  6) // (DBGU) Framing Error Interrupt</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define AT91C_US_PARE         (0x1 &lt;&lt;  7) // (DBGU) Parity Error Interrupt</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define AT91C_US_TXEMPTY      (0x1 &lt;&lt;  9) // (DBGU) TXEMPTY Interrupt</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define AT91C_US_TXBUFE       (0x1 &lt;&lt; 11) // (DBGU) TXBUFE Interrupt</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define AT91C_US_RXBUFF       (0x1 &lt;&lt; 12) // (DBGU) RXBUFF Interrupt</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define AT91C_US_COMM_TX      (0x1 &lt;&lt; 30) // (DBGU) COMM_TX Interrupt</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define AT91C_US_COMM_RX      (0x1 &lt;&lt; 31) // (DBGU) COMM_RX Interrupt</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">// -------- DBGU_IDR : (DBGU Offset: 0xc) Debug Unit Interrupt Disable Register --------</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">// -------- DBGU_IMR : (DBGU Offset: 0x10) Debug Unit Interrupt Mask Register --------</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">// -------- DBGU_CSR : (DBGU Offset: 0x14) Debug Unit Channel Status Register --------</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">// -------- DBGU_FNTR : (DBGU Offset: 0x48) Debug Unit FORCE_NTRST Register --------</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define AT91C_US_FORCE_NTRST  (0x1 &lt;&lt;  0) // (DBGU) Force NTRST in JTAG</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160; </div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Parallel Input Output Controler</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__PIO.html">_AT91S_PIO</a> {</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    AT91_REG     PIO_PER;   <span class="comment">// PIO Enable Register</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    AT91_REG     PIO_PDR;   <span class="comment">// PIO Disable Register</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;    AT91_REG     PIO_PSR;   <span class="comment">// PIO Status Register</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    AT91_REG     Reserved0[1];  <span class="comment">//</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    AT91_REG     PIO_OER;   <span class="comment">// Output Enable Register</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    AT91_REG     PIO_ODR;   <span class="comment">// Output Disable Registerr</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;    AT91_REG     PIO_OSR;   <span class="comment">// Output Status Register</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    AT91_REG     Reserved1[1];  <span class="comment">//</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    AT91_REG     PIO_IFER;  <span class="comment">// Input Filter Enable Register</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    AT91_REG     PIO_IFDR;  <span class="comment">// Input Filter Disable Register</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    AT91_REG     PIO_IFSR;  <span class="comment">// Input Filter Status Register</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    AT91_REG     Reserved2[1];  <span class="comment">//</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;    AT91_REG     PIO_SODR;  <span class="comment">// Set Output Data Register</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    AT91_REG     PIO_CODR;  <span class="comment">// Clear Output Data Register</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    AT91_REG     PIO_ODSR;  <span class="comment">// Output Data Status Register</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    AT91_REG     PIO_PDSR;  <span class="comment">// Pin Data Status Register</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    AT91_REG     PIO_IER;   <span class="comment">// Interrupt Enable Register</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    AT91_REG     PIO_IDR;   <span class="comment">// Interrupt Disable Register</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    AT91_REG     PIO_IMR;   <span class="comment">// Interrupt Mask Register</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    AT91_REG     PIO_ISR;   <span class="comment">// Interrupt Status Register</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    AT91_REG     PIO_MDER;  <span class="comment">// Multi-driver Enable Register</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    AT91_REG     PIO_MDDR;  <span class="comment">// Multi-driver Disable Register</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    AT91_REG     PIO_MDSR;  <span class="comment">// Multi-driver Status Register</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    AT91_REG     Reserved3[1];  <span class="comment">//</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    AT91_REG     PIO_PPUDR;     <span class="comment">// Pull-up Disable Register</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;    AT91_REG     PIO_PPUER;     <span class="comment">// Pull-up Enable Register</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    AT91_REG     PIO_PPUSR;     <span class="comment">// Pull-up Status Register</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    AT91_REG     Reserved4[1];  <span class="comment">//</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    AT91_REG     PIO_ASR;   <span class="comment">// Select A Register</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    AT91_REG     PIO_BSR;   <span class="comment">// Select B Register</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    AT91_REG     PIO_ABSR;  <span class="comment">// AB Select Status Register</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    AT91_REG     Reserved5[9];  <span class="comment">//</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    AT91_REG     PIO_OWER;  <span class="comment">// Output Write Enable Register</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    AT91_REG     PIO_OWDR;  <span class="comment">// Output Write Disable Register</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    AT91_REG     PIO_OWSR;  <span class="comment">// Output Write Status Register</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;} <a class="code" href="struct__AT91S__PIO.html">AT91S_PIO</a>, *<a class="code" href="struct__AT91S__PIO.html">AT91PS_PIO</a>;</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define PIO_PER         (AT91_CAST(AT91_REG *)  0x00000000) // (PIO_PER) PIO Enable Register</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define PIO_PDR         (AT91_CAST(AT91_REG *)  0x00000004) // (PIO_PDR) PIO Disable Register</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define PIO_PSR         (AT91_CAST(AT91_REG *)  0x00000008) // (PIO_PSR) PIO Status Register</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define PIO_OER         (AT91_CAST(AT91_REG *)  0x00000010) // (PIO_OER) Output Enable Register</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define PIO_ODR         (AT91_CAST(AT91_REG *)  0x00000014) // (PIO_ODR) Output Disable Registerr</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define PIO_OSR         (AT91_CAST(AT91_REG *)  0x00000018) // (PIO_OSR) Output Status Register</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#define PIO_IFER        (AT91_CAST(AT91_REG *)  0x00000020) // (PIO_IFER) Input Filter Enable Register</span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define PIO_IFDR        (AT91_CAST(AT91_REG *)  0x00000024) // (PIO_IFDR) Input Filter Disable Register</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#define PIO_IFSR        (AT91_CAST(AT91_REG *)  0x00000028) // (PIO_IFSR) Input Filter Status Register</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#define PIO_SODR        (AT91_CAST(AT91_REG *)  0x00000030) // (PIO_SODR) Set Output Data Register</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define PIO_CODR        (AT91_CAST(AT91_REG *)  0x00000034) // (PIO_CODR) Clear Output Data Register</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define PIO_ODSR        (AT91_CAST(AT91_REG *)  0x00000038) // (PIO_ODSR) Output Data Status Register</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#define PIO_PDSR        (AT91_CAST(AT91_REG *)  0x0000003C) // (PIO_PDSR) Pin Data Status Register</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define PIO_IER         (AT91_CAST(AT91_REG *)  0x00000040) // (PIO_IER) Interrupt Enable Register</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define PIO_IDR         (AT91_CAST(AT91_REG *)  0x00000044) // (PIO_IDR) Interrupt Disable Register</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define PIO_IMR         (AT91_CAST(AT91_REG *)  0x00000048) // (PIO_IMR) Interrupt Mask Register</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define PIO_ISR         (AT91_CAST(AT91_REG *)  0x0000004C) // (PIO_ISR) Interrupt Status Register</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#define PIO_MDER        (AT91_CAST(AT91_REG *)  0x00000050) // (PIO_MDER) Multi-driver Enable Register</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define PIO_MDDR        (AT91_CAST(AT91_REG *)  0x00000054) // (PIO_MDDR) Multi-driver Disable Register</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define PIO_MDSR        (AT91_CAST(AT91_REG *)  0x00000058) // (PIO_MDSR) Multi-driver Status Register</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define PIO_PPUDR       (AT91_CAST(AT91_REG *)  0x00000060) // (PIO_PPUDR) Pull-up Disable Register</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define PIO_PPUER       (AT91_CAST(AT91_REG *)  0x00000064) // (PIO_PPUER) Pull-up Enable Register</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define PIO_PPUSR       (AT91_CAST(AT91_REG *)  0x00000068) // (PIO_PPUSR) Pull-up Status Register</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define PIO_ASR         (AT91_CAST(AT91_REG *)  0x00000070) // (PIO_ASR) Select A Register</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#define PIO_BSR         (AT91_CAST(AT91_REG *)  0x00000074) // (PIO_BSR) Select B Register</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">#define PIO_ABSR        (AT91_CAST(AT91_REG *)  0x00000078) // (PIO_ABSR) AB Select Status Register</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define PIO_OWER        (AT91_CAST(AT91_REG *)  0x000000A0) // (PIO_OWER) Output Write Enable Register</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define PIO_OWDR        (AT91_CAST(AT91_REG *)  0x000000A4) // (PIO_OWDR) Output Write Disable Register</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define PIO_OWSR        (AT91_CAST(AT91_REG *)  0x000000A8) // (PIO_OWSR) Output Write Status Register</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160; </div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160; </div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Clock Generator Controler</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__CKGR.html">_AT91S_CKGR</a> {</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    AT91_REG     CKGR_MOR;  <span class="comment">// Main Oscillator Register</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    AT91_REG     CKGR_MCFR;     <span class="comment">// Main Clock  Frequency Register</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    AT91_REG     Reserved0[1];  <span class="comment">//</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;    AT91_REG     CKGR_PLLR;     <span class="comment">// PLL Register</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;} <a class="code" href="struct__AT91S__CKGR.html">AT91S_CKGR</a>, *<a class="code" href="struct__AT91S__CKGR.html">AT91PS_CKGR</a>;</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define CKGR_MOR        (AT91_CAST(AT91_REG *)  0x00000000) // (CKGR_MOR) Main Oscillator Register</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define CKGR_MCFR       (AT91_CAST(AT91_REG *)  0x00000004) // (CKGR_MCFR) Main Clock  Frequency Register</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define CKGR_PLLR       (AT91_CAST(AT91_REG *)  0x0000000C) // (CKGR_PLLR) PLL Register</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160; </div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">// -------- CKGR_MOR : (CKGR Offset: 0x0) Main Oscillator Register --------</span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define AT91C_CKGR_MOSCEN     (0x1 &lt;&lt;  0) // (CKGR) Main Oscillator Enable</span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#define AT91C_CKGR_OSCBYPASS  (0x1 &lt;&lt;  1) // (CKGR) Main Oscillator Bypass</span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define AT91C_CKGR_OSCOUNT    (0xFF &lt;&lt;  8) // (CKGR) Main Oscillator Start-up Time</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">// -------- CKGR_MCFR : (CKGR Offset: 0x4) Main Clock Frequency Register --------</span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#define AT91C_CKGR_MAINF      (0xFFFF &lt;&lt;  0) // (CKGR) Main Clock Frequency</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor">#define AT91C_CKGR_MAINRDY    (0x1 &lt;&lt; 16) // (CKGR) Main Clock Ready</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">// -------- CKGR_PLLR : (CKGR Offset: 0xc) PLL B Register --------</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">#define AT91C_CKGR_DIV        (0xFF &lt;&lt;  0) // (CKGR) Divider Selected</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#define     AT91C_CKGR_DIV_0                    (0x0) // (CKGR) Divider output is 0</span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#define     AT91C_CKGR_DIV_BYPASS               (0x1) // (CKGR) Divider is bypassed</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define AT91C_CKGR_PLLCOUNT   (0x3F &lt;&lt;  8) // (CKGR) PLL Counter</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#define AT91C_CKGR_OUT        (0x3 &lt;&lt; 14) // (CKGR) PLL Output Frequency Range</span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define     AT91C_CKGR_OUT_0                    (0x0 &lt;&lt; 14) // (CKGR) Please refer to the PLL datasheet</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define     AT91C_CKGR_OUT_1                    (0x1 &lt;&lt; 14) // (CKGR) Please refer to the PLL datasheet</span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define     AT91C_CKGR_OUT_2                    (0x2 &lt;&lt; 14) // (CKGR) Please refer to the PLL datasheet</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#define     AT91C_CKGR_OUT_3                    (0x3 &lt;&lt; 14) // (CKGR) Please refer to the PLL datasheet</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define AT91C_CKGR_MUL        (0x7FF &lt;&lt; 16) // (CKGR) PLL Multiplier</span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#define AT91C_CKGR_USBDIV     (0x3 &lt;&lt; 28) // (CKGR) Divider for USB Clocks</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define     AT91C_CKGR_USBDIV_0                    (0x0 &lt;&lt; 28) // (CKGR) Divider output is PLL clock output</span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define     AT91C_CKGR_USBDIV_1                    (0x1 &lt;&lt; 28) // (CKGR) Divider output is PLL clock output divided by 2</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#define     AT91C_CKGR_USBDIV_2                    (0x2 &lt;&lt; 28) // (CKGR) Divider output is PLL clock output divided by 4</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160; </div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Power Management Controler</span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__PMC.html">_AT91S_PMC</a> {</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    AT91_REG     PMC_SCER;  <span class="comment">// System Clock Enable Register</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;    AT91_REG     PMC_SCDR;  <span class="comment">// System Clock Disable Register</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;    AT91_REG     PMC_SCSR;  <span class="comment">// System Clock Status Register</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;    AT91_REG     Reserved0[1];  <span class="comment">//</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;    AT91_REG     PMC_PCER;  <span class="comment">// Peripheral Clock Enable Register</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;    AT91_REG     PMC_PCDR;  <span class="comment">// Peripheral Clock Disable Register</span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    AT91_REG     PMC_PCSR;  <span class="comment">// Peripheral Clock Status Register</span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    AT91_REG     Reserved1[1];  <span class="comment">//</span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;    AT91_REG     PMC_MOR;   <span class="comment">// Main Oscillator Register</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;    AT91_REG     PMC_MCFR;  <span class="comment">// Main Clock  Frequency Register</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    AT91_REG     Reserved2[1];  <span class="comment">//</span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    AT91_REG     PMC_PLLR;  <span class="comment">// PLL Register</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    AT91_REG     PMC_MCKR;  <span class="comment">// Master Clock Register</span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;    AT91_REG     Reserved3[3];  <span class="comment">//</span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;    AT91_REG     PMC_PCKR[3];   <span class="comment">// Programmable Clock Register</span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;    AT91_REG     Reserved4[5];  <span class="comment">//</span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    AT91_REG     PMC_IER;   <span class="comment">// Interrupt Enable Register</span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    AT91_REG     PMC_IDR;   <span class="comment">// Interrupt Disable Register</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;    AT91_REG     PMC_SR;    <span class="comment">// Status Register</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;    AT91_REG     PMC_IMR;   <span class="comment">// Interrupt Mask Register</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;} <a class="code" href="struct__AT91S__PMC.html">AT91S_PMC</a>, *<a class="code" href="struct__AT91S__PMC.html">AT91PS_PMC</a>;</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#define PMC_SCER        (AT91_CAST(AT91_REG *)  0x00000000) // (PMC_SCER) System Clock Enable Register</span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#define PMC_SCDR        (AT91_CAST(AT91_REG *)  0x00000004) // (PMC_SCDR) System Clock Disable Register</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">#define PMC_SCSR        (AT91_CAST(AT91_REG *)  0x00000008) // (PMC_SCSR) System Clock Status Register</span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#define PMC_PCER        (AT91_CAST(AT91_REG *)  0x00000010) // (PMC_PCER) Peripheral Clock Enable Register</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define PMC_PCDR        (AT91_CAST(AT91_REG *)  0x00000014) // (PMC_PCDR) Peripheral Clock Disable Register</span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define PMC_PCSR        (AT91_CAST(AT91_REG *)  0x00000018) // (PMC_PCSR) Peripheral Clock Status Register</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define PMC_MCKR        (AT91_CAST(AT91_REG *)  0x00000030) // (PMC_MCKR) Master Clock Register</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#define PMC_PCKR        (AT91_CAST(AT91_REG *)  0x00000040) // (PMC_PCKR) Programmable Clock Register</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">#define PMC_IER         (AT91_CAST(AT91_REG *)  0x00000060) // (PMC_IER) Interrupt Enable Register</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">#define PMC_IDR         (AT91_CAST(AT91_REG *)  0x00000064) // (PMC_IDR) Interrupt Disable Register</span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">#define PMC_SR          (AT91_CAST(AT91_REG *)  0x00000068) // (PMC_SR) Status Register</span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#define PMC_IMR         (AT91_CAST(AT91_REG *)  0x0000006C) // (PMC_IMR) Interrupt Mask Register</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160; </div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment">// -------- PMC_SCER : (PMC Offset: 0x0) System Clock Enable Register --------</span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#define AT91C_PMC_PCK         (0x1 &lt;&lt;  0) // (PMC) Processor Clock</span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#define AT91C_PMC_UDP         (0x1 &lt;&lt;  7) // (PMC) USB Device Port Clock</span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define AT91C_PMC_PCK0        (0x1 &lt;&lt;  8) // (PMC) Programmable Clock Output</span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">#define AT91C_PMC_PCK1        (0x1 &lt;&lt;  9) // (PMC) Programmable Clock Output</span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">#define AT91C_PMC_PCK2        (0x1 &lt;&lt; 10) // (PMC) Programmable Clock Output</span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment">// -------- PMC_SCDR : (PMC Offset: 0x4) System Clock Disable Register --------</span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment">// -------- PMC_SCSR : (PMC Offset: 0x8) System Clock Status Register --------</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment">// -------- CKGR_MOR : (PMC Offset: 0x20) Main Oscillator Register --------</span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">// -------- CKGR_MCFR : (PMC Offset: 0x24) Main Clock Frequency Register --------</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">// -------- CKGR_PLLR : (PMC Offset: 0x2c) PLL B Register --------</span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment">// -------- PMC_MCKR : (PMC Offset: 0x30) Master Clock Register --------</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#define AT91C_PMC_CSS         (0x3 &lt;&lt;  0) // (PMC) Programmable Clock Selection</span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor">#define     AT91C_PMC_CSS_SLOW_CLK             (0x0) // (PMC) Slow Clock is selected</span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#define     AT91C_PMC_CSS_MAIN_CLK             (0x1) // (PMC) Main Clock is selected</span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define     AT91C_PMC_CSS_PLL_CLK              (0x3) // (PMC) Clock from PLL is selected</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#define AT91C_PMC_PRES        (0x7 &lt;&lt;  2) // (PMC) Programmable Clock Prescaler</span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">#define     AT91C_PMC_PRES_CLK                  (0x0 &lt;&lt;  2) // (PMC) Selected clock</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">#define     AT91C_PMC_PRES_CLK_2                (0x1 &lt;&lt;  2) // (PMC) Selected clock divided by 2</span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#define     AT91C_PMC_PRES_CLK_4                (0x2 &lt;&lt;  2) // (PMC) Selected clock divided by 4</span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor">#define     AT91C_PMC_PRES_CLK_8                (0x3 &lt;&lt;  2) // (PMC) Selected clock divided by 8</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">#define     AT91C_PMC_PRES_CLK_16               (0x4 &lt;&lt;  2) // (PMC) Selected clock divided by 16</span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">#define     AT91C_PMC_PRES_CLK_32               (0x5 &lt;&lt;  2) // (PMC) Selected clock divided by 32</span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">#define     AT91C_PMC_PRES_CLK_64               (0x6 &lt;&lt;  2) // (PMC) Selected clock divided by 64</span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment">// -------- PMC_PCKR : (PMC Offset: 0x40) Programmable Clock Register --------</span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment">// -------- PMC_IER : (PMC Offset: 0x60) PMC Interrupt Enable Register --------</span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#define AT91C_PMC_MOSCS       (0x1 &lt;&lt;  0) // (PMC) MOSC Status/Enable/Disable/Mask</span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#define AT91C_PMC_LOCK        (0x1 &lt;&lt;  2) // (PMC) PLL Status/Enable/Disable/Mask</span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">#define AT91C_PMC_MCKRDY      (0x1 &lt;&lt;  3) // (PMC) MCK_RDY Status/Enable/Disable/Mask</span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">#define AT91C_PMC_PCK0RDY     (0x1 &lt;&lt;  8) // (PMC) PCK0_RDY Status/Enable/Disable/Mask</span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">#define AT91C_PMC_PCK1RDY     (0x1 &lt;&lt;  9) // (PMC) PCK1_RDY Status/Enable/Disable/Mask</span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#define AT91C_PMC_PCK2RDY     (0x1 &lt;&lt; 10) // (PMC) PCK2_RDY Status/Enable/Disable/Mask</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">// -------- PMC_IDR : (PMC Offset: 0x64) PMC Interrupt Disable Register --------</span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment">// -------- PMC_SR : (PMC Offset: 0x68) PMC Status Register --------</span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment">// -------- PMC_IMR : (PMC Offset: 0x6c) PMC Interrupt Mask Register --------</span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160; </div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Reset Controller Interface</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__RSTC.html">_AT91S_RSTC</a> {</div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;    AT91_REG     RSTC_RCR;  <span class="comment">// Reset Control Register</span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;    AT91_REG     RSTC_RSR;  <span class="comment">// Reset Status Register</span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;    AT91_REG     RSTC_RMR;  <span class="comment">// Reset Mode Register</span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;} <a class="code" href="struct__AT91S__RSTC.html">AT91S_RSTC</a>, *<a class="code" href="struct__AT91S__RSTC.html">AT91PS_RSTC</a>;</div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#define RSTC_RCR        (AT91_CAST(AT91_REG *)  0x00000000) // (RSTC_RCR) Reset Control Register</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">#define RSTC_RSR        (AT91_CAST(AT91_REG *)  0x00000004) // (RSTC_RSR) Reset Status Register</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">#define RSTC_RMR        (AT91_CAST(AT91_REG *)  0x00000008) // (RSTC_RMR) Reset Mode Register</span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160; </div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment">// -------- RSTC_RCR : (RSTC Offset: 0x0) Reset Control Register --------</span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define AT91C_RSTC_PROCRST    (0x1 &lt;&lt;  0) // (RSTC) Processor Reset</span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define AT91C_RSTC_PERRST     (0x1 &lt;&lt;  2) // (RSTC) Peripheral Reset</span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define AT91C_RSTC_EXTRST     (0x1 &lt;&lt;  3) // (RSTC) External Reset</span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#define AT91C_RSTC_KEY        (0xFF &lt;&lt; 24) // (RSTC) Password</span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment">// -------- RSTC_RSR : (RSTC Offset: 0x4) Reset Status Register --------</span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#define AT91C_RSTC_URSTS      (0x1 &lt;&lt;  0) // (RSTC) User Reset Status</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">#define AT91C_RSTC_BODSTS     (0x1 &lt;&lt;  1) // (RSTC) Brownout Detection Status</span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#define AT91C_RSTC_RSTTYP     (0x7 &lt;&lt;  8) // (RSTC) Reset Type</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#define     AT91C_RSTC_RSTTYP_POWERUP              (0x0 &lt;&lt;  8) // (RSTC) Power-up Reset. VDDCORE rising.</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#define     AT91C_RSTC_RSTTYP_WAKEUP               (0x1 &lt;&lt;  8) // (RSTC) WakeUp Reset. VDDCORE rising.</span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#define     AT91C_RSTC_RSTTYP_WATCHDOG             (0x2 &lt;&lt;  8) // (RSTC) Watchdog Reset. Watchdog overflow occured.</span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">#define     AT91C_RSTC_RSTTYP_SOFTWARE             (0x3 &lt;&lt;  8) // (RSTC) Software Reset. Processor reset required by the software.</span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#define     AT91C_RSTC_RSTTYP_USER                 (0x4 &lt;&lt;  8) // (RSTC) User Reset. NRST pin detected low.</span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#define     AT91C_RSTC_RSTTYP_BROWNOUT             (0x5 &lt;&lt;  8) // (RSTC) Brownout Reset occured.</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor">#define AT91C_RSTC_NRSTL      (0x1 &lt;&lt; 16) // (RSTC) NRST pin level</span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define AT91C_RSTC_SRCMP      (0x1 &lt;&lt; 17) // (RSTC) Software Reset Command in Progress.</span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment">// -------- RSTC_RMR : (RSTC Offset: 0x8) Reset Mode Register --------</span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor">#define AT91C_RSTC_URSTEN     (0x1 &lt;&lt;  0) // (RSTC) User Reset Enable</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">#define AT91C_RSTC_URSTIEN    (0x1 &lt;&lt;  4) // (RSTC) User Reset Interrupt Enable</span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#define AT91C_RSTC_ERSTL      (0xF &lt;&lt;  8) // (RSTC) User Reset Length</span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#define AT91C_RSTC_BODIEN     (0x1 &lt;&lt; 16) // (RSTC) Brownout Detection Interrupt Enable</span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160; </div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Real Time Timer Controller Interface</span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__RTTC.html">_AT91S_RTTC</a> {</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    AT91_REG     RTTC_RTMR;     <span class="comment">// Real-time Mode Register</span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;    AT91_REG     RTTC_RTAR;     <span class="comment">// Real-time Alarm Register</span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;    AT91_REG     RTTC_RTVR;     <span class="comment">// Real-time Value Register</span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;    AT91_REG     RTTC_RTSR;     <span class="comment">// Real-time Status Register</span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;} <a class="code" href="struct__AT91S__RTTC.html">AT91S_RTTC</a>, *<a class="code" href="struct__AT91S__RTTC.html">AT91PS_RTTC</a>;</div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define RTTC_RTMR       (AT91_CAST(AT91_REG *)  0x00000000) // (RTTC_RTMR) Real-time Mode Register</span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">#define RTTC_RTAR       (AT91_CAST(AT91_REG *)  0x00000004) // (RTTC_RTAR) Real-time Alarm Register</span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define RTTC_RTVR       (AT91_CAST(AT91_REG *)  0x00000008) // (RTTC_RTVR) Real-time Value Register</span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define RTTC_RTSR       (AT91_CAST(AT91_REG *)  0x0000000C) // (RTTC_RTSR) Real-time Status Register</span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160; </div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment">// -------- RTTC_RTMR : (RTTC Offset: 0x0) Real-time Mode Register --------</span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#define AT91C_RTTC_RTPRES     (0xFFFF &lt;&lt;  0) // (RTTC) Real-time Timer Prescaler Value</span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#define AT91C_RTTC_ALMIEN     (0x1 &lt;&lt; 16) // (RTTC) Alarm Interrupt Enable</span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#define AT91C_RTTC_RTTINCIEN  (0x1 &lt;&lt; 17) // (RTTC) Real Time Timer Increment Interrupt Enable</span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">#define AT91C_RTTC_RTTRST     (0x1 &lt;&lt; 18) // (RTTC) Real Time Timer Restart</span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="comment">// -------- RTTC_RTAR : (RTTC Offset: 0x4) Real-time Alarm Register --------</span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">#define AT91C_RTTC_ALMV       (0x0 &lt;&lt;  0) // (RTTC) Alarm Value</span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">// -------- RTTC_RTVR : (RTTC Offset: 0x8) Current Real-time Value Register --------</span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#define AT91C_RTTC_CRTV       (0x0 &lt;&lt;  0) // (RTTC) Current Real-time Value</span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment">// -------- RTTC_RTSR : (RTTC Offset: 0xc) Real-time Status Register --------</span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">#define AT91C_RTTC_ALMS       (0x1 &lt;&lt;  0) // (RTTC) Real-time Alarm Status</span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">#define AT91C_RTTC_RTTINC     (0x1 &lt;&lt;  1) // (RTTC) Real-time Timer Increment</span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160; </div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Periodic Interval Timer Controller Interface</span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__PITC.html">_AT91S_PITC</a> {</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;    AT91_REG     PITC_PIMR;     <span class="comment">// Period Interval Mode Register</span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;    AT91_REG     PITC_PISR;     <span class="comment">// Period Interval Status Register</span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    AT91_REG     PITC_PIVR;     <span class="comment">// Period Interval Value Register</span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    AT91_REG     PITC_PIIR;     <span class="comment">// Period Interval Image Register</span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;} <a class="code" href="struct__AT91S__PITC.html">AT91S_PITC</a>, *<a class="code" href="struct__AT91S__PITC.html">AT91PS_PITC</a>;</div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">#define PITC_PIMR       (AT91_CAST(AT91_REG *)  0x00000000) // (PITC_PIMR) Period Interval Mode Register</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">#define PITC_PISR       (AT91_CAST(AT91_REG *)  0x00000004) // (PITC_PISR) Period Interval Status Register</span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#define PITC_PIVR       (AT91_CAST(AT91_REG *)  0x00000008) // (PITC_PIVR) Period Interval Value Register</span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor">#define PITC_PIIR       (AT91_CAST(AT91_REG *)  0x0000000C) // (PITC_PIIR) Period Interval Image Register</span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160; </div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment">// -------- PITC_PIMR : (PITC Offset: 0x0) Periodic Interval Mode Register --------</span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">#define AT91C_PITC_PIV        (0xFFFFF &lt;&lt;  0) // (PITC) Periodic Interval Value</span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#define AT91C_PITC_PITEN      (0x1 &lt;&lt; 24) // (PITC) Periodic Interval Timer Enabled</span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">#define AT91C_PITC_PITIEN     (0x1 &lt;&lt; 25) // (PITC) Periodic Interval Timer Interrupt Enable</span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment">// -------- PITC_PISR : (PITC Offset: 0x4) Periodic Interval Status Register --------</span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#define AT91C_PITC_PITS       (0x1 &lt;&lt;  0) // (PITC) Periodic Interval Timer Status</span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment">// -------- PITC_PIVR : (PITC Offset: 0x8) Periodic Interval Value Register --------</span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">#define AT91C_PITC_CPIV       (0xFFFFF &lt;&lt;  0) // (PITC) Current Periodic Interval Value</span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">#define AT91C_PITC_PICNT      (0xFFF &lt;&lt; 20) // (PITC) Periodic Interval Counter</span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment">// -------- PITC_PIIR : (PITC Offset: 0xc) Periodic Interval Image Register --------</span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160; </div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Watchdog Timer Controller Interface</span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__WDTC.html">_AT91S_WDTC</a> {</div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;    AT91_REG     WDTC_WDCR;     <span class="comment">// Watchdog Control Register</span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;    AT91_REG     WDTC_WDMR;     <span class="comment">// Watchdog Mode Register</span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;    AT91_REG     WDTC_WDSR;     <span class="comment">// Watchdog Status Register</span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;} <a class="code" href="struct__AT91S__WDTC.html">AT91S_WDTC</a>, *<a class="code" href="struct__AT91S__WDTC.html">AT91PS_WDTC</a>;</div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor">#define WDTC_WDCR       (AT91_CAST(AT91_REG *)  0x00000000) // (WDTC_WDCR) Watchdog Control Register</span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">#define WDTC_WDMR       (AT91_CAST(AT91_REG *)  0x00000004) // (WDTC_WDMR) Watchdog Mode Register</span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">#define WDTC_WDSR       (AT91_CAST(AT91_REG *)  0x00000008) // (WDTC_WDSR) Watchdog Status Register</span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160; </div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="comment">// -------- WDTC_WDCR : (WDTC Offset: 0x0) Periodic Interval Image Register --------</span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">#define AT91C_WDTC_WDRSTT     (0x1 &lt;&lt;  0) // (WDTC) Watchdog Restart</span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">#define AT91C_WDTC_KEY        (0xFF &lt;&lt; 24) // (WDTC) Watchdog KEY Password</span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="comment">// -------- WDTC_WDMR : (WDTC Offset: 0x4) Watchdog Mode Register --------</span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">#define AT91C_WDTC_WDV        (0xFFF &lt;&lt;  0) // (WDTC) Watchdog Timer Restart</span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#define AT91C_WDTC_WDFIEN     (0x1 &lt;&lt; 12) // (WDTC) Watchdog Fault Interrupt Enable</span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">#define AT91C_WDTC_WDRSTEN    (0x1 &lt;&lt; 13) // (WDTC) Watchdog Reset Enable</span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">#define AT91C_WDTC_WDRPROC    (0x1 &lt;&lt; 14) // (WDTC) Watchdog Timer Restart</span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor">#define AT91C_WDTC_WDDIS      (0x1 &lt;&lt; 15) // (WDTC) Watchdog Disable</span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor">#define AT91C_WDTC_WDD        (0xFFF &lt;&lt; 16) // (WDTC) Watchdog Delta Value</span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">#define AT91C_WDTC_WDDBGHLT   (0x1 &lt;&lt; 28) // (WDTC) Watchdog Debug Halt</span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor">#define AT91C_WDTC_WDIDLEHLT  (0x1 &lt;&lt; 29) // (WDTC) Watchdog Idle Halt</span></div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment">// -------- WDTC_WDSR : (WDTC Offset: 0x8) Watchdog Status Register --------</span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#define AT91C_WDTC_WDUNF      (0x1 &lt;&lt;  0) // (WDTC) Watchdog Underflow</span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">#define AT91C_WDTC_WDERR      (0x1 &lt;&lt;  1) // (WDTC) Watchdog Error</span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160; </div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Voltage Regulator Mode Controller Interface</span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="struct__AT91S__VREG.html">  702</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__VREG.html">_AT91S_VREG</a> {</div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;    AT91_REG     VREG_MR;   <span class="comment">// Voltage Regulator Mode Register</span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;} <a class="code" href="struct__AT91S__VREG.html">AT91S_VREG</a>, *<a class="code" href="struct__AT91S__VREG.html">AT91PS_VREG</a>;</div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">#define VREG_MR         (AT91_CAST(AT91_REG *)  0x00000000) // (VREG_MR) Voltage Regulator Mode Register</span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160; </div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="comment">// -------- VREG_MR : (VREG Offset: 0x0) Voltage Regulator Mode Register --------</span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">#define AT91C_VREG_PSTDBY     (0x1 &lt;&lt;  0) // (VREG) Voltage Regulator Power Standby Mode</span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160; </div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Memory Controller Interface</span></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__MC.html">_AT91S_MC</a> {</div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;    AT91_REG     MC_RCR;    <span class="comment">// MC Remap Control Register</span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    AT91_REG     MC_ASR;    <span class="comment">// MC Abort Status Register</span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    AT91_REG     MC_AASR;   <span class="comment">// MC Abort Address Status Register</span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;    AT91_REG     Reserved0[21];     <span class="comment">//</span></div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;    AT91_REG     MC_FMR;    <span class="comment">// MC Flash Mode Register</span></div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;    AT91_REG     MC_FCR;    <span class="comment">// MC Flash Command Register</span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;    AT91_REG     MC_FSR;    <span class="comment">// MC Flash Status Register</span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;} <a class="code" href="struct__AT91S__MC.html">AT91S_MC</a>, *<a class="code" href="struct__AT91S__MC.html">AT91PS_MC</a>;</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor">#define MC_RCR          (AT91_CAST(AT91_REG *)  0x00000000) // (MC_RCR) MC Remap Control Register</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor">#define MC_ASR          (AT91_CAST(AT91_REG *)  0x00000004) // (MC_ASR) MC Abort Status Register</span></div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor">#define MC_AASR         (AT91_CAST(AT91_REG *)  0x00000008) // (MC_AASR) MC Abort Address Status Register</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#define MC_FMR          (AT91_CAST(AT91_REG *)  0x00000060) // (MC_FMR) MC Flash Mode Register</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">#define MC_FCR          (AT91_CAST(AT91_REG *)  0x00000064) // (MC_FCR) MC Flash Command Register</span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">#define MC_FSR          (AT91_CAST(AT91_REG *)  0x00000068) // (MC_FSR) MC Flash Status Register</span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160; </div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="comment">// -------- MC_RCR : (MC Offset: 0x0) MC Remap Control Register --------</span></div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#define AT91C_MC_RCB          (0x1 &lt;&lt;  0) // (MC) Remap Command Bit</span></div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="comment">// -------- MC_ASR : (MC Offset: 0x4) MC Abort Status Register --------</span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor">#define AT91C_MC_UNDADD       (0x1 &lt;&lt;  0) // (MC) Undefined Addess Abort Status</span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">#define AT91C_MC_MISADD       (0x1 &lt;&lt;  1) // (MC) Misaligned Addess Abort Status</span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">#define AT91C_MC_ABTSZ        (0x3 &lt;&lt;  8) // (MC) Abort Size Status</span></div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">#define     AT91C_MC_ABTSZ_BYTE                 (0x0 &lt;&lt;  8) // (MC) Byte</span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">#define     AT91C_MC_ABTSZ_HWORD                (0x1 &lt;&lt;  8) // (MC) Half-word</span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">#define     AT91C_MC_ABTSZ_WORD                 (0x2 &lt;&lt;  8) // (MC) Word</span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">#define AT91C_MC_ABTTYP       (0x3 &lt;&lt; 10) // (MC) Abort Type Status</span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor">#define     AT91C_MC_ABTTYP_DATAR                (0x0 &lt;&lt; 10) // (MC) Data Read</span></div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor">#define     AT91C_MC_ABTTYP_DATAW                (0x1 &lt;&lt; 10) // (MC) Data Write</span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor">#define     AT91C_MC_ABTTYP_FETCH                (0x2 &lt;&lt; 10) // (MC) Code Fetch</span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor">#define AT91C_MC_MST0         (0x1 &lt;&lt; 16) // (MC) Master 0 Abort Source</span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">#define AT91C_MC_MST1         (0x1 &lt;&lt; 17) // (MC) Master 1 Abort Source</span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">#define AT91C_MC_SVMST0       (0x1 &lt;&lt; 24) // (MC) Saved Master 0 Abort Source</span></div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">#define AT91C_MC_SVMST1       (0x1 &lt;&lt; 25) // (MC) Saved Master 1 Abort Source</span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="comment">// -------- MC_FMR : (MC Offset: 0x60) MC Flash Mode Register --------</span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">#define AT91C_MC_FRDY         (0x1 &lt;&lt;  0) // (MC) Flash Ready</span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKE        (0x1 &lt;&lt;  2) // (MC) Lock Error</span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor">#define AT91C_MC_PROGE        (0x1 &lt;&lt;  3) // (MC) Programming Error</span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">#define AT91C_MC_NEBP         (0x1 &lt;&lt;  7) // (MC) No Erase Before Programming</span></div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">#define AT91C_MC_FWS          (0x3 &lt;&lt;  8) // (MC) Flash Wait State</span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#define     AT91C_MC_FWS_0FWS                 (0x0 &lt;&lt;  8) // (MC) 1 cycle for Read, 2 for Write operations</span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">#define     AT91C_MC_FWS_1FWS                 (0x1 &lt;&lt;  8) // (MC) 2 cycles for Read, 3 for Write operations</span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">#define     AT91C_MC_FWS_2FWS                 (0x2 &lt;&lt;  8) // (MC) 3 cycles for Read, 4 for Write operations</span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">#define     AT91C_MC_FWS_3FWS                 (0x3 &lt;&lt;  8) // (MC) 4 cycles for Read, 4 for Write operations</span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">#define AT91C_MC_FMCN         (0xFF &lt;&lt; 16) // (MC) Flash Microsecond Cycle Number</span></div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="comment">// -------- MC_FCR : (MC Offset: 0x64) MC Flash Command Register --------</span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">#define AT91C_MC_FCMD         (0xF &lt;&lt;  0) // (MC) Flash Command</span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">#define     AT91C_MC_FCMD_START_PROG           (0x1) // (MC) Starts the programming of th epage specified by PAGEN.</span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">#define     AT91C_MC_FCMD_LOCK                 (0x2) // (MC) Starts a lock sequence of the sector defined by the bits 4 to 7 of the field PAGEN.</span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">#define     AT91C_MC_FCMD_PROG_AND_LOCK        (0x3) // (MC) The lock sequence automatically happens after the programming sequence is completed.</span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">#define     AT91C_MC_FCMD_UNLOCK               (0x4) // (MC) Starts an unlock sequence of the sector defined by the bits 4 to 7 of the field PAGEN.</span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#define     AT91C_MC_FCMD_ERASE_ALL            (0x8) // (MC) Starts the erase of the entire flash.If at least a page is locked, the command is cancelled.</span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">#define     AT91C_MC_FCMD_SET_GP_NVM           (0xB) // (MC) Set General Purpose NVM bits.</span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">#define     AT91C_MC_FCMD_CLR_GP_NVM           (0xD) // (MC) Clear General Purpose NVM bits.</span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#define     AT91C_MC_FCMD_SET_SECURITY         (0xF) // (MC) Set Security Bit.</span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define AT91C_MC_PAGEN        (0x3FF &lt;&lt;  8) // (MC) Page Number</span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor">#define AT91C_MC_KEY          (0xFF &lt;&lt; 24) // (MC) Writing Protect Key</span></div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="comment">// -------- MC_FSR : (MC Offset: 0x68) MC Flash Command Register --------</span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#define AT91C_MC_SECURITY     (0x1 &lt;&lt;  4) // (MC) Security Bit Status</span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">#define AT91C_MC_GPNVM0       (0x1 &lt;&lt;  8) // (MC) Sector 0 Lock Status</span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor">#define AT91C_MC_GPNVM1       (0x1 &lt;&lt;  9) // (MC) Sector 1 Lock Status</span></div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">#define AT91C_MC_GPNVM2       (0x1 &lt;&lt; 10) // (MC) Sector 2 Lock Status</span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">#define AT91C_MC_GPNVM3       (0x1 &lt;&lt; 11) // (MC) Sector 3 Lock Status</span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">#define AT91C_MC_GPNVM4       (0x1 &lt;&lt; 12) // (MC) Sector 4 Lock Status</span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">#define AT91C_MC_GPNVM5       (0x1 &lt;&lt; 13) // (MC) Sector 5 Lock Status</span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">#define AT91C_MC_GPNVM6       (0x1 &lt;&lt; 14) // (MC) Sector 6 Lock Status</span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor">#define AT91C_MC_GPNVM7       (0x1 &lt;&lt; 15) // (MC) Sector 7 Lock Status</span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS0       (0x1 &lt;&lt; 16) // (MC) Sector 0 Lock Status</span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS1       (0x1 &lt;&lt; 17) // (MC) Sector 1 Lock Status</span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS2       (0x1 &lt;&lt; 18) // (MC) Sector 2 Lock Status</span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS3       (0x1 &lt;&lt; 19) // (MC) Sector 3 Lock Status</span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS4       (0x1 &lt;&lt; 20) // (MC) Sector 4 Lock Status</span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS5       (0x1 &lt;&lt; 21) // (MC) Sector 5 Lock Status</span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS6       (0x1 &lt;&lt; 22) // (MC) Sector 6 Lock Status</span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS7       (0x1 &lt;&lt; 23) // (MC) Sector 7 Lock Status</span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS8       (0x1 &lt;&lt; 24) // (MC) Sector 8 Lock Status</span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS9       (0x1 &lt;&lt; 25) // (MC) Sector 9 Lock Status</span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS10      (0x1 &lt;&lt; 26) // (MC) Sector 10 Lock Status</span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS11      (0x1 &lt;&lt; 27) // (MC) Sector 11 Lock Status</span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS12      (0x1 &lt;&lt; 28) // (MC) Sector 12 Lock Status</span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS13      (0x1 &lt;&lt; 29) // (MC) Sector 13 Lock Status</span></div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS14      (0x1 &lt;&lt; 30) // (MC) Sector 14 Lock Status</span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS15      (0x1 &lt;&lt; 31) // (MC) Sector 15 Lock Status</span></div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160; </div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Serial Parallel Interface</span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__SPI.html">_AT91S_SPI</a> {</div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;    AT91_REG     SPI_CR;    <span class="comment">// Control Register</span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;    AT91_REG     SPI_MR;    <span class="comment">// Mode Register</span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;    AT91_REG     SPI_RDR;   <span class="comment">// Receive Data Register</span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;    AT91_REG     SPI_TDR;   <span class="comment">// Transmit Data Register</span></div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;    AT91_REG     SPI_SR;    <span class="comment">// Status Register</span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;    AT91_REG     SPI_IER;   <span class="comment">// Interrupt Enable Register</span></div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;    AT91_REG     SPI_IDR;   <span class="comment">// Interrupt Disable Register</span></div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;    AT91_REG     SPI_IMR;   <span class="comment">// Interrupt Mask Register</span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;    AT91_REG     Reserved0[4];  <span class="comment">//</span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;    AT91_REG     SPI_CSR[4];    <span class="comment">// Chip Select Register</span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;    AT91_REG     Reserved1[48];     <span class="comment">//</span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;    AT91_REG     SPI_RPR;   <span class="comment">// Receive Pointer Register</span></div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;    AT91_REG     SPI_RCR;   <span class="comment">// Receive Counter Register</span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;    AT91_REG     SPI_TPR;   <span class="comment">// Transmit Pointer Register</span></div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;    AT91_REG     SPI_TCR;   <span class="comment">// Transmit Counter Register</span></div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;    AT91_REG     SPI_RNPR;  <span class="comment">// Receive Next Pointer Register</span></div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;    AT91_REG     SPI_RNCR;  <span class="comment">// Receive Next Counter Register</span></div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;    AT91_REG     SPI_TNPR;  <span class="comment">// Transmit Next Pointer Register</span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;    AT91_REG     SPI_TNCR;  <span class="comment">// Transmit Next Counter Register</span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;    AT91_REG     SPI_PTCR;  <span class="comment">// PDC Transfer Control Register</span></div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;    AT91_REG     SPI_PTSR;  <span class="comment">// PDC Transfer Status Register</span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;} <a class="code" href="struct__AT91S__SPI.html">AT91S_SPI</a>, *<a class="code" href="struct__AT91S__SPI.html">AT91PS_SPI</a>;</div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor">#define SPI_CR          (AT91_CAST(AT91_REG *)  0x00000000) // (SPI_CR) Control Register</span></div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor">#define SPI_MR          (AT91_CAST(AT91_REG *)  0x00000004) // (SPI_MR) Mode Register</span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor">#define SPI_RDR         (AT91_CAST(AT91_REG *)  0x00000008) // (SPI_RDR) Receive Data Register</span></div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">#define SPI_TDR         (AT91_CAST(AT91_REG *)  0x0000000C) // (SPI_TDR) Transmit Data Register</span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor">#define SPI_SR          (AT91_CAST(AT91_REG *)  0x00000010) // (SPI_SR) Status Register</span></div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor">#define SPI_IER         (AT91_CAST(AT91_REG *)  0x00000014) // (SPI_IER) Interrupt Enable Register</span></div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor">#define SPI_IDR         (AT91_CAST(AT91_REG *)  0x00000018) // (SPI_IDR) Interrupt Disable Register</span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">#define SPI_IMR         (AT91_CAST(AT91_REG *)  0x0000001C) // (SPI_IMR) Interrupt Mask Register</span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor">#define SPI_CSR         (AT91_CAST(AT91_REG *)  0x00000030) // (SPI_CSR) Chip Select Register</span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160; </div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="comment">// -------- SPI_CR : (SPI Offset: 0x0) SPI Control Register --------</span></div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor">#define AT91C_SPI_SPIEN       (0x1 &lt;&lt;  0) // (SPI) SPI Enable</span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor">#define AT91C_SPI_SPIDIS      (0x1 &lt;&lt;  1) // (SPI) SPI Disable</span></div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor">#define AT91C_SPI_SWRST       (0x1 &lt;&lt;  7) // (SPI) SPI Software reset</span></div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor">#define AT91C_SPI_LASTXFER    (0x1 &lt;&lt; 24) // (SPI) SPI Last Transfer</span></div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="comment">// -------- SPI_MR : (SPI Offset: 0x4) SPI Mode Register --------</span></div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor">#define AT91C_SPI_MSTR        (0x1 &lt;&lt;  0) // (SPI) Master/Slave Mode</span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">#define AT91C_SPI_PS          (0x1 &lt;&lt;  1) // (SPI) Peripheral Select</span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">#define     AT91C_SPI_PS_FIXED                (0x0 &lt;&lt;  1) // (SPI) Fixed Peripheral Select</span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor">#define     AT91C_SPI_PS_VARIABLE             (0x1 &lt;&lt;  1) // (SPI) Variable Peripheral Select</span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">#define AT91C_SPI_PCSDEC      (0x1 &lt;&lt;  2) // (SPI) Chip Select Decode</span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">#define AT91C_SPI_FDIV        (0x1 &lt;&lt;  3) // (SPI) Clock Selection</span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor">#define AT91C_SPI_MODFDIS     (0x1 &lt;&lt;  4) // (SPI) Mode Fault Detection</span></div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor">#define AT91C_SPI_LLB         (0x1 &lt;&lt;  7) // (SPI) Clock Selection</span></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#define AT91C_SPI_PCS         (0xF &lt;&lt; 16) // (SPI) Peripheral Chip Select</span></div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor">#define AT91C_SPI_DLYBCS      (0xFF &lt;&lt; 24) // (SPI) Delay Between Chip Selects</span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="comment">// -------- SPI_RDR : (SPI Offset: 0x8) Receive Data Register --------</span></div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor">#define AT91C_SPI_RD          (0xFFFF &lt;&lt;  0) // (SPI) Receive Data</span></div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor">#define AT91C_SPI_RPCS        (0xF &lt;&lt; 16) // (SPI) Peripheral Chip Select Status</span></div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment">// -------- SPI_TDR : (SPI Offset: 0xc) Transmit Data Register --------</span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">#define AT91C_SPI_TD          (0xFFFF &lt;&lt;  0) // (SPI) Transmit Data</span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor">#define AT91C_SPI_TPCS        (0xF &lt;&lt; 16) // (SPI) Peripheral Chip Select Status</span></div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="comment">// -------- SPI_SR : (SPI Offset: 0x10) Status Register --------</span></div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor">#define AT91C_SPI_RDRF        (0x1 &lt;&lt;  0) // (SPI) Receive Data Register Full</span></div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor">#define AT91C_SPI_TDRE        (0x1 &lt;&lt;  1) // (SPI) Transmit Data Register Empty</span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor">#define AT91C_SPI_MODF        (0x1 &lt;&lt;  2) // (SPI) Mode Fault Error</span></div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor">#define AT91C_SPI_OVRES       (0x1 &lt;&lt;  3) // (SPI) Overrun Error Status</span></div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor">#define AT91C_SPI_ENDRX       (0x1 &lt;&lt;  4) // (SPI) End of Receiver Transfer</span></div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor">#define AT91C_SPI_ENDTX       (0x1 &lt;&lt;  5) // (SPI) End of Receiver Transfer</span></div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor">#define AT91C_SPI_RXBUFF      (0x1 &lt;&lt;  6) // (SPI) RXBUFF Interrupt</span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor">#define AT91C_SPI_TXBUFE      (0x1 &lt;&lt;  7) // (SPI) TXBUFE Interrupt</span></div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor">#define AT91C_SPI_NSSR        (0x1 &lt;&lt;  8) // (SPI) NSSR Interrupt</span></div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">#define AT91C_SPI_TXEMPTY     (0x1 &lt;&lt;  9) // (SPI) TXEMPTY Interrupt</span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">#define AT91C_SPI_SPIENS      (0x1 &lt;&lt; 16) // (SPI) Enable Status</span></div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="comment">// -------- SPI_IER : (SPI Offset: 0x14) Interrupt Enable Register --------</span></div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="comment">// -------- SPI_IDR : (SPI Offset: 0x18) Interrupt Disable Register --------</span></div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="comment">// -------- SPI_IMR : (SPI Offset: 0x1c) Interrupt Mask Register --------</span></div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="comment">// -------- SPI_CSR : (SPI Offset: 0x30) Chip Select Register --------</span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">#define AT91C_SPI_CPOL        (0x1 &lt;&lt;  0) // (SPI) Clock Polarity</span></div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">#define AT91C_SPI_NCPHA       (0x1 &lt;&lt;  1) // (SPI) Clock Phase</span></div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor">#define AT91C_SPI_CSAAT       (0x1 &lt;&lt;  3) // (SPI) Chip Select Active After Transfer</span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">#define AT91C_SPI_BITS        (0xF &lt;&lt;  4) // (SPI) Bits Per Transfer</span></div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor">#define     AT91C_SPI_BITS_8                    (0x0 &lt;&lt;  4) // (SPI) 8 Bits Per transfer</span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor">#define     AT91C_SPI_BITS_9                    (0x1 &lt;&lt;  4) // (SPI) 9 Bits Per transfer</span></div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">#define     AT91C_SPI_BITS_10                   (0x2 &lt;&lt;  4) // (SPI) 10 Bits Per transfer</span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor">#define     AT91C_SPI_BITS_11                   (0x3 &lt;&lt;  4) // (SPI) 11 Bits Per transfer</span></div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">#define     AT91C_SPI_BITS_12                   (0x4 &lt;&lt;  4) // (SPI) 12 Bits Per transfer</span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">#define     AT91C_SPI_BITS_13                   (0x5 &lt;&lt;  4) // (SPI) 13 Bits Per transfer</span></div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">#define     AT91C_SPI_BITS_14                   (0x6 &lt;&lt;  4) // (SPI) 14 Bits Per transfer</span></div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor">#define     AT91C_SPI_BITS_15                   (0x7 &lt;&lt;  4) // (SPI) 15 Bits Per transfer</span></div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">#define     AT91C_SPI_BITS_16                   (0x8 &lt;&lt;  4) // (SPI) 16 Bits Per transfer</span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor">#define AT91C_SPI_SCBR        (0xFF &lt;&lt;  8) // (SPI) Serial Clock Baud Rate</span></div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor">#define AT91C_SPI_DLYBS       (0xFF &lt;&lt; 16) // (SPI) Delay Before SPCK</span></div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor">#define AT91C_SPI_DLYBCT      (0xFF &lt;&lt; 24) // (SPI) Delay Between Consecutive Transfers</span></div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160; </div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Analog to Digital Convertor</span></div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__ADC.html">_AT91S_ADC</a> {</div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;    AT91_REG     ADC_CR;    <span class="comment">// ADC Control Register</span></div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;    AT91_REG     ADC_MR;    <span class="comment">// ADC Mode Register</span></div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;    AT91_REG     Reserved0[2];  <span class="comment">//</span></div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;    AT91_REG     ADC_CHER;  <span class="comment">// ADC Channel Enable Register</span></div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;    AT91_REG     ADC_CHDR;  <span class="comment">// ADC Channel Disable Register</span></div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;    AT91_REG     ADC_CHSR;  <span class="comment">// ADC Channel Status Register</span></div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;    AT91_REG     ADC_SR;    <span class="comment">// ADC Status Register</span></div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;    AT91_REG     ADC_LCDR;  <span class="comment">// ADC Last Converted Data Register</span></div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;    AT91_REG     ADC_IER;   <span class="comment">// ADC Interrupt Enable Register</span></div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;    AT91_REG     ADC_IDR;   <span class="comment">// ADC Interrupt Disable Register</span></div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;    AT91_REG     ADC_IMR;   <span class="comment">// ADC Interrupt Mask Register</span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;    AT91_REG     ADC_CDR0;  <span class="comment">// ADC Channel Data Register 0</span></div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;    AT91_REG     ADC_CDR1;  <span class="comment">// ADC Channel Data Register 1</span></div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;    AT91_REG     ADC_CDR2;  <span class="comment">// ADC Channel Data Register 2</span></div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;    AT91_REG     ADC_CDR3;  <span class="comment">// ADC Channel Data Register 3</span></div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;    AT91_REG     ADC_CDR4;  <span class="comment">// ADC Channel Data Register 4</span></div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;    AT91_REG     ADC_CDR5;  <span class="comment">// ADC Channel Data Register 5</span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;    AT91_REG     ADC_CDR6;  <span class="comment">// ADC Channel Data Register 6</span></div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;    AT91_REG     ADC_CDR7;  <span class="comment">// ADC Channel Data Register 7</span></div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;    AT91_REG     Reserved1[44];     <span class="comment">//</span></div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;    AT91_REG     ADC_RPR;   <span class="comment">// Receive Pointer Register</span></div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;    AT91_REG     ADC_RCR;   <span class="comment">// Receive Counter Register</span></div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;    AT91_REG     ADC_TPR;   <span class="comment">// Transmit Pointer Register</span></div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;    AT91_REG     ADC_TCR;   <span class="comment">// Transmit Counter Register</span></div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;    AT91_REG     ADC_RNPR;  <span class="comment">// Receive Next Pointer Register</span></div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;    AT91_REG     ADC_RNCR;  <span class="comment">// Receive Next Counter Register</span></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;    AT91_REG     ADC_TNPR;  <span class="comment">// Transmit Next Pointer Register</span></div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;    AT91_REG     ADC_TNCR;  <span class="comment">// Transmit Next Counter Register</span></div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;    AT91_REG     ADC_PTCR;  <span class="comment">// PDC Transfer Control Register</span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;    AT91_REG     ADC_PTSR;  <span class="comment">// PDC Transfer Status Register</span></div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;} <a class="code" href="struct__AT91S__ADC.html">AT91S_ADC</a>, *<a class="code" href="struct__AT91S__ADC.html">AT91PS_ADC</a>;</div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor">#define ADC_CR          (AT91_CAST(AT91_REG *)  0x00000000) // (ADC_CR) ADC Control Register</span></div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">#define ADC_MR          (AT91_CAST(AT91_REG *)  0x00000004) // (ADC_MR) ADC Mode Register</span></div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">#define ADC_CHER        (AT91_CAST(AT91_REG *)  0x00000010) // (ADC_CHER) ADC Channel Enable Register</span></div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor">#define ADC_CHDR        (AT91_CAST(AT91_REG *)  0x00000014) // (ADC_CHDR) ADC Channel Disable Register</span></div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor">#define ADC_CHSR        (AT91_CAST(AT91_REG *)  0x00000018) // (ADC_CHSR) ADC Channel Status Register</span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">#define ADC_SR          (AT91_CAST(AT91_REG *)  0x0000001C) // (ADC_SR) ADC Status Register</span></div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">#define ADC_LCDR        (AT91_CAST(AT91_REG *)  0x00000020) // (ADC_LCDR) ADC Last Converted Data Register</span></div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor">#define ADC_IER         (AT91_CAST(AT91_REG *)  0x00000024) // (ADC_IER) ADC Interrupt Enable Register</span></div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor">#define ADC_IDR         (AT91_CAST(AT91_REG *)  0x00000028) // (ADC_IDR) ADC Interrupt Disable Register</span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">#define ADC_IMR         (AT91_CAST(AT91_REG *)  0x0000002C) // (ADC_IMR) ADC Interrupt Mask Register</span></div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">#define ADC_CDR0        (AT91_CAST(AT91_REG *)  0x00000030) // (ADC_CDR0) ADC Channel Data Register 0</span></div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor">#define ADC_CDR1        (AT91_CAST(AT91_REG *)  0x00000034) // (ADC_CDR1) ADC Channel Data Register 1</span></div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">#define ADC_CDR2        (AT91_CAST(AT91_REG *)  0x00000038) // (ADC_CDR2) ADC Channel Data Register 2</span></div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor">#define ADC_CDR3        (AT91_CAST(AT91_REG *)  0x0000003C) // (ADC_CDR3) ADC Channel Data Register 3</span></div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">#define ADC_CDR4        (AT91_CAST(AT91_REG *)  0x00000040) // (ADC_CDR4) ADC Channel Data Register 4</span></div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">#define ADC_CDR5        (AT91_CAST(AT91_REG *)  0x00000044) // (ADC_CDR5) ADC Channel Data Register 5</span></div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor">#define ADC_CDR6        (AT91_CAST(AT91_REG *)  0x00000048) // (ADC_CDR6) ADC Channel Data Register 6</span></div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor">#define ADC_CDR7        (AT91_CAST(AT91_REG *)  0x0000004C) // (ADC_CDR7) ADC Channel Data Register 7</span></div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160; </div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="comment">// -------- ADC_CR : (ADC Offset: 0x0) ADC Control Register --------</span></div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor">#define AT91C_ADC_SWRST       (0x1 &lt;&lt;  0) // (ADC) Software Reset</span></div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">#define AT91C_ADC_START       (0x1 &lt;&lt;  1) // (ADC) Start Conversion</span></div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="comment">// -------- ADC_MR : (ADC Offset: 0x4) ADC Mode Register --------</span></div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor">#define AT91C_ADC_TRGEN       (0x1 &lt;&lt;  0) // (ADC) Trigger Enable</span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor">#define     AT91C_ADC_TRGEN_DIS                  (0x0) // (ADC) Hradware triggers are disabled. Starting a conversion is only possible by software</span></div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">#define     AT91C_ADC_TRGEN_EN                   (0x1) // (ADC) Hardware trigger selected by TRGSEL field is enabled.</span></div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor">#define AT91C_ADC_TRGSEL      (0x7 &lt;&lt;  1) // (ADC) Trigger Selection</span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">#define     AT91C_ADC_TRGSEL_TIOA0                (0x0 &lt;&lt;  1) // (ADC) Selected TRGSEL = TIAO0</span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">#define     AT91C_ADC_TRGSEL_TIOA1                (0x1 &lt;&lt;  1) // (ADC) Selected TRGSEL = TIAO1</span></div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor">#define     AT91C_ADC_TRGSEL_TIOA2                (0x2 &lt;&lt;  1) // (ADC) Selected TRGSEL = TIAO2</span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor">#define     AT91C_ADC_TRGSEL_TIOA3                (0x3 &lt;&lt;  1) // (ADC) Selected TRGSEL = TIAO3</span></div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">#define     AT91C_ADC_TRGSEL_TIOA4                (0x4 &lt;&lt;  1) // (ADC) Selected TRGSEL = TIAO4</span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor">#define     AT91C_ADC_TRGSEL_TIOA5                (0x5 &lt;&lt;  1) // (ADC) Selected TRGSEL = TIAO5</span></div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor">#define     AT91C_ADC_TRGSEL_EXT                  (0x6 &lt;&lt;  1) // (ADC) Selected TRGSEL = External Trigger</span></div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">#define AT91C_ADC_LOWRES      (0x1 &lt;&lt;  4) // (ADC) Resolution.</span></div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor">#define     AT91C_ADC_LOWRES_10_BIT               (0x0 &lt;&lt;  4) // (ADC) 10-bit resolution</span></div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">#define     AT91C_ADC_LOWRES_8_BIT                (0x1 &lt;&lt;  4) // (ADC) 8-bit resolution</span></div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor">#define AT91C_ADC_SLEEP       (0x1 &lt;&lt;  5) // (ADC) Sleep Mode</span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor">#define     AT91C_ADC_SLEEP_NORMAL_MODE          (0x0 &lt;&lt;  5) // (ADC) Normal Mode</span></div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor">#define     AT91C_ADC_SLEEP_MODE                 (0x1 &lt;&lt;  5) // (ADC) Sleep Mode</span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor">#define AT91C_ADC_PRESCAL     (0x3F &lt;&lt;  8) // (ADC) Prescaler rate selection</span></div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor">#define AT91C_ADC_STARTUP     (0x1F &lt;&lt; 16) // (ADC) Startup Time</span></div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor">#define AT91C_ADC_SHTIM       (0xF &lt;&lt; 24) // (ADC) Sample &amp; Hold Time</span></div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="comment">// --------     ADC_CHER : (ADC Offset: 0x10) ADC Channel Enable Register --------</span></div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor">#define AT91C_ADC_CH0         (0x1 &lt;&lt;  0) // (ADC) Channel 0</span></div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor">#define AT91C_ADC_CH1         (0x1 &lt;&lt;  1) // (ADC) Channel 1</span></div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor">#define AT91C_ADC_CH2         (0x1 &lt;&lt;  2) // (ADC) Channel 2</span></div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">#define AT91C_ADC_CH3         (0x1 &lt;&lt;  3) // (ADC) Channel 3</span></div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor">#define AT91C_ADC_CH4         (0x1 &lt;&lt;  4) // (ADC) Channel 4</span></div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor">#define AT91C_ADC_CH5         (0x1 &lt;&lt;  5) // (ADC) Channel 5</span></div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">#define AT91C_ADC_CH6         (0x1 &lt;&lt;  6) // (ADC) Channel 6</span></div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor">#define AT91C_ADC_CH7         (0x1 &lt;&lt;  7) // (ADC) Channel 7</span></div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="comment">// --------     ADC_CHDR : (ADC Offset: 0x14) ADC Channel Disable Register --------</span></div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="comment">// --------     ADC_CHSR : (ADC Offset: 0x18) ADC Channel Status Register --------</span></div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="comment">// -------- ADC_SR : (ADC Offset: 0x1c) ADC Status Register --------</span></div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">#define AT91C_ADC_EOC0        (0x1 &lt;&lt;  0) // (ADC) End of Conversion</span></div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor">#define AT91C_ADC_EOC1        (0x1 &lt;&lt;  1) // (ADC) End of Conversion</span></div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor">#define AT91C_ADC_EOC2        (0x1 &lt;&lt;  2) // (ADC) End of Conversion</span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">#define AT91C_ADC_EOC3        (0x1 &lt;&lt;  3) // (ADC) End of Conversion</span></div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">#define AT91C_ADC_EOC4        (0x1 &lt;&lt;  4) // (ADC) End of Conversion</span></div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor">#define AT91C_ADC_EOC5        (0x1 &lt;&lt;  5) // (ADC) End of Conversion</span></div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">#define AT91C_ADC_EOC6        (0x1 &lt;&lt;  6) // (ADC) End of Conversion</span></div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor">#define AT91C_ADC_EOC7        (0x1 &lt;&lt;  7) // (ADC) End of Conversion</span></div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">#define AT91C_ADC_OVRE0       (0x1 &lt;&lt;  8) // (ADC) Overrun Error</span></div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor">#define AT91C_ADC_OVRE1       (0x1 &lt;&lt;  9) // (ADC) Overrun Error</span></div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">#define AT91C_ADC_OVRE2       (0x1 &lt;&lt; 10) // (ADC) Overrun Error</span></div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor">#define AT91C_ADC_OVRE3       (0x1 &lt;&lt; 11) // (ADC) Overrun Error</span></div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">#define AT91C_ADC_OVRE4       (0x1 &lt;&lt; 12) // (ADC) Overrun Error</span></div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor">#define AT91C_ADC_OVRE5       (0x1 &lt;&lt; 13) // (ADC) Overrun Error</span></div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">#define AT91C_ADC_OVRE6       (0x1 &lt;&lt; 14) // (ADC) Overrun Error</span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">#define AT91C_ADC_OVRE7       (0x1 &lt;&lt; 15) // (ADC) Overrun Error</span></div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">#define AT91C_ADC_DRDY        (0x1 &lt;&lt; 16) // (ADC) Data Ready</span></div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor">#define AT91C_ADC_GOVRE       (0x1 &lt;&lt; 17) // (ADC) General Overrun</span></div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">#define AT91C_ADC_ENDRX       (0x1 &lt;&lt; 18) // (ADC) End of Receiver Transfer</span></div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor">#define AT91C_ADC_RXBUFF      (0x1 &lt;&lt; 19) // (ADC) RXBUFF Interrupt</span></div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="comment">// -------- ADC_LCDR : (ADC Offset: 0x20) ADC Last Converted Data Register --------</span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor">#define AT91C_ADC_LDATA       (0x3FF &lt;&lt;  0) // (ADC) Last Data Converted</span></div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="comment">// -------- ADC_IER : (ADC Offset: 0x24) ADC Interrupt Enable Register --------</span></div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="comment">// -------- ADC_IDR : (ADC Offset: 0x28) ADC Interrupt Disable Register --------</span></div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="comment">// -------- ADC_IMR : (ADC Offset: 0x2c) ADC Interrupt Mask Register --------</span></div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="comment">// -------- ADC_CDR0 : (ADC Offset: 0x30) ADC Channel Data Register 0 --------</span></div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor">#define AT91C_ADC_DATA        (0x3FF &lt;&lt;  0) // (ADC) Converted Data</span></div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="comment">// -------- ADC_CDR1 : (ADC Offset: 0x34) ADC Channel Data Register 1 --------</span></div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="comment">// -------- ADC_CDR2 : (ADC Offset: 0x38) ADC Channel Data Register 2 --------</span></div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="comment">// -------- ADC_CDR3 : (ADC Offset: 0x3c) ADC Channel Data Register 3 --------</span></div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="comment">// -------- ADC_CDR4 : (ADC Offset: 0x40) ADC Channel Data Register 4 --------</span></div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="comment">// -------- ADC_CDR5 : (ADC Offset: 0x44) ADC Channel Data Register 5 --------</span></div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="comment">// -------- ADC_CDR6 : (ADC Offset: 0x48) ADC Channel Data Register 6 --------</span></div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="comment">// -------- ADC_CDR7 : (ADC Offset: 0x4c) ADC Channel Data Register 7 --------</span></div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160; </div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Synchronous Serial Controller Interface</span></div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__SSC.html">_AT91S_SSC</a> {</div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;    AT91_REG     SSC_CR;    <span class="comment">// Control Register</span></div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;    AT91_REG     SSC_CMR;   <span class="comment">// Clock Mode Register</span></div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;    AT91_REG     Reserved0[2];  <span class="comment">//</span></div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;    AT91_REG     SSC_RCMR;  <span class="comment">// Receive Clock ModeRegister</span></div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;    AT91_REG     SSC_RFMR;  <span class="comment">// Receive Frame Mode Register</span></div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;    AT91_REG     SSC_TCMR;  <span class="comment">// Transmit Clock Mode Register</span></div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;    AT91_REG     SSC_TFMR;  <span class="comment">// Transmit Frame Mode Register</span></div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;    AT91_REG     SSC_RHR;   <span class="comment">// Receive Holding Register</span></div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;    AT91_REG     SSC_THR;   <span class="comment">// Transmit Holding Register</span></div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;    AT91_REG     Reserved1[2];  <span class="comment">//</span></div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;    AT91_REG     SSC_RSHR;  <span class="comment">// Receive Sync Holding Register</span></div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;    AT91_REG     SSC_TSHR;  <span class="comment">// Transmit Sync Holding Register</span></div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;    AT91_REG     Reserved2[2];  <span class="comment">//</span></div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;    AT91_REG     SSC_SR;    <span class="comment">// Status Register</span></div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;    AT91_REG     SSC_IER;   <span class="comment">// Interrupt Enable Register</span></div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;    AT91_REG     SSC_IDR;   <span class="comment">// Interrupt Disable Register</span></div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;    AT91_REG     SSC_IMR;   <span class="comment">// Interrupt Mask Register</span></div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;    AT91_REG     Reserved3[44];     <span class="comment">//</span></div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;    AT91_REG     SSC_RPR;   <span class="comment">// Receive Pointer Register</span></div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;    AT91_REG     SSC_RCR;   <span class="comment">// Receive Counter Register</span></div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;    AT91_REG     SSC_TPR;   <span class="comment">// Transmit Pointer Register</span></div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;    AT91_REG     SSC_TCR;   <span class="comment">// Transmit Counter Register</span></div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;    AT91_REG     SSC_RNPR;  <span class="comment">// Receive Next Pointer Register</span></div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;    AT91_REG     SSC_RNCR;  <span class="comment">// Receive Next Counter Register</span></div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;    AT91_REG     SSC_TNPR;  <span class="comment">// Transmit Next Pointer Register</span></div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;    AT91_REG     SSC_TNCR;  <span class="comment">// Transmit Next Counter Register</span></div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;    AT91_REG     SSC_PTCR;  <span class="comment">// PDC Transfer Control Register</span></div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;    AT91_REG     SSC_PTSR;  <span class="comment">// PDC Transfer Status Register</span></div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;} <a class="code" href="struct__AT91S__SSC.html">AT91S_SSC</a>, *<a class="code" href="struct__AT91S__SSC.html">AT91PS_SSC</a>;</div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor">#define SSC_CR          (AT91_CAST(AT91_REG *)  0x00000000) // (SSC_CR) Control Register</span></div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="preprocessor">#define SSC_CMR         (AT91_CAST(AT91_REG *)  0x00000004) // (SSC_CMR) Clock Mode Register</span></div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="preprocessor">#define SSC_RCMR        (AT91_CAST(AT91_REG *)  0x00000010) // (SSC_RCMR) Receive Clock ModeRegister</span></div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="preprocessor">#define SSC_RFMR        (AT91_CAST(AT91_REG *)  0x00000014) // (SSC_RFMR) Receive Frame Mode Register</span></div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor">#define SSC_TCMR        (AT91_CAST(AT91_REG *)  0x00000018) // (SSC_TCMR) Transmit Clock Mode Register</span></div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor">#define SSC_TFMR        (AT91_CAST(AT91_REG *)  0x0000001C) // (SSC_TFMR) Transmit Frame Mode Register</span></div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor">#define SSC_RHR         (AT91_CAST(AT91_REG *)  0x00000020) // (SSC_RHR) Receive Holding Register</span></div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor">#define SSC_THR         (AT91_CAST(AT91_REG *)  0x00000024) // (SSC_THR) Transmit Holding Register</span></div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor">#define SSC_RSHR        (AT91_CAST(AT91_REG *)  0x00000030) // (SSC_RSHR) Receive Sync Holding Register</span></div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="preprocessor">#define SSC_TSHR        (AT91_CAST(AT91_REG *)  0x00000034) // (SSC_TSHR) Transmit Sync Holding Register</span></div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor">#define SSC_SR          (AT91_CAST(AT91_REG *)  0x00000040) // (SSC_SR) Status Register</span></div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor">#define SSC_IER         (AT91_CAST(AT91_REG *)  0x00000044) // (SSC_IER) Interrupt Enable Register</span></div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor">#define SSC_IDR         (AT91_CAST(AT91_REG *)  0x00000048) // (SSC_IDR) Interrupt Disable Register</span></div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor">#define SSC_IMR         (AT91_CAST(AT91_REG *)  0x0000004C) // (SSC_IMR) Interrupt Mask Register</span></div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160; </div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="comment">// -------- SSC_CR : (SSC Offset: 0x0) SSC Control Register --------</span></div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor">#define AT91C_SSC_RXEN        (0x1 &lt;&lt;  0) // (SSC) Receive Enable</span></div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor">#define AT91C_SSC_RXDIS       (0x1 &lt;&lt;  1) // (SSC) Receive Disable</span></div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor">#define AT91C_SSC_TXEN        (0x1 &lt;&lt;  8) // (SSC) Transmit Enable</span></div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor">#define AT91C_SSC_TXDIS       (0x1 &lt;&lt;  9) // (SSC) Transmit Disable</span></div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="preprocessor">#define AT91C_SSC_SWRST       (0x1 &lt;&lt; 15) // (SSC) Software Reset</span></div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="comment">// -------- SSC_RCMR : (SSC Offset: 0x10) SSC Receive Clock Mode Register --------</span></div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor">#define AT91C_SSC_CKS         (0x3 &lt;&lt;  0) // (SSC) Receive/Transmit Clock Selection</span></div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="preprocessor">#define     AT91C_SSC_CKS_DIV                  (0x0) // (SSC) Divided Clock</span></div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor">#define     AT91C_SSC_CKS_TK                   (0x1) // (SSC) TK Clock signal</span></div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor">#define     AT91C_SSC_CKS_RK                   (0x2) // (SSC) RK pin</span></div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="preprocessor">#define AT91C_SSC_CKO         (0x7 &lt;&lt;  2) // (SSC) Receive/Transmit Clock Output Mode Selection</span></div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor">#define     AT91C_SSC_CKO_NONE                 (0x0 &lt;&lt;  2) // (SSC) Receive/Transmit Clock Output Mode: None RK pin: Input-only</span></div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor">#define     AT91C_SSC_CKO_CONTINOUS            (0x1 &lt;&lt;  2) // (SSC) Continuous Receive/Transmit Clock RK pin: Output</span></div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor">#define     AT91C_SSC_CKO_DATA_TX              (0x2 &lt;&lt;  2) // (SSC) Receive/Transmit Clock only during data transfers RK pin: Output</span></div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="preprocessor">#define AT91C_SSC_CKI         (0x1 &lt;&lt;  5) // (SSC) Receive/Transmit Clock Inversion</span></div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor">#define AT91C_SSC_START       (0xF &lt;&lt;  8) // (SSC) Receive/Transmit Start Selection</span></div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor">#define     AT91C_SSC_START_CONTINOUS            (0x0 &lt;&lt;  8) // (SSC) Continuous, as soon as the receiver is enabled, and immediately after the end of transfer of the previous data.</span></div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="preprocessor">#define     AT91C_SSC_START_TX                   (0x1 &lt;&lt;  8) // (SSC) Transmit/Receive start</span></div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor">#define     AT91C_SSC_START_LOW_RF               (0x2 &lt;&lt;  8) // (SSC) Detection of a low level on RF input</span></div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor">#define     AT91C_SSC_START_HIGH_RF              (0x3 &lt;&lt;  8) // (SSC) Detection of a high level on RF input</span></div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor">#define     AT91C_SSC_START_FALL_RF              (0x4 &lt;&lt;  8) // (SSC) Detection of a falling edge on RF input</span></div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="preprocessor">#define     AT91C_SSC_START_RISE_RF              (0x5 &lt;&lt;  8) // (SSC) Detection of a rising edge on RF input</span></div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="preprocessor">#define     AT91C_SSC_START_LEVEL_RF             (0x6 &lt;&lt;  8) // (SSC) Detection of any level change on RF input</span></div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor">#define     AT91C_SSC_START_EDGE_RF              (0x7 &lt;&lt;  8) // (SSC) Detection of any edge on RF input</span></div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor">#define     AT91C_SSC_START_0                    (0x8 &lt;&lt;  8) // (SSC) Compare 0</span></div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor">#define AT91C_SSC_STTDLY      (0xFF &lt;&lt; 16) // (SSC) Receive/Transmit Start Delay</span></div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor">#define AT91C_SSC_PERIOD      (0xFF &lt;&lt; 24) // (SSC) Receive/Transmit Period Divider Selection</span></div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="comment">// -------- SSC_RFMR : (SSC Offset: 0x14) SSC Receive Frame Mode Register --------</span></div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor">#define AT91C_SSC_DATLEN      (0x1F &lt;&lt;  0) // (SSC) Data Length</span></div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="preprocessor">#define AT91C_SSC_LOOP        (0x1 &lt;&lt;  5) // (SSC) Loop Mode</span></div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="preprocessor">#define AT91C_SSC_MSBF        (0x1 &lt;&lt;  7) // (SSC) Most Significant Bit First</span></div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="preprocessor">#define AT91C_SSC_DATNB       (0xF &lt;&lt;  8) // (SSC) Data Number per Frame</span></div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="preprocessor">#define AT91C_SSC_FSLEN       (0xF &lt;&lt; 16) // (SSC) Receive/Transmit Frame Sync length</span></div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor">#define AT91C_SSC_FSOS        (0x7 &lt;&lt; 20) // (SSC) Receive/Transmit Frame Sync Output Selection</span></div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="preprocessor">#define     AT91C_SSC_FSOS_NONE                 (0x0 &lt;&lt; 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: None RK pin Input-only</span></div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor">#define     AT91C_SSC_FSOS_NEGATIVE             (0x1 &lt;&lt; 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Negative Pulse</span></div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="preprocessor">#define     AT91C_SSC_FSOS_POSITIVE             (0x2 &lt;&lt; 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Positive Pulse</span></div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor">#define     AT91C_SSC_FSOS_LOW                  (0x3 &lt;&lt; 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Driver Low during data transfer</span></div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor">#define     AT91C_SSC_FSOS_HIGH                 (0x4 &lt;&lt; 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Driver High during data transfer</span></div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor">#define     AT91C_SSC_FSOS_TOGGLE               (0x5 &lt;&lt; 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Toggling at each start of data transfer</span></div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor">#define AT91C_SSC_FSEDGE      (0x1 &lt;&lt; 24) // (SSC) Frame Sync Edge Detection</span></div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="comment">// -------- SSC_TCMR : (SSC Offset: 0x18) SSC Transmit Clock Mode Register --------</span></div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="comment">// -------- SSC_TFMR : (SSC Offset: 0x1c) SSC Transmit Frame Mode Register --------</span></div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor">#define AT91C_SSC_DATDEF      (0x1 &lt;&lt;  5) // (SSC) Data Default Value</span></div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="preprocessor">#define AT91C_SSC_FSDEN       (0x1 &lt;&lt; 23) // (SSC) Frame Sync Data Enable</span></div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="comment">// -------- SSC_SR : (SSC Offset: 0x40) SSC Status Register --------</span></div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor">#define AT91C_SSC_TXRDY       (0x1 &lt;&lt;  0) // (SSC) Transmit Ready</span></div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor">#define AT91C_SSC_TXEMPTY     (0x1 &lt;&lt;  1) // (SSC) Transmit Empty</span></div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="preprocessor">#define AT91C_SSC_ENDTX       (0x1 &lt;&lt;  2) // (SSC) End Of Transmission</span></div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="preprocessor">#define AT91C_SSC_TXBUFE      (0x1 &lt;&lt;  3) // (SSC) Transmit Buffer Empty</span></div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="preprocessor">#define AT91C_SSC_RXRDY       (0x1 &lt;&lt;  4) // (SSC) Receive Ready</span></div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor">#define AT91C_SSC_OVRUN       (0x1 &lt;&lt;  5) // (SSC) Receive Overrun</span></div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="preprocessor">#define AT91C_SSC_ENDRX       (0x1 &lt;&lt;  6) // (SSC) End of Reception</span></div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor">#define AT91C_SSC_RXBUFF      (0x1 &lt;&lt;  7) // (SSC) Receive Buffer Full</span></div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor">#define AT91C_SSC_TXSYN       (0x1 &lt;&lt; 10) // (SSC) Transmit Sync</span></div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="preprocessor">#define AT91C_SSC_RXSYN       (0x1 &lt;&lt; 11) // (SSC) Receive Sync</span></div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="preprocessor">#define AT91C_SSC_TXENA       (0x1 &lt;&lt; 16) // (SSC) Transmit Enable</span></div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor">#define AT91C_SSC_RXENA       (0x1 &lt;&lt; 17) // (SSC) Receive Enable</span></div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="comment">// -------- SSC_IER : (SSC Offset: 0x44) SSC Interrupt Enable Register --------</span></div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="comment">// -------- SSC_IDR : (SSC Offset: 0x48) SSC Interrupt Disable Register --------</span></div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="comment">// -------- SSC_IMR : (SSC Offset: 0x4c) SSC Interrupt Mask Register --------</span></div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160; </div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Usart</span></div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__USART.html">_AT91S_USART</a> {</div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;    AT91_REG     US_CR;     <span class="comment">// Control Register</span></div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;    AT91_REG     US_MR;     <span class="comment">// Mode Register</span></div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;    AT91_REG     US_IER;    <span class="comment">// Interrupt Enable Register</span></div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;    AT91_REG     US_IDR;    <span class="comment">// Interrupt Disable Register</span></div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;    AT91_REG     US_IMR;    <span class="comment">// Interrupt Mask Register</span></div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;    AT91_REG     US_CSR;    <span class="comment">// Channel Status Register</span></div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;    AT91_REG     US_RHR;    <span class="comment">// Receiver Holding Register</span></div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;    AT91_REG     US_THR;    <span class="comment">// Transmitter Holding Register</span></div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;    AT91_REG     US_BRGR;   <span class="comment">// Baud Rate Generator Register</span></div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;    AT91_REG     US_RTOR;   <span class="comment">// Receiver Time-out Register</span></div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;    AT91_REG     US_TTGR;   <span class="comment">// Transmitter Time-guard Register</span></div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;    AT91_REG     Reserved0[5];  <span class="comment">//</span></div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;    AT91_REG     US_FIDI;   <span class="comment">// FI_DI_Ratio Register</span></div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;    AT91_REG     US_NER;    <span class="comment">// Nb Errors Register</span></div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;    AT91_REG     Reserved1[1];  <span class="comment">//</span></div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;    AT91_REG     US_IF;     <span class="comment">// IRDA_FILTER Register</span></div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;    AT91_REG     Reserved2[44];     <span class="comment">//</span></div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;    AT91_REG     US_RPR;    <span class="comment">// Receive Pointer Register</span></div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;    AT91_REG     US_RCR;    <span class="comment">// Receive Counter Register</span></div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;    AT91_REG     US_TPR;    <span class="comment">// Transmit Pointer Register</span></div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;    AT91_REG     US_TCR;    <span class="comment">// Transmit Counter Register</span></div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;    AT91_REG     US_RNPR;   <span class="comment">// Receive Next Pointer Register</span></div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;    AT91_REG     US_RNCR;   <span class="comment">// Receive Next Counter Register</span></div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;    AT91_REG     US_TNPR;   <span class="comment">// Transmit Next Pointer Register</span></div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;    AT91_REG     US_TNCR;   <span class="comment">// Transmit Next Counter Register</span></div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;    AT91_REG     US_PTCR;   <span class="comment">// PDC Transfer Control Register</span></div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;    AT91_REG     US_PTSR;   <span class="comment">// PDC Transfer Status Register</span></div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;} <a class="code" href="struct__AT91S__USART.html">AT91S_USART</a>, *<a class="code" href="struct__AT91S__USART.html">AT91PS_USART</a>;</div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="preprocessor">#define US_CR           (AT91_CAST(AT91_REG *)  0x00000000) // (US_CR) Control Register</span></div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor">#define US_MR           (AT91_CAST(AT91_REG *)  0x00000004) // (US_MR) Mode Register</span></div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="preprocessor">#define US_IER          (AT91_CAST(AT91_REG *)  0x00000008) // (US_IER) Interrupt Enable Register</span></div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor">#define US_IDR          (AT91_CAST(AT91_REG *)  0x0000000C) // (US_IDR) Interrupt Disable Register</span></div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="preprocessor">#define US_IMR          (AT91_CAST(AT91_REG *)  0x00000010) // (US_IMR) Interrupt Mask Register</span></div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="preprocessor">#define US_CSR          (AT91_CAST(AT91_REG *)  0x00000014) // (US_CSR) Channel Status Register</span></div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="preprocessor">#define US_RHR          (AT91_CAST(AT91_REG *)  0x00000018) // (US_RHR) Receiver Holding Register</span></div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="preprocessor">#define US_THR          (AT91_CAST(AT91_REG *)  0x0000001C) // (US_THR) Transmitter Holding Register</span></div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="preprocessor">#define US_BRGR         (AT91_CAST(AT91_REG *)  0x00000020) // (US_BRGR) Baud Rate Generator Register</span></div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="preprocessor">#define US_RTOR         (AT91_CAST(AT91_REG *)  0x00000024) // (US_RTOR) Receiver Time-out Register</span></div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="preprocessor">#define US_TTGR         (AT91_CAST(AT91_REG *)  0x00000028) // (US_TTGR) Transmitter Time-guard Register</span></div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="preprocessor">#define US_FIDI         (AT91_CAST(AT91_REG *)  0x00000040) // (US_FIDI) FI_DI_Ratio Register</span></div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="preprocessor">#define US_NER          (AT91_CAST(AT91_REG *)  0x00000044) // (US_NER) Nb Errors Register</span></div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="preprocessor">#define US_IF           (AT91_CAST(AT91_REG *)  0x0000004C) // (US_IF) IRDA_FILTER Register</span></div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160; </div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="comment">// -------- US_CR : (USART Offset: 0x0) Debug Unit Control Register --------</span></div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor">#define AT91C_US_STTBRK       (0x1 &lt;&lt;  9) // (USART) Start Break</span></div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="preprocessor">#define AT91C_US_STPBRK       (0x1 &lt;&lt; 10) // (USART) Stop Break</span></div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor">#define AT91C_US_STTTO        (0x1 &lt;&lt; 11) // (USART) Start Time-out</span></div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="preprocessor">#define AT91C_US_SENDA        (0x1 &lt;&lt; 12) // (USART) Send Address</span></div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="preprocessor">#define AT91C_US_RSTIT        (0x1 &lt;&lt; 13) // (USART) Reset Iterations</span></div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="preprocessor">#define AT91C_US_RSTNACK      (0x1 &lt;&lt; 14) // (USART) Reset Non Acknowledge</span></div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="preprocessor">#define AT91C_US_RETTO        (0x1 &lt;&lt; 15) // (USART) Rearm Time-out</span></div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="preprocessor">#define AT91C_US_DTREN        (0x1 &lt;&lt; 16) // (USART) Data Terminal ready Enable</span></div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="preprocessor">#define AT91C_US_DTRDIS       (0x1 &lt;&lt; 17) // (USART) Data Terminal ready Disable</span></div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="preprocessor">#define AT91C_US_RTSEN        (0x1 &lt;&lt; 18) // (USART) Request to Send enable</span></div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="preprocessor">#define AT91C_US_RTSDIS       (0x1 &lt;&lt; 19) // (USART) Request to Send Disable</span></div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="comment">// -------- US_MR : (USART Offset: 0x4) Debug Unit Mode Register --------</span></div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="preprocessor">#define AT91C_US_USMODE       (0xF &lt;&lt;  0) // (USART) Usart mode</span></div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="preprocessor">#define     AT91C_US_USMODE_NORMAL               (0x0) // (USART) Normal</span></div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="preprocessor">#define     AT91C_US_USMODE_RS485                (0x1) // (USART) RS485</span></div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="preprocessor">#define     AT91C_US_USMODE_HWHSH                (0x2) // (USART) Hardware Handshaking</span></div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="preprocessor">#define     AT91C_US_USMODE_MODEM                (0x3) // (USART) Modem</span></div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="preprocessor">#define     AT91C_US_USMODE_ISO7816_0            (0x4) // (USART) ISO7816 protocol: T = 0</span></div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="preprocessor">#define     AT91C_US_USMODE_ISO7816_1            (0x6) // (USART) ISO7816 protocol: T = 1</span></div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="preprocessor">#define     AT91C_US_USMODE_IRDA                 (0x8) // (USART) IrDA</span></div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="preprocessor">#define     AT91C_US_USMODE_SWHSH                (0xC) // (USART) Software Handshaking</span></div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="preprocessor">#define AT91C_US_CLKS         (0x3 &lt;&lt;  4) // (USART) Clock Selection (Baud Rate generator Input Clock</span></div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="preprocessor">#define     AT91C_US_CLKS_CLOCK                (0x0 &lt;&lt;  4) // (USART) Clock</span></div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="preprocessor">#define     AT91C_US_CLKS_FDIV1                (0x1 &lt;&lt;  4) // (USART) fdiv1</span></div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="preprocessor">#define     AT91C_US_CLKS_SLOW                 (0x2 &lt;&lt;  4) // (USART) slow_clock (ARM)</span></div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="preprocessor">#define     AT91C_US_CLKS_EXT                  (0x3 &lt;&lt;  4) // (USART) External (SCK)</span></div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="preprocessor">#define AT91C_US_CHRL         (0x3 &lt;&lt;  6) // (USART) Clock Selection (Baud Rate generator Input Clock</span></div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="preprocessor">#define     AT91C_US_CHRL_5_BITS               (0x0 &lt;&lt;  6) // (USART) Character Length: 5 bits</span></div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="preprocessor">#define     AT91C_US_CHRL_6_BITS               (0x1 &lt;&lt;  6) // (USART) Character Length: 6 bits</span></div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="preprocessor">#define     AT91C_US_CHRL_7_BITS               (0x2 &lt;&lt;  6) // (USART) Character Length: 7 bits</span></div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="preprocessor">#define     AT91C_US_CHRL_8_BITS               (0x3 &lt;&lt;  6) // (USART) Character Length: 8 bits</span></div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="preprocessor">#define AT91C_US_SYNC         (0x1 &lt;&lt;  8) // (USART) Synchronous Mode Select</span></div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="preprocessor">#define AT91C_US_NBSTOP       (0x3 &lt;&lt; 12) // (USART) Number of Stop bits</span></div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="preprocessor">#define     AT91C_US_NBSTOP_1_BIT                (0x0 &lt;&lt; 12) // (USART) 1 stop bit</span></div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor">#define     AT91C_US_NBSTOP_15_BIT               (0x1 &lt;&lt; 12) // (USART) Asynchronous (SYNC=0) 2 stop bits Synchronous (SYNC=1) 2 stop bits</span></div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="preprocessor">#define     AT91C_US_NBSTOP_2_BIT                (0x2 &lt;&lt; 12) // (USART) 2 stop bits</span></div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="preprocessor">#define AT91C_US_MSBF         (0x1 &lt;&lt; 16) // (USART) Bit Order</span></div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="preprocessor">#define AT91C_US_MODE9        (0x1 &lt;&lt; 17) // (USART) 9-bit Character length</span></div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="preprocessor">#define AT91C_US_CKLO         (0x1 &lt;&lt; 18) // (USART) Clock Output Select</span></div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="preprocessor">#define AT91C_US_OVER         (0x1 &lt;&lt; 19) // (USART) Over Sampling Mode</span></div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="preprocessor">#define AT91C_US_INACK        (0x1 &lt;&lt; 20) // (USART) Inhibit Non Acknowledge</span></div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="preprocessor">#define AT91C_US_DSNACK       (0x1 &lt;&lt; 21) // (USART) Disable Successive NACK</span></div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="preprocessor">#define AT91C_US_MAX_ITER     (0x1 &lt;&lt; 24) // (USART) Number of Repetitions</span></div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="preprocessor">#define AT91C_US_FILTER       (0x1 &lt;&lt; 28) // (USART) Receive Line Filter</span></div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="comment">// -------- US_IER : (USART Offset: 0x8) Debug Unit Interrupt Enable Register --------</span></div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="preprocessor">#define AT91C_US_RXBRK        (0x1 &lt;&lt;  2) // (USART) Break Received/End of Break</span></div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="preprocessor">#define AT91C_US_TIMEOUT      (0x1 &lt;&lt;  8) // (USART) Receiver Time-out</span></div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="preprocessor">#define AT91C_US_ITERATION    (0x1 &lt;&lt; 10) // (USART) Max number of Repetitions Reached</span></div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="preprocessor">#define AT91C_US_NACK         (0x1 &lt;&lt; 13) // (USART) Non Acknowledge</span></div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="preprocessor">#define AT91C_US_RIIC         (0x1 &lt;&lt; 16) // (USART) Ring INdicator Input Change Flag</span></div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">#define AT91C_US_DSRIC        (0x1 &lt;&lt; 17) // (USART) Data Set Ready Input Change Flag</span></div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="preprocessor">#define AT91C_US_DCDIC        (0x1 &lt;&lt; 18) // (USART) Data Carrier Flag</span></div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="preprocessor">#define AT91C_US_CTSIC        (0x1 &lt;&lt; 19) // (USART) Clear To Send Input Change Flag</span></div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="comment">// -------- US_IDR : (USART Offset: 0xc) Debug Unit Interrupt Disable Register --------</span></div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="comment">// -------- US_IMR : (USART Offset: 0x10) Debug Unit Interrupt Mask Register --------</span></div>
<div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="comment">// -------- US_CSR : (USART Offset: 0x14) Debug Unit Channel Status Register --------</span></div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="preprocessor">#define AT91C_US_RI           (0x1 &lt;&lt; 20) // (USART) Image of RI Input</span></div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="preprocessor">#define AT91C_US_DSR          (0x1 &lt;&lt; 21) // (USART) Image of DSR Input</span></div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor">#define AT91C_US_DCD          (0x1 &lt;&lt; 22) // (USART) Image of DCD Input</span></div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="preprocessor">#define AT91C_US_CTS          (0x1 &lt;&lt; 23) // (USART) Image of CTS Input</span></div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160; </div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Two-wire Interface</span></div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__TWI.html">_AT91S_TWI</a> {</div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;    AT91_REG     TWI_CR;    <span class="comment">// Control Register</span></div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;    AT91_REG     TWI_MMR;   <span class="comment">// Master Mode Register</span></div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;    AT91_REG     Reserved0[1];  <span class="comment">//</span></div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;    AT91_REG     TWI_IADR;  <span class="comment">// Internal Address Register</span></div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;    AT91_REG     TWI_CWGR;  <span class="comment">// Clock Waveform Generator Register</span></div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;    AT91_REG     Reserved1[3];  <span class="comment">//</span></div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;    AT91_REG     TWI_SR;    <span class="comment">// Status Register</span></div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;    AT91_REG     TWI_IER;   <span class="comment">// Interrupt Enable Register</span></div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;    AT91_REG     TWI_IDR;   <span class="comment">// Interrupt Disable Register</span></div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;    AT91_REG     TWI_IMR;   <span class="comment">// Interrupt Mask Register</span></div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;    AT91_REG     TWI_RHR;   <span class="comment">// Receive Holding Register</span></div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;    AT91_REG     TWI_THR;   <span class="comment">// Transmit Holding Register</span></div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;    AT91_REG     Reserved2[50];     <span class="comment">//</span></div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;    AT91_REG     TWI_RPR;   <span class="comment">// Receive Pointer Register</span></div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;    AT91_REG     TWI_RCR;   <span class="comment">// Receive Counter Register</span></div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;    AT91_REG     TWI_TPR;   <span class="comment">// Transmit Pointer Register</span></div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;    AT91_REG     TWI_TCR;   <span class="comment">// Transmit Counter Register</span></div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;    AT91_REG     TWI_RNPR;  <span class="comment">// Receive Next Pointer Register</span></div>
<div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;    AT91_REG     TWI_RNCR;  <span class="comment">// Receive Next Counter Register</span></div>
<div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;    AT91_REG     TWI_TNPR;  <span class="comment">// Transmit Next Pointer Register</span></div>
<div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;    AT91_REG     TWI_TNCR;  <span class="comment">// Transmit Next Counter Register</span></div>
<div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;    AT91_REG     TWI_PTCR;  <span class="comment">// PDC Transfer Control Register</span></div>
<div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;    AT91_REG     TWI_PTSR;  <span class="comment">// PDC Transfer Status Register</span></div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;} <a class="code" href="struct__AT91S__TWI.html">AT91S_TWI</a>, *<a class="code" href="struct__AT91S__TWI.html">AT91PS_TWI</a>;</div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="preprocessor">#define TWI_CR          (AT91_CAST(AT91_REG *)  0x00000000) // (TWI_CR) Control Register</span></div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="preprocessor">#define TWI_MMR         (AT91_CAST(AT91_REG *)  0x00000004) // (TWI_MMR) Master Mode Register</span></div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="preprocessor">#define TWI_IADR        (AT91_CAST(AT91_REG *)  0x0000000C) // (TWI_IADR) Internal Address Register</span></div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="preprocessor">#define TWI_CWGR        (AT91_CAST(AT91_REG *)  0x00000010) // (TWI_CWGR) Clock Waveform Generator Register</span></div>
<div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="preprocessor">#define TWI_SR          (AT91_CAST(AT91_REG *)  0x00000020) // (TWI_SR) Status Register</span></div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="preprocessor">#define TWI_IER         (AT91_CAST(AT91_REG *)  0x00000024) // (TWI_IER) Interrupt Enable Register</span></div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="preprocessor">#define TWI_IDR         (AT91_CAST(AT91_REG *)  0x00000028) // (TWI_IDR) Interrupt Disable Register</span></div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="preprocessor">#define TWI_IMR         (AT91_CAST(AT91_REG *)  0x0000002C) // (TWI_IMR) Interrupt Mask Register</span></div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="preprocessor">#define TWI_RHR         (AT91_CAST(AT91_REG *)  0x00000030) // (TWI_RHR) Receive Holding Register</span></div>
<div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="preprocessor">#define TWI_THR         (AT91_CAST(AT91_REG *)  0x00000034) // (TWI_THR) Transmit Holding Register</span></div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160; </div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="comment">// -------- TWI_CR : (TWI Offset: 0x0) TWI Control Register --------</span></div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="preprocessor">#define AT91C_TWI_START       (0x1 &lt;&lt;  0) // (TWI) Send a START Condition</span></div>
<div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="preprocessor">#define AT91C_TWI_STOP        (0x1 &lt;&lt;  1) // (TWI) Send a STOP Condition</span></div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="preprocessor">#define AT91C_TWI_MSEN        (0x1 &lt;&lt;  2) // (TWI) TWI Master Transfer Enabled</span></div>
<div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="preprocessor">#define AT91C_TWI_MSDIS       (0x1 &lt;&lt;  3) // (TWI) TWI Master Transfer Disabled</span></div>
<div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="preprocessor">#define AT91C_TWI_SWRST       (0x1 &lt;&lt;  7) // (TWI) Software Reset</span></div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="comment">// -------- TWI_MMR : (TWI Offset: 0x4) TWI Master Mode Register --------</span></div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="preprocessor">#define AT91C_TWI_IADRSZ      (0x3 &lt;&lt;  8) // (TWI) Internal Device Address Size</span></div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="preprocessor">#define     AT91C_TWI_IADRSZ_NO                   (0x0 &lt;&lt;  8) // (TWI) No internal device address</span></div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="preprocessor">#define     AT91C_TWI_IADRSZ_1_BYTE               (0x1 &lt;&lt;  8) // (TWI) One-byte internal device address</span></div>
<div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="preprocessor">#define     AT91C_TWI_IADRSZ_2_BYTE               (0x2 &lt;&lt;  8) // (TWI) Two-byte internal device address</span></div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="preprocessor">#define     AT91C_TWI_IADRSZ_3_BYTE               (0x3 &lt;&lt;  8) // (TWI) Three-byte internal device address</span></div>
<div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="preprocessor">#define AT91C_TWI_MREAD       (0x1 &lt;&lt; 12) // (TWI) Master Read Direction</span></div>
<div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="preprocessor">#define AT91C_TWI_DADR        (0x7F &lt;&lt; 16) // (TWI) Device Address</span></div>
<div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="comment">// -------- TWI_CWGR : (TWI Offset: 0x10) TWI Clock Waveform Generator Register --------</span></div>
<div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="preprocessor">#define AT91C_TWI_CLDIV       (0xFF &lt;&lt;  0) // (TWI) Clock Low Divider</span></div>
<div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="preprocessor">#define AT91C_TWI_CHDIV       (0xFF &lt;&lt;  8) // (TWI) Clock High Divider</span></div>
<div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="preprocessor">#define AT91C_TWI_CKDIV       (0x7 &lt;&lt; 16) // (TWI) Clock Divider</span></div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="comment">// -------- TWI_SR : (TWI Offset: 0x20) TWI Status Register --------</span></div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="preprocessor">#define AT91C_TWI_TXCOMP      (0x1 &lt;&lt;  0) // (TWI) Transmission Completed</span></div>
<div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="preprocessor">#define AT91C_TWI_RXRDY       (0x1 &lt;&lt;  1) // (TWI) Receive holding register ReaDY</span></div>
<div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="preprocessor">#define AT91C_TWI_TXRDY       (0x1 &lt;&lt;  2) // (TWI) Transmit holding register ReaDY</span></div>
<div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="preprocessor">#define AT91C_TWI_OVRE        (0x1 &lt;&lt;  6) // (TWI) Overrun Error</span></div>
<div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="preprocessor">#define AT91C_TWI_UNRE        (0x1 &lt;&lt;  7) // (TWI) Underrun Error</span></div>
<div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="preprocessor">#define AT91C_TWI_NACK        (0x1 &lt;&lt;  8) // (TWI) Not Acknowledged</span></div>
<div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="preprocessor">#define AT91C_TWI_ENDRX       (0x1 &lt;&lt; 12) // (TWI)</span></div>
<div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="preprocessor">#define AT91C_TWI_ENDTX       (0x1 &lt;&lt; 13) // (TWI)</span></div>
<div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="preprocessor">#define AT91C_TWI_RXBUFF      (0x1 &lt;&lt; 14) // (TWI)</span></div>
<div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="preprocessor">#define AT91C_TWI_TXBUFE      (0x1 &lt;&lt; 15) // (TWI)</span></div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="comment">// -------- TWI_IER : (TWI Offset: 0x24) TWI Interrupt Enable Register --------</span></div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="comment">// -------- TWI_IDR : (TWI Offset: 0x28) TWI Interrupt Disable Register --------</span></div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="comment">// -------- TWI_IMR : (TWI Offset: 0x2c) TWI Interrupt Mask Register --------</span></div>
<div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160; </div>
<div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Timer Counter Channel Interface</span></div>
<div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__TC.html">_AT91S_TC</a> {</div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;    AT91_REG     TC_CCR;    <span class="comment">// Channel Control Register</span></div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;    AT91_REG     TC_CMR;    <span class="comment">// Channel Mode Register (Capture Mode / Waveform Mode)</span></div>
<div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;    AT91_REG     Reserved0[2];  <span class="comment">//</span></div>
<div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;    AT91_REG     TC_CV;     <span class="comment">// Counter Value</span></div>
<div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;    AT91_REG     TC_RA;     <span class="comment">// Register A</span></div>
<div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;    AT91_REG     TC_RB;     <span class="comment">// Register B</span></div>
<div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;    AT91_REG     TC_RC;     <span class="comment">// Register C</span></div>
<div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;    AT91_REG     TC_SR;     <span class="comment">// Status Register</span></div>
<div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;    AT91_REG     TC_IER;    <span class="comment">// Interrupt Enable Register</span></div>
<div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;    AT91_REG     TC_IDR;    <span class="comment">// Interrupt Disable Register</span></div>
<div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;    AT91_REG     TC_IMR;    <span class="comment">// Interrupt Mask Register</span></div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;} <a class="code" href="struct__AT91S__TC.html">AT91S_TC</a>, *<a class="code" href="struct__AT91S__TC.html">AT91PS_TC</a>;</div>
<div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="preprocessor">#define TC_CCR          (AT91_CAST(AT91_REG *)  0x00000000) // (TC_CCR) Channel Control Register</span></div>
<div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="preprocessor">#define TC_CMR          (AT91_CAST(AT91_REG *)  0x00000004) // (TC_CMR) Channel Mode Register (Capture Mode / Waveform Mode)</span></div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="preprocessor">#define TC_CV           (AT91_CAST(AT91_REG *)  0x00000010) // (TC_CV) Counter Value</span></div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="preprocessor">#define TC_RA           (AT91_CAST(AT91_REG *)  0x00000014) // (TC_RA) Register A</span></div>
<div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="preprocessor">#define TC_RB           (AT91_CAST(AT91_REG *)  0x00000018) // (TC_RB) Register B</span></div>
<div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="preprocessor">#define TC_RC           (AT91_CAST(AT91_REG *)  0x0000001C) // (TC_RC) Register C</span></div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="preprocessor">#define TC_SR           (AT91_CAST(AT91_REG *)  0x00000020) // (TC_SR) Status Register</span></div>
<div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="preprocessor">#define TC_IER          (AT91_CAST(AT91_REG *)  0x00000024) // (TC_IER) Interrupt Enable Register</span></div>
<div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="preprocessor">#define TC_IDR          (AT91_CAST(AT91_REG *)  0x00000028) // (TC_IDR) Interrupt Disable Register</span></div>
<div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="preprocessor">#define TC_IMR          (AT91_CAST(AT91_REG *)  0x0000002C) // (TC_IMR) Interrupt Mask Register</span></div>
<div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160; </div>
<div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="comment">// -------- TC_CCR : (TC Offset: 0x0) TC Channel Control Register --------</span></div>
<div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="preprocessor">#define AT91C_TC_CLKEN        (0x1 &lt;&lt;  0) // (TC) Counter Clock Enable Command</span></div>
<div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="preprocessor">#define AT91C_TC_CLKDIS       (0x1 &lt;&lt;  1) // (TC) Counter Clock Disable Command</span></div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="preprocessor">#define AT91C_TC_SWTRG        (0x1 &lt;&lt;  2) // (TC) Software Trigger Command</span></div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="comment">// -------- TC_CMR : (TC Offset: 0x4) TC Channel Mode Register: Capture Mode / Waveform Mode --------</span></div>
<div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="preprocessor">#define AT91C_TC_CLKS         (0x7 &lt;&lt;  0) // (TC) Clock Selection</span></div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="preprocessor">#define     AT91C_TC_CLKS_TIMER_DIV1_CLOCK     (0x0) // (TC) Clock selected: TIMER_DIV1_CLOCK</span></div>
<div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="preprocessor">#define     AT91C_TC_CLKS_TIMER_DIV2_CLOCK     (0x1) // (TC) Clock selected: TIMER_DIV2_CLOCK</span></div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="preprocessor">#define     AT91C_TC_CLKS_TIMER_DIV3_CLOCK     (0x2) // (TC) Clock selected: TIMER_DIV3_CLOCK</span></div>
<div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="preprocessor">#define     AT91C_TC_CLKS_TIMER_DIV4_CLOCK     (0x3) // (TC) Clock selected: TIMER_DIV4_CLOCK</span></div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="preprocessor">#define     AT91C_TC_CLKS_TIMER_DIV5_CLOCK     (0x4) // (TC) Clock selected: TIMER_DIV5_CLOCK</span></div>
<div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="preprocessor">#define     AT91C_TC_CLKS_XC0                  (0x5) // (TC) Clock selected: XC0</span></div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="preprocessor">#define     AT91C_TC_CLKS_XC1                  (0x6) // (TC) Clock selected: XC1</span></div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="preprocessor">#define     AT91C_TC_CLKS_XC2                  (0x7) // (TC) Clock selected: XC2</span></div>
<div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="preprocessor">#define AT91C_TC_CLKI         (0x1 &lt;&lt;  3) // (TC) Clock Invert</span></div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="preprocessor">#define AT91C_TC_BURST        (0x3 &lt;&lt;  4) // (TC) Burst Signal Selection</span></div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="preprocessor">#define     AT91C_TC_BURST_NONE                 (0x0 &lt;&lt;  4) // (TC) The clock is not gated by an external signal</span></div>
<div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="preprocessor">#define     AT91C_TC_BURST_XC0                  (0x1 &lt;&lt;  4) // (TC) XC0 is ANDed with the selected clock</span></div>
<div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="preprocessor">#define     AT91C_TC_BURST_XC1                  (0x2 &lt;&lt;  4) // (TC) XC1 is ANDed with the selected clock</span></div>
<div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="preprocessor">#define     AT91C_TC_BURST_XC2                  (0x3 &lt;&lt;  4) // (TC) XC2 is ANDed with the selected clock</span></div>
<div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="preprocessor">#define AT91C_TC_CPCSTOP      (0x1 &lt;&lt;  6) // (TC) Counter Clock Stopped with RC Compare</span></div>
<div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="preprocessor">#define AT91C_TC_LDBSTOP      (0x1 &lt;&lt;  6) // (TC) Counter Clock Stopped with RB Loading</span></div>
<div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="preprocessor">#define AT91C_TC_CPCDIS       (0x1 &lt;&lt;  7) // (TC) Counter Clock Disable with RC Compare</span></div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="preprocessor">#define AT91C_TC_LDBDIS       (0x1 &lt;&lt;  7) // (TC) Counter Clock Disabled with RB Loading</span></div>
<div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="preprocessor">#define AT91C_TC_ETRGEDG      (0x3 &lt;&lt;  8) // (TC) External Trigger Edge Selection</span></div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="preprocessor">#define     AT91C_TC_ETRGEDG_NONE                 (0x0 &lt;&lt;  8) // (TC) Edge: None</span></div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="preprocessor">#define     AT91C_TC_ETRGEDG_RISING               (0x1 &lt;&lt;  8) // (TC) Edge: rising edge</span></div>
<div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="preprocessor">#define     AT91C_TC_ETRGEDG_FALLING              (0x2 &lt;&lt;  8) // (TC) Edge: falling edge</span></div>
<div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="preprocessor">#define     AT91C_TC_ETRGEDG_BOTH                 (0x3 &lt;&lt;  8) // (TC) Edge: each edge</span></div>
<div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="preprocessor">#define AT91C_TC_EEVTEDG      (0x3 &lt;&lt;  8) // (TC) External Event Edge Selection</span></div>
<div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="preprocessor">#define     AT91C_TC_EEVTEDG_NONE                 (0x0 &lt;&lt;  8) // (TC) Edge: None</span></div>
<div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="preprocessor">#define     AT91C_TC_EEVTEDG_RISING               (0x1 &lt;&lt;  8) // (TC) Edge: rising edge</span></div>
<div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="preprocessor">#define     AT91C_TC_EEVTEDG_FALLING              (0x2 &lt;&lt;  8) // (TC) Edge: falling edge</span></div>
<div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="preprocessor">#define     AT91C_TC_EEVTEDG_BOTH                 (0x3 &lt;&lt;  8) // (TC) Edge: each edge</span></div>
<div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="preprocessor">#define AT91C_TC_EEVT         (0x3 &lt;&lt; 10) // (TC) External Event  Selection</span></div>
<div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="preprocessor">#define     AT91C_TC_EEVT_TIOB                 (0x0 &lt;&lt; 10) // (TC) Signal selected as external event: TIOB TIOB direction: input</span></div>
<div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="preprocessor">#define     AT91C_TC_EEVT_XC0                  (0x1 &lt;&lt; 10) // (TC) Signal selected as external event: XC0 TIOB direction: output</span></div>
<div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="preprocessor">#define     AT91C_TC_EEVT_XC1                  (0x2 &lt;&lt; 10) // (TC) Signal selected as external event: XC1 TIOB direction: output</span></div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="preprocessor">#define     AT91C_TC_EEVT_XC2                  (0x3 &lt;&lt; 10) // (TC) Signal selected as external event: XC2 TIOB direction: output</span></div>
<div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="preprocessor">#define AT91C_TC_ABETRG       (0x1 &lt;&lt; 10) // (TC) TIOA or TIOB External Trigger Selection</span></div>
<div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="preprocessor">#define AT91C_TC_ENETRG       (0x1 &lt;&lt; 12) // (TC) External Event Trigger enable</span></div>
<div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="preprocessor">#define AT91C_TC_WAVESEL      (0x3 &lt;&lt; 13) // (TC) Waveform  Selection</span></div>
<div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="preprocessor">#define     AT91C_TC_WAVESEL_UP                   (0x0 &lt;&lt; 13) // (TC) UP mode without atomatic trigger on RC Compare</span></div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="preprocessor">#define     AT91C_TC_WAVESEL_UPDOWN               (0x1 &lt;&lt; 13) // (TC) UPDOWN mode without automatic trigger on RC Compare</span></div>
<div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="preprocessor">#define     AT91C_TC_WAVESEL_UP_AUTO              (0x2 &lt;&lt; 13) // (TC) UP mode with automatic trigger on RC Compare</span></div>
<div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="preprocessor">#define     AT91C_TC_WAVESEL_UPDOWN_AUTO          (0x3 &lt;&lt; 13) // (TC) UPDOWN mode with automatic trigger on RC Compare</span></div>
<div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="preprocessor">#define AT91C_TC_CPCTRG       (0x1 &lt;&lt; 14) // (TC) RC Compare Trigger Enable</span></div>
<div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="preprocessor">#define AT91C_TC_WAVE         (0x1 &lt;&lt; 15) // (TC)</span></div>
<div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="preprocessor">#define AT91C_TC_ACPA         (0x3 &lt;&lt; 16) // (TC) RA Compare Effect on TIOA</span></div>
<div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="preprocessor">#define     AT91C_TC_ACPA_NONE                 (0x0 &lt;&lt; 16) // (TC) Effect: none</span></div>
<div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="preprocessor">#define     AT91C_TC_ACPA_SET                  (0x1 &lt;&lt; 16) // (TC) Effect: set</span></div>
<div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="preprocessor">#define     AT91C_TC_ACPA_CLEAR                (0x2 &lt;&lt; 16) // (TC) Effect: clear</span></div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="preprocessor">#define     AT91C_TC_ACPA_TOGGLE               (0x3 &lt;&lt; 16) // (TC) Effect: toggle</span></div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="preprocessor">#define AT91C_TC_LDRA         (0x3 &lt;&lt; 16) // (TC) RA Loading Selection</span></div>
<div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="preprocessor">#define     AT91C_TC_LDRA_NONE                 (0x0 &lt;&lt; 16) // (TC) Edge: None</span></div>
<div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="preprocessor">#define     AT91C_TC_LDRA_RISING               (0x1 &lt;&lt; 16) // (TC) Edge: rising edge of TIOA</span></div>
<div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="preprocessor">#define     AT91C_TC_LDRA_FALLING              (0x2 &lt;&lt; 16) // (TC) Edge: falling edge of TIOA</span></div>
<div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="preprocessor">#define     AT91C_TC_LDRA_BOTH                 (0x3 &lt;&lt; 16) // (TC) Edge: each edge of TIOA</span></div>
<div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="preprocessor">#define AT91C_TC_ACPC         (0x3 &lt;&lt; 18) // (TC) RC Compare Effect on TIOA</span></div>
<div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="preprocessor">#define     AT91C_TC_ACPC_NONE                 (0x0 &lt;&lt; 18) // (TC) Effect: none</span></div>
<div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="preprocessor">#define     AT91C_TC_ACPC_SET                  (0x1 &lt;&lt; 18) // (TC) Effect: set</span></div>
<div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="preprocessor">#define     AT91C_TC_ACPC_CLEAR                (0x2 &lt;&lt; 18) // (TC) Effect: clear</span></div>
<div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="preprocessor">#define     AT91C_TC_ACPC_TOGGLE               (0x3 &lt;&lt; 18) // (TC) Effect: toggle</span></div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="preprocessor">#define AT91C_TC_LDRB         (0x3 &lt;&lt; 18) // (TC) RB Loading Selection</span></div>
<div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="preprocessor">#define     AT91C_TC_LDRB_NONE                 (0x0 &lt;&lt; 18) // (TC) Edge: None</span></div>
<div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="preprocessor">#define     AT91C_TC_LDRB_RISING               (0x1 &lt;&lt; 18) // (TC) Edge: rising edge of TIOA</span></div>
<div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="preprocessor">#define     AT91C_TC_LDRB_FALLING              (0x2 &lt;&lt; 18) // (TC) Edge: falling edge of TIOA</span></div>
<div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="preprocessor">#define     AT91C_TC_LDRB_BOTH                 (0x3 &lt;&lt; 18) // (TC) Edge: each edge of TIOA</span></div>
<div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="preprocessor">#define AT91C_TC_AEEVT        (0x3 &lt;&lt; 20) // (TC) External Event Effect on TIOA</span></div>
<div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="preprocessor">#define     AT91C_TC_AEEVT_NONE                 (0x0 &lt;&lt; 20) // (TC) Effect: none</span></div>
<div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="preprocessor">#define     AT91C_TC_AEEVT_SET                  (0x1 &lt;&lt; 20) // (TC) Effect: set</span></div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="preprocessor">#define     AT91C_TC_AEEVT_CLEAR                (0x2 &lt;&lt; 20) // (TC) Effect: clear</span></div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="preprocessor">#define     AT91C_TC_AEEVT_TOGGLE               (0x3 &lt;&lt; 20) // (TC) Effect: toggle</span></div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="preprocessor">#define AT91C_TC_ASWTRG       (0x3 &lt;&lt; 22) // (TC) Software Trigger Effect on TIOA</span></div>
<div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="preprocessor">#define     AT91C_TC_ASWTRG_NONE                 (0x0 &lt;&lt; 22) // (TC) Effect: none</span></div>
<div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="preprocessor">#define     AT91C_TC_ASWTRG_SET                  (0x1 &lt;&lt; 22) // (TC) Effect: set</span></div>
<div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="preprocessor">#define     AT91C_TC_ASWTRG_CLEAR                (0x2 &lt;&lt; 22) // (TC) Effect: clear</span></div>
<div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="preprocessor">#define     AT91C_TC_ASWTRG_TOGGLE               (0x3 &lt;&lt; 22) // (TC) Effect: toggle</span></div>
<div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="preprocessor">#define AT91C_TC_BCPB         (0x3 &lt;&lt; 24) // (TC) RB Compare Effect on TIOB</span></div>
<div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;<span class="preprocessor">#define     AT91C_TC_BCPB_NONE                 (0x0 &lt;&lt; 24) // (TC) Effect: none</span></div>
<div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="preprocessor">#define     AT91C_TC_BCPB_SET                  (0x1 &lt;&lt; 24) // (TC) Effect: set</span></div>
<div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="preprocessor">#define     AT91C_TC_BCPB_CLEAR                (0x2 &lt;&lt; 24) // (TC) Effect: clear</span></div>
<div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="preprocessor">#define     AT91C_TC_BCPB_TOGGLE               (0x3 &lt;&lt; 24) // (TC) Effect: toggle</span></div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="preprocessor">#define AT91C_TC_BCPC         (0x3 &lt;&lt; 26) // (TC) RC Compare Effect on TIOB</span></div>
<div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="preprocessor">#define     AT91C_TC_BCPC_NONE                 (0x0 &lt;&lt; 26) // (TC) Effect: none</span></div>
<div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="preprocessor">#define     AT91C_TC_BCPC_SET                  (0x1 &lt;&lt; 26) // (TC) Effect: set</span></div>
<div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="preprocessor">#define     AT91C_TC_BCPC_CLEAR                (0x2 &lt;&lt; 26) // (TC) Effect: clear</span></div>
<div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="preprocessor">#define     AT91C_TC_BCPC_TOGGLE               (0x3 &lt;&lt; 26) // (TC) Effect: toggle</span></div>
<div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="preprocessor">#define AT91C_TC_BEEVT        (0x3 &lt;&lt; 28) // (TC) External Event Effect on TIOB</span></div>
<div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="preprocessor">#define     AT91C_TC_BEEVT_NONE                 (0x0 &lt;&lt; 28) // (TC) Effect: none</span></div>
<div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="preprocessor">#define     AT91C_TC_BEEVT_SET                  (0x1 &lt;&lt; 28) // (TC) Effect: set</span></div>
<div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="preprocessor">#define     AT91C_TC_BEEVT_CLEAR                (0x2 &lt;&lt; 28) // (TC) Effect: clear</span></div>
<div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="preprocessor">#define     AT91C_TC_BEEVT_TOGGLE               (0x3 &lt;&lt; 28) // (TC) Effect: toggle</span></div>
<div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="preprocessor">#define AT91C_TC_BSWTRG       (0x3 &lt;&lt; 30) // (TC) Software Trigger Effect on TIOB</span></div>
<div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="preprocessor">#define     AT91C_TC_BSWTRG_NONE                 (0x0 &lt;&lt; 30) // (TC) Effect: none</span></div>
<div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="preprocessor">#define     AT91C_TC_BSWTRG_SET                  (0x1 &lt;&lt; 30) // (TC) Effect: set</span></div>
<div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="preprocessor">#define     AT91C_TC_BSWTRG_CLEAR                (0x2 &lt;&lt; 30) // (TC) Effect: clear</span></div>
<div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="preprocessor">#define     AT91C_TC_BSWTRG_TOGGLE               (0x3 &lt;&lt; 30) // (TC) Effect: toggle</span></div>
<div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="comment">// -------- TC_SR : (TC Offset: 0x20) TC Channel Status Register --------</span></div>
<div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="preprocessor">#define AT91C_TC_COVFS        (0x1 &lt;&lt;  0) // (TC) Counter Overflow</span></div>
<div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="preprocessor">#define AT91C_TC_LOVRS        (0x1 &lt;&lt;  1) // (TC) Load Overrun</span></div>
<div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="preprocessor">#define AT91C_TC_CPAS         (0x1 &lt;&lt;  2) // (TC) RA Compare</span></div>
<div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="preprocessor">#define AT91C_TC_CPBS         (0x1 &lt;&lt;  3) // (TC) RB Compare</span></div>
<div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="preprocessor">#define AT91C_TC_CPCS         (0x1 &lt;&lt;  4) // (TC) RC Compare</span></div>
<div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="preprocessor">#define AT91C_TC_LDRAS        (0x1 &lt;&lt;  5) // (TC) RA Loading</span></div>
<div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<span class="preprocessor">#define AT91C_TC_LDRBS        (0x1 &lt;&lt;  6) // (TC) RB Loading</span></div>
<div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="preprocessor">#define AT91C_TC_ETRGS        (0x1 &lt;&lt;  7) // (TC) External Trigger</span></div>
<div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="preprocessor">#define AT91C_TC_CLKSTA       (0x1 &lt;&lt; 16) // (TC) Clock Enabling</span></div>
<div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="preprocessor">#define AT91C_TC_MTIOA        (0x1 &lt;&lt; 17) // (TC) TIOA Mirror</span></div>
<div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="preprocessor">#define AT91C_TC_MTIOB        (0x1 &lt;&lt; 18) // (TC) TIOA Mirror</span></div>
<div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="comment">// -------- TC_IER : (TC Offset: 0x24) TC Channel Interrupt Enable Register --------</span></div>
<div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="comment">// -------- TC_IDR : (TC Offset: 0x28) TC Channel Interrupt Disable Register --------</span></div>
<div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="comment">// -------- TC_IMR : (TC Offset: 0x2c) TC Channel Interrupt Mask Register --------</span></div>
<div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160; </div>
<div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Timer Counter Interface</span></div>
<div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__TCB.html">_AT91S_TCB</a> {</div>
<div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;    <a class="code" href="struct__AT91S__TC.html">AT91S_TC</a>     TCB_TC0;   <span class="comment">// TC Channel 0</span></div>
<div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;    AT91_REG     Reserved0[4];  <span class="comment">//</span></div>
<div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;    <a class="code" href="struct__AT91S__TC.html">AT91S_TC</a>     TCB_TC1;   <span class="comment">// TC Channel 1</span></div>
<div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;    AT91_REG     Reserved1[4];  <span class="comment">//</span></div>
<div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;    <a class="code" href="struct__AT91S__TC.html">AT91S_TC</a>     TCB_TC2;   <span class="comment">// TC Channel 2</span></div>
<div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;    AT91_REG     Reserved2[4];  <span class="comment">//</span></div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;    AT91_REG     TCB_BCR;   <span class="comment">// TC Block Control Register</span></div>
<div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;    AT91_REG     TCB_BMR;   <span class="comment">// TC Block Mode Register</span></div>
<div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;} <a class="code" href="struct__AT91S__TCB.html">AT91S_TCB</a>, *<a class="code" href="struct__AT91S__TCB.html">AT91PS_TCB</a>;</div>
<div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="preprocessor">#define TCB_BCR         (AT91_CAST(AT91_REG *)  0x000000C0) // (TCB_BCR) TC Block Control Register</span></div>
<div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="preprocessor">#define TCB_BMR         (AT91_CAST(AT91_REG *)  0x000000C4) // (TCB_BMR) TC Block Mode Register</span></div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160; </div>
<div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="comment">// -------- TCB_BCR : (TCB Offset: 0xc0) TC Block Control Register --------</span></div>
<div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="preprocessor">#define AT91C_TCB_SYNC        (0x1 &lt;&lt;  0) // (TCB) Synchro Command</span></div>
<div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="comment">// -------- TCB_BMR : (TCB Offset: 0xc4) TC Block Mode Register --------</span></div>
<div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="preprocessor">#define AT91C_TCB_TC0XC0S     (0x3 &lt;&lt;  0) // (TCB) External Clock Signal 0 Selection</span></div>
<div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC0XC0S_TCLK0                (0x0) // (TCB) TCLK0 connected to XC0</span></div>
<div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC0XC0S_NONE                 (0x1) // (TCB) None signal connected to XC0</span></div>
<div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC0XC0S_TIOA1                (0x2) // (TCB) TIOA1 connected to XC0</span></div>
<div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC0XC0S_TIOA2                (0x3) // (TCB) TIOA2 connected to XC0</span></div>
<div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="preprocessor">#define AT91C_TCB_TC1XC1S     (0x3 &lt;&lt;  2) // (TCB) External Clock Signal 1 Selection</span></div>
<div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC1XC1S_TCLK1                (0x0 &lt;&lt;  2) // (TCB) TCLK1 connected to XC1</span></div>
<div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC1XC1S_NONE                 (0x1 &lt;&lt;  2) // (TCB) None signal connected to XC1</span></div>
<div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC1XC1S_TIOA0                (0x2 &lt;&lt;  2) // (TCB) TIOA0 connected to XC1</span></div>
<div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC1XC1S_TIOA2                (0x3 &lt;&lt;  2) // (TCB) TIOA2 connected to XC1</span></div>
<div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="preprocessor">#define AT91C_TCB_TC2XC2S     (0x3 &lt;&lt;  4) // (TCB) External Clock Signal 2 Selection</span></div>
<div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC2XC2S_TCLK2                (0x0 &lt;&lt;  4) // (TCB) TCLK2 connected to XC2</span></div>
<div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC2XC2S_NONE                 (0x1 &lt;&lt;  4) // (TCB) None signal connected to XC2</span></div>
<div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC2XC2S_TIOA0                (0x2 &lt;&lt;  4) // (TCB) TIOA0 connected to XC2</span></div>
<div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC2XC2S_TIOA1                (0x3 &lt;&lt;  4) // (TCB) TIOA2 connected to XC2</span></div>
<div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160; </div>
<div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR PWMC Channel Interface</span></div>
<div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__PWMC__CH.html">_AT91S_PWMC_CH</a> {</div>
<div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;    AT91_REG     PWMC_CMR;  <span class="comment">// Channel Mode Register</span></div>
<div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;    AT91_REG     PWMC_CDTYR;    <span class="comment">// Channel Duty Cycle Register</span></div>
<div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;    AT91_REG     PWMC_CPRDR;    <span class="comment">// Channel Period Register</span></div>
<div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;    AT91_REG     PWMC_CCNTR;    <span class="comment">// Channel Counter Register</span></div>
<div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;    AT91_REG     PWMC_CUPDR;    <span class="comment">// Channel Update Register</span></div>
<div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;    AT91_REG     PWMC_Reserved[3];  <span class="comment">// Reserved</span></div>
<div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;} <a class="code" href="struct__AT91S__PWMC__CH.html">AT91S_PWMC_CH</a>, *<a class="code" href="struct__AT91S__PWMC__CH.html">AT91PS_PWMC_CH</a>;</div>
<div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="preprocessor">#define PWMC_CMR        (AT91_CAST(AT91_REG *)  0x00000000) // (PWMC_CMR) Channel Mode Register</span></div>
<div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="preprocessor">#define PWMC_CDTYR      (AT91_CAST(AT91_REG *)  0x00000004) // (PWMC_CDTYR) Channel Duty Cycle Register</span></div>
<div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="preprocessor">#define PWMC_CPRDR      (AT91_CAST(AT91_REG *)  0x00000008) // (PWMC_CPRDR) Channel Period Register</span></div>
<div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="preprocessor">#define PWMC_CCNTR      (AT91_CAST(AT91_REG *)  0x0000000C) // (PWMC_CCNTR) Channel Counter Register</span></div>
<div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="preprocessor">#define PWMC_CUPDR      (AT91_CAST(AT91_REG *)  0x00000010) // (PWMC_CUPDR) Channel Update Register</span></div>
<div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="preprocessor">#define Reserved        (AT91_CAST(AT91_REG *)  0x00000014) // (Reserved) Reserved</span></div>
<div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160; </div>
<div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="comment">// -------- PWMC_CMR : (PWMC_CH Offset: 0x0) PWMC Channel Mode Register --------</span></div>
<div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="preprocessor">#define AT91C_PWMC_CPRE       (0xF &lt;&lt;  0) // (PWMC_CH) Channel Pre-scaler : PWMC_CLKx</span></div>
<div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="preprocessor">#define     AT91C_PWMC_CPRE_MCK                  (0x0) // (PWMC_CH)</span></div>
<div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="preprocessor">#define     AT91C_PWMC_CPRE_MCKA                 (0xB) // (PWMC_CH)</span></div>
<div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="preprocessor">#define     AT91C_PWMC_CPRE_MCKB                 (0xC) // (PWMC_CH)</span></div>
<div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="preprocessor">#define AT91C_PWMC_CALG       (0x1 &lt;&lt;  8) // (PWMC_CH) Channel Alignment</span></div>
<div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="preprocessor">#define AT91C_PWMC_CPOL       (0x1 &lt;&lt;  9) // (PWMC_CH) Channel Polarity</span></div>
<div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="preprocessor">#define AT91C_PWMC_CPD        (0x1 &lt;&lt; 10) // (PWMC_CH) Channel Update Period</span></div>
<div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="comment">// -------- PWMC_CDTYR : (PWMC_CH Offset: 0x4) PWMC Channel Duty Cycle Register --------</span></div>
<div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="preprocessor">#define AT91C_PWMC_CDTY       (0x0 &lt;&lt;  0) // (PWMC_CH) Channel Duty Cycle</span></div>
<div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="comment">// -------- PWMC_CPRDR : (PWMC_CH Offset: 0x8) PWMC Channel Period Register --------</span></div>
<div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="preprocessor">#define AT91C_PWMC_CPRD       (0x0 &lt;&lt;  0) // (PWMC_CH) Channel Period</span></div>
<div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="comment">// -------- PWMC_CCNTR : (PWMC_CH Offset: 0xc) PWMC Channel Counter Register --------</span></div>
<div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="preprocessor">#define AT91C_PWMC_CCNT       (0x0 &lt;&lt;  0) // (PWMC_CH) Channel Counter</span></div>
<div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="comment">// -------- PWMC_CUPDR : (PWMC_CH Offset: 0x10) PWMC Channel Update Register --------</span></div>
<div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="preprocessor">#define AT91C_PWMC_CUPD       (0x0 &lt;&lt;  0) // (PWMC_CH) Channel Update</span></div>
<div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160; </div>
<div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Pulse Width Modulation Controller Interface</span></div>
<div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__PWMC.html">_AT91S_PWMC</a> {</div>
<div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;    AT91_REG     PWMC_MR;   <span class="comment">// PWMC Mode Register</span></div>
<div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;    AT91_REG     PWMC_ENA;  <span class="comment">// PWMC Enable Register</span></div>
<div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;    AT91_REG     PWMC_DIS;  <span class="comment">// PWMC Disable Register</span></div>
<div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;    AT91_REG     PWMC_SR;   <span class="comment">// PWMC Status Register</span></div>
<div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;    AT91_REG     PWMC_IER;  <span class="comment">// PWMC Interrupt Enable Register</span></div>
<div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;    AT91_REG     PWMC_IDR;  <span class="comment">// PWMC Interrupt Disable Register</span></div>
<div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;    AT91_REG     PWMC_IMR;  <span class="comment">// PWMC Interrupt Mask Register</span></div>
<div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;    AT91_REG     PWMC_ISR;  <span class="comment">// PWMC Interrupt Status Register</span></div>
<div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;    AT91_REG     Reserved0[55];     <span class="comment">//</span></div>
<div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;    AT91_REG     PWMC_VR;   <span class="comment">// PWMC Version Register</span></div>
<div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;    AT91_REG     Reserved1[64];     <span class="comment">//</span></div>
<div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;    <a class="code" href="struct__AT91S__PWMC__CH.html">AT91S_PWMC_CH</a>    PWMC_CH[4];    <span class="comment">// PWMC Channel</span></div>
<div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;} <a class="code" href="struct__AT91S__PWMC.html">AT91S_PWMC</a>, *<a class="code" href="struct__AT91S__PWMC.html">AT91PS_PWMC</a>;</div>
<div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="preprocessor">#define PWMC_MR         (AT91_CAST(AT91_REG *)  0x00000000) // (PWMC_MR) PWMC Mode Register</span></div>
<div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="preprocessor">#define PWMC_ENA        (AT91_CAST(AT91_REG *)  0x00000004) // (PWMC_ENA) PWMC Enable Register</span></div>
<div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="preprocessor">#define PWMC_DIS        (AT91_CAST(AT91_REG *)  0x00000008) // (PWMC_DIS) PWMC Disable Register</span></div>
<div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="preprocessor">#define PWMC_SR         (AT91_CAST(AT91_REG *)  0x0000000C) // (PWMC_SR) PWMC Status Register</span></div>
<div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="preprocessor">#define PWMC_IER        (AT91_CAST(AT91_REG *)  0x00000010) // (PWMC_IER) PWMC Interrupt Enable Register</span></div>
<div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="preprocessor">#define PWMC_IDR        (AT91_CAST(AT91_REG *)  0x00000014) // (PWMC_IDR) PWMC Interrupt Disable Register</span></div>
<div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="preprocessor">#define PWMC_IMR        (AT91_CAST(AT91_REG *)  0x00000018) // (PWMC_IMR) PWMC Interrupt Mask Register</span></div>
<div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="preprocessor">#define PWMC_ISR        (AT91_CAST(AT91_REG *)  0x0000001C) // (PWMC_ISR) PWMC Interrupt Status Register</span></div>
<div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="preprocessor">#define PWMC_VR         (AT91_CAST(AT91_REG *)  0x000000FC) // (PWMC_VR) PWMC Version Register</span></div>
<div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160; </div>
<div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="comment">// -------- PWMC_MR : (PWMC Offset: 0x0) PWMC Mode Register --------</span></div>
<div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="preprocessor">#define AT91C_PWMC_DIVA       (0xFF &lt;&lt;  0) // (PWMC) CLKA divide factor.</span></div>
<div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="preprocessor">#define AT91C_PWMC_PREA       (0xF &lt;&lt;  8) // (PWMC) Divider Input Clock Prescaler A</span></div>
<div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="preprocessor">#define     AT91C_PWMC_PREA_MCK                  (0x0 &lt;&lt;  8) // (PWMC)</span></div>
<div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="preprocessor">#define AT91C_PWMC_DIVB       (0xFF &lt;&lt; 16) // (PWMC) CLKB divide factor.</span></div>
<div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="preprocessor">#define AT91C_PWMC_PREB       (0xF &lt;&lt; 24) // (PWMC) Divider Input Clock Prescaler B</span></div>
<div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="preprocessor">#define     AT91C_PWMC_PREB_MCK                  (0x0 &lt;&lt; 24) // (PWMC)</span></div>
<div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="comment">// -------- PWMC_ENA : (PWMC Offset: 0x4) PWMC Enable Register --------</span></div>
<div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="preprocessor">#define AT91C_PWMC_CHID0      (0x1 &lt;&lt;  0) // (PWMC) Channel ID 0</span></div>
<div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="preprocessor">#define AT91C_PWMC_CHID1      (0x1 &lt;&lt;  1) // (PWMC) Channel ID 1</span></div>
<div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="preprocessor">#define AT91C_PWMC_CHID2      (0x1 &lt;&lt;  2) // (PWMC) Channel ID 2</span></div>
<div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="preprocessor">#define AT91C_PWMC_CHID3      (0x1 &lt;&lt;  3) // (PWMC) Channel ID 3</span></div>
<div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="comment">// -------- PWMC_DIS : (PWMC Offset: 0x8) PWMC Disable Register --------</span></div>
<div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="comment">// -------- PWMC_SR : (PWMC Offset: 0xc) PWMC Status Register --------</span></div>
<div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="comment">// -------- PWMC_IER : (PWMC Offset: 0x10) PWMC Interrupt Enable Register --------</span></div>
<div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="comment">// -------- PWMC_IDR : (PWMC Offset: 0x14) PWMC Interrupt Disable Register --------</span></div>
<div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="comment">// -------- PWMC_IMR : (PWMC Offset: 0x18) PWMC Interrupt Mask Register --------</span></div>
<div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="comment">// -------- PWMC_ISR : (PWMC Offset: 0x1c) PWMC Interrupt Status Register --------</span></div>
<div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160; </div>
<div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR USB Device Interface</span></div>
<div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__UDP.html">_AT91S_UDP</a> {</div>
<div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;    AT91_REG     UDP_NUM;   <span class="comment">// Frame Number Register</span></div>
<div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;    AT91_REG     UDP_GLBSTATE;  <span class="comment">// Global State Register</span></div>
<div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;    AT91_REG     UDP_FADDR;     <span class="comment">// Function Address Register</span></div>
<div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;    AT91_REG     Reserved0[1];  <span class="comment">//</span></div>
<div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;    AT91_REG     UDP_IER;   <span class="comment">// Interrupt Enable Register</span></div>
<div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;    AT91_REG     UDP_IDR;   <span class="comment">// Interrupt Disable Register</span></div>
<div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;    AT91_REG     UDP_IMR;   <span class="comment">// Interrupt Mask Register</span></div>
<div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;    AT91_REG     UDP_ISR;   <span class="comment">// Interrupt Status Register</span></div>
<div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;    AT91_REG     UDP_ICR;   <span class="comment">// Interrupt Clear Register</span></div>
<div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;    AT91_REG     Reserved1[1];  <span class="comment">//</span></div>
<div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;    AT91_REG     UDP_RSTEP;     <span class="comment">// Reset Endpoint Register</span></div>
<div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;    AT91_REG     Reserved2[1];  <span class="comment">//</span></div>
<div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;    AT91_REG     UDP_CSR[4];    <span class="comment">// Endpoint Control and Status Register</span></div>
<div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;    AT91_REG     Reserved3[4];  <span class="comment">//</span></div>
<div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;    AT91_REG     UDP_FDR[4];    <span class="comment">// Endpoint FIFO Data Register</span></div>
<div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;    AT91_REG     Reserved4[5];  <span class="comment">//</span></div>
<div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;    AT91_REG     UDP_TXVC;  <span class="comment">// Transceiver Control Register</span></div>
<div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;} <a class="code" href="struct__AT91S__UDP.html">AT91S_UDP</a>, *<a class="code" href="struct__AT91S__UDP.html">AT91PS_UDP</a>;</div>
<div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="preprocessor">#define UDP_FRM_NUM     (AT91_CAST(AT91_REG *)  0x00000000) // (UDP_FRM_NUM) Frame Number Register</span></div>
<div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="preprocessor">#define UDP_GLBSTATE    (AT91_CAST(AT91_REG *)  0x00000004) // (UDP_GLBSTATE) Global State Register</span></div>
<div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="preprocessor">#define UDP_FADDR       (AT91_CAST(AT91_REG *)  0x00000008) // (UDP_FADDR) Function Address Register</span></div>
<div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="preprocessor">#define UDP_IER         (AT91_CAST(AT91_REG *)  0x00000010) // (UDP_IER) Interrupt Enable Register</span></div>
<div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="preprocessor">#define UDP_IDR         (AT91_CAST(AT91_REG *)  0x00000014) // (UDP_IDR) Interrupt Disable Register</span></div>
<div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="preprocessor">#define UDP_IMR         (AT91_CAST(AT91_REG *)  0x00000018) // (UDP_IMR) Interrupt Mask Register</span></div>
<div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="preprocessor">#define UDP_ISR         (AT91_CAST(AT91_REG *)  0x0000001C) // (UDP_ISR) Interrupt Status Register</span></div>
<div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="preprocessor">#define UDP_ICR         (AT91_CAST(AT91_REG *)  0x00000020) // (UDP_ICR) Interrupt Clear Register</span></div>
<div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="preprocessor">#define UDP_RSTEP       (AT91_CAST(AT91_REG *)  0x00000028) // (UDP_RSTEP) Reset Endpoint Register</span></div>
<div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="preprocessor">#define UDP_CSR         (AT91_CAST(AT91_REG *)  0x00000030) // (UDP_CSR) Endpoint Control and Status Register</span></div>
<div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="preprocessor">#define UDP_FDR         (AT91_CAST(AT91_REG *)  0x00000050) // (UDP_FDR) Endpoint FIFO Data Register</span></div>
<div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="preprocessor">#define UDP_TXVC        (AT91_CAST(AT91_REG *)  0x00000074) // (UDP_TXVC) Transceiver Control Register</span></div>
<div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160; </div>
<div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="comment">// -------- UDP_FRM_NUM : (UDP Offset: 0x0) USB Frame Number Register --------</span></div>
<div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="preprocessor">#define AT91C_UDP_FRM_NUM     (0x7FF &lt;&lt;  0) // (UDP) Frame Number as Defined in the Packet Field Formats</span></div>
<div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="preprocessor">#define AT91C_UDP_FRM_ERR     (0x1 &lt;&lt; 16) // (UDP) Frame Error</span></div>
<div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="preprocessor">#define AT91C_UDP_FRM_OK      (0x1 &lt;&lt; 17) // (UDP) Frame OK</span></div>
<div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="comment">// -------- UDP_GLB_STATE : (UDP Offset: 0x4) USB Global State Register --------</span></div>
<div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="preprocessor">#define AT91C_UDP_FADDEN      (0x1 &lt;&lt;  0) // (UDP) Function Address Enable</span></div>
<div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="preprocessor">#define AT91C_UDP_CONFG       (0x1 &lt;&lt;  1) // (UDP) Configured</span></div>
<div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="preprocessor">#define AT91C_UDP_ESR         (0x1 &lt;&lt;  2) // (UDP) Enable Send Resume</span></div>
<div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="preprocessor">#define AT91C_UDP_RSMINPR     (0x1 &lt;&lt;  3) // (UDP) A Resume Has Been Sent to the Host</span></div>
<div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="preprocessor">#define AT91C_UDP_RMWUPE      (0x1 &lt;&lt;  4) // (UDP) Remote Wake Up Enable</span></div>
<div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="comment">// -------- UDP_FADDR : (UDP Offset: 0x8) USB Function Address Register --------</span></div>
<div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="preprocessor">#define AT91C_UDP_FADD        (0xFF &lt;&lt;  0) // (UDP) Function Address Value</span></div>
<div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="preprocessor">#define AT91C_UDP_FEN         (0x1 &lt;&lt;  8) // (UDP) Function Enable</span></div>
<div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="comment">// -------- UDP_IER : (UDP Offset: 0x10) USB Interrupt Enable Register --------</span></div>
<div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="preprocessor">#define AT91C_UDP_EPINT0      (0x1 &lt;&lt;  0) // (UDP) Endpoint 0 Interrupt</span></div>
<div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="preprocessor">#define AT91C_UDP_EPINT1      (0x1 &lt;&lt;  1) // (UDP) Endpoint 0 Interrupt</span></div>
<div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="preprocessor">#define AT91C_UDP_EPINT2      (0x1 &lt;&lt;  2) // (UDP) Endpoint 2 Interrupt</span></div>
<div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="preprocessor">#define AT91C_UDP_EPINT3      (0x1 &lt;&lt;  3) // (UDP) Endpoint 3 Interrupt</span></div>
<div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="preprocessor">#define AT91C_UDP_RXSUSP      (0x1 &lt;&lt;  8) // (UDP) USB Suspend Interrupt</span></div>
<div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;<span class="preprocessor">#define AT91C_UDP_RXRSM       (0x1 &lt;&lt;  9) // (UDP) USB Resume Interrupt</span></div>
<div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;<span class="preprocessor">#define AT91C_UDP_EXTRSM      (0x1 &lt;&lt; 10) // (UDP) USB External Resume Interrupt</span></div>
<div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;<span class="preprocessor">#define AT91C_UDP_SOFINT      (0x1 &lt;&lt; 11) // (UDP) USB Start Of frame Interrupt</span></div>
<div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="preprocessor">#define AT91C_UDP_WAKEUP      (0x1 &lt;&lt; 13) // (UDP) USB Resume Interrupt</span></div>
<div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="comment">// -------- UDP_IDR : (UDP Offset: 0x14) USB Interrupt Disable Register --------</span></div>
<div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="comment">// -------- UDP_IMR : (UDP Offset: 0x18) USB Interrupt Mask Register --------</span></div>
<div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="comment">// -------- UDP_ISR : (UDP Offset: 0x1c) USB Interrupt Status Register --------</span></div>
<div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="preprocessor">#define AT91C_UDP_ENDBUSRES   (0x1 &lt;&lt; 12) // (UDP) USB End Of Bus Reset Interrupt</span></div>
<div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="comment">// -------- UDP_ICR : (UDP Offset: 0x20) USB Interrupt Clear Register --------</span></div>
<div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="comment">// -------- UDP_RST_EP : (UDP Offset: 0x28) USB Reset Endpoint Register --------</span></div>
<div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="preprocessor">#define AT91C_UDP_EP0         (0x1 &lt;&lt;  0) // (UDP) Reset Endpoint 0</span></div>
<div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="preprocessor">#define AT91C_UDP_EP1         (0x1 &lt;&lt;  1) // (UDP) Reset Endpoint 1</span></div>
<div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="preprocessor">#define AT91C_UDP_EP2         (0x1 &lt;&lt;  2) // (UDP) Reset Endpoint 2</span></div>
<div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="preprocessor">#define AT91C_UDP_EP3         (0x1 &lt;&lt;  3) // (UDP) Reset Endpoint 3</span></div>
<div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="comment">// -------- UDP_CSR : (UDP Offset: 0x30) USB Endpoint Control and Status Register --------</span></div>
<div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="preprocessor">#define AT91C_UDP_TXCOMP      (0x1 &lt;&lt;  0) // (UDP) Generates an IN packet with data previously written in the DPR</span></div>
<div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="preprocessor">#define AT91C_UDP_RX_DATA_BK0 (0x1 &lt;&lt;  1) // (UDP) Receive Data Bank 0</span></div>
<div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="preprocessor">#define AT91C_UDP_RXSETUP     (0x1 &lt;&lt;  2) // (UDP) Sends STALL to the Host (Control endpoints)</span></div>
<div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="preprocessor">#define AT91C_UDP_ISOERROR    (0x1 &lt;&lt;  3) // (UDP) Isochronous error (Isochronous endpoints)</span></div>
<div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="preprocessor">#define AT91C_UDP_STALLSENT   (0x1 &lt;&lt;  3) // (UDP) Stall sent (Control, bulk, interrupt endpoints)</span></div>
<div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="preprocessor">#define AT91C_UDP_TXPKTRDY    (0x1 &lt;&lt;  4) // (UDP) Transmit Packet Ready</span></div>
<div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="preprocessor">#define AT91C_UDP_FORCESTALL  (0x1 &lt;&lt;  5) // (UDP) Force Stall (used by Control, Bulk and Isochronous endpoints).</span></div>
<div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="preprocessor">#define AT91C_UDP_RX_DATA_BK1 (0x1 &lt;&lt;  6) // (UDP) Receive Data Bank 1 (only used by endpoints with ping-pong attributes).</span></div>
<div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="preprocessor">#define AT91C_UDP_DIR         (0x1 &lt;&lt;  7) // (UDP) Transfer Direction</span></div>
<div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="preprocessor">#define AT91C_UDP_EPTYPE      (0x7 &lt;&lt;  8) // (UDP) Endpoint type</span></div>
<div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="preprocessor">#define     AT91C_UDP_EPTYPE_CTRL                 (0x0 &lt;&lt;  8) // (UDP) Control</span></div>
<div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="preprocessor">#define     AT91C_UDP_EPTYPE_ISO_OUT              (0x1 &lt;&lt;  8) // (UDP) Isochronous OUT</span></div>
<div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="preprocessor">#define     AT91C_UDP_EPTYPE_BULK_OUT             (0x2 &lt;&lt;  8) // (UDP) Bulk OUT</span></div>
<div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="preprocessor">#define     AT91C_UDP_EPTYPE_INT_OUT              (0x3 &lt;&lt;  8) // (UDP) Interrupt OUT</span></div>
<div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="preprocessor">#define     AT91C_UDP_EPTYPE_ISO_IN               (0x5 &lt;&lt;  8) // (UDP) Isochronous IN</span></div>
<div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="preprocessor">#define     AT91C_UDP_EPTYPE_BULK_IN              (0x6 &lt;&lt;  8) // (UDP) Bulk IN</span></div>
<div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="preprocessor">#define     AT91C_UDP_EPTYPE_INT_IN               (0x7 &lt;&lt;  8) // (UDP) Interrupt IN</span></div>
<div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="preprocessor">#define AT91C_UDP_DTGLE       (0x1 &lt;&lt; 11) // (UDP) Data Toggle</span></div>
<div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="preprocessor">#define AT91C_UDP_EPEDS       (0x1 &lt;&lt; 15) // (UDP) Endpoint Enable Disable</span></div>
<div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="preprocessor">#define AT91C_UDP_RXBYTECNT   (0x7FF &lt;&lt; 16) // (UDP) Number Of Bytes Available in the FIFO</span></div>
<div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="comment">// -------- UDP_TXVC : (UDP Offset: 0x74) Transceiver Control Register --------</span></div>
<div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="preprocessor">#define AT91C_UDP_TXVDIS      (0x1 &lt;&lt;  8) // (UDP)</span></div>
<div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160; </div>
<div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="comment">//               REGISTER ADDRESS DEFINITION FOR AT91SAM7S128</span></div>
<div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="comment">// ========== Register definition for SYS peripheral ==========</span></div>
<div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="comment">// ========== Register definition for AIC peripheral ==========</span></div>
<div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="preprocessor">#define AT91C_AIC_IVR   (AT91_CAST(AT91_REG *)  0xFFFFF100) // (AIC) IRQ Vector Register</span></div>
<div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="preprocessor">#define AT91C_AIC_SMR   (AT91_CAST(AT91_REG *)  0xFFFFF000) // (AIC) Source Mode Register</span></div>
<div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="preprocessor">#define AT91C_AIC_FVR   (AT91_CAST(AT91_REG *)  0xFFFFF104) // (AIC) FIQ Vector Register</span></div>
<div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="preprocessor">#define AT91C_AIC_DCR   (AT91_CAST(AT91_REG *)  0xFFFFF138) // (AIC) Debug Control Register (Protect)</span></div>
<div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="preprocessor">#define AT91C_AIC_EOICR (AT91_CAST(AT91_REG *)  0xFFFFF130) // (AIC) End of Interrupt Command Register</span></div>
<div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="preprocessor">#define AT91C_AIC_SVR   (AT91_CAST(AT91_REG *)  0xFFFFF080) // (AIC) Source Vector Register</span></div>
<div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="preprocessor">#define AT91C_AIC_FFSR  (AT91_CAST(AT91_REG *)  0xFFFFF148) // (AIC) Fast Forcing Status Register</span></div>
<div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="preprocessor">#define AT91C_AIC_ICCR  (AT91_CAST(AT91_REG *)  0xFFFFF128) // (AIC) Interrupt Clear Command Register</span></div>
<div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="preprocessor">#define AT91C_AIC_ISR   (AT91_CAST(AT91_REG *)  0xFFFFF108) // (AIC) Interrupt Status Register</span></div>
<div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="preprocessor">#define AT91C_AIC_IMR   (AT91_CAST(AT91_REG *)  0xFFFFF110) // (AIC) Interrupt Mask Register</span></div>
<div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="preprocessor">#define AT91C_AIC_IPR   (AT91_CAST(AT91_REG *)  0xFFFFF10C) // (AIC) Interrupt Pending Register</span></div>
<div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;<span class="preprocessor">#define AT91C_AIC_FFER  (AT91_CAST(AT91_REG *)  0xFFFFF140) // (AIC) Fast Forcing Enable Register</span></div>
<div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="preprocessor">#define AT91C_AIC_IECR  (AT91_CAST(AT91_REG *)  0xFFFFF120) // (AIC) Interrupt Enable Command Register</span></div>
<div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;<span class="preprocessor">#define AT91C_AIC_ISCR  (AT91_CAST(AT91_REG *)  0xFFFFF12C) // (AIC) Interrupt Set Command Register</span></div>
<div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<span class="preprocessor">#define AT91C_AIC_FFDR  (AT91_CAST(AT91_REG *)  0xFFFFF144) // (AIC) Fast Forcing Disable Register</span></div>
<div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<span class="preprocessor">#define AT91C_AIC_CISR  (AT91_CAST(AT91_REG *)  0xFFFFF114) // (AIC) Core Interrupt Status Register</span></div>
<div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="preprocessor">#define AT91C_AIC_IDCR  (AT91_CAST(AT91_REG *)  0xFFFFF124) // (AIC) Interrupt Disable Command Register</span></div>
<div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="preprocessor">#define AT91C_AIC_SPU   (AT91_CAST(AT91_REG *)  0xFFFFF134) // (AIC) Spurious Vector Register</span></div>
<div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;<span class="comment">// ========== Register definition for PDC_DBGU peripheral ==========</span></div>
<div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="preprocessor">#define AT91C_DBGU_TCR  (AT91_CAST(AT91_REG *)  0xFFFFF30C) // (PDC_DBGU) Transmit Counter Register</span></div>
<div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="preprocessor">#define AT91C_DBGU_RNPR (AT91_CAST(AT91_REG *)  0xFFFFF310) // (PDC_DBGU) Receive Next Pointer Register</span></div>
<div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="preprocessor">#define AT91C_DBGU_TNPR (AT91_CAST(AT91_REG *)  0xFFFFF318) // (PDC_DBGU) Transmit Next Pointer Register</span></div>
<div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;<span class="preprocessor">#define AT91C_DBGU_TPR  (AT91_CAST(AT91_REG *)  0xFFFFF308) // (PDC_DBGU) Transmit Pointer Register</span></div>
<div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="preprocessor">#define AT91C_DBGU_RPR  (AT91_CAST(AT91_REG *)  0xFFFFF300) // (PDC_DBGU) Receive Pointer Register</span></div>
<div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="preprocessor">#define AT91C_DBGU_RCR  (AT91_CAST(AT91_REG *)  0xFFFFF304) // (PDC_DBGU) Receive Counter Register</span></div>
<div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;<span class="preprocessor">#define AT91C_DBGU_RNCR (AT91_CAST(AT91_REG *)  0xFFFFF314) // (PDC_DBGU) Receive Next Counter Register</span></div>
<div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="preprocessor">#define AT91C_DBGU_PTCR (AT91_CAST(AT91_REG *)  0xFFFFF320) // (PDC_DBGU) PDC Transfer Control Register</span></div>
<div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="preprocessor">#define AT91C_DBGU_PTSR (AT91_CAST(AT91_REG *)  0xFFFFF324) // (PDC_DBGU) PDC Transfer Status Register</span></div>
<div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="preprocessor">#define AT91C_DBGU_TNCR (AT91_CAST(AT91_REG *)  0xFFFFF31C) // (PDC_DBGU) Transmit Next Counter Register</span></div>
<div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;<span class="comment">// ========== Register definition for DBGU peripheral ==========</span></div>
<div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="preprocessor">#define AT91C_DBGU_EXID (AT91_CAST(AT91_REG *)  0xFFFFF244) // (DBGU) Chip ID Extension Register</span></div>
<div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="preprocessor">#define AT91C_DBGU_BRGR (AT91_CAST(AT91_REG *)  0xFFFFF220) // (DBGU) Baud Rate Generator Register</span></div>
<div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;<span class="preprocessor">#define AT91C_DBGU_IDR  (AT91_CAST(AT91_REG *)  0xFFFFF20C) // (DBGU) Interrupt Disable Register</span></div>
<div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="preprocessor">#define AT91C_DBGU_CSR  (AT91_CAST(AT91_REG *)  0xFFFFF214) // (DBGU) Channel Status Register</span></div>
<div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<span class="preprocessor">#define AT91C_DBGU_CIDR (AT91_CAST(AT91_REG *)  0xFFFFF240) // (DBGU) Chip ID Register</span></div>
<div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;<span class="preprocessor">#define AT91C_DBGU_MR   (AT91_CAST(AT91_REG *)  0xFFFFF204) // (DBGU) Mode Register</span></div>
<div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="preprocessor">#define AT91C_DBGU_IMR  (AT91_CAST(AT91_REG *)  0xFFFFF210) // (DBGU) Interrupt Mask Register</span></div>
<div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="preprocessor">#define AT91C_DBGU_CR   (AT91_CAST(AT91_REG *)  0xFFFFF200) // (DBGU) Control Register</span></div>
<div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="preprocessor">#define AT91C_DBGU_FNTR (AT91_CAST(AT91_REG *)  0xFFFFF248) // (DBGU) Force NTRST Register</span></div>
<div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="preprocessor">#define AT91C_DBGU_THR  (AT91_CAST(AT91_REG *)  0xFFFFF21C) // (DBGU) Transmitter Holding Register</span></div>
<div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="preprocessor">#define AT91C_DBGU_RHR  (AT91_CAST(AT91_REG *)  0xFFFFF218) // (DBGU) Receiver Holding Register</span></div>
<div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;<span class="preprocessor">#define AT91C_DBGU_IER  (AT91_CAST(AT91_REG *)  0xFFFFF208) // (DBGU) Interrupt Enable Register</span></div>
<div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;<span class="comment">// ========== Register definition for PIOA peripheral ==========</span></div>
<div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="preprocessor">#define AT91C_PIOA_ODR  (AT91_CAST(AT91_REG *)  0xFFFFF414) // (PIOA) Output Disable Registerr</span></div>
<div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;<span class="preprocessor">#define AT91C_PIOA_SODR (AT91_CAST(AT91_REG *)  0xFFFFF430) // (PIOA) Set Output Data Register</span></div>
<div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="preprocessor">#define AT91C_PIOA_ISR  (AT91_CAST(AT91_REG *)  0xFFFFF44C) // (PIOA) Interrupt Status Register</span></div>
<div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;<span class="preprocessor">#define AT91C_PIOA_ABSR (AT91_CAST(AT91_REG *)  0xFFFFF478) // (PIOA) AB Select Status Register</span></div>
<div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;<span class="preprocessor">#define AT91C_PIOA_IER  (AT91_CAST(AT91_REG *)  0xFFFFF440) // (PIOA) Interrupt Enable Register</span></div>
<div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;<span class="preprocessor">#define AT91C_PIOA_PPUDR (AT91_CAST(AT91_REG *)     0xFFFFF460) // (PIOA) Pull-up Disable Register</span></div>
<div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="preprocessor">#define AT91C_PIOA_IMR  (AT91_CAST(AT91_REG *)  0xFFFFF448) // (PIOA) Interrupt Mask Register</span></div>
<div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;<span class="preprocessor">#define AT91C_PIOA_PER  (AT91_CAST(AT91_REG *)  0xFFFFF400) // (PIOA) PIO Enable Register</span></div>
<div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="preprocessor">#define AT91C_PIOA_IFDR (AT91_CAST(AT91_REG *)  0xFFFFF424) // (PIOA) Input Filter Disable Register</span></div>
<div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="preprocessor">#define AT91C_PIOA_OWDR (AT91_CAST(AT91_REG *)  0xFFFFF4A4) // (PIOA) Output Write Disable Register</span></div>
<div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;<span class="preprocessor">#define AT91C_PIOA_MDSR (AT91_CAST(AT91_REG *)  0xFFFFF458) // (PIOA) Multi-driver Status Register</span></div>
<div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="preprocessor">#define AT91C_PIOA_IDR  (AT91_CAST(AT91_REG *)  0xFFFFF444) // (PIOA) Interrupt Disable Register</span></div>
<div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;<span class="preprocessor">#define AT91C_PIOA_ODSR (AT91_CAST(AT91_REG *)  0xFFFFF438) // (PIOA) Output Data Status Register</span></div>
<div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;<span class="preprocessor">#define AT91C_PIOA_PPUSR (AT91_CAST(AT91_REG *)     0xFFFFF468) // (PIOA) Pull-up Status Register</span></div>
<div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;<span class="preprocessor">#define AT91C_PIOA_OWSR (AT91_CAST(AT91_REG *)  0xFFFFF4A8) // (PIOA) Output Write Status Register</span></div>
<div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;<span class="preprocessor">#define AT91C_PIOA_BSR  (AT91_CAST(AT91_REG *)  0xFFFFF474) // (PIOA) Select B Register</span></div>
<div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;<span class="preprocessor">#define AT91C_PIOA_OWER (AT91_CAST(AT91_REG *)  0xFFFFF4A0) // (PIOA) Output Write Enable Register</span></div>
<div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;<span class="preprocessor">#define AT91C_PIOA_IFER (AT91_CAST(AT91_REG *)  0xFFFFF420) // (PIOA) Input Filter Enable Register</span></div>
<div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;<span class="preprocessor">#define AT91C_PIOA_PDSR (AT91_CAST(AT91_REG *)  0xFFFFF43C) // (PIOA) Pin Data Status Register</span></div>
<div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="preprocessor">#define AT91C_PIOA_PPUER (AT91_CAST(AT91_REG *)     0xFFFFF464) // (PIOA) Pull-up Enable Register</span></div>
<div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;<span class="preprocessor">#define AT91C_PIOA_OSR  (AT91_CAST(AT91_REG *)  0xFFFFF418) // (PIOA) Output Status Register</span></div>
<div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;<span class="preprocessor">#define AT91C_PIOA_ASR  (AT91_CAST(AT91_REG *)  0xFFFFF470) // (PIOA) Select A Register</span></div>
<div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;<span class="preprocessor">#define AT91C_PIOA_MDDR (AT91_CAST(AT91_REG *)  0xFFFFF454) // (PIOA) Multi-driver Disable Register</span></div>
<div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;<span class="preprocessor">#define AT91C_PIOA_CODR (AT91_CAST(AT91_REG *)  0xFFFFF434) // (PIOA) Clear Output Data Register</span></div>
<div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="preprocessor">#define AT91C_PIOA_MDER (AT91_CAST(AT91_REG *)  0xFFFFF450) // (PIOA) Multi-driver Enable Register</span></div>
<div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="preprocessor">#define AT91C_PIOA_PDR  (AT91_CAST(AT91_REG *)  0xFFFFF404) // (PIOA) PIO Disable Register</span></div>
<div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="preprocessor">#define AT91C_PIOA_IFSR (AT91_CAST(AT91_REG *)  0xFFFFF428) // (PIOA) Input Filter Status Register</span></div>
<div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="preprocessor">#define AT91C_PIOA_OER  (AT91_CAST(AT91_REG *)  0xFFFFF410) // (PIOA) Output Enable Register</span></div>
<div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="preprocessor">#define AT91C_PIOA_PSR  (AT91_CAST(AT91_REG *)  0xFFFFF408) // (PIOA) PIO Status Register</span></div>
<div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="comment">// ========== Register definition for CKGR peripheral ==========</span></div>
<div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;<span class="preprocessor">#define AT91C_CKGR_MOR  (AT91_CAST(AT91_REG *)  0xFFFFFC20) // (CKGR) Main Oscillator Register</span></div>
<div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="preprocessor">#define AT91C_CKGR_PLLR (AT91_CAST(AT91_REG *)  0xFFFFFC2C) // (CKGR) PLL Register</span></div>
<div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="preprocessor">#define AT91C_CKGR_MCFR (AT91_CAST(AT91_REG *)  0xFFFFFC24) // (CKGR) Main Clock  Frequency Register</span></div>
<div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;<span class="comment">// ========== Register definition for PMC peripheral ==========</span></div>
<div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;<span class="preprocessor">#define AT91C_PMC_IDR   (AT91_CAST(AT91_REG *)  0xFFFFFC64) // (PMC) Interrupt Disable Register</span></div>
<div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="preprocessor">#define AT91C_PMC_MOR   (AT91_CAST(AT91_REG *)  0xFFFFFC20) // (PMC) Main Oscillator Register</span></div>
<div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<span class="preprocessor">#define AT91C_PMC_PLLR  (AT91_CAST(AT91_REG *)  0xFFFFFC2C) // (PMC) PLL Register</span></div>
<div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="preprocessor">#define AT91C_PMC_PCER  (AT91_CAST(AT91_REG *)  0xFFFFFC10) // (PMC) Peripheral Clock Enable Register</span></div>
<div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;<span class="preprocessor">#define AT91C_PMC_PCKR  (AT91_CAST(AT91_REG *)  0xFFFFFC40) // (PMC) Programmable Clock Register</span></div>
<div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="preprocessor">#define AT91C_PMC_MCKR  (AT91_CAST(AT91_REG *)  0xFFFFFC30) // (PMC) Master Clock Register</span></div>
<div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;<span class="preprocessor">#define AT91C_PMC_SCDR  (AT91_CAST(AT91_REG *)  0xFFFFFC04) // (PMC) System Clock Disable Register</span></div>
<div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;<span class="preprocessor">#define AT91C_PMC_PCDR  (AT91_CAST(AT91_REG *)  0xFFFFFC14) // (PMC) Peripheral Clock Disable Register</span></div>
<div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="preprocessor">#define AT91C_PMC_SCSR  (AT91_CAST(AT91_REG *)  0xFFFFFC08) // (PMC) System Clock Status Register</span></div>
<div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="preprocessor">#define AT91C_PMC_PCSR  (AT91_CAST(AT91_REG *)  0xFFFFFC18) // (PMC) Peripheral Clock Status Register</span></div>
<div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="preprocessor">#define AT91C_PMC_MCFR  (AT91_CAST(AT91_REG *)  0xFFFFFC24) // (PMC) Main Clock  Frequency Register</span></div>
<div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="preprocessor">#define AT91C_PMC_SCER  (AT91_CAST(AT91_REG *)  0xFFFFFC00) // (PMC) System Clock Enable Register</span></div>
<div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="preprocessor">#define AT91C_PMC_IMR   (AT91_CAST(AT91_REG *)  0xFFFFFC6C) // (PMC) Interrupt Mask Register</span></div>
<div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;<span class="preprocessor">#define AT91C_PMC_IER   (AT91_CAST(AT91_REG *)  0xFFFFFC60) // (PMC) Interrupt Enable Register</span></div>
<div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;<span class="preprocessor">#define AT91C_PMC_SR    (AT91_CAST(AT91_REG *)  0xFFFFFC68) // (PMC) Status Register</span></div>
<div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="comment">// ========== Register definition for RSTC peripheral ==========</span></div>
<div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;<span class="preprocessor">#define AT91C_RSTC_RCR  (AT91_CAST(AT91_REG *)  0xFFFFFD00) // (RSTC) Reset Control Register</span></div>
<div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;<span class="preprocessor">#define AT91C_RSTC_RMR  (AT91_CAST(AT91_REG *)  0xFFFFFD08) // (RSTC) Reset Mode Register</span></div>
<div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="preprocessor">#define AT91C_RSTC_RSR  (AT91_CAST(AT91_REG *)  0xFFFFFD04) // (RSTC) Reset Status Register</span></div>
<div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="comment">// ========== Register definition for RTTC peripheral ==========</span></div>
<div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="preprocessor">#define AT91C_RTTC_RTSR (AT91_CAST(AT91_REG *)  0xFFFFFD2C) // (RTTC) Real-time Status Register</span></div>
<div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;<span class="preprocessor">#define AT91C_RTTC_RTMR (AT91_CAST(AT91_REG *)  0xFFFFFD20) // (RTTC) Real-time Mode Register</span></div>
<div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="preprocessor">#define AT91C_RTTC_RTVR (AT91_CAST(AT91_REG *)  0xFFFFFD28) // (RTTC) Real-time Value Register</span></div>
<div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="preprocessor">#define AT91C_RTTC_RTAR (AT91_CAST(AT91_REG *)  0xFFFFFD24) // (RTTC) Real-time Alarm Register</span></div>
<div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="comment">// ========== Register definition for PITC peripheral ==========</span></div>
<div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="preprocessor">#define AT91C_PITC_PIVR (AT91_CAST(AT91_REG *)  0xFFFFFD38) // (PITC) Period Interval Value Register</span></div>
<div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="preprocessor">#define AT91C_PITC_PISR (AT91_CAST(AT91_REG *)  0xFFFFFD34) // (PITC) Period Interval Status Register</span></div>
<div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="preprocessor">#define AT91C_PITC_PIIR (AT91_CAST(AT91_REG *)  0xFFFFFD3C) // (PITC) Period Interval Image Register</span></div>
<div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;<span class="preprocessor">#define AT91C_PITC_PIMR (AT91_CAST(AT91_REG *)  0xFFFFFD30) // (PITC) Period Interval Mode Register</span></div>
<div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;<span class="comment">// ========== Register definition for WDTC peripheral ==========</span></div>
<div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="preprocessor">#define AT91C_WDTC_WDCR (AT91_CAST(AT91_REG *)  0xFFFFFD40) // (WDTC) Watchdog Control Register</span></div>
<div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<span class="preprocessor">#define AT91C_WDTC_WDSR (AT91_CAST(AT91_REG *)  0xFFFFFD48) // (WDTC) Watchdog Status Register</span></div>
<div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;<span class="preprocessor">#define AT91C_WDTC_WDMR (AT91_CAST(AT91_REG *)  0xFFFFFD44) // (WDTC) Watchdog Mode Register</span></div>
<div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="comment">// ========== Register definition for VREG peripheral ==========</span></div>
<div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="preprocessor">#define AT91C_VREG_MR   (AT91_CAST(AT91_REG *)  0xFFFFFD60) // (VREG) Voltage Regulator Mode Register</span></div>
<div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="comment">// ========== Register definition for MC peripheral ==========</span></div>
<div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="preprocessor">#define AT91C_MC_ASR    (AT91_CAST(AT91_REG *)  0xFFFFFF04) // (MC) MC Abort Status Register</span></div>
<div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="preprocessor">#define AT91C_MC_RCR    (AT91_CAST(AT91_REG *)  0xFFFFFF00) // (MC) MC Remap Control Register</span></div>
<div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="preprocessor">#define AT91C_MC_FCR    (AT91_CAST(AT91_REG *)  0xFFFFFF64) // (MC) MC Flash Command Register</span></div>
<div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="preprocessor">#define AT91C_MC_AASR   (AT91_CAST(AT91_REG *)  0xFFFFFF08) // (MC) MC Abort Address Status Register</span></div>
<div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;<span class="preprocessor">#define AT91C_MC_FSR    (AT91_CAST(AT91_REG *)  0xFFFFFF68) // (MC) MC Flash Status Register</span></div>
<div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="preprocessor">#define AT91C_MC_FMR    (AT91_CAST(AT91_REG *)  0xFFFFFF60) // (MC) MC Flash Mode Register</span></div>
<div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="comment">// ========== Register definition for PDC_SPI peripheral ==========</span></div>
<div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="preprocessor">#define AT91C_SPI_PTCR  (AT91_CAST(AT91_REG *)  0xFFFE0120) // (PDC_SPI) PDC Transfer Control Register</span></div>
<div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="preprocessor">#define AT91C_SPI_TPR   (AT91_CAST(AT91_REG *)  0xFFFE0108) // (PDC_SPI) Transmit Pointer Register</span></div>
<div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="preprocessor">#define AT91C_SPI_TCR   (AT91_CAST(AT91_REG *)  0xFFFE010C) // (PDC_SPI) Transmit Counter Register</span></div>
<div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="preprocessor">#define AT91C_SPI_RCR   (AT91_CAST(AT91_REG *)  0xFFFE0104) // (PDC_SPI) Receive Counter Register</span></div>
<div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="preprocessor">#define AT91C_SPI_PTSR  (AT91_CAST(AT91_REG *)  0xFFFE0124) // (PDC_SPI) PDC Transfer Status Register</span></div>
<div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;<span class="preprocessor">#define AT91C_SPI_RNPR  (AT91_CAST(AT91_REG *)  0xFFFE0110) // (PDC_SPI) Receive Next Pointer Register</span></div>
<div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;<span class="preprocessor">#define AT91C_SPI_RPR   (AT91_CAST(AT91_REG *)  0xFFFE0100) // (PDC_SPI) Receive Pointer Register</span></div>
<div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;<span class="preprocessor">#define AT91C_SPI_TNCR  (AT91_CAST(AT91_REG *)  0xFFFE011C) // (PDC_SPI) Transmit Next Counter Register</span></div>
<div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="preprocessor">#define AT91C_SPI_RNCR  (AT91_CAST(AT91_REG *)  0xFFFE0114) // (PDC_SPI) Receive Next Counter Register</span></div>
<div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;<span class="preprocessor">#define AT91C_SPI_TNPR  (AT91_CAST(AT91_REG *)  0xFFFE0118) // (PDC_SPI) Transmit Next Pointer Register</span></div>
<div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="comment">// ========== Register definition for SPI peripheral ==========</span></div>
<div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;<span class="preprocessor">#define AT91C_SPI_IER   (AT91_CAST(AT91_REG *)  0xFFFE0014) // (SPI) Interrupt Enable Register</span></div>
<div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;<span class="preprocessor">#define AT91C_SPI_SR    (AT91_CAST(AT91_REG *)  0xFFFE0010) // (SPI) Status Register</span></div>
<div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;<span class="preprocessor">#define AT91C_SPI_IDR   (AT91_CAST(AT91_REG *)  0xFFFE0018) // (SPI) Interrupt Disable Register</span></div>
<div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;<span class="preprocessor">#define AT91C_SPI_CR    (AT91_CAST(AT91_REG *)  0xFFFE0000) // (SPI) Control Register</span></div>
<div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;<span class="preprocessor">#define AT91C_SPI_MR    (AT91_CAST(AT91_REG *)  0xFFFE0004) // (SPI) Mode Register</span></div>
<div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;<span class="preprocessor">#define AT91C_SPI_IMR   (AT91_CAST(AT91_REG *)  0xFFFE001C) // (SPI) Interrupt Mask Register</span></div>
<div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;<span class="preprocessor">#define AT91C_SPI_TDR   (AT91_CAST(AT91_REG *)  0xFFFE000C) // (SPI) Transmit Data Register</span></div>
<div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;<span class="preprocessor">#define AT91C_SPI_RDR   (AT91_CAST(AT91_REG *)  0xFFFE0008) // (SPI) Receive Data Register</span></div>
<div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;<span class="preprocessor">#define AT91C_SPI_CSR   (AT91_CAST(AT91_REG *)  0xFFFE0030) // (SPI) Chip Select Register</span></div>
<div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="comment">// ========== Register definition for PDC_ADC peripheral ==========</span></div>
<div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;<span class="preprocessor">#define AT91C_ADC_PTSR  (AT91_CAST(AT91_REG *)  0xFFFD8124) // (PDC_ADC) PDC Transfer Status Register</span></div>
<div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="preprocessor">#define AT91C_ADC_PTCR  (AT91_CAST(AT91_REG *)  0xFFFD8120) // (PDC_ADC) PDC Transfer Control Register</span></div>
<div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;<span class="preprocessor">#define AT91C_ADC_TNPR  (AT91_CAST(AT91_REG *)  0xFFFD8118) // (PDC_ADC) Transmit Next Pointer Register</span></div>
<div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;<span class="preprocessor">#define AT91C_ADC_TNCR  (AT91_CAST(AT91_REG *)  0xFFFD811C) // (PDC_ADC) Transmit Next Counter Register</span></div>
<div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="preprocessor">#define AT91C_ADC_RNPR  (AT91_CAST(AT91_REG *)  0xFFFD8110) // (PDC_ADC) Receive Next Pointer Register</span></div>
<div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="preprocessor">#define AT91C_ADC_RNCR  (AT91_CAST(AT91_REG *)  0xFFFD8114) // (PDC_ADC) Receive Next Counter Register</span></div>
<div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="preprocessor">#define AT91C_ADC_RPR   (AT91_CAST(AT91_REG *)  0xFFFD8100) // (PDC_ADC) Receive Pointer Register</span></div>
<div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="preprocessor">#define AT91C_ADC_TCR   (AT91_CAST(AT91_REG *)  0xFFFD810C) // (PDC_ADC) Transmit Counter Register</span></div>
<div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="preprocessor">#define AT91C_ADC_TPR   (AT91_CAST(AT91_REG *)  0xFFFD8108) // (PDC_ADC) Transmit Pointer Register</span></div>
<div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="preprocessor">#define AT91C_ADC_RCR   (AT91_CAST(AT91_REG *)  0xFFFD8104) // (PDC_ADC) Receive Counter Register</span></div>
<div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;<span class="comment">// ========== Register definition for ADC peripheral ==========</span></div>
<div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;<span class="preprocessor">#define AT91C_ADC_CDR2  (AT91_CAST(AT91_REG *)  0xFFFD8038) // (ADC) ADC Channel Data Register 2</span></div>
<div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="preprocessor">#define AT91C_ADC_CDR3  (AT91_CAST(AT91_REG *)  0xFFFD803C) // (ADC) ADC Channel Data Register 3</span></div>
<div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="preprocessor">#define AT91C_ADC_CDR0  (AT91_CAST(AT91_REG *)  0xFFFD8030) // (ADC) ADC Channel Data Register 0</span></div>
<div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="preprocessor">#define AT91C_ADC_CDR5  (AT91_CAST(AT91_REG *)  0xFFFD8044) // (ADC) ADC Channel Data Register 5</span></div>
<div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="preprocessor">#define AT91C_ADC_CHDR  (AT91_CAST(AT91_REG *)  0xFFFD8014) // (ADC) ADC Channel Disable Register</span></div>
<div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;<span class="preprocessor">#define AT91C_ADC_SR    (AT91_CAST(AT91_REG *)  0xFFFD801C) // (ADC) ADC Status Register</span></div>
<div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="preprocessor">#define AT91C_ADC_CDR4  (AT91_CAST(AT91_REG *)  0xFFFD8040) // (ADC) ADC Channel Data Register 4</span></div>
<div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;<span class="preprocessor">#define AT91C_ADC_CDR1  (AT91_CAST(AT91_REG *)  0xFFFD8034) // (ADC) ADC Channel Data Register 1</span></div>
<div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="preprocessor">#define AT91C_ADC_LCDR  (AT91_CAST(AT91_REG *)  0xFFFD8020) // (ADC) ADC Last Converted Data Register</span></div>
<div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="preprocessor">#define AT91C_ADC_IDR   (AT91_CAST(AT91_REG *)  0xFFFD8028) // (ADC) ADC Interrupt Disable Register</span></div>
<div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="preprocessor">#define AT91C_ADC_CR    (AT91_CAST(AT91_REG *)  0xFFFD8000) // (ADC) ADC Control Register</span></div>
<div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="preprocessor">#define AT91C_ADC_CDR7  (AT91_CAST(AT91_REG *)  0xFFFD804C) // (ADC) ADC Channel Data Register 7</span></div>
<div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="preprocessor">#define AT91C_ADC_CDR6  (AT91_CAST(AT91_REG *)  0xFFFD8048) // (ADC) ADC Channel Data Register 6</span></div>
<div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="preprocessor">#define AT91C_ADC_IER   (AT91_CAST(AT91_REG *)  0xFFFD8024) // (ADC) ADC Interrupt Enable Register</span></div>
<div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<span class="preprocessor">#define AT91C_ADC_CHER  (AT91_CAST(AT91_REG *)  0xFFFD8010) // (ADC) ADC Channel Enable Register</span></div>
<div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="preprocessor">#define AT91C_ADC_CHSR  (AT91_CAST(AT91_REG *)  0xFFFD8018) // (ADC) ADC Channel Status Register</span></div>
<div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;<span class="preprocessor">#define AT91C_ADC_MR    (AT91_CAST(AT91_REG *)  0xFFFD8004) // (ADC) ADC Mode Register</span></div>
<div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;<span class="preprocessor">#define AT91C_ADC_IMR   (AT91_CAST(AT91_REG *)  0xFFFD802C) // (ADC) ADC Interrupt Mask Register</span></div>
<div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="comment">// ========== Register definition for PDC_SSC peripheral ==========</span></div>
<div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;<span class="preprocessor">#define AT91C_SSC_TNCR  (AT91_CAST(AT91_REG *)  0xFFFD411C) // (PDC_SSC) Transmit Next Counter Register</span></div>
<div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="preprocessor">#define AT91C_SSC_RPR   (AT91_CAST(AT91_REG *)  0xFFFD4100) // (PDC_SSC) Receive Pointer Register</span></div>
<div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="preprocessor">#define AT91C_SSC_RNCR  (AT91_CAST(AT91_REG *)  0xFFFD4114) // (PDC_SSC) Receive Next Counter Register</span></div>
<div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;<span class="preprocessor">#define AT91C_SSC_TPR   (AT91_CAST(AT91_REG *)  0xFFFD4108) // (PDC_SSC) Transmit Pointer Register</span></div>
<div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;<span class="preprocessor">#define AT91C_SSC_PTCR  (AT91_CAST(AT91_REG *)  0xFFFD4120) // (PDC_SSC) PDC Transfer Control Register</span></div>
<div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="preprocessor">#define AT91C_SSC_TCR   (AT91_CAST(AT91_REG *)  0xFFFD410C) // (PDC_SSC) Transmit Counter Register</span></div>
<div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;<span class="preprocessor">#define AT91C_SSC_RCR   (AT91_CAST(AT91_REG *)  0xFFFD4104) // (PDC_SSC) Receive Counter Register</span></div>
<div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;<span class="preprocessor">#define AT91C_SSC_RNPR  (AT91_CAST(AT91_REG *)  0xFFFD4110) // (PDC_SSC) Receive Next Pointer Register</span></div>
<div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;<span class="preprocessor">#define AT91C_SSC_TNPR  (AT91_CAST(AT91_REG *)  0xFFFD4118) // (PDC_SSC) Transmit Next Pointer Register</span></div>
<div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;<span class="preprocessor">#define AT91C_SSC_PTSR  (AT91_CAST(AT91_REG *)  0xFFFD4124) // (PDC_SSC) PDC Transfer Status Register</span></div>
<div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="comment">// ========== Register definition for SSC peripheral ==========</span></div>
<div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;<span class="preprocessor">#define AT91C_SSC_RHR   (AT91_CAST(AT91_REG *)  0xFFFD4020) // (SSC) Receive Holding Register</span></div>
<div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="preprocessor">#define AT91C_SSC_RSHR  (AT91_CAST(AT91_REG *)  0xFFFD4030) // (SSC) Receive Sync Holding Register</span></div>
<div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="preprocessor">#define AT91C_SSC_TFMR  (AT91_CAST(AT91_REG *)  0xFFFD401C) // (SSC) Transmit Frame Mode Register</span></div>
<div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="preprocessor">#define AT91C_SSC_IDR   (AT91_CAST(AT91_REG *)  0xFFFD4048) // (SSC) Interrupt Disable Register</span></div>
<div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;<span class="preprocessor">#define AT91C_SSC_THR   (AT91_CAST(AT91_REG *)  0xFFFD4024) // (SSC) Transmit Holding Register</span></div>
<div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;<span class="preprocessor">#define AT91C_SSC_RCMR  (AT91_CAST(AT91_REG *)  0xFFFD4010) // (SSC) Receive Clock ModeRegister</span></div>
<div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;<span class="preprocessor">#define AT91C_SSC_IER   (AT91_CAST(AT91_REG *)  0xFFFD4044) // (SSC) Interrupt Enable Register</span></div>
<div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="preprocessor">#define AT91C_SSC_TSHR  (AT91_CAST(AT91_REG *)  0xFFFD4034) // (SSC) Transmit Sync Holding Register</span></div>
<div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="preprocessor">#define AT91C_SSC_SR    (AT91_CAST(AT91_REG *)  0xFFFD4040) // (SSC) Status Register</span></div>
<div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="preprocessor">#define AT91C_SSC_CMR   (AT91_CAST(AT91_REG *)  0xFFFD4004) // (SSC) Clock Mode Register</span></div>
<div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="preprocessor">#define AT91C_SSC_TCMR  (AT91_CAST(AT91_REG *)  0xFFFD4018) // (SSC) Transmit Clock Mode Register</span></div>
<div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;<span class="preprocessor">#define AT91C_SSC_CR    (AT91_CAST(AT91_REG *)  0xFFFD4000) // (SSC) Control Register</span></div>
<div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;<span class="preprocessor">#define AT91C_SSC_IMR   (AT91_CAST(AT91_REG *)  0xFFFD404C) // (SSC) Interrupt Mask Register</span></div>
<div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;<span class="preprocessor">#define AT91C_SSC_RFMR  (AT91_CAST(AT91_REG *)  0xFFFD4014) // (SSC) Receive Frame Mode Register</span></div>
<div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;<span class="comment">// ========== Register definition for PDC_US1 peripheral ==========</span></div>
<div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;<span class="preprocessor">#define AT91C_US1_RNCR  (AT91_CAST(AT91_REG *)  0xFFFC4114) // (PDC_US1) Receive Next Counter Register</span></div>
<div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;<span class="preprocessor">#define AT91C_US1_PTCR  (AT91_CAST(AT91_REG *)  0xFFFC4120) // (PDC_US1) PDC Transfer Control Register</span></div>
<div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;<span class="preprocessor">#define AT91C_US1_TCR   (AT91_CAST(AT91_REG *)  0xFFFC410C) // (PDC_US1) Transmit Counter Register</span></div>
<div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;<span class="preprocessor">#define AT91C_US1_PTSR  (AT91_CAST(AT91_REG *)  0xFFFC4124) // (PDC_US1) PDC Transfer Status Register</span></div>
<div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;<span class="preprocessor">#define AT91C_US1_TNPR  (AT91_CAST(AT91_REG *)  0xFFFC4118) // (PDC_US1) Transmit Next Pointer Register</span></div>
<div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;<span class="preprocessor">#define AT91C_US1_RCR   (AT91_CAST(AT91_REG *)  0xFFFC4104) // (PDC_US1) Receive Counter Register</span></div>
<div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;<span class="preprocessor">#define AT91C_US1_RNPR  (AT91_CAST(AT91_REG *)  0xFFFC4110) // (PDC_US1) Receive Next Pointer Register</span></div>
<div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;<span class="preprocessor">#define AT91C_US1_RPR   (AT91_CAST(AT91_REG *)  0xFFFC4100) // (PDC_US1) Receive Pointer Register</span></div>
<div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;<span class="preprocessor">#define AT91C_US1_TNCR  (AT91_CAST(AT91_REG *)  0xFFFC411C) // (PDC_US1) Transmit Next Counter Register</span></div>
<div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;<span class="preprocessor">#define AT91C_US1_TPR   (AT91_CAST(AT91_REG *)  0xFFFC4108) // (PDC_US1) Transmit Pointer Register</span></div>
<div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;<span class="comment">// ========== Register definition for US1 peripheral ==========</span></div>
<div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;<span class="preprocessor">#define AT91C_US1_IF    (AT91_CAST(AT91_REG *)  0xFFFC404C) // (US1) IRDA_FILTER Register</span></div>
<div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;<span class="preprocessor">#define AT91C_US1_NER   (AT91_CAST(AT91_REG *)  0xFFFC4044) // (US1) Nb Errors Register</span></div>
<div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;<span class="preprocessor">#define AT91C_US1_RTOR  (AT91_CAST(AT91_REG *)  0xFFFC4024) // (US1) Receiver Time-out Register</span></div>
<div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;<span class="preprocessor">#define AT91C_US1_CSR   (AT91_CAST(AT91_REG *)  0xFFFC4014) // (US1) Channel Status Register</span></div>
<div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;<span class="preprocessor">#define AT91C_US1_IDR   (AT91_CAST(AT91_REG *)  0xFFFC400C) // (US1) Interrupt Disable Register</span></div>
<div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;<span class="preprocessor">#define AT91C_US1_IER   (AT91_CAST(AT91_REG *)  0xFFFC4008) // (US1) Interrupt Enable Register</span></div>
<div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;<span class="preprocessor">#define AT91C_US1_THR   (AT91_CAST(AT91_REG *)  0xFFFC401C) // (US1) Transmitter Holding Register</span></div>
<div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;<span class="preprocessor">#define AT91C_US1_TTGR  (AT91_CAST(AT91_REG *)  0xFFFC4028) // (US1) Transmitter Time-guard Register</span></div>
<div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;<span class="preprocessor">#define AT91C_US1_RHR   (AT91_CAST(AT91_REG *)  0xFFFC4018) // (US1) Receiver Holding Register</span></div>
<div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;<span class="preprocessor">#define AT91C_US1_BRGR  (AT91_CAST(AT91_REG *)  0xFFFC4020) // (US1) Baud Rate Generator Register</span></div>
<div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="preprocessor">#define AT91C_US1_IMR   (AT91_CAST(AT91_REG *)  0xFFFC4010) // (US1) Interrupt Mask Register</span></div>
<div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="preprocessor">#define AT91C_US1_FIDI  (AT91_CAST(AT91_REG *)  0xFFFC4040) // (US1) FI_DI_Ratio Register</span></div>
<div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;<span class="preprocessor">#define AT91C_US1_CR    (AT91_CAST(AT91_REG *)  0xFFFC4000) // (US1) Control Register</span></div>
<div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="preprocessor">#define AT91C_US1_MR    (AT91_CAST(AT91_REG *)  0xFFFC4004) // (US1) Mode Register</span></div>
<div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;<span class="comment">// ========== Register definition for PDC_US0 peripheral ==========</span></div>
<div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="preprocessor">#define AT91C_US0_TNPR  (AT91_CAST(AT91_REG *)  0xFFFC0118) // (PDC_US0) Transmit Next Pointer Register</span></div>
<div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;<span class="preprocessor">#define AT91C_US0_RNPR  (AT91_CAST(AT91_REG *)  0xFFFC0110) // (PDC_US0) Receive Next Pointer Register</span></div>
<div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;<span class="preprocessor">#define AT91C_US0_TCR   (AT91_CAST(AT91_REG *)  0xFFFC010C) // (PDC_US0) Transmit Counter Register</span></div>
<div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;<span class="preprocessor">#define AT91C_US0_PTCR  (AT91_CAST(AT91_REG *)  0xFFFC0120) // (PDC_US0) PDC Transfer Control Register</span></div>
<div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;<span class="preprocessor">#define AT91C_US0_PTSR  (AT91_CAST(AT91_REG *)  0xFFFC0124) // (PDC_US0) PDC Transfer Status Register</span></div>
<div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;<span class="preprocessor">#define AT91C_US0_TNCR  (AT91_CAST(AT91_REG *)  0xFFFC011C) // (PDC_US0) Transmit Next Counter Register</span></div>
<div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;<span class="preprocessor">#define AT91C_US0_TPR   (AT91_CAST(AT91_REG *)  0xFFFC0108) // (PDC_US0) Transmit Pointer Register</span></div>
<div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;<span class="preprocessor">#define AT91C_US0_RCR   (AT91_CAST(AT91_REG *)  0xFFFC0104) // (PDC_US0) Receive Counter Register</span></div>
<div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;<span class="preprocessor">#define AT91C_US0_RPR   (AT91_CAST(AT91_REG *)  0xFFFC0100) // (PDC_US0) Receive Pointer Register</span></div>
<div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;<span class="preprocessor">#define AT91C_US0_RNCR  (AT91_CAST(AT91_REG *)  0xFFFC0114) // (PDC_US0) Receive Next Counter Register</span></div>
<div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="comment">// ========== Register definition for US0 peripheral ==========</span></div>
<div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;<span class="preprocessor">#define AT91C_US0_BRGR  (AT91_CAST(AT91_REG *)  0xFFFC0020) // (US0) Baud Rate Generator Register</span></div>
<div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;<span class="preprocessor">#define AT91C_US0_NER   (AT91_CAST(AT91_REG *)  0xFFFC0044) // (US0) Nb Errors Register</span></div>
<div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;<span class="preprocessor">#define AT91C_US0_CR    (AT91_CAST(AT91_REG *)  0xFFFC0000) // (US0) Control Register</span></div>
<div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;<span class="preprocessor">#define AT91C_US0_IMR   (AT91_CAST(AT91_REG *)  0xFFFC0010) // (US0) Interrupt Mask Register</span></div>
<div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;<span class="preprocessor">#define AT91C_US0_FIDI  (AT91_CAST(AT91_REG *)  0xFFFC0040) // (US0) FI_DI_Ratio Register</span></div>
<div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;<span class="preprocessor">#define AT91C_US0_TTGR  (AT91_CAST(AT91_REG *)  0xFFFC0028) // (US0) Transmitter Time-guard Register</span></div>
<div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="preprocessor">#define AT91C_US0_MR    (AT91_CAST(AT91_REG *)  0xFFFC0004) // (US0) Mode Register</span></div>
<div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="preprocessor">#define AT91C_US0_RTOR  (AT91_CAST(AT91_REG *)  0xFFFC0024) // (US0) Receiver Time-out Register</span></div>
<div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="preprocessor">#define AT91C_US0_CSR   (AT91_CAST(AT91_REG *)  0xFFFC0014) // (US0) Channel Status Register</span></div>
<div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="preprocessor">#define AT91C_US0_RHR   (AT91_CAST(AT91_REG *)  0xFFFC0018) // (US0) Receiver Holding Register</span></div>
<div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="preprocessor">#define AT91C_US0_IDR   (AT91_CAST(AT91_REG *)  0xFFFC000C) // (US0) Interrupt Disable Register</span></div>
<div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="preprocessor">#define AT91C_US0_THR   (AT91_CAST(AT91_REG *)  0xFFFC001C) // (US0) Transmitter Holding Register</span></div>
<div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="preprocessor">#define AT91C_US0_IF    (AT91_CAST(AT91_REG *)  0xFFFC004C) // (US0) IRDA_FILTER Register</span></div>
<div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="preprocessor">#define AT91C_US0_IER   (AT91_CAST(AT91_REG *)  0xFFFC0008) // (US0) Interrupt Enable Register</span></div>
<div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="comment">// ========== Register definition for TWI peripheral ==========</span></div>
<div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;<span class="preprocessor">#define AT91C_TWI_IER   (AT91_CAST(AT91_REG *)  0xFFFB8024) // (TWI) Interrupt Enable Register</span></div>
<div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;<span class="preprocessor">#define AT91C_TWI_CR    (AT91_CAST(AT91_REG *)  0xFFFB8000) // (TWI) Control Register</span></div>
<div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="preprocessor">#define AT91C_TWI_SR    (AT91_CAST(AT91_REG *)  0xFFFB8020) // (TWI) Status Register</span></div>
<div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;<span class="preprocessor">#define AT91C_TWI_IMR   (AT91_CAST(AT91_REG *)  0xFFFB802C) // (TWI) Interrupt Mask Register</span></div>
<div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;<span class="preprocessor">#define AT91C_TWI_THR   (AT91_CAST(AT91_REG *)  0xFFFB8034) // (TWI) Transmit Holding Register</span></div>
<div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;<span class="preprocessor">#define AT91C_TWI_IDR   (AT91_CAST(AT91_REG *)  0xFFFB8028) // (TWI) Interrupt Disable Register</span></div>
<div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;<span class="preprocessor">#define AT91C_TWI_IADR  (AT91_CAST(AT91_REG *)  0xFFFB800C) // (TWI) Internal Address Register</span></div>
<div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;<span class="preprocessor">#define AT91C_TWI_MMR   (AT91_CAST(AT91_REG *)  0xFFFB8004) // (TWI) Master Mode Register</span></div>
<div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="preprocessor">#define AT91C_TWI_CWGR  (AT91_CAST(AT91_REG *)  0xFFFB8010) // (TWI) Clock Waveform Generator Register</span></div>
<div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;<span class="preprocessor">#define AT91C_TWI_RHR   (AT91_CAST(AT91_REG *)  0xFFFB8030) // (TWI) Receive Holding Register</span></div>
<div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;<span class="comment">// ========== Register definition for TC0 peripheral ==========</span></div>
<div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;<span class="preprocessor">#define AT91C_TC0_SR    (AT91_CAST(AT91_REG *)  0xFFFA0020) // (TC0) Status Register</span></div>
<div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;<span class="preprocessor">#define AT91C_TC0_RC    (AT91_CAST(AT91_REG *)  0xFFFA001C) // (TC0) Register C</span></div>
<div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;<span class="preprocessor">#define AT91C_TC0_RB    (AT91_CAST(AT91_REG *)  0xFFFA0018) // (TC0) Register B</span></div>
<div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;<span class="preprocessor">#define AT91C_TC0_CCR   (AT91_CAST(AT91_REG *)  0xFFFA0000) // (TC0) Channel Control Register</span></div>
<div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;<span class="preprocessor">#define AT91C_TC0_CMR   (AT91_CAST(AT91_REG *)  0xFFFA0004) // (TC0) Channel Mode Register (Capture Mode / Waveform Mode)</span></div>
<div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;<span class="preprocessor">#define AT91C_TC0_IER   (AT91_CAST(AT91_REG *)  0xFFFA0024) // (TC0) Interrupt Enable Register</span></div>
<div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;<span class="preprocessor">#define AT91C_TC0_RA    (AT91_CAST(AT91_REG *)  0xFFFA0014) // (TC0) Register A</span></div>
<div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="preprocessor">#define AT91C_TC0_IDR   (AT91_CAST(AT91_REG *)  0xFFFA0028) // (TC0) Interrupt Disable Register</span></div>
<div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="preprocessor">#define AT91C_TC0_CV    (AT91_CAST(AT91_REG *)  0xFFFA0010) // (TC0) Counter Value</span></div>
<div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;<span class="preprocessor">#define AT91C_TC0_IMR   (AT91_CAST(AT91_REG *)  0xFFFA002C) // (TC0) Interrupt Mask Register</span></div>
<div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;<span class="comment">// ========== Register definition for TC1 peripheral ==========</span></div>
<div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="preprocessor">#define AT91C_TC1_RB    (AT91_CAST(AT91_REG *)  0xFFFA0058) // (TC1) Register B</span></div>
<div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;<span class="preprocessor">#define AT91C_TC1_CCR   (AT91_CAST(AT91_REG *)  0xFFFA0040) // (TC1) Channel Control Register</span></div>
<div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;<span class="preprocessor">#define AT91C_TC1_IER   (AT91_CAST(AT91_REG *)  0xFFFA0064) // (TC1) Interrupt Enable Register</span></div>
<div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;<span class="preprocessor">#define AT91C_TC1_IDR   (AT91_CAST(AT91_REG *)  0xFFFA0068) // (TC1) Interrupt Disable Register</span></div>
<div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;<span class="preprocessor">#define AT91C_TC1_SR    (AT91_CAST(AT91_REG *)  0xFFFA0060) // (TC1) Status Register</span></div>
<div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;<span class="preprocessor">#define AT91C_TC1_CMR   (AT91_CAST(AT91_REG *)  0xFFFA0044) // (TC1) Channel Mode Register (Capture Mode / Waveform Mode)</span></div>
<div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;<span class="preprocessor">#define AT91C_TC1_RA    (AT91_CAST(AT91_REG *)  0xFFFA0054) // (TC1) Register A</span></div>
<div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<span class="preprocessor">#define AT91C_TC1_RC    (AT91_CAST(AT91_REG *)  0xFFFA005C) // (TC1) Register C</span></div>
<div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;<span class="preprocessor">#define AT91C_TC1_IMR   (AT91_CAST(AT91_REG *)  0xFFFA006C) // (TC1) Interrupt Mask Register</span></div>
<div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;<span class="preprocessor">#define AT91C_TC1_CV    (AT91_CAST(AT91_REG *)  0xFFFA0050) // (TC1) Counter Value</span></div>
<div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;<span class="comment">// ========== Register definition for TC2 peripheral ==========</span></div>
<div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;<span class="preprocessor">#define AT91C_TC2_CMR   (AT91_CAST(AT91_REG *)  0xFFFA0084) // (TC2) Channel Mode Register (Capture Mode / Waveform Mode)</span></div>
<div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;<span class="preprocessor">#define AT91C_TC2_CCR   (AT91_CAST(AT91_REG *)  0xFFFA0080) // (TC2) Channel Control Register</span></div>
<div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;<span class="preprocessor">#define AT91C_TC2_CV    (AT91_CAST(AT91_REG *)  0xFFFA0090) // (TC2) Counter Value</span></div>
<div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;<span class="preprocessor">#define AT91C_TC2_RA    (AT91_CAST(AT91_REG *)  0xFFFA0094) // (TC2) Register A</span></div>
<div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;<span class="preprocessor">#define AT91C_TC2_RB    (AT91_CAST(AT91_REG *)  0xFFFA0098) // (TC2) Register B</span></div>
<div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;<span class="preprocessor">#define AT91C_TC2_IDR   (AT91_CAST(AT91_REG *)  0xFFFA00A8) // (TC2) Interrupt Disable Register</span></div>
<div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;<span class="preprocessor">#define AT91C_TC2_IMR   (AT91_CAST(AT91_REG *)  0xFFFA00AC) // (TC2) Interrupt Mask Register</span></div>
<div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;<span class="preprocessor">#define AT91C_TC2_RC    (AT91_CAST(AT91_REG *)  0xFFFA009C) // (TC2) Register C</span></div>
<div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;<span class="preprocessor">#define AT91C_TC2_IER   (AT91_CAST(AT91_REG *)  0xFFFA00A4) // (TC2) Interrupt Enable Register</span></div>
<div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;<span class="preprocessor">#define AT91C_TC2_SR    (AT91_CAST(AT91_REG *)  0xFFFA00A0) // (TC2) Status Register</span></div>
<div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;<span class="comment">// ========== Register definition for TCB peripheral ==========</span></div>
<div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;<span class="preprocessor">#define AT91C_TCB_BMR   (AT91_CAST(AT91_REG *)  0xFFFA00C4) // (TCB) TC Block Mode Register</span></div>
<div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;<span class="preprocessor">#define AT91C_TCB_BCR   (AT91_CAST(AT91_REG *)  0xFFFA00C0) // (TCB) TC Block Control Register</span></div>
<div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;<span class="comment">// ========== Register definition for PWMC_CH3 peripheral ==========</span></div>
<div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH3_CUPDR (AT91_CAST(AT91_REG *)     0xFFFCC270) // (PWMC_CH3) Channel Update Register</span></div>
<div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH3_Reserved (AT91_CAST(AT91_REG *)  0xFFFCC274) // (PWMC_CH3) Reserved</span></div>
<div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH3_CPRDR (AT91_CAST(AT91_REG *)     0xFFFCC268) // (PWMC_CH3) Channel Period Register</span></div>
<div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH3_CDTYR (AT91_CAST(AT91_REG *)     0xFFFCC264) // (PWMC_CH3) Channel Duty Cycle Register</span></div>
<div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH3_CCNTR (AT91_CAST(AT91_REG *)     0xFFFCC26C) // (PWMC_CH3) Channel Counter Register</span></div>
<div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH3_CMR (AT91_CAST(AT91_REG *)   0xFFFCC260) // (PWMC_CH3) Channel Mode Register</span></div>
<div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="comment">// ========== Register definition for PWMC_CH2 peripheral ==========</span></div>
<div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH2_Reserved (AT91_CAST(AT91_REG *)  0xFFFCC254) // (PWMC_CH2) Reserved</span></div>
<div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH2_CMR (AT91_CAST(AT91_REG *)   0xFFFCC240) // (PWMC_CH2) Channel Mode Register</span></div>
<div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH2_CCNTR (AT91_CAST(AT91_REG *)     0xFFFCC24C) // (PWMC_CH2) Channel Counter Register</span></div>
<div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH2_CPRDR (AT91_CAST(AT91_REG *)     0xFFFCC248) // (PWMC_CH2) Channel Period Register</span></div>
<div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH2_CUPDR (AT91_CAST(AT91_REG *)     0xFFFCC250) // (PWMC_CH2) Channel Update Register</span></div>
<div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH2_CDTYR (AT91_CAST(AT91_REG *)     0xFFFCC244) // (PWMC_CH2) Channel Duty Cycle Register</span></div>
<div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;<span class="comment">// ========== Register definition for PWMC_CH1 peripheral ==========</span></div>
<div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH1_Reserved (AT91_CAST(AT91_REG *)  0xFFFCC234) // (PWMC_CH1) Reserved</span></div>
<div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH1_CUPDR (AT91_CAST(AT91_REG *)     0xFFFCC230) // (PWMC_CH1) Channel Update Register</span></div>
<div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH1_CPRDR (AT91_CAST(AT91_REG *)     0xFFFCC228) // (PWMC_CH1) Channel Period Register</span></div>
<div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH1_CCNTR (AT91_CAST(AT91_REG *)     0xFFFCC22C) // (PWMC_CH1) Channel Counter Register</span></div>
<div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH1_CDTYR (AT91_CAST(AT91_REG *)     0xFFFCC224) // (PWMC_CH1) Channel Duty Cycle Register</span></div>
<div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH1_CMR (AT91_CAST(AT91_REG *)   0xFFFCC220) // (PWMC_CH1) Channel Mode Register</span></div>
<div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;<span class="comment">// ========== Register definition for PWMC_CH0 peripheral ==========</span></div>
<div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH0_Reserved (AT91_CAST(AT91_REG *)  0xFFFCC214) // (PWMC_CH0) Reserved</span></div>
<div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH0_CPRDR (AT91_CAST(AT91_REG *)     0xFFFCC208) // (PWMC_CH0) Channel Period Register</span></div>
<div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH0_CDTYR (AT91_CAST(AT91_REG *)     0xFFFCC204) // (PWMC_CH0) Channel Duty Cycle Register</span></div>
<div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH0_CMR (AT91_CAST(AT91_REG *)   0xFFFCC200) // (PWMC_CH0) Channel Mode Register</span></div>
<div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH0_CUPDR (AT91_CAST(AT91_REG *)     0xFFFCC210) // (PWMC_CH0) Channel Update Register</span></div>
<div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH0_CCNTR (AT91_CAST(AT91_REG *)     0xFFFCC20C) // (PWMC_CH0) Channel Counter Register</span></div>
<div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="comment">// ========== Register definition for PWMC peripheral ==========</span></div>
<div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;<span class="preprocessor">#define AT91C_PWMC_IDR  (AT91_CAST(AT91_REG *)  0xFFFCC014) // (PWMC) PWMC Interrupt Disable Register</span></div>
<div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;<span class="preprocessor">#define AT91C_PWMC_DIS  (AT91_CAST(AT91_REG *)  0xFFFCC008) // (PWMC) PWMC Disable Register</span></div>
<div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;<span class="preprocessor">#define AT91C_PWMC_IER  (AT91_CAST(AT91_REG *)  0xFFFCC010) // (PWMC) PWMC Interrupt Enable Register</span></div>
<div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;<span class="preprocessor">#define AT91C_PWMC_VR   (AT91_CAST(AT91_REG *)  0xFFFCC0FC) // (PWMC) PWMC Version Register</span></div>
<div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;<span class="preprocessor">#define AT91C_PWMC_ISR  (AT91_CAST(AT91_REG *)  0xFFFCC01C) // (PWMC) PWMC Interrupt Status Register</span></div>
<div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;<span class="preprocessor">#define AT91C_PWMC_SR   (AT91_CAST(AT91_REG *)  0xFFFCC00C) // (PWMC) PWMC Status Register</span></div>
<div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;<span class="preprocessor">#define AT91C_PWMC_IMR  (AT91_CAST(AT91_REG *)  0xFFFCC018) // (PWMC) PWMC Interrupt Mask Register</span></div>
<div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;<span class="preprocessor">#define AT91C_PWMC_MR   (AT91_CAST(AT91_REG *)  0xFFFCC000) // (PWMC) PWMC Mode Register</span></div>
<div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="preprocessor">#define AT91C_PWMC_ENA  (AT91_CAST(AT91_REG *)  0xFFFCC004) // (PWMC) PWMC Enable Register</span></div>
<div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;<span class="comment">// ========== Register definition for UDP peripheral ==========</span></div>
<div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="preprocessor">#define AT91C_UDP_IMR   (AT91_CAST(AT91_REG *)  0xFFFB0018) // (UDP) Interrupt Mask Register</span></div>
<div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;<span class="preprocessor">#define AT91C_UDP_FADDR (AT91_CAST(AT91_REG *)  0xFFFB0008) // (UDP) Function Address Register</span></div>
<div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;<span class="preprocessor">#define AT91C_UDP_NUM   (AT91_CAST(AT91_REG *)  0xFFFB0000) // (UDP) Frame Number Register</span></div>
<div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;<span class="preprocessor">#define AT91C_UDP_FDR   (AT91_CAST(AT91_REG *)  0xFFFB0050) // (UDP) Endpoint FIFO Data Register</span></div>
<div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="preprocessor">#define AT91C_UDP_ISR   (AT91_CAST(AT91_REG *)  0xFFFB001C) // (UDP) Interrupt Status Register</span></div>
<div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;<span class="preprocessor">#define AT91C_UDP_CSR   (AT91_CAST(AT91_REG *)  0xFFFB0030) // (UDP) Endpoint Control and Status Register</span></div>
<div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;<span class="preprocessor">#define AT91C_UDP_IDR   (AT91_CAST(AT91_REG *)  0xFFFB0014) // (UDP) Interrupt Disable Register</span></div>
<div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;<span class="preprocessor">#define AT91C_UDP_ICR   (AT91_CAST(AT91_REG *)  0xFFFB0020) // (UDP) Interrupt Clear Register</span></div>
<div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;<span class="preprocessor">#define AT91C_UDP_RSTEP (AT91_CAST(AT91_REG *)  0xFFFB0028) // (UDP) Reset Endpoint Register</span></div>
<div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="preprocessor">#define AT91C_UDP_TXVC  (AT91_CAST(AT91_REG *)  0xFFFB0074) // (UDP) Transceiver Control Register</span></div>
<div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="preprocessor">#define AT91C_UDP_GLBSTATE (AT91_CAST(AT91_REG *)   0xFFFB0004) // (UDP) Global State Register</span></div>
<div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="preprocessor">#define AT91C_UDP_IER   (AT91_CAST(AT91_REG *)  0xFFFB0010) // (UDP) Interrupt Enable Register</span></div>
<div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160; </div>
<div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;<span class="comment">//               PIO DEFINITIONS FOR AT91SAM7S128</span></div>
<div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="preprocessor">#define AT91C_PIO_PA0        (1 &lt;&lt;  0) // Pin Controlled by PA0</span></div>
<div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;<span class="preprocessor">#define AT91C_PA0_PWM0     (AT91C_PIO_PA0) //  PWM Channel 0</span></div>
<div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;<span class="preprocessor">#define AT91C_PA0_TIOA0    (AT91C_PIO_PA0) //  Timer Counter 0 Multipurpose Timer I/O Pin A</span></div>
<div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;<span class="preprocessor">#define AT91C_PIO_PA1        (1 &lt;&lt;  1) // Pin Controlled by PA1</span></div>
<div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;<span class="preprocessor">#define AT91C_PA1_PWM1     (AT91C_PIO_PA1) //  PWM Channel 1</span></div>
<div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;<span class="preprocessor">#define AT91C_PA1_TIOB0    (AT91C_PIO_PA1) //  Timer Counter 0 Multipurpose Timer I/O Pin B</span></div>
<div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="preprocessor">#define AT91C_PIO_PA10       (1 &lt;&lt; 10) // Pin Controlled by PA10</span></div>
<div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;<span class="preprocessor">#define AT91C_PA10_DTXD     (AT91C_PIO_PA10) //  DBGU Debug Transmit Data</span></div>
<div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="preprocessor">#define AT91C_PA10_NPCS2    (AT91C_PIO_PA10) //  SPI Peripheral Chip Select 2</span></div>
<div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="preprocessor">#define AT91C_PIO_PA11       (1 &lt;&lt; 11) // Pin Controlled by PA11</span></div>
<div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;<span class="preprocessor">#define AT91C_PA11_NPCS0    (AT91C_PIO_PA11) //  SPI Peripheral Chip Select 0</span></div>
<div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;<span class="preprocessor">#define AT91C_PA11_PWM0     (AT91C_PIO_PA11) //  PWM Channel 0</span></div>
<div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;<span class="preprocessor">#define AT91C_PIO_PA12       (1 &lt;&lt; 12) // Pin Controlled by PA12</span></div>
<div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;<span class="preprocessor">#define AT91C_PA12_MISO     (AT91C_PIO_PA12) //  SPI Master In Slave</span></div>
<div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="preprocessor">#define AT91C_PA12_PWM1     (AT91C_PIO_PA12) //  PWM Channel 1</span></div>
<div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;<span class="preprocessor">#define AT91C_PIO_PA13       (1 &lt;&lt; 13) // Pin Controlled by PA13</span></div>
<div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;<span class="preprocessor">#define AT91C_PA13_MOSI     (AT91C_PIO_PA13) //  SPI Master Out Slave</span></div>
<div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;<span class="preprocessor">#define AT91C_PA13_PWM2     (AT91C_PIO_PA13) //  PWM Channel 2</span></div>
<div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;<span class="preprocessor">#define AT91C_PIO_PA14       (1 &lt;&lt; 14) // Pin Controlled by PA14</span></div>
<div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;<span class="preprocessor">#define AT91C_PA14_SPCK     (AT91C_PIO_PA14) //  SPI Serial Clock</span></div>
<div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;<span class="preprocessor">#define AT91C_PA14_PWM3     (AT91C_PIO_PA14) //  PWM Channel 3</span></div>
<div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;<span class="preprocessor">#define AT91C_PIO_PA15       (1 &lt;&lt; 15) // Pin Controlled by PA15</span></div>
<div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;<span class="preprocessor">#define AT91C_PA15_TF       (AT91C_PIO_PA15) //  SSC Transmit Frame Sync</span></div>
<div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="preprocessor">#define AT91C_PA15_TIOA1    (AT91C_PIO_PA15) //  Timer Counter 1 Multipurpose Timer I/O Pin A</span></div>
<div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="preprocessor">#define AT91C_PIO_PA16       (1 &lt;&lt; 16) // Pin Controlled by PA16</span></div>
<div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;<span class="preprocessor">#define AT91C_PA16_TK       (AT91C_PIO_PA16) //  SSC Transmit Clock</span></div>
<div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;<span class="preprocessor">#define AT91C_PA16_TIOB1    (AT91C_PIO_PA16) //  Timer Counter 1 Multipurpose Timer I/O Pin B</span></div>
<div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;<span class="preprocessor">#define AT91C_PIO_PA17       (1 &lt;&lt; 17) // Pin Controlled by PA17</span></div>
<div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;<span class="preprocessor">#define AT91C_PA17_TD       (AT91C_PIO_PA17) //  SSC Transmit data</span></div>
<div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;<span class="preprocessor">#define AT91C_PA17_PCK1     (AT91C_PIO_PA17) //  PMC Programmable Clock Output 1</span></div>
<div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;<span class="preprocessor">#define AT91C_PIO_PA18       (1 &lt;&lt; 18) // Pin Controlled by PA18</span></div>
<div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;<span class="preprocessor">#define AT91C_PA18_RD       (AT91C_PIO_PA18) //  SSC Receive Data</span></div>
<div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;<span class="preprocessor">#define AT91C_PA18_PCK2     (AT91C_PIO_PA18) //  PMC Programmable Clock Output 2</span></div>
<div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;<span class="preprocessor">#define AT91C_PIO_PA19       (1 &lt;&lt; 19) // Pin Controlled by PA19</span></div>
<div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="preprocessor">#define AT91C_PA19_RK       (AT91C_PIO_PA19) //  SSC Receive Clock</span></div>
<div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;<span class="preprocessor">#define AT91C_PA19_FIQ      (AT91C_PIO_PA19) //  AIC Fast Interrupt Input</span></div>
<div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;<span class="preprocessor">#define AT91C_PIO_PA2        (1 &lt;&lt;  2) // Pin Controlled by PA2</span></div>
<div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;<span class="preprocessor">#define AT91C_PA2_PWM2     (AT91C_PIO_PA2) //  PWM Channel 2</span></div>
<div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;<span class="preprocessor">#define AT91C_PA2_SCK0     (AT91C_PIO_PA2) //  USART 0 Serial Clock</span></div>
<div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;<span class="preprocessor">#define AT91C_PIO_PA20       (1 &lt;&lt; 20) // Pin Controlled by PA20</span></div>
<div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;<span class="preprocessor">#define AT91C_PA20_RF       (AT91C_PIO_PA20) //  SSC Receive Frame Sync</span></div>
<div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;<span class="preprocessor">#define AT91C_PA20_IRQ0     (AT91C_PIO_PA20) //  External Interrupt 0</span></div>
<div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;<span class="preprocessor">#define AT91C_PIO_PA21       (1 &lt;&lt; 21) // Pin Controlled by PA21</span></div>
<div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;<span class="preprocessor">#define AT91C_PA21_RXD1     (AT91C_PIO_PA21) //  USART 1 Receive Data</span></div>
<div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;<span class="preprocessor">#define AT91C_PA21_PCK1     (AT91C_PIO_PA21) //  PMC Programmable Clock Output 1</span></div>
<div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;<span class="preprocessor">#define AT91C_PIO_PA22       (1 &lt;&lt; 22) // Pin Controlled by PA22</span></div>
<div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;<span class="preprocessor">#define AT91C_PA22_TXD1     (AT91C_PIO_PA22) //  USART 1 Transmit Data</span></div>
<div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<span class="preprocessor">#define AT91C_PA22_NPCS3    (AT91C_PIO_PA22) //  SPI Peripheral Chip Select 3</span></div>
<div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;<span class="preprocessor">#define AT91C_PIO_PA23       (1 &lt;&lt; 23) // Pin Controlled by PA23</span></div>
<div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;<span class="preprocessor">#define AT91C_PA23_SCK1     (AT91C_PIO_PA23) //  USART 1 Serial Clock</span></div>
<div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;<span class="preprocessor">#define AT91C_PA23_PWM0     (AT91C_PIO_PA23) //  PWM Channel 0</span></div>
<div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;<span class="preprocessor">#define AT91C_PIO_PA24       (1 &lt;&lt; 24) // Pin Controlled by PA24</span></div>
<div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;<span class="preprocessor">#define AT91C_PA24_RTS1     (AT91C_PIO_PA24) //  USART 1 Ready To Send</span></div>
<div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="preprocessor">#define AT91C_PA24_PWM1     (AT91C_PIO_PA24) //  PWM Channel 1</span></div>
<div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;<span class="preprocessor">#define AT91C_PIO_PA25       (1 &lt;&lt; 25) // Pin Controlled by PA25</span></div>
<div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;<span class="preprocessor">#define AT91C_PA25_CTS1     (AT91C_PIO_PA25) //  USART 1 Clear To Send</span></div>
<div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;<span class="preprocessor">#define AT91C_PA25_PWM2     (AT91C_PIO_PA25) //  PWM Channel 2</span></div>
<div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;<span class="preprocessor">#define AT91C_PIO_PA26       (1 &lt;&lt; 26) // Pin Controlled by PA26</span></div>
<div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;<span class="preprocessor">#define AT91C_PA26_DCD1     (AT91C_PIO_PA26) //  USART 1 Data Carrier Detect</span></div>
<div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;<span class="preprocessor">#define AT91C_PA26_TIOA2    (AT91C_PIO_PA26) //  Timer Counter 2 Multipurpose Timer I/O Pin A</span></div>
<div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;<span class="preprocessor">#define AT91C_PIO_PA27       (1 &lt;&lt; 27) // Pin Controlled by PA27</span></div>
<div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;<span class="preprocessor">#define AT91C_PA27_DTR1     (AT91C_PIO_PA27) //  USART 1 Data Terminal ready</span></div>
<div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;<span class="preprocessor">#define AT91C_PA27_TIOB2    (AT91C_PIO_PA27) //  Timer Counter 2 Multipurpose Timer I/O Pin B</span></div>
<div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="preprocessor">#define AT91C_PIO_PA28       (1 &lt;&lt; 28) // Pin Controlled by PA28</span></div>
<div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="preprocessor">#define AT91C_PA28_DSR1     (AT91C_PIO_PA28) //  USART 1 Data Set ready</span></div>
<div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;<span class="preprocessor">#define AT91C_PA28_TCLK1    (AT91C_PIO_PA28) //  Timer Counter 1 external clock input</span></div>
<div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;<span class="preprocessor">#define AT91C_PIO_PA29       (1 &lt;&lt; 29) // Pin Controlled by PA29</span></div>
<div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="preprocessor">#define AT91C_PA29_RI1      (AT91C_PIO_PA29) //  USART 1 Ring Indicator</span></div>
<div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;<span class="preprocessor">#define AT91C_PA29_TCLK2    (AT91C_PIO_PA29) //  Timer Counter 2 external clock input</span></div>
<div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;<span class="preprocessor">#define AT91C_PIO_PA3        (1 &lt;&lt;  3) // Pin Controlled by PA3</span></div>
<div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;<span class="preprocessor">#define AT91C_PA3_TWD      (AT91C_PIO_PA3) //  TWI Two-wire Serial Data</span></div>
<div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;<span class="preprocessor">#define AT91C_PA3_NPCS3    (AT91C_PIO_PA3) //  SPI Peripheral Chip Select 3</span></div>
<div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;<span class="preprocessor">#define AT91C_PIO_PA30       (1 &lt;&lt; 30) // Pin Controlled by PA30</span></div>
<div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;<span class="preprocessor">#define AT91C_PA30_IRQ1     (AT91C_PIO_PA30) //  External Interrupt 1</span></div>
<div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;<span class="preprocessor">#define AT91C_PA30_NPCS2    (AT91C_PIO_PA30) //  SPI Peripheral Chip Select 2</span></div>
<div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;<span class="preprocessor">#define AT91C_PIO_PA31       (1 &lt;&lt; 31) // Pin Controlled by PA31</span></div>
<div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;<span class="preprocessor">#define AT91C_PA31_NPCS1    (AT91C_PIO_PA31) //  SPI Peripheral Chip Select 1</span></div>
<div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;<span class="preprocessor">#define AT91C_PA31_PCK2     (AT91C_PIO_PA31) //  PMC Programmable Clock Output 2</span></div>
<div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;<span class="preprocessor">#define AT91C_PIO_PA4        (1 &lt;&lt;  4) // Pin Controlled by PA4</span></div>
<div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;<span class="preprocessor">#define AT91C_PA4_TWCK     (AT91C_PIO_PA4) //  TWI Two-wire Serial Clock</span></div>
<div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;<span class="preprocessor">#define AT91C_PA4_TCLK0    (AT91C_PIO_PA4) //  Timer Counter 0 external clock input</span></div>
<div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;<span class="preprocessor">#define AT91C_PIO_PA5        (1 &lt;&lt;  5) // Pin Controlled by PA5</span></div>
<div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;<span class="preprocessor">#define AT91C_PA5_RXD0     (AT91C_PIO_PA5) //  USART 0 Receive Data</span></div>
<div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;<span class="preprocessor">#define AT91C_PA5_NPCS3    (AT91C_PIO_PA5) //  SPI Peripheral Chip Select 3</span></div>
<div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;<span class="preprocessor">#define AT91C_PIO_PA6        (1 &lt;&lt;  6) // Pin Controlled by PA6</span></div>
<div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;<span class="preprocessor">#define AT91C_PA6_TXD0     (AT91C_PIO_PA6) //  USART 0 Transmit Data</span></div>
<div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="preprocessor">#define AT91C_PA6_PCK0     (AT91C_PIO_PA6) //  PMC Programmable Clock Output 0</span></div>
<div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;<span class="preprocessor">#define AT91C_PIO_PA7        (1 &lt;&lt;  7) // Pin Controlled by PA7</span></div>
<div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;<span class="preprocessor">#define AT91C_PA7_RTS0     (AT91C_PIO_PA7) //  USART 0 Ready To Send</span></div>
<div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;<span class="preprocessor">#define AT91C_PA7_PWM3     (AT91C_PIO_PA7) //  PWM Channel 3</span></div>
<div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;<span class="preprocessor">#define AT91C_PIO_PA8        (1 &lt;&lt;  8) // Pin Controlled by PA8</span></div>
<div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;<span class="preprocessor">#define AT91C_PA8_CTS0     (AT91C_PIO_PA8) //  USART 0 Clear To Send</span></div>
<div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;<span class="preprocessor">#define AT91C_PA8_ADTRG    (AT91C_PIO_PA8) //  ADC External Trigger</span></div>
<div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;<span class="preprocessor">#define AT91C_PIO_PA9        (1 &lt;&lt;  9) // Pin Controlled by PA9</span></div>
<div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;<span class="preprocessor">#define AT91C_PA9_DRXD     (AT91C_PIO_PA9) //  DBGU Debug Receive Data</span></div>
<div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;<span class="preprocessor">#define AT91C_PA9_NPCS1    (AT91C_PIO_PA9) //  SPI Peripheral Chip Select 1</span></div>
<div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160; </div>
<div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;<span class="comment">//               PERIPHERAL ID DEFINITIONS FOR AT91SAM7S128</span></div>
<div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;<span class="preprocessor">#define AT91C_ID_FIQ    ( 0) // Advanced Interrupt Controller (FIQ)</span></div>
<div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;<span class="preprocessor">#define AT91C_ID_SYS    ( 1) // System Peripheral</span></div>
<div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;<span class="preprocessor">#define AT91C_ID_PIOA   ( 2) // Parallel IO Controller</span></div>
<div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;<span class="preprocessor">#define AT91C_ID_3_Reserved ( 3) // Reserved</span></div>
<div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;<span class="preprocessor">#define AT91C_ID_ADC    ( 4) // Analog-to-Digital Converter</span></div>
<div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<span class="preprocessor">#define AT91C_ID_SPI    ( 5) // Serial Peripheral Interface</span></div>
<div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;<span class="preprocessor">#define AT91C_ID_US0    ( 6) // USART 0</span></div>
<div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="preprocessor">#define AT91C_ID_US1    ( 7) // USART 1</span></div>
<div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;<span class="preprocessor">#define AT91C_ID_SSC    ( 8) // Serial Synchronous Controller</span></div>
<div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;<span class="preprocessor">#define AT91C_ID_TWI    ( 9) // Two-Wire Interface</span></div>
<div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;<span class="preprocessor">#define AT91C_ID_PWMC   (10) // PWM Controller</span></div>
<div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;<span class="preprocessor">#define AT91C_ID_UDP    (11) // USB Device Port</span></div>
<div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;<span class="preprocessor">#define AT91C_ID_TC0    (12) // Timer Counter 0</span></div>
<div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;<span class="preprocessor">#define AT91C_ID_TC1    (13) // Timer Counter 1</span></div>
<div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;<span class="preprocessor">#define AT91C_ID_TC2    (14) // Timer Counter 2</span></div>
<div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;<span class="preprocessor">#define AT91C_ID_15_Reserved (15) // Reserved</span></div>
<div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;<span class="preprocessor">#define AT91C_ID_16_Reserved (16) // Reserved</span></div>
<div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;<span class="preprocessor">#define AT91C_ID_17_Reserved (17) // Reserved</span></div>
<div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;<span class="preprocessor">#define AT91C_ID_18_Reserved (18) // Reserved</span></div>
<div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;<span class="preprocessor">#define AT91C_ID_19_Reserved (19) // Reserved</span></div>
<div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;<span class="preprocessor">#define AT91C_ID_20_Reserved (20) // Reserved</span></div>
<div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;<span class="preprocessor">#define AT91C_ID_21_Reserved (21) // Reserved</span></div>
<div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;<span class="preprocessor">#define AT91C_ID_22_Reserved (22) // Reserved</span></div>
<div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;<span class="preprocessor">#define AT91C_ID_23_Reserved (23) // Reserved</span></div>
<div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;<span class="preprocessor">#define AT91C_ID_24_Reserved (24) // Reserved</span></div>
<div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;<span class="preprocessor">#define AT91C_ID_25_Reserved (25) // Reserved</span></div>
<div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;<span class="preprocessor">#define AT91C_ID_26_Reserved (26) // Reserved</span></div>
<div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;<span class="preprocessor">#define AT91C_ID_27_Reserved (27) // Reserved</span></div>
<div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;<span class="preprocessor">#define AT91C_ID_28_Reserved (28) // Reserved</span></div>
<div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;<span class="preprocessor">#define AT91C_ID_29_Reserved (29) // Reserved</span></div>
<div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;<span class="preprocessor">#define AT91C_ID_IRQ0   (30) // Advanced Interrupt Controller (IRQ0)</span></div>
<div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;<span class="preprocessor">#define AT91C_ID_IRQ1   (31) // Advanced Interrupt Controller (IRQ1)</span></div>
<div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;<span class="preprocessor">#define AT91C_ALL_INT   (0xC0007FF7) // ALL VALID INTERRUPTS</span></div>
<div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160; </div>
<div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;<span class="comment">//               BASE ADDRESS DEFINITIONS FOR AT91SAM7S128</span></div>
<div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;<span class="preprocessor">#define AT91C_BASE_SYS       (AT91_CAST(AT91PS_SYS)     0xFFFFF000) // (SYS) Base Address</span></div>
<div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;<span class="preprocessor">#define AT91C_BASE_AIC       (AT91_CAST(AT91PS_AIC)     0xFFFFF000) // (AIC) Base Address</span></div>
<div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;<span class="preprocessor">#define AT91C_BASE_PDC_DBGU  (AT91_CAST(AT91PS_PDC)     0xFFFFF300) // (PDC_DBGU) Base Address</span></div>
<div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;<span class="preprocessor">#define AT91C_BASE_DBGU      (AT91_CAST(AT91PS_DBGU)    0xFFFFF200) // (DBGU) Base Address</span></div>
<div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;<span class="preprocessor">#define AT91C_BASE_PIOA      (AT91_CAST(AT91PS_PIO)     0xFFFFF400) // (PIOA) Base Address</span></div>
<div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="preprocessor">#define AT91C_BASE_CKGR      (AT91_CAST(AT91PS_CKGR)    0xFFFFFC20) // (CKGR) Base Address</span></div>
<div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;<span class="preprocessor">#define AT91C_BASE_PMC       (AT91_CAST(AT91PS_PMC)     0xFFFFFC00) // (PMC) Base Address</span></div>
<div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;<span class="preprocessor">#define AT91C_BASE_RSTC      (AT91_CAST(AT91PS_RSTC)    0xFFFFFD00) // (RSTC) Base Address</span></div>
<div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;<span class="preprocessor">#define AT91C_BASE_RTTC      (AT91_CAST(AT91PS_RTTC)    0xFFFFFD20) // (RTTC) Base Address</span></div>
<div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;<span class="preprocessor">#define AT91C_BASE_PITC      (AT91_CAST(AT91PS_PITC)    0xFFFFFD30) // (PITC) Base Address</span></div>
<div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;<span class="preprocessor">#define AT91C_BASE_WDTC      (AT91_CAST(AT91PS_WDTC)    0xFFFFFD40) // (WDTC) Base Address</span></div>
<div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;<span class="preprocessor">#define AT91C_BASE_VREG      (AT91_CAST(AT91PS_VREG)    0xFFFFFD60) // (VREG) Base Address</span></div>
<div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;<span class="preprocessor">#define AT91C_BASE_MC        (AT91_CAST(AT91PS_MC)  0xFFFFFF00) // (MC) Base Address</span></div>
<div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;<span class="preprocessor">#define AT91C_BASE_PDC_SPI   (AT91_CAST(AT91PS_PDC)     0xFFFE0100) // (PDC_SPI) Base Address</span></div>
<div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;<span class="preprocessor">#define AT91C_BASE_SPI       (AT91_CAST(AT91PS_SPI)     0xFFFE0000) // (SPI) Base Address</span></div>
<div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;<span class="preprocessor">#define AT91C_BASE_PDC_ADC   (AT91_CAST(AT91PS_PDC)     0xFFFD8100) // (PDC_ADC) Base Address</span></div>
<div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="preprocessor">#define AT91C_BASE_ADC       (AT91_CAST(AT91PS_ADC)     0xFFFD8000) // (ADC) Base Address</span></div>
<div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;<span class="preprocessor">#define AT91C_BASE_PDC_SSC   (AT91_CAST(AT91PS_PDC)     0xFFFD4100) // (PDC_SSC) Base Address</span></div>
<div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;<span class="preprocessor">#define AT91C_BASE_SSC       (AT91_CAST(AT91PS_SSC)     0xFFFD4000) // (SSC) Base Address</span></div>
<div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;<span class="preprocessor">#define AT91C_BASE_PDC_US1   (AT91_CAST(AT91PS_PDC)     0xFFFC4100) // (PDC_US1) Base Address</span></div>
<div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;<span class="preprocessor">#define AT91C_BASE_US1       (AT91_CAST(AT91PS_USART)   0xFFFC4000) // (US1) Base Address</span></div>
<div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;<span class="preprocessor">#define AT91C_BASE_PDC_US0   (AT91_CAST(AT91PS_PDC)     0xFFFC0100) // (PDC_US0) Base Address</span></div>
<div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;<span class="preprocessor">#define AT91C_BASE_US0       (AT91_CAST(AT91PS_USART)   0xFFFC0000) // (US0) Base Address</span></div>
<div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;<span class="preprocessor">#define AT91C_BASE_TWI       (AT91_CAST(AT91PS_TWI)     0xFFFB8000) // (TWI) Base Address</span></div>
<div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;<span class="preprocessor">#define AT91C_BASE_TC0       (AT91_CAST(AT91PS_TC)  0xFFFA0000) // (TC0) Base Address</span></div>
<div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="preprocessor">#define AT91C_BASE_TC1       (AT91_CAST(AT91PS_TC)  0xFFFA0040) // (TC1) Base Address</span></div>
<div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;<span class="preprocessor">#define AT91C_BASE_TC2       (AT91_CAST(AT91PS_TC)  0xFFFA0080) // (TC2) Base Address</span></div>
<div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;<span class="preprocessor">#define AT91C_BASE_TCB       (AT91_CAST(AT91PS_TCB)     0xFFFA0000) // (TCB) Base Address</span></div>
<div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;<span class="preprocessor">#define AT91C_BASE_PWMC_CH3  (AT91_CAST(AT91PS_PWMC_CH)     0xFFFCC260) // (PWMC_CH3) Base Address</span></div>
<div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;<span class="preprocessor">#define AT91C_BASE_PWMC_CH2  (AT91_CAST(AT91PS_PWMC_CH)     0xFFFCC240) // (PWMC_CH2) Base Address</span></div>
<div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;<span class="preprocessor">#define AT91C_BASE_PWMC_CH1  (AT91_CAST(AT91PS_PWMC_CH)     0xFFFCC220) // (PWMC_CH1) Base Address</span></div>
<div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;<span class="preprocessor">#define AT91C_BASE_PWMC_CH0  (AT91_CAST(AT91PS_PWMC_CH)     0xFFFCC200) // (PWMC_CH0) Base Address</span></div>
<div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;<span class="preprocessor">#define AT91C_BASE_PWMC      (AT91_CAST(AT91PS_PWMC)    0xFFFCC000) // (PWMC) Base Address</span></div>
<div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;<span class="preprocessor">#define AT91C_BASE_UDP       (AT91_CAST(AT91PS_UDP)     0xFFFB0000) // (UDP) Base Address</span></div>
<div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160; </div>
<div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;<span class="comment">//               MEMORY MAPPING DEFINITIONS FOR AT91SAM7S128</span></div>
<div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;<span class="comment">// ISRAM</span></div>
<div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;<span class="preprocessor">#define AT91C_ISRAM  (0x00200000) // Internal SRAM base address</span></div>
<div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;<span class="preprocessor">#define AT91C_ISRAM_SIZE     (0x00008000) // Internal SRAM size in byte (32 Kbytes)</span></div>
<div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;<span class="comment">// IFLASH</span></div>
<div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;<span class="preprocessor">#define AT91C_IFLASH     (0x00100000) // Internal FLASH base address</span></div>
<div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;<span class="preprocessor">#define AT91C_IFLASH_SIZE    (0x00020000) // Internal FLASH size in byte (128 Kbytes)</span></div>
<div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;<span class="preprocessor">#define AT91C_IFLASH_PAGE_SIZE   (256) // Internal FLASH Page Size: 256 bytes</span></div>
<div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;<span class="preprocessor">#define AT91C_IFLASH_LOCK_REGION_SIZE    (16384) // Internal FLASH Lock Region Size: 16 Kbytes</span></div>
<div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;<span class="preprocessor">#define AT91C_IFLASH_NB_OF_PAGES     (512) // Internal FLASH Number of Pages: 512 bytes</span></div>
<div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;<span class="preprocessor">#define AT91C_IFLASH_NB_OF_LOCK_BITS     (8) // Internal FLASH Number of Lock Bits: 8 bytes</span></div>
<div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160; </div>
<div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="astruct__AT91S__PWMC__CH_html"><div class="ttname"><a href="struct__AT91S__PWMC__CH.html">_AT91S_PWMC_CH</a></div><div class="ttdef"><b>Definition:</b> AT91SAM7A3.h:1669</div></div>
<div class="ttc" id="astruct__AT91S__SSC_html"><div class="ttname"><a href="struct__AT91S__SSC.html">_AT91S_SSC</a></div><div class="ttdef"><b>Definition:</b> AT91SAM7A3.h:1760</div></div>
<div class="ttc" id="astruct__AT91S__VREG_html"><div class="ttname"><a href="struct__AT91S__VREG.html">_AT91S_VREG</a></div><div class="ttdef"><b>Definition:</b> AT91SAM7S128.h:702</div></div>
<div class="ttc" id="astruct__AT91S__RTTC_html"><div class="ttname"><a href="struct__AT91S__RTTC.html">_AT91S_RTTC</a></div><div class="ttdef"><b>Definition:</b> AT91SAM7A3.h:711</div></div>
<div class="ttc" id="astruct__AT91S__RSTC_html"><div class="ttname"><a href="struct__AT91S__RSTC.html">_AT91S_RSTC</a></div><div class="ttdef"><b>Definition:</b> AT91SAM7A3.h:638</div></div>
<div class="ttc" id="astruct__AT91S__AIC_html"><div class="ttname"><a href="struct__AT91S__AIC.html">_AT91S_AIC</a></div><div class="ttdef"><b>Definition:</b> AT91SAM7A3.h:260</div></div>
<div class="ttc" id="astruct__AT91S__PIO_html"><div class="ttname"><a href="struct__AT91S__PIO.html">_AT91S_PIO</a></div><div class="ttdef"><b>Definition:</b> AT91SAM7A3.h:446</div></div>
<div class="ttc" id="astruct__AT91S__PITC_html"><div class="ttname"><a href="struct__AT91S__PITC.html">_AT91S_PITC</a></div><div class="ttdef"><b>Definition:</b> AT91SAM7A3.h:741</div></div>
<div class="ttc" id="astruct__AT91S__UDP_html"><div class="ttname"><a href="struct__AT91S__UDP.html">_AT91S_UDP</a></div><div class="ttdef"><b>Definition:</b> AT91SAM7A3.h:1383</div></div>
<div class="ttc" id="astruct__AT91S__PDC_html"><div class="ttname"><a href="struct__AT91S__PDC.html">_AT91S_PDC</a></div><div class="ttdef"><b>Definition:</b> AT91SAM7A3.h:325</div></div>
<div class="ttc" id="astruct__AT91S__CKGR_html"><div class="ttname"><a href="struct__AT91S__CKGR.html">_AT91S_CKGR</a></div><div class="ttdef"><b>Definition:</b> AT91SAM7A3.h:520</div></div>
<div class="ttc" id="astruct__AT91S__TWI_html"><div class="ttname"><a href="struct__AT91S__TWI.html">_AT91S_TWI</a></div><div class="ttdef"><b>Definition:</b> AT91SAM7A3.h:1482</div></div>
<div class="ttc" id="astruct__AT91S__PWMC_html"><div class="ttname"><a href="struct__AT91S__PWMC.html">_AT91S_PWMC</a></div><div class="ttdef"><b>Definition:</b> AT91SAM7A3.h:1707</div></div>
<div class="ttc" id="astruct__AT91S__ADC_html"><div class="ttname"><a href="struct__AT91S__ADC.html">_AT91S_ADC</a></div><div class="ttdef"><b>Definition:</b> AT91SAM7A3.h:1874</div></div>
<div class="ttc" id="astruct__AT91S__DBGU_html"><div class="ttname"><a href="struct__AT91S__DBGU.html">_AT91S_DBGU</a></div><div class="ttdef"><b>Definition:</b> AT91SAM7A3.h:361</div></div>
<div class="ttc" id="astruct__AT91S__WDTC_html"><div class="ttname"><a href="struct__AT91S__WDTC.html">_AT91S_WDTC</a></div><div class="ttdef"><b>Definition:</b> AT91SAM7A3.h:769</div></div>
<div class="ttc" id="astruct__AT91S__PMC_html"><div class="ttname"><a href="struct__AT91S__PMC.html">_AT91S_PMC</a></div><div class="ttdef"><b>Definition:</b> AT91SAM7A3.h:559</div></div>
<div class="ttc" id="astruct__AT91S__MC_html"><div class="ttname"><a href="struct__AT91S__MC.html">_AT91S_MC</a></div><div class="ttdef"><b>Definition:</b> AT91SAM7A3.h:800</div></div>
<div class="ttc" id="astruct__AT91S__SPI_html"><div class="ttname"><a href="struct__AT91S__SPI.html">_AT91S_SPI</a></div><div class="ttdef"><b>Definition:</b> AT91SAM7A3.h:2002</div></div>
<div class="ttc" id="astruct__AT91S__USART_html"><div class="ttname"><a href="struct__AT91S__USART.html">_AT91S_USART</a></div><div class="ttdef"><b>Definition:</b> AT91SAM7A3.h:1557</div></div>
<div class="ttc" id="astruct__AT91S__TC_html"><div class="ttname"><a href="struct__AT91S__TC.html">_AT91S_TC</a></div><div class="ttdef"><b>Definition:</b> AT91SAM7A3.h:1080</div></div>
<div class="ttc" id="astruct__AT91S__SYS_html"><div class="ttname"><a href="struct__AT91S__SYS.html">_AT91S_SYS</a></div><div class="ttdef"><b>Definition:</b> AT91SAM7A3.h:73</div></div>
<div class="ttc" id="astruct__AT91S__TCB_html"><div class="ttname"><a href="struct__AT91S__TCB.html">_AT91S_TCB</a></div><div class="ttdef"><b>Definition:</b> AT91SAM7A3.h:1224</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.18
</small></address>
</body>
</html>
