m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/18.1
Ebaudclockgenerator
Z0 w1707241344
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z3 d//Mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/47_UART/ModelSimProjects
Z4 8//Mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/47_UART/Modules/BaudClockGenerator.vhd
Z5 F//Mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/47_UART/Modules/BaudClockGenerator.vhd
l0
L4
VZMlWUj`kgTRG><=z<V;Oe3
!s100 a;eomZICaBn5]?5L2VM_U1
Z6 OV;C;10.5b;63
33
Z7 !s110 1707298197
!i10b 1
Z8 !s108 1707298196.000000
Z9 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|//Mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/47_UART/Modules/BaudClockGenerator.vhd|
Z10 !s107 //Mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/47_UART/Modules/BaudClockGenerator.vhd|
!i113 1
Z11 o-work work -2008 -explicit
Z12 tExplicit 1 CvgOpt 0
Artl
R1
R2
Z13 DEx4 work 18 baudclockgenerator 0 22 ZMlWUj`kgTRG><=z<V;Oe3
l27
L22
Z14 VaoCk]2UTEOD``H1?8^]a_0
Z15 !s100 N5j<=i6=U=ZFE0EbK5ZMi1
R6
33
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Ebaudclockgenerator_tb
Z16 w1707298190
R1
R2
R3
Z17 8//Mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/47_UART/Modules/BaudClockGenerator_tb.vhd
Z18 F//Mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/47_UART/Modules/BaudClockGenerator_tb.vhd
l0
L4
VAU5`dlZQMCd]kYmdhG1dQ2
!s100 kX3_`^5LCU:]ooG`X6C[m0
R6
32
Z19 !s110 1707298196
!i10b 1
R8
Z20 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|//Mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/47_UART/Modules/BaudClockGenerator_tb.vhd|
Z21 !s107 //Mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/47_UART/Modules/BaudClockGenerator_tb.vhd|
!i113 1
Z22 o-work work -2002 -explicit
R12
Artl
R1
R2
DEx4 work 21 baudclockgenerator_tb 0 22 AU5`dlZQMCd]kYmdhG1dQ2
l32
L7
V8<@?D`FOE093Knhne<NBg1
!s100 LN<knoAfBUdIUE;klA:JY2
R6
32
R19
!i10b 1
R8
R20
R21
!i113 1
R22
R12
