Info: Generated by version: 18.1 build 222
Info: Starting: Create simulation model
Info: qsys-generate /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_nios_ddr4/ip/ram_w/ram_w.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_nios_ddr4/ip/ram_w/ram_w --family="Arria 10" --part=10AX066K3F40E2SG
: ram_w.ram_2port_0: Targeting device family: Arria 10.
: ram_w.ram_2port_0: 'q_a' output bus width will be ignored while using one read port and one write port mode.
: ram_w.ram_2port_0: Tab Output1 is unavailable while using 'Dual clock: use separate read and write clocks'. Defaulted to Don't care.
: ram_w.ram_2port_0: Tab Output2 is unavailable while using one read port and one write port.
Info: ram_w: "Transforming system: ram_w"
Info: ram_w: "Naming system components in system: ram_w"
Info: ram_w: "Processing generation queue"
Info: ram_w: "Generating: ram_w"
Info: ram_w: "Generating: ram_w_ram_2port_181_pyapd2a"
Info: ram_w: Done "ram_w" with 2 modules, 2 files
Info: Generating the following file(s) for MODELSIM simulator in /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_nios_ddr4/ip/ram_w/ram_w/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for VCSMX simulator in /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_nios_ddr4/ip/ram_w/ram_w/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for VCS simulator in /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_nios_ddr4/ip/ram_w/ram_w/sim/ directory:
Info: 	common/vcs_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_nios_ddr4/ip/ram_w/ram_w/sim/ directory:
Info: 	common/riviera_files.tcl
Info: Generating the following file(s) for NCSIM simulator in /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_nios_ddr4/ip/ram_w/ram_w/sim/ directory:
Info: 	common/ncsim_files.tcl
Info: Generating the following file(s) for XCELIUM simulator in /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_nios_ddr4/ip/ram_w/ram_w/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_nios_ddr4/ip/ram_w/ram_w/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --system-file=/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_nios_ddr4/ip/ram_w/ram_w.ip --output-directory=/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_nios_ddr4/ip/ram_w/ram_w/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_nios_ddr4/ip/ram_w/ram_w/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCSMX simulator in /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_nios_ddr4/ip/ram_w/ram_w/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for VCS simulator in /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_nios_ddr4/ip/ram_w/ram_w/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for RIVIERA simulator in /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_nios_ddr4/ip/ram_w/ram_w/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for NCSIM simulator in /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_nios_ddr4/ip/ram_w/ram_w/sim/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	2 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for XCELIUM simulator in /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_nios_ddr4/ip/ram_w/ram_w/sim/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	2 .cds.lib files in xcelium/cds_libs/ directory
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_nios_ddr4/ip/ram_w/ram_w/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_nios_ddr4/ip/ram_w/ram_w.ip --synthesis=VERILOG --output-directory=/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_nios_ddr4/ip/ram_w/ram_w --family="Arria 10" --part=10AX066K3F40E2SG
: ram_w.ram_2port_0: Targeting device family: Arria 10.
: ram_w.ram_2port_0: 'q_a' output bus width will be ignored while using one read port and one write port mode.
: ram_w.ram_2port_0: Tab Output1 is unavailable while using 'Dual clock: use separate read and write clocks'. Defaulted to Don't care.
: ram_w.ram_2port_0: Tab Output2 is unavailable while using one read port and one write port.
Info: ram_w: "Transforming system: ram_w"
Info: ram_w: "Naming system components in system: ram_w"
Info: ram_w: "Processing generation queue"
Info: ram_w: "Generating: ram_w"
Info: ram_w: "Generating: ram_w_ram_2port_181_pyapd2a"
Info: ram_w: Done "ram_w" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in ram_w. No files generated.
Info: Finished: Generate IP Core Documentation
