=====
SETUP
0.549
17.160
17.709
u_v9958/u_cpu_interface/ff_212lines_mode_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.307
7.678
u_v9958/u_timing_control/u_ssg/n323_s1
7.678
8.148
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s
8.395
8.965
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
8.965
9.001
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
9.001
9.036
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s
9.036
9.506
u_v9958/u_timing_control/u_screen_mode/n316_s
10.456
10.827
u_v9958/u_timing_control/u_screen_mode/n315_s
10.827
11.297
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_6_s
11.694
12.065
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
12.065
12.100
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
12.100
12.570
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_8_s
12.992
13.363
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_9_s
13.363
13.399
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s
13.399
13.434
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s
13.434
13.469
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_12_s
13.469
13.504
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_13_s
13.504
13.974
u_v9958/u_timing_control/u_screen_mode/n692_s10
14.416
14.971
u_v9958/u_timing_control/u_screen_mode/n692_s4
15.384
15.954
u_v9958/u_timing_control/u_screen_mode/n692_s2
15.955
16.525
u_v9958/u_timing_control/u_screen_mode/n692_s1
16.698
17.160
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_13_s0
17.160
=====
SETUP
0.984
16.724
17.709
u_v9958/u_cpu_interface/ff_212lines_mode_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.307
7.678
u_v9958/u_timing_control/u_ssg/n323_s1
7.678
8.148
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s
8.395
8.965
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
8.965
9.001
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
9.001
9.036
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s
9.036
9.506
u_v9958/u_timing_control/u_screen_mode/n316_s
10.456
10.827
u_v9958/u_timing_control/u_screen_mode/n315_s
10.827
11.297
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_6_s
11.694
12.065
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
12.065
12.100
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
12.100
12.570
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_8_s
12.992
13.363
u_v9958/u_timing_control/u_screen_mode/n697_s9
14.197
14.568
u_v9958/u_timing_control/u_screen_mode/n697_s10
14.573
15.128
u_v9958/u_timing_control/u_screen_mode/n697_s3
15.541
16.003
u_v9958/u_timing_control/u_screen_mode/n697_s1
16.175
16.724
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_8_s0
16.724
=====
SETUP
1.231
16.478
17.709
u_v9958/u_cpu_interface/ff_212lines_mode_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.307
7.678
u_v9958/u_timing_control/u_ssg/n323_s1
7.678
8.148
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s
8.395
8.965
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
8.965
9.001
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
9.001
9.036
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s
9.036
9.506
u_v9958/u_timing_control/u_screen_mode/n316_s
10.456
10.827
u_v9958/u_timing_control/u_screen_mode/n315_s
10.827
11.297
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_6_s
11.694
12.065
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
12.065
12.100
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
12.100
12.570
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_8_s
12.992
13.363
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_9_s
13.363
13.399
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s
13.399
13.869
u_v9958/u_timing_control/u_screen_mode/n695_s12
14.310
14.859
u_v9958/u_timing_control/u_screen_mode/n695_s10
14.860
15.409
u_v9958/u_timing_control/u_screen_mode/n695_s3
15.554
15.925
u_v9958/u_timing_control/u_screen_mode/n695_s1
15.929
16.478
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_10_s0
16.478
=====
SETUP
1.277
16.432
17.709
u_v9958/u_cpu_interface/ff_212lines_mode_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.307
7.678
u_v9958/u_timing_control/u_ssg/n323_s1
7.678
8.148
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s
8.395
8.965
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
8.965
9.001
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
9.001
9.036
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s
9.036
9.506
u_v9958/u_timing_control/u_screen_mode/n316_s
10.456
10.827
u_v9958/u_timing_control/u_screen_mode/n315_s
10.827
11.297
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_6_s
11.694
12.065
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
12.065
12.100
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
12.100
12.570
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_8_s
12.992
13.363
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_9_s
13.363
13.399
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s
13.399
13.434
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s
13.434
13.469
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_12_s
13.469
13.504
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_13_s
13.504
13.539
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_14_s
13.539
14.009
u_v9958/u_timing_control/u_screen_mode/n691_s9
14.527
15.097
u_v9958/u_timing_control/u_screen_mode/n691_s4
15.099
15.470
u_v9958/u_timing_control/u_screen_mode/n691_s1
15.883
16.432
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_14_s0
16.432
=====
SETUP
1.285
16.424
17.709
u_v9958/u_cpu_interface/ff_212lines_mode_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.307
7.678
u_v9958/u_timing_control/u_ssg/n323_s1
7.678
8.148
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s
8.395
8.965
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
8.965
9.001
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
9.001
9.471
u_v9958/u_timing_control/u_ssg/w_pixel_pos_y_Z_4_s
10.144
10.714
u_v9958/u_timing_control/u_ssg/w_pixel_pos_y_Z_5_s
10.714
11.184
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_5_s
12.678
13.227
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_6_s
13.227
13.697
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en_s6
13.851
14.304
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en_s5
14.717
15.266
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en_s4
15.268
15.817
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en_s3
15.818
16.280
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en_s1
16.424
=====
SETUP
1.352
16.356
17.709
u_v9958/u_cpu_interface/ff_212lines_mode_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.307
7.678
u_v9958/u_timing_control/u_ssg/n323_s1
7.678
8.148
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s
8.395
8.965
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
8.965
9.001
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
9.001
9.036
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s
9.036
9.506
u_v9958/u_timing_control/u_screen_mode/n316_s
10.456
10.827
u_v9958/u_timing_control/u_screen_mode/n315_s
10.827
11.297
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_6_s
11.694
12.065
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
12.065
12.100
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
12.100
12.570
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_8_s
12.992
13.363
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_9_s
13.363
13.399
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s
13.399
13.434
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s
13.434
13.904
u_v9958/u_timing_control/u_screen_mode/n694_s7
14.317
14.770
u_v9958/u_timing_control/u_screen_mode/n694_s3
15.183
15.738
u_v9958/u_timing_control/u_screen_mode/n694_s1
15.985
16.356
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_11_s0
16.356
=====
SETUP
1.434
16.275
17.709
u_v9958/u_cpu_interface/ff_212lines_mode_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.307
7.678
u_v9958/u_timing_control/u_ssg/n323_s1
7.678
8.148
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s
8.395
8.965
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
8.965
9.001
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
9.001
9.036
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s
9.036
9.506
u_v9958/u_timing_control/u_screen_mode/n314_s
10.456
11.026
u_v9958/u_timing_control/u_screen_mode/n313_s
11.026
11.496
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
11.893
12.264
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s
12.264
12.299
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_10_s
12.299
12.769
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_11_s
13.263
13.634
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_12_s
13.634
13.670
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_13_s
13.670
13.705
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_14_s
13.705
13.740
u_v9958/u_timing_control/u_screen_mode/n690_s6
14.894
15.265
u_v9958/u_timing_control/u_screen_mode/n690_s2
15.270
15.732
u_v9958/u_timing_control/u_screen_mode/n690_s1
15.904
16.275
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_15_s0
16.275
=====
SETUP
1.474
16.235
17.709
u_v9958/u_cpu_interface/ff_212lines_mode_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.307
7.678
u_v9958/u_timing_control/u_ssg/n323_s1
7.678
8.148
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s
8.395
8.965
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
8.965
9.001
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
9.001
9.036
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s
9.036
9.506
u_v9958/u_timing_control/u_screen_mode/n316_s
10.456
10.827
u_v9958/u_timing_control/u_screen_mode/n315_s
10.827
11.297
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_6_s
11.694
12.065
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
12.065
12.100
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
12.100
12.570
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_8_s
12.992
13.363
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_9_s
13.363
13.399
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s
13.399
13.434
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s
13.434
13.469
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_12_s
13.469
13.939
u_v9958/u_timing_control/u_screen_mode/n693_s13
14.109
14.658
u_v9958/u_timing_control/u_screen_mode/n693_s8
14.660
15.122
u_v9958/u_timing_control/u_screen_mode/n693_s3
15.123
15.494
u_v9958/u_timing_control/u_screen_mode/n693_s1
15.665
16.235
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_12_s0
16.235
=====
SETUP
1.547
16.162
17.709
u_v9958/u_cpu_interface/ff_212lines_mode_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.307
7.678
u_v9958/u_timing_control/u_ssg/n323_s1
7.678
8.148
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s
8.395
8.965
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
8.965
9.001
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
9.001
9.036
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s
9.036
9.506
u_v9958/u_timing_control/u_screen_mode/n316_s
10.456
10.827
u_v9958/u_timing_control/u_screen_mode/n315_s
10.827
11.297
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_6_s
11.694
12.065
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
12.065
12.535
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_8_s
12.953
13.324
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_9_s
13.324
13.794
u_v9958/u_timing_control/u_screen_mode/n696_s4
14.599
15.148
u_v9958/u_timing_control/u_screen_mode/n696_s2
15.150
15.699
u_v9958/u_timing_control/u_screen_mode/n696_s1
15.700
16.162
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_9_s0
16.162
=====
SETUP
1.952
15.756
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n140_s8
8.593
9.142
u_v9958/u_timing_control/u_screen_mode/n140_s5
9.144
9.699
u_v9958/u_vram_interface/w_vram_address1_12_s7
10.511
10.964
u_v9958/u_vram_interface/n1477_s1
12.794
13.247
u_v9958/u_command/u_cache/ff_vram_valid_s8
13.484
14.001
u_v9958/u_command/u_cache/ff_vram_valid_s7
14.851
15.400
u_v9958/u_command/u_cache/ff_vram_valid_s1
15.756
=====
SETUP
1.973
15.736
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n140_s8
8.593
9.142
u_v9958/u_timing_control/u_screen_mode/n140_s5
9.144
9.699
u_v9958/u_vram_interface/w_vram_address1_12_s7
10.511
10.964
u_v9958/u_vram_interface/n1477_s1
12.794
13.247
u_v9958/u_cpu_interface/ff_vram_address_inc_s3
13.727
14.297
u_v9958/u_cpu_interface/ff_vram_valid_s3
14.299
14.869
u_v9958/u_cpu_interface/ff_vram_valid_s0
15.736
=====
SETUP
2.199
15.474
17.674
u_sdram/ff_sdr_read_data_29_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_5_s7
13.334
13.787
u_v9958/u_vram_interface/w_rdata8_5_s5
13.787
13.890
u_v9958/u_vram_interface/ff_sprite_vram_rdata8_5_s0
15.474
=====
SETUP
2.355
15.354
17.709
u_v9958/u_cpu_interface/ff_212lines_mode_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.307
7.678
u_v9958/u_timing_control/u_ssg/n323_s1
7.678
8.148
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s
8.395
8.965
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
8.965
9.001
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
9.001
9.036
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s
9.036
9.506
u_v9958/u_timing_control/u_screen_mode/n316_s
10.456
10.827
u_v9958/u_timing_control/u_screen_mode/n315_s
10.827
11.297
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_6_s
11.694
12.065
u_v9958/u_timing_control/u_screen_mode/n699_s11
12.588
12.959
u_v9958/u_timing_control/u_screen_mode/n699_s13
13.858
14.320
u_v9958/u_timing_control/u_screen_mode/n699_s3
14.321
14.891
u_v9958/u_timing_control/u_screen_mode/n699_s1
14.892
15.354
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_6_s0
15.354
=====
SETUP
2.373
9.478
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n810_s3
6.757
7.128
u_sdram/n810_s2
7.560
8.022
u_sdram/ff_sdr_read_data_16_s0
9.478
=====
SETUP
2.373
9.478
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n810_s3
6.757
7.128
u_sdram/n810_s2
7.560
8.022
u_sdram/ff_sdr_read_data_17_s0
9.478
=====
SETUP
2.423
15.286
17.709
u_msx_slot/ff_address_7_s0
6.103
6.335
u_msx_slot/ff_valid_s6
7.937
8.390
u_msx_slot/ff_valid_s4
10.324
10.777
u_v9958/u_cpu_interface/n943_s2
11.575
12.130
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2
12.654
13.171
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4
13.941
14.490
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_6_s0
15.286
=====
SETUP
2.426
15.283
17.709
u_msx_slot/ff_address_7_s0
6.103
6.335
u_msx_slot/ff_valid_s6
7.937
8.390
u_msx_slot/ff_valid_s4
10.324
10.777
u_v9958/u_cpu_interface/n943_s2
11.575
12.130
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2
12.654
13.171
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4
13.941
14.490
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_2_s0
15.283
=====
SETUP
2.427
9.424
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n810_s3
6.757
7.128
u_sdram/n810_s2
7.560
8.022
u_sdram/ff_sdr_read_data_19_s0
9.424
=====
SETUP
2.427
9.424
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n810_s3
6.757
7.128
u_sdram/n810_s2
7.560
8.022
u_sdram/ff_sdr_read_data_20_s0
9.424
=====
SETUP
2.427
9.424
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n810_s3
6.757
7.128
u_sdram/n810_s2
7.560
8.022
u_sdram/ff_sdr_read_data_21_s0
9.424
=====
SETUP
2.430
9.421
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n810_s3
6.757
7.128
u_sdram/n810_s2
7.560
8.022
u_sdram/ff_sdr_read_data_0_s0
9.421
=====
SETUP
2.430
9.421
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n810_s3
6.757
7.128
u_sdram/n810_s2
7.560
8.022
u_sdram/ff_sdr_read_data_2_s0
9.421
=====
SETUP
2.430
9.421
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n810_s3
6.757
7.128
u_sdram/n810_s2
7.560
8.022
u_sdram/ff_sdr_read_data_3_s0
9.421
=====
SETUP
2.430
9.421
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n810_s3
6.757
7.128
u_sdram/n810_s2
7.560
8.022
u_sdram/ff_sdr_read_data_4_s0
9.421
=====
SETUP
2.455
15.254
17.709
u_msx_slot/ff_address_7_s0
6.103
6.335
u_msx_slot/ff_valid_s6
7.937
8.390
u_msx_slot/ff_valid_s4
10.324
10.777
u_v9958/u_cpu_interface/n943_s2
11.575
12.130
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1177_s2
12.654
13.171
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_x_8_s4
13.941
14.490
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_sprite_collision_y_1_s0
15.254
=====
HOLD
0.216
5.808
5.592
u_v9958/u_color_palette/ff_vdp_g_6_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.808
=====
HOLD
0.216
5.808
5.592
u_v9958/u_color_palette/ff_vdp_g_6_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.808
=====
HOLD
0.227
5.819
5.592
u_v9958/u_color_palette/ff_vdp_b_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.819
=====
HOLD
0.227
5.819
5.592
u_v9958/u_color_palette/ff_vdp_b_3_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.819
=====
HOLD
0.327
5.681
5.353
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_current_plane_1_s1
5.343
5.545
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_4_s
5.681
=====
HOLD
0.332
5.686
5.354
u_v9958/u_color_palette/ff_palette_num_4_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_1_s0
5.686
=====
HOLD
0.332
5.686
5.354
u_v9958/u_color_palette/ff_palette_num_4_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_2_s0
5.686
=====
HOLD
0.332
5.686
5.354
u_v9958/u_color_palette/ff_palette_num_4_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_3_s0
5.686
=====
HOLD
0.336
5.797
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_2_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.797
=====
HOLD
0.337
5.929
5.592
u_v9958/u_color_palette/ff_vdp_b_6_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.929
=====
HOLD
0.340
5.932
5.592
u_v9958/u_color_palette/ff_vdp_r_7_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s
5.932
=====
HOLD
0.340
5.932
5.592
u_v9958/u_color_palette/ff_vdp_r_7_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s
5.932
=====
HOLD
0.340
5.932
5.592
u_v9958/u_color_palette/ff_vdp_g_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.932
=====
HOLD
0.342
5.696
5.353
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_current_plane_2_s1
5.343
5.545
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_4_s
5.696
=====
HOLD
0.344
5.697
5.353
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_current_plane_1_s1
5.343
5.545
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_2_s
5.697
=====
HOLD
0.345
5.698
5.353
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_current_plane_2_s1
5.343
5.545
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_2_s
5.698
=====
HOLD
0.346
5.807
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_4_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.347
5.808
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_9_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s
5.808
=====
HOLD
0.347
5.808
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_9_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.808
=====
HOLD
0.347
5.808
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_5_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s
5.808
=====
HOLD
0.347
5.808
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_8_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.808
=====
HOLD
0.347
5.808
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_7_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.808
=====
HOLD
0.347
5.808
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_6_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.808
=====
HOLD
0.347
5.808
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_3_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.808
=====
HOLD
0.347
5.808
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_0_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.808
