 
set ::env(PROJECT_NAME) tiny_aes_256
set ::env(DESIGN_TOP) aes_256
set ::env(DESIGN_DIR)  RTL_Benchmark/Verilog/Cores/crypto_core/tiny_aes/rtl/aes_256
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/Cores/crypto_core/tiny_aes/rtl/aes_256/aes_256.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design
