# simulates an AND node using nor nodes
# this uses the following image: https://nl.howtodou.com/b-electronics-logic-gates-universal-nor-gates-b
A: INPUT_HIGH
B: INPUT_LOW
ONE: NOR
TWO: NOR
OUTPUT: PROBE

#connections:
A: ONE
B: ONE
ONE: TWO
TWO: OUTPUT