INFO: [VRFC 10-2263] Analyzing Verilog file "D:/StudyAndWork/VIVADO/VIVADO/Exp/Exp1-1-andnotgate/Exp1-1-andnotgate.srcs/sources_1/new/andnotgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andnotgate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/StudyAndWork/VIVADO/VIVADO/Exp/Exp1-1-andnotgate/Exp1-1-andnotgate.srcs/sim_1/new/s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/StudyAndWork/VIVADO/VIVADO/Exp/Exp1-1-andnotgate/Exp1-1-andnotgate.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
