 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : alu
Version: V-2023.12-SP5
Date   : Sun Nov 24 15:39:48 2024
****************************************

Operating Conditions: tt0p85v25c   Library: saed32lvt_tt0p85v25c
Wire Load Model Mode: enclosed

  Startpoint: flag_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: flag_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                16000                 saed32lvt_tt0p85v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  flag_reg[0]/CLK (DFFARX1_LVT)            0.00       0.00 r
  flag_reg[0]/QN (DFFARX1_LVT)             0.07       0.07 r
  U671/Y (OAI22X1_LVT)                     0.05       0.12 f
  flag_reg[0]/D (DFFARX1_LVT)              0.01       0.13 f
  data arrival time                                   0.13

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  flag_reg[0]/CLK (DFFARX1_LVT)            0.00       0.00 r
  library hold time                       -0.01      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.14


1
