# zsim stats
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 149081503 # Weave simulation time
 time: # Simulator time breakdown
  init: 189726212
  bound: 13380361550
  weave: 3733213142
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 400139 # Simulated phases
 nehalem: # Core stats
  nehalem-0: # Core stats
   cycles: 944118 # Simulated unhalted cycles
   cCycles: 0 # Cycles due to contention stalls
   instrs: 1322064 # Simulated instructions
   uops: 1493899 # Retired micro-ops
   bbls: 302446 # Basic blocks
   approxInstrs: 4257 # Instrs with approx uop decoding
   mispredBranches: 20940 # Mispredicted branches
  nehalem-1: # Core stats
   cycles: 905199 # Simulated unhalted cycles
   cCycles: 0 # Cycles due to contention stalls
   instrs: 1228711 # Simulated instructions
   uops: 1402017 # Retired micro-ops
   bbls: 279389 # Basic blocks
   approxInstrs: 4129 # Instrs with approx uop decoding
   mispredBranches: 21107 # Mispredicted branches
 l1: # Cache stats
  l1-0: # Filter cache stats
   fhGETS: 387882 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
  l1-1: # Filter cache stats
   fhGETS: 294626 # Filtered GETS hits
   fhGETX: 143623 # Filtered GETX hits
  l1-2: # Filter cache stats
   fhGETS: 362352 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
  l1-3: # Filter cache stats
   fhGETS: 272234 # Filtered GETS hits
   fhGETX: 142977 # Filtered GETX hits
 sched: # Scheduler stats
  thCr: 13 # Threads created
  thFn: 13 # Threads finished
  schedEvs: 50 # Schedule events
  waitEvs: 19 # Wait events
  handoffEvs: 0 # Handoff events
  sleepEvs: 1 # Sleep events
  idlePhases: 400001 # Phases with no thread active
  idlePeriods: 1 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 400055
   2: 84
  rqSzHist: # Run queue size histogram
   0: 400120
   1: 16
   2: 3
   3: 0
   4: 0
   5: 0
   6: 0
   7: 0
   8: 0
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 498078
  1: 573648
  2: 176999
  3: 148770
  4: 138227
  5: 174280
  6: 139315
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 679446
  1: 772358
  2: 226267
  3: 226231
  4: 214472
  5: 223846
  6: 208155
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
