

================================================================
== Vivado HLS Report for 'scaled_fixed2ieee_1'
================================================================
* Date:           Sat Aug  1 16:08:18 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hls_proj
* Solution:       solution6
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.042|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   10|   16|   10|   16|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    4|    4|         2|          -|          -|      2|    no    |
        |- Loop 2  |    3|    8|         3|          -|          -| 1 ~ 2 |    no    |
        +----------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|      40|    541|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        2|      -|      64|      1|    0|
|Multiplexer      |        -|      -|       -|    134|    -|
|Register         |        -|      -|     236|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      0|     340|    676|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +--------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |out_bits_V_U  |scaled_fixed2ieeeThq  |        2|   0|   0|    0|     2|   32|     1|           64|
    |c_U           |scaled_fixed2ieeeUhA  |        0|  64|   1|    0|     2|   32|     1|           64|
    +--------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                      |        2|  64|   1|    0|     4|   64|     2|          128|
    +--------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+----+-----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+----+-----+------------+------------+
    |i_1_fu_312_p2            |     +    |      0|   0|   10|           1|           2|
    |i_fu_272_p2              |     +    |      0|   0|   10|           2|           1|
    |shift_fu_337_p2          |     +    |      0|   0|   39|          32|          32|
    |newexp_fu_397_p2         |     -    |      0|   0|   39|          32|          32|
    |sub_ln1311_fu_331_p2     |     -    |      0|   0|   39|           1|          32|
    |sub_ln324_fu_388_p2      |     -    |      0|   0|   15|           7|           9|
    |c_d0                     |   cttz   |      0|  40|   36|          32|           0|
    |icmp_ln1452_fu_383_p2    |   icmp   |      0|   0|   18|          29|           1|
    |icmp_ln306_fu_266_p2     |   icmp   |      0|   0|    9|           2|           3|
    |icmp_ln313_fu_306_p2     |   icmp   |      0|   0|    9|           2|           3|
    |icmp_ln316_fu_378_p2     |   icmp   |      0|   0|   18|          32|           5|
    |lshr_ln1287_fu_351_p2    |   lshr   |      0|   0|  101|          32|          32|
    |or_ln330_fu_411_p2       |    or    |      0|   0|    2|           1|           1|
    |out_exp_V_fu_438_p3      |  select  |      0|   0|    8|           1|           1|
    |select_ln1310_fu_363_p3  |  select  |      0|   0|   32|           1|          32|
    |significand_V_fu_430_p3  |  select  |      0|   0|   23|           1|           1|
    |ush_fu_342_p3            |  select  |      0|   0|   32|           1|          32|
    |shl_ln1253_fu_357_p2     |    shl   |      0|   0|  101|          32|          32|
    +-------------------------+----------+-------+----+-----+------------+------------+
    |Total                    |          |      0|  40|  541|         241|         251|
    +-------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  41|          8|    1|          8|
    |ap_return            |   9|          2|   31|         62|
    |c_address0           |  15|          3|    1|          3|
    |i1_0_reg_147         |   9|          2|    2|          4|
    |i2_0_reg_180         |   9|          2|    2|          4|
    |out_bits_V_address0  |  15|          3|    1|          3|
    |p_0107_0_reg_158     |   9|          2|   29|         58|
    |p_Val2_s_reg_191     |   9|          2|   28|         56|
    |shift_0_reg_168      |   9|          2|   32|         64|
    |shift_1_reg_200      |   9|          2|   32|         64|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 134|         28|  159|        326|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   7|   0|    7|          0|
    |ap_return_preg       |  31|   0|   32|          1|
    |c_load_reg_508       |  32|   0|   32|          0|
    |i1_0_reg_147         |   2|   0|    2|          0|
    |i2_0_reg_180         |   2|   0|    2|          0|
    |i_1_reg_498          |   2|   0|    2|          0|
    |i_reg_474            |   2|   0|    2|          0|
    |icmp_ln1452_reg_545  |   1|   0|    1|          0|
    |icmp_ln313_reg_494   |   1|   0|    1|          0|
    |isNeg_reg_515        |   1|   0|    1|          0|
    |p_0107_0_reg_158     |  29|   0|   29|          0|
    |p_Val2_s_reg_191     |  28|   0|   28|          0|
    |shift_0_reg_168      |  32|   0|   32|          0|
    |shift_1_reg_200      |  32|   0|   32|          0|
    |sub_ln1311_reg_521   |  32|   0|   32|          0|
    |zext_ln307_reg_479   |   2|   0|   64|         62|
    +---------------------+----+----+-----+-----------+
    |Total                | 236|   0|  299|         63|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | scaled_fixed2ieee.1 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | scaled_fixed2ieee.1 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | scaled_fixed2ieee.1 | return value |
|ap_done    | out |    1| ap_ctrl_hs | scaled_fixed2ieee.1 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | scaled_fixed2ieee.1 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | scaled_fixed2ieee.1 | return value |
|ap_return  | out |   32| ap_ctrl_hs | scaled_fixed2ieee.1 | return value |
|in_V       |  in |   29|   ap_none  |         in_V        |    scalar    |
|prescale   |  in |    9|   ap_none  |       prescale      |    scalar    |
+-----------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 6 
5 --> 6 
6 --> 4 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.64>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%prescale_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %prescale)"   --->   Operation 8 'read' 'prescale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%in_V_read = call i29 @_ssdm_op_Read.ap_auto.i29(i29 %in_V)"   --->   Operation 9 'read' 'in_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (2.32ns)   --->   "%out_bits_V = alloca [2 x i32], align 4" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:294]   --->   Operation 10 'alloca' 'out_bits_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 11 [1/1] (2.32ns)   --->   "%c = alloca [2 x i32], align 4" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:305]   --->   Operation 11 'alloca' 'c' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Result_1 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %in_V_read, i32 13, i32 28)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:297]   --->   Operation 12 'partselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%out_bits_V_addr_1 = getelementptr [2 x i32]* %out_bits_V, i64 0, i64 0" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:297]   --->   Operation 13 'getelementptr' 'out_bits_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_3 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %p_Result_1, i1 true)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:298]   --->   Operation 14 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Result_2 = call i32 @_ssdm_op_PartSet.i32.i32.i17.i32.i32(i32 undef, i17 %tmp_3, i32 15, i32 31)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:298]   --->   Operation 15 'partset' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.32ns)   --->   "store i32 %p_Result_2, i32* %out_bits_V_addr_1, align 4" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:298]   --->   Operation 16 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln566 = trunc i29 %in_V_read to i13" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:301]   --->   Operation 17 'trunc' 'trunc_ln566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%out_bits_V_addr = getelementptr [2 x i32]* %out_bits_V, i64 0, i64 1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:301]   --->   Operation 18 'getelementptr' 'out_bits_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_4 = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %trunc_ln566, i1 true)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:302]   --->   Operation 19 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_Result_3 = call i32 @_ssdm_op_PartSet.i32.i32.i14.i32.i32(i32 undef, i14 %tmp_4, i32 18, i32 31)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:302]   --->   Operation 20 'partset' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.32ns)   --->   "store i32 %p_Result_3, i32* %out_bits_V_addr, align 4" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:302]   --->   Operation 21 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 22 [1/1] (1.76ns)   --->   "br label %0" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:306]   --->   Operation 22 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i1_0 = phi i2 [ 0, %.preheader278.preheader ], [ %i, %1 ]"   --->   Operation 23 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.95ns)   --->   "%icmp_ln306 = icmp eq i2 %i1_0, -2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:306]   --->   Operation 24 'icmp' 'icmp_ln306' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.56ns)   --->   "%i = add i2 %i1_0, 1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:306]   --->   Operation 26 'add' 'i' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln306, label %.preheader.preheader, label %1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:306]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln307 = zext i2 %i1_0 to i64" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:307]   --->   Operation 28 'zext' 'zext_ln307' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%out_bits_V_addr_2 = getelementptr [2 x i32]* %out_bits_V, i64 0, i64 %zext_ln307" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:307]   --->   Operation 29 'getelementptr' 'out_bits_V_addr_2' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (2.32ns)   --->   "%p_Val2_25 = load i32* %out_bits_V_addr_2, align 4" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:307]   --->   Operation 30 'load' 'p_Val2_25' <Predicate = (!icmp_ln306)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_2 : Operation 31 [1/1] (1.76ns)   --->   "br label %.preheader" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:313]   --->   Operation 31 'br' <Predicate = (icmp_ln306)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 8.04>
ST_3 : Operation 32 [1/2] (2.32ns)   --->   "%p_Val2_25 = load i32* %out_bits_V_addr_2, align 4" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:307]   --->   Operation 32 'load' 'p_Val2_25' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Val2_25, i32 31, i32 0) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:110->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:307]   --->   Operation 33 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (3.39ns)   --->   "%tmp_i = call i32 @llvm.cttz.i32(i32 %p_Result_s, i1 true) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:110->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:307]   --->   Operation 34 'cttz' 'tmp_i' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%c_addr = getelementptr inbounds [2 x i32]* %c, i64 0, i64 %zext_ln307" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:307]   --->   Operation 35 'getelementptr' 'c_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (2.32ns)   --->   "store i32 %tmp_i, i32* %c_addr, align 4" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:307]   --->   Operation 36 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br label %0" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:306]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.72>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%p_0107_0 = phi i29 [ %r_V, %_ifconv ], [ %in_V_read, %.preheader.preheader ]"   --->   Operation 38 'phi' 'p_0107_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%shift_0 = phi i32 [ %shift, %_ifconv ], [ 0, %.preheader.preheader ]"   --->   Operation 39 'phi' 'shift_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%i2_0 = phi i2 [ %i_1, %_ifconv ], [ 0, %.preheader.preheader ]"   --->   Operation 40 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln313 = trunc i29 %p_0107_0 to i28" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:313]   --->   Operation 41 'trunc' 'trunc_ln313' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.95ns)   --->   "%icmp_ln313 = icmp eq i2 %i2_0, -2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:313]   --->   Operation 42 'icmp' 'icmp_ln313' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2, i64 1)"   --->   Operation 43 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.56ns)   --->   "%i_1 = add i2 1, %i2_0" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:313]   --->   Operation 44 'add' 'i_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (1.76ns)   --->   "br i1 %icmp_ln313, label %.loopexit_ifconv, label %_ifconv" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:313]   --->   Operation 45 'br' <Predicate = true> <Delay = 1.76>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln314 = zext i2 %i2_0 to i64" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:314]   --->   Operation 46 'zext' 'zext_ln314' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%c_addr_1 = getelementptr inbounds [2 x i32]* %c, i64 0, i64 %zext_ln314" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:314]   --->   Operation 47 'getelementptr' 'c_addr_1' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_4 : Operation 48 [2/2] (2.32ns)   --->   "%c_load = load i32* %c_addr_1, align 4" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:314]   --->   Operation 48 'load' 'c_load' <Predicate = (!icmp_ln313)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 5 <SV = 3> <Delay = 4.87>
ST_5 : Operation 49 [1/2] (2.32ns)   --->   "%c_load = load i32* %c_addr_1, align 4" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:314]   --->   Operation 49 'load' 'c_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %c_load, i32 31)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:315]   --->   Operation 50 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (2.55ns)   --->   "%sub_ln1311 = sub nsw i32 0, %c_load" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:315]   --->   Operation 51 'sub' 'sub_ln1311' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 4> <Delay = 5.11>
ST_6 : Operation 52 [1/1] (2.55ns)   --->   "%shift = add nsw i32 %c_load, %shift_0" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:314]   --->   Operation 52 'add' 'shift' <Predicate = (!icmp_ln313)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i32 %sub_ln1311, i32 %c_load" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:315]   --->   Operation 53 'select' 'ush' <Predicate = (!icmp_ln313)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln1287 = zext i29 %p_0107_0 to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:315]   --->   Operation 54 'zext' 'zext_ln1287' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln1310)   --->   "%lshr_ln1287 = lshr i32 %zext_ln1287, %ush" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:315]   --->   Operation 55 'lshr' 'lshr_ln1287' <Predicate = (!icmp_ln313 & isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln1310)   --->   "%shl_ln1253 = shl i32 %zext_ln1287, %ush" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:315]   --->   Operation 56 'shl' 'shl_ln1253' <Predicate = (!icmp_ln313 & !isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (4.42ns) (out node of the LUT)   --->   "%select_ln1310 = select i1 %isNeg, i32 %lshr_ln1287, i32 %shl_ln1253" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:315]   --->   Operation 57 'select' 'select_ln1310' <Predicate = (!icmp_ln313)> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%r_V = trunc i32 %select_ln1310 to i29" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:315]   --->   Operation 58 'trunc' 'r_V' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln1287 = trunc i32 %select_ln1310 to i28" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:315]   --->   Operation 59 'trunc' 'trunc_ln1287' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (2.47ns)   --->   "%icmp_ln316 = icmp eq i32 %c_load, 16" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:316]   --->   Operation 60 'icmp' 'icmp_ln316' <Predicate = (!icmp_ln313)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (1.76ns)   --->   "br i1 %icmp_ln316, label %.preheader, label %.loopexit_ifconv" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:316]   --->   Operation 61 'br' <Predicate = (!icmp_ln313)> <Delay = 1.76>
ST_6 : Operation 62 [1/1] (2.46ns)   --->   "%icmp_ln1452 = icmp eq i29 %in_V_read, 0" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:330]   --->   Operation 62 'icmp' 'icmp_ln1452' <Predicate = (!icmp_ln316) | (icmp_ln313)> <Delay = 2.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 5> <Delay = 6.60>
ST_7 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node significand_V)   --->   "%p_Val2_s = phi i28 [ %trunc_ln313, %.preheader ], [ %trunc_ln1287, %_ifconv ]" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:313]   --->   Operation 63 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%shift_1 = phi i32 [ %shift_0, %.preheader ], [ %shift, %_ifconv ]"   --->   Operation 64 'phi' 'shift_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (1.82ns)   --->   "%sub_ln324 = sub i9 127, %prescale_read" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:324]   --->   Operation 65 'sub' 'sub_ln324' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%sext_ln324 = sext i9 %sub_ln324 to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:324]   --->   Operation 66 'sext' 'sext_ln324' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (2.55ns) (out node of the LUT)   --->   "%newexp = sub i32 %sext_ln324, %shift_1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:324]   --->   Operation 67 'sub' 'newexp' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %newexp, i32 31)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:330]   --->   Operation 68 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.97ns)   --->   "%or_ln330 = or i1 %tmp, %icmp_ln1452" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:330]   --->   Operation 69 'or' 'or_ln330' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%empty_61 = trunc i32 %newexp to i8" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:324]   --->   Operation 70 'trunc' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node significand_V)   --->   "%phitmp1 = call i23 @_ssdm_op_PartSelect.i23.i28.i32.i32(i28 %p_Val2_s, i32 5, i32 27)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:313]   --->   Operation 71 'partselect' 'phitmp1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.69ns) (out node of the LUT)   --->   "%significand_V = select i1 %or_ln330, i23 0, i23 %phitmp1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:330]   --->   Operation 72 'select' 'significand_V' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (1.24ns)   --->   "%out_exp_V = select i1 %or_ln330, i8 0, i8 %empty_61" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:330]   --->   Operation 73 'select' 'out_exp_V' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_22 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 false, i8 %out_exp_V, i23 %significand_V)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:342]   --->   Operation 74 'bitconcatenate' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln348 = bitcast i32 %p_Result_22 to float" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:342]   --->   Operation 75 'bitcast' 'bitcast_ln348' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "ret float %bitcast_ln348" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:343]   --->   Operation 76 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ prescale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
prescale_read     (read             ) [ 00111111]
in_V_read         (read             ) [ 00111110]
out_bits_V        (alloca           ) [ 00110000]
c                 (alloca           ) [ 00111110]
p_Result_1        (partselect       ) [ 00000000]
out_bits_V_addr_1 (getelementptr    ) [ 00000000]
tmp_3             (bitconcatenate   ) [ 00000000]
p_Result_2        (partset          ) [ 00000000]
store_ln298       (store            ) [ 00000000]
trunc_ln566       (trunc            ) [ 00000000]
out_bits_V_addr   (getelementptr    ) [ 00000000]
tmp_4             (bitconcatenate   ) [ 00000000]
p_Result_3        (partset          ) [ 00000000]
store_ln302       (store            ) [ 00000000]
br_ln306          (br               ) [ 01110000]
i1_0              (phi              ) [ 00100000]
icmp_ln306        (icmp             ) [ 00110000]
empty             (speclooptripcount) [ 00000000]
i                 (add              ) [ 01110000]
br_ln306          (br               ) [ 00000000]
zext_ln307        (zext             ) [ 00010000]
out_bits_V_addr_2 (getelementptr    ) [ 00010000]
br_ln313          (br               ) [ 00111110]
p_Val2_25         (load             ) [ 00000000]
p_Result_s        (partselect       ) [ 00000000]
tmp_i             (cttz             ) [ 00000000]
c_addr            (getelementptr    ) [ 00000000]
store_ln307       (store            ) [ 00000000]
br_ln306          (br               ) [ 01110000]
p_0107_0          (phi              ) [ 00001110]
shift_0           (phi              ) [ 00001111]
i2_0              (phi              ) [ 00001000]
trunc_ln313       (trunc            ) [ 00001111]
icmp_ln313        (icmp             ) [ 00001110]
empty_60          (speclooptripcount) [ 00000000]
i_1               (add              ) [ 00101110]
br_ln313          (br               ) [ 00001111]
zext_ln314        (zext             ) [ 00000000]
c_addr_1          (getelementptr    ) [ 00000100]
c_load            (load             ) [ 00001010]
isNeg             (bitselect        ) [ 00001010]
sub_ln1311        (sub              ) [ 00001010]
shift             (add              ) [ 00101111]
ush               (select           ) [ 00000000]
zext_ln1287       (zext             ) [ 00000000]
lshr_ln1287       (lshr             ) [ 00000000]
shl_ln1253        (shl              ) [ 00000000]
select_ln1310     (select           ) [ 00000000]
r_V               (trunc            ) [ 00101110]
trunc_ln1287      (trunc            ) [ 00001111]
icmp_ln316        (icmp             ) [ 00001110]
br_ln316          (br               ) [ 00101111]
icmp_ln1452       (icmp             ) [ 00000001]
p_Val2_s          (phi              ) [ 00000001]
shift_1           (phi              ) [ 00000001]
sub_ln324         (sub              ) [ 00000000]
sext_ln324        (sext             ) [ 00000000]
newexp            (sub              ) [ 00000000]
tmp               (bitselect        ) [ 00000000]
or_ln330          (or               ) [ 00000000]
empty_61          (trunc            ) [ 00000000]
phitmp1           (partselect       ) [ 00000000]
significand_V     (select           ) [ 00000000]
out_exp_V         (select           ) [ 00000000]
p_Result_22       (bitconcatenate   ) [ 00000000]
bitcast_ln348     (bitcast          ) [ 00000000]
ret_ln343         (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prescale">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prescale"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i29"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i16.i1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i32.i32.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i13.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i32.i32.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i8.i23"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="out_bits_V_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_bits_V/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="c_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="prescale_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="9" slack="0"/>
<pin id="84" dir="0" index="1" bw="9" slack="0"/>
<pin id="85" dir="1" index="2" bw="9" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="prescale_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="in_V_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="29" slack="0"/>
<pin id="90" dir="0" index="1" bw="29" slack="0"/>
<pin id="91" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_V_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="out_bits_V_addr_1_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="1" slack="0"/>
<pin id="98" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_bits_V_addr_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="0" index="2" bw="0" slack="0"/>
<pin id="116" dir="0" index="4" bw="1" slack="0"/>
<pin id="117" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="118" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="32" slack="0"/>
<pin id="119" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln298/1 store_ln302/1 p_Val2_25/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="out_bits_V_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_bits_V_addr/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="out_bits_V_addr_2_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="2" slack="0"/>
<pin id="125" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_bits_V_addr_2/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="c_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="2" slack="1"/>
<pin id="132" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln307/3 c_load/4 "/>
</bind>
</comp>

<comp id="140" class="1004" name="c_addr_1_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="2" slack="0"/>
<pin id="144" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_1/4 "/>
</bind>
</comp>

<comp id="147" class="1005" name="i1_0_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="2" slack="1"/>
<pin id="149" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="i1_0_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="2" slack="0"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/2 "/>
</bind>
</comp>

<comp id="158" class="1005" name="p_0107_0_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="29" slack="2"/>
<pin id="160" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="p_0107_0 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="p_0107_0_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="29" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="29" slack="2"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0107_0/4 "/>
</bind>
</comp>

<comp id="168" class="1005" name="shift_0_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_0 (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="shift_0_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="1" slack="1"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="shift_0/4 "/>
</bind>
</comp>

<comp id="180" class="1005" name="i2_0_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="2" slack="1"/>
<pin id="182" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i2_0 (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="i2_0_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="2" slack="0"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="1" slack="1"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0/4 "/>
</bind>
</comp>

<comp id="191" class="1005" name="p_Val2_s_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="28" slack="2147483647"/>
<pin id="193" dir="1" index="1" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="p_Val2_s_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="28" slack="3"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="28" slack="1"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/7 "/>
</bind>
</comp>

<comp id="200" class="1005" name="shift_1_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="202" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="shift_1 (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="shift_1_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="3"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="32" slack="1"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="shift_1/7 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_Result_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="0"/>
<pin id="212" dir="0" index="1" bw="29" slack="0"/>
<pin id="213" dir="0" index="2" bw="5" slack="0"/>
<pin id="214" dir="0" index="3" bw="6" slack="0"/>
<pin id="215" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_3_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="17" slack="0"/>
<pin id="222" dir="0" index="1" bw="16" slack="0"/>
<pin id="223" dir="0" index="2" bw="1" slack="0"/>
<pin id="224" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="p_Result_2_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="17" slack="0"/>
<pin id="232" dir="0" index="3" bw="5" slack="0"/>
<pin id="233" dir="0" index="4" bw="6" slack="0"/>
<pin id="234" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_2/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="trunc_ln566_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="29" slack="0"/>
<pin id="243" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln566/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_4_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="14" slack="0"/>
<pin id="247" dir="0" index="1" bw="13" slack="0"/>
<pin id="248" dir="0" index="2" bw="1" slack="0"/>
<pin id="249" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="p_Result_3_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="14" slack="0"/>
<pin id="257" dir="0" index="3" bw="6" slack="0"/>
<pin id="258" dir="0" index="4" bw="6" slack="0"/>
<pin id="259" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_3/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="icmp_ln306_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="2" slack="0"/>
<pin id="268" dir="0" index="1" bw="2" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln306/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="i_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="2" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln307_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="2" slack="0"/>
<pin id="280" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln307/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="p_Result_s_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="0" index="2" bw="6" slack="0"/>
<pin id="287" dir="0" index="3" bw="1" slack="0"/>
<pin id="288" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_i_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="0"/>
<pin id="296" dir="0" index="2" bw="1" slack="0"/>
<pin id="297" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="trunc_ln313_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="29" slack="0"/>
<pin id="304" dir="1" index="1" bw="28" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln313/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln313_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="2" slack="0"/>
<pin id="308" dir="0" index="1" bw="2" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln313/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="i_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="2" slack="0"/>
<pin id="315" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln314_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="2" slack="0"/>
<pin id="320" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln314/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="isNeg_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="0" index="2" bw="6" slack="0"/>
<pin id="327" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/5 "/>
</bind>
</comp>

<comp id="331" class="1004" name="sub_ln1311_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="0"/>
<pin id="334" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="shift_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="1"/>
<pin id="339" dir="0" index="1" bw="32" slack="2"/>
<pin id="340" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift/6 "/>
</bind>
</comp>

<comp id="342" class="1004" name="ush_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="1"/>
<pin id="344" dir="0" index="1" bw="32" slack="1"/>
<pin id="345" dir="0" index="2" bw="32" slack="1"/>
<pin id="346" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/6 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln1287_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="29" slack="2"/>
<pin id="349" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287/6 "/>
</bind>
</comp>

<comp id="351" class="1004" name="lshr_ln1287_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="29" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="0"/>
<pin id="354" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1287/6 "/>
</bind>
</comp>

<comp id="357" class="1004" name="shl_ln1253_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="29" slack="0"/>
<pin id="359" dir="0" index="1" bw="32" slack="0"/>
<pin id="360" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1253/6 "/>
</bind>
</comp>

<comp id="363" class="1004" name="select_ln1310_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="1"/>
<pin id="365" dir="0" index="1" bw="32" slack="0"/>
<pin id="366" dir="0" index="2" bw="32" slack="0"/>
<pin id="367" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1310/6 "/>
</bind>
</comp>

<comp id="370" class="1004" name="r_V_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="r_V/6 "/>
</bind>
</comp>

<comp id="374" class="1004" name="trunc_ln1287_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1287/6 "/>
</bind>
</comp>

<comp id="378" class="1004" name="icmp_ln316_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="1"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln316/6 "/>
</bind>
</comp>

<comp id="383" class="1004" name="icmp_ln1452_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="29" slack="4"/>
<pin id="385" dir="0" index="1" bw="29" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1452/6 "/>
</bind>
</comp>

<comp id="388" class="1004" name="sub_ln324_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="0"/>
<pin id="390" dir="0" index="1" bw="9" slack="5"/>
<pin id="391" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln324/7 "/>
</bind>
</comp>

<comp id="393" class="1004" name="sext_ln324_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="9" slack="0"/>
<pin id="395" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln324/7 "/>
</bind>
</comp>

<comp id="397" class="1004" name="newexp_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="9" slack="0"/>
<pin id="399" dir="0" index="1" bw="32" slack="0"/>
<pin id="400" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="newexp/7 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="0"/>
<pin id="406" dir="0" index="2" bw="6" slack="0"/>
<pin id="407" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="411" class="1004" name="or_ln330_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="1"/>
<pin id="414" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln330/7 "/>
</bind>
</comp>

<comp id="416" class="1004" name="empty_61_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_61/7 "/>
</bind>
</comp>

<comp id="420" class="1004" name="phitmp1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="23" slack="0"/>
<pin id="422" dir="0" index="1" bw="28" slack="0"/>
<pin id="423" dir="0" index="2" bw="4" slack="0"/>
<pin id="424" dir="0" index="3" bw="6" slack="0"/>
<pin id="425" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp1/7 "/>
</bind>
</comp>

<comp id="430" class="1004" name="significand_V_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="23" slack="0"/>
<pin id="433" dir="0" index="2" bw="23" slack="0"/>
<pin id="434" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="significand_V/7 "/>
</bind>
</comp>

<comp id="438" class="1004" name="out_exp_V_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="8" slack="0"/>
<pin id="441" dir="0" index="2" bw="8" slack="0"/>
<pin id="442" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_exp_V/7 "/>
</bind>
</comp>

<comp id="446" class="1004" name="p_Result_22_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="0" index="2" bw="8" slack="0"/>
<pin id="450" dir="0" index="3" bw="23" slack="0"/>
<pin id="451" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_22/7 "/>
</bind>
</comp>

<comp id="456" class="1004" name="bitcast_ln348_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln348/7 "/>
</bind>
</comp>

<comp id="460" class="1005" name="prescale_read_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="9" slack="5"/>
<pin id="462" dir="1" index="1" bw="9" slack="5"/>
</pin_list>
<bind>
<opset="prescale_read "/>
</bind>
</comp>

<comp id="465" class="1005" name="in_V_read_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="29" slack="2"/>
<pin id="467" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="in_V_read "/>
</bind>
</comp>

<comp id="474" class="1005" name="i_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="2" slack="0"/>
<pin id="476" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="479" class="1005" name="zext_ln307_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="64" slack="1"/>
<pin id="481" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln307 "/>
</bind>
</comp>

<comp id="484" class="1005" name="out_bits_V_addr_2_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="1"/>
<pin id="486" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="out_bits_V_addr_2 "/>
</bind>
</comp>

<comp id="489" class="1005" name="trunc_ln313_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="28" slack="3"/>
<pin id="491" dir="1" index="1" bw="28" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln313 "/>
</bind>
</comp>

<comp id="494" class="1005" name="icmp_ln313_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="2"/>
<pin id="496" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln313 "/>
</bind>
</comp>

<comp id="498" class="1005" name="i_1_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="2" slack="0"/>
<pin id="500" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="503" class="1005" name="c_addr_1_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="1"/>
<pin id="505" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_1 "/>
</bind>
</comp>

<comp id="508" class="1005" name="c_load_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="1"/>
<pin id="510" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_load "/>
</bind>
</comp>

<comp id="515" class="1005" name="isNeg_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="1"/>
<pin id="517" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="521" class="1005" name="sub_ln1311_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="1"/>
<pin id="523" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1311 "/>
</bind>
</comp>

<comp id="526" class="1005" name="shift_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="1"/>
<pin id="528" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift "/>
</bind>
</comp>

<comp id="532" class="1005" name="r_V_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="29" slack="1"/>
<pin id="534" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="537" class="1005" name="trunc_ln1287_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="28" slack="1"/>
<pin id="539" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1287 "/>
</bind>
</comp>

<comp id="545" class="1005" name="icmp_ln1452_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="1"/>
<pin id="547" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1452 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="74" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="107"><net_src comp="94" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="74" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="16" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="102" pin=2"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="127"><net_src comp="121" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="128" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="146"><net_src comp="140" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="150"><net_src comp="36" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="167"><net_src comp="161" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="171"><net_src comp="48" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="179"><net_src comp="172" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="183"><net_src comp="36" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="209"><net_src comp="168" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="216"><net_src comp="10" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="88" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="218"><net_src comp="12" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="219"><net_src comp="14" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="225"><net_src comp="18" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="210" pin="4"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="20" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="235"><net_src comp="22" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="24" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="220" pin="3"/><net_sink comp="228" pin=2"/></net>

<net id="238"><net_src comp="26" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="239"><net_src comp="28" pin="0"/><net_sink comp="228" pin=4"/></net>

<net id="240"><net_src comp="228" pin="5"/><net_sink comp="102" pin=1"/></net>

<net id="244"><net_src comp="88" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="30" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="241" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="20" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="260"><net_src comp="32" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="24" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="262"><net_src comp="245" pin="3"/><net_sink comp="253" pin=2"/></net>

<net id="263"><net_src comp="34" pin="0"/><net_sink comp="253" pin=3"/></net>

<net id="264"><net_src comp="28" pin="0"/><net_sink comp="253" pin=4"/></net>

<net id="265"><net_src comp="253" pin="5"/><net_sink comp="102" pin=4"/></net>

<net id="270"><net_src comp="151" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="38" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="151" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="44" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="151" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="289"><net_src comp="46" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="102" pin="3"/><net_sink comp="283" pin=1"/></net>

<net id="291"><net_src comp="28" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="292"><net_src comp="48" pin="0"/><net_sink comp="283" pin=3"/></net>

<net id="298"><net_src comp="50" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="283" pin="4"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="20" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="301"><net_src comp="293" pin="3"/><net_sink comp="134" pin=1"/></net>

<net id="305"><net_src comp="161" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="184" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="38" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="44" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="184" pin="4"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="184" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="328"><net_src comp="52" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="134" pin="3"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="28" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="335"><net_src comp="48" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="134" pin="3"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="168" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="350"><net_src comp="158" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="347" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="342" pin="3"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="347" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="342" pin="3"/><net_sink comp="357" pin=1"/></net>

<net id="368"><net_src comp="351" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="369"><net_src comp="357" pin="2"/><net_sink comp="363" pin=2"/></net>

<net id="373"><net_src comp="363" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="363" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="54" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="387"><net_src comp="56" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="392"><net_src comp="58" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="388" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="393" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="203" pin="4"/><net_sink comp="397" pin=1"/></net>

<net id="408"><net_src comp="52" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="397" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="28" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="415"><net_src comp="403" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="397" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="426"><net_src comp="60" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="194" pin="4"/><net_sink comp="420" pin=1"/></net>

<net id="428"><net_src comp="62" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="429"><net_src comp="64" pin="0"/><net_sink comp="420" pin=3"/></net>

<net id="435"><net_src comp="411" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="66" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="420" pin="4"/><net_sink comp="430" pin=2"/></net>

<net id="443"><net_src comp="411" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="68" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="416" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="452"><net_src comp="70" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="72" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="454"><net_src comp="438" pin="3"/><net_sink comp="446" pin=2"/></net>

<net id="455"><net_src comp="430" pin="3"/><net_sink comp="446" pin=3"/></net>

<net id="459"><net_src comp="446" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="82" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="468"><net_src comp="88" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="470"><net_src comp="465" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="477"><net_src comp="272" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="482"><net_src comp="278" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="487"><net_src comp="121" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="492"><net_src comp="302" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="497"><net_src comp="306" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="312" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="506"><net_src comp="140" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="511"><net_src comp="134" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="513"><net_src comp="508" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="514"><net_src comp="508" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="518"><net_src comp="323" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="520"><net_src comp="515" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="524"><net_src comp="331" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="529"><net_src comp="337" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="531"><net_src comp="526" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="535"><net_src comp="370" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="540"><net_src comp="374" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="548"><net_src comp="383" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="411" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: scaled_fixed2ieee.1 : in_V | {1 }
	Port: scaled_fixed2ieee.1 : prescale | {1 }
  - Chain level:
	State 1
		out_bits_V_addr_1 : 1
		tmp_3 : 1
		p_Result_2 : 2
		store_ln298 : 3
		out_bits_V_addr : 1
		tmp_4 : 1
		p_Result_3 : 2
		store_ln302 : 3
	State 2
		icmp_ln306 : 1
		i : 1
		br_ln306 : 2
		zext_ln307 : 1
		out_bits_V_addr_2 : 2
		p_Val2_25 : 3
	State 3
		p_Result_s : 1
		tmp_i : 2
		store_ln307 : 3
	State 4
		trunc_ln313 : 1
		icmp_ln313 : 1
		i_1 : 1
		br_ln313 : 2
		zext_ln314 : 1
		c_addr_1 : 2
		c_load : 3
	State 5
		isNeg : 1
		sub_ln1311 : 1
	State 6
		lshr_ln1287 : 1
		shl_ln1253 : 1
		select_ln1310 : 2
		r_V : 3
		trunc_ln1287 : 3
		br_ln316 : 1
	State 7
		sext_ln324 : 1
		newexp : 2
		tmp : 3
		or_ln330 : 4
		empty_61 : 3
		phitmp1 : 1
		significand_V : 4
		out_exp_V : 4
		p_Result_22 : 5
		bitcast_ln348 : 6
		ret_ln343 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|   lshr   |    lshr_ln1287_fu_351    |    0    |   101   |
|----------|--------------------------|---------|---------|
|    shl   |     shl_ln1253_fu_357    |    0    |   101   |
|----------|--------------------------|---------|---------|
|          |        ush_fu_342        |    0    |    32   |
|  select  |   select_ln1310_fu_363   |    0    |    32   |
|          |   significand_V_fu_430   |    0    |    23   |
|          |     out_exp_V_fu_438     |    0    |    8    |
|----------|--------------------------|---------|---------|
|          |     sub_ln1311_fu_331    |    0    |    39   |
|    sub   |     sub_ln324_fu_388     |    0    |    15   |
|          |       newexp_fu_397      |    0    |    39   |
|----------|--------------------------|---------|---------|
|   cttz   |       tmp_i_fu_293       |    40   |    36   |
|----------|--------------------------|---------|---------|
|          |         i_fu_272         |    0    |    10   |
|    add   |        i_1_fu_312        |    0    |    10   |
|          |       shift_fu_337       |    0    |    39   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln306_fu_266    |    0    |    8    |
|   icmp   |     icmp_ln313_fu_306    |    0    |    8    |
|          |     icmp_ln316_fu_378    |    0    |    18   |
|          |    icmp_ln1452_fu_383    |    0    |    18   |
|----------|--------------------------|---------|---------|
|    or    |      or_ln330_fu_411     |    0    |    2    |
|----------|--------------------------|---------|---------|
|   read   | prescale_read_read_fu_82 |    0    |    0    |
|          |   in_V_read_read_fu_88   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     p_Result_1_fu_210    |    0    |    0    |
|partselect|     p_Result_s_fu_283    |    0    |    0    |
|          |      phitmp1_fu_420      |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       tmp_3_fu_220       |    0    |    0    |
|bitconcatenate|       tmp_4_fu_245       |    0    |    0    |
|          |    p_Result_22_fu_446    |    0    |    0    |
|----------|--------------------------|---------|---------|
|  partset |     p_Result_2_fu_228    |    0    |    0    |
|          |     p_Result_3_fu_253    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    trunc_ln566_fu_241    |    0    |    0    |
|          |    trunc_ln313_fu_302    |    0    |    0    |
|   trunc  |        r_V_fu_370        |    0    |    0    |
|          |    trunc_ln1287_fu_374   |    0    |    0    |
|          |      empty_61_fu_416     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     zext_ln307_fu_278    |    0    |    0    |
|   zext   |     zext_ln314_fu_318    |    0    |    0    |
|          |    zext_ln1287_fu_347    |    0    |    0    |
|----------|--------------------------|---------|---------|
| bitselect|       isNeg_fu_323       |    0    |    0    |
|          |        tmp_fu_403        |    0    |    0    |
|----------|--------------------------|---------|---------|
|   sext   |     sext_ln324_fu_393    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    40   |   539   |
|----------|--------------------------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
|     c    |    0   |   64   |    1   |    0   |
|out_bits_V|    2   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |    2   |   64   |    1   |    0   |
+----------+--------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     c_addr_1_reg_503    |    1   |
|      c_load_reg_508     |   32   |
|       i1_0_reg_147      |    2   |
|       i2_0_reg_180      |    2   |
|       i_1_reg_498       |    2   |
|        i_reg_474        |    2   |
|   icmp_ln1452_reg_545   |    1   |
|    icmp_ln313_reg_494   |    1   |
|    in_V_read_reg_465    |   29   |
|      isNeg_reg_515      |    1   |
|out_bits_V_addr_2_reg_484|    1   |
|     p_0107_0_reg_158    |   29   |
|     p_Val2_s_reg_191    |   28   |
|  prescale_read_reg_460  |    9   |
|       r_V_reg_532       |   29   |
|     shift_0_reg_168     |   32   |
|     shift_1_reg_200     |   32   |
|      shift_reg_526      |   32   |
|    sub_ln1311_reg_521   |   32   |
|   trunc_ln1287_reg_537  |   28   |
|   trunc_ln313_reg_489   |   28   |
|    zext_ln307_reg_479   |   64   |
+-------------------------+--------+
|          Total          |   417  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_102 |  p0  |   3  |   1  |    3   ||    15   |
| grp_access_fu_134 |  p0  |   3  |   1  |    3   ||    15   |
|  shift_0_reg_168  |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   70   ||  5.3985 ||    39   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |   40   |   539  |    -   |
|   Memory  |    2   |    -   |   64   |    1   |    0   |
|Multiplexer|    -   |    5   |    -   |   39   |    -   |
|  Register |    -   |    -   |   417  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    5   |   521  |   579  |    0   |
+-----------+--------+--------+--------+--------+--------+
