Circuit: * C:\Users\singh\Desktop\Analog IC Design Lab\Lab1\pmos\pmos_input.asc

.step vds=-2
.step vds=-3
.step vds=-4
.step vds=-5

Date: Mon Jan 24 15:45:41 2022
Total elapsed time: 0.101 seconds.

tnom = 27
temp = 27
method = trap
totiter = 57
traniter = 0
tranpoints = 0
accept = 0
rejected = 0
matrix size = 4
fillins = 0
solver = Normal
Matrix Compiler1:       7 opcodes
Matrix Compiler2:      20 opcodes
