OpenROAD 41a51eaf4ca2171c92ff38afb91eb37bbd3f36da 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/home/prormrxcn/OpenLane/designs/fifo/runs/RUN_2025.08.17_15.52.22/tmp/routing/22-fill.odb'…
define_corners Typical
read_liberty -corner Typical /home/prormrxcn/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/home/prormrxcn/OpenLane/designs/fifo/runs/RUN_2025.08.17_15.52.22/tmp/17-fifo.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   fifo
Die area:                 ( 0 0 ) ( 164870 175590 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     2834
Number of terminals:      25
Number of snets:          2
Number of nets:           833

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 132.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 35384.
[INFO DRT-0033] mcon shape region query size = 15504.
[INFO DRT-0033] met1 shape region query size = 8187.
[INFO DRT-0033] via shape region query size = 1710.
[INFO DRT-0033] met2 shape region query size = 582.
[INFO DRT-0033] via2 shape region query size = 1425.
[INFO DRT-0033] met3 shape region query size = 866.
[INFO DRT-0033] via3 shape region query size = 1425.
[INFO DRT-0033] met4 shape region query size = 355.
[INFO DRT-0033] via4 shape region query size = 50.
[INFO DRT-0033] met5 shape region query size = 70.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0078]   Complete 400 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 114 unique inst patterns.
[INFO DRT-0084]   Complete 525 groups.
#scanned instances     = 2834
#unique  instances     = 132
#stdCellGenAp          = 2855
#stdCellValidPlanarAp  = 28
#stdCellValidViaAp     = 2122
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 2489
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:20, elapsed time = 00:00:10, memory = 123.05 (MB), peak = 122.88 (MB)

Number of guides:     5430

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 23 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 25 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 1988.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 1459.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 740.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 32.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 10.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 2738 vertical wires in 1 frboxes and 1491 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 278 vertical wires in 1 frboxes and 406 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 134.20 (MB), peak = 144.41 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 134.20 (MB), peak = 144.41 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 182.86 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:01, memory = 200.51 (MB).
    Completing 30% with 59 violations.
    elapsed time = 00:00:01, memory = 182.07 (MB).
    Completing 40% with 59 violations.
    elapsed time = 00:00:03, memory = 214.32 (MB).
    Completing 50% with 59 violations.
    elapsed time = 00:00:03, memory = 208.02 (MB).
    Completing 60% with 104 violations.
    elapsed time = 00:00:04, memory = 205.07 (MB).
    Completing 70% with 104 violations.
    elapsed time = 00:00:06, memory = 200.74 (MB).
    Completing 80% with 230 violations.
    elapsed time = 00:00:06, memory = 183.30 (MB).
    Completing 90% with 230 violations.
    elapsed time = 00:00:07, memory = 189.93 (MB).
    Completing 100% with 272 violations.
    elapsed time = 00:00:08, memory = 189.93 (MB).
[INFO DRT-0199]   Number of violations = 393.
Viol/Layer         li1   met1   met2   met3
Metal Spacing        8     63      5      0
Recheck              0     90     30      1
Short                0    172     23      1
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:08, memory = 510.55 (MB), peak = 510.55 (MB)
Total wire length = 20037 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 10448 um.
Total wire length on LAYER met2 = 8824 um.
Total wire length on LAYER met3 = 475 um.
Total wire length on LAYER met4 = 289 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4937.
Up-via summary (total 4937):.

-----------------------
 FR_MASTERSLICE       0
            li1    2470
           met1    2422
           met2      35
           met3      10
           met4       0
-----------------------
                   4937


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 393 violations.
    elapsed time = 00:00:00, memory = 508.97 (MB).
    Completing 20% with 393 violations.
    elapsed time = 00:00:01, memory = 533.41 (MB).
    Completing 30% with 330 violations.
    elapsed time = 00:00:01, memory = 498.52 (MB).
    Completing 40% with 330 violations.
    elapsed time = 00:00:03, memory = 533.15 (MB).
    Completing 50% with 330 violations.
    elapsed time = 00:00:03, memory = 533.15 (MB).
    Completing 60% with 291 violations.
    elapsed time = 00:00:04, memory = 525.39 (MB).
    Completing 70% with 291 violations.
    elapsed time = 00:00:06, memory = 523.26 (MB).
    Completing 80% with 197 violations.
    elapsed time = 00:00:07, memory = 510.85 (MB).
    Completing 90% with 197 violations.
    elapsed time = 00:00:07, memory = 527.48 (MB).
    Completing 100% with 124 violations.
    elapsed time = 00:00:08, memory = 491.29 (MB).
[INFO DRT-0199]   Number of violations = 124.
Viol/Layer        met1   met2
Metal Spacing       25      4
Short               80     15
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:08, memory = 492.92 (MB), peak = 540.85 (MB)
Total wire length = 19832 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 10277 um.
Total wire length on LAYER met2 = 8787 um.
Total wire length on LAYER met3 = 467 um.
Total wire length on LAYER met4 = 299 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4934.
Up-via summary (total 4934):.

-----------------------
 FR_MASTERSLICE       0
            li1    2470
           met1    2417
           met2      35
           met3      12
           met4       0
-----------------------
                   4934


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 124 violations.
    elapsed time = 00:00:00, memory = 492.92 (MB).
    Completing 20% with 124 violations.
    elapsed time = 00:00:00, memory = 492.92 (MB).
    Completing 30% with 117 violations.
    elapsed time = 00:00:01, memory = 491.88 (MB).
    Completing 40% with 117 violations.
    elapsed time = 00:00:01, memory = 491.88 (MB).
    Completing 50% with 117 violations.
    elapsed time = 00:00:03, memory = 525.75 (MB).
    Completing 60% with 82 violations.
    elapsed time = 00:00:03, memory = 491.79 (MB).
    Completing 70% with 82 violations.
    elapsed time = 00:00:04, memory = 528.92 (MB).
    Completing 80% with 82 violations.
    elapsed time = 00:00:05, memory = 535.29 (MB).
    Completing 90% with 82 violations.
    elapsed time = 00:00:06, memory = 518.26 (MB).
    Completing 100% with 93 violations.
    elapsed time = 00:00:07, memory = 491.54 (MB).
[INFO DRT-0199]   Number of violations = 93.
Viol/Layer        met1   met2
Metal Spacing       18      4
Short               65      6
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:07, memory = 492.91 (MB), peak = 540.85 (MB)
Total wire length = 19857 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 10351 um.
Total wire length on LAYER met2 = 8728 um.
Total wire length on LAYER met3 = 466 um.
Total wire length on LAYER met4 = 311 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4911.
Up-via summary (total 4911):.

-----------------------
 FR_MASTERSLICE       0
            li1    2470
           met1    2392
           met2      36
           met3      13
           met4       0
-----------------------
                   4911


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 93 violations.
    elapsed time = 00:00:00, memory = 512.91 (MB).
    Completing 20% with 93 violations.
    elapsed time = 00:00:00, memory = 518.16 (MB).
    Completing 30% with 60 violations.
    elapsed time = 00:00:00, memory = 491.59 (MB).
    Completing 40% with 60 violations.
    elapsed time = 00:00:01, memory = 527.21 (MB).
    Completing 50% with 60 violations.
    elapsed time = 00:00:01, memory = 527.71 (MB).
    Completing 60% with 54 violations.
    elapsed time = 00:00:01, memory = 526.25 (MB).
    Completing 70% with 54 violations.
    elapsed time = 00:00:02, memory = 528.12 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:02, memory = 503.75 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:02, memory = 512.50 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:04, memory = 491.41 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met1
Metal Spacing        2
Short                1
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:04, memory = 491.66 (MB), peak = 540.85 (MB)
Total wire length = 19819 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 10181 um.
Total wire length on LAYER met2 = 8699 um.
Total wire length on LAYER met3 = 597 um.
Total wire length on LAYER met4 = 340 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4953.
Up-via summary (total 4953):.

-----------------------
 FR_MASTERSLICE       0
            li1    2470
           met1    2413
           met2      53
           met3      17
           met4       0
-----------------------
                   4953


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 491.66 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 512.66 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 491.51 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 491.51 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 491.51 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 491.51 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 491.51 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 491.51 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 491.51 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 505.39 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 505.39 (MB), peak = 540.85 (MB)
Total wire length = 19814 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 10197 um.
Total wire length on LAYER met2 = 8701 um.
Total wire length on LAYER met3 = 575 um.
Total wire length on LAYER met4 = 340 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4958.
Up-via summary (total 4958):.

-----------------------
 FR_MASTERSLICE       0
            li1    2470
           met1    2420
           met2      51
           met3      17
           met4       0
-----------------------
                   4958


[INFO DRT-0198] Complete detail routing.
Total wire length = 19814 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 10197 um.
Total wire length on LAYER met2 = 8701 um.
Total wire length on LAYER met3 = 575 um.
Total wire length on LAYER met4 = 340 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4958.
Up-via summary (total 4958):.

-----------------------
 FR_MASTERSLICE       0
            li1    2470
           met1    2420
           met2      51
           met3      17
           met4       0
-----------------------
                   4958


[INFO DRT-0267] cpu time = 00:00:42, elapsed time = 00:00:29, memory = 505.39 (MB), peak = 540.85 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/home/prormrxcn/OpenLane/designs/fifo/runs/RUN_2025.08.17_15.52.22/results/routing/fifo.odb'…
Writing netlist to '/home/prormrxcn/OpenLane/designs/fifo/runs/RUN_2025.08.17_15.52.22/results/routing/fifo.nl.v'…
Writing powered netlist to '/home/prormrxcn/OpenLane/designs/fifo/runs/RUN_2025.08.17_15.52.22/results/routing/fifo.pnl.v'…
Writing layout to '/home/prormrxcn/OpenLane/designs/fifo/runs/RUN_2025.08.17_15.52.22/results/routing/fifo.def'…
