Analysis & Synthesis report for mips_top
Wed May 11 19:54:25 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |mips_top|controlUnit:inst_controlUnit|state
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for reg_file:inst_reg_file|altsyncram:mem_reg_file_rtl_0|altsyncram_4kl1:auto_generated
 17. Source assignments for reg_file:inst_reg_file|altsyncram:mem_reg_file_rtl_1|altsyncram_4kl1:auto_generated
 18. Parameter Settings for Inferred Entity Instance: reg_file:inst_reg_file|altsyncram:mem_reg_file_rtl_0
 19. Parameter Settings for Inferred Entity Instance: reg_file:inst_reg_file|altsyncram:mem_reg_file_rtl_1
 20. altsyncram Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "mult_4to1:inst_mult_4to1"
 22. Port Connectivity Checks: "mult_2to1:inst_mult_2to1_3"
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 11 19:54:25 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; mips_top                                    ;
; Top-level Entity Name              ; mips_top                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 744                                         ;
;     Total combinational functions  ; 728                                         ;
;     Dedicated logic registers      ; 117                                         ;
; Total registers                    ; 117                                         ;
; Total pins                         ; 34                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,048                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE30F23I7       ;                    ;
; Top-level entity name                                            ; mips_top           ; mips_top           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                        ;
+--------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path           ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                 ; Library ;
+--------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------+---------+
; ProgramCounter.sv                          ; yes             ; User SystemVerilog HDL File                           ; E:/FPGAProject/mips/ProgramCounter.sv                                        ;         ;
; mult_2to1.sv                               ; yes             ; User SystemVerilog HDL File                           ; E:/FPGAProject/mips/mult_2to1.sv                                             ;         ;
; mult_4to1.sv                               ; yes             ; User SystemVerilog HDL File                           ; E:/FPGAProject/mips/mult_4to1.sv                                             ;         ;
; mult_3to1.sv                               ; yes             ; User SystemVerilog HDL File                           ; E:/FPGAProject/mips/mult_3to1.sv                                             ;         ;
; instr_memory.sv                            ; yes             ; User SystemVerilog HDL File                           ; E:/FPGAProject/mips/instr_memory.sv                                          ;         ;
; reg_file.sv                                ; yes             ; User SystemVerilog HDL File                           ; E:/FPGAProject/mips/reg_file.sv                                              ;         ;
; alu.sv                                     ; yes             ; User SystemVerilog HDL File                           ; E:/FPGAProject/mips/alu.sv                                                   ;         ;
; ALUControl.sv                              ; yes             ; User SystemVerilog HDL File                           ; E:/FPGAProject/mips/ALUControl.sv                                            ;         ;
; sign_extend.sv                             ; yes             ; User SystemVerilog HDL File                           ; E:/FPGAProject/mips/sign_extend.sv                                           ;         ;
; instr_reg.sv                               ; yes             ; User SystemVerilog HDL File                           ; E:/FPGAProject/mips/instr_reg.sv                                             ;         ;
; controlUnit.sv                             ; yes             ; User SystemVerilog HDL File                           ; E:/FPGAProject/mips/controlUnit.sv                                           ;         ;
; mips_top.sv                                ; yes             ; User SystemVerilog HDL File                           ; E:/FPGAProject/mips/mips_top.sv                                              ;         ;
; multiplyBy4.sv                             ; yes             ; User SystemVerilog HDL File                           ; E:/FPGAProject/mips/multiplyBy4.sv                                           ;         ;
; altsyncram.tdf                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal201.inc                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc        ;         ;
; a_rdenreg.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_4kl1.tdf                     ; yes             ; Auto-Generated Megafunction                           ; E:/FPGAProject/mips/db/altsyncram_4kl1.tdf                                   ;         ;
; db/mips_top.ram0_reg_file_c5668544.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/FPGAProject/mips/db/mips_top.ram0_reg_file_c5668544.hdl.mif               ;         ;
+--------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimated Total logic elements              ; 744             ;
;                                             ;                 ;
; Total combinational functions               ; 728             ;
; Logic element usage by number of LUT inputs ;                 ;
;     -- 4 input functions                    ; 295             ;
;     -- 3 input functions                    ; 312             ;
;     -- <=2 input functions                  ; 121             ;
;                                             ;                 ;
; Logic elements by mode                      ;                 ;
;     -- normal mode                          ; 573             ;
;     -- arithmetic mode                      ; 155             ;
;                                             ;                 ;
; Total registers                             ; 117             ;
;     -- Dedicated logic registers            ; 117             ;
;     -- I/O registers                        ; 0               ;
;                                             ;                 ;
; I/O pins                                    ; 34              ;
; Total memory bits                           ; 2048            ;
;                                             ;                 ;
; Embedded Multiplier 9-bit elements          ; 0               ;
;                                             ;                 ;
; Maximum fan-out node                        ; clk_i_top~input ;
; Maximum fan-out                             ; 181             ;
; Total fan-out                               ; 3639            ;
; Average fan-out                             ; 3.72            ;
+---------------------------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                   ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                           ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------+-----------------+--------------+
; |mips_top                                 ; 728 (0)             ; 117 (32)                  ; 2048        ; 0            ; 0       ; 0         ; 34   ; 0            ; |mips_top                                                                                     ; mips_top        ; work         ;
;    |ALUControl:inst_ALUControl|           ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_top|ALUControl:inst_ALUControl                                                          ; ALUControl      ; work         ;
;    |ProgramCounter:inst_ProgramCounter|   ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_top|ProgramCounter:inst_ProgramCounter                                                  ; ProgramCounter  ; work         ;
;    |alu:inst_alu|                         ; 197 (197)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_top|alu:inst_alu                                                                        ; alu             ; work         ;
;    |controlUnit:inst_controlUnit|         ; 28 (28)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_top|controlUnit:inst_controlUnit                                                        ; controlUnit     ; work         ;
;    |instr_memory:inst_instr_memory|       ; 252 (252)           ; 40 (40)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_top|instr_memory:inst_instr_memory                                                      ; instr_memory    ; work         ;
;    |instr_reg:inst_instr_reg|             ; 65 (65)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_top|instr_reg:inst_instr_reg                                                            ; instr_reg       ; work         ;
;    |mult_2to1:inst_mult_2to1_1|           ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_top|mult_2to1:inst_mult_2to1_1                                                          ; mult_2to1       ; work         ;
;    |mult_2to1:inst_mult_2to1_2|           ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_top|mult_2to1:inst_mult_2to1_2                                                          ; mult_2to1       ; work         ;
;    |mult_2to1:inst_mult_2to1_3|           ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_top|mult_2to1:inst_mult_2to1_3                                                          ; mult_2to1       ; work         ;
;    |mult_2to1:inst_mult_2to1_4|           ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_top|mult_2to1:inst_mult_2to1_4                                                          ; mult_2to1       ; work         ;
;    |mult_4to1:inst_mult_4to1|             ; 46 (46)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_top|mult_4to1:inst_mult_4to1                                                            ; mult_4to1       ; work         ;
;    |reg_file:inst_reg_file|               ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_top|reg_file:inst_reg_file                                                              ; reg_file        ; work         ;
;       |altsyncram:mem_reg_file_rtl_0|     ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_top|reg_file:inst_reg_file|altsyncram:mem_reg_file_rtl_0                                ; altsyncram      ; work         ;
;          |altsyncram_4kl1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_top|reg_file:inst_reg_file|altsyncram:mem_reg_file_rtl_0|altsyncram_4kl1:auto_generated ; altsyncram_4kl1 ; work         ;
;       |altsyncram:mem_reg_file_rtl_1|     ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_top|reg_file:inst_reg_file|altsyncram:mem_reg_file_rtl_1                                ; altsyncram      ; work         ;
;          |altsyncram_4kl1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips_top|reg_file:inst_reg_file|altsyncram:mem_reg_file_rtl_1|altsyncram_4kl1:auto_generated ; altsyncram_4kl1 ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------------+
; Name                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                        ;
+------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------------+
; reg_file:inst_reg_file|altsyncram:mem_reg_file_rtl_0|altsyncram_4kl1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; db/mips_top.ram0_reg_file_c5668544.hdl.mif ;
; reg_file:inst_reg_file|altsyncram:mem_reg_file_rtl_1|altsyncram_4kl1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; db/mips_top.ram0_reg_file_c5668544.hdl.mif ;
+------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |mips_top|controlUnit:inst_controlUnit|state                                                                                                                                                                                                                                      ;
+----------------------------+-----------------------+-------------------------+-------------------------+-----------------+---------------------+------------------+---------------------+----------------------------+-----------------+--------------+--------------+--------------+-------------+
; Name                       ; state.JUMP_COMPLETION ; state.BRANCH_COMPLETION ; state.R_TYPE_COMPLETION ; state.EXECUTION ; state.MEM_ACCESS_SW ; state.WRITE_BACK ; state.MEM_ACCESS_LW ; state.MEM_ADRR_COMPUTATION ; state.REG_FETCH ; state.STATE3 ; state.STATE2 ; state.STATE1 ; state.RESET ;
+----------------------------+-----------------------+-------------------------+-------------------------+-----------------+---------------------+------------------+---------------------+----------------------------+-----------------+--------------+--------------+--------------+-------------+
; state.RESET                ; 0                     ; 0                       ; 0                       ; 0               ; 0                   ; 0                ; 0                   ; 0                          ; 0               ; 0            ; 0            ; 0            ; 0           ;
; state.STATE1               ; 0                     ; 0                       ; 0                       ; 0               ; 0                   ; 0                ; 0                   ; 0                          ; 0               ; 0            ; 0            ; 1            ; 1           ;
; state.STATE2               ; 0                     ; 0                       ; 0                       ; 0               ; 0                   ; 0                ; 0                   ; 0                          ; 0               ; 0            ; 1            ; 0            ; 1           ;
; state.STATE3               ; 0                     ; 0                       ; 0                       ; 0               ; 0                   ; 0                ; 0                   ; 0                          ; 0               ; 1            ; 0            ; 0            ; 1           ;
; state.REG_FETCH            ; 0                     ; 0                       ; 0                       ; 0               ; 0                   ; 0                ; 0                   ; 0                          ; 1               ; 0            ; 0            ; 0            ; 1           ;
; state.MEM_ADRR_COMPUTATION ; 0                     ; 0                       ; 0                       ; 0               ; 0                   ; 0                ; 0                   ; 1                          ; 0               ; 0            ; 0            ; 0            ; 1           ;
; state.MEM_ACCESS_LW        ; 0                     ; 0                       ; 0                       ; 0               ; 0                   ; 0                ; 1                   ; 0                          ; 0               ; 0            ; 0            ; 0            ; 1           ;
; state.WRITE_BACK           ; 0                     ; 0                       ; 0                       ; 0               ; 0                   ; 1                ; 0                   ; 0                          ; 0               ; 0            ; 0            ; 0            ; 1           ;
; state.MEM_ACCESS_SW        ; 0                     ; 0                       ; 0                       ; 0               ; 1                   ; 0                ; 0                   ; 0                          ; 0               ; 0            ; 0            ; 0            ; 1           ;
; state.EXECUTION            ; 0                     ; 0                       ; 0                       ; 1               ; 0                   ; 0                ; 0                   ; 0                          ; 0               ; 0            ; 0            ; 0            ; 1           ;
; state.R_TYPE_COMPLETION    ; 0                     ; 0                       ; 1                       ; 0               ; 0                   ; 0                ; 0                   ; 0                          ; 0               ; 0            ; 0            ; 0            ; 1           ;
; state.BRANCH_COMPLETION    ; 0                     ; 1                       ; 0                       ; 0               ; 0                   ; 0                ; 0                   ; 0                          ; 0               ; 0            ; 0            ; 0            ; 1           ;
; state.JUMP_COMPLETION      ; 1                     ; 0                       ; 0                       ; 0               ; 0                   ; 0                ; 0                   ; 0                          ; 0               ; 0            ; 0            ; 0            ; 1           ;
+----------------------------+-----------------------+-------------------------+-------------------------+-----------------+---------------------+------------------+---------------------+----------------------------+-----------------+--------------+--------------+--------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                      ;
+-----------------------------------------------------+-------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                       ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------------------------+------------------------+
; instr_reg:inst_instr_reg|instr_data[0][4]           ; controlUnit:inst_controlUnit|state.STATE3 ; yes                    ;
; instr_reg:inst_instr_reg|instr_data[0][5]           ; controlUnit:inst_controlUnit|state.STATE3 ; yes                    ;
; instr_reg:inst_instr_reg|instr_data[0][2]           ; controlUnit:inst_controlUnit|state.STATE3 ; yes                    ;
; instr_reg:inst_instr_reg|instr_data[0][1]           ; controlUnit:inst_controlUnit|state.STATE3 ; yes                    ;
; instr_reg:inst_instr_reg|instr_data[0][0]           ; controlUnit:inst_controlUnit|state.STATE3 ; yes                    ;
; instr_reg:inst_instr_reg|instr_data[1][7]           ; controlUnit:inst_controlUnit|state.STATE2 ; yes                    ;
; instr_reg:inst_instr_reg|instr_data[1][6]           ; controlUnit:inst_controlUnit|state.STATE2 ; yes                    ;
; instr_reg:inst_instr_reg|instr_data[1][5]           ; controlUnit:inst_controlUnit|state.STATE2 ; yes                    ;
; instr_reg:inst_instr_reg|instr_data[1][4]           ; controlUnit:inst_controlUnit|state.STATE2 ; yes                    ;
; instr_reg:inst_instr_reg|instr_data[1][3]           ; controlUnit:inst_controlUnit|state.STATE2 ; yes                    ;
; instr_reg:inst_instr_reg|instr_data[1][2]           ; controlUnit:inst_controlUnit|state.STATE2 ; yes                    ;
; instr_reg:inst_instr_reg|instr_data[1][1]           ; controlUnit:inst_controlUnit|state.STATE2 ; yes                    ;
; instr_reg:inst_instr_reg|instr_data[1][0]           ; controlUnit:inst_controlUnit|state.STATE2 ; yes                    ;
; instr_reg:inst_instr_reg|instr_data[0][7]           ; controlUnit:inst_controlUnit|state.STATE3 ; yes                    ;
; instr_reg:inst_instr_reg|instr_data[0][6]           ; controlUnit:inst_controlUnit|state.STATE3 ; yes                    ;
; instr_reg:inst_instr_reg|instr_data[0][3]           ; controlUnit:inst_controlUnit|state.STATE3 ; yes                    ;
; instr_reg:inst_instr_reg|instr_data[3][2]           ; instr_reg:inst_instr_reg|instr_o[31]      ; yes                    ;
; instr_reg:inst_instr_reg|instr_data[3][3]           ; instr_reg:inst_instr_reg|instr_o[31]      ; yes                    ;
; instr_reg:inst_instr_reg|instr_data[3][4]           ; instr_reg:inst_instr_reg|instr_o[31]      ; yes                    ;
; instr_reg:inst_instr_reg|instr_data[3][5]           ; instr_reg:inst_instr_reg|instr_o[31]      ; yes                    ;
; instr_reg:inst_instr_reg|instr_data[3][6]           ; instr_reg:inst_instr_reg|instr_o[31]      ; yes                    ;
; instr_reg:inst_instr_reg|instr_data[3][7]           ; instr_reg:inst_instr_reg|instr_o[31]      ; yes                    ;
; instr_reg:inst_instr_reg|instr_data[2][0]           ; controlUnit:inst_controlUnit|state.STATE1 ; yes                    ;
; instr_reg:inst_instr_reg|instr_data[2][1]           ; controlUnit:inst_controlUnit|state.STATE1 ; yes                    ;
; instr_reg:inst_instr_reg|instr_data[2][2]           ; controlUnit:inst_controlUnit|state.STATE1 ; yes                    ;
; instr_reg:inst_instr_reg|instr_data[2][3]           ; controlUnit:inst_controlUnit|state.STATE1 ; yes                    ;
; instr_reg:inst_instr_reg|instr_data[2][4]           ; controlUnit:inst_controlUnit|state.STATE1 ; yes                    ;
; instr_reg:inst_instr_reg|instr_data[2][5]           ; controlUnit:inst_controlUnit|state.STATE1 ; yes                    ;
; instr_reg:inst_instr_reg|instr_data[2][6]           ; controlUnit:inst_controlUnit|state.STATE1 ; yes                    ;
; instr_reg:inst_instr_reg|instr_data[2][7]           ; controlUnit:inst_controlUnit|state.STATE1 ; yes                    ;
; instr_reg:inst_instr_reg|instr_data[3][0]           ; instr_reg:inst_instr_reg|instr_o[31]      ; yes                    ;
; instr_reg:inst_instr_reg|instr_data[3][1]           ; instr_reg:inst_instr_reg|instr_o[31]      ; yes                    ;
; Number of user-specified and inferred latches = 32  ;                                           ;                        ;
+-----------------------------------------------------+-------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; controlUnit:inst_controlUnit|state~2  ; Lost fanout        ;
; controlUnit:inst_controlUnit|state~3  ; Lost fanout        ;
; controlUnit:inst_controlUnit|state~4  ; Lost fanout        ;
; controlUnit:inst_controlUnit|state~5  ; Lost fanout        ;
; Total Number of Removed Registers = 4 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 117   ;
; Number of registers using Synchronous Clear  ; 16    ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 72    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------+
; Inverted Register Statistics                       ;
+------------------------------------------+---------+
; Inverted Register                        ; Fan out ;
+------------------------------------------+---------+
; instr_memory:inst_instr_memory|mem[2][5] ; 2       ;
; instr_memory:inst_instr_memory|mem[3][5] ; 2       ;
; instr_memory:inst_instr_memory|mem[1][2] ; 1       ;
; instr_memory:inst_instr_memory|mem[1][7] ; 1       ;
; instr_memory:inst_instr_memory|mem[1][0] ; 1       ;
; Total number of inverted registers = 5   ;         ;
+------------------------------------------+---------+


+----------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                           ;
+-------------------------------------+-------------------------------------------+------+
; Register Name                       ; Megafunction                              ; Type ;
+-------------------------------------+-------------------------------------------+------+
; reg_file:inst_reg_file|rd1_o[0..31] ; reg_file:inst_reg_file|mem_reg_file_rtl_0 ; RAM  ;
; reg_file:inst_reg_file|rd2_o[0..31] ; reg_file:inst_reg_file|mem_reg_file_rtl_1 ; RAM  ;
+-------------------------------------+-------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |mips_top|instr_memory:inst_instr_memory|instr8bit_o[6]   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |mips_top|ProgramCounter:inst_ProgramCounter|addr_out[29] ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |mips_top|ProgramCounter:inst_ProgramCounter|addr_out[11] ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |mips_top|instr_memory:inst_instr_memory|mem[3][0]        ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |mips_top|instr_memory:inst_instr_memory|mem[2][6]        ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |mips_top|instr_memory:inst_instr_memory|mem[1][6]        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |mips_top|instr_memory:inst_instr_memory|mem[0][6]        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |mips_top|instr_memory:inst_instr_memory|mem[1][0]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mips_top|mult_4to1:inst_mult_4to1|Mux31                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mips_top|mult_4to1:inst_mult_4to1|Mux14                  ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |mips_top|mult_4to1:inst_mult_4to1|Mux17                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |mips_top|controlUnit:inst_controlUnit|next_state         ;
; 8:1                ; 31 bits   ; 155 LEs       ; 93 LEs               ; 62 LEs                 ; No         ; |mips_top|alu:inst_alu|Mux22                              ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |mips_top|controlUnit:inst_controlUnit|next_state         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for reg_file:inst_reg_file|altsyncram:mem_reg_file_rtl_0|altsyncram_4kl1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for reg_file:inst_reg_file|altsyncram:mem_reg_file_rtl_1|altsyncram_4kl1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: reg_file:inst_reg_file|altsyncram:mem_reg_file_rtl_0 ;
+------------------------------------+--------------------------------------------+---------------------+
; Parameter Name                     ; Value                                      ; Type                ;
+------------------------------------+--------------------------------------------+---------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped             ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE      ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped             ;
; OPERATION_MODE                     ; DUAL_PORT                                  ; Untyped             ;
; WIDTH_A                            ; 32                                         ; Untyped             ;
; WIDTHAD_A                          ; 5                                          ; Untyped             ;
; NUMWORDS_A                         ; 32                                         ; Untyped             ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped             ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped             ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped             ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped             ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped             ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped             ;
; WIDTH_B                            ; 32                                         ; Untyped             ;
; WIDTHAD_B                          ; 5                                          ; Untyped             ;
; NUMWORDS_B                         ; 32                                         ; Untyped             ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped             ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped             ;
; ADDRESS_REG_B                      ; CLOCK0                                     ; Untyped             ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped             ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped             ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped             ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped             ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped             ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped             ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped             ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped             ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped             ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped             ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped             ;
; BYTE_SIZE                          ; 8                                          ; Untyped             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                   ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped             ;
; INIT_FILE                          ; db/mips_top.ram0_reg_file_c5668544.hdl.mif ; Untyped             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped             ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped             ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped             ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped             ;
; DEVICE_FAMILY                      ; Cyclone IV E                               ; Untyped             ;
; CBXI_PARAMETER                     ; altsyncram_4kl1                            ; Untyped             ;
+------------------------------------+--------------------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: reg_file:inst_reg_file|altsyncram:mem_reg_file_rtl_1 ;
+------------------------------------+--------------------------------------------+---------------------+
; Parameter Name                     ; Value                                      ; Type                ;
+------------------------------------+--------------------------------------------+---------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped             ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE      ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped             ;
; OPERATION_MODE                     ; DUAL_PORT                                  ; Untyped             ;
; WIDTH_A                            ; 32                                         ; Untyped             ;
; WIDTHAD_A                          ; 5                                          ; Untyped             ;
; NUMWORDS_A                         ; 32                                         ; Untyped             ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped             ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped             ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped             ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped             ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped             ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped             ;
; WIDTH_B                            ; 32                                         ; Untyped             ;
; WIDTHAD_B                          ; 5                                          ; Untyped             ;
; NUMWORDS_B                         ; 32                                         ; Untyped             ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped             ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped             ;
; ADDRESS_REG_B                      ; CLOCK0                                     ; Untyped             ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped             ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped             ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped             ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped             ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped             ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped             ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped             ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped             ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped             ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped             ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped             ;
; BYTE_SIZE                          ; 8                                          ; Untyped             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                   ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped             ;
; INIT_FILE                          ; db/mips_top.ram0_reg_file_c5668544.hdl.mif ; Untyped             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped             ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped             ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped             ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped             ;
; DEVICE_FAMILY                      ; Cyclone IV E                               ; Untyped             ;
; CBXI_PARAMETER                     ; altsyncram_4kl1                            ; Untyped             ;
+------------------------------------+--------------------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                 ;
+-------------------------------------------+------------------------------------------------------+
; Name                                      ; Value                                                ;
+-------------------------------------------+------------------------------------------------------+
; Number of entity instances                ; 2                                                    ;
; Entity Instance                           ; reg_file:inst_reg_file|altsyncram:mem_reg_file_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                            ;
;     -- WIDTH_A                            ; 32                                                   ;
;     -- NUMWORDS_A                         ; 32                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 32                                                   ;
;     -- NUMWORDS_B                         ; 32                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                             ;
; Entity Instance                           ; reg_file:inst_reg_file|altsyncram:mem_reg_file_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                            ;
;     -- WIDTH_A                            ; 32                                                   ;
;     -- NUMWORDS_A                         ; 32                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 32                                                   ;
;     -- NUMWORDS_B                         ; 32                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                             ;
+-------------------------------------------+------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "mult_4to1:inst_mult_4to1" ;
+--------------+-------+----------+--------------------+
; Port         ; Type  ; Severity ; Details            ;
+--------------+-------+----------+--------------------+
; p01_i[31..1] ; Input ; Info     ; Stuck at GND       ;
; p01_i[0]     ; Input ; Info     ; Stuck at VCC       ;
+--------------+-------+----------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mult_2to1:inst_mult_2to1_3"                                                                                                                     ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                        ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; p0_i  ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "p0_i[31..5]" will be connected to GND. ;
; p1_i  ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "p1_i[31..5]" will be connected to GND. ;
; res_o ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (5 bits) it drives; bit(s) "res_o[31..5]" have no fanouts                     ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 34                          ;
; cycloneiii_ff         ; 117                         ;
;     ENA               ; 40                          ;
;     ENA SCLR SLD      ; 16                          ;
;     ENA SLD           ; 16                          ;
;     plain             ; 45                          ;
; cycloneiii_lcell_comb ; 728                         ;
;     arith             ; 155                         ;
;         2 data inputs ; 92                          ;
;         3 data inputs ; 63                          ;
;     normal            ; 573                         ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 26                          ;
;         3 data inputs ; 249                         ;
;         4 data inputs ; 295                         ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 13.10                       ;
; Average LUT depth     ; 8.67                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed May 11 19:54:14 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mips -c mips_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file programcounter.sv
    Info (12023): Found entity 1: ProgramCounter File: E:/FPGAProject/mips/ProgramCounter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mult_2to1.sv
    Info (12023): Found entity 1: mult_2to1 File: E:/FPGAProject/mips/mult_2to1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mult_4to1.sv
    Info (12023): Found entity 1: mult_4to1 File: E:/FPGAProject/mips/mult_4to1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mult_3to1.sv
    Info (12023): Found entity 1: mult_3to1 File: E:/FPGAProject/mips/mult_3to1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instr_memory.sv
    Info (12023): Found entity 1: instr_memory File: E:/FPGAProject/mips/instr_memory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_file.sv
    Info (12023): Found entity 1: reg_file File: E:/FPGAProject/mips/reg_file.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: E:/FPGAProject/mips/alu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alucontrol.sv
    Info (12023): Found entity 1: ALUControl File: E:/FPGAProject/mips/ALUControl.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sign_extend.sv
    Info (12023): Found entity 1: sign_extend File: E:/FPGAProject/mips/sign_extend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instr_reg.sv
    Info (12023): Found entity 1: instr_reg File: E:/FPGAProject/mips/instr_reg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instr_reg_tb.sv
    Info (12023): Found entity 1: instr_reg_tb File: E:/FPGAProject/mips/instr_reg_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_file_tb.sv
    Info (12023): Found entity 1: reg_file_tb File: E:/FPGAProject/mips/reg_file_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_alucontrol_tb.sv
    Info (12023): Found entity 1: alu_alucontrol_tb File: E:/FPGAProject/mips/alu_alucontrol_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file controlunit.sv
    Info (12023): Found entity 1: controlUnit File: E:/FPGAProject/mips/controlUnit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controlunit_tb.sv
    Info (12023): Found entity 1: controlUnit_tb File: E:/FPGAProject/mips/controlUnit_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mips_top.sv
    Info (12023): Found entity 1: mips_top File: E:/FPGAProject/mips/mips_top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mips_top_tb.sv
    Info (12023): Found entity 1: mips_top_tb File: E:/FPGAProject/mips/mips_top_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplyby4.sv
    Info (12023): Found entity 1: multiplyBy4 File: E:/FPGAProject/mips/multiplyBy4.sv Line: 1
Warning (12019): Can't analyze file -- file latch_save_counter.sv is missing
Warning (10236): Verilog HDL Implicit Net warning at controlUnit_tb.sv(30): created implicit net for "fetch_" File: E:/FPGAProject/mips/controlUnit_tb.sv Line: 30
Info (12127): Elaborating entity "mips_top" for the top level hierarchy
Info (12128): Elaborating entity "controlUnit" for hierarchy "controlUnit:inst_controlUnit" File: E:/FPGAProject/mips/mips_top.sv Line: 53
Warning (10836): SystemVerilog warning at controlUnit.sv(21): automatically converting 4-state value to 2-state by replacing X and Z with 0 File: E:/FPGAProject/mips/controlUnit.sv Line: 21
Warning (10836): SystemVerilog warning at controlUnit.sv(22): automatically converting 4-state value to 2-state by replacing X and Z with 0 File: E:/FPGAProject/mips/controlUnit.sv Line: 22
Warning (10836): SystemVerilog warning at controlUnit.sv(23): automatically converting 4-state value to 2-state by replacing X and Z with 0 File: E:/FPGAProject/mips/controlUnit.sv Line: 23
Warning (10836): SystemVerilog warning at controlUnit.sv(25): automatically converting 4-state value to 2-state by replacing X and Z with 0 File: E:/FPGAProject/mips/controlUnit.sv Line: 25
Warning (10836): SystemVerilog warning at controlUnit.sv(26): automatically converting 4-state value to 2-state by replacing X and Z with 0 File: E:/FPGAProject/mips/controlUnit.sv Line: 26
Warning (10836): SystemVerilog warning at controlUnit.sv(30): automatically converting 4-state value to 2-state by replacing X and Z with 0 File: E:/FPGAProject/mips/controlUnit.sv Line: 30
Warning (10836): SystemVerilog warning at controlUnit.sv(31): automatically converting 4-state value to 2-state by replacing X and Z with 0 File: E:/FPGAProject/mips/controlUnit.sv Line: 31
Warning (10836): SystemVerilog warning at controlUnit.sv(32): automatically converting 4-state value to 2-state by replacing X and Z with 0 File: E:/FPGAProject/mips/controlUnit.sv Line: 32
Warning (10836): SystemVerilog warning at controlUnit.sv(33): automatically converting 4-state value to 2-state by replacing X and Z with 0 File: E:/FPGAProject/mips/controlUnit.sv Line: 33
Warning (10836): SystemVerilog warning at controlUnit.sv(76): automatically converting 4-state value to 2-state by replacing X and Z with 0 File: E:/FPGAProject/mips/controlUnit.sv Line: 76
Warning (10836): SystemVerilog warning at controlUnit.sv(77): automatically converting 4-state value to 2-state by replacing X and Z with 0 File: E:/FPGAProject/mips/controlUnit.sv Line: 77
Warning (10836): SystemVerilog warning at controlUnit.sv(83): automatically converting 4-state value to 2-state by replacing X and Z with 0 File: E:/FPGAProject/mips/controlUnit.sv Line: 83
Warning (10836): SystemVerilog warning at controlUnit.sv(84): automatically converting 4-state value to 2-state by replacing X and Z with 0 File: E:/FPGAProject/mips/controlUnit.sv Line: 84
Warning (10836): SystemVerilog warning at controlUnit.sv(85): automatically converting 4-state value to 2-state by replacing X and Z with 0 File: E:/FPGAProject/mips/controlUnit.sv Line: 85
Warning (10836): SystemVerilog warning at controlUnit.sv(86): automatically converting 4-state value to 2-state by replacing X and Z with 0 File: E:/FPGAProject/mips/controlUnit.sv Line: 86
Warning (10836): SystemVerilog warning at controlUnit.sv(87): automatically converting 4-state value to 2-state by replacing X and Z with 0 File: E:/FPGAProject/mips/controlUnit.sv Line: 87
Warning (10836): SystemVerilog warning at controlUnit.sv(88): automatically converting 4-state value to 2-state by replacing X and Z with 0 File: E:/FPGAProject/mips/controlUnit.sv Line: 88
Info (12128): Elaborating entity "instr_reg" for hierarchy "instr_reg:inst_instr_reg" File: E:/FPGAProject/mips/mips_top.sv Line: 60
Info (10041): Inferred latch for "instr_data[0][0]" at instr_reg.sv(17) File: E:/FPGAProject/mips/instr_reg.sv Line: 17
Info (10041): Inferred latch for "instr_data[0][1]" at instr_reg.sv(17) File: E:/FPGAProject/mips/instr_reg.sv Line: 17
Info (10041): Inferred latch for "instr_data[0][2]" at instr_reg.sv(17) File: E:/FPGAProject/mips/instr_reg.sv Line: 17
Info (10041): Inferred latch for "instr_data[0][3]" at instr_reg.sv(17) File: E:/FPGAProject/mips/instr_reg.sv Line: 17
Info (10041): Inferred latch for "instr_data[0][4]" at instr_reg.sv(17) File: E:/FPGAProject/mips/instr_reg.sv Line: 17
Info (10041): Inferred latch for "instr_data[0][5]" at instr_reg.sv(17) File: E:/FPGAProject/mips/instr_reg.sv Line: 17
Info (10041): Inferred latch for "instr_data[0][6]" at instr_reg.sv(17) File: E:/FPGAProject/mips/instr_reg.sv Line: 17
Info (10041): Inferred latch for "instr_data[0][7]" at instr_reg.sv(17) File: E:/FPGAProject/mips/instr_reg.sv Line: 17
Info (10041): Inferred latch for "instr_data[1][0]" at instr_reg.sv(17) File: E:/FPGAProject/mips/instr_reg.sv Line: 17
Info (10041): Inferred latch for "instr_data[1][1]" at instr_reg.sv(17) File: E:/FPGAProject/mips/instr_reg.sv Line: 17
Info (10041): Inferred latch for "instr_data[1][2]" at instr_reg.sv(17) File: E:/FPGAProject/mips/instr_reg.sv Line: 17
Info (10041): Inferred latch for "instr_data[1][3]" at instr_reg.sv(17) File: E:/FPGAProject/mips/instr_reg.sv Line: 17
Info (10041): Inferred latch for "instr_data[1][4]" at instr_reg.sv(17) File: E:/FPGAProject/mips/instr_reg.sv Line: 17
Info (10041): Inferred latch for "instr_data[1][5]" at instr_reg.sv(17) File: E:/FPGAProject/mips/instr_reg.sv Line: 17
Info (10041): Inferred latch for "instr_data[1][6]" at instr_reg.sv(17) File: E:/FPGAProject/mips/instr_reg.sv Line: 17
Info (10041): Inferred latch for "instr_data[1][7]" at instr_reg.sv(17) File: E:/FPGAProject/mips/instr_reg.sv Line: 17
Info (10041): Inferred latch for "instr_data[2][0]" at instr_reg.sv(17) File: E:/FPGAProject/mips/instr_reg.sv Line: 17
Info (10041): Inferred latch for "instr_data[2][1]" at instr_reg.sv(17) File: E:/FPGAProject/mips/instr_reg.sv Line: 17
Info (10041): Inferred latch for "instr_data[2][2]" at instr_reg.sv(17) File: E:/FPGAProject/mips/instr_reg.sv Line: 17
Info (10041): Inferred latch for "instr_data[2][3]" at instr_reg.sv(17) File: E:/FPGAProject/mips/instr_reg.sv Line: 17
Info (10041): Inferred latch for "instr_data[2][4]" at instr_reg.sv(17) File: E:/FPGAProject/mips/instr_reg.sv Line: 17
Info (10041): Inferred latch for "instr_data[2][5]" at instr_reg.sv(17) File: E:/FPGAProject/mips/instr_reg.sv Line: 17
Info (10041): Inferred latch for "instr_data[2][6]" at instr_reg.sv(17) File: E:/FPGAProject/mips/instr_reg.sv Line: 17
Info (10041): Inferred latch for "instr_data[2][7]" at instr_reg.sv(17) File: E:/FPGAProject/mips/instr_reg.sv Line: 17
Info (10041): Inferred latch for "instr_data[3][0]" at instr_reg.sv(17) File: E:/FPGAProject/mips/instr_reg.sv Line: 17
Info (10041): Inferred latch for "instr_data[3][1]" at instr_reg.sv(17) File: E:/FPGAProject/mips/instr_reg.sv Line: 17
Info (10041): Inferred latch for "instr_data[3][2]" at instr_reg.sv(17) File: E:/FPGAProject/mips/instr_reg.sv Line: 17
Info (10041): Inferred latch for "instr_data[3][3]" at instr_reg.sv(17) File: E:/FPGAProject/mips/instr_reg.sv Line: 17
Info (10041): Inferred latch for "instr_data[3][4]" at instr_reg.sv(17) File: E:/FPGAProject/mips/instr_reg.sv Line: 17
Info (10041): Inferred latch for "instr_data[3][5]" at instr_reg.sv(17) File: E:/FPGAProject/mips/instr_reg.sv Line: 17
Info (10041): Inferred latch for "instr_data[3][6]" at instr_reg.sv(17) File: E:/FPGAProject/mips/instr_reg.sv Line: 17
Info (10041): Inferred latch for "instr_data[3][7]" at instr_reg.sv(17) File: E:/FPGAProject/mips/instr_reg.sv Line: 17
Info (12128): Elaborating entity "instr_memory" for hierarchy "instr_memory:inst_instr_memory" File: E:/FPGAProject/mips/mips_top.sv Line: 68
Info (12128): Elaborating entity "reg_file" for hierarchy "reg_file:inst_reg_file" File: E:/FPGAProject/mips/mips_top.sv Line: 79
Info (12128): Elaborating entity "alu" for hierarchy "alu:inst_alu" File: E:/FPGAProject/mips/mips_top.sv Line: 88
Warning (10230): Verilog HDL assignment warning at alu.sv(14): truncated value with size 32 to match size of target (1) File: E:/FPGAProject/mips/alu.sv Line: 14
Warning (10230): Verilog HDL assignment warning at alu.sv(19): truncated value with size 32 to match size of target (1) File: E:/FPGAProject/mips/alu.sv Line: 19
Warning (10230): Verilog HDL assignment warning at alu.sv(24): truncated value with size 32 to match size of target (1) File: E:/FPGAProject/mips/alu.sv Line: 24
Warning (10230): Verilog HDL assignment warning at alu.sv(29): truncated value with size 32 to match size of target (1) File: E:/FPGAProject/mips/alu.sv Line: 29
Warning (10230): Verilog HDL assignment warning at alu.sv(34): truncated value with size 32 to match size of target (1) File: E:/FPGAProject/mips/alu.sv Line: 34
Warning (10230): Verilog HDL assignment warning at alu.sv(38): truncated value with size 32 to match size of target (1) File: E:/FPGAProject/mips/alu.sv Line: 38
Info (12128): Elaborating entity "ALUControl" for hierarchy "ALUControl:inst_ALUControl" File: E:/FPGAProject/mips/mips_top.sv Line: 94
Info (12128): Elaborating entity "ProgramCounter" for hierarchy "ProgramCounter:inst_ProgramCounter" File: E:/FPGAProject/mips/mips_top.sv Line: 101
Info (12128): Elaborating entity "mult_2to1" for hierarchy "mult_2to1:inst_mult_2to1_4" File: E:/FPGAProject/mips/mips_top.sv Line: 108
Info (12128): Elaborating entity "mult_3to1" for hierarchy "mult_3to1:inst_mult_3to1_1" File: E:/FPGAProject/mips/mips_top.sv Line: 138
Info (12128): Elaborating entity "mult_4to1" for hierarchy "mult_4to1:inst_mult_4to1" File: E:/FPGAProject/mips/mips_top.sv Line: 148
Info (12128): Elaborating entity "sign_extend" for hierarchy "sign_extend:inst_sign_extend" File: E:/FPGAProject/mips/mips_top.sv Line: 153
Info (12128): Elaborating entity "multiplyBy4" for hierarchy "multiplyBy4:inst_multiplyBy4" File: E:/FPGAProject/mips/mips_top.sv Line: 159
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "reg_file:inst_reg_file|mem_reg_file_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/mips_top.ram0_reg_file_c5668544.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "reg_file:inst_reg_file|mem_reg_file_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/mips_top.ram0_reg_file_c5668544.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "reg_file:inst_reg_file|altsyncram:mem_reg_file_rtl_0"
Info (12133): Instantiated megafunction "reg_file:inst_reg_file|altsyncram:mem_reg_file_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/mips_top.ram0_reg_file_c5668544.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf
    Info (12023): Found entity 1: altsyncram_4kl1 File: E:/FPGAProject/mips/db/altsyncram_4kl1.tdf Line: 28
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 874 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 776 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 4796 megabytes
    Info: Processing ended: Wed May 11 19:54:25 2022
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:21


