// Seed: 2100709919
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5#(.id_6(1))
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  id_7(
      .id_0(id_2)
  );
  wire id_8 = id_8;
  assign id_4 = 1;
  tri1 id_9, id_10 = id_6 * id_5, id_11 = ~1;
  localparam id_12 = 1, id_13 = 1'b0, id_14 = -1'b0;
  assign id_2 = 1;
  id_15 :
  assert property (@(negedge 1 - id_5) -1) @('b0 | id_3) module_0 <= #(1 == 1  : id_9  : id_1) 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = 1'd0;
  parameter id_8 = id_5;
  parameter id_9 = id_7;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9,
      id_9
  );
  wire id_10;
endmodule
