Active-HDL 10.2.3312.5682  2022-11-16 22.35.20

Elaboration top modules:
Verilog Module                tb_bitcell


-------------------------------------------------------------------------------------------
Verilog Module          | Library | Info | Compiler Version          | Compilation Options
-------------------------------------------------------------------------------------------
tb_bitcell              | bitcell |      | 10.2.3312.5682  (Windows) | -O2
bitcell                 | bitcell |      | 10.2.3312.5682  (Windows) | -O2
SrLatch                 | bitcell |      | 10.2.3312.5682  (Windows) | -O2
-------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------
Library                 | Comment
-------------------------------------------------------------------------------------------
bitcell                 | None
-------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+tb_bitcell tb_bitcell


The performance of simulation is reduced. Version EDU Edition
