PPA Report for IVMU_DualTrigger_pipelined.v (Module: IVMU_DualTrigger_pipelined)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 2
FF Count: 4
IO Count: 7
Cell Count: 26

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1044.93 MHz
Reg-to-Reg Critical Path Delay: 0.820 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
