# do FPGA_Parte_B.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module restador_completo
# 
# Top level modules:
# 	restador_completo
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module restador_completo_vlg_sample_tst
# -- Compiling module restador_completo_vlg_check_tst
# -- Compiling module restador_completo_vlg_vec_tst
# 
# Top level modules:
# 	restador_completo_vlg_vec_tst
# vsim -L cycloneiii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.restador_completo_vlg_vec_tst 
# Loading work.restador_completo_vlg_vec_tst
# Loading work.restador_completo
# Loading cycloneiii_ver.cycloneiii_io_obuf
# Loading cycloneiii_ver.cycloneiii_io_ibuf
# Loading cycloneiii_ver.cycloneiii_clkctrl
# Loading cycloneiii_ver.cycloneiii_mux41
# Loading cycloneiii_ver.cycloneiii_ena_reg
# Loading cycloneiii_ver.cycloneiii_lcell_comb
# Loading altera_ver.dffeas
# Loading work.restador_completo_vlg_sample_tst
# Loading work.restador_completo_vlg_check_tst
# SDF 10.1d Compiler 2012.11 Nov  2 2012
# 
# Loading instances from FPGA_Parte_B_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from FPGA_Parte_B_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /restador_completo_vlg_vec_tst File: FPGA_Parte_B.vt
# Simulation passed !
# ** Note: $finish    : FPGA_Parte_B.vt(181)
#    Time: 1 us  Iteration: 0  Instance: /restador_completo_vlg_vec_tst/tb_out
