// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "06/28/2023 09:50:43"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ns/ 1 ps

module TopLevel (
	SW,
	KEY,
	CLOCK_27,
	LEDR,
	LEDG,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	DRAM_ADDR,
	DRAM_CLK,
	DRAM_BA_1,
	DRAM_BA_0,
	DRAM_LDQM,
	DRAM_UDQM,
	DRAM_CKE,
	DRAM_CS_N,
	DRAM_RAS_N,
	DRAM_CAS_N,
	DRAM_WE_N,
	DRAM_DQ);
input 	[17:0] SW;
input 	[3:0] KEY;
input 	CLOCK_27;
output 	[17:0] LEDR;
output 	[8:0] LEDG;
output 	[7:0] HEX0;
output 	[7:0] HEX1;
output 	[7:0] HEX2;
output 	[7:0] HEX3;
output 	[7:0] HEX4;
output 	[7:0] HEX5;
output 	[7:0] HEX6;
output 	[7:0] HEX7;
output 	[11:0] DRAM_ADDR;
output 	DRAM_CLK;
output 	DRAM_BA_1;
output 	DRAM_BA_0;
output 	DRAM_LDQM;
output 	DRAM_UDQM;
output 	DRAM_CKE;
output 	DRAM_CS_N;
output 	DRAM_RAS_N;
output 	DRAM_CAS_N;
output 	DRAM_WE_N;
inout 	[15:0] DRAM_DQ;

// Design Ports Information
// DRAM_DQ[0]	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[1]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[2]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[4]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[5]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[6]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[7]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[8]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[9]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[10]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[11]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[12]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[13]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[14]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[15]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// KEY[0]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[1]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[3]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[4]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[5]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[7]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[8]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[9]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[10]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[11]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[12]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[13]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[14]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[15]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[16]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[17]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[0]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[1]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[2]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[4]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[5]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[6]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[7]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[8]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[7]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[7]	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[7]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[7]	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[7]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[7]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[0]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[4]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[5]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[6]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[7]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[1]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[2]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[3]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[4]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[5]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[6]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[7]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[0]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[1]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[2]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[3]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[4]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[5]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[6]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[7]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[8]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[9]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[10]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[11]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_CLK	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_BA_1	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_BA_0	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_LDQM	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_UDQM	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_CKE	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_CS_N	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_RAS_N	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_CAS_N	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_WE_N	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SW[17]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[16]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[11]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[12]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[15]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[13]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[14]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[10]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_27	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("VerilogWarmup_v_fast.sdo");
// synopsys translate_on

wire \a|altpll_component|pll~CLK2 ;
wire \c|counter[16]~69_combout ;
wire \c|counter[27]~91_combout ;
wire \c|counter[29]~95_combout ;
wire \c|counter[30]~97_combout ;
wire \t1|read_value_r[0][0]~regout ;
wire \t1|read_value_r[0][14]~regout ;
wire \t1|read_value_r[1][3]~regout ;
wire \t1|read_value_r[1][7]~regout ;
wire \t1|read_value_r[1][14]~regout ;
wire \t1|read_value_r[2][7]~regout ;
wire \t1|read_value_r[2][14]~regout ;
wire \t1|read_value_r[3][7]~regout ;
wire \t1|read_value_r[3][9]~regout ;
wire \t1|read_value_r[3][14]~regout ;
wire \t1|read_value_r[4][11]~regout ;
wire \t1|read_value_r[4][15]~regout ;
wire \t1|read_value_r[5][15]~regout ;
wire \t1|read_value_r[6][5]~regout ;
wire \t1|read_value_r[6][10]~regout ;
wire \t1|read_value_r[7][4]~regout ;
wire \Mux68~0_combout ;
wire \Mux55~2_combout ;
wire \Mux54~11_combout ;
wire \Mux53~0_combout ;
wire \Mux52~11_combout ;
wire \Mux51~2_combout ;
wire \Mux49~0_combout ;
wire \Mux49~2_combout ;
wire \Mux49~3_combout ;
wire \Mux48~0_combout ;
wire \Mux48~1_combout ;
wire \Mux48~2_combout ;
wire \Mux47~1_combout ;
wire \Mux47~2_combout ;
wire \Mux46~0_combout ;
wire \Mux46~1_combout ;
wire \Mux46~2_combout ;
wire \Mux45~2_combout ;
wire \Mux44~0_combout ;
wire \Mux44~2_combout ;
wire \Mux44~4_combout ;
wire \Mux43~2_combout ;
wire \Mux43~4_combout ;
wire \Mux41~0_combout ;
wire \Mux41~1_combout ;
wire \Mux40~0_combout ;
wire \c|Selector50~0_combout ;
wire \c|Equal0~3_combout ;
wire \c|Equal0~5_combout ;
wire \c|Equal0~7_combout ;
wire \c|LessThan0~1_combout ;
wire \c|Equal0~10_combout ;
wire \c|Equal0~11_combout ;
wire \c|counter[6]~35_combout ;
wire \c|state.ST_INIT2~regout ;
wire \t1|Mux16~0_combout ;
wire \t1|phase~1_combout ;
wire \t1|phase~2_combout ;
wire \c|state.ST_INIT3~regout ;
wire \Mux54~16_combout ;
wire \t1|read_value_r[3][14]~feeder_combout ;
wire \t1|addr_reg[4]~feeder_combout ;
wire \data_in_r[10]~feeder_combout ;
wire \addr_in_r[16]~feeder_combout ;
wire \data_in_r[14]~feeder_combout ;
wire \DRAM_DQ[0]~0 ;
wire \DRAM_DQ[1]~1 ;
wire \DRAM_DQ[2]~2 ;
wire \DRAM_DQ[3]~3 ;
wire \DRAM_DQ[4]~4 ;
wire \DRAM_DQ[5]~5 ;
wire \DRAM_DQ[6]~6 ;
wire \DRAM_DQ[7]~7 ;
wire \DRAM_DQ[8]~8 ;
wire \DRAM_DQ[9]~9 ;
wire \DRAM_DQ[10]~10 ;
wire \DRAM_DQ[11]~11 ;
wire \DRAM_DQ[12]~12 ;
wire \DRAM_DQ[13]~13 ;
wire \DRAM_DQ[14]~14 ;
wire \DRAM_DQ[15]~15 ;
wire \CLOCK_27~combout ;
wire \a|altpll_component|_clk1 ;
wire \a|altpll_component|_clk1~clkctrl_outclk ;
wire \data_in_r[0]~0_combout ;
wire \Mux1~0_combout ;
wire \oe_in_r~regout ;
wire \t1|Add0~0_combout ;
wire \c|za_busy~2_combout ;
wire \t1|addr_reg[4]~2_combout ;
wire \t1|step[2]~1_combout ;
wire \t1|Add0~1_combout ;
wire \t1|Equal8~0_combout ;
wire \t1|phase~3_combout ;
wire \t1|Mux45~0_combout ;
wire \t1|we~regout ;
wire \we_in_r~0_combout ;
wire \we_in_r~regout ;
wire \we_in~0_combout ;
wire \t1|oe~1_combout ;
wire \t1|oe~0_combout ;
wire \t1|oe~regout ;
wire \c|state~22_combout ;
wire \c|counter[0]~34 ;
wire \c|counter[1]~39_combout ;
wire \c|Equal0~8_combout ;
wire \c|counter[17]~72 ;
wire \c|counter[18]~74 ;
wire \c|counter[19]~75_combout ;
wire \c|LessThan0~0_combout ;
wire \c|LessThan0~2_combout ;
wire \c|LessThan0~3_combout ;
wire \c|state~23_combout ;
wire \c|state.ST_REF~regout ;
wire \c|counter[4]~45_combout ;
wire \c|Equal1~0_combout ;
wire \c|Equal1~1_combout ;
wire \c|counter[6]~37_combout ;
wire \c|counter[6]~38_combout ;
wire \c|counter[19]~76 ;
wire \c|counter[20]~78 ;
wire \c|counter[21]~79_combout ;
wire \c|counter[21]~80 ;
wire \c|counter[22]~81_combout ;
wire \c|counter[22]~82 ;
wire \c|counter[23]~83_combout ;
wire \c|counter[23]~84 ;
wire \c|counter[24]~85_combout ;
wire \c|counter[24]~86 ;
wire \c|counter[25]~87_combout ;
wire \c|counter[25]~88 ;
wire \c|counter[26]~89_combout ;
wire \c|counter[26]~90 ;
wire \c|counter[27]~92 ;
wire \c|counter[28]~93_combout ;
wire \c|counter[28]~94 ;
wire \c|counter[29]~96 ;
wire \c|counter[30]~98 ;
wire \c|counter[31]~99_combout ;
wire \c|counter[31]~100 ;
wire \c|counter[32]~101_combout ;
wire \c|Equal0~6_combout ;
wire \c|Equal0~12_combout ;
wire \c|Selector12~0_combout ;
wire \c|state.ST_POW~regout ;
wire \c|Selector49~0_combout ;
wire \c|state.ST_INIT1~regout ;
wire \c|counter[6]~36_combout ;
wire \c|counter[1]~40 ;
wire \c|counter[2]~42 ;
wire \c|counter[3]~43_combout ;
wire \c|counter[3]~44 ;
wire \c|counter[4]~46 ;
wire \c|counter[5]~47_combout ;
wire \c|counter[5]~48 ;
wire \c|counter[6]~49_combout ;
wire \c|counter[6]~50 ;
wire \c|counter[7]~51_combout ;
wire \c|counter[7]~52 ;
wire \c|counter[8]~53_combout ;
wire \c|counter[8]~54 ;
wire \c|counter[9]~55_combout ;
wire \c|counter[9]~56 ;
wire \c|counter[10]~57_combout ;
wire \c|counter[10]~58 ;
wire \c|counter[11]~60 ;
wire \c|counter[12]~61_combout ;
wire \c|counter[12]~62 ;
wire \c|counter[13]~64 ;
wire \c|counter[14]~66 ;
wire \c|counter[15]~67_combout ;
wire \c|counter[15]~68 ;
wire \c|counter[16]~70 ;
wire \c|counter[17]~71_combout ;
wire \c|counter[18]~73_combout ;
wire \c|Equal0~1_combout ;
wire \c|counter[20]~77_combout ;
wire \c|Equal0~2_combout ;
wire \c|counter[14]~65_combout ;
wire \c|counter[13]~63_combout ;
wire \c|Equal0~0_combout ;
wire \c|Equal0~4_combout ;
wire \c|Equal0~9_combout ;
wire \c|Selector50~1_combout ;
wire \c|state.ST_PREP1~regout ;
wire \c|Selector51~0_combout ;
wire \c|state.ST_PREP2~regout ;
wire \t1|old_input~0_combout ;
wire \t1|old_input~regout ;
wire \t1|always0~0_combout ;
wire \t1|step[0]~0_combout ;
wire \t1|Mux19~0_combout ;
wire \t1|data_reg[0]~0_combout ;
wire \t1|data_reg[0]~1_combout ;
wire \data_in[0]~0_combout ;
wire \c|az_data_r[0]~feeder_combout ;
wire \c|az_be_n_r[1]~0_combout ;
wire \c|az_wr_n_r~0_combout ;
wire \c|az_wr_n_r~regout ;
wire \c|state~24_combout ;
wire \c|state.ST_ACT~regout ;
wire \c|state~26_combout ;
wire \c|state.ST_WRIT1~regout ;
wire \c|state.ST_WRIT2~regout ;
wire \data_in_r[1]~feeder_combout ;
wire \data_in[1]~1_combout ;
wire \t1|Mux17~0_combout ;
wire \data_in_r[2]~feeder_combout ;
wire \data_in[2]~2_combout ;
wire \data_in[3]~3_combout ;
wire \c|az_data_r[3]~feeder_combout ;
wire \data_in_r[4]~feeder_combout ;
wire \data_in[4]~14_combout ;
wire \data_in[5]~15_combout ;
wire \data_in[6]~4_combout ;
wire \c|az_data_r[6]~feeder_combout ;
wire \data_in_r[7]~1_combout ;
wire \data_in_r[7]~2_combout ;
wire \data_in[7]~5_combout ;
wire \c|az_data_r[7]~feeder_combout ;
wire \Mux12~0_combout ;
wire \data_in_r[11]~3_combout ;
wire \data_in[8]~6_combout ;
wire \c|az_data_r[8]~feeder_combout ;
wire \Mux11~0_combout ;
wire \data_in_r[9]~feeder_combout ;
wire \data_in[9]~7_combout ;
wire \data_in[10]~8_combout ;
wire \Mux9~0_combout ;
wire \data_in[11]~9_combout ;
wire \c|az_data_r[11]~feeder_combout ;
wire \Mux8~0_combout ;
wire \data_in_r[12]~feeder_combout ;
wire \data_in[12]~10_combout ;
wire \c|az_data_r[12]~feeder_combout ;
wire \Mux7~0_combout ;
wire \data_in_r[13]~feeder_combout ;
wire \t1|Mux18~0_combout ;
wire \data_in[13]~11_combout ;
wire \data_in[14]~12_combout ;
wire \Mux16~0_combout ;
wire \data_in[15]~13_combout ;
wire \c|state~25_combout ;
wire \c|state.ST_READ1~regout ;
wire \c|state.ST_READ2~regout ;
wire \c|state.ST_READ3~feeder_combout ;
wire \c|state.ST_READ3~regout ;
wire \c|za_data_r[0]~0_combout ;
wire \t1|read_value_r~8_combout ;
wire \t1|read_value_r[0][4]~feeder_combout ;
wire \c|state.ST_READ4~feeder_combout ;
wire \c|state.ST_READ4~regout ;
wire \t1|finish~0_combout ;
wire \t1|finish~regout ;
wire \t1|prev_step[0]~1_combout ;
wire \t1|read_value_r[0][12]~1_combout ;
wire \t1|Add1~1_combout ;
wire \t1|phase~0_combout ;
wire \t1|prev_step[0]~0_combout ;
wire \t1|read_value_r[0][12]~2_combout ;
wire \t1|read_value_r[0][4]~regout ;
wire \t1|read_value_r~7_combout ;
wire \t1|read_value_r[0][7]~feeder_combout ;
wire \t1|read_value_r[0][7]~regout ;
wire \t1|read_value_r~6_combout ;
wire \t1|read_value_r[0][6]~regout ;
wire \t1|Equal0~1_combout ;
wire \c|za_data_r[8]~feeder_combout ;
wire \t1|read_value_r~10_combout ;
wire \t1|read_value_r[0][8]~regout ;
wire \c|za_data_r[11]~feeder_combout ;
wire \t1|read_value_r~13_combout ;
wire \t1|read_value_r[0][11]~regout ;
wire \t1|read_value_r~11_combout ;
wire \t1|read_value_r[0][9]~feeder_combout ;
wire \t1|read_value_r[0][9]~regout ;
wire \t1|Equal0~2_combout ;
wire \t1|read_value_r~15_combout ;
wire \t1|read_value_r[0][13]~regout ;
wire \t1|read_value_r~17_combout ;
wire \t1|read_value_r[0][15]~regout ;
wire \t1|read_value_r~14_combout ;
wire \t1|read_value_r[0][12]~regout ;
wire \t1|Equal0~3_combout ;
wire \t1|read_value_r~5_combout ;
wire \t1|read_value_r[0][3]~regout ;
wire \t1|read_value_r~4_combout ;
wire \t1|read_value_r[0][2]~regout ;
wire \t1|read_value_r~3_combout ;
wire \t1|read_value_r[0][1]~feeder_combout ;
wire \t1|read_value_r[0][1]~regout ;
wire \t1|Equal0~0_combout ;
wire \t1|Equal0~4_combout ;
wire \t1|Add1~0_combout ;
wire \t1|read_value_r[1][10]~19_combout ;
wire \t1|read_value_r[1][4]~regout ;
wire \t1|read_value_r~9_combout ;
wire \t1|read_value_r[1][5]~regout ;
wire \t1|read_value_r[1][6]~regout ;
wire \t1|Equal1~1_combout ;
wire \t1|read_value_r[1][15]~regout ;
wire \t1|read_value_r[1][13]~regout ;
wire \t1|read_value_r[1][12]~regout ;
wire \t1|Equal1~3_combout ;
wire \t1|read_value_r[1][2]~feeder_combout ;
wire \t1|read_value_r[1][2]~regout ;
wire \t1|read_value_r[1][1]~regout ;
wire \t1|read_value_r~0_combout ;
wire \t1|read_value_r[1][0]~regout ;
wire \t1|Equal1~0_combout ;
wire \t1|read_value_r[1][11]~feeder_combout ;
wire \t1|read_value_r[1][11]~regout ;
wire \t1|read_value_r[1][8]~regout ;
wire \t1|read_value_r[1][9]~regout ;
wire \t1|Equal1~2_combout ;
wire \t1|Equal1~4_combout ;
wire \t1|read_value_r[2][14]~20_combout ;
wire \t1|read_value_r[2][5]~regout ;
wire \t1|read_value_r[2][4]~regout ;
wire \t1|read_value_r[2][6]~regout ;
wire \t1|Equal2~1_combout ;
wire \t1|read_value_r[2][12]~regout ;
wire \t1|read_value_r[2][15]~regout ;
wire \t1|read_value_r[2][13]~regout ;
wire \t1|Equal2~3_combout ;
wire \t1|read_value_r[2][9]~regout ;
wire \t1|read_value_r[2][11]~regout ;
wire \t1|read_value_r[2][8]~feeder_combout ;
wire \t1|read_value_r[2][8]~regout ;
wire \t1|Equal2~2_combout ;
wire \t1|read_value_r[2][0]~regout ;
wire \t1|read_value_r[2][2]~feeder_combout ;
wire \t1|read_value_r[2][2]~regout ;
wire \t1|read_value_r[2][1]~regout ;
wire \t1|Equal2~0_combout ;
wire \t1|Equal2~4_combout ;
wire \t1|read_value_r[3][5]~21_combout ;
wire \t1|read_value_r[3][13]~regout ;
wire \t1|read_value_r[3][15]~regout ;
wire \t1|read_value_r[3][12]~feeder_combout ;
wire \t1|read_value_r[3][12]~regout ;
wire \t1|Equal3~3_combout ;
wire \t1|read_value_r~12_combout ;
wire \t1|read_value_r[3][10]~feeder_combout ;
wire \t1|read_value_r[3][10]~regout ;
wire \t1|read_value_r[3][11]~regout ;
wire \t1|read_value_r[3][8]~feeder_combout ;
wire \t1|read_value_r[3][8]~regout ;
wire \t1|Equal3~2_combout ;
wire \t1|read_value_r[3][2]~feeder_combout ;
wire \t1|read_value_r[3][2]~regout ;
wire \t1|read_value_r[3][3]~regout ;
wire \t1|read_value_r[3][0]~regout ;
wire \t1|Equal3~0_combout ;
wire \t1|read_value_r[3][4]~feeder_combout ;
wire \t1|read_value_r[3][4]~regout ;
wire \t1|read_value_r[3][5]~feeder_combout ;
wire \t1|read_value_r[3][5]~regout ;
wire \t1|read_value_r[3][6]~regout ;
wire \t1|Equal3~1_combout ;
wire \t1|Equal3~4_combout ;
wire \t1|read_value_r[4][8]~22_combout ;
wire \t1|read_value_r[4][8]~regout ;
wire \t1|read_value_r[4][9]~regout ;
wire \t1|read_value_r[4][10]~regout ;
wire \t1|Equal4~2_combout ;
wire \t1|read_value_r[4][3]~regout ;
wire \t1|read_value_r[4][0]~regout ;
wire \t1|read_value_r[4][2]~regout ;
wire \t1|Equal4~0_combout ;
wire \t1|read_value_r[4][6]~regout ;
wire \t1|read_value_r[4][7]~regout ;
wire \t1|read_value_r[4][5]~regout ;
wire \t1|Equal4~1_combout ;
wire \t1|read_value_r~16_combout ;
wire \t1|read_value_r[4][14]~regout ;
wire \t1|read_value_r[4][13]~regout ;
wire \t1|read_value_r[4][12]~regout ;
wire \t1|Equal4~3_combout ;
wire \t1|Equal4~4_combout ;
wire \t1|read_value_r[1][10]~18_combout ;
wire \t1|read_value_r[5][11]~23_combout ;
wire \t1|read_value_r[5][7]~regout ;
wire \t1|read_value_r[5][6]~regout ;
wire \t1|read_value_r[5][5]~regout ;
wire \t1|Equal5~1_combout ;
wire \t1|read_value_r[5][2]~regout ;
wire \t1|read_value_r[5][0]~regout ;
wire \t1|read_value_r[5][3]~regout ;
wire \t1|Equal5~0_combout ;
wire \t1|read_value_r[5][11]~regout ;
wire \t1|read_value_r[5][8]~regout ;
wire \t1|read_value_r[5][9]~regout ;
wire \t1|Equal5~2_combout ;
wire \t1|read_value_r[5][12]~regout ;
wire \t1|read_value_r[5][13]~regout ;
wire \t1|read_value_r[5][14]~regout ;
wire \t1|Equal5~3_combout ;
wire \t1|Equal5~4_combout ;
wire \t1|read_value_r[6][2]~feeder_combout ;
wire \t1|read_value_r[6][10]~24_combout ;
wire \t1|read_value_r[6][2]~regout ;
wire \t1|read_value_r[6][3]~regout ;
wire \t1|read_value_r[6][0]~regout ;
wire \t1|Equal6~0_combout ;
wire \t1|read_value_r[6][12]~regout ;
wire \t1|read_value_r[6][13]~regout ;
wire \t1|read_value_r[6][15]~regout ;
wire \t1|Equal6~3_combout ;
wire \t1|read_value_r[6][7]~feeder_combout ;
wire \t1|read_value_r[6][7]~regout ;
wire \t1|read_value_r[6][6]~regout ;
wire \t1|read_value_r[6][4]~regout ;
wire \t1|Equal6~1_combout ;
wire \t1|read_value_r[6][8]~regout ;
wire \t1|read_value_r[6][11]~regout ;
wire \t1|read_value_r[6][9]~regout ;
wire \t1|Equal6~2_combout ;
wire \t1|Equal6~4_combout ;
wire \t1|read_value_r[7][6]~25_combout ;
wire \t1|read_value_r[7][14]~regout ;
wire \t1|read_value_r[7][13]~regout ;
wire \t1|read_value_r[7][15]~regout ;
wire \t1|Equal7~3_combout ;
wire \t1|read_value_r[7][5]~regout ;
wire \t1|read_value_r[7][6]~regout ;
wire \t1|read_value_r[7][7]~regout ;
wire \t1|Equal7~1_combout ;
wire \t1|read_value_r[7][0]~feeder_combout ;
wire \t1|read_value_r[7][0]~regout ;
wire \t1|read_value_r[7][1]~regout ;
wire \t1|read_value_r[7][2]~feeder_combout ;
wire \t1|read_value_r[7][2]~regout ;
wire \t1|Equal7~0_combout ;
wire \t1|read_value_r[7][10]~regout ;
wire \t1|read_value_r[7][9]~regout ;
wire \t1|read_value_r[7][11]~regout ;
wire \t1|Equal7~2_combout ;
wire \t1|Equal7~4_combout ;
wire \t1|tested~0_combout ;
wire \t1|tested~1_combout ;
wire \t1|tested~2_combout ;
wire \t1|tested~3_combout ;
wire \t1|tested~4_combout ;
wire \t1|tested~5_combout ;
wire \t1|tested~6_combout ;
wire \t1|tested~7_combout ;
wire \KEY[2]~clk_delay_ctrl_clkout ;
wire \KEY[2]~clkctrl_outclk ;
wire \be_n[1]~feeder_combout ;
wire \Mux20~0_combout ;
wire \addr_in_r[4]~0_combout ;
wire \addr_in[3]~3_combout ;
wire \Mux68~1_combout ;
wire \Mux70~0_combout ;
wire \Mux70~1_combout ;
wire \Mux21~0_combout ;
wire \addr_in[2]~2_combout ;
wire \c|counter[2]~41_combout ;
wire \Mux69~0_combout ;
wire \Mux69~1_combout ;
wire \c|counter[0]~33_combout ;
wire \Mux71~0_combout ;
wire \Mux71~1_combout ;
wire \h0|WideOr6~0_combout ;
wire \h0|WideOr5~0_combout ;
wire \h0|WideOr4~0_combout ;
wire \h0|WideOr3~0_combout ;
wire \h0|WideOr2~0_combout ;
wire \h0|WideOr1~0_combout ;
wire \h0|WideOr0~0_combout ;
wire \Mux64~0_combout ;
wire \addr_in[7]~7_combout ;
wire \Mux64~1_combout ;
wire \Mux67~0_combout ;
wire \Mux67~1_combout ;
wire \Mux65~0_combout ;
wire \Mux65~1_combout ;
wire \Mux66~0_combout ;
wire \Mux66~1_combout ;
wire \h1|WideOr6~0_combout ;
wire \h1|WideOr5~0_combout ;
wire \h1|WideOr4~0_combout ;
wire \h1|WideOr3~0_combout ;
wire \h1|WideOr2~0_combout ;
wire \h1|WideOr1~0_combout ;
wire \h1|WideOr0~0_combout ;
wire \Mux63~0_combout ;
wire \Mux15~0_combout ;
wire \addr_in[8]~8_combout ;
wire \Mux63~1_combout ;
wire \Mux62~0_combout ;
wire \Mux14~0_combout ;
wire \addr_in[9]~9_combout ;
wire \Mux62~1_combout ;
wire \addr_in_r[13]~1_combout ;
wire \addr_in[11]~11_combout ;
wire \c|counter[11]~59_combout ;
wire \Mux60~0_combout ;
wire \Mux60~1_combout ;
wire \Mux13~0_combout ;
wire \addr_in[10]~10_combout ;
wire \Mux61~0_combout ;
wire \Mux61~1_combout ;
wire \h2|WideOr6~0_combout ;
wire \h2|WideOr5~0_combout ;
wire \h2|WideOr4~0_combout ;
wire \h2|WideOr3~0_combout ;
wire \h2|WideOr2~0_combout ;
wire \h2|WideOr1~0_combout ;
wire \h2|WideOr0~0_combout ;
wire \Mux10~0_combout ;
wire \addr_in_r[13]~feeder_combout ;
wire \Mux58~0_combout ;
wire \Mux58~1_combout ;
wire \addr_in_r[12]~feeder_combout ;
wire \Mux59~0_combout ;
wire \Mux59~1_combout ;
wire \addr_in_r[15]~feeder_combout ;
wire \Mux56~0_combout ;
wire \Mux56~1_combout ;
wire \Mux57~0_combout ;
wire \Mux57~1_combout ;
wire \h3|WideOr6~0_combout ;
wire \h3|WideOr5~0_combout ;
wire \h3|WideOr4~0_combout ;
wire \h3|WideOr3~0_combout ;
wire \h3|WideOr2~0_combout ;
wire \h3|WideOr1~0_combout ;
wire \h3|WideOr0~0_combout ;
wire \addr_in_r[18]~feeder_combout ;
wire \Equal2~0_combout ;
wire \Mux53~2_combout ;
wire \Mux53~3_combout ;
wire \Mux53~1_combout ;
wire \Mux53~4_combout ;
wire \Mux53~5_combout ;
wire \Mux53~6_combout ;
wire \t1|read_value_r[6][1]~regout ;
wire \Mux54~8_combout ;
wire \t1|read_value_r[5][1]~regout ;
wire \t1|read_value_r[4][1]~regout ;
wire \Mux54~9_combout ;
wire \t1|read_value_r[3][1]~feeder_combout ;
wire \t1|read_value_r[3][1]~regout ;
wire \Mux54~10_combout ;
wire \Mux54~12_combout ;
wire \Mux22~0_combout ;
wire \addr_in[1]~1_combout ;
wire \check_read[2]~feeder_combout ;
wire \Mux52~8_combout ;
wire \Mux54~13_combout ;
wire \Mux54~14_combout ;
wire \Mux54~15_combout ;
wire \Mux23~0_combout ;
wire \Mux55~0_combout ;
wire \Mux55~1_combout ;
wire \Mux55~3_combout ;
wire \Mux55~4_combout ;
wire \Mux55~5_combout ;
wire \Mux55~6_combout ;
wire \addr_in_r[19]~feeder_combout ;
wire \t1|read_value_r[2][3]~regout ;
wire \Mux52~12_combout ;
wire \Mux52~13_combout ;
wire \Mux52~14_combout ;
wire \t1|read_value_r[7][3]~regout ;
wire \Mux52~9_combout ;
wire \Mux52~10_combout ;
wire \Mux52~15_combout ;
wire \Mux52~16_combout ;
wire \h4|WideOr6~0_combout ;
wire \h4|WideOr5~0_combout ;
wire \h4|WideOr4~0_combout ;
wire \h4|WideOr3~0_combout ;
wire \h4|WideOr2~0_combout ;
wire \h4|WideOr1~0_combout ;
wire \h4|WideOr0~0_combout ;
wire \Mux47~0_combout ;
wire \Mux48~4_combout ;
wire \Mux48~3_combout ;
wire \Mux48~combout ;
wire \Mux18~0_combout ;
wire \t1|addr_reg[4]~3_combout ;
wire \addr_in[5]~5_combout ;
wire \t1|read_value_r[0][5]~regout ;
wire \Mux50~2_combout ;
wire \Mux50~3_combout ;
wire \Mux50~4_combout ;
wire \Mux50~0_combout ;
wire \Mux50~1_combout ;
wire \Mux50~5_combout ;
wire \addr_in_r[21]~feeder_combout ;
wire \Mux50~6_combout ;
wire \Mux19~0_combout ;
wire \addr_in[4]~4_combout ;
wire \t1|read_value_r[4][4]~regout ;
wire \Mux51~0_combout ;
wire \t1|read_value_r[5][4]~regout ;
wire \Mux51~1_combout ;
wire \Mux51~3_combout ;
wire \Mux51~4_combout ;
wire \Mux51~5_combout ;
wire \Mux51~6_combout ;
wire \Mux49~4_combout ;
wire \Mux49~1_combout ;
wire \Mux49~combout ;
wire \h5|WideOr6~0_combout ;
wire \h5|WideOr5~0_combout ;
wire \h5|WideOr4~0_combout ;
wire \h5|WideOr3~0_combout ;
wire \h5|WideOr2~0_combout ;
wire \h5|WideOr1~0_combout ;
wire \h5|WideOr0~0_combout ;
wire \Mux44~1_combout ;
wire \Mux44~3_combout ;
wire \Mux44~combout ;
wire \Mux45~4_combout ;
wire \t1|read_value_r[5][10]~regout ;
wire \Mux45~3_combout ;
wire \t1|read_value_r[2][10]~regout ;
wire \t1|read_value_r[1][10]~regout ;
wire \t1|read_value_r[0][10]~regout ;
wire \Mux45~0_combout ;
wire \Mux45~1_combout ;
wire \Mux45~combout ;
wire \Mux47~3_combout ;
wire \t1|read_value_r[7][8]~regout ;
wire \Mux47~4_combout ;
wire \Mux47~5_combout ;
wire \Mux47~combout ;
wire \Mux46~4_combout ;
wire \Mux46~3_combout ;
wire \Mux46~combout ;
wire \h6|WideOr6~0_combout ;
wire \h6|WideOr5~0_combout ;
wire \h6|WideOr4~0_combout ;
wire \h6|WideOr3~0_combout ;
wire \h6|WideOr2~0_combout ;
wire \h6|WideOr1~0_combout ;
wire \h6|WideOr0~0_combout ;
wire \Mux40~1_combout ;
wire \addr_in[15]~15_combout ;
wire \Mux40~4_combout ;
wire \Mux40~2_combout ;
wire \Mux40~3_combout ;
wire \Mux40~combout ;
wire \addr_in[14]~14_combout ;
wire \Mux41~4_combout ;
wire \t1|read_value_r[6][14]~regout ;
wire \Mux41~2_combout ;
wire \Mux41~3_combout ;
wire \Mux41~combout ;
wire \t1|read_value_r[7][12]~regout ;
wire \Mux43~3_combout ;
wire \Mux43~0_combout ;
wire \Mux43~1_combout ;
wire \Mux43~combout ;
wire \addr_in[13]~13_combout ;
wire \Mux42~4_combout ;
wire \Mux42~0_combout ;
wire \Mux42~1_combout ;
wire \Mux42~2_combout ;
wire \Mux42~3_combout ;
wire \Mux42~combout ;
wire \h7|WideOr6~0_combout ;
wire \h7|WideOr5~0_combout ;
wire \h7|WideOr4~0_combout ;
wire \h7|WideOr3~0_combout ;
wire \h7|WideOr2~0_combout ;
wire \h7|WideOr1~0_combout ;
wire \h7|WideOr0~0_combout ;
wire \addr_in[0]~0_combout ;
wire \c|Selector11~0_combout ;
wire \c|WideOr0~0_combout ;
wire \c|zs_addr_r[0]~2_combout ;
wire \c|Selector10~0_combout ;
wire \c|az_addr_r[2]~feeder_combout ;
wire \c|Selector9~0_combout ;
wire \c|az_addr_r[11]~feeder_combout ;
wire \c|WideOr2~0_combout ;
wire \c|Selector8~0_combout ;
wire \addr_in[12]~12_combout ;
wire \c|Selector7~0_combout ;
wire \c|az_addr_r[5]~feeder_combout ;
wire \c|Selector6~0_combout ;
wire \Mux17~0_combout ;
wire \t1|addr_reg[6]~feeder_combout ;
wire \addr_in[6]~6_combout ;
wire \c|Selector5~0_combout ;
wire \c|az_addr_r[7]~feeder_combout ;
wire \c|Selector4~0_combout ;
wire \addr_in[16]~18_combout ;
wire \c|Selector3~0_combout ;
wire \Mux6~0_combout ;
wire \addr_in_r[17]~feeder_combout ;
wire \addr_in[17]~19_combout ;
wire \c|Selector2~0_combout ;
wire \c|Selector15~2_combout ;
wire \addr_in[18]~20_combout ;
wire \c|Selector1~0_combout ;
wire \addr_in[19]~21_combout ;
wire \c|Selector0~0_combout ;
wire \a|altpll_component|_clk0 ;
wire \a|altpll_component|_clk0~clkctrl_outclk ;
wire \addr_in[21]~16_combout ;
wire \c|zs_ba[1]~0_combout ;
wire \addr_in[20]~17_combout ;
wire \c|zs_ba[0]~1_combout ;
wire \c|az_be_n_r[1]~feeder_combout ;
wire \c|WideOr1~0_combout ;
wire \c|Selector12~1_combout ;
wire \c|Selector13~0_combout ;
wire \c|WideOr4~0_combout ;
wire \c|Selector14~2_combout ;
wire [15:0] data_in_r;
wire [2:0] check_read;
wire [1:0] be_n;
wire [21:0] addr_in_r;
wire [11:0] \c|zs_addr_r ;
wire [11:0] \c|zs_addr ;
wire [15:0] \c|za_data_r ;
wire [32:0] \c|counter ;
wire [3:0] \c|command ;
wire [15:0] \c|az_data_r ;
wire [1:0] \c|az_be_n_r ;
wire [21:0] \c|az_addr_r ;
wire [17:0] \SW~combout ;
wire [3:0] \KEY~combout ;
wire [15:0] \t1|data_reg ;
wire [2:0] \t1|step ;
wire [7:0] \t1|tested ;
wire [21:0] \t1|addr_reg ;
wire [2:0] \t1|prev_step ;
wire [1:0] \t1|phase ;

wire [2:0] \a|altpll_component|pll_CLK_bus ;

assign \a|altpll_component|_clk0  = \a|altpll_component|pll_CLK_bus [0];
assign \a|altpll_component|_clk1  = \a|altpll_component|pll_CLK_bus [1];
assign \a|altpll_component|pll~CLK2  = \a|altpll_component|pll_CLK_bus [2];

// Location: LCFF_X2_Y5_N17
cycloneii_lcell_ff \c|counter[16] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|counter[16]~69_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\c|counter[6]~36_combout ),
	.sload(gnd),
	.ena(\c|counter[6]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|counter [16]));

// Location: LCFF_X2_Y4_N7
cycloneii_lcell_ff \c|counter[27] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|counter[27]~91_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\c|counter[6]~36_combout ),
	.sload(gnd),
	.ena(\c|counter[6]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|counter [27]));

// Location: LCFF_X2_Y4_N11
cycloneii_lcell_ff \c|counter[29] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|counter[29]~95_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\c|counter[6]~36_combout ),
	.sload(gnd),
	.ena(\c|counter[6]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|counter [29]));

// Location: LCFF_X2_Y4_N13
cycloneii_lcell_ff \c|counter[30] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|counter[30]~97_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\c|counter[6]~36_combout ),
	.sload(gnd),
	.ena(\c|counter[6]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|counter [30]));

// Location: LCCOMB_X2_Y5_N16
cycloneii_lcell_comb \c|counter[16]~69 (
// Equation(s):
// \c|counter[16]~69_combout  = (\c|counter [16] & (\c|counter[15]~68  $ (GND))) # (!\c|counter [16] & (!\c|counter[15]~68  & VCC))
// \c|counter[16]~70  = CARRY((\c|counter [16] & !\c|counter[15]~68 ))

	.dataa(\c|counter [16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c|counter[15]~68 ),
	.combout(\c|counter[16]~69_combout ),
	.cout(\c|counter[16]~70 ));
// synopsys translate_off
defparam \c|counter[16]~69 .lut_mask = 16'hA50A;
defparam \c|counter[16]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y4_N6
cycloneii_lcell_comb \c|counter[27]~91 (
// Equation(s):
// \c|counter[27]~91_combout  = (\c|counter [27] & (!\c|counter[26]~90 )) # (!\c|counter [27] & ((\c|counter[26]~90 ) # (GND)))
// \c|counter[27]~92  = CARRY((!\c|counter[26]~90 ) # (!\c|counter [27]))

	.dataa(\c|counter [27]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c|counter[26]~90 ),
	.combout(\c|counter[27]~91_combout ),
	.cout(\c|counter[27]~92 ));
// synopsys translate_off
defparam \c|counter[27]~91 .lut_mask = 16'h5A5F;
defparam \c|counter[27]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y4_N10
cycloneii_lcell_comb \c|counter[29]~95 (
// Equation(s):
// \c|counter[29]~95_combout  = (\c|counter [29] & (!\c|counter[28]~94 )) # (!\c|counter [29] & ((\c|counter[28]~94 ) # (GND)))
// \c|counter[29]~96  = CARRY((!\c|counter[28]~94 ) # (!\c|counter [29]))

	.dataa(\c|counter [29]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c|counter[28]~94 ),
	.combout(\c|counter[29]~95_combout ),
	.cout(\c|counter[29]~96 ));
// synopsys translate_off
defparam \c|counter[29]~95 .lut_mask = 16'h5A5F;
defparam \c|counter[29]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y4_N12
cycloneii_lcell_comb \c|counter[30]~97 (
// Equation(s):
// \c|counter[30]~97_combout  = (\c|counter [30] & (\c|counter[29]~96  $ (GND))) # (!\c|counter [30] & (!\c|counter[29]~96  & VCC))
// \c|counter[30]~98  = CARRY((\c|counter [30] & !\c|counter[29]~96 ))

	.dataa(\c|counter [30]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c|counter[29]~96 ),
	.combout(\c|counter[30]~97_combout ),
	.cout(\c|counter[30]~98 ));
// synopsys translate_off
defparam \c|counter[30]~97 .lut_mask = 16'hA50A;
defparam \c|counter[30]~97 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X6_Y10_N25
cycloneii_lcell_ff \t1|read_value_r[0][0] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[0][12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[0][0]~regout ));

// Location: LCFF_X6_Y10_N19
cycloneii_lcell_ff \t1|read_value_r[0][14] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[0][12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[0][14]~regout ));

// Location: LCFF_X7_Y10_N11
cycloneii_lcell_ff \t1|read_value_r[1][3] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[1][10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[1][3]~regout ));

// Location: LCFF_X6_Y9_N13
cycloneii_lcell_ff \t1|read_value_r[1][7] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[1][10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[1][7]~regout ));

// Location: LCFF_X5_Y10_N21
cycloneii_lcell_ff \t1|read_value_r[1][14] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[1][10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[1][14]~regout ));

// Location: LCFF_X6_Y9_N21
cycloneii_lcell_ff \t1|read_value_r[2][7] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[2][14]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[2][7]~regout ));

// Location: LCFF_X5_Y10_N17
cycloneii_lcell_ff \t1|read_value_r[2][14] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[2][14]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[2][14]~regout ));

// Location: LCFF_X7_Y9_N25
cycloneii_lcell_ff \t1|read_value_r[3][7] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[3][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[3][7]~regout ));

// Location: LCFF_X7_Y9_N11
cycloneii_lcell_ff \t1|read_value_r[3][9] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[3][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[3][9]~regout ));

// Location: LCFF_X7_Y9_N7
cycloneii_lcell_ff \t1|read_value_r[3][14] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|read_value_r[3][14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t1|read_value_r[3][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[3][14]~regout ));

// Location: LCFF_X5_Y8_N13
cycloneii_lcell_ff \t1|read_value_r[4][11] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[4][8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[4][11]~regout ));

// Location: LCFF_X5_Y8_N21
cycloneii_lcell_ff \t1|read_value_r[4][15] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|read_value_r~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t1|read_value_r[4][8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[4][15]~regout ));

// Location: LCFF_X8_Y8_N17
cycloneii_lcell_ff \t1|read_value_r[5][15] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[5][11]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[5][15]~regout ));

// Location: LCFF_X7_Y8_N31
cycloneii_lcell_ff \t1|read_value_r[6][5] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[6][10]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[6][5]~regout ));

// Location: LCFF_X5_Y8_N11
cycloneii_lcell_ff \t1|read_value_r[6][10] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[6][10]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[6][10]~regout ));

// Location: LCFF_X5_Y9_N13
cycloneii_lcell_ff \t1|read_value_r[7][4] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[7][6]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[7][4]~regout ));

// Location: LCCOMB_X2_Y10_N16
cycloneii_lcell_comb \Mux68~0 (
// Equation(s):
// \Mux68~0_combout  = (\SW~combout [17] & ((\c|counter [3]) # ((\SW~combout [16])))) # (!\SW~combout [17] & (((!\SW~combout [16] & \c|za_data_r [3]))))

	.dataa(\c|counter [3]),
	.datab(\SW~combout [17]),
	.datac(\SW~combout [16]),
	.datad(\c|za_data_r [3]),
	.cin(gnd),
	.combout(\Mux68~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux68~0 .lut_mask = 16'hCBC8;
defparam \Mux68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y6_N1
cycloneii_lcell_ff \t1|addr_reg[4] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|addr_reg[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t1|addr_reg[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|addr_reg [4]));

// Location: LCCOMB_X7_Y10_N6
cycloneii_lcell_comb \Mux55~2 (
// Equation(s):
// \Mux55~2_combout  = (check_read[1] & (((check_read[0])))) # (!check_read[1] & ((check_read[0] & ((\t1|read_value_r[1][0]~regout ))) # (!check_read[0] & (\t1|read_value_r[0][0]~regout ))))

	.dataa(check_read[1]),
	.datab(\t1|read_value_r[0][0]~regout ),
	.datac(check_read[0]),
	.datad(\t1|read_value_r[1][0]~regout ),
	.cin(gnd),
	.combout(\Mux55~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux55~2 .lut_mask = 16'hF4A4;
defparam \Mux55~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y8_N1
cycloneii_lcell_ff \addr_in_r[16] (
	.clk(!\KEY[2]~clkctrl_outclk ),
	.datain(\addr_in_r[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_in_r[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(addr_in_r[16]));

// Location: LCCOMB_X6_Y10_N14
cycloneii_lcell_comb \Mux54~11 (
// Equation(s):
// \Mux54~11_combout  = (check_read[1] & (\t1|read_value_r[2][1]~regout )) # (!check_read[1] & ((\t1|read_value_r[0][1]~regout )))

	.dataa(check_read[1]),
	.datab(\t1|read_value_r[2][1]~regout ),
	.datac(vcc),
	.datad(\t1|read_value_r[0][1]~regout ),
	.cin(gnd),
	.combout(\Mux54~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux54~11 .lut_mask = 16'hDD88;
defparam \Mux54~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N22
cycloneii_lcell_comb \Mux53~0 (
// Equation(s):
// \Mux53~0_combout  = (check_read[1] & ((check_read[0]) # ((\t1|read_value_r[6][2]~regout )))) # (!check_read[1] & (!check_read[0] & ((\t1|read_value_r[4][2]~regout ))))

	.dataa(check_read[1]),
	.datab(check_read[0]),
	.datac(\t1|read_value_r[6][2]~regout ),
	.datad(\t1|read_value_r[4][2]~regout ),
	.cin(gnd),
	.combout(\Mux53~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux53~0 .lut_mask = 16'hB9A8;
defparam \Mux53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N18
cycloneii_lcell_comb \Mux52~11 (
// Equation(s):
// \Mux52~11_combout  = (check_read[1] & (\t1|read_value_r[3][3]~regout )) # (!check_read[1] & ((\t1|read_value_r[1][3]~regout )))

	.dataa(\t1|read_value_r[3][3]~regout ),
	.datab(vcc),
	.datac(check_read[1]),
	.datad(\t1|read_value_r[1][3]~regout ),
	.cin(gnd),
	.combout(\Mux52~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux52~11 .lut_mask = 16'hAFA0;
defparam \Mux52~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y6_N5
cycloneii_lcell_ff \t1|data_reg[11] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|Mux16~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t1|data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|data_reg [11]));

// Location: LCCOMB_X6_Y9_N22
cycloneii_lcell_comb \Mux51~2 (
// Equation(s):
// \Mux51~2_combout  = (check_read[0] & ((check_read[1]) # ((\t1|read_value_r[1][4]~regout )))) # (!check_read[0] & (!check_read[1] & ((\t1|read_value_r[0][4]~regout ))))

	.dataa(check_read[0]),
	.datab(check_read[1]),
	.datac(\t1|read_value_r[1][4]~regout ),
	.datad(\t1|read_value_r[0][4]~regout ),
	.cin(gnd),
	.combout(\Mux51~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux51~2 .lut_mask = 16'hB9A8;
defparam \Mux51~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N24
cycloneii_lcell_comb \Mux49~0 (
// Equation(s):
// \Mux49~0_combout  = (check_read[1] & (((check_read[0])))) # (!check_read[1] & ((check_read[0] & (\t1|read_value_r[1][6]~regout )) # (!check_read[0] & ((\t1|read_value_r[0][6]~regout )))))

	.dataa(\t1|read_value_r[1][6]~regout ),
	.datab(\t1|read_value_r[0][6]~regout ),
	.datac(check_read[1]),
	.datad(check_read[0]),
	.cin(gnd),
	.combout(\Mux49~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux49~0 .lut_mask = 16'hFA0C;
defparam \Mux49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N22
cycloneii_lcell_comb \Mux49~2 (
// Equation(s):
// \Mux49~2_combout  = (check_read[0] & (((check_read[1])))) # (!check_read[0] & ((check_read[1] & (\t1|read_value_r[6][6]~regout )) # (!check_read[1] & ((\t1|read_value_r[4][6]~regout )))))

	.dataa(check_read[0]),
	.datab(\t1|read_value_r[6][6]~regout ),
	.datac(check_read[1]),
	.datad(\t1|read_value_r[4][6]~regout ),
	.cin(gnd),
	.combout(\Mux49~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux49~2 .lut_mask = 16'hE5E0;
defparam \Mux49~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N20
cycloneii_lcell_comb \Mux49~3 (
// Equation(s):
// \Mux49~3_combout  = (check_read[0] & ((\Mux49~2_combout  & ((\t1|read_value_r[7][6]~regout ))) # (!\Mux49~2_combout  & (\t1|read_value_r[5][6]~regout )))) # (!check_read[0] & (((\Mux49~2_combout ))))

	.dataa(check_read[0]),
	.datab(\t1|read_value_r[5][6]~regout ),
	.datac(\Mux49~2_combout ),
	.datad(\t1|read_value_r[7][6]~regout ),
	.cin(gnd),
	.combout(\Mux49~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux49~3 .lut_mask = 16'hF858;
defparam \Mux49~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N18
cycloneii_lcell_comb \Mux48~0 (
// Equation(s):
// \Mux48~0_combout  = (check_read[0] & ((check_read[1]) # ((\t1|read_value_r[1][7]~regout )))) # (!check_read[0] & (!check_read[1] & (\t1|read_value_r[0][7]~regout )))

	.dataa(check_read[0]),
	.datab(check_read[1]),
	.datac(\t1|read_value_r[0][7]~regout ),
	.datad(\t1|read_value_r[1][7]~regout ),
	.cin(gnd),
	.combout(\Mux48~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux48~0 .lut_mask = 16'hBA98;
defparam \Mux48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N20
cycloneii_lcell_comb \Mux48~1 (
// Equation(s):
// \Mux48~1_combout  = (check_read[1] & ((\Mux48~0_combout  & (\t1|read_value_r[3][7]~regout )) # (!\Mux48~0_combout  & ((\t1|read_value_r[2][7]~regout ))))) # (!check_read[1] & (((\Mux48~0_combout ))))

	.dataa(\t1|read_value_r[3][7]~regout ),
	.datab(check_read[1]),
	.datac(\t1|read_value_r[2][7]~regout ),
	.datad(\Mux48~0_combout ),
	.cin(gnd),
	.combout(\Mux48~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux48~1 .lut_mask = 16'hBBC0;
defparam \Mux48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N8
cycloneii_lcell_comb \Mux48~2 (
// Equation(s):
// \Mux48~2_combout  = (check_read[1] & (((check_read[0]) # (\t1|read_value_r[6][7]~regout )))) # (!check_read[1] & (\t1|read_value_r[4][7]~regout  & (!check_read[0])))

	.dataa(\t1|read_value_r[4][7]~regout ),
	.datab(check_read[1]),
	.datac(check_read[0]),
	.datad(\t1|read_value_r[6][7]~regout ),
	.cin(gnd),
	.combout(\Mux48~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux48~2 .lut_mask = 16'hCEC2;
defparam \Mux48~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y10_N8
cycloneii_lcell_comb \Mux47~1 (
// Equation(s):
// \Mux47~1_combout  = (check_read[1] & (check_read[0])) # (!check_read[1] & ((check_read[0] & ((\t1|read_value_r[1][8]~regout ))) # (!check_read[0] & (\t1|read_value_r[0][8]~regout ))))

	.dataa(check_read[1]),
	.datab(check_read[0]),
	.datac(\t1|read_value_r[0][8]~regout ),
	.datad(\t1|read_value_r[1][8]~regout ),
	.cin(gnd),
	.combout(\Mux47~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux47~1 .lut_mask = 16'hDC98;
defparam \Mux47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N6
cycloneii_lcell_comb \Mux47~2 (
// Equation(s):
// \Mux47~2_combout  = (check_read[1] & ((\Mux47~1_combout  & ((\t1|read_value_r[3][8]~regout ))) # (!\Mux47~1_combout  & (\t1|read_value_r[2][8]~regout )))) # (!check_read[1] & (((\Mux47~1_combout ))))

	.dataa(\t1|read_value_r[2][8]~regout ),
	.datab(check_read[1]),
	.datac(\Mux47~1_combout ),
	.datad(\t1|read_value_r[3][8]~regout ),
	.cin(gnd),
	.combout(\Mux47~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux47~2 .lut_mask = 16'hF838;
defparam \Mux47~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y10_N4
cycloneii_lcell_comb \Mux46~0 (
// Equation(s):
// \Mux46~0_combout  = (check_read[0] & ((check_read[1]) # ((\t1|read_value_r[1][9]~regout )))) # (!check_read[0] & (!check_read[1] & (\t1|read_value_r[0][9]~regout )))

	.dataa(check_read[0]),
	.datab(check_read[1]),
	.datac(\t1|read_value_r[0][9]~regout ),
	.datad(\t1|read_value_r[1][9]~regout ),
	.cin(gnd),
	.combout(\Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux46~0 .lut_mask = 16'hBA98;
defparam \Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N10
cycloneii_lcell_comb \Mux46~1 (
// Equation(s):
// \Mux46~1_combout  = (\Mux46~0_combout  & (((\t1|read_value_r[3][9]~regout )) # (!check_read[1]))) # (!\Mux46~0_combout  & (check_read[1] & (\t1|read_value_r[2][9]~regout )))

	.dataa(\Mux46~0_combout ),
	.datab(check_read[1]),
	.datac(\t1|read_value_r[2][9]~regout ),
	.datad(\t1|read_value_r[3][9]~regout ),
	.cin(gnd),
	.combout(\Mux46~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux46~1 .lut_mask = 16'hEA62;
defparam \Mux46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N16
cycloneii_lcell_comb \Mux46~2 (
// Equation(s):
// \Mux46~2_combout  = (check_read[1] & ((\t1|read_value_r[6][9]~regout ) # ((check_read[0])))) # (!check_read[1] & (((\t1|read_value_r[4][9]~regout  & !check_read[0]))))

	.dataa(check_read[1]),
	.datab(\t1|read_value_r[6][9]~regout ),
	.datac(\t1|read_value_r[4][9]~regout ),
	.datad(check_read[0]),
	.cin(gnd),
	.combout(\Mux46~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux46~2 .lut_mask = 16'hAAD8;
defparam \Mux46~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N10
cycloneii_lcell_comb \Mux45~2 (
// Equation(s):
// \Mux45~2_combout  = (check_read[0] & (check_read[1])) # (!check_read[0] & ((check_read[1] & (\t1|read_value_r[6][10]~regout )) # (!check_read[1] & ((\t1|read_value_r[4][10]~regout )))))

	.dataa(check_read[0]),
	.datab(check_read[1]),
	.datac(\t1|read_value_r[6][10]~regout ),
	.datad(\t1|read_value_r[4][10]~regout ),
	.cin(gnd),
	.combout(\Mux45~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux45~2 .lut_mask = 16'hD9C8;
defparam \Mux45~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y8_N17
cycloneii_lcell_ff \data_in_r[10] (
	.clk(!\KEY[2]~clkctrl_outclk ),
	.datain(\data_in_r[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_in_r[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_in_r[10]));

// Location: LCCOMB_X5_Y10_N2
cycloneii_lcell_comb \Mux44~0 (
// Equation(s):
// \Mux44~0_combout  = (check_read[0] & ((\t1|read_value_r[1][11]~regout ) # ((check_read[1])))) # (!check_read[0] & (((\t1|read_value_r[0][11]~regout  & !check_read[1]))))

	.dataa(check_read[0]),
	.datab(\t1|read_value_r[1][11]~regout ),
	.datac(\t1|read_value_r[0][11]~regout ),
	.datad(check_read[1]),
	.cin(gnd),
	.combout(\Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux44~0 .lut_mask = 16'hAAD8;
defparam \Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N12
cycloneii_lcell_comb \Mux44~2 (
// Equation(s):
// \Mux44~2_combout  = (check_read[1] & ((\t1|read_value_r[6][11]~regout ) # ((check_read[0])))) # (!check_read[1] & (((\t1|read_value_r[4][11]~regout  & !check_read[0]))))

	.dataa(check_read[1]),
	.datab(\t1|read_value_r[6][11]~regout ),
	.datac(\t1|read_value_r[4][11]~regout ),
	.datad(check_read[0]),
	.cin(gnd),
	.combout(\Mux44~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux44~2 .lut_mask = 16'hAAD8;
defparam \Mux44~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N12
cycloneii_lcell_comb \Mux44~4 (
// Equation(s):
// \Mux44~4_combout  = (\Mux47~0_combout  & (((\Mux52~8_combout )))) # (!\Mux47~0_combout  & ((\Mux52~8_combout  & ((\addr_in[11]~11_combout ))) # (!\Mux52~8_combout  & (\data_in[11]~9_combout ))))

	.dataa(\data_in[11]~9_combout ),
	.datab(\addr_in[11]~11_combout ),
	.datac(\Mux47~0_combout ),
	.datad(\Mux52~8_combout ),
	.cin(gnd),
	.combout(\Mux44~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux44~4 .lut_mask = 16'hFC0A;
defparam \Mux44~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N18
cycloneii_lcell_comb \Mux43~2 (
// Equation(s):
// \Mux43~2_combout  = (check_read[1] & (((\t1|read_value_r[6][12]~regout ) # (check_read[0])))) # (!check_read[1] & (\t1|read_value_r[4][12]~regout  & ((!check_read[0]))))

	.dataa(check_read[1]),
	.datab(\t1|read_value_r[4][12]~regout ),
	.datac(\t1|read_value_r[6][12]~regout ),
	.datad(check_read[0]),
	.cin(gnd),
	.combout(\Mux43~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux43~2 .lut_mask = 16'hAAE4;
defparam \Mux43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N2
cycloneii_lcell_comb \Mux43~4 (
// Equation(s):
// \Mux43~4_combout  = (\Mux47~0_combout  & (\Mux52~8_combout )) # (!\Mux47~0_combout  & ((\Mux52~8_combout  & (\addr_in[12]~12_combout )) # (!\Mux52~8_combout  & ((\data_in[12]~10_combout )))))

	.dataa(\Mux47~0_combout ),
	.datab(\Mux52~8_combout ),
	.datac(\addr_in[12]~12_combout ),
	.datad(\data_in[12]~10_combout ),
	.cin(gnd),
	.combout(\Mux43~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux43~4 .lut_mask = 16'hD9C8;
defparam \Mux43~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y10_N20
cycloneii_lcell_comb \Mux41~0 (
// Equation(s):
// \Mux41~0_combout  = (check_read[0] & (((\t1|read_value_r[1][14]~regout ) # (check_read[1])))) # (!check_read[0] & (\t1|read_value_r[0][14]~regout  & ((!check_read[1]))))

	.dataa(check_read[0]),
	.datab(\t1|read_value_r[0][14]~regout ),
	.datac(\t1|read_value_r[1][14]~regout ),
	.datad(check_read[1]),
	.cin(gnd),
	.combout(\Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~0 .lut_mask = 16'hAAE4;
defparam \Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y10_N16
cycloneii_lcell_comb \Mux41~1 (
// Equation(s):
// \Mux41~1_combout  = (\Mux41~0_combout  & (((\t1|read_value_r[3][14]~regout )) # (!check_read[1]))) # (!\Mux41~0_combout  & (check_read[1] & (\t1|read_value_r[2][14]~regout )))

	.dataa(\Mux41~0_combout ),
	.datab(check_read[1]),
	.datac(\t1|read_value_r[2][14]~regout ),
	.datad(\t1|read_value_r[3][14]~regout ),
	.cin(gnd),
	.combout(\Mux41~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~1 .lut_mask = 16'hEA62;
defparam \Mux41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y8_N27
cycloneii_lcell_ff \data_in_r[14] (
	.clk(!\KEY[2]~clkctrl_outclk ),
	.datain(\data_in_r[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_in_r[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_in_r[14]));

// Location: LCCOMB_X5_Y10_N24
cycloneii_lcell_comb \Mux40~0 (
// Equation(s):
// \Mux40~0_combout  = (check_read[1] & (((check_read[0])))) # (!check_read[1] & ((check_read[0] & ((\t1|read_value_r[1][15]~regout ))) # (!check_read[0] & (\t1|read_value_r[0][15]~regout ))))

	.dataa(\t1|read_value_r[0][15]~regout ),
	.datab(check_read[1]),
	.datac(\t1|read_value_r[1][15]~regout ),
	.datad(check_read[0]),
	.cin(gnd),
	.combout(\Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~0 .lut_mask = 16'hFC22;
defparam \Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y6_N24
cycloneii_lcell_comb \c|Selector50~0 (
// Equation(s):
// \c|Selector50~0_combout  = (\c|state.ST_REF~regout ) # ((\c|state.ST_READ4~regout ) # (\c|state.ST_WRIT2~regout ))

	.dataa(vcc),
	.datab(\c|state.ST_REF~regout ),
	.datac(\c|state.ST_READ4~regout ),
	.datad(\c|state.ST_WRIT2~regout ),
	.cin(gnd),
	.combout(\c|Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|Selector50~0 .lut_mask = 16'hFFFC;
defparam \c|Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y4_N18
cycloneii_lcell_comb \c|Equal0~3 (
// Equation(s):
// \c|Equal0~3_combout  = (!\c|counter [23] & (!\c|counter [24] & (!\c|counter [26] & !\c|counter [25])))

	.dataa(\c|counter [23]),
	.datab(\c|counter [24]),
	.datac(\c|counter [26]),
	.datad(\c|counter [25]),
	.cin(gnd),
	.combout(\c|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \c|Equal0~3 .lut_mask = 16'h0001;
defparam \c|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y4_N24
cycloneii_lcell_comb \c|Equal0~5 (
// Equation(s):
// \c|Equal0~5_combout  = (!\c|counter [29] & (!\c|counter [27] & (!\c|counter [28] & !\c|counter [30])))

	.dataa(\c|counter [29]),
	.datab(\c|counter [27]),
	.datac(\c|counter [28]),
	.datad(\c|counter [30]),
	.cin(gnd),
	.combout(\c|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \c|Equal0~5 .lut_mask = 16'h0001;
defparam \c|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y6_N12
cycloneii_lcell_comb \c|Equal0~7 (
// Equation(s):
// \c|Equal0~7_combout  = (!\c|counter [6] & (!\c|counter [5] & (!\c|counter [2] & !\c|counter [1])))

	.dataa(\c|counter [6]),
	.datab(\c|counter [5]),
	.datac(\c|counter [2]),
	.datad(\c|counter [1]),
	.cin(gnd),
	.combout(\c|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \c|Equal0~7 .lut_mask = 16'h0001;
defparam \c|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y6_N10
cycloneii_lcell_comb \c|LessThan0~1 (
// Equation(s):
// \c|LessThan0~1_combout  = (((!\c|counter [1]) # (!\c|counter [2])) # (!\c|counter [3])) # (!\c|counter [4])

	.dataa(\c|counter [4]),
	.datab(\c|counter [3]),
	.datac(\c|counter [2]),
	.datad(\c|counter [1]),
	.cin(gnd),
	.combout(\c|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \c|LessThan0~1 .lut_mask = 16'h7FFF;
defparam \c|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y5_N0
cycloneii_lcell_comb \c|Equal0~10 (
// Equation(s):
// \c|Equal0~10_combout  = (\c|counter [0] & (\c|counter [4] & (\c|counter [8] & \c|counter [10])))

	.dataa(\c|counter [0]),
	.datab(\c|counter [4]),
	.datac(\c|counter [8]),
	.datad(\c|counter [10]),
	.cin(gnd),
	.combout(\c|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \c|Equal0~10 .lut_mask = 16'h8000;
defparam \c|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y5_N6
cycloneii_lcell_comb \c|Equal0~11 (
// Equation(s):
// \c|Equal0~11_combout  = (\c|counter [12] & \c|Equal0~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\c|counter [12]),
	.datad(\c|Equal0~10_combout ),
	.cin(gnd),
	.combout(\c|Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \c|Equal0~11 .lut_mask = 16'hF000;
defparam \c|Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N20
cycloneii_lcell_comb \c|counter[6]~35 (
// Equation(s):
// \c|counter[6]~35_combout  = (\c|state.ST_PREP2~regout  & (((\c|LessThan0~3_combout )))) # (!\c|state.ST_PREP2~regout  & (\c|Equal0~12_combout  & ((!\c|state.ST_POW~regout ))))

	.dataa(\c|Equal0~12_combout ),
	.datab(\c|state.ST_PREP2~regout ),
	.datac(\c|LessThan0~3_combout ),
	.datad(\c|state.ST_POW~regout ),
	.cin(gnd),
	.combout(\c|counter[6]~35_combout ),
	.cout());
// synopsys translate_off
defparam \c|counter[6]~35 .lut_mask = 16'hC0E2;
defparam \c|counter[6]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y9_N29
cycloneii_lcell_ff \c|state.ST_INIT2 (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\c|counter[6]~37_combout ),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|state.ST_INIT2~regout ));

// Location: LCCOMB_X3_Y6_N4
cycloneii_lcell_comb \t1|Mux16~0 (
// Equation(s):
// \t1|Mux16~0_combout  = (\t1|step [2]) # ((\t1|step [0] & !\t1|step [1]))

	.dataa(vcc),
	.datab(\t1|step [0]),
	.datac(\t1|step [1]),
	.datad(\t1|step [2]),
	.cin(gnd),
	.combout(\t1|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Mux16~0 .lut_mask = 16'hFF0C;
defparam \t1|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y6_N22
cycloneii_lcell_comb \t1|phase~1 (
// Equation(s):
// \t1|phase~1_combout  = (!\t1|phase [1] & (\SW~combout [17] & (!\SW~combout [16] & !\t1|phase [0])))

	.dataa(\t1|phase [1]),
	.datab(\SW~combout [17]),
	.datac(\SW~combout [16]),
	.datad(\t1|phase [0]),
	.cin(gnd),
	.combout(\t1|phase~1_combout ),
	.cout());
// synopsys translate_off
defparam \t1|phase~1 .lut_mask = 16'h0004;
defparam \t1|phase~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y6_N16
cycloneii_lcell_comb \t1|phase~2 (
// Equation(s):
// \t1|phase~2_combout  = (\t1|phase [1] & ((\t1|Equal8~0_combout ) # ((\t1|phase~1_combout  & !\KEY~combout [1])))) # (!\t1|phase [1] & (\t1|phase~1_combout  & (!\KEY~combout [1])))

	.dataa(\t1|phase [1]),
	.datab(\t1|phase~1_combout ),
	.datac(\KEY~combout [1]),
	.datad(\t1|Equal8~0_combout ),
	.cin(gnd),
	.combout(\t1|phase~2_combout ),
	.cout());
// synopsys translate_off
defparam \t1|phase~2 .lut_mask = 16'hAE0C;
defparam \t1|phase~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y9_N7
cycloneii_lcell_ff \c|state.ST_INIT3 (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\c|state.ST_INIT2~regout ),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|state.ST_INIT3~regout ));

// Location: LCCOMB_X4_Y7_N28
cycloneii_lcell_comb \Mux54~16 (
// Equation(s):
// \Mux54~16_combout  = (\SW~combout [16]) # ((!\SW~combout [17]) # (!check_read[2]))

	.dataa(\SW~combout [16]),
	.datab(check_read[2]),
	.datac(vcc),
	.datad(\SW~combout [17]),
	.cin(gnd),
	.combout(\Mux54~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux54~16 .lut_mask = 16'hBBFF;
defparam \Mux54~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[2]));
// synopsys translate_off
defparam \KEY[2]~I .input_async_reset = "none";
defparam \KEY[2]~I .input_power_up = "low";
defparam \KEY[2]~I .input_register_mode = "none";
defparam \KEY[2]~I .input_sync_reset = "none";
defparam \KEY[2]~I .oe_async_reset = "none";
defparam \KEY[2]~I .oe_power_up = "low";
defparam \KEY[2]~I .oe_register_mode = "none";
defparam \KEY[2]~I .oe_sync_reset = "none";
defparam \KEY[2]~I .operation_mode = "input";
defparam \KEY[2]~I .output_async_reset = "none";
defparam \KEY[2]~I .output_power_up = "low";
defparam \KEY[2]~I .output_register_mode = "none";
defparam \KEY[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[1]));
// synopsys translate_off
defparam \KEY[1]~I .input_async_reset = "none";
defparam \KEY[1]~I .input_power_up = "low";
defparam \KEY[1]~I .input_register_mode = "none";
defparam \KEY[1]~I .input_sync_reset = "none";
defparam \KEY[1]~I .oe_async_reset = "none";
defparam \KEY[1]~I .oe_power_up = "low";
defparam \KEY[1]~I .oe_register_mode = "none";
defparam \KEY[1]~I .oe_sync_reset = "none";
defparam \KEY[1]~I .operation_mode = "input";
defparam \KEY[1]~I .output_async_reset = "none";
defparam \KEY[1]~I .output_power_up = "low";
defparam \KEY[1]~I .output_register_mode = "none";
defparam \KEY[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N6
cycloneii_lcell_comb \t1|read_value_r[3][14]~feeder (
// Equation(s):
// \t1|read_value_r[3][14]~feeder_combout  = \t1|read_value_r~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\t1|read_value_r~16_combout ),
	.cin(gnd),
	.combout(\t1|read_value_r[3][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \t1|read_value_r[3][14]~feeder .lut_mask = 16'hFF00;
defparam \t1|read_value_r[3][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y6_N0
cycloneii_lcell_comb \t1|addr_reg[4]~feeder (
// Equation(s):
// \t1|addr_reg[4]~feeder_combout  = \t1|step [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\t1|step [0]),
	.cin(gnd),
	.combout(\t1|addr_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \t1|addr_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \t1|addr_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N16
cycloneii_lcell_comb \data_in_r[10]~feeder (
// Equation(s):
// \data_in_r[10]~feeder_combout  = \Mux10~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux10~0_combout ),
	.cin(gnd),
	.combout(\data_in_r[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_in_r[10]~feeder .lut_mask = 16'hFF00;
defparam \data_in_r[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N0
cycloneii_lcell_comb \addr_in_r[16]~feeder (
// Equation(s):
// \addr_in_r[16]~feeder_combout  = \Mux7~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux7~0_combout ),
	.cin(gnd),
	.combout(\addr_in_r[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr_in_r[16]~feeder .lut_mask = 16'hFF00;
defparam \addr_in_r[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N26
cycloneii_lcell_comb \data_in_r[14]~feeder (
// Equation(s):
// \data_in_r[14]~feeder_combout  = \Mux6~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux6~0_combout ),
	.cin(gnd),
	.combout(\data_in_r[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_in_r[14]~feeder .lut_mask = 16'hFF00;
defparam \data_in_r[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[0]~I (
	.datain(\c|az_data_r [0]),
	.oe(\c|state.ST_WRIT2~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DRAM_DQ[0]~0 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[0]));
// synopsys translate_off
defparam \DRAM_DQ[0]~I .input_async_reset = "none";
defparam \DRAM_DQ[0]~I .input_power_up = "low";
defparam \DRAM_DQ[0]~I .input_register_mode = "none";
defparam \DRAM_DQ[0]~I .input_sync_reset = "none";
defparam \DRAM_DQ[0]~I .oe_async_reset = "none";
defparam \DRAM_DQ[0]~I .oe_power_up = "low";
defparam \DRAM_DQ[0]~I .oe_register_mode = "none";
defparam \DRAM_DQ[0]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[0]~I .operation_mode = "bidir";
defparam \DRAM_DQ[0]~I .output_async_reset = "none";
defparam \DRAM_DQ[0]~I .output_power_up = "low";
defparam \DRAM_DQ[0]~I .output_register_mode = "none";
defparam \DRAM_DQ[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[1]~I (
	.datain(\c|az_data_r [1]),
	.oe(\c|state.ST_WRIT2~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DRAM_DQ[1]~1 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[1]));
// synopsys translate_off
defparam \DRAM_DQ[1]~I .input_async_reset = "none";
defparam \DRAM_DQ[1]~I .input_power_up = "low";
defparam \DRAM_DQ[1]~I .input_register_mode = "none";
defparam \DRAM_DQ[1]~I .input_sync_reset = "none";
defparam \DRAM_DQ[1]~I .oe_async_reset = "none";
defparam \DRAM_DQ[1]~I .oe_power_up = "low";
defparam \DRAM_DQ[1]~I .oe_register_mode = "none";
defparam \DRAM_DQ[1]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[1]~I .operation_mode = "bidir";
defparam \DRAM_DQ[1]~I .output_async_reset = "none";
defparam \DRAM_DQ[1]~I .output_power_up = "low";
defparam \DRAM_DQ[1]~I .output_register_mode = "none";
defparam \DRAM_DQ[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[2]~I (
	.datain(\c|az_data_r [2]),
	.oe(\c|state.ST_WRIT2~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DRAM_DQ[2]~2 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[2]));
// synopsys translate_off
defparam \DRAM_DQ[2]~I .input_async_reset = "none";
defparam \DRAM_DQ[2]~I .input_power_up = "low";
defparam \DRAM_DQ[2]~I .input_register_mode = "none";
defparam \DRAM_DQ[2]~I .input_sync_reset = "none";
defparam \DRAM_DQ[2]~I .oe_async_reset = "none";
defparam \DRAM_DQ[2]~I .oe_power_up = "low";
defparam \DRAM_DQ[2]~I .oe_register_mode = "none";
defparam \DRAM_DQ[2]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[2]~I .operation_mode = "bidir";
defparam \DRAM_DQ[2]~I .output_async_reset = "none";
defparam \DRAM_DQ[2]~I .output_power_up = "low";
defparam \DRAM_DQ[2]~I .output_register_mode = "none";
defparam \DRAM_DQ[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[3]~I (
	.datain(\c|az_data_r [3]),
	.oe(\c|state.ST_WRIT2~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DRAM_DQ[3]~3 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[3]));
// synopsys translate_off
defparam \DRAM_DQ[3]~I .input_async_reset = "none";
defparam \DRAM_DQ[3]~I .input_power_up = "low";
defparam \DRAM_DQ[3]~I .input_register_mode = "none";
defparam \DRAM_DQ[3]~I .input_sync_reset = "none";
defparam \DRAM_DQ[3]~I .oe_async_reset = "none";
defparam \DRAM_DQ[3]~I .oe_power_up = "low";
defparam \DRAM_DQ[3]~I .oe_register_mode = "none";
defparam \DRAM_DQ[3]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[3]~I .operation_mode = "bidir";
defparam \DRAM_DQ[3]~I .output_async_reset = "none";
defparam \DRAM_DQ[3]~I .output_power_up = "low";
defparam \DRAM_DQ[3]~I .output_register_mode = "none";
defparam \DRAM_DQ[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[4]~I (
	.datain(\c|az_data_r [4]),
	.oe(\c|state.ST_WRIT2~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DRAM_DQ[4]~4 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[4]));
// synopsys translate_off
defparam \DRAM_DQ[4]~I .input_async_reset = "none";
defparam \DRAM_DQ[4]~I .input_power_up = "low";
defparam \DRAM_DQ[4]~I .input_register_mode = "none";
defparam \DRAM_DQ[4]~I .input_sync_reset = "none";
defparam \DRAM_DQ[4]~I .oe_async_reset = "none";
defparam \DRAM_DQ[4]~I .oe_power_up = "low";
defparam \DRAM_DQ[4]~I .oe_register_mode = "none";
defparam \DRAM_DQ[4]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[4]~I .operation_mode = "bidir";
defparam \DRAM_DQ[4]~I .output_async_reset = "none";
defparam \DRAM_DQ[4]~I .output_power_up = "low";
defparam \DRAM_DQ[4]~I .output_register_mode = "none";
defparam \DRAM_DQ[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[5]~I (
	.datain(\c|az_data_r [5]),
	.oe(\c|state.ST_WRIT2~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DRAM_DQ[5]~5 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[5]));
// synopsys translate_off
defparam \DRAM_DQ[5]~I .input_async_reset = "none";
defparam \DRAM_DQ[5]~I .input_power_up = "low";
defparam \DRAM_DQ[5]~I .input_register_mode = "none";
defparam \DRAM_DQ[5]~I .input_sync_reset = "none";
defparam \DRAM_DQ[5]~I .oe_async_reset = "none";
defparam \DRAM_DQ[5]~I .oe_power_up = "low";
defparam \DRAM_DQ[5]~I .oe_register_mode = "none";
defparam \DRAM_DQ[5]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[5]~I .operation_mode = "bidir";
defparam \DRAM_DQ[5]~I .output_async_reset = "none";
defparam \DRAM_DQ[5]~I .output_power_up = "low";
defparam \DRAM_DQ[5]~I .output_register_mode = "none";
defparam \DRAM_DQ[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[6]~I (
	.datain(\c|az_data_r [6]),
	.oe(\c|state.ST_WRIT2~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DRAM_DQ[6]~6 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[6]));
// synopsys translate_off
defparam \DRAM_DQ[6]~I .input_async_reset = "none";
defparam \DRAM_DQ[6]~I .input_power_up = "low";
defparam \DRAM_DQ[6]~I .input_register_mode = "none";
defparam \DRAM_DQ[6]~I .input_sync_reset = "none";
defparam \DRAM_DQ[6]~I .oe_async_reset = "none";
defparam \DRAM_DQ[6]~I .oe_power_up = "low";
defparam \DRAM_DQ[6]~I .oe_register_mode = "none";
defparam \DRAM_DQ[6]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[6]~I .operation_mode = "bidir";
defparam \DRAM_DQ[6]~I .output_async_reset = "none";
defparam \DRAM_DQ[6]~I .output_power_up = "low";
defparam \DRAM_DQ[6]~I .output_register_mode = "none";
defparam \DRAM_DQ[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[7]~I (
	.datain(\c|az_data_r [7]),
	.oe(\c|state.ST_WRIT2~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DRAM_DQ[7]~7 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[7]));
// synopsys translate_off
defparam \DRAM_DQ[7]~I .input_async_reset = "none";
defparam \DRAM_DQ[7]~I .input_power_up = "low";
defparam \DRAM_DQ[7]~I .input_register_mode = "none";
defparam \DRAM_DQ[7]~I .input_sync_reset = "none";
defparam \DRAM_DQ[7]~I .oe_async_reset = "none";
defparam \DRAM_DQ[7]~I .oe_power_up = "low";
defparam \DRAM_DQ[7]~I .oe_register_mode = "none";
defparam \DRAM_DQ[7]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[7]~I .operation_mode = "bidir";
defparam \DRAM_DQ[7]~I .output_async_reset = "none";
defparam \DRAM_DQ[7]~I .output_power_up = "low";
defparam \DRAM_DQ[7]~I .output_register_mode = "none";
defparam \DRAM_DQ[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[8]~I (
	.datain(\c|az_data_r [8]),
	.oe(\c|state.ST_WRIT2~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DRAM_DQ[8]~8 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[8]));
// synopsys translate_off
defparam \DRAM_DQ[8]~I .input_async_reset = "none";
defparam \DRAM_DQ[8]~I .input_power_up = "low";
defparam \DRAM_DQ[8]~I .input_register_mode = "none";
defparam \DRAM_DQ[8]~I .input_sync_reset = "none";
defparam \DRAM_DQ[8]~I .oe_async_reset = "none";
defparam \DRAM_DQ[8]~I .oe_power_up = "low";
defparam \DRAM_DQ[8]~I .oe_register_mode = "none";
defparam \DRAM_DQ[8]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[8]~I .operation_mode = "bidir";
defparam \DRAM_DQ[8]~I .output_async_reset = "none";
defparam \DRAM_DQ[8]~I .output_power_up = "low";
defparam \DRAM_DQ[8]~I .output_register_mode = "none";
defparam \DRAM_DQ[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[9]~I (
	.datain(\c|az_data_r [9]),
	.oe(\c|state.ST_WRIT2~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DRAM_DQ[9]~9 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[9]));
// synopsys translate_off
defparam \DRAM_DQ[9]~I .input_async_reset = "none";
defparam \DRAM_DQ[9]~I .input_power_up = "low";
defparam \DRAM_DQ[9]~I .input_register_mode = "none";
defparam \DRAM_DQ[9]~I .input_sync_reset = "none";
defparam \DRAM_DQ[9]~I .oe_async_reset = "none";
defparam \DRAM_DQ[9]~I .oe_power_up = "low";
defparam \DRAM_DQ[9]~I .oe_register_mode = "none";
defparam \DRAM_DQ[9]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[9]~I .operation_mode = "bidir";
defparam \DRAM_DQ[9]~I .output_async_reset = "none";
defparam \DRAM_DQ[9]~I .output_power_up = "low";
defparam \DRAM_DQ[9]~I .output_register_mode = "none";
defparam \DRAM_DQ[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[10]~I (
	.datain(\c|az_data_r [10]),
	.oe(\c|state.ST_WRIT2~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DRAM_DQ[10]~10 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[10]));
// synopsys translate_off
defparam \DRAM_DQ[10]~I .input_async_reset = "none";
defparam \DRAM_DQ[10]~I .input_power_up = "low";
defparam \DRAM_DQ[10]~I .input_register_mode = "none";
defparam \DRAM_DQ[10]~I .input_sync_reset = "none";
defparam \DRAM_DQ[10]~I .oe_async_reset = "none";
defparam \DRAM_DQ[10]~I .oe_power_up = "low";
defparam \DRAM_DQ[10]~I .oe_register_mode = "none";
defparam \DRAM_DQ[10]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[10]~I .operation_mode = "bidir";
defparam \DRAM_DQ[10]~I .output_async_reset = "none";
defparam \DRAM_DQ[10]~I .output_power_up = "low";
defparam \DRAM_DQ[10]~I .output_register_mode = "none";
defparam \DRAM_DQ[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[11]~I (
	.datain(\c|az_data_r [11]),
	.oe(\c|state.ST_WRIT2~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DRAM_DQ[11]~11 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[11]));
// synopsys translate_off
defparam \DRAM_DQ[11]~I .input_async_reset = "none";
defparam \DRAM_DQ[11]~I .input_power_up = "low";
defparam \DRAM_DQ[11]~I .input_register_mode = "none";
defparam \DRAM_DQ[11]~I .input_sync_reset = "none";
defparam \DRAM_DQ[11]~I .oe_async_reset = "none";
defparam \DRAM_DQ[11]~I .oe_power_up = "low";
defparam \DRAM_DQ[11]~I .oe_register_mode = "none";
defparam \DRAM_DQ[11]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[11]~I .operation_mode = "bidir";
defparam \DRAM_DQ[11]~I .output_async_reset = "none";
defparam \DRAM_DQ[11]~I .output_power_up = "low";
defparam \DRAM_DQ[11]~I .output_register_mode = "none";
defparam \DRAM_DQ[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[12]~I (
	.datain(\c|az_data_r [12]),
	.oe(\c|state.ST_WRIT2~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DRAM_DQ[12]~12 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[12]));
// synopsys translate_off
defparam \DRAM_DQ[12]~I .input_async_reset = "none";
defparam \DRAM_DQ[12]~I .input_power_up = "low";
defparam \DRAM_DQ[12]~I .input_register_mode = "none";
defparam \DRAM_DQ[12]~I .input_sync_reset = "none";
defparam \DRAM_DQ[12]~I .oe_async_reset = "none";
defparam \DRAM_DQ[12]~I .oe_power_up = "low";
defparam \DRAM_DQ[12]~I .oe_register_mode = "none";
defparam \DRAM_DQ[12]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[12]~I .operation_mode = "bidir";
defparam \DRAM_DQ[12]~I .output_async_reset = "none";
defparam \DRAM_DQ[12]~I .output_power_up = "low";
defparam \DRAM_DQ[12]~I .output_register_mode = "none";
defparam \DRAM_DQ[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[13]~I (
	.datain(\c|az_data_r [13]),
	.oe(\c|state.ST_WRIT2~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DRAM_DQ[13]~13 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[13]));
// synopsys translate_off
defparam \DRAM_DQ[13]~I .input_async_reset = "none";
defparam \DRAM_DQ[13]~I .input_power_up = "low";
defparam \DRAM_DQ[13]~I .input_register_mode = "none";
defparam \DRAM_DQ[13]~I .input_sync_reset = "none";
defparam \DRAM_DQ[13]~I .oe_async_reset = "none";
defparam \DRAM_DQ[13]~I .oe_power_up = "low";
defparam \DRAM_DQ[13]~I .oe_register_mode = "none";
defparam \DRAM_DQ[13]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[13]~I .operation_mode = "bidir";
defparam \DRAM_DQ[13]~I .output_async_reset = "none";
defparam \DRAM_DQ[13]~I .output_power_up = "low";
defparam \DRAM_DQ[13]~I .output_register_mode = "none";
defparam \DRAM_DQ[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[14]~I (
	.datain(\c|az_data_r [14]),
	.oe(\c|state.ST_WRIT2~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DRAM_DQ[14]~14 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[14]));
// synopsys translate_off
defparam \DRAM_DQ[14]~I .input_async_reset = "none";
defparam \DRAM_DQ[14]~I .input_power_up = "low";
defparam \DRAM_DQ[14]~I .input_register_mode = "none";
defparam \DRAM_DQ[14]~I .input_sync_reset = "none";
defparam \DRAM_DQ[14]~I .oe_async_reset = "none";
defparam \DRAM_DQ[14]~I .oe_power_up = "low";
defparam \DRAM_DQ[14]~I .oe_register_mode = "none";
defparam \DRAM_DQ[14]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[14]~I .operation_mode = "bidir";
defparam \DRAM_DQ[14]~I .output_async_reset = "none";
defparam \DRAM_DQ[14]~I .output_power_up = "low";
defparam \DRAM_DQ[14]~I .output_register_mode = "none";
defparam \DRAM_DQ[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[15]~I (
	.datain(\c|az_data_r [15]),
	.oe(\c|state.ST_WRIT2~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DRAM_DQ[15]~15 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[15]));
// synopsys translate_off
defparam \DRAM_DQ[15]~I .input_async_reset = "none";
defparam \DRAM_DQ[15]~I .input_power_up = "low";
defparam \DRAM_DQ[15]~I .input_register_mode = "none";
defparam \DRAM_DQ[15]~I .input_sync_reset = "none";
defparam \DRAM_DQ[15]~I .oe_async_reset = "none";
defparam \DRAM_DQ[15]~I .oe_power_up = "low";
defparam \DRAM_DQ[15]~I .oe_register_mode = "none";
defparam \DRAM_DQ[15]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[15]~I .operation_mode = "bidir";
defparam \DRAM_DQ[15]~I .output_async_reset = "none";
defparam \DRAM_DQ[15]~I .output_power_up = "low";
defparam \DRAM_DQ[15]~I .output_register_mode = "none";
defparam \DRAM_DQ[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_27~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK_27~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_27));
// synopsys translate_off
defparam \CLOCK_27~I .input_async_reset = "none";
defparam \CLOCK_27~I .input_power_up = "low";
defparam \CLOCK_27~I .input_register_mode = "none";
defparam \CLOCK_27~I .input_sync_reset = "none";
defparam \CLOCK_27~I .oe_async_reset = "none";
defparam \CLOCK_27~I .oe_power_up = "low";
defparam \CLOCK_27~I .oe_register_mode = "none";
defparam \CLOCK_27~I .oe_sync_reset = "none";
defparam \CLOCK_27~I .operation_mode = "input";
defparam \CLOCK_27~I .output_async_reset = "none";
defparam \CLOCK_27~I .output_power_up = "low";
defparam \CLOCK_27~I .output_register_mode = "none";
defparam \CLOCK_27~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PLL_3
cycloneii_pll \a|altpll_component|pll (
	.ena(vcc),
	.clkswitch(gnd),
	.areset(gnd),
	.pfdena(vcc),
	.testclearlock(gnd),
	.sbdin(gnd),
	.inclk({gnd,\CLOCK_27~combout }),
	.locked(),
	.testupout(),
	.testdownout(),
	.sbdout(),
	.clk(\a|altpll_component|pll_CLK_bus ));
// synopsys translate_off
defparam \a|altpll_component|pll .bandwidth = 0;
defparam \a|altpll_component|pll .bandwidth_type = "low";
defparam \a|altpll_component|pll .c0_high = 13;
defparam \a|altpll_component|pll .c0_initial = 1;
defparam \a|altpll_component|pll .c0_low = 12;
defparam \a|altpll_component|pll .c0_mode = "odd";
defparam \a|altpll_component|pll .c0_ph = 0;
defparam \a|altpll_component|pll .c1_high = 13;
defparam \a|altpll_component|pll .c1_initial = 11;
defparam \a|altpll_component|pll .c1_low = 12;
defparam \a|altpll_component|pll .c1_mode = "odd";
defparam \a|altpll_component|pll .c1_ph = 1;
defparam \a|altpll_component|pll .c2_mode = "bypass";
defparam \a|altpll_component|pll .c2_ph = 0;
defparam \a|altpll_component|pll .charge_pump_current = 80;
defparam \a|altpll_component|pll .clk0_counter = "c0";
defparam \a|altpll_component|pll .clk0_divide_by = 1;
defparam \a|altpll_component|pll .clk0_duty_cycle = 50;
defparam \a|altpll_component|pll .clk0_multiply_by = 1;
defparam \a|altpll_component|pll .clk0_phase_shift = "-15000";
defparam \a|altpll_component|pll .clk1_counter = "c1";
defparam \a|altpll_component|pll .clk1_divide_by = 1;
defparam \a|altpll_component|pll .clk1_duty_cycle = 50;
defparam \a|altpll_component|pll .clk1_multiply_by = 1;
defparam \a|altpll_component|pll .clk1_phase_shift = "0";
defparam \a|altpll_component|pll .clk2_duty_cycle = 50;
defparam \a|altpll_component|pll .clk2_phase_shift = "0";
defparam \a|altpll_component|pll .compensate_clock = "clk0";
defparam \a|altpll_component|pll .gate_lock_counter = 0;
defparam \a|altpll_component|pll .gate_lock_signal = "no";
defparam \a|altpll_component|pll .inclk0_input_frequency = 37037;
defparam \a|altpll_component|pll .inclk1_input_frequency = 37037;
defparam \a|altpll_component|pll .invalid_lock_multiplier = 5;
defparam \a|altpll_component|pll .loop_filter_c = 3;
defparam \a|altpll_component|pll .loop_filter_r = " 2.500000";
defparam \a|altpll_component|pll .m = 25;
defparam \a|altpll_component|pll .m_initial = 11;
defparam \a|altpll_component|pll .m_ph = 1;
defparam \a|altpll_component|pll .n = 1;
defparam \a|altpll_component|pll .operation_mode = "normal";
defparam \a|altpll_component|pll .pfd_max = 100000;
defparam \a|altpll_component|pll .pfd_min = 2484;
defparam \a|altpll_component|pll .pll_compensation_delay = 3582;
defparam \a|altpll_component|pll .self_reset_on_gated_loss_lock = "off";
defparam \a|altpll_component|pll .sim_gate_lock_device_behavior = "off";
defparam \a|altpll_component|pll .simulation_type = "timing";
defparam \a|altpll_component|pll .valid_lock_multiplier = 1;
defparam \a|altpll_component|pll .vco_center = 1333;
defparam \a|altpll_component|pll .vco_max = 2000;
defparam \a|altpll_component|pll .vco_min = 1000;
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneii_clkctrl \a|altpll_component|_clk1~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\a|altpll_component|_clk1 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\a|altpll_component|_clk1~clkctrl_outclk ));
// synopsys translate_off
defparam \a|altpll_component|_clk1~clkctrl .clock_type = "global clock";
defparam \a|altpll_component|_clk1~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[17]));
// synopsys translate_off
defparam \SW[17]~I .input_async_reset = "none";
defparam \SW[17]~I .input_power_up = "low";
defparam \SW[17]~I .input_register_mode = "none";
defparam \SW[17]~I .input_sync_reset = "none";
defparam \SW[17]~I .oe_async_reset = "none";
defparam \SW[17]~I .oe_power_up = "low";
defparam \SW[17]~I .oe_register_mode = "none";
defparam \SW[17]~I .oe_sync_reset = "none";
defparam \SW[17]~I .operation_mode = "input";
defparam \SW[17]~I .output_async_reset = "none";
defparam \SW[17]~I .output_power_up = "low";
defparam \SW[17]~I .output_register_mode = "none";
defparam \SW[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[14]));
// synopsys translate_off
defparam \SW[14]~I .input_async_reset = "none";
defparam \SW[14]~I .input_power_up = "low";
defparam \SW[14]~I .input_register_mode = "none";
defparam \SW[14]~I .input_sync_reset = "none";
defparam \SW[14]~I .oe_async_reset = "none";
defparam \SW[14]~I .oe_power_up = "low";
defparam \SW[14]~I .oe_register_mode = "none";
defparam \SW[14]~I .oe_sync_reset = "none";
defparam \SW[14]~I .operation_mode = "input";
defparam \SW[14]~I .output_async_reset = "none";
defparam \SW[14]~I .output_power_up = "low";
defparam \SW[14]~I .output_register_mode = "none";
defparam \SW[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N18
cycloneii_lcell_comb \data_in_r[0]~0 (
// Equation(s):
// \data_in_r[0]~0_combout  = (\SW~combout [16] & (\SW~combout [17])) # (!\SW~combout [16] & (!\SW~combout [17] & !\SW~combout [14]))

	.dataa(\SW~combout [16]),
	.datab(\SW~combout [17]),
	.datac(vcc),
	.datad(\SW~combout [14]),
	.cin(gnd),
	.combout(\data_in_r[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_in_r[0]~0 .lut_mask = 16'h8899;
defparam \data_in_r[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y7_N25
cycloneii_lcell_ff \data_in_r[0] (
	.clk(!\KEY[2]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SW~combout [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_in_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_in_r[0]));

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[16]));
// synopsys translate_off
defparam \SW[16]~I .input_async_reset = "none";
defparam \SW[16]~I .input_power_up = "low";
defparam \SW[16]~I .input_register_mode = "none";
defparam \SW[16]~I .input_sync_reset = "none";
defparam \SW[16]~I .oe_async_reset = "none";
defparam \SW[16]~I .oe_power_up = "low";
defparam \SW[16]~I .oe_register_mode = "none";
defparam \SW[16]~I .oe_sync_reset = "none";
defparam \SW[16]~I .operation_mode = "input";
defparam \SW[16]~I .output_async_reset = "none";
defparam \SW[16]~I .output_power_up = "low";
defparam \SW[16]~I .output_register_mode = "none";
defparam \SW[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N12
cycloneii_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = ((\SW~combout [16] & (\SW~combout [14])) # (!\SW~combout [16] & ((\oe_in_r~regout )))) # (!\SW~combout [17])

	.dataa(\SW~combout [14]),
	.datab(\SW~combout [16]),
	.datac(\oe_in_r~regout ),
	.datad(\SW~combout [17]),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'hB8FF;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y11_N13
cycloneii_lcell_ff oe_in_r(
	.clk(!\KEY[2]~clkctrl_outclk ),
	.datain(\Mux1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\oe_in_r~regout ));

// Location: LCCOMB_X4_Y6_N12
cycloneii_lcell_comb \t1|Add0~0 (
// Equation(s):
// \t1|Add0~0_combout  = \t1|step [0] $ (\t1|step [1])

	.dataa(\t1|step [0]),
	.datab(vcc),
	.datac(\t1|step [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\t1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~0 .lut_mask = 16'h5A5A;
defparam \t1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[3]));
// synopsys translate_off
defparam \KEY[3]~I .input_async_reset = "none";
defparam \KEY[3]~I .input_power_up = "low";
defparam \KEY[3]~I .input_register_mode = "none";
defparam \KEY[3]~I .input_sync_reset = "none";
defparam \KEY[3]~I .oe_async_reset = "none";
defparam \KEY[3]~I .oe_power_up = "low";
defparam \KEY[3]~I .oe_register_mode = "none";
defparam \KEY[3]~I .oe_sync_reset = "none";
defparam \KEY[3]~I .operation_mode = "input";
defparam \KEY[3]~I .output_async_reset = "none";
defparam \KEY[3]~I .output_power_up = "low";
defparam \KEY[3]~I .output_register_mode = "none";
defparam \KEY[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y6_N18
cycloneii_lcell_comb \c|za_busy~2 (
// Equation(s):
// \c|za_busy~2_combout  = (\c|state.ST_PREP1~regout ) # (\c|state.ST_PREP2~regout )

	.dataa(\c|state.ST_PREP1~regout ),
	.datab(vcc),
	.datac(\c|state.ST_PREP2~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\c|za_busy~2_combout ),
	.cout());
// synopsys translate_off
defparam \c|za_busy~2 .lut_mask = 16'hFAFA;
defparam \c|za_busy~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y6_N14
cycloneii_lcell_comb \t1|addr_reg[4]~2 (
// Equation(s):
// \t1|addr_reg[4]~2_combout  = \t1|phase [1] $ (\t1|phase [0])

	.dataa(\t1|phase [1]),
	.datab(vcc),
	.datac(\t1|phase [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\t1|addr_reg[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \t1|addr_reg[4]~2 .lut_mask = 16'h5A5A;
defparam \t1|addr_reg[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y6_N20
cycloneii_lcell_comb \t1|step[2]~1 (
// Equation(s):
// \t1|step[2]~1_combout  = ((!\t1|old_input~regout  & (\c|za_busy~2_combout  & \t1|addr_reg[4]~2_combout ))) # (!\KEY~combout [3])

	.dataa(\t1|old_input~regout ),
	.datab(\c|za_busy~2_combout ),
	.datac(\t1|addr_reg[4]~2_combout ),
	.datad(\KEY~combout [3]),
	.cin(gnd),
	.combout(\t1|step[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \t1|step[2]~1 .lut_mask = 16'h40FF;
defparam \t1|step[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y6_N13
cycloneii_lcell_ff \t1|step[1] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|Add0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [3]),
	.sload(gnd),
	.ena(\t1|step[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|step [1]));

// Location: LCCOMB_X4_Y6_N30
cycloneii_lcell_comb \t1|Add0~1 (
// Equation(s):
// \t1|Add0~1_combout  = \t1|step [2] $ (((\t1|step [0] & \t1|step [1])))

	.dataa(\t1|step [0]),
	.datab(vcc),
	.datac(\t1|step [2]),
	.datad(\t1|step [1]),
	.cin(gnd),
	.combout(\t1|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~1 .lut_mask = 16'h5AF0;
defparam \t1|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y6_N31
cycloneii_lcell_ff \t1|step[2] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|Add0~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [3]),
	.sload(gnd),
	.ena(\t1|step[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|step [2]));

// Location: LCCOMB_X4_Y6_N14
cycloneii_lcell_comb \t1|Equal8~0 (
// Equation(s):
// \t1|Equal8~0_combout  = (\t1|step [1] & (\t1|step [0] & \t1|step [2]))

	.dataa(\t1|step [1]),
	.datab(vcc),
	.datac(\t1|step [0]),
	.datad(\t1|step [2]),
	.cin(gnd),
	.combout(\t1|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Equal8~0 .lut_mask = 16'hA000;
defparam \t1|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y6_N8
cycloneii_lcell_comb \t1|phase~3 (
// Equation(s):
// \t1|phase~3_combout  = (\t1|always0~0_combout  & ((\t1|phase~2_combout ) # ((\t1|phase [0] & !\t1|Equal8~0_combout )))) # (!\t1|always0~0_combout  & (((\t1|phase [0]))))

	.dataa(\t1|phase~2_combout ),
	.datab(\t1|always0~0_combout ),
	.datac(\t1|phase [0]),
	.datad(\t1|Equal8~0_combout ),
	.cin(gnd),
	.combout(\t1|phase~3_combout ),
	.cout());
// synopsys translate_off
defparam \t1|phase~3 .lut_mask = 16'hB8F8;
defparam \t1|phase~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y6_N9
cycloneii_lcell_ff \t1|phase[0] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|phase~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [3]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|phase [0]));

// Location: LCCOMB_X1_Y6_N16
cycloneii_lcell_comb \t1|Mux45~0 (
// Equation(s):
// \t1|Mux45~0_combout  = (\t1|always0~0_combout  & (((\t1|we~regout  & \t1|phase [0])) # (!\t1|phase [1]))) # (!\t1|always0~0_combout  & (((\t1|we~regout ))))

	.dataa(\t1|phase [1]),
	.datab(\t1|always0~0_combout ),
	.datac(\t1|we~regout ),
	.datad(\t1|phase [0]),
	.cin(gnd),
	.combout(\t1|Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Mux45~0 .lut_mask = 16'hF474;
defparam \t1|Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y6_N17
cycloneii_lcell_ff \t1|we (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|Mux45~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [3]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|we~regout ));

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[15]));
// synopsys translate_off
defparam \SW[15]~I .input_async_reset = "none";
defparam \SW[15]~I .input_power_up = "low";
defparam \SW[15]~I .input_register_mode = "none";
defparam \SW[15]~I .input_sync_reset = "none";
defparam \SW[15]~I .oe_async_reset = "none";
defparam \SW[15]~I .oe_power_up = "low";
defparam \SW[15]~I .oe_register_mode = "none";
defparam \SW[15]~I .oe_sync_reset = "none";
defparam \SW[15]~I .operation_mode = "input";
defparam \SW[15]~I .output_async_reset = "none";
defparam \SW[15]~I .output_power_up = "low";
defparam \SW[15]~I .output_register_mode = "none";
defparam \SW[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N8
cycloneii_lcell_comb \we_in_r~0 (
// Equation(s):
// \we_in_r~0_combout  = (\SW~combout [16] & ((\SW~combout [15]))) # (!\SW~combout [16] & (\we_in_r~regout ))

	.dataa(vcc),
	.datab(\SW~combout [16]),
	.datac(\we_in_r~regout ),
	.datad(\SW~combout [15]),
	.cin(gnd),
	.combout(\we_in_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \we_in_r~0 .lut_mask = 16'hFC30;
defparam \we_in_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[13]));
// synopsys translate_off
defparam \SW[13]~I .input_async_reset = "none";
defparam \SW[13]~I .input_power_up = "low";
defparam \SW[13]~I .input_register_mode = "none";
defparam \SW[13]~I .input_sync_reset = "none";
defparam \SW[13]~I .oe_async_reset = "none";
defparam \SW[13]~I .oe_power_up = "low";
defparam \SW[13]~I .oe_register_mode = "none";
defparam \SW[13]~I .oe_sync_reset = "none";
defparam \SW[13]~I .operation_mode = "input";
defparam \SW[13]~I .output_async_reset = "none";
defparam \SW[13]~I .output_power_up = "low";
defparam \SW[13]~I .output_register_mode = "none";
defparam \SW[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y11_N9
cycloneii_lcell_ff we_in_r(
	.clk(!\KEY[2]~clkctrl_outclk ),
	.datain(\we_in_r~0_combout ),
	.sdata(\SW~combout [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\SW~combout [17]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\we_in_r~regout ));

// Location: LCCOMB_X1_Y7_N8
cycloneii_lcell_comb \we_in~0 (
// Equation(s):
// \we_in~0_combout  = (\SW~combout [16] & (((\we_in_r~regout )))) # (!\SW~combout [16] & ((\SW~combout [17] & (\t1|we~regout )) # (!\SW~combout [17] & ((\we_in_r~regout )))))

	.dataa(\SW~combout [16]),
	.datab(\t1|we~regout ),
	.datac(\SW~combout [17]),
	.datad(\we_in_r~regout ),
	.cin(gnd),
	.combout(\we_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \we_in~0 .lut_mask = 16'hEF40;
defparam \we_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y6_N26
cycloneii_lcell_comb \t1|oe~1 (
// Equation(s):
// \t1|oe~1_combout  = (\t1|oe~regout ) # ((!\t1|phase [1] & !\t1|phase [0]))

	.dataa(\t1|phase [1]),
	.datab(vcc),
	.datac(\t1|oe~regout ),
	.datad(\t1|phase [0]),
	.cin(gnd),
	.combout(\t1|oe~1_combout ),
	.cout());
// synopsys translate_off
defparam \t1|oe~1 .lut_mask = 16'hF0F5;
defparam \t1|oe~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y6_N22
cycloneii_lcell_comb \t1|oe~0 (
// Equation(s):
// \t1|oe~0_combout  = ((!\t1|old_input~regout  & ((\c|state.ST_PREP1~regout ) # (\c|state.ST_PREP2~regout )))) # (!\KEY~combout [3])

	.dataa(\c|state.ST_PREP1~regout ),
	.datab(\t1|old_input~regout ),
	.datac(\c|state.ST_PREP2~regout ),
	.datad(\KEY~combout [3]),
	.cin(gnd),
	.combout(\t1|oe~0_combout ),
	.cout());
// synopsys translate_off
defparam \t1|oe~0 .lut_mask = 16'h32FF;
defparam \t1|oe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y6_N27
cycloneii_lcell_ff \t1|oe (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|oe~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [3]),
	.sload(gnd),
	.ena(\t1|oe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|oe~regout ));

// Location: LCCOMB_X1_Y7_N2
cycloneii_lcell_comb \c|state~22 (
// Equation(s):
// \c|state~22_combout  = (\we_in~0_combout ) # ((\Equal2~0_combout  & ((\t1|oe~regout ))) # (!\Equal2~0_combout  & (\oe_in_r~regout )))

	.dataa(\Equal2~0_combout ),
	.datab(\oe_in_r~regout ),
	.datac(\we_in~0_combout ),
	.datad(\t1|oe~regout ),
	.cin(gnd),
	.combout(\c|state~22_combout ),
	.cout());
// synopsys translate_off
defparam \c|state~22 .lut_mask = 16'hFEF4;
defparam \c|state~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y6_N16
cycloneii_lcell_comb \c|counter[0]~33 (
// Equation(s):
// \c|counter[0]~33_combout  = \c|counter [0] $ (VCC)
// \c|counter[0]~34  = CARRY(\c|counter [0])

	.dataa(\c|counter [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\c|counter[0]~33_combout ),
	.cout(\c|counter[0]~34 ));
// synopsys translate_off
defparam \c|counter[0]~33 .lut_mask = 16'h55AA;
defparam \c|counter[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y6_N18
cycloneii_lcell_comb \c|counter[1]~39 (
// Equation(s):
// \c|counter[1]~39_combout  = (\c|counter [1] & (!\c|counter[0]~34 )) # (!\c|counter [1] & ((\c|counter[0]~34 ) # (GND)))
// \c|counter[1]~40  = CARRY((!\c|counter[0]~34 ) # (!\c|counter [1]))

	.dataa(vcc),
	.datab(\c|counter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c|counter[0]~34 ),
	.combout(\c|counter[1]~39_combout ),
	.cout(\c|counter[1]~40 ));
// synopsys translate_off
defparam \c|counter[1]~39 .lut_mask = 16'h3C3F;
defparam \c|counter[1]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y6_N2
cycloneii_lcell_comb \c|Equal0~8 (
// Equation(s):
// \c|Equal0~8_combout  = (\c|Equal0~7_combout  & (!\c|counter [7] & \c|counter [3]))

	.dataa(\c|Equal0~7_combout ),
	.datab(\c|counter [7]),
	.datac(vcc),
	.datad(\c|counter [3]),
	.cin(gnd),
	.combout(\c|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \c|Equal0~8 .lut_mask = 16'h2200;
defparam \c|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y5_N18
cycloneii_lcell_comb \c|counter[17]~71 (
// Equation(s):
// \c|counter[17]~71_combout  = (\c|counter [17] & (!\c|counter[16]~70 )) # (!\c|counter [17] & ((\c|counter[16]~70 ) # (GND)))
// \c|counter[17]~72  = CARRY((!\c|counter[16]~70 ) # (!\c|counter [17]))

	.dataa(vcc),
	.datab(\c|counter [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c|counter[16]~70 ),
	.combout(\c|counter[17]~71_combout ),
	.cout(\c|counter[17]~72 ));
// synopsys translate_off
defparam \c|counter[17]~71 .lut_mask = 16'h3C3F;
defparam \c|counter[17]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y5_N20
cycloneii_lcell_comb \c|counter[18]~73 (
// Equation(s):
// \c|counter[18]~73_combout  = (\c|counter [18] & (\c|counter[17]~72  $ (GND))) # (!\c|counter [18] & (!\c|counter[17]~72  & VCC))
// \c|counter[18]~74  = CARRY((\c|counter [18] & !\c|counter[17]~72 ))

	.dataa(\c|counter [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c|counter[17]~72 ),
	.combout(\c|counter[18]~73_combout ),
	.cout(\c|counter[18]~74 ));
// synopsys translate_off
defparam \c|counter[18]~73 .lut_mask = 16'hA50A;
defparam \c|counter[18]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y5_N22
cycloneii_lcell_comb \c|counter[19]~75 (
// Equation(s):
// \c|counter[19]~75_combout  = (\c|counter [19] & (!\c|counter[18]~74 )) # (!\c|counter [19] & ((\c|counter[18]~74 ) # (GND)))
// \c|counter[19]~76  = CARRY((!\c|counter[18]~74 ) # (!\c|counter [19]))

	.dataa(vcc),
	.datab(\c|counter [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c|counter[18]~74 ),
	.combout(\c|counter[19]~75_combout ),
	.cout(\c|counter[19]~76 ));
// synopsys translate_off
defparam \c|counter[19]~75 .lut_mask = 16'h3C3F;
defparam \c|counter[19]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y6_N8
cycloneii_lcell_comb \c|LessThan0~0 (
// Equation(s):
// \c|LessThan0~0_combout  = (!\c|counter [6] & !\c|counter [5])

	.dataa(vcc),
	.datab(\c|counter [6]),
	.datac(vcc),
	.datad(\c|counter [5]),
	.cin(gnd),
	.combout(\c|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|LessThan0~0 .lut_mask = 16'h0033;
defparam \c|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y6_N0
cycloneii_lcell_comb \c|LessThan0~2 (
// Equation(s):
// \c|LessThan0~2_combout  = (((\c|LessThan0~1_combout  & \c|LessThan0~0_combout )) # (!\c|counter [7])) # (!\c|counter [8])

	.dataa(\c|LessThan0~1_combout ),
	.datab(\c|counter [8]),
	.datac(\c|LessThan0~0_combout ),
	.datad(\c|counter [7]),
	.cin(gnd),
	.combout(\c|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \c|LessThan0~2 .lut_mask = 16'hB3FF;
defparam \c|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y5_N2
cycloneii_lcell_comb \c|LessThan0~3 (
// Equation(s):
// \c|LessThan0~3_combout  = (((!\c|Equal0~6_combout ) # (!\c|LessThan0~2_combout )) # (!\c|Equal0~4_combout )) # (!\c|Equal1~0_combout )

	.dataa(\c|Equal1~0_combout ),
	.datab(\c|Equal0~4_combout ),
	.datac(\c|LessThan0~2_combout ),
	.datad(\c|Equal0~6_combout ),
	.cin(gnd),
	.combout(\c|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \c|LessThan0~3 .lut_mask = 16'h7FFF;
defparam \c|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y6_N2
cycloneii_lcell_comb \c|state~23 (
// Equation(s):
// \c|state~23_combout  = (\c|state.ST_PREP2~regout  & \c|LessThan0~3_combout )

	.dataa(vcc),
	.datab(\c|state.ST_PREP2~regout ),
	.datac(\c|LessThan0~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\c|state~23_combout ),
	.cout());
// synopsys translate_off
defparam \c|state~23 .lut_mask = 16'hC0C0;
defparam \c|state~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y6_N3
cycloneii_lcell_ff \c|state.ST_REF (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|state~23_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|state.ST_REF~regout ));

// Location: LCCOMB_X2_Y6_N24
cycloneii_lcell_comb \c|counter[4]~45 (
// Equation(s):
// \c|counter[4]~45_combout  = (\c|counter [4] & (\c|counter[3]~44  $ (GND))) # (!\c|counter [4] & (!\c|counter[3]~44  & VCC))
// \c|counter[4]~46  = CARRY((\c|counter [4] & !\c|counter[3]~44 ))

	.dataa(\c|counter [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c|counter[3]~44 ),
	.combout(\c|counter[4]~45_combout ),
	.cout(\c|counter[4]~46 ));
// synopsys translate_off
defparam \c|counter[4]~45 .lut_mask = 16'hA50A;
defparam \c|counter[4]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y6_N25
cycloneii_lcell_ff \c|counter[4] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|counter[4]~45_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\c|counter[6]~36_combout ),
	.sload(gnd),
	.ena(\c|counter[6]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|counter [4]));

// Location: LCCOMB_X1_Y5_N10
cycloneii_lcell_comb \c|Equal1~0 (
// Equation(s):
// \c|Equal1~0_combout  = (!\c|counter [12] & !\c|counter [10])

	.dataa(vcc),
	.datab(vcc),
	.datac(\c|counter [12]),
	.datad(\c|counter [10]),
	.cin(gnd),
	.combout(\c|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|Equal1~0 .lut_mask = 16'h000F;
defparam \c|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y5_N20
cycloneii_lcell_comb \c|Equal1~1 (
// Equation(s):
// \c|Equal1~1_combout  = (\c|counter [0]) # ((\c|counter [8]) # ((\c|counter [4]) # (!\c|Equal1~0_combout )))

	.dataa(\c|counter [0]),
	.datab(\c|counter [8]),
	.datac(\c|counter [4]),
	.datad(\c|Equal1~0_combout ),
	.cin(gnd),
	.combout(\c|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \c|Equal1~1 .lut_mask = 16'hFEFF;
defparam \c|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y6_N0
cycloneii_lcell_comb \c|counter[6]~37 (
// Equation(s):
// \c|counter[6]~37_combout  = (\c|state.ST_INIT1~regout  & ((\c|Equal1~1_combout ) # (!\c|Equal0~9_combout )))

	.dataa(vcc),
	.datab(\c|Equal0~9_combout ),
	.datac(\c|Equal1~1_combout ),
	.datad(\c|state.ST_INIT1~regout ),
	.cin(gnd),
	.combout(\c|counter[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \c|counter[6]~37 .lut_mask = 16'hF300;
defparam \c|counter[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y6_N30
cycloneii_lcell_comb \c|counter[6]~38 (
// Equation(s):
// \c|counter[6]~38_combout  = (!\c|state.ST_INIT2~regout  & (!\c|state.ST_REF~regout  & !\c|counter[6]~37_combout ))

	.dataa(\c|state.ST_INIT2~regout ),
	.datab(\c|state.ST_REF~regout ),
	.datac(vcc),
	.datad(\c|counter[6]~37_combout ),
	.cin(gnd),
	.combout(\c|counter[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \c|counter[6]~38 .lut_mask = 16'h0011;
defparam \c|counter[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y5_N23
cycloneii_lcell_ff \c|counter[19] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|counter[19]~75_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\c|counter[6]~36_combout ),
	.sload(gnd),
	.ena(\c|counter[6]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|counter [19]));

// Location: LCCOMB_X2_Y5_N24
cycloneii_lcell_comb \c|counter[20]~77 (
// Equation(s):
// \c|counter[20]~77_combout  = (\c|counter [20] & (\c|counter[19]~76  $ (GND))) # (!\c|counter [20] & (!\c|counter[19]~76  & VCC))
// \c|counter[20]~78  = CARRY((\c|counter [20] & !\c|counter[19]~76 ))

	.dataa(\c|counter [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c|counter[19]~76 ),
	.combout(\c|counter[20]~77_combout ),
	.cout(\c|counter[20]~78 ));
// synopsys translate_off
defparam \c|counter[20]~77 .lut_mask = 16'hA50A;
defparam \c|counter[20]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y5_N26
cycloneii_lcell_comb \c|counter[21]~79 (
// Equation(s):
// \c|counter[21]~79_combout  = (\c|counter [21] & (!\c|counter[20]~78 )) # (!\c|counter [21] & ((\c|counter[20]~78 ) # (GND)))
// \c|counter[21]~80  = CARRY((!\c|counter[20]~78 ) # (!\c|counter [21]))

	.dataa(vcc),
	.datab(\c|counter [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c|counter[20]~78 ),
	.combout(\c|counter[21]~79_combout ),
	.cout(\c|counter[21]~80 ));
// synopsys translate_off
defparam \c|counter[21]~79 .lut_mask = 16'h3C3F;
defparam \c|counter[21]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y5_N27
cycloneii_lcell_ff \c|counter[21] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|counter[21]~79_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\c|counter[6]~36_combout ),
	.sload(gnd),
	.ena(\c|counter[6]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|counter [21]));

// Location: LCCOMB_X2_Y5_N28
cycloneii_lcell_comb \c|counter[22]~81 (
// Equation(s):
// \c|counter[22]~81_combout  = (\c|counter [22] & (\c|counter[21]~80  $ (GND))) # (!\c|counter [22] & (!\c|counter[21]~80  & VCC))
// \c|counter[22]~82  = CARRY((\c|counter [22] & !\c|counter[21]~80 ))

	.dataa(vcc),
	.datab(\c|counter [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c|counter[21]~80 ),
	.combout(\c|counter[22]~81_combout ),
	.cout(\c|counter[22]~82 ));
// synopsys translate_off
defparam \c|counter[22]~81 .lut_mask = 16'hC30C;
defparam \c|counter[22]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y5_N29
cycloneii_lcell_ff \c|counter[22] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|counter[22]~81_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\c|counter[6]~36_combout ),
	.sload(gnd),
	.ena(\c|counter[6]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|counter [22]));

// Location: LCCOMB_X2_Y5_N30
cycloneii_lcell_comb \c|counter[23]~83 (
// Equation(s):
// \c|counter[23]~83_combout  = (\c|counter [23] & (!\c|counter[22]~82 )) # (!\c|counter [23] & ((\c|counter[22]~82 ) # (GND)))
// \c|counter[23]~84  = CARRY((!\c|counter[22]~82 ) # (!\c|counter [23]))

	.dataa(vcc),
	.datab(\c|counter [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c|counter[22]~82 ),
	.combout(\c|counter[23]~83_combout ),
	.cout(\c|counter[23]~84 ));
// synopsys translate_off
defparam \c|counter[23]~83 .lut_mask = 16'h3C3F;
defparam \c|counter[23]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y5_N31
cycloneii_lcell_ff \c|counter[23] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|counter[23]~83_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\c|counter[6]~36_combout ),
	.sload(gnd),
	.ena(\c|counter[6]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|counter [23]));

// Location: LCCOMB_X2_Y4_N0
cycloneii_lcell_comb \c|counter[24]~85 (
// Equation(s):
// \c|counter[24]~85_combout  = (\c|counter [24] & (\c|counter[23]~84  $ (GND))) # (!\c|counter [24] & (!\c|counter[23]~84  & VCC))
// \c|counter[24]~86  = CARRY((\c|counter [24] & !\c|counter[23]~84 ))

	.dataa(vcc),
	.datab(\c|counter [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c|counter[23]~84 ),
	.combout(\c|counter[24]~85_combout ),
	.cout(\c|counter[24]~86 ));
// synopsys translate_off
defparam \c|counter[24]~85 .lut_mask = 16'hC30C;
defparam \c|counter[24]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y4_N1
cycloneii_lcell_ff \c|counter[24] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|counter[24]~85_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\c|counter[6]~36_combout ),
	.sload(gnd),
	.ena(\c|counter[6]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|counter [24]));

// Location: LCCOMB_X2_Y4_N2
cycloneii_lcell_comb \c|counter[25]~87 (
// Equation(s):
// \c|counter[25]~87_combout  = (\c|counter [25] & (!\c|counter[24]~86 )) # (!\c|counter [25] & ((\c|counter[24]~86 ) # (GND)))
// \c|counter[25]~88  = CARRY((!\c|counter[24]~86 ) # (!\c|counter [25]))

	.dataa(vcc),
	.datab(\c|counter [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c|counter[24]~86 ),
	.combout(\c|counter[25]~87_combout ),
	.cout(\c|counter[25]~88 ));
// synopsys translate_off
defparam \c|counter[25]~87 .lut_mask = 16'h3C3F;
defparam \c|counter[25]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y4_N3
cycloneii_lcell_ff \c|counter[25] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|counter[25]~87_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\c|counter[6]~36_combout ),
	.sload(gnd),
	.ena(\c|counter[6]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|counter [25]));

// Location: LCCOMB_X2_Y4_N4
cycloneii_lcell_comb \c|counter[26]~89 (
// Equation(s):
// \c|counter[26]~89_combout  = (\c|counter [26] & (\c|counter[25]~88  $ (GND))) # (!\c|counter [26] & (!\c|counter[25]~88  & VCC))
// \c|counter[26]~90  = CARRY((\c|counter [26] & !\c|counter[25]~88 ))

	.dataa(vcc),
	.datab(\c|counter [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c|counter[25]~88 ),
	.combout(\c|counter[26]~89_combout ),
	.cout(\c|counter[26]~90 ));
// synopsys translate_off
defparam \c|counter[26]~89 .lut_mask = 16'hC30C;
defparam \c|counter[26]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y4_N5
cycloneii_lcell_ff \c|counter[26] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|counter[26]~89_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\c|counter[6]~36_combout ),
	.sload(gnd),
	.ena(\c|counter[6]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|counter [26]));

// Location: LCCOMB_X2_Y4_N8
cycloneii_lcell_comb \c|counter[28]~93 (
// Equation(s):
// \c|counter[28]~93_combout  = (\c|counter [28] & (\c|counter[27]~92  $ (GND))) # (!\c|counter [28] & (!\c|counter[27]~92  & VCC))
// \c|counter[28]~94  = CARRY((\c|counter [28] & !\c|counter[27]~92 ))

	.dataa(vcc),
	.datab(\c|counter [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c|counter[27]~92 ),
	.combout(\c|counter[28]~93_combout ),
	.cout(\c|counter[28]~94 ));
// synopsys translate_off
defparam \c|counter[28]~93 .lut_mask = 16'hC30C;
defparam \c|counter[28]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y4_N9
cycloneii_lcell_ff \c|counter[28] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|counter[28]~93_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\c|counter[6]~36_combout ),
	.sload(gnd),
	.ena(\c|counter[6]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|counter [28]));

// Location: LCCOMB_X2_Y4_N14
cycloneii_lcell_comb \c|counter[31]~99 (
// Equation(s):
// \c|counter[31]~99_combout  = (\c|counter [31] & (!\c|counter[30]~98 )) # (!\c|counter [31] & ((\c|counter[30]~98 ) # (GND)))
// \c|counter[31]~100  = CARRY((!\c|counter[30]~98 ) # (!\c|counter [31]))

	.dataa(vcc),
	.datab(\c|counter [31]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c|counter[30]~98 ),
	.combout(\c|counter[31]~99_combout ),
	.cout(\c|counter[31]~100 ));
// synopsys translate_off
defparam \c|counter[31]~99 .lut_mask = 16'h3C3F;
defparam \c|counter[31]~99 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y4_N15
cycloneii_lcell_ff \c|counter[31] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|counter[31]~99_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\c|counter[6]~36_combout ),
	.sload(gnd),
	.ena(\c|counter[6]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|counter [31]));

// Location: LCCOMB_X2_Y4_N16
cycloneii_lcell_comb \c|counter[32]~101 (
// Equation(s):
// \c|counter[32]~101_combout  = \c|counter [32] $ (!\c|counter[31]~100 )

	.dataa(\c|counter [32]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c|counter[31]~100 ),
	.combout(\c|counter[32]~101_combout ),
	.cout());
// synopsys translate_off
defparam \c|counter[32]~101 .lut_mask = 16'hA5A5;
defparam \c|counter[32]~101 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y4_N17
cycloneii_lcell_ff \c|counter[32] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|counter[32]~101_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\c|counter[6]~36_combout ),
	.sload(gnd),
	.ena(\c|counter[6]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|counter [32]));

// Location: LCCOMB_X2_Y4_N22
cycloneii_lcell_comb \c|Equal0~6 (
// Equation(s):
// \c|Equal0~6_combout  = (\c|Equal0~5_combout  & (!\c|counter [31] & !\c|counter [32]))

	.dataa(\c|Equal0~5_combout ),
	.datab(\c|counter [31]),
	.datac(\c|counter [32]),
	.datad(vcc),
	.cin(gnd),
	.combout(\c|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \c|Equal0~6 .lut_mask = 16'h0202;
defparam \c|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y5_N8
cycloneii_lcell_comb \c|Equal0~12 (
// Equation(s):
// \c|Equal0~12_combout  = (\c|Equal0~11_combout  & (\c|Equal0~4_combout  & (\c|Equal0~8_combout  & \c|Equal0~6_combout )))

	.dataa(\c|Equal0~11_combout ),
	.datab(\c|Equal0~4_combout ),
	.datac(\c|Equal0~8_combout ),
	.datad(\c|Equal0~6_combout ),
	.cin(gnd),
	.combout(\c|Equal0~12_combout ),
	.cout());
// synopsys translate_off
defparam \c|Equal0~12 .lut_mask = 16'h8000;
defparam \c|Equal0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N14
cycloneii_lcell_comb \c|Selector12~0 (
// Equation(s):
// \c|Selector12~0_combout  = (\c|state.ST_POW~regout ) # (\c|Equal0~12_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\c|state.ST_POW~regout ),
	.datad(\c|Equal0~12_combout ),
	.cin(gnd),
	.combout(\c|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|Selector12~0 .lut_mask = 16'hFFF0;
defparam \c|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y9_N15
cycloneii_lcell_ff \c|state.ST_POW (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|Selector12~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|state.ST_POW~regout ));

// Location: LCCOMB_X1_Y9_N18
cycloneii_lcell_comb \c|Selector49~0 (
// Equation(s):
// \c|Selector49~0_combout  = (\c|state.ST_INIT3~regout ) # ((!\c|state.ST_POW~regout  & \c|Equal0~12_combout ))

	.dataa(\c|state.ST_INIT3~regout ),
	.datab(vcc),
	.datac(\c|state.ST_POW~regout ),
	.datad(\c|Equal0~12_combout ),
	.cin(gnd),
	.combout(\c|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|Selector49~0 .lut_mask = 16'hAFAA;
defparam \c|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y9_N19
cycloneii_lcell_ff \c|state.ST_INIT1 (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|Selector49~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|state.ST_INIT1~regout ));

// Location: LCCOMB_X1_Y9_N0
cycloneii_lcell_comb \c|counter[6]~36 (
// Equation(s):
// \c|counter[6]~36_combout  = \c|counter[6]~35_combout  $ (\c|state.ST_INIT1~regout )

	.dataa(\c|counter[6]~35_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\c|state.ST_INIT1~regout ),
	.cin(gnd),
	.combout(\c|counter[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \c|counter[6]~36 .lut_mask = 16'h55AA;
defparam \c|counter[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y6_N19
cycloneii_lcell_ff \c|counter[1] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|counter[1]~39_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\c|counter[6]~36_combout ),
	.sload(gnd),
	.ena(\c|counter[6]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|counter [1]));

// Location: LCCOMB_X2_Y6_N20
cycloneii_lcell_comb \c|counter[2]~41 (
// Equation(s):
// \c|counter[2]~41_combout  = (\c|counter [2] & (\c|counter[1]~40  $ (GND))) # (!\c|counter [2] & (!\c|counter[1]~40  & VCC))
// \c|counter[2]~42  = CARRY((\c|counter [2] & !\c|counter[1]~40 ))

	.dataa(\c|counter [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c|counter[1]~40 ),
	.combout(\c|counter[2]~41_combout ),
	.cout(\c|counter[2]~42 ));
// synopsys translate_off
defparam \c|counter[2]~41 .lut_mask = 16'hA50A;
defparam \c|counter[2]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y6_N22
cycloneii_lcell_comb \c|counter[3]~43 (
// Equation(s):
// \c|counter[3]~43_combout  = (\c|counter [3] & (!\c|counter[2]~42 )) # (!\c|counter [3] & ((\c|counter[2]~42 ) # (GND)))
// \c|counter[3]~44  = CARRY((!\c|counter[2]~42 ) # (!\c|counter [3]))

	.dataa(vcc),
	.datab(\c|counter [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c|counter[2]~42 ),
	.combout(\c|counter[3]~43_combout ),
	.cout(\c|counter[3]~44 ));
// synopsys translate_off
defparam \c|counter[3]~43 .lut_mask = 16'h3C3F;
defparam \c|counter[3]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y6_N23
cycloneii_lcell_ff \c|counter[3] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|counter[3]~43_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\c|counter[6]~36_combout ),
	.sload(gnd),
	.ena(\c|counter[6]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|counter [3]));

// Location: LCCOMB_X2_Y6_N26
cycloneii_lcell_comb \c|counter[5]~47 (
// Equation(s):
// \c|counter[5]~47_combout  = (\c|counter [5] & (!\c|counter[4]~46 )) # (!\c|counter [5] & ((\c|counter[4]~46 ) # (GND)))
// \c|counter[5]~48  = CARRY((!\c|counter[4]~46 ) # (!\c|counter [5]))

	.dataa(vcc),
	.datab(\c|counter [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c|counter[4]~46 ),
	.combout(\c|counter[5]~47_combout ),
	.cout(\c|counter[5]~48 ));
// synopsys translate_off
defparam \c|counter[5]~47 .lut_mask = 16'h3C3F;
defparam \c|counter[5]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y6_N27
cycloneii_lcell_ff \c|counter[5] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|counter[5]~47_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\c|counter[6]~36_combout ),
	.sload(gnd),
	.ena(\c|counter[6]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|counter [5]));

// Location: LCCOMB_X2_Y6_N28
cycloneii_lcell_comb \c|counter[6]~49 (
// Equation(s):
// \c|counter[6]~49_combout  = (\c|counter [6] & (\c|counter[5]~48  $ (GND))) # (!\c|counter [6] & (!\c|counter[5]~48  & VCC))
// \c|counter[6]~50  = CARRY((\c|counter [6] & !\c|counter[5]~48 ))

	.dataa(vcc),
	.datab(\c|counter [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c|counter[5]~48 ),
	.combout(\c|counter[6]~49_combout ),
	.cout(\c|counter[6]~50 ));
// synopsys translate_off
defparam \c|counter[6]~49 .lut_mask = 16'hC30C;
defparam \c|counter[6]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y6_N29
cycloneii_lcell_ff \c|counter[6] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|counter[6]~49_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\c|counter[6]~36_combout ),
	.sload(gnd),
	.ena(\c|counter[6]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|counter [6]));

// Location: LCCOMB_X2_Y6_N30
cycloneii_lcell_comb \c|counter[7]~51 (
// Equation(s):
// \c|counter[7]~51_combout  = (\c|counter [7] & (!\c|counter[6]~50 )) # (!\c|counter [7] & ((\c|counter[6]~50 ) # (GND)))
// \c|counter[7]~52  = CARRY((!\c|counter[6]~50 ) # (!\c|counter [7]))

	.dataa(vcc),
	.datab(\c|counter [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c|counter[6]~50 ),
	.combout(\c|counter[7]~51_combout ),
	.cout(\c|counter[7]~52 ));
// synopsys translate_off
defparam \c|counter[7]~51 .lut_mask = 16'h3C3F;
defparam \c|counter[7]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y6_N31
cycloneii_lcell_ff \c|counter[7] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|counter[7]~51_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\c|counter[6]~36_combout ),
	.sload(gnd),
	.ena(\c|counter[6]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|counter [7]));

// Location: LCCOMB_X2_Y5_N0
cycloneii_lcell_comb \c|counter[8]~53 (
// Equation(s):
// \c|counter[8]~53_combout  = (\c|counter [8] & (\c|counter[7]~52  $ (GND))) # (!\c|counter [8] & (!\c|counter[7]~52  & VCC))
// \c|counter[8]~54  = CARRY((\c|counter [8] & !\c|counter[7]~52 ))

	.dataa(vcc),
	.datab(\c|counter [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c|counter[7]~52 ),
	.combout(\c|counter[8]~53_combout ),
	.cout(\c|counter[8]~54 ));
// synopsys translate_off
defparam \c|counter[8]~53 .lut_mask = 16'hC30C;
defparam \c|counter[8]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y5_N1
cycloneii_lcell_ff \c|counter[8] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|counter[8]~53_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\c|counter[6]~36_combout ),
	.sload(gnd),
	.ena(\c|counter[6]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|counter [8]));

// Location: LCCOMB_X2_Y5_N2
cycloneii_lcell_comb \c|counter[9]~55 (
// Equation(s):
// \c|counter[9]~55_combout  = (\c|counter [9] & (!\c|counter[8]~54 )) # (!\c|counter [9] & ((\c|counter[8]~54 ) # (GND)))
// \c|counter[9]~56  = CARRY((!\c|counter[8]~54 ) # (!\c|counter [9]))

	.dataa(vcc),
	.datab(\c|counter [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c|counter[8]~54 ),
	.combout(\c|counter[9]~55_combout ),
	.cout(\c|counter[9]~56 ));
// synopsys translate_off
defparam \c|counter[9]~55 .lut_mask = 16'h3C3F;
defparam \c|counter[9]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y5_N3
cycloneii_lcell_ff \c|counter[9] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|counter[9]~55_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\c|counter[6]~36_combout ),
	.sload(gnd),
	.ena(\c|counter[6]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|counter [9]));

// Location: LCCOMB_X2_Y5_N4
cycloneii_lcell_comb \c|counter[10]~57 (
// Equation(s):
// \c|counter[10]~57_combout  = (\c|counter [10] & (\c|counter[9]~56  $ (GND))) # (!\c|counter [10] & (!\c|counter[9]~56  & VCC))
// \c|counter[10]~58  = CARRY((\c|counter [10] & !\c|counter[9]~56 ))

	.dataa(vcc),
	.datab(\c|counter [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c|counter[9]~56 ),
	.combout(\c|counter[10]~57_combout ),
	.cout(\c|counter[10]~58 ));
// synopsys translate_off
defparam \c|counter[10]~57 .lut_mask = 16'hC30C;
defparam \c|counter[10]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y5_N5
cycloneii_lcell_ff \c|counter[10] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|counter[10]~57_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\c|counter[6]~36_combout ),
	.sload(gnd),
	.ena(\c|counter[6]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|counter [10]));

// Location: LCCOMB_X2_Y5_N6
cycloneii_lcell_comb \c|counter[11]~59 (
// Equation(s):
// \c|counter[11]~59_combout  = (\c|counter [11] & (!\c|counter[10]~58 )) # (!\c|counter [11] & ((\c|counter[10]~58 ) # (GND)))
// \c|counter[11]~60  = CARRY((!\c|counter[10]~58 ) # (!\c|counter [11]))

	.dataa(\c|counter [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c|counter[10]~58 ),
	.combout(\c|counter[11]~59_combout ),
	.cout(\c|counter[11]~60 ));
// synopsys translate_off
defparam \c|counter[11]~59 .lut_mask = 16'h5A5F;
defparam \c|counter[11]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y5_N8
cycloneii_lcell_comb \c|counter[12]~61 (
// Equation(s):
// \c|counter[12]~61_combout  = (\c|counter [12] & (\c|counter[11]~60  $ (GND))) # (!\c|counter [12] & (!\c|counter[11]~60  & VCC))
// \c|counter[12]~62  = CARRY((\c|counter [12] & !\c|counter[11]~60 ))

	.dataa(vcc),
	.datab(\c|counter [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c|counter[11]~60 ),
	.combout(\c|counter[12]~61_combout ),
	.cout(\c|counter[12]~62 ));
// synopsys translate_off
defparam \c|counter[12]~61 .lut_mask = 16'hC30C;
defparam \c|counter[12]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y5_N9
cycloneii_lcell_ff \c|counter[12] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|counter[12]~61_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\c|counter[6]~36_combout ),
	.sload(gnd),
	.ena(\c|counter[6]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|counter [12]));

// Location: LCCOMB_X2_Y5_N10
cycloneii_lcell_comb \c|counter[13]~63 (
// Equation(s):
// \c|counter[13]~63_combout  = (\c|counter [13] & (!\c|counter[12]~62 )) # (!\c|counter [13] & ((\c|counter[12]~62 ) # (GND)))
// \c|counter[13]~64  = CARRY((!\c|counter[12]~62 ) # (!\c|counter [13]))

	.dataa(\c|counter [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c|counter[12]~62 ),
	.combout(\c|counter[13]~63_combout ),
	.cout(\c|counter[13]~64 ));
// synopsys translate_off
defparam \c|counter[13]~63 .lut_mask = 16'h5A5F;
defparam \c|counter[13]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y5_N12
cycloneii_lcell_comb \c|counter[14]~65 (
// Equation(s):
// \c|counter[14]~65_combout  = (\c|counter [14] & (\c|counter[13]~64  $ (GND))) # (!\c|counter [14] & (!\c|counter[13]~64  & VCC))
// \c|counter[14]~66  = CARRY((\c|counter [14] & !\c|counter[13]~64 ))

	.dataa(\c|counter [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c|counter[13]~64 ),
	.combout(\c|counter[14]~65_combout ),
	.cout(\c|counter[14]~66 ));
// synopsys translate_off
defparam \c|counter[14]~65 .lut_mask = 16'hA50A;
defparam \c|counter[14]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y5_N14
cycloneii_lcell_comb \c|counter[15]~67 (
// Equation(s):
// \c|counter[15]~67_combout  = (\c|counter [15] & (!\c|counter[14]~66 )) # (!\c|counter [15] & ((\c|counter[14]~66 ) # (GND)))
// \c|counter[15]~68  = CARRY((!\c|counter[14]~66 ) # (!\c|counter [15]))

	.dataa(vcc),
	.datab(\c|counter [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c|counter[14]~66 ),
	.combout(\c|counter[15]~67_combout ),
	.cout(\c|counter[15]~68 ));
// synopsys translate_off
defparam \c|counter[15]~67 .lut_mask = 16'h3C3F;
defparam \c|counter[15]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y5_N15
cycloneii_lcell_ff \c|counter[15] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|counter[15]~67_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\c|counter[6]~36_combout ),
	.sload(gnd),
	.ena(\c|counter[6]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|counter [15]));

// Location: LCFF_X2_Y5_N19
cycloneii_lcell_ff \c|counter[17] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|counter[17]~71_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\c|counter[6]~36_combout ),
	.sload(gnd),
	.ena(\c|counter[6]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|counter [17]));

// Location: LCFF_X2_Y5_N21
cycloneii_lcell_ff \c|counter[18] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|counter[18]~73_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\c|counter[6]~36_combout ),
	.sload(gnd),
	.ena(\c|counter[6]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|counter [18]));

// Location: LCCOMB_X1_Y5_N26
cycloneii_lcell_comb \c|Equal0~1 (
// Equation(s):
// \c|Equal0~1_combout  = (!\c|counter [16] & (!\c|counter [17] & (!\c|counter [15] & !\c|counter [18])))

	.dataa(\c|counter [16]),
	.datab(\c|counter [17]),
	.datac(\c|counter [15]),
	.datad(\c|counter [18]),
	.cin(gnd),
	.combout(\c|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \c|Equal0~1 .lut_mask = 16'h0001;
defparam \c|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y5_N25
cycloneii_lcell_ff \c|counter[20] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|counter[20]~77_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\c|counter[6]~36_combout ),
	.sload(gnd),
	.ena(\c|counter[6]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|counter [20]));

// Location: LCCOMB_X1_Y5_N4
cycloneii_lcell_comb \c|Equal0~2 (
// Equation(s):
// \c|Equal0~2_combout  = (!\c|counter [19] & (!\c|counter [20] & (!\c|counter [21] & !\c|counter [22])))

	.dataa(\c|counter [19]),
	.datab(\c|counter [20]),
	.datac(\c|counter [21]),
	.datad(\c|counter [22]),
	.cin(gnd),
	.combout(\c|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \c|Equal0~2 .lut_mask = 16'h0001;
defparam \c|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y5_N13
cycloneii_lcell_ff \c|counter[14] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|counter[14]~65_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\c|counter[6]~36_combout ),
	.sload(gnd),
	.ena(\c|counter[6]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|counter [14]));

// Location: LCFF_X2_Y5_N11
cycloneii_lcell_ff \c|counter[13] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|counter[13]~63_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\c|counter[6]~36_combout ),
	.sload(gnd),
	.ena(\c|counter[6]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|counter [13]));

// Location: LCCOMB_X1_Y5_N28
cycloneii_lcell_comb \c|Equal0~0 (
// Equation(s):
// \c|Equal0~0_combout  = (!\c|counter [11] & (!\c|counter [14] & (!\c|counter [13] & !\c|counter [9])))

	.dataa(\c|counter [11]),
	.datab(\c|counter [14]),
	.datac(\c|counter [13]),
	.datad(\c|counter [9]),
	.cin(gnd),
	.combout(\c|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|Equal0~0 .lut_mask = 16'h0001;
defparam \c|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y5_N18
cycloneii_lcell_comb \c|Equal0~4 (
// Equation(s):
// \c|Equal0~4_combout  = (\c|Equal0~3_combout  & (\c|Equal0~1_combout  & (\c|Equal0~2_combout  & \c|Equal0~0_combout )))

	.dataa(\c|Equal0~3_combout ),
	.datab(\c|Equal0~1_combout ),
	.datac(\c|Equal0~2_combout ),
	.datad(\c|Equal0~0_combout ),
	.cin(gnd),
	.combout(\c|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \c|Equal0~4 .lut_mask = 16'h8000;
defparam \c|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y5_N24
cycloneii_lcell_comb \c|Equal0~9 (
// Equation(s):
// \c|Equal0~9_combout  = (\c|Equal0~4_combout  & (\c|Equal0~8_combout  & \c|Equal0~6_combout ))

	.dataa(vcc),
	.datab(\c|Equal0~4_combout ),
	.datac(\c|Equal0~8_combout ),
	.datad(\c|Equal0~6_combout ),
	.cin(gnd),
	.combout(\c|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \c|Equal0~9 .lut_mask = 16'hC000;
defparam \c|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y6_N10
cycloneii_lcell_comb \c|Selector50~1 (
// Equation(s):
// \c|Selector50~1_combout  = (\c|Selector50~0_combout ) # ((\c|Equal0~9_combout  & (!\c|Equal1~1_combout  & \c|state.ST_INIT1~regout )))

	.dataa(\c|Selector50~0_combout ),
	.datab(\c|Equal0~9_combout ),
	.datac(\c|Equal1~1_combout ),
	.datad(\c|state.ST_INIT1~regout ),
	.cin(gnd),
	.combout(\c|Selector50~1_combout ),
	.cout());
// synopsys translate_off
defparam \c|Selector50~1 .lut_mask = 16'hAEAA;
defparam \c|Selector50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y6_N11
cycloneii_lcell_ff \c|state.ST_PREP1 (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|Selector50~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|state.ST_PREP1~regout ));

// Location: LCCOMB_X1_Y6_N12
cycloneii_lcell_comb \c|Selector51~0 (
// Equation(s):
// \c|Selector51~0_combout  = (\c|state.ST_PREP1~regout ) # ((!\c|LessThan0~3_combout  & (!\c|state~22_combout  & \c|state.ST_PREP2~regout )))

	.dataa(\c|LessThan0~3_combout ),
	.datab(\c|state~22_combout ),
	.datac(\c|state.ST_PREP2~regout ),
	.datad(\c|state.ST_PREP1~regout ),
	.cin(gnd),
	.combout(\c|Selector51~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|Selector51~0 .lut_mask = 16'hFF10;
defparam \c|Selector51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y6_N13
cycloneii_lcell_ff \c|state.ST_PREP2 (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|Selector51~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|state.ST_PREP2~regout ));

// Location: LCCOMB_X1_Y6_N26
cycloneii_lcell_comb \t1|old_input~0 (
// Equation(s):
// \t1|old_input~0_combout  = (\KEY~combout [3] & ((\c|state.ST_PREP1~regout ) # (\c|state.ST_PREP2~regout )))

	.dataa(\c|state.ST_PREP1~regout ),
	.datab(vcc),
	.datac(\c|state.ST_PREP2~regout ),
	.datad(\KEY~combout [3]),
	.cin(gnd),
	.combout(\t1|old_input~0_combout ),
	.cout());
// synopsys translate_off
defparam \t1|old_input~0 .lut_mask = 16'hFA00;
defparam \t1|old_input~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y6_N27
cycloneii_lcell_ff \t1|old_input (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|old_input~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|old_input~regout ));

// Location: LCCOMB_X1_Y6_N8
cycloneii_lcell_comb \t1|always0~0 (
// Equation(s):
// \t1|always0~0_combout  = (!\t1|old_input~regout  & ((\c|state.ST_PREP1~regout ) # (\c|state.ST_PREP2~regout )))

	.dataa(\c|state.ST_PREP1~regout ),
	.datab(\t1|old_input~regout ),
	.datac(\c|state.ST_PREP2~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\t1|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \t1|always0~0 .lut_mask = 16'h3232;
defparam \t1|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N24
cycloneii_lcell_comb \t1|step[0]~0 (
// Equation(s):
// \t1|step[0]~0_combout  = (\KEY~combout [3] & (\t1|step [0] $ (((\t1|addr_reg[4]~2_combout  & \t1|always0~0_combout )))))

	.dataa(\t1|addr_reg[4]~2_combout ),
	.datab(\t1|always0~0_combout ),
	.datac(\t1|step [0]),
	.datad(\KEY~combout [3]),
	.cin(gnd),
	.combout(\t1|step[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \t1|step[0]~0 .lut_mask = 16'h7800;
defparam \t1|step[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y6_N25
cycloneii_lcell_ff \t1|step[0] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|step[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|step [0]));

// Location: LCCOMB_X3_Y6_N22
cycloneii_lcell_comb \t1|Mux19~0 (
// Equation(s):
// \t1|Mux19~0_combout  = (\t1|step [0] & ((\t1|step [1]) # (\t1|step [2]))) # (!\t1|step [0] & ((!\t1|step [2])))

	.dataa(vcc),
	.datab(\t1|step [0]),
	.datac(\t1|step [1]),
	.datad(\t1|step [2]),
	.cin(gnd),
	.combout(\t1|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Mux19~0 .lut_mask = 16'hCCF3;
defparam \t1|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y6_N28
cycloneii_lcell_comb \t1|data_reg[0]~0 (
// Equation(s):
// \t1|data_reg[0]~0_combout  = (!\t1|old_input~regout  & (\KEY~combout [3] & ((\c|state.ST_PREP1~regout ) # (\c|state.ST_PREP2~regout ))))

	.dataa(\c|state.ST_PREP1~regout ),
	.datab(\t1|old_input~regout ),
	.datac(\c|state.ST_PREP2~regout ),
	.datad(\KEY~combout [3]),
	.cin(gnd),
	.combout(\t1|data_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \t1|data_reg[0]~0 .lut_mask = 16'h3200;
defparam \t1|data_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y6_N24
cycloneii_lcell_comb \t1|data_reg[0]~1 (
// Equation(s):
// \t1|data_reg[0]~1_combout  = (!\t1|phase [1] & (\t1|phase [0] & \t1|data_reg[0]~0_combout ))

	.dataa(\t1|phase [1]),
	.datab(\t1|phase [0]),
	.datac(\t1|data_reg[0]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\t1|data_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \t1|data_reg[0]~1 .lut_mask = 16'h4040;
defparam \t1|data_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y6_N23
cycloneii_lcell_ff \t1|data_reg[0] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|Mux19~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t1|data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|data_reg [0]));

// Location: LCCOMB_X2_Y7_N4
cycloneii_lcell_comb \data_in[0]~0 (
// Equation(s):
// \data_in[0]~0_combout  = (\SW~combout [17] & ((\SW~combout [16] & (data_in_r[0])) # (!\SW~combout [16] & ((\t1|data_reg [0]))))) # (!\SW~combout [17] & (data_in_r[0]))

	.dataa(\SW~combout [17]),
	.datab(data_in_r[0]),
	.datac(\t1|data_reg [0]),
	.datad(\SW~combout [16]),
	.cin(gnd),
	.combout(\data_in[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[0]~0 .lut_mask = 16'hCCE4;
defparam \data_in[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N30
cycloneii_lcell_comb \c|az_data_r[0]~feeder (
// Equation(s):
// \c|az_data_r[0]~feeder_combout  = \data_in[0]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in[0]~0_combout ),
	.cin(gnd),
	.combout(\c|az_data_r[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \c|az_data_r[0]~feeder .lut_mask = 16'hFF00;
defparam \c|az_data_r[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y6_N6
cycloneii_lcell_comb \c|az_be_n_r[1]~0 (
// Equation(s):
// \c|az_be_n_r[1]~0_combout  = (\c|state.ST_PREP2~regout  & \KEY~combout [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\c|state.ST_PREP2~regout ),
	.datad(\KEY~combout [3]),
	.cin(gnd),
	.combout(\c|az_be_n_r[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|az_be_n_r[1]~0 .lut_mask = 16'hF000;
defparam \c|az_be_n_r[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y8_N31
cycloneii_lcell_ff \c|az_data_r[0] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|az_data_r[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c|az_be_n_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|az_data_r [0]));

// Location: LCCOMB_X1_Y7_N26
cycloneii_lcell_comb \c|az_wr_n_r~0 (
// Equation(s):
// \c|az_wr_n_r~0_combout  = !\we_in~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\we_in~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\c|az_wr_n_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|az_wr_n_r~0 .lut_mask = 16'h0F0F;
defparam \c|az_wr_n_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y7_N27
cycloneii_lcell_ff \c|az_wr_n_r (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|az_wr_n_r~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c|az_be_n_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|az_wr_n_r~regout ));

// Location: LCCOMB_X1_Y9_N30
cycloneii_lcell_comb \c|state~24 (
// Equation(s):
// \c|state~24_combout  = (\c|state.ST_PREP2~regout  & (!\c|LessThan0~3_combout  & \c|state~22_combout ))

	.dataa(vcc),
	.datab(\c|state.ST_PREP2~regout ),
	.datac(\c|LessThan0~3_combout ),
	.datad(\c|state~22_combout ),
	.cin(gnd),
	.combout(\c|state~24_combout ),
	.cout());
// synopsys translate_off
defparam \c|state~24 .lut_mask = 16'h0C00;
defparam \c|state~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y9_N31
cycloneii_lcell_ff \c|state.ST_ACT (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|state~24_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|state.ST_ACT~regout ));

// Location: LCCOMB_X1_Y9_N2
cycloneii_lcell_comb \c|state~26 (
// Equation(s):
// \c|state~26_combout  = (!\c|az_wr_n_r~regout  & \c|state.ST_ACT~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\c|az_wr_n_r~regout ),
	.datad(\c|state.ST_ACT~regout ),
	.cin(gnd),
	.combout(\c|state~26_combout ),
	.cout());
// synopsys translate_off
defparam \c|state~26 .lut_mask = 16'h0F00;
defparam \c|state~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y9_N3
cycloneii_lcell_ff \c|state.ST_WRIT1 (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|state~26_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|state.ST_WRIT1~regout ));

// Location: LCFF_X1_Y9_N27
cycloneii_lcell_ff \c|state.ST_WRIT2 (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\c|state.ST_WRIT1~regout ),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|state.ST_WRIT2~regout ));

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N2
cycloneii_lcell_comb \data_in_r[1]~feeder (
// Equation(s):
// \data_in_r[1]~feeder_combout  = \SW~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [1]),
	.cin(gnd),
	.combout(\data_in_r[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_in_r[1]~feeder .lut_mask = 16'hFF00;
defparam \data_in_r[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y7_N3
cycloneii_lcell_ff \data_in_r[1] (
	.clk(!\KEY[2]~clkctrl_outclk ),
	.datain(\data_in_r[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_in_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_in_r[1]));

// Location: LCCOMB_X3_Y8_N28
cycloneii_lcell_comb \data_in[1]~1 (
// Equation(s):
// \data_in[1]~1_combout  = (\SW~combout [17] & ((\SW~combout [16] & ((data_in_r[1]))) # (!\SW~combout [16] & (\t1|data_reg [13])))) # (!\SW~combout [17] & (((data_in_r[1]))))

	.dataa(\t1|data_reg [13]),
	.datab(\SW~combout [17]),
	.datac(\SW~combout [16]),
	.datad(data_in_r[1]),
	.cin(gnd),
	.combout(\data_in[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[1]~1 .lut_mask = 16'hFB08;
defparam \data_in[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y8_N29
cycloneii_lcell_ff \c|az_data_r[1] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\data_in[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c|az_be_n_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|az_data_r [1]));

// Location: LCCOMB_X3_Y6_N2
cycloneii_lcell_comb \t1|Mux17~0 (
// Equation(s):
// \t1|Mux17~0_combout  = \t1|step [1] $ (((!\t1|step [0] & \t1|step [2])))

	.dataa(vcc),
	.datab(\t1|step [0]),
	.datac(\t1|step [1]),
	.datad(\t1|step [2]),
	.cin(gnd),
	.combout(\t1|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Mux17~0 .lut_mask = 16'hC3F0;
defparam \t1|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y6_N3
cycloneii_lcell_ff \t1|data_reg[10] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|Mux17~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t1|data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|data_reg [10]));

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam \SW[2]~I .input_async_reset = "none";
defparam \SW[2]~I .input_power_up = "low";
defparam \SW[2]~I .input_register_mode = "none";
defparam \SW[2]~I .input_sync_reset = "none";
defparam \SW[2]~I .oe_async_reset = "none";
defparam \SW[2]~I .oe_power_up = "low";
defparam \SW[2]~I .oe_register_mode = "none";
defparam \SW[2]~I .oe_sync_reset = "none";
defparam \SW[2]~I .operation_mode = "input";
defparam \SW[2]~I .output_async_reset = "none";
defparam \SW[2]~I .output_power_up = "low";
defparam \SW[2]~I .output_register_mode = "none";
defparam \SW[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N20
cycloneii_lcell_comb \data_in_r[2]~feeder (
// Equation(s):
// \data_in_r[2]~feeder_combout  = \SW~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\data_in_r[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_in_r[2]~feeder .lut_mask = 16'hFF00;
defparam \data_in_r[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y7_N21
cycloneii_lcell_ff \data_in_r[2] (
	.clk(!\KEY[2]~clkctrl_outclk ),
	.datain(\data_in_r[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_in_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_in_r[2]));

// Location: LCCOMB_X4_Y8_N12
cycloneii_lcell_comb \data_in[2]~2 (
// Equation(s):
// \data_in[2]~2_combout  = (\SW~combout [16] & (((data_in_r[2])))) # (!\SW~combout [16] & ((\SW~combout [17] & (\t1|data_reg [10])) # (!\SW~combout [17] & ((data_in_r[2])))))

	.dataa(\SW~combout [16]),
	.datab(\t1|data_reg [10]),
	.datac(\SW~combout [17]),
	.datad(data_in_r[2]),
	.cin(gnd),
	.combout(\data_in[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[2]~2 .lut_mask = 16'hEF40;
defparam \data_in[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y8_N13
cycloneii_lcell_ff \c|az_data_r[2] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\data_in[2]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c|az_be_n_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|az_data_r [2]));

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam \SW[3]~I .input_async_reset = "none";
defparam \SW[3]~I .input_power_up = "low";
defparam \SW[3]~I .input_register_mode = "none";
defparam \SW[3]~I .input_sync_reset = "none";
defparam \SW[3]~I .oe_async_reset = "none";
defparam \SW[3]~I .oe_power_up = "low";
defparam \SW[3]~I .oe_register_mode = "none";
defparam \SW[3]~I .oe_sync_reset = "none";
defparam \SW[3]~I .operation_mode = "input";
defparam \SW[3]~I .output_async_reset = "none";
defparam \SW[3]~I .output_power_up = "low";
defparam \SW[3]~I .output_register_mode = "none";
defparam \SW[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X3_Y7_N31
cycloneii_lcell_ff \data_in_r[3] (
	.clk(!\KEY[2]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SW~combout [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_in_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_in_r[3]));

// Location: LCCOMB_X2_Y10_N20
cycloneii_lcell_comb \data_in[3]~3 (
// Equation(s):
// \data_in[3]~3_combout  = (\SW~combout [17] & ((\SW~combout [16] & ((data_in_r[3]))) # (!\SW~combout [16] & (\t1|data_reg [11])))) # (!\SW~combout [17] & (((data_in_r[3]))))

	.dataa(\t1|data_reg [11]),
	.datab(\SW~combout [17]),
	.datac(\SW~combout [16]),
	.datad(data_in_r[3]),
	.cin(gnd),
	.combout(\data_in[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[3]~3 .lut_mask = 16'hFB08;
defparam \data_in[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N12
cycloneii_lcell_comb \c|az_data_r[3]~feeder (
// Equation(s):
// \c|az_data_r[3]~feeder_combout  = \data_in[3]~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in[3]~3_combout ),
	.cin(gnd),
	.combout(\c|az_data_r[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \c|az_data_r[3]~feeder .lut_mask = 16'hFF00;
defparam \c|az_data_r[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y7_N13
cycloneii_lcell_ff \c|az_data_r[3] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|az_data_r[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c|az_be_n_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|az_data_r [3]));

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam \SW[4]~I .input_async_reset = "none";
defparam \SW[4]~I .input_power_up = "low";
defparam \SW[4]~I .input_register_mode = "none";
defparam \SW[4]~I .input_sync_reset = "none";
defparam \SW[4]~I .oe_async_reset = "none";
defparam \SW[4]~I .oe_power_up = "low";
defparam \SW[4]~I .oe_register_mode = "none";
defparam \SW[4]~I .oe_sync_reset = "none";
defparam \SW[4]~I .operation_mode = "input";
defparam \SW[4]~I .output_async_reset = "none";
defparam \SW[4]~I .output_power_up = "low";
defparam \SW[4]~I .output_register_mode = "none";
defparam \SW[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N28
cycloneii_lcell_comb \data_in_r[4]~feeder (
// Equation(s):
// \data_in_r[4]~feeder_combout  = \SW~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [4]),
	.cin(gnd),
	.combout(\data_in_r[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_in_r[4]~feeder .lut_mask = 16'hFF00;
defparam \data_in_r[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y7_N29
cycloneii_lcell_ff \data_in_r[4] (
	.clk(!\KEY[2]~clkctrl_outclk ),
	.datain(\data_in_r[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_in_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_in_r[4]));

// Location: LCCOMB_X1_Y7_N14
cycloneii_lcell_comb \data_in[4]~14 (
// Equation(s):
// \data_in[4]~14_combout  = (data_in_r[4] & ((\SW~combout [16]) # (!\SW~combout [17])))

	.dataa(\SW~combout [16]),
	.datab(vcc),
	.datac(\SW~combout [17]),
	.datad(data_in_r[4]),
	.cin(gnd),
	.combout(\data_in[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[4]~14 .lut_mask = 16'hAF00;
defparam \data_in[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y7_N15
cycloneii_lcell_ff \c|az_data_r[4] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\data_in[4]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c|az_be_n_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|az_data_r [4]));

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam \SW[5]~I .input_async_reset = "none";
defparam \SW[5]~I .input_power_up = "low";
defparam \SW[5]~I .input_register_mode = "none";
defparam \SW[5]~I .input_sync_reset = "none";
defparam \SW[5]~I .oe_async_reset = "none";
defparam \SW[5]~I .oe_power_up = "low";
defparam \SW[5]~I .oe_register_mode = "none";
defparam \SW[5]~I .oe_sync_reset = "none";
defparam \SW[5]~I .operation_mode = "input";
defparam \SW[5]~I .output_async_reset = "none";
defparam \SW[5]~I .output_power_up = "low";
defparam \SW[5]~I .output_register_mode = "none";
defparam \SW[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X3_Y7_N27
cycloneii_lcell_ff \data_in_r[5] (
	.clk(!\KEY[2]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SW~combout [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_in_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_in_r[5]));

// Location: LCCOMB_X1_Y7_N28
cycloneii_lcell_comb \data_in[5]~15 (
// Equation(s):
// \data_in[5]~15_combout  = (data_in_r[5] & ((\SW~combout [16]) # (!\SW~combout [17])))

	.dataa(\SW~combout [16]),
	.datab(vcc),
	.datac(\SW~combout [17]),
	.datad(data_in_r[5]),
	.cin(gnd),
	.combout(\data_in[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[5]~15 .lut_mask = 16'hAF00;
defparam \data_in[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y7_N29
cycloneii_lcell_ff \c|az_data_r[5] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\data_in[5]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c|az_be_n_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|az_data_r [5]));

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam \SW[6]~I .input_async_reset = "none";
defparam \SW[6]~I .input_power_up = "low";
defparam \SW[6]~I .input_register_mode = "none";
defparam \SW[6]~I .input_sync_reset = "none";
defparam \SW[6]~I .oe_async_reset = "none";
defparam \SW[6]~I .oe_power_up = "low";
defparam \SW[6]~I .oe_register_mode = "none";
defparam \SW[6]~I .oe_sync_reset = "none";
defparam \SW[6]~I .operation_mode = "input";
defparam \SW[6]~I .output_async_reset = "none";
defparam \SW[6]~I .output_power_up = "low";
defparam \SW[6]~I .output_register_mode = "none";
defparam \SW[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X3_Y7_N15
cycloneii_lcell_ff \data_in_r[6] (
	.clk(!\KEY[2]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SW~combout [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_in_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_in_r[6]));

// Location: LCCOMB_X4_Y7_N14
cycloneii_lcell_comb \data_in[6]~4 (
// Equation(s):
// \data_in[6]~4_combout  = (data_in_r[6]) # ((\SW~combout [17] & !\SW~combout [16]))

	.dataa(\SW~combout [17]),
	.datab(vcc),
	.datac(\SW~combout [16]),
	.datad(data_in_r[6]),
	.cin(gnd),
	.combout(\data_in[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[6]~4 .lut_mask = 16'hFF0A;
defparam \data_in[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N30
cycloneii_lcell_comb \c|az_data_r[6]~feeder (
// Equation(s):
// \c|az_data_r[6]~feeder_combout  = \data_in[6]~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in[6]~4_combout ),
	.cin(gnd),
	.combout(\c|az_data_r[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \c|az_data_r[6]~feeder .lut_mask = 16'hFF00;
defparam \c|az_data_r[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y7_N31
cycloneii_lcell_ff \c|az_data_r[6] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|az_data_r[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c|az_be_n_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|az_data_r [6]));

// Location: LCCOMB_X1_Y11_N2
cycloneii_lcell_comb \data_in_r[7]~1 (
// Equation(s):
// \data_in_r[7]~1_combout  = (\SW~combout [17]) # ((\SW~combout [14] & !\SW~combout [16]))

	.dataa(\SW~combout [14]),
	.datab(vcc),
	.datac(\SW~combout [16]),
	.datad(\SW~combout [17]),
	.cin(gnd),
	.combout(\data_in_r[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_in_r[7]~1 .lut_mask = 16'hFF0A;
defparam \data_in_r[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N6
cycloneii_lcell_comb \data_in_r[7]~2 (
// Equation(s):
// \data_in_r[7]~2_combout  = (\SW~combout [16] & (((data_in_r[7] & !\data_in_r[7]~1_combout )))) # (!\SW~combout [16] & ((\data_in_r[7]~1_combout  & ((data_in_r[7]))) # (!\data_in_r[7]~1_combout  & (\SW~combout [7]))))

	.dataa(\SW~combout [7]),
	.datab(\SW~combout [16]),
	.datac(data_in_r[7]),
	.datad(\data_in_r[7]~1_combout ),
	.cin(gnd),
	.combout(\data_in_r[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \data_in_r[7]~2 .lut_mask = 16'h30E2;
defparam \data_in_r[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y11_N7
cycloneii_lcell_ff \data_in_r[7] (
	.clk(!\KEY[2]~clkctrl_outclk ),
	.datain(\data_in_r[7]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_in_r[7]));

// Location: LCCOMB_X1_Y7_N6
cycloneii_lcell_comb \data_in[7]~5 (
// Equation(s):
// \data_in[7]~5_combout  = (data_in_r[7]) # ((!\SW~combout [16] & \SW~combout [17]))

	.dataa(\SW~combout [16]),
	.datab(vcc),
	.datac(\SW~combout [17]),
	.datad(data_in_r[7]),
	.cin(gnd),
	.combout(\data_in[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[7]~5 .lut_mask = 16'hFF50;
defparam \data_in[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N16
cycloneii_lcell_comb \c|az_data_r[7]~feeder (
// Equation(s):
// \c|az_data_r[7]~feeder_combout  = \data_in[7]~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in[7]~5_combout ),
	.cin(gnd),
	.combout(\c|az_data_r[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \c|az_data_r[7]~feeder .lut_mask = 16'hFF00;
defparam \c|az_data_r[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y7_N17
cycloneii_lcell_ff \c|az_data_r[7] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|az_data_r[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c|az_be_n_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|az_data_r [7]));

// Location: LCCOMB_X3_Y7_N22
cycloneii_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = (\SW~combout [0] & !\SW~combout [17])

	.dataa(\SW~combout [0]),
	.datab(vcc),
	.datac(\SW~combout [17]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~0 .lut_mask = 16'h0A0A;
defparam \Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y10_N6
cycloneii_lcell_comb \data_in_r[11]~3 (
// Equation(s):
// \data_in_r[11]~3_combout  = (\SW~combout [16] & (\SW~combout [17])) # (!\SW~combout [16] & (!\SW~combout [17] & \SW~combout [14]))

	.dataa(\SW~combout [16]),
	.datab(\SW~combout [17]),
	.datac(vcc),
	.datad(\SW~combout [14]),
	.cin(gnd),
	.combout(\data_in_r[11]~3_combout ),
	.cout());
// synopsys translate_off
defparam \data_in_r[11]~3 .lut_mask = 16'h9988;
defparam \data_in_r[11]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y8_N13
cycloneii_lcell_ff \data_in_r[8] (
	.clk(!\KEY[2]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux12~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_in_r[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_in_r[8]));

// Location: LCCOMB_X1_Y8_N10
cycloneii_lcell_comb \data_in[8]~6 (
// Equation(s):
// \data_in[8]~6_combout  = (\SW~combout [17] & ((\SW~combout [16] & ((data_in_r[8]))) # (!\SW~combout [16] & (\t1|data_reg [0])))) # (!\SW~combout [17] & (((data_in_r[8]))))

	.dataa(\SW~combout [17]),
	.datab(\t1|data_reg [0]),
	.datac(data_in_r[8]),
	.datad(\SW~combout [16]),
	.cin(gnd),
	.combout(\data_in[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[8]~6 .lut_mask = 16'hF0D8;
defparam \data_in[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y6_N14
cycloneii_lcell_comb \c|az_data_r[8]~feeder (
// Equation(s):
// \c|az_data_r[8]~feeder_combout  = \data_in[8]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in[8]~6_combout ),
	.cin(gnd),
	.combout(\c|az_data_r[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \c|az_data_r[8]~feeder .lut_mask = 16'hFF00;
defparam \c|az_data_r[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y6_N15
cycloneii_lcell_ff \c|az_data_r[8] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|az_data_r[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c|az_be_n_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|az_data_r [8]));

// Location: LCCOMB_X3_Y7_N8
cycloneii_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = (!\SW~combout [17] & \SW~combout [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\SW~combout [17]),
	.datad(\SW~combout [1]),
	.cin(gnd),
	.combout(\Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~0 .lut_mask = 16'h0F00;
defparam \Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N22
cycloneii_lcell_comb \data_in_r[9]~feeder (
// Equation(s):
// \data_in_r[9]~feeder_combout  = \Mux11~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux11~0_combout ),
	.cin(gnd),
	.combout(\data_in_r[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_in_r[9]~feeder .lut_mask = 16'hFF00;
defparam \data_in_r[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y8_N23
cycloneii_lcell_ff \data_in_r[9] (
	.clk(!\KEY[2]~clkctrl_outclk ),
	.datain(\data_in_r[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_in_r[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_in_r[9]));

// Location: LCCOMB_X3_Y8_N0
cycloneii_lcell_comb \data_in[9]~7 (
// Equation(s):
// \data_in[9]~7_combout  = (\SW~combout [17] & ((\SW~combout [16] & ((data_in_r[9]))) # (!\SW~combout [16] & (\t1|data_reg [13])))) # (!\SW~combout [17] & (((data_in_r[9]))))

	.dataa(\t1|data_reg [13]),
	.datab(\SW~combout [17]),
	.datac(\SW~combout [16]),
	.datad(data_in_r[9]),
	.cin(gnd),
	.combout(\data_in[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[9]~7 .lut_mask = 16'hFB08;
defparam \data_in[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y8_N1
cycloneii_lcell_ff \c|az_data_r[9] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\data_in[9]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c|az_be_n_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|az_data_r [9]));

// Location: LCCOMB_X4_Y8_N28
cycloneii_lcell_comb \data_in[10]~8 (
// Equation(s):
// \data_in[10]~8_combout  = (\SW~combout [17] & ((\SW~combout [16] & (data_in_r[10])) # (!\SW~combout [16] & ((\t1|data_reg [10]))))) # (!\SW~combout [17] & (data_in_r[10]))

	.dataa(data_in_r[10]),
	.datab(\SW~combout [17]),
	.datac(\SW~combout [16]),
	.datad(\t1|data_reg [10]),
	.cin(gnd),
	.combout(\data_in[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[10]~8 .lut_mask = 16'hAEA2;
defparam \data_in[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y8_N29
cycloneii_lcell_ff \c|az_data_r[10] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\data_in[10]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c|az_be_n_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|az_data_r [10]));

// Location: LCCOMB_X3_Y10_N20
cycloneii_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = (\SW~combout [3] & !\SW~combout [17])

	.dataa(vcc),
	.datab(\SW~combout [3]),
	.datac(vcc),
	.datad(\SW~combout [17]),
	.cin(gnd),
	.combout(\Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~0 .lut_mask = 16'h00CC;
defparam \Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y10_N25
cycloneii_lcell_ff \data_in_r[11] (
	.clk(!\KEY[2]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux9~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_in_r[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_in_r[11]));

// Location: LCCOMB_X2_Y10_N24
cycloneii_lcell_comb \data_in[11]~9 (
// Equation(s):
// \data_in[11]~9_combout  = (\SW~combout [17] & ((\SW~combout [16] & ((data_in_r[11]))) # (!\SW~combout [16] & (\t1|data_reg [11])))) # (!\SW~combout [17] & (((data_in_r[11]))))

	.dataa(\t1|data_reg [11]),
	.datab(\SW~combout [17]),
	.datac(\SW~combout [16]),
	.datad(data_in_r[11]),
	.cin(gnd),
	.combout(\data_in[11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[11]~9 .lut_mask = 16'hFB08;
defparam \data_in[11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y5_N30
cycloneii_lcell_comb \c|az_data_r[11]~feeder (
// Equation(s):
// \c|az_data_r[11]~feeder_combout  = \data_in[11]~9_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in[11]~9_combout ),
	.cin(gnd),
	.combout(\c|az_data_r[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \c|az_data_r[11]~feeder .lut_mask = 16'hFF00;
defparam \c|az_data_r[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y5_N31
cycloneii_lcell_ff \c|az_data_r[11] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|az_data_r[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c|az_be_n_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|az_data_r [11]));

// Location: LCCOMB_X3_Y7_N4
cycloneii_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = (!\SW~combout [17] & \SW~combout [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\SW~combout [17]),
	.datad(\SW~combout [4]),
	.cin(gnd),
	.combout(\Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~0 .lut_mask = 16'h0F00;
defparam \Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N14
cycloneii_lcell_comb \data_in_r[12]~feeder (
// Equation(s):
// \data_in_r[12]~feeder_combout  = \Mux8~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux8~0_combout ),
	.cin(gnd),
	.combout(\data_in_r[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_in_r[12]~feeder .lut_mask = 16'hFF00;
defparam \data_in_r[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y8_N15
cycloneii_lcell_ff \data_in_r[12] (
	.clk(!\KEY[2]~clkctrl_outclk ),
	.datain(\data_in_r[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_in_r[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_in_r[12]));

// Location: LCCOMB_X1_Y8_N26
cycloneii_lcell_comb \data_in[12]~10 (
// Equation(s):
// \data_in[12]~10_combout  = (\SW~combout [17] & ((\SW~combout [16] & ((data_in_r[12]))) # (!\SW~combout [16] & (\t1|data_reg [0])))) # (!\SW~combout [17] & (((data_in_r[12]))))

	.dataa(\SW~combout [17]),
	.datab(\t1|data_reg [0]),
	.datac(data_in_r[12]),
	.datad(\SW~combout [16]),
	.cin(gnd),
	.combout(\data_in[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[12]~10 .lut_mask = 16'hF0D8;
defparam \data_in[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y5_N12
cycloneii_lcell_comb \c|az_data_r[12]~feeder (
// Equation(s):
// \c|az_data_r[12]~feeder_combout  = \data_in[12]~10_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data_in[12]~10_combout ),
	.cin(gnd),
	.combout(\c|az_data_r[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \c|az_data_r[12]~feeder .lut_mask = 16'hFF00;
defparam \c|az_data_r[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y5_N13
cycloneii_lcell_ff \c|az_data_r[12] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|az_data_r[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c|az_be_n_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|az_data_r [12]));

// Location: LCCOMB_X2_Y7_N0
cycloneii_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = (!\SW~combout [17] & \SW~combout [5])

	.dataa(\SW~combout [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [5]),
	.cin(gnd),
	.combout(\Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~0 .lut_mask = 16'h5500;
defparam \Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N4
cycloneii_lcell_comb \data_in_r[13]~feeder (
// Equation(s):
// \data_in_r[13]~feeder_combout  = \Mux7~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux7~0_combout ),
	.cin(gnd),
	.combout(\data_in_r[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_in_r[13]~feeder .lut_mask = 16'hFF00;
defparam \data_in_r[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y8_N5
cycloneii_lcell_ff \data_in_r[13] (
	.clk(!\KEY[2]~clkctrl_outclk ),
	.datain(\data_in_r[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_in_r[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_in_r[13]));

// Location: LCCOMB_X3_Y6_N12
cycloneii_lcell_comb \t1|Mux18~0 (
// Equation(s):
// \t1|Mux18~0_combout  = (\t1|step [0]) # ((!\t1|step [1] & \t1|step [2]))

	.dataa(vcc),
	.datab(\t1|step [0]),
	.datac(\t1|step [1]),
	.datad(\t1|step [2]),
	.cin(gnd),
	.combout(\t1|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Mux18~0 .lut_mask = 16'hCFCC;
defparam \t1|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y6_N13
cycloneii_lcell_ff \t1|data_reg[13] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|Mux18~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t1|data_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|data_reg [13]));

// Location: LCCOMB_X3_Y8_N20
cycloneii_lcell_comb \data_in[13]~11 (
// Equation(s):
// \data_in[13]~11_combout  = (\SW~combout [16] & (((data_in_r[13])))) # (!\SW~combout [16] & ((\SW~combout [17] & ((\t1|data_reg [13]))) # (!\SW~combout [17] & (data_in_r[13]))))

	.dataa(\SW~combout [16]),
	.datab(\SW~combout [17]),
	.datac(data_in_r[13]),
	.datad(\t1|data_reg [13]),
	.cin(gnd),
	.combout(\data_in[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[13]~11 .lut_mask = 16'hF4B0;
defparam \data_in[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y8_N21
cycloneii_lcell_ff \c|az_data_r[13] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\data_in[13]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c|az_be_n_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|az_data_r [13]));

// Location: LCCOMB_X4_Y8_N8
cycloneii_lcell_comb \data_in[14]~12 (
// Equation(s):
// \data_in[14]~12_combout  = (\SW~combout [17] & ((\SW~combout [16] & (data_in_r[14])) # (!\SW~combout [16] & ((\t1|data_reg [10]))))) # (!\SW~combout [17] & (data_in_r[14]))

	.dataa(data_in_r[14]),
	.datab(\SW~combout [17]),
	.datac(\SW~combout [16]),
	.datad(\t1|data_reg [10]),
	.cin(gnd),
	.combout(\data_in[14]~12_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[14]~12 .lut_mask = 16'hAEA2;
defparam \data_in[14]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y8_N9
cycloneii_lcell_ff \c|az_data_r[14] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\data_in[14]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c|az_be_n_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|az_data_r [14]));

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[7]));
// synopsys translate_off
defparam \SW[7]~I .input_async_reset = "none";
defparam \SW[7]~I .input_power_up = "low";
defparam \SW[7]~I .input_register_mode = "none";
defparam \SW[7]~I .input_sync_reset = "none";
defparam \SW[7]~I .oe_async_reset = "none";
defparam \SW[7]~I .oe_power_up = "low";
defparam \SW[7]~I .oe_register_mode = "none";
defparam \SW[7]~I .oe_sync_reset = "none";
defparam \SW[7]~I .operation_mode = "input";
defparam \SW[7]~I .output_async_reset = "none";
defparam \SW[7]~I .output_power_up = "low";
defparam \SW[7]~I .output_register_mode = "none";
defparam \SW[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y10_N24
cycloneii_lcell_comb \Mux16~0 (
// Equation(s):
// \Mux16~0_combout  = (!\SW~combout [17] & \SW~combout [7])

	.dataa(vcc),
	.datab(\SW~combout [17]),
	.datac(vcc),
	.datad(\SW~combout [7]),
	.cin(gnd),
	.combout(\Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~0 .lut_mask = 16'h3300;
defparam \Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y10_N7
cycloneii_lcell_ff \data_in_r[15] (
	.clk(!\KEY[2]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux16~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_in_r[11]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_in_r[15]));

// Location: LCCOMB_X2_Y10_N30
cycloneii_lcell_comb \data_in[15]~13 (
// Equation(s):
// \data_in[15]~13_combout  = (\SW~combout [17] & ((\SW~combout [16] & ((data_in_r[15]))) # (!\SW~combout [16] & (\t1|data_reg [11])))) # (!\SW~combout [17] & (((data_in_r[15]))))

	.dataa(\t1|data_reg [11]),
	.datab(\SW~combout [17]),
	.datac(\SW~combout [16]),
	.datad(data_in_r[15]),
	.cin(gnd),
	.combout(\data_in[15]~13_combout ),
	.cout());
// synopsys translate_off
defparam \data_in[15]~13 .lut_mask = 16'hFB08;
defparam \data_in[15]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y8_N19
cycloneii_lcell_ff \c|az_data_r[15] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\data_in[15]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c|az_be_n_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|az_data_r [15]));

// Location: LCCOMB_X1_Y9_N24
cycloneii_lcell_comb \c|state~25 (
// Equation(s):
// \c|state~25_combout  = (\c|az_wr_n_r~regout  & \c|state.ST_ACT~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\c|az_wr_n_r~regout ),
	.datad(\c|state.ST_ACT~regout ),
	.cin(gnd),
	.combout(\c|state~25_combout ),
	.cout());
// synopsys translate_off
defparam \c|state~25 .lut_mask = 16'hF000;
defparam \c|state~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y9_N25
cycloneii_lcell_ff \c|state.ST_READ1 (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|state~25_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|state.ST_READ1~regout ));

// Location: LCFF_X1_Y9_N1
cycloneii_lcell_ff \c|state.ST_READ2 (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\c|state.ST_READ1~regout ),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|state.ST_READ2~regout ));

// Location: LCCOMB_X1_Y9_N22
cycloneii_lcell_comb \c|state.ST_READ3~feeder (
// Equation(s):
// \c|state.ST_READ3~feeder_combout  = \c|state.ST_READ2~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\c|state.ST_READ2~regout ),
	.cin(gnd),
	.combout(\c|state.ST_READ3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \c|state.ST_READ3~feeder .lut_mask = 16'hFF00;
defparam \c|state.ST_READ3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y9_N23
cycloneii_lcell_ff \c|state.ST_READ3 (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|state.ST_READ3~feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|state.ST_READ3~regout ));

// Location: LCCOMB_X1_Y9_N6
cycloneii_lcell_comb \c|za_data_r[0]~0 (
// Equation(s):
// \c|za_data_r[0]~0_combout  = (\KEY~combout [3] & \c|state.ST_READ3~regout )

	.dataa(\KEY~combout [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\c|state.ST_READ3~regout ),
	.cin(gnd),
	.combout(\c|za_data_r[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|za_data_r[0]~0 .lut_mask = 16'hAA00;
defparam \c|za_data_r[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y7_N31
cycloneii_lcell_ff \c|za_data_r[4] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DRAM_DQ[4]~4 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c|za_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|za_data_r [4]));

// Location: LCCOMB_X5_Y8_N4
cycloneii_lcell_comb \t1|read_value_r~8 (
// Equation(s):
// \t1|read_value_r~8_combout  = (\c|za_data_r [4]) # (!\KEY~combout [3])

	.dataa(vcc),
	.datab(\c|za_data_r [4]),
	.datac(vcc),
	.datad(\KEY~combout [3]),
	.cin(gnd),
	.combout(\t1|read_value_r~8_combout ),
	.cout());
// synopsys translate_off
defparam \t1|read_value_r~8 .lut_mask = 16'hCCFF;
defparam \t1|read_value_r~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N2
cycloneii_lcell_comb \t1|read_value_r[0][4]~feeder (
// Equation(s):
// \t1|read_value_r[0][4]~feeder_combout  = \t1|read_value_r~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\t1|read_value_r~8_combout ),
	.cin(gnd),
	.combout(\t1|read_value_r[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \t1|read_value_r[0][4]~feeder .lut_mask = 16'hFF00;
defparam \t1|read_value_r[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y6_N4
cycloneii_lcell_comb \c|state.ST_READ4~feeder (
// Equation(s):
// \c|state.ST_READ4~feeder_combout  = \c|state.ST_READ3~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\c|state.ST_READ3~regout ),
	.cin(gnd),
	.combout(\c|state.ST_READ4~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \c|state.ST_READ4~feeder .lut_mask = 16'hFF00;
defparam \c|state.ST_READ4~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y6_N5
cycloneii_lcell_ff \c|state.ST_READ4 (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|state.ST_READ4~feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|state.ST_READ4~regout ));

// Location: LCCOMB_X5_Y6_N20
cycloneii_lcell_comb \t1|finish~0 (
// Equation(s):
// \t1|finish~0_combout  = (\t1|finish~regout ) # ((\t1|phase [1] & \t1|phase [0]))

	.dataa(\t1|phase [1]),
	.datab(vcc),
	.datac(\t1|finish~regout ),
	.datad(\t1|phase [0]),
	.cin(gnd),
	.combout(\t1|finish~0_combout ),
	.cout());
// synopsys translate_off
defparam \t1|finish~0 .lut_mask = 16'hFAF0;
defparam \t1|finish~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y6_N21
cycloneii_lcell_ff \t1|finish (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|finish~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [3]),
	.sload(gnd),
	.ena(\t1|oe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|finish~regout ));

// Location: LCCOMB_X6_Y6_N4
cycloneii_lcell_comb \t1|prev_step[0]~1 (
// Equation(s):
// \t1|prev_step[0]~1_combout  = (\t1|prev_step[0]~0_combout  & (!\t1|prev_step [0] & \KEY~combout [3])) # (!\t1|prev_step[0]~0_combout  & (\t1|prev_step [0]))

	.dataa(\t1|prev_step[0]~0_combout ),
	.datab(vcc),
	.datac(\t1|prev_step [0]),
	.datad(\KEY~combout [3]),
	.cin(gnd),
	.combout(\t1|prev_step[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \t1|prev_step[0]~1 .lut_mask = 16'h5A50;
defparam \t1|prev_step[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y6_N5
cycloneii_lcell_ff \t1|prev_step[0] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|prev_step[0]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|prev_step [0]));

// Location: LCCOMB_X5_Y6_N28
cycloneii_lcell_comb \t1|read_value_r[0][12]~1 (
// Equation(s):
// \t1|read_value_r[0][12]~1_combout  = (\t1|phase [1] & (\c|state.ST_READ4~regout  & (!\t1|finish~regout  & !\t1|prev_step [0])))

	.dataa(\t1|phase [1]),
	.datab(\c|state.ST_READ4~regout ),
	.datac(\t1|finish~regout ),
	.datad(\t1|prev_step [0]),
	.cin(gnd),
	.combout(\t1|read_value_r[0][12]~1_combout ),
	.cout());
// synopsys translate_off
defparam \t1|read_value_r[0][12]~1 .lut_mask = 16'h0008;
defparam \t1|read_value_r[0][12]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N30
cycloneii_lcell_comb \t1|Add1~1 (
// Equation(s):
// \t1|Add1~1_combout  = \t1|prev_step [0] $ (\t1|prev_step [1])

	.dataa(vcc),
	.datab(\t1|prev_step [0]),
	.datac(\t1|prev_step [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\t1|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add1~1 .lut_mask = 16'h3C3C;
defparam \t1|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y6_N6
cycloneii_lcell_comb \t1|phase~0 (
// Equation(s):
// \t1|phase~0_combout  = (\t1|phase [1]) # ((\t1|Equal8~0_combout  & (\t1|always0~0_combout  & \t1|phase [0])))

	.dataa(\t1|Equal8~0_combout ),
	.datab(\t1|always0~0_combout ),
	.datac(\t1|phase [1]),
	.datad(\t1|phase [0]),
	.cin(gnd),
	.combout(\t1|phase~0_combout ),
	.cout());
// synopsys translate_off
defparam \t1|phase~0 .lut_mask = 16'hF8F0;
defparam \t1|phase~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y6_N7
cycloneii_lcell_ff \t1|phase[1] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|phase~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [3]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|phase [1]));

// Location: LCCOMB_X5_Y6_N0
cycloneii_lcell_comb \t1|prev_step[0]~0 (
// Equation(s):
// \t1|prev_step[0]~0_combout  = ((!\t1|finish~regout  & (\c|state.ST_READ4~regout  & \t1|phase [1]))) # (!\KEY~combout [3])

	.dataa(\t1|finish~regout ),
	.datab(\KEY~combout [3]),
	.datac(\c|state.ST_READ4~regout ),
	.datad(\t1|phase [1]),
	.cin(gnd),
	.combout(\t1|prev_step[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \t1|prev_step[0]~0 .lut_mask = 16'h7333;
defparam \t1|prev_step[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y6_N31
cycloneii_lcell_ff \t1|prev_step[1] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|Add1~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [3]),
	.sload(gnd),
	.ena(\t1|prev_step[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|prev_step [1]));

// Location: LCCOMB_X6_Y6_N2
cycloneii_lcell_comb \t1|read_value_r[0][12]~2 (
// Equation(s):
// \t1|read_value_r[0][12]~2_combout  = ((!\t1|prev_step [2] & (\t1|read_value_r[0][12]~1_combout  & !\t1|prev_step [1]))) # (!\KEY~combout [3])

	.dataa(\t1|prev_step [2]),
	.datab(\t1|read_value_r[0][12]~1_combout ),
	.datac(\t1|prev_step [1]),
	.datad(\KEY~combout [3]),
	.cin(gnd),
	.combout(\t1|read_value_r[0][12]~2_combout ),
	.cout());
// synopsys translate_off
defparam \t1|read_value_r[0][12]~2 .lut_mask = 16'h04FF;
defparam \t1|read_value_r[0][12]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y7_N3
cycloneii_lcell_ff \t1|read_value_r[0][4] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|read_value_r[0][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t1|read_value_r[0][12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[0][4]~regout ));

// Location: LCFF_X4_Y7_N17
cycloneii_lcell_ff \c|za_data_r[7] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DRAM_DQ[7]~7 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c|za_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|za_data_r [7]));

// Location: LCCOMB_X7_Y8_N30
cycloneii_lcell_comb \t1|read_value_r~7 (
// Equation(s):
// \t1|read_value_r~7_combout  = (\c|za_data_r [7]) # (!\KEY~combout [3])

	.dataa(vcc),
	.datab(\c|za_data_r [7]),
	.datac(vcc),
	.datad(\KEY~combout [3]),
	.cin(gnd),
	.combout(\t1|read_value_r~7_combout ),
	.cout());
// synopsys translate_off
defparam \t1|read_value_r~7 .lut_mask = 16'hCCFF;
defparam \t1|read_value_r~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N8
cycloneii_lcell_comb \t1|read_value_r[0][7]~feeder (
// Equation(s):
// \t1|read_value_r[0][7]~feeder_combout  = \t1|read_value_r~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\t1|read_value_r~7_combout ),
	.cin(gnd),
	.combout(\t1|read_value_r[0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \t1|read_value_r[0][7]~feeder .lut_mask = 16'hFF00;
defparam \t1|read_value_r[0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y7_N9
cycloneii_lcell_ff \t1|read_value_r[0][7] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|read_value_r[0][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t1|read_value_r[0][12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[0][7]~regout ));

// Location: LCFF_X5_Y7_N11
cycloneii_lcell_ff \c|za_data_r[6] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DRAM_DQ[6]~6 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c|za_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|za_data_r [6]));

// Location: LCCOMB_X5_Y8_N0
cycloneii_lcell_comb \t1|read_value_r~6 (
// Equation(s):
// \t1|read_value_r~6_combout  = (\c|za_data_r [6]) # (!\KEY~combout [3])

	.dataa(vcc),
	.datab(\c|za_data_r [6]),
	.datac(vcc),
	.datad(\KEY~combout [3]),
	.cin(gnd),
	.combout(\t1|read_value_r~6_combout ),
	.cout());
// synopsys translate_off
defparam \t1|read_value_r~6 .lut_mask = 16'hCCFF;
defparam \t1|read_value_r~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y10_N13
cycloneii_lcell_ff \t1|read_value_r[0][6] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[0][12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[0][6]~regout ));

// Location: LCCOMB_X6_Y9_N16
cycloneii_lcell_comb \t1|Equal0~1 (
// Equation(s):
// \t1|Equal0~1_combout  = (!\t1|read_value_r[0][5]~regout  & (!\t1|read_value_r[0][4]~regout  & (\t1|read_value_r[0][7]~regout  & \t1|read_value_r[0][6]~regout )))

	.dataa(\t1|read_value_r[0][5]~regout ),
	.datab(\t1|read_value_r[0][4]~regout ),
	.datac(\t1|read_value_r[0][7]~regout ),
	.datad(\t1|read_value_r[0][6]~regout ),
	.cin(gnd),
	.combout(\t1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Equal0~1 .lut_mask = 16'h1000;
defparam \t1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N0
cycloneii_lcell_comb \c|za_data_r[8]~feeder (
// Equation(s):
// \c|za_data_r[8]~feeder_combout  = \DRAM_DQ[8]~8 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DRAM_DQ[8]~8 ),
	.cin(gnd),
	.combout(\c|za_data_r[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \c|za_data_r[8]~feeder .lut_mask = 16'hFF00;
defparam \c|za_data_r[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y8_N1
cycloneii_lcell_ff \c|za_data_r[8] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|za_data_r[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c|za_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|za_data_r [8]));

// Location: LCCOMB_X5_Y8_N2
cycloneii_lcell_comb \t1|read_value_r~10 (
// Equation(s):
// \t1|read_value_r~10_combout  = (\c|za_data_r [8]) # (!\KEY~combout [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\c|za_data_r [8]),
	.datad(\KEY~combout [3]),
	.cin(gnd),
	.combout(\t1|read_value_r~10_combout ),
	.cout());
// synopsys translate_off
defparam \t1|read_value_r~10 .lut_mask = 16'hF0FF;
defparam \t1|read_value_r~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y10_N9
cycloneii_lcell_ff \t1|read_value_r[0][8] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[0][12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[0][8]~regout ));

// Location: LCCOMB_X4_Y7_N30
cycloneii_lcell_comb \c|za_data_r[11]~feeder (
// Equation(s):
// \c|za_data_r[11]~feeder_combout  = \DRAM_DQ[11]~11 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DRAM_DQ[11]~11 ),
	.cin(gnd),
	.combout(\c|za_data_r[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \c|za_data_r[11]~feeder .lut_mask = 16'hFF00;
defparam \c|za_data_r[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y7_N31
cycloneii_lcell_ff \c|za_data_r[11] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|za_data_r[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c|za_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|za_data_r [11]));

// Location: LCCOMB_X6_Y10_N18
cycloneii_lcell_comb \t1|read_value_r~13 (
// Equation(s):
// \t1|read_value_r~13_combout  = (\c|za_data_r [11]) # (!\KEY~combout [3])

	.dataa(vcc),
	.datab(\c|za_data_r [11]),
	.datac(vcc),
	.datad(\KEY~combout [3]),
	.cin(gnd),
	.combout(\t1|read_value_r~13_combout ),
	.cout());
// synopsys translate_off
defparam \t1|read_value_r~13 .lut_mask = 16'hCCFF;
defparam \t1|read_value_r~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y10_N1
cycloneii_lcell_ff \t1|read_value_r[0][11] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[0][12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[0][11]~regout ));

// Location: LCFF_X3_Y8_N9
cycloneii_lcell_ff \c|za_data_r[9] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DRAM_DQ[9]~9 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c|za_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|za_data_r [9]));

// Location: LCCOMB_X7_Y8_N28
cycloneii_lcell_comb \t1|read_value_r~11 (
// Equation(s):
// \t1|read_value_r~11_combout  = (\c|za_data_r [9]) # (!\KEY~combout [3])

	.dataa(vcc),
	.datab(\c|za_data_r [9]),
	.datac(vcc),
	.datad(\KEY~combout [3]),
	.cin(gnd),
	.combout(\t1|read_value_r~11_combout ),
	.cout());
// synopsys translate_off
defparam \t1|read_value_r~11 .lut_mask = 16'hCCFF;
defparam \t1|read_value_r~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y10_N10
cycloneii_lcell_comb \t1|read_value_r[0][9]~feeder (
// Equation(s):
// \t1|read_value_r[0][9]~feeder_combout  = \t1|read_value_r~11_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\t1|read_value_r~11_combout ),
	.cin(gnd),
	.combout(\t1|read_value_r[0][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \t1|read_value_r[0][9]~feeder .lut_mask = 16'hFF00;
defparam \t1|read_value_r[0][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y10_N11
cycloneii_lcell_ff \t1|read_value_r[0][9] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|read_value_r[0][9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t1|read_value_r[0][12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[0][9]~regout ));

// Location: LCCOMB_X6_Y10_N0
cycloneii_lcell_comb \t1|Equal0~2 (
// Equation(s):
// \t1|Equal0~2_combout  = (!\t1|read_value_r[0][10]~regout  & (\t1|read_value_r[0][8]~regout  & (!\t1|read_value_r[0][11]~regout  & !\t1|read_value_r[0][9]~regout )))

	.dataa(\t1|read_value_r[0][10]~regout ),
	.datab(\t1|read_value_r[0][8]~regout ),
	.datac(\t1|read_value_r[0][11]~regout ),
	.datad(\t1|read_value_r[0][9]~regout ),
	.cin(gnd),
	.combout(\t1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Equal0~2 .lut_mask = 16'h0004;
defparam \t1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y10_N20
cycloneii_lcell_comb \t1|read_value_r~15 (
// Equation(s):
// \t1|read_value_r~15_combout  = (\c|za_data_r [13]) # (!\KEY~combout [3])

	.dataa(\c|za_data_r [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(\KEY~combout [3]),
	.cin(gnd),
	.combout(\t1|read_value_r~15_combout ),
	.cout());
// synopsys translate_off
defparam \t1|read_value_r~15 .lut_mask = 16'hAAFF;
defparam \t1|read_value_r~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y10_N5
cycloneii_lcell_ff \t1|read_value_r[0][13] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[0][12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[0][13]~regout ));

// Location: LCFF_X1_Y8_N7
cycloneii_lcell_ff \c|za_data_r[15] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DRAM_DQ[15]~15 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c|za_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|za_data_r [15]));

// Location: LCCOMB_X5_Y8_N20
cycloneii_lcell_comb \t1|read_value_r~17 (
// Equation(s):
// \t1|read_value_r~17_combout  = (\c|za_data_r [15]) # (!\KEY~combout [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\c|za_data_r [15]),
	.datad(\KEY~combout [3]),
	.cin(gnd),
	.combout(\t1|read_value_r~17_combout ),
	.cout());
// synopsys translate_off
defparam \t1|read_value_r~17 .lut_mask = 16'hF0FF;
defparam \t1|read_value_r~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y10_N17
cycloneii_lcell_ff \t1|read_value_r[0][15] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[0][12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[0][15]~regout ));

// Location: LCCOMB_X5_Y8_N30
cycloneii_lcell_comb \t1|read_value_r~14 (
// Equation(s):
// \t1|read_value_r~14_combout  = (\c|za_data_r [12]) # (!\KEY~combout [3])

	.dataa(\c|za_data_r [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(\KEY~combout [3]),
	.cin(gnd),
	.combout(\t1|read_value_r~14_combout ),
	.cout());
// synopsys translate_off
defparam \t1|read_value_r~14 .lut_mask = 16'hAAFF;
defparam \t1|read_value_r~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y10_N31
cycloneii_lcell_ff \t1|read_value_r[0][12] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[0][12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[0][12]~regout ));

// Location: LCCOMB_X6_Y10_N16
cycloneii_lcell_comb \t1|Equal0~3 (
// Equation(s):
// \t1|Equal0~3_combout  = (!\t1|read_value_r[0][14]~regout  & (!\t1|read_value_r[0][13]~regout  & (!\t1|read_value_r[0][15]~regout  & \t1|read_value_r[0][12]~regout )))

	.dataa(\t1|read_value_r[0][14]~regout ),
	.datab(\t1|read_value_r[0][13]~regout ),
	.datac(\t1|read_value_r[0][15]~regout ),
	.datad(\t1|read_value_r[0][12]~regout ),
	.cin(gnd),
	.combout(\t1|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Equal0~3 .lut_mask = 16'h0100;
defparam \t1|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y10_N19
cycloneii_lcell_ff \c|za_data_r[3] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DRAM_DQ[3]~3 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c|za_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|za_data_r [3]));

// Location: LCCOMB_X6_Y10_N6
cycloneii_lcell_comb \t1|read_value_r~5 (
// Equation(s):
// \t1|read_value_r~5_combout  = (\c|za_data_r [3]) # (!\KEY~combout [3])

	.dataa(vcc),
	.datab(\c|za_data_r [3]),
	.datac(vcc),
	.datad(\KEY~combout [3]),
	.cin(gnd),
	.combout(\t1|read_value_r~5_combout ),
	.cout());
// synopsys translate_off
defparam \t1|read_value_r~5 .lut_mask = 16'hCCFF;
defparam \t1|read_value_r~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y10_N15
cycloneii_lcell_ff \t1|read_value_r[0][3] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[0][12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[0][3]~regout ));

// Location: LCFF_X4_Y8_N19
cycloneii_lcell_ff \c|za_data_r[2] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DRAM_DQ[2]~2 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c|za_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|za_data_r [2]));

// Location: LCCOMB_X7_Y8_N14
cycloneii_lcell_comb \t1|read_value_r~4 (
// Equation(s):
// \t1|read_value_r~4_combout  = (\c|za_data_r [2]) # (!\KEY~combout [3])

	.dataa(vcc),
	.datab(\c|za_data_r [2]),
	.datac(vcc),
	.datad(\KEY~combout [3]),
	.cin(gnd),
	.combout(\t1|read_value_r~4_combout ),
	.cout());
// synopsys translate_off
defparam \t1|read_value_r~4 .lut_mask = 16'hCCFF;
defparam \t1|read_value_r~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y10_N29
cycloneii_lcell_ff \t1|read_value_r[0][2] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[0][12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[0][2]~regout ));

// Location: LCCOMB_X7_Y8_N0
cycloneii_lcell_comb \t1|read_value_r~3 (
// Equation(s):
// \t1|read_value_r~3_combout  = (\c|za_data_r [1]) # (!\KEY~combout [3])

	.dataa(\c|za_data_r [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\KEY~combout [3]),
	.cin(gnd),
	.combout(\t1|read_value_r~3_combout ),
	.cout());
// synopsys translate_off
defparam \t1|read_value_r~3 .lut_mask = 16'hAAFF;
defparam \t1|read_value_r~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y10_N22
cycloneii_lcell_comb \t1|read_value_r[0][1]~feeder (
// Equation(s):
// \t1|read_value_r[0][1]~feeder_combout  = \t1|read_value_r~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\t1|read_value_r~3_combout ),
	.cin(gnd),
	.combout(\t1|read_value_r[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \t1|read_value_r[0][1]~feeder .lut_mask = 16'hFF00;
defparam \t1|read_value_r[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y10_N23
cycloneii_lcell_ff \t1|read_value_r[0][1] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|read_value_r[0][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t1|read_value_r[0][12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[0][1]~regout ));

// Location: LCCOMB_X6_Y10_N28
cycloneii_lcell_comb \t1|Equal0~0 (
// Equation(s):
// \t1|Equal0~0_combout  = (\t1|read_value_r[0][0]~regout  & (!\t1|read_value_r[0][3]~regout  & (!\t1|read_value_r[0][2]~regout  & !\t1|read_value_r[0][1]~regout )))

	.dataa(\t1|read_value_r[0][0]~regout ),
	.datab(\t1|read_value_r[0][3]~regout ),
	.datac(\t1|read_value_r[0][2]~regout ),
	.datad(\t1|read_value_r[0][1]~regout ),
	.cin(gnd),
	.combout(\t1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Equal0~0 .lut_mask = 16'h0002;
defparam \t1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y10_N2
cycloneii_lcell_comb \t1|Equal0~4 (
// Equation(s):
// \t1|Equal0~4_combout  = (\t1|Equal0~1_combout  & (\t1|Equal0~2_combout  & (\t1|Equal0~3_combout  & \t1|Equal0~0_combout )))

	.dataa(\t1|Equal0~1_combout ),
	.datab(\t1|Equal0~2_combout ),
	.datac(\t1|Equal0~3_combout ),
	.datad(\t1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\t1|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Equal0~4 .lut_mask = 16'h8000;
defparam \t1|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N24
cycloneii_lcell_comb \t1|Add1~0 (
// Equation(s):
// \t1|Add1~0_combout  = \t1|prev_step [2] $ (((\t1|prev_step [1] & \t1|prev_step [0])))

	.dataa(\t1|prev_step [1]),
	.datab(\t1|prev_step [0]),
	.datac(\t1|prev_step [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\t1|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add1~0 .lut_mask = 16'h7878;
defparam \t1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y6_N25
cycloneii_lcell_ff \t1|prev_step[2] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|Add1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [3]),
	.sload(gnd),
	.ena(\t1|prev_step[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|prev_step [2]));

// Location: LCCOMB_X6_Y6_N8
cycloneii_lcell_comb \t1|read_value_r[1][10]~19 (
// Equation(s):
// \t1|read_value_r[1][10]~19_combout  = ((\t1|read_value_r[1][10]~18_combout  & (!\t1|prev_step [2] & !\t1|prev_step [1]))) # (!\KEY~combout [3])

	.dataa(\t1|read_value_r[1][10]~18_combout ),
	.datab(\t1|prev_step [2]),
	.datac(\t1|prev_step [1]),
	.datad(\KEY~combout [3]),
	.cin(gnd),
	.combout(\t1|read_value_r[1][10]~19_combout ),
	.cout());
// synopsys translate_off
defparam \t1|read_value_r[1][10]~19 .lut_mask = 16'h02FF;
defparam \t1|read_value_r[1][10]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y9_N23
cycloneii_lcell_ff \t1|read_value_r[1][4] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[1][10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[1][4]~regout ));

// Location: LCCOMB_X6_Y10_N12
cycloneii_lcell_comb \t1|read_value_r~9 (
// Equation(s):
// \t1|read_value_r~9_combout  = (\c|za_data_r [5]) # (!\KEY~combout [3])

	.dataa(\c|za_data_r [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(\KEY~combout [3]),
	.cin(gnd),
	.combout(\t1|read_value_r~9_combout ),
	.cout());
// synopsys translate_off
defparam \t1|read_value_r~9 .lut_mask = 16'hAAFF;
defparam \t1|read_value_r~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y9_N9
cycloneii_lcell_ff \t1|read_value_r[1][5] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[1][10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[1][5]~regout ));

// Location: LCFF_X6_Y9_N7
cycloneii_lcell_ff \t1|read_value_r[1][6] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[1][10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[1][6]~regout ));

// Location: LCCOMB_X6_Y9_N30
cycloneii_lcell_comb \t1|Equal1~1 (
// Equation(s):
// \t1|Equal1~1_combout  = (\t1|read_value_r[1][7]~regout  & (!\t1|read_value_r[1][4]~regout  & (!\t1|read_value_r[1][5]~regout  & \t1|read_value_r[1][6]~regout )))

	.dataa(\t1|read_value_r[1][7]~regout ),
	.datab(\t1|read_value_r[1][4]~regout ),
	.datac(\t1|read_value_r[1][5]~regout ),
	.datad(\t1|read_value_r[1][6]~regout ),
	.cin(gnd),
	.combout(\t1|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Equal1~1 .lut_mask = 16'h0200;
defparam \t1|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y10_N25
cycloneii_lcell_ff \t1|read_value_r[1][15] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[1][10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[1][15]~regout ));

// Location: LCFF_X5_Y10_N27
cycloneii_lcell_ff \t1|read_value_r[1][13] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[1][10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[1][13]~regout ));

// Location: LCFF_X5_Y10_N19
cycloneii_lcell_ff \t1|read_value_r[1][12] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[1][10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[1][12]~regout ));

// Location: LCCOMB_X5_Y10_N14
cycloneii_lcell_comb \t1|Equal1~3 (
// Equation(s):
// \t1|Equal1~3_combout  = (!\t1|read_value_r[1][14]~regout  & (\t1|read_value_r[1][15]~regout  & (\t1|read_value_r[1][13]~regout  & !\t1|read_value_r[1][12]~regout )))

	.dataa(\t1|read_value_r[1][14]~regout ),
	.datab(\t1|read_value_r[1][15]~regout ),
	.datac(\t1|read_value_r[1][13]~regout ),
	.datad(\t1|read_value_r[1][12]~regout ),
	.cin(gnd),
	.combout(\t1|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Equal1~3 .lut_mask = 16'h0040;
defparam \t1|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N14
cycloneii_lcell_comb \t1|read_value_r[1][2]~feeder (
// Equation(s):
// \t1|read_value_r[1][2]~feeder_combout  = \t1|read_value_r~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\t1|read_value_r~4_combout ),
	.cin(gnd),
	.combout(\t1|read_value_r[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \t1|read_value_r[1][2]~feeder .lut_mask = 16'hFF00;
defparam \t1|read_value_r[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y10_N15
cycloneii_lcell_ff \t1|read_value_r[1][2] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|read_value_r[1][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t1|read_value_r[1][10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[1][2]~regout ));

// Location: LCFF_X7_Y10_N21
cycloneii_lcell_ff \t1|read_value_r[1][1] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[1][10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[1][1]~regout ));

// Location: LCFF_X5_Y7_N29
cycloneii_lcell_ff \c|za_data_r[0] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DRAM_DQ[0]~0 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c|za_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|za_data_r [0]));

// Location: LCCOMB_X6_Y10_N30
cycloneii_lcell_comb \t1|read_value_r~0 (
// Equation(s):
// \t1|read_value_r~0_combout  = (\c|za_data_r [0]) # (!\KEY~combout [3])

	.dataa(vcc),
	.datab(\c|za_data_r [0]),
	.datac(vcc),
	.datad(\KEY~combout [3]),
	.cin(gnd),
	.combout(\t1|read_value_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \t1|read_value_r~0 .lut_mask = 16'hCCFF;
defparam \t1|read_value_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y10_N1
cycloneii_lcell_ff \t1|read_value_r[1][0] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[1][10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[1][0]~regout ));

// Location: LCCOMB_X7_Y10_N28
cycloneii_lcell_comb \t1|Equal1~0 (
// Equation(s):
// \t1|Equal1~0_combout  = (\t1|read_value_r[1][3]~regout  & (!\t1|read_value_r[1][2]~regout  & (\t1|read_value_r[1][1]~regout  & !\t1|read_value_r[1][0]~regout )))

	.dataa(\t1|read_value_r[1][3]~regout ),
	.datab(\t1|read_value_r[1][2]~regout ),
	.datac(\t1|read_value_r[1][1]~regout ),
	.datad(\t1|read_value_r[1][0]~regout ),
	.cin(gnd),
	.combout(\t1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Equal1~0 .lut_mask = 16'h0020;
defparam \t1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y10_N22
cycloneii_lcell_comb \t1|read_value_r[1][11]~feeder (
// Equation(s):
// \t1|read_value_r[1][11]~feeder_combout  = \t1|read_value_r~13_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\t1|read_value_r~13_combout ),
	.cin(gnd),
	.combout(\t1|read_value_r[1][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \t1|read_value_r[1][11]~feeder .lut_mask = 16'hFF00;
defparam \t1|read_value_r[1][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y10_N23
cycloneii_lcell_ff \t1|read_value_r[1][11] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|read_value_r[1][11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t1|read_value_r[1][10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[1][11]~regout ));

// Location: LCFF_X5_Y10_N29
cycloneii_lcell_ff \t1|read_value_r[1][8] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[1][10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[1][8]~regout ));

// Location: LCFF_X5_Y10_N1
cycloneii_lcell_ff \t1|read_value_r[1][9] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[1][10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[1][9]~regout ));

// Location: LCCOMB_X5_Y10_N28
cycloneii_lcell_comb \t1|Equal1~2 (
// Equation(s):
// \t1|Equal1~2_combout  = (!\t1|read_value_r[1][10]~regout  & (\t1|read_value_r[1][11]~regout  & (!\t1|read_value_r[1][8]~regout  & \t1|read_value_r[1][9]~regout )))

	.dataa(\t1|read_value_r[1][10]~regout ),
	.datab(\t1|read_value_r[1][11]~regout ),
	.datac(\t1|read_value_r[1][8]~regout ),
	.datad(\t1|read_value_r[1][9]~regout ),
	.cin(gnd),
	.combout(\t1|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Equal1~2 .lut_mask = 16'h0400;
defparam \t1|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y10_N12
cycloneii_lcell_comb \t1|Equal1~4 (
// Equation(s):
// \t1|Equal1~4_combout  = (\t1|Equal1~1_combout  & (\t1|Equal1~3_combout  & (\t1|Equal1~0_combout  & \t1|Equal1~2_combout )))

	.dataa(\t1|Equal1~1_combout ),
	.datab(\t1|Equal1~3_combout ),
	.datac(\t1|Equal1~0_combout ),
	.datad(\t1|Equal1~2_combout ),
	.cin(gnd),
	.combout(\t1|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Equal1~4 .lut_mask = 16'h8000;
defparam \t1|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y6_N12
cycloneii_lcell_comb \t1|read_value_r[2][14]~20 (
// Equation(s):
// \t1|read_value_r[2][14]~20_combout  = ((!\t1|prev_step [2] & (\t1|prev_step [1] & \t1|read_value_r[0][12]~1_combout ))) # (!\KEY~combout [3])

	.dataa(\t1|prev_step [2]),
	.datab(\t1|prev_step [1]),
	.datac(\t1|read_value_r[0][12]~1_combout ),
	.datad(\KEY~combout [3]),
	.cin(gnd),
	.combout(\t1|read_value_r[2][14]~20_combout ),
	.cout());
// synopsys translate_off
defparam \t1|read_value_r[2][14]~20 .lut_mask = 16'h40FF;
defparam \t1|read_value_r[2][14]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y9_N29
cycloneii_lcell_ff \t1|read_value_r[2][5] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[2][14]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[2][5]~regout ));

// Location: LCFF_X6_Y9_N15
cycloneii_lcell_ff \t1|read_value_r[2][4] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[2][14]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[2][4]~regout ));

// Location: LCFF_X6_Y9_N27
cycloneii_lcell_ff \t1|read_value_r[2][6] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[2][14]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[2][6]~regout ));

// Location: LCCOMB_X6_Y9_N10
cycloneii_lcell_comb \t1|Equal2~1 (
// Equation(s):
// \t1|Equal2~1_combout  = (\t1|read_value_r[2][7]~regout  & (!\t1|read_value_r[2][5]~regout  & (!\t1|read_value_r[2][4]~regout  & \t1|read_value_r[2][6]~regout )))

	.dataa(\t1|read_value_r[2][7]~regout ),
	.datab(\t1|read_value_r[2][5]~regout ),
	.datac(\t1|read_value_r[2][4]~regout ),
	.datad(\t1|read_value_r[2][6]~regout ),
	.cin(gnd),
	.combout(\t1|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Equal2~1 .lut_mask = 16'h0200;
defparam \t1|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y10_N31
cycloneii_lcell_ff \t1|read_value_r[2][12] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[2][14]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[2][12]~regout ));

// Location: LCFF_X5_Y10_N9
cycloneii_lcell_ff \t1|read_value_r[2][15] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[2][14]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[2][15]~regout ));

// Location: LCFF_X5_Y10_N7
cycloneii_lcell_ff \t1|read_value_r[2][13] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[2][14]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[2][13]~regout ));

// Location: LCCOMB_X5_Y10_N10
cycloneii_lcell_comb \t1|Equal2~3 (
// Equation(s):
// \t1|Equal2~3_combout  = (\t1|read_value_r[2][14]~regout  & (\t1|read_value_r[2][12]~regout  & (!\t1|read_value_r[2][15]~regout  & !\t1|read_value_r[2][13]~regout )))

	.dataa(\t1|read_value_r[2][14]~regout ),
	.datab(\t1|read_value_r[2][12]~regout ),
	.datac(\t1|read_value_r[2][15]~regout ),
	.datad(\t1|read_value_r[2][13]~regout ),
	.cin(gnd),
	.combout(\t1|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Equal2~3 .lut_mask = 16'h0008;
defparam \t1|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y9_N11
cycloneii_lcell_ff \t1|read_value_r[2][9] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[2][14]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[2][9]~regout ));

// Location: LCFF_X4_Y9_N1
cycloneii_lcell_ff \t1|read_value_r[2][11] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[2][14]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[2][11]~regout ));

// Location: LCCOMB_X4_Y9_N24
cycloneii_lcell_comb \t1|read_value_r[2][8]~feeder (
// Equation(s):
// \t1|read_value_r[2][8]~feeder_combout  = \t1|read_value_r~10_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\t1|read_value_r~10_combout ),
	.cin(gnd),
	.combout(\t1|read_value_r[2][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \t1|read_value_r[2][8]~feeder .lut_mask = 16'hFF00;
defparam \t1|read_value_r[2][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y9_N25
cycloneii_lcell_ff \t1|read_value_r[2][8] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|read_value_r[2][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t1|read_value_r[2][14]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[2][8]~regout ));

// Location: LCCOMB_X3_Y9_N28
cycloneii_lcell_comb \t1|Equal2~2 (
// Equation(s):
// \t1|Equal2~2_combout  = (\t1|read_value_r[2][10]~regout  & (!\t1|read_value_r[2][9]~regout  & (!\t1|read_value_r[2][11]~regout  & \t1|read_value_r[2][8]~regout )))

	.dataa(\t1|read_value_r[2][10]~regout ),
	.datab(\t1|read_value_r[2][9]~regout ),
	.datac(\t1|read_value_r[2][11]~regout ),
	.datad(\t1|read_value_r[2][8]~regout ),
	.cin(gnd),
	.combout(\t1|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Equal2~2 .lut_mask = 16'h0200;
defparam \t1|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y10_N27
cycloneii_lcell_ff \t1|read_value_r[2][0] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[2][14]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[2][0]~regout ));

// Location: LCCOMB_X7_Y10_N4
cycloneii_lcell_comb \t1|read_value_r[2][2]~feeder (
// Equation(s):
// \t1|read_value_r[2][2]~feeder_combout  = \t1|read_value_r~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\t1|read_value_r~4_combout ),
	.cin(gnd),
	.combout(\t1|read_value_r[2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \t1|read_value_r[2][2]~feeder .lut_mask = 16'hFF00;
defparam \t1|read_value_r[2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y10_N5
cycloneii_lcell_ff \t1|read_value_r[2][2] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|read_value_r[2][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t1|read_value_r[2][14]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[2][2]~regout ));

// Location: LCFF_X7_Y10_N31
cycloneii_lcell_ff \t1|read_value_r[2][1] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[2][14]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[2][1]~regout ));

// Location: LCCOMB_X7_Y10_N22
cycloneii_lcell_comb \t1|Equal2~0 (
// Equation(s):
// \t1|Equal2~0_combout  = (!\t1|read_value_r[2][3]~regout  & (\t1|read_value_r[2][0]~regout  & (\t1|read_value_r[2][2]~regout  & !\t1|read_value_r[2][1]~regout )))

	.dataa(\t1|read_value_r[2][3]~regout ),
	.datab(\t1|read_value_r[2][0]~regout ),
	.datac(\t1|read_value_r[2][2]~regout ),
	.datad(\t1|read_value_r[2][1]~regout ),
	.cin(gnd),
	.combout(\t1|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Equal2~0 .lut_mask = 16'h0040;
defparam \t1|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N2
cycloneii_lcell_comb \t1|Equal2~4 (
// Equation(s):
// \t1|Equal2~4_combout  = (\t1|Equal2~1_combout  & (\t1|Equal2~3_combout  & (\t1|Equal2~2_combout  & \t1|Equal2~0_combout )))

	.dataa(\t1|Equal2~1_combout ),
	.datab(\t1|Equal2~3_combout ),
	.datac(\t1|Equal2~2_combout ),
	.datad(\t1|Equal2~0_combout ),
	.cin(gnd),
	.combout(\t1|Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Equal2~4 .lut_mask = 16'h8000;
defparam \t1|Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N14
cycloneii_lcell_comb \t1|read_value_r[3][5]~21 (
// Equation(s):
// \t1|read_value_r[3][5]~21_combout  = ((\t1|read_value_r[1][10]~18_combout  & (!\t1|prev_step [2] & \t1|prev_step [1]))) # (!\KEY~combout [3])

	.dataa(\t1|read_value_r[1][10]~18_combout ),
	.datab(\t1|prev_step [2]),
	.datac(\t1|prev_step [1]),
	.datad(\KEY~combout [3]),
	.cin(gnd),
	.combout(\t1|read_value_r[3][5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \t1|read_value_r[3][5]~21 .lut_mask = 16'h20FF;
defparam \t1|read_value_r[3][5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y10_N7
cycloneii_lcell_ff \t1|read_value_r[3][13] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[3][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[3][13]~regout ));

// Location: LCFF_X7_Y9_N21
cycloneii_lcell_ff \t1|read_value_r[3][15] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[3][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[3][15]~regout ));

// Location: LCCOMB_X7_Y9_N12
cycloneii_lcell_comb \t1|read_value_r[3][12]~feeder (
// Equation(s):
// \t1|read_value_r[3][12]~feeder_combout  = \t1|read_value_r~14_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\t1|read_value_r~14_combout ),
	.cin(gnd),
	.combout(\t1|read_value_r[3][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \t1|read_value_r[3][12]~feeder .lut_mask = 16'hFF00;
defparam \t1|read_value_r[3][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y9_N13
cycloneii_lcell_ff \t1|read_value_r[3][12] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|read_value_r[3][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t1|read_value_r[3][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[3][12]~regout ));

// Location: LCCOMB_X7_Y9_N20
cycloneii_lcell_comb \t1|Equal3~3 (
// Equation(s):
// \t1|Equal3~3_combout  = (\t1|read_value_r[3][14]~regout  & (\t1|read_value_r[3][13]~regout  & (!\t1|read_value_r[3][15]~regout  & \t1|read_value_r[3][12]~regout )))

	.dataa(\t1|read_value_r[3][14]~regout ),
	.datab(\t1|read_value_r[3][13]~regout ),
	.datac(\t1|read_value_r[3][15]~regout ),
	.datad(\t1|read_value_r[3][12]~regout ),
	.cin(gnd),
	.combout(\t1|Equal3~3_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Equal3~3 .lut_mask = 16'h0800;
defparam \t1|Equal3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y8_N31
cycloneii_lcell_ff \c|za_data_r[10] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DRAM_DQ[10]~10 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c|za_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|za_data_r [10]));

// Location: LCCOMB_X5_Y8_N6
cycloneii_lcell_comb \t1|read_value_r~12 (
// Equation(s):
// \t1|read_value_r~12_combout  = (\c|za_data_r [10]) # (!\KEY~combout [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\c|za_data_r [10]),
	.datad(\KEY~combout [3]),
	.cin(gnd),
	.combout(\t1|read_value_r~12_combout ),
	.cout());
// synopsys translate_off
defparam \t1|read_value_r~12 .lut_mask = 16'hF0FF;
defparam \t1|read_value_r~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N4
cycloneii_lcell_comb \t1|read_value_r[3][10]~feeder (
// Equation(s):
// \t1|read_value_r[3][10]~feeder_combout  = \t1|read_value_r~12_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\t1|read_value_r~12_combout ),
	.cin(gnd),
	.combout(\t1|read_value_r[3][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \t1|read_value_r[3][10]~feeder .lut_mask = 16'hFF00;
defparam \t1|read_value_r[3][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y9_N5
cycloneii_lcell_ff \t1|read_value_r[3][10] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|read_value_r[3][10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t1|read_value_r[3][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[3][10]~regout ));

// Location: LCFF_X7_Y9_N27
cycloneii_lcell_ff \t1|read_value_r[3][11] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[3][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[3][11]~regout ));

// Location: LCCOMB_X7_Y9_N8
cycloneii_lcell_comb \t1|read_value_r[3][8]~feeder (
// Equation(s):
// \t1|read_value_r[3][8]~feeder_combout  = \t1|read_value_r~10_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\t1|read_value_r~10_combout ),
	.cin(gnd),
	.combout(\t1|read_value_r[3][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \t1|read_value_r[3][8]~feeder .lut_mask = 16'hFF00;
defparam \t1|read_value_r[3][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y9_N9
cycloneii_lcell_ff \t1|read_value_r[3][8] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|read_value_r[3][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t1|read_value_r[3][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[3][8]~regout ));

// Location: LCCOMB_X7_Y9_N26
cycloneii_lcell_comb \t1|Equal3~2 (
// Equation(s):
// \t1|Equal3~2_combout  = (\t1|read_value_r[3][9]~regout  & (\t1|read_value_r[3][10]~regout  & (!\t1|read_value_r[3][11]~regout  & \t1|read_value_r[3][8]~regout )))

	.dataa(\t1|read_value_r[3][9]~regout ),
	.datab(\t1|read_value_r[3][10]~regout ),
	.datac(\t1|read_value_r[3][11]~regout ),
	.datad(\t1|read_value_r[3][8]~regout ),
	.cin(gnd),
	.combout(\t1|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Equal3~2 .lut_mask = 16'h0800;
defparam \t1|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N28
cycloneii_lcell_comb \t1|read_value_r[3][2]~feeder (
// Equation(s):
// \t1|read_value_r[3][2]~feeder_combout  = \t1|read_value_r~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\t1|read_value_r~4_combout ),
	.cin(gnd),
	.combout(\t1|read_value_r[3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \t1|read_value_r[3][2]~feeder .lut_mask = 16'hFF00;
defparam \t1|read_value_r[3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y9_N29
cycloneii_lcell_ff \t1|read_value_r[3][2] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|read_value_r[3][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t1|read_value_r[3][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[3][2]~regout ));

// Location: LCFF_X6_Y10_N21
cycloneii_lcell_ff \t1|read_value_r[3][3] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[3][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[3][3]~regout ));

// Location: LCFF_X7_Y9_N1
cycloneii_lcell_ff \t1|read_value_r[3][0] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[3][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[3][0]~regout ));

// Location: LCCOMB_X7_Y10_N16
cycloneii_lcell_comb \t1|Equal3~0 (
// Equation(s):
// \t1|Equal3~0_combout  = (\t1|read_value_r[3][1]~regout  & (\t1|read_value_r[3][2]~regout  & (!\t1|read_value_r[3][3]~regout  & \t1|read_value_r[3][0]~regout )))

	.dataa(\t1|read_value_r[3][1]~regout ),
	.datab(\t1|read_value_r[3][2]~regout ),
	.datac(\t1|read_value_r[3][3]~regout ),
	.datad(\t1|read_value_r[3][0]~regout ),
	.cin(gnd),
	.combout(\t1|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Equal3~0 .lut_mask = 16'h0800;
defparam \t1|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N14
cycloneii_lcell_comb \t1|read_value_r[3][4]~feeder (
// Equation(s):
// \t1|read_value_r[3][4]~feeder_combout  = \t1|read_value_r~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\t1|read_value_r~8_combout ),
	.cin(gnd),
	.combout(\t1|read_value_r[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \t1|read_value_r[3][4]~feeder .lut_mask = 16'hFF00;
defparam \t1|read_value_r[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y9_N15
cycloneii_lcell_ff \t1|read_value_r[3][4] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|read_value_r[3][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t1|read_value_r[3][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[3][4]~regout ));

// Location: LCCOMB_X7_Y9_N16
cycloneii_lcell_comb \t1|read_value_r[3][5]~feeder (
// Equation(s):
// \t1|read_value_r[3][5]~feeder_combout  = \t1|read_value_r~9_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\t1|read_value_r~9_combout ),
	.cin(gnd),
	.combout(\t1|read_value_r[3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \t1|read_value_r[3][5]~feeder .lut_mask = 16'hFF00;
defparam \t1|read_value_r[3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y9_N17
cycloneii_lcell_ff \t1|read_value_r[3][5] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|read_value_r[3][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t1|read_value_r[3][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[3][5]~regout ));

// Location: LCFF_X7_Y9_N31
cycloneii_lcell_ff \t1|read_value_r[3][6] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[3][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[3][6]~regout ));

// Location: LCCOMB_X7_Y9_N22
cycloneii_lcell_comb \t1|Equal3~1 (
// Equation(s):
// \t1|Equal3~1_combout  = (\t1|read_value_r[3][7]~regout  & (!\t1|read_value_r[3][4]~regout  & (!\t1|read_value_r[3][5]~regout  & \t1|read_value_r[3][6]~regout )))

	.dataa(\t1|read_value_r[3][7]~regout ),
	.datab(\t1|read_value_r[3][4]~regout ),
	.datac(\t1|read_value_r[3][5]~regout ),
	.datad(\t1|read_value_r[3][6]~regout ),
	.cin(gnd),
	.combout(\t1|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Equal3~1 .lut_mask = 16'h0200;
defparam \t1|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N18
cycloneii_lcell_comb \t1|Equal3~4 (
// Equation(s):
// \t1|Equal3~4_combout  = (\t1|Equal3~3_combout  & (\t1|Equal3~2_combout  & (\t1|Equal3~0_combout  & \t1|Equal3~1_combout )))

	.dataa(\t1|Equal3~3_combout ),
	.datab(\t1|Equal3~2_combout ),
	.datac(\t1|Equal3~0_combout ),
	.datad(\t1|Equal3~1_combout ),
	.cin(gnd),
	.combout(\t1|Equal3~4_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Equal3~4 .lut_mask = 16'h8000;
defparam \t1|Equal3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N20
cycloneii_lcell_comb \t1|read_value_r[4][8]~22 (
// Equation(s):
// \t1|read_value_r[4][8]~22_combout  = ((\t1|prev_step [2] & (\t1|read_value_r[0][12]~1_combout  & !\t1|prev_step [1]))) # (!\KEY~combout [3])

	.dataa(\t1|prev_step [2]),
	.datab(\t1|read_value_r[0][12]~1_combout ),
	.datac(\t1|prev_step [1]),
	.datad(\KEY~combout [3]),
	.cin(gnd),
	.combout(\t1|read_value_r[4][8]~22_combout ),
	.cout());
// synopsys translate_off
defparam \t1|read_value_r[4][8]~22 .lut_mask = 16'h08FF;
defparam \t1|read_value_r[4][8]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y8_N3
cycloneii_lcell_ff \t1|read_value_r[4][8] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|read_value_r~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t1|read_value_r[4][8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[4][8]~regout ));

// Location: LCFF_X5_Y8_N17
cycloneii_lcell_ff \t1|read_value_r[4][9] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[4][8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[4][9]~regout ));

// Location: LCFF_X5_Y8_N7
cycloneii_lcell_ff \t1|read_value_r[4][10] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|read_value_r~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t1|read_value_r[4][8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[4][10]~regout ));

// Location: LCCOMB_X5_Y8_N8
cycloneii_lcell_comb \t1|Equal4~2 (
// Equation(s):
// \t1|Equal4~2_combout  = (\t1|read_value_r[4][11]~regout  & (!\t1|read_value_r[4][8]~regout  & (\t1|read_value_r[4][9]~regout  & \t1|read_value_r[4][10]~regout )))

	.dataa(\t1|read_value_r[4][11]~regout ),
	.datab(\t1|read_value_r[4][8]~regout ),
	.datac(\t1|read_value_r[4][9]~regout ),
	.datad(\t1|read_value_r[4][10]~regout ),
	.cin(gnd),
	.combout(\t1|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Equal4~2 .lut_mask = 16'h2000;
defparam \t1|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y8_N29
cycloneii_lcell_ff \t1|read_value_r[4][3] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[4][8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[4][3]~regout ));

// Location: LCFF_X6_Y8_N15
cycloneii_lcell_ff \t1|read_value_r[4][0] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[4][8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[4][0]~regout ));

// Location: LCFF_X6_Y8_N27
cycloneii_lcell_ff \t1|read_value_r[4][2] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[4][8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[4][2]~regout ));

// Location: LCCOMB_X6_Y8_N14
cycloneii_lcell_comb \t1|Equal4~0 (
// Equation(s):
// \t1|Equal4~0_combout  = (\t1|read_value_r[4][1]~regout  & (\t1|read_value_r[4][3]~regout  & (!\t1|read_value_r[4][0]~regout  & \t1|read_value_r[4][2]~regout )))

	.dataa(\t1|read_value_r[4][1]~regout ),
	.datab(\t1|read_value_r[4][3]~regout ),
	.datac(\t1|read_value_r[4][0]~regout ),
	.datad(\t1|read_value_r[4][2]~regout ),
	.cin(gnd),
	.combout(\t1|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Equal4~0 .lut_mask = 16'h0800;
defparam \t1|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y8_N29
cycloneii_lcell_ff \t1|read_value_r[4][6] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[4][8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[4][6]~regout ));

// Location: LCFF_X7_Y8_N11
cycloneii_lcell_ff \t1|read_value_r[4][7] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[4][8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[4][7]~regout ));

// Location: LCFF_X7_Y8_N7
cycloneii_lcell_ff \t1|read_value_r[4][5] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[4][8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[4][5]~regout ));

// Location: LCCOMB_X7_Y8_N10
cycloneii_lcell_comb \t1|Equal4~1 (
// Equation(s):
// \t1|Equal4~1_combout  = (!\t1|read_value_r[4][4]~regout  & (\t1|read_value_r[4][6]~regout  & (\t1|read_value_r[4][7]~regout  & !\t1|read_value_r[4][5]~regout )))

	.dataa(\t1|read_value_r[4][4]~regout ),
	.datab(\t1|read_value_r[4][6]~regout ),
	.datac(\t1|read_value_r[4][7]~regout ),
	.datad(\t1|read_value_r[4][5]~regout ),
	.cin(gnd),
	.combout(\t1|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Equal4~1 .lut_mask = 16'h0040;
defparam \t1|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y8_N27
cycloneii_lcell_ff \c|za_data_r[14] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DRAM_DQ[14]~14 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c|za_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|za_data_r [14]));

// Location: LCCOMB_X5_Y8_N22
cycloneii_lcell_comb \t1|read_value_r~16 (
// Equation(s):
// \t1|read_value_r~16_combout  = (\c|za_data_r [14]) # (!\KEY~combout [3])

	.dataa(vcc),
	.datab(\c|za_data_r [14]),
	.datac(vcc),
	.datad(\KEY~combout [3]),
	.cin(gnd),
	.combout(\t1|read_value_r~16_combout ),
	.cout());
// synopsys translate_off
defparam \t1|read_value_r~16 .lut_mask = 16'hCCFF;
defparam \t1|read_value_r~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y8_N23
cycloneii_lcell_ff \t1|read_value_r[4][14] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|read_value_r~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t1|read_value_r[4][8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[4][14]~regout ));

// Location: LCFF_X6_Y8_N21
cycloneii_lcell_ff \t1|read_value_r[4][13] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[4][8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[4][13]~regout ));

// Location: LCFF_X5_Y8_N31
cycloneii_lcell_ff \t1|read_value_r[4][12] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|read_value_r~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t1|read_value_r[4][8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[4][12]~regout ));

// Location: LCCOMB_X6_Y8_N10
cycloneii_lcell_comb \t1|Equal4~3 (
// Equation(s):
// \t1|Equal4~3_combout  = (\t1|read_value_r[4][15]~regout  & (\t1|read_value_r[4][14]~regout  & (\t1|read_value_r[4][13]~regout  & !\t1|read_value_r[4][12]~regout )))

	.dataa(\t1|read_value_r[4][15]~regout ),
	.datab(\t1|read_value_r[4][14]~regout ),
	.datac(\t1|read_value_r[4][13]~regout ),
	.datad(\t1|read_value_r[4][12]~regout ),
	.cin(gnd),
	.combout(\t1|Equal4~3_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Equal4~3 .lut_mask = 16'h0080;
defparam \t1|Equal4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N4
cycloneii_lcell_comb \t1|Equal4~4 (
// Equation(s):
// \t1|Equal4~4_combout  = (\t1|Equal4~2_combout  & (\t1|Equal4~0_combout  & (\t1|Equal4~1_combout  & \t1|Equal4~3_combout )))

	.dataa(\t1|Equal4~2_combout ),
	.datab(\t1|Equal4~0_combout ),
	.datac(\t1|Equal4~1_combout ),
	.datad(\t1|Equal4~3_combout ),
	.cin(gnd),
	.combout(\t1|Equal4~4_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Equal4~4 .lut_mask = 16'h8000;
defparam \t1|Equal4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y6_N14
cycloneii_lcell_comb \t1|read_value_r[1][10]~18 (
// Equation(s):
// \t1|read_value_r[1][10]~18_combout  = (\t1|phase [1] & (\c|state.ST_READ4~regout  & (!\t1|finish~regout  & \t1|prev_step [0])))

	.dataa(\t1|phase [1]),
	.datab(\c|state.ST_READ4~regout ),
	.datac(\t1|finish~regout ),
	.datad(\t1|prev_step [0]),
	.cin(gnd),
	.combout(\t1|read_value_r[1][10]~18_combout ),
	.cout());
// synopsys translate_off
defparam \t1|read_value_r[1][10]~18 .lut_mask = 16'h0800;
defparam \t1|read_value_r[1][10]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y6_N2
cycloneii_lcell_comb \t1|read_value_r[5][11]~23 (
// Equation(s):
// \t1|read_value_r[5][11]~23_combout  = ((\t1|prev_step [2] & (!\t1|prev_step [1] & \t1|read_value_r[1][10]~18_combout ))) # (!\KEY~combout [3])

	.dataa(\t1|prev_step [2]),
	.datab(\t1|prev_step [1]),
	.datac(\t1|read_value_r[1][10]~18_combout ),
	.datad(\KEY~combout [3]),
	.cin(gnd),
	.combout(\t1|read_value_r[5][11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \t1|read_value_r[5][11]~23 .lut_mask = 16'h20FF;
defparam \t1|read_value_r[5][11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y9_N31
cycloneii_lcell_ff \t1|read_value_r[5][7] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[5][11]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[5][7]~regout ));

// Location: LCFF_X5_Y9_N9
cycloneii_lcell_ff \t1|read_value_r[5][6] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[5][11]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[5][6]~regout ));

// Location: LCFF_X5_Y9_N27
cycloneii_lcell_ff \t1|read_value_r[5][5] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[5][11]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[5][5]~regout ));

// Location: LCCOMB_X5_Y9_N8
cycloneii_lcell_comb \t1|Equal5~1 (
// Equation(s):
// \t1|Equal5~1_combout  = (!\t1|read_value_r[5][4]~regout  & (\t1|read_value_r[5][7]~regout  & (\t1|read_value_r[5][6]~regout  & !\t1|read_value_r[5][5]~regout )))

	.dataa(\t1|read_value_r[5][4]~regout ),
	.datab(\t1|read_value_r[5][7]~regout ),
	.datac(\t1|read_value_r[5][6]~regout ),
	.datad(\t1|read_value_r[5][5]~regout ),
	.cin(gnd),
	.combout(\t1|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Equal5~1 .lut_mask = 16'h0040;
defparam \t1|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y8_N1
cycloneii_lcell_ff \t1|read_value_r[5][2] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[5][11]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[5][2]~regout ));

// Location: LCFF_X6_Y8_N31
cycloneii_lcell_ff \t1|read_value_r[5][0] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[5][11]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[5][0]~regout ));

// Location: LCFF_X6_Y8_N7
cycloneii_lcell_ff \t1|read_value_r[5][3] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[5][11]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[5][3]~regout ));

// Location: LCCOMB_X6_Y8_N30
cycloneii_lcell_comb \t1|Equal5~0 (
// Equation(s):
// \t1|Equal5~0_combout  = (\t1|read_value_r[5][1]~regout  & (!\t1|read_value_r[5][2]~regout  & (\t1|read_value_r[5][0]~regout  & \t1|read_value_r[5][3]~regout )))

	.dataa(\t1|read_value_r[5][1]~regout ),
	.datab(\t1|read_value_r[5][2]~regout ),
	.datac(\t1|read_value_r[5][0]~regout ),
	.datad(\t1|read_value_r[5][3]~regout ),
	.cin(gnd),
	.combout(\t1|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Equal5~0 .lut_mask = 16'h2000;
defparam \t1|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y9_N5
cycloneii_lcell_ff \t1|read_value_r[5][11] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[5][11]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[5][11]~regout ));

// Location: LCFF_X5_Y9_N25
cycloneii_lcell_ff \t1|read_value_r[5][8] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[5][11]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[5][8]~regout ));

// Location: LCFF_X5_Y9_N19
cycloneii_lcell_ff \t1|read_value_r[5][9] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[5][11]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[5][9]~regout ));

// Location: LCCOMB_X5_Y9_N24
cycloneii_lcell_comb \t1|Equal5~2 (
// Equation(s):
// \t1|Equal5~2_combout  = (!\t1|read_value_r[5][10]~regout  & (\t1|read_value_r[5][11]~regout  & (\t1|read_value_r[5][8]~regout  & \t1|read_value_r[5][9]~regout )))

	.dataa(\t1|read_value_r[5][10]~regout ),
	.datab(\t1|read_value_r[5][11]~regout ),
	.datac(\t1|read_value_r[5][8]~regout ),
	.datad(\t1|read_value_r[5][9]~regout ),
	.cin(gnd),
	.combout(\t1|Equal5~2_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Equal5~2 .lut_mask = 16'h4000;
defparam \t1|Equal5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y8_N29
cycloneii_lcell_ff \t1|read_value_r[5][12] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[5][11]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[5][12]~regout ));

// Location: LCFF_X8_Y8_N3
cycloneii_lcell_ff \t1|read_value_r[5][13] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[5][11]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[5][13]~regout ));

// Location: LCFF_X8_Y8_N27
cycloneii_lcell_ff \t1|read_value_r[5][14] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[5][11]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[5][14]~regout ));

// Location: LCCOMB_X8_Y8_N24
cycloneii_lcell_comb \t1|Equal5~3 (
// Equation(s):
// \t1|Equal5~3_combout  = (\t1|read_value_r[5][15]~regout  & (\t1|read_value_r[5][12]~regout  & (\t1|read_value_r[5][13]~regout  & !\t1|read_value_r[5][14]~regout )))

	.dataa(\t1|read_value_r[5][15]~regout ),
	.datab(\t1|read_value_r[5][12]~regout ),
	.datac(\t1|read_value_r[5][13]~regout ),
	.datad(\t1|read_value_r[5][14]~regout ),
	.cin(gnd),
	.combout(\t1|Equal5~3_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Equal5~3 .lut_mask = 16'h0080;
defparam \t1|Equal5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N18
cycloneii_lcell_comb \t1|Equal5~4 (
// Equation(s):
// \t1|Equal5~4_combout  = (\t1|Equal5~1_combout  & (\t1|Equal5~0_combout  & (\t1|Equal5~2_combout  & \t1|Equal5~3_combout )))

	.dataa(\t1|Equal5~1_combout ),
	.datab(\t1|Equal5~0_combout ),
	.datac(\t1|Equal5~2_combout ),
	.datad(\t1|Equal5~3_combout ),
	.cin(gnd),
	.combout(\t1|Equal5~4_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Equal5~4 .lut_mask = 16'h8000;
defparam \t1|Equal5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N26
cycloneii_lcell_comb \t1|read_value_r[6][2]~feeder (
// Equation(s):
// \t1|read_value_r[6][2]~feeder_combout  = \t1|read_value_r~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\t1|read_value_r~4_combout ),
	.cin(gnd),
	.combout(\t1|read_value_r[6][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \t1|read_value_r[6][2]~feeder .lut_mask = 16'hFF00;
defparam \t1|read_value_r[6][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y6_N24
cycloneii_lcell_comb \t1|read_value_r[6][10]~24 (
// Equation(s):
// \t1|read_value_r[6][10]~24_combout  = ((\t1|prev_step [2] & (\t1|prev_step [1] & \t1|read_value_r[0][12]~1_combout ))) # (!\KEY~combout [3])

	.dataa(\t1|prev_step [2]),
	.datab(\t1|prev_step [1]),
	.datac(\t1|read_value_r[0][12]~1_combout ),
	.datad(\KEY~combout [3]),
	.cin(gnd),
	.combout(\t1|read_value_r[6][10]~24_combout ),
	.cout());
// synopsys translate_off
defparam \t1|read_value_r[6][10]~24 .lut_mask = 16'h80FF;
defparam \t1|read_value_r[6][10]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y8_N27
cycloneii_lcell_ff \t1|read_value_r[6][2] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|read_value_r[6][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t1|read_value_r[6][10]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[6][2]~regout ));

// Location: LCFF_X7_Y8_N17
cycloneii_lcell_ff \t1|read_value_r[6][3] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[6][10]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[6][3]~regout ));

// Location: LCFF_X7_Y8_N3
cycloneii_lcell_ff \t1|read_value_r[6][0] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[6][10]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[6][0]~regout ));

// Location: LCCOMB_X7_Y8_N16
cycloneii_lcell_comb \t1|Equal6~0 (
// Equation(s):
// \t1|Equal6~0_combout  = (!\t1|read_value_r[6][1]~regout  & (!\t1|read_value_r[6][2]~regout  & (\t1|read_value_r[6][3]~regout  & !\t1|read_value_r[6][0]~regout )))

	.dataa(\t1|read_value_r[6][1]~regout ),
	.datab(\t1|read_value_r[6][2]~regout ),
	.datac(\t1|read_value_r[6][3]~regout ),
	.datad(\t1|read_value_r[6][0]~regout ),
	.cin(gnd),
	.combout(\t1|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Equal6~0 .lut_mask = 16'h0010;
defparam \t1|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y8_N19
cycloneii_lcell_ff \t1|read_value_r[6][12] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[6][10]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[6][12]~regout ));

// Location: LCFF_X5_Y8_N5
cycloneii_lcell_ff \t1|read_value_r[6][13] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[6][10]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[6][13]~regout ));

// Location: LCFF_X5_Y8_N25
cycloneii_lcell_ff \t1|read_value_r[6][15] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[6][10]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[6][15]~regout ));

// Location: LCCOMB_X6_Y8_N16
cycloneii_lcell_comb \t1|Equal6~3 (
// Equation(s):
// \t1|Equal6~3_combout  = (!\t1|read_value_r[6][14]~regout  & (!\t1|read_value_r[6][12]~regout  & (!\t1|read_value_r[6][13]~regout  & \t1|read_value_r[6][15]~regout )))

	.dataa(\t1|read_value_r[6][14]~regout ),
	.datab(\t1|read_value_r[6][12]~regout ),
	.datac(\t1|read_value_r[6][13]~regout ),
	.datad(\t1|read_value_r[6][15]~regout ),
	.cin(gnd),
	.combout(\t1|Equal6~3_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Equal6~3 .lut_mask = 16'h0100;
defparam \t1|Equal6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N18
cycloneii_lcell_comb \t1|read_value_r[6][7]~feeder (
// Equation(s):
// \t1|read_value_r[6][7]~feeder_combout  = \t1|read_value_r~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\t1|read_value_r~7_combout ),
	.cin(gnd),
	.combout(\t1|read_value_r[6][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \t1|read_value_r[6][7]~feeder .lut_mask = 16'hFF00;
defparam \t1|read_value_r[6][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y8_N19
cycloneii_lcell_ff \t1|read_value_r[6][7] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|read_value_r[6][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t1|read_value_r[6][10]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[6][7]~regout ));

// Location: LCFF_X7_Y8_N25
cycloneii_lcell_ff \t1|read_value_r[6][6] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[6][10]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[6][6]~regout ));

// Location: LCFF_X7_Y8_N1
cycloneii_lcell_ff \t1|read_value_r[6][4] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[6][10]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[6][4]~regout ));

// Location: LCCOMB_X7_Y8_N24
cycloneii_lcell_comb \t1|Equal6~1 (
// Equation(s):
// \t1|Equal6~1_combout  = (!\t1|read_value_r[6][5]~regout  & (\t1|read_value_r[6][7]~regout  & (\t1|read_value_r[6][6]~regout  & !\t1|read_value_r[6][4]~regout )))

	.dataa(\t1|read_value_r[6][5]~regout ),
	.datab(\t1|read_value_r[6][7]~regout ),
	.datac(\t1|read_value_r[6][6]~regout ),
	.datad(\t1|read_value_r[6][4]~regout ),
	.cin(gnd),
	.combout(\t1|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Equal6~1 .lut_mask = 16'h0040;
defparam \t1|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y8_N27
cycloneii_lcell_ff \t1|read_value_r[6][8] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[6][10]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[6][8]~regout ));

// Location: LCFF_X5_Y8_N29
cycloneii_lcell_ff \t1|read_value_r[6][11] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[6][10]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[6][11]~regout ));

// Location: LCFF_X5_Y8_N1
cycloneii_lcell_ff \t1|read_value_r[6][9] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[6][10]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[6][9]~regout ));

// Location: LCCOMB_X5_Y8_N28
cycloneii_lcell_comb \t1|Equal6~2 (
// Equation(s):
// \t1|Equal6~2_combout  = (!\t1|read_value_r[6][10]~regout  & (!\t1|read_value_r[6][8]~regout  & (\t1|read_value_r[6][11]~regout  & !\t1|read_value_r[6][9]~regout )))

	.dataa(\t1|read_value_r[6][10]~regout ),
	.datab(\t1|read_value_r[6][8]~regout ),
	.datac(\t1|read_value_r[6][11]~regout ),
	.datad(\t1|read_value_r[6][9]~regout ),
	.cin(gnd),
	.combout(\t1|Equal6~2_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Equal6~2 .lut_mask = 16'h0010;
defparam \t1|Equal6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N4
cycloneii_lcell_comb \t1|Equal6~4 (
// Equation(s):
// \t1|Equal6~4_combout  = (\t1|Equal6~0_combout  & (\t1|Equal6~3_combout  & (\t1|Equal6~1_combout  & \t1|Equal6~2_combout )))

	.dataa(\t1|Equal6~0_combout ),
	.datab(\t1|Equal6~3_combout ),
	.datac(\t1|Equal6~1_combout ),
	.datad(\t1|Equal6~2_combout ),
	.cin(gnd),
	.combout(\t1|Equal6~4_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Equal6~4 .lut_mask = 16'h8000;
defparam \t1|Equal6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y6_N18
cycloneii_lcell_comb \t1|read_value_r[7][6]~25 (
// Equation(s):
// \t1|read_value_r[7][6]~25_combout  = ((\t1|prev_step [2] & (\t1|prev_step [1] & \t1|read_value_r[1][10]~18_combout ))) # (!\KEY~combout [3])

	.dataa(\t1|prev_step [2]),
	.datab(\t1|prev_step [1]),
	.datac(\t1|read_value_r[1][10]~18_combout ),
	.datad(\KEY~combout [3]),
	.cin(gnd),
	.combout(\t1|read_value_r[7][6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \t1|read_value_r[7][6]~25 .lut_mask = 16'h80FF;
defparam \t1|read_value_r[7][6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y8_N9
cycloneii_lcell_ff \t1|read_value_r[7][14] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[7][6]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[7][14]~regout ));

// Location: LCFF_X8_Y8_N11
cycloneii_lcell_ff \t1|read_value_r[7][13] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[7][6]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[7][13]~regout ));

// Location: LCFF_X8_Y8_N31
cycloneii_lcell_ff \t1|read_value_r[7][15] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[7][6]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[7][15]~regout ));

// Location: LCCOMB_X8_Y8_N10
cycloneii_lcell_comb \t1|Equal7~3 (
// Equation(s):
// \t1|Equal7~3_combout  = (\t1|read_value_r[7][12]~regout  & (\t1|read_value_r[7][14]~regout  & (\t1|read_value_r[7][13]~regout  & \t1|read_value_r[7][15]~regout )))

	.dataa(\t1|read_value_r[7][12]~regout ),
	.datab(\t1|read_value_r[7][14]~regout ),
	.datac(\t1|read_value_r[7][13]~regout ),
	.datad(\t1|read_value_r[7][15]~regout ),
	.cin(gnd),
	.combout(\t1|Equal7~3_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Equal7~3 .lut_mask = 16'h8000;
defparam \t1|Equal7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y9_N15
cycloneii_lcell_ff \t1|read_value_r[7][5] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[7][6]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[7][5]~regout ));

// Location: LCFF_X5_Y9_N29
cycloneii_lcell_ff \t1|read_value_r[7][6] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[7][6]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[7][6]~regout ));

// Location: LCFF_X5_Y9_N3
cycloneii_lcell_ff \t1|read_value_r[7][7] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[7][6]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[7][7]~regout ));

// Location: LCCOMB_X5_Y9_N28
cycloneii_lcell_comb \t1|Equal7~1 (
// Equation(s):
// \t1|Equal7~1_combout  = (!\t1|read_value_r[7][4]~regout  & (!\t1|read_value_r[7][5]~regout  & (\t1|read_value_r[7][6]~regout  & \t1|read_value_r[7][7]~regout )))

	.dataa(\t1|read_value_r[7][4]~regout ),
	.datab(\t1|read_value_r[7][5]~regout ),
	.datac(\t1|read_value_r[7][6]~regout ),
	.datad(\t1|read_value_r[7][7]~regout ),
	.cin(gnd),
	.combout(\t1|Equal7~1_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Equal7~1 .lut_mask = 16'h1000;
defparam \t1|Equal7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N6
cycloneii_lcell_comb \t1|read_value_r[7][0]~feeder (
// Equation(s):
// \t1|read_value_r[7][0]~feeder_combout  = \t1|read_value_r~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\t1|read_value_r~0_combout ),
	.cin(gnd),
	.combout(\t1|read_value_r[7][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \t1|read_value_r[7][0]~feeder .lut_mask = 16'hFF00;
defparam \t1|read_value_r[7][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y8_N7
cycloneii_lcell_ff \t1|read_value_r[7][0] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|read_value_r[7][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t1|read_value_r[7][6]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[7][0]~regout ));

// Location: LCFF_X8_Y8_N5
cycloneii_lcell_ff \t1|read_value_r[7][1] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[7][6]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[7][1]~regout ));

// Location: LCCOMB_X8_Y8_N18
cycloneii_lcell_comb \t1|read_value_r[7][2]~feeder (
// Equation(s):
// \t1|read_value_r[7][2]~feeder_combout  = \t1|read_value_r~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\t1|read_value_r~4_combout ),
	.cin(gnd),
	.combout(\t1|read_value_r[7][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \t1|read_value_r[7][2]~feeder .lut_mask = 16'hFF00;
defparam \t1|read_value_r[7][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y8_N19
cycloneii_lcell_ff \t1|read_value_r[7][2] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|read_value_r[7][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t1|read_value_r[7][6]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[7][2]~regout ));

// Location: LCCOMB_X8_Y8_N14
cycloneii_lcell_comb \t1|Equal7~0 (
// Equation(s):
// \t1|Equal7~0_combout  = (\t1|read_value_r[7][3]~regout  & (\t1|read_value_r[7][0]~regout  & (\t1|read_value_r[7][1]~regout  & \t1|read_value_r[7][2]~regout )))

	.dataa(\t1|read_value_r[7][3]~regout ),
	.datab(\t1|read_value_r[7][0]~regout ),
	.datac(\t1|read_value_r[7][1]~regout ),
	.datad(\t1|read_value_r[7][2]~regout ),
	.cin(gnd),
	.combout(\t1|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Equal7~0 .lut_mask = 16'h8000;
defparam \t1|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y9_N1
cycloneii_lcell_ff \t1|read_value_r[7][10] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[7][6]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[7][10]~regout ));

// Location: LCFF_X5_Y9_N7
cycloneii_lcell_ff \t1|read_value_r[7][9] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[7][6]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[7][9]~regout ));

// Location: LCFF_X5_Y9_N23
cycloneii_lcell_ff \t1|read_value_r[7][11] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[7][6]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[7][11]~regout ));

// Location: LCCOMB_X5_Y9_N6
cycloneii_lcell_comb \t1|Equal7~2 (
// Equation(s):
// \t1|Equal7~2_combout  = (\t1|read_value_r[7][8]~regout  & (\t1|read_value_r[7][10]~regout  & (\t1|read_value_r[7][9]~regout  & \t1|read_value_r[7][11]~regout )))

	.dataa(\t1|read_value_r[7][8]~regout ),
	.datab(\t1|read_value_r[7][10]~regout ),
	.datac(\t1|read_value_r[7][9]~regout ),
	.datad(\t1|read_value_r[7][11]~regout ),
	.cin(gnd),
	.combout(\t1|Equal7~2_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Equal7~2 .lut_mask = 16'h8000;
defparam \t1|Equal7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N0
cycloneii_lcell_comb \t1|Equal7~4 (
// Equation(s):
// \t1|Equal7~4_combout  = (\t1|Equal7~3_combout  & (\t1|Equal7~1_combout  & (\t1|Equal7~0_combout  & \t1|Equal7~2_combout )))

	.dataa(\t1|Equal7~3_combout ),
	.datab(\t1|Equal7~1_combout ),
	.datac(\t1|Equal7~0_combout ),
	.datad(\t1|Equal7~2_combout ),
	.cin(gnd),
	.combout(\t1|Equal7~4_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Equal7~4 .lut_mask = 16'h8000;
defparam \t1|Equal7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N12
cycloneii_lcell_comb \t1|tested~0 (
// Equation(s):
// \t1|tested~0_combout  = (\t1|tested [0]) # ((!\t1|prev_step [1] & (\t1|read_value_r[0][12]~1_combout  & !\t1|prev_step [2])))

	.dataa(\t1|prev_step [1]),
	.datab(\t1|read_value_r[0][12]~1_combout ),
	.datac(\t1|tested [0]),
	.datad(\t1|prev_step [2]),
	.cin(gnd),
	.combout(\t1|tested~0_combout ),
	.cout());
// synopsys translate_off
defparam \t1|tested~0 .lut_mask = 16'hF0F4;
defparam \t1|tested~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y6_N13
cycloneii_lcell_ff \t1|tested[0] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|tested~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [3]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|tested [0]));

// Location: LCCOMB_X6_Y6_N18
cycloneii_lcell_comb \t1|tested~1 (
// Equation(s):
// \t1|tested~1_combout  = (\t1|tested [1]) # ((!\t1|prev_step [1] & (!\t1|prev_step [2] & \t1|read_value_r[1][10]~18_combout )))

	.dataa(\t1|prev_step [1]),
	.datab(\t1|prev_step [2]),
	.datac(\t1|tested [1]),
	.datad(\t1|read_value_r[1][10]~18_combout ),
	.cin(gnd),
	.combout(\t1|tested~1_combout ),
	.cout());
// synopsys translate_off
defparam \t1|tested~1 .lut_mask = 16'hF1F0;
defparam \t1|tested~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y6_N19
cycloneii_lcell_ff \t1|tested[1] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|tested~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [3]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|tested [1]));

// Location: LCCOMB_X6_Y6_N0
cycloneii_lcell_comb \t1|tested~2 (
// Equation(s):
// \t1|tested~2_combout  = (\t1|tested [2]) # ((\t1|prev_step [1] & (\t1|read_value_r[0][12]~1_combout  & !\t1|prev_step [2])))

	.dataa(\t1|prev_step [1]),
	.datab(\t1|read_value_r[0][12]~1_combout ),
	.datac(\t1|tested [2]),
	.datad(\t1|prev_step [2]),
	.cin(gnd),
	.combout(\t1|tested~2_combout ),
	.cout());
// synopsys translate_off
defparam \t1|tested~2 .lut_mask = 16'hF0F8;
defparam \t1|tested~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y6_N1
cycloneii_lcell_ff \t1|tested[2] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|tested~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [3]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|tested [2]));

// Location: LCCOMB_X6_Y6_N22
cycloneii_lcell_comb \t1|tested~3 (
// Equation(s):
// \t1|tested~3_combout  = (\t1|tested [3]) # ((\t1|prev_step [1] & (!\t1|prev_step [2] & \t1|read_value_r[1][10]~18_combout )))

	.dataa(\t1|prev_step [1]),
	.datab(\t1|prev_step [2]),
	.datac(\t1|tested [3]),
	.datad(\t1|read_value_r[1][10]~18_combout ),
	.cin(gnd),
	.combout(\t1|tested~3_combout ),
	.cout());
// synopsys translate_off
defparam \t1|tested~3 .lut_mask = 16'hF2F0;
defparam \t1|tested~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y6_N23
cycloneii_lcell_ff \t1|tested[3] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|tested~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [3]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|tested [3]));

// Location: LCCOMB_X6_Y6_N16
cycloneii_lcell_comb \t1|tested~4 (
// Equation(s):
// \t1|tested~4_combout  = (\t1|tested [4]) # ((!\t1|prev_step [1] & (\t1|read_value_r[0][12]~1_combout  & \t1|prev_step [2])))

	.dataa(\t1|prev_step [1]),
	.datab(\t1|read_value_r[0][12]~1_combout ),
	.datac(\t1|tested [4]),
	.datad(\t1|prev_step [2]),
	.cin(gnd),
	.combout(\t1|tested~4_combout ),
	.cout());
// synopsys translate_off
defparam \t1|tested~4 .lut_mask = 16'hF4F0;
defparam \t1|tested~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y6_N17
cycloneii_lcell_ff \t1|tested[4] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|tested~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [3]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|tested [4]));

// Location: LCCOMB_X6_Y6_N10
cycloneii_lcell_comb \t1|tested~5 (
// Equation(s):
// \t1|tested~5_combout  = (\t1|tested [5]) # ((!\t1|prev_step [1] & (\t1|prev_step [2] & \t1|read_value_r[1][10]~18_combout )))

	.dataa(\t1|prev_step [1]),
	.datab(\t1|prev_step [2]),
	.datac(\t1|tested [5]),
	.datad(\t1|read_value_r[1][10]~18_combout ),
	.cin(gnd),
	.combout(\t1|tested~5_combout ),
	.cout());
// synopsys translate_off
defparam \t1|tested~5 .lut_mask = 16'hF4F0;
defparam \t1|tested~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y6_N11
cycloneii_lcell_ff \t1|tested[5] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|tested~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [3]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|tested [5]));

// Location: LCCOMB_X6_Y6_N28
cycloneii_lcell_comb \t1|tested~6 (
// Equation(s):
// \t1|tested~6_combout  = (\t1|tested [6]) # ((\t1|prev_step [1] & (\t1|read_value_r[0][12]~1_combout  & \t1|prev_step [2])))

	.dataa(\t1|prev_step [1]),
	.datab(\t1|read_value_r[0][12]~1_combout ),
	.datac(\t1|tested [6]),
	.datad(\t1|prev_step [2]),
	.cin(gnd),
	.combout(\t1|tested~6_combout ),
	.cout());
// synopsys translate_off
defparam \t1|tested~6 .lut_mask = 16'hF8F0;
defparam \t1|tested~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y6_N29
cycloneii_lcell_ff \t1|tested[6] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|tested~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [3]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|tested [6]));

// Location: LCCOMB_X6_Y6_N26
cycloneii_lcell_comb \t1|tested~7 (
// Equation(s):
// \t1|tested~7_combout  = (\t1|tested [7]) # ((\t1|prev_step [1] & (\t1|prev_step [2] & \t1|read_value_r[1][10]~18_combout )))

	.dataa(\t1|prev_step [1]),
	.datab(\t1|prev_step [2]),
	.datac(\t1|tested [7]),
	.datad(\t1|read_value_r[1][10]~18_combout ),
	.cin(gnd),
	.combout(\t1|tested~7_combout ),
	.cout());
// synopsys translate_off
defparam \t1|tested~7 .lut_mask = 16'hF8F0;
defparam \t1|tested~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y6_N27
cycloneii_lcell_ff \t1|tested[7] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|tested~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [3]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|tested [7]));

// Location: CLKDELAYCTRL_G5
cycloneii_clk_delay_ctrl \KEY[2]~clk_delay_ctrl (
	.clk(\KEY~combout [2]),
	.pllcalibrateclkdelayedin(gnd),
	.disablecalibration(vcc),
	.delayctrlin(6'b000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.clkout(\KEY[2]~clk_delay_ctrl_clkout ));
// synopsys translate_off
defparam \KEY[2]~clk_delay_ctrl .delay_chain_mode = "none";
defparam \KEY[2]~clk_delay_ctrl .use_new_style_dq_detection = "false";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneii_clkctrl \KEY[2]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\KEY[2]~clk_delay_ctrl_clkout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\KEY[2]~clkctrl_outclk ));
// synopsys translate_off
defparam \KEY[2]~clkctrl .clock_type = "global clock";
defparam \KEY[2]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[11]));
// synopsys translate_off
defparam \SW[11]~I .input_async_reset = "none";
defparam \SW[11]~I .input_power_up = "low";
defparam \SW[11]~I .input_register_mode = "none";
defparam \SW[11]~I .input_sync_reset = "none";
defparam \SW[11]~I .oe_async_reset = "none";
defparam \SW[11]~I .oe_power_up = "low";
defparam \SW[11]~I .oe_register_mode = "none";
defparam \SW[11]~I .oe_sync_reset = "none";
defparam \SW[11]~I .operation_mode = "input";
defparam \SW[11]~I .output_async_reset = "none";
defparam \SW[11]~I .output_power_up = "low";
defparam \SW[11]~I .output_register_mode = "none";
defparam \SW[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y7_N21
cycloneii_lcell_ff \be_n[0] (
	.clk(!\KEY[2]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SW~combout [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\SW~combout [17]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(be_n[0]));

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[12]));
// synopsys translate_off
defparam \SW[12]~I .input_async_reset = "none";
defparam \SW[12]~I .input_power_up = "low";
defparam \SW[12]~I .input_register_mode = "none";
defparam \SW[12]~I .input_sync_reset = "none";
defparam \SW[12]~I .oe_async_reset = "none";
defparam \SW[12]~I .oe_power_up = "low";
defparam \SW[12]~I .oe_register_mode = "none";
defparam \SW[12]~I .oe_sync_reset = "none";
defparam \SW[12]~I .operation_mode = "input";
defparam \SW[12]~I .output_async_reset = "none";
defparam \SW[12]~I .output_power_up = "low";
defparam \SW[12]~I .output_register_mode = "none";
defparam \SW[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N18
cycloneii_lcell_comb \be_n[1]~feeder (
// Equation(s):
// \be_n[1]~feeder_combout  = \SW~combout [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [12]),
	.cin(gnd),
	.combout(\be_n[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \be_n[1]~feeder .lut_mask = 16'hFF00;
defparam \be_n[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y7_N19
cycloneii_lcell_ff \be_n[1] (
	.clk(!\KEY[2]~clkctrl_outclk ),
	.datain(\be_n[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SW~combout [17]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(be_n[1]));

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[10]));
// synopsys translate_off
defparam \SW[10]~I .input_async_reset = "none";
defparam \SW[10]~I .input_power_up = "low";
defparam \SW[10]~I .input_register_mode = "none";
defparam \SW[10]~I .input_sync_reset = "none";
defparam \SW[10]~I .oe_async_reset = "none";
defparam \SW[10]~I .oe_power_up = "low";
defparam \SW[10]~I .oe_register_mode = "none";
defparam \SW[10]~I .oe_sync_reset = "none";
defparam \SW[10]~I .operation_mode = "input";
defparam \SW[10]~I .output_async_reset = "none";
defparam \SW[10]~I .output_power_up = "low";
defparam \SW[10]~I .output_register_mode = "none";
defparam \SW[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y10_N0
cycloneii_lcell_comb \Mux20~0 (
// Equation(s):
// \Mux20~0_combout  = (\SW~combout [17] & ((\SW~combout [10]))) # (!\SW~combout [17] & (\SW~combout [3]))

	.dataa(vcc),
	.datab(\SW~combout [3]),
	.datac(\SW~combout [17]),
	.datad(\SW~combout [10]),
	.cin(gnd),
	.combout(\Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~0 .lut_mask = 16'hFC0C;
defparam \Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y10_N26
cycloneii_lcell_comb \addr_in_r[4]~0 (
// Equation(s):
// \addr_in_r[4]~0_combout  = (\SW~combout [16] & ((\SW~combout [17]) # (!\SW~combout [14])))

	.dataa(\SW~combout [16]),
	.datab(\SW~combout [17]),
	.datac(vcc),
	.datad(\SW~combout [14]),
	.cin(gnd),
	.combout(\addr_in_r[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \addr_in_r[4]~0 .lut_mask = 16'h88AA;
defparam \addr_in_r[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y10_N1
cycloneii_lcell_ff \addr_in_r[3] (
	.clk(!\KEY[2]~clkctrl_outclk ),
	.datain(\Mux20~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_in_r[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(addr_in_r[3]));

// Location: LCCOMB_X3_Y10_N10
cycloneii_lcell_comb \addr_in[3]~3 (
// Equation(s):
// \addr_in[3]~3_combout  = (addr_in_r[3] & ((\SW~combout [16]) # (!\SW~combout [17])))

	.dataa(\SW~combout [16]),
	.datab(addr_in_r[3]),
	.datac(vcc),
	.datad(\SW~combout [17]),
	.cin(gnd),
	.combout(\addr_in[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \addr_in[3]~3 .lut_mask = 16'h88CC;
defparam \addr_in[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N26
cycloneii_lcell_comb \Mux68~1 (
// Equation(s):
// \Mux68~1_combout  = (\Mux68~0_combout  & (((\DRAM_DQ[3]~3 ) # (!\SW~combout [16])))) # (!\Mux68~0_combout  & (\addr_in[3]~3_combout  & ((\SW~combout [16]))))

	.dataa(\Mux68~0_combout ),
	.datab(\addr_in[3]~3_combout ),
	.datac(\DRAM_DQ[3]~3 ),
	.datad(\SW~combout [16]),
	.cin(gnd),
	.combout(\Mux68~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux68~1 .lut_mask = 16'hE4AA;
defparam \Mux68~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y8_N13
cycloneii_lcell_ff \c|za_data_r[1] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DRAM_DQ[1]~1 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c|za_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|za_data_r [1]));

// Location: LCCOMB_X3_Y8_N12
cycloneii_lcell_comb \Mux70~0 (
// Equation(s):
// \Mux70~0_combout  = (\SW~combout [16] & (\SW~combout [17])) # (!\SW~combout [16] & ((\SW~combout [17] & ((\c|counter [1]))) # (!\SW~combout [17] & (\c|za_data_r [1]))))

	.dataa(\SW~combout [16]),
	.datab(\SW~combout [17]),
	.datac(\c|za_data_r [1]),
	.datad(\c|counter [1]),
	.cin(gnd),
	.combout(\Mux70~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux70~0 .lut_mask = 16'hDC98;
defparam \Mux70~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N22
cycloneii_lcell_comb \Mux70~1 (
// Equation(s):
// \Mux70~1_combout  = (\SW~combout [16] & ((\Mux70~0_combout  & ((\DRAM_DQ[1]~1 ))) # (!\Mux70~0_combout  & (\addr_in[1]~1_combout )))) # (!\SW~combout [16] & (((\Mux70~0_combout ))))

	.dataa(\addr_in[1]~1_combout ),
	.datab(\DRAM_DQ[1]~1 ),
	.datac(\SW~combout [16]),
	.datad(\Mux70~0_combout ),
	.cin(gnd),
	.combout(\Mux70~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux70~1 .lut_mask = 16'hCFA0;
defparam \Mux70~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[9]));
// synopsys translate_off
defparam \SW[9]~I .input_async_reset = "none";
defparam \SW[9]~I .input_power_up = "low";
defparam \SW[9]~I .input_register_mode = "none";
defparam \SW[9]~I .input_sync_reset = "none";
defparam \SW[9]~I .oe_async_reset = "none";
defparam \SW[9]~I .oe_power_up = "low";
defparam \SW[9]~I .oe_register_mode = "none";
defparam \SW[9]~I .oe_sync_reset = "none";
defparam \SW[9]~I .operation_mode = "input";
defparam \SW[9]~I .output_async_reset = "none";
defparam \SW[9]~I .output_power_up = "low";
defparam \SW[9]~I .output_register_mode = "none";
defparam \SW[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y10_N18
cycloneii_lcell_comb \Mux21~0 (
// Equation(s):
// \Mux21~0_combout  = (\SW~combout [17] & ((\SW~combout [9]))) # (!\SW~combout [17] & (\SW~combout [2]))

	.dataa(vcc),
	.datab(\SW~combout [17]),
	.datac(\SW~combout [2]),
	.datad(\SW~combout [9]),
	.cin(gnd),
	.combout(\Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~0 .lut_mask = 16'hFC30;
defparam \Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y10_N19
cycloneii_lcell_ff \addr_in_r[2] (
	.clk(!\KEY[2]~clkctrl_outclk ),
	.datain(\Mux21~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_in_r[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(addr_in_r[2]));

// Location: LCCOMB_X4_Y8_N0
cycloneii_lcell_comb \addr_in[2]~2 (
// Equation(s):
// \addr_in[2]~2_combout  = (addr_in_r[2] & ((\SW~combout [16]) # (!\SW~combout [17])))

	.dataa(vcc),
	.datab(\SW~combout [17]),
	.datac(\SW~combout [16]),
	.datad(addr_in_r[2]),
	.cin(gnd),
	.combout(\addr_in[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \addr_in[2]~2 .lut_mask = 16'hF300;
defparam \addr_in[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y6_N21
cycloneii_lcell_ff \c|counter[2] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|counter[2]~41_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\c|counter[6]~36_combout ),
	.sload(gnd),
	.ena(\c|counter[6]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|counter [2]));

// Location: LCCOMB_X4_Y8_N18
cycloneii_lcell_comb \Mux69~0 (
// Equation(s):
// \Mux69~0_combout  = (\SW~combout [16] & (((\SW~combout [17])))) # (!\SW~combout [16] & ((\SW~combout [17] & (\c|counter [2])) # (!\SW~combout [17] & ((\c|za_data_r [2])))))

	.dataa(\SW~combout [16]),
	.datab(\c|counter [2]),
	.datac(\c|za_data_r [2]),
	.datad(\SW~combout [17]),
	.cin(gnd),
	.combout(\Mux69~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux69~0 .lut_mask = 16'hEE50;
defparam \Mux69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N20
cycloneii_lcell_comb \Mux69~1 (
// Equation(s):
// \Mux69~1_combout  = (\SW~combout [16] & ((\Mux69~0_combout  & ((\DRAM_DQ[2]~2 ))) # (!\Mux69~0_combout  & (\addr_in[2]~2_combout )))) # (!\SW~combout [16] & (((\Mux69~0_combout ))))

	.dataa(\SW~combout [16]),
	.datab(\addr_in[2]~2_combout ),
	.datac(\DRAM_DQ[2]~2 ),
	.datad(\Mux69~0_combout ),
	.cin(gnd),
	.combout(\Mux69~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux69~1 .lut_mask = 16'hF588;
defparam \Mux69~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y6_N17
cycloneii_lcell_ff \c|counter[0] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|counter[0]~33_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\c|counter[6]~36_combout ),
	.sload(gnd),
	.ena(\c|counter[6]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|counter [0]));

// Location: LCCOMB_X5_Y7_N2
cycloneii_lcell_comb \Mux71~0 (
// Equation(s):
// \Mux71~0_combout  = (\SW~combout [17] & ((\SW~combout [16]) # ((\c|counter [0])))) # (!\SW~combout [17] & (!\SW~combout [16] & ((\c|za_data_r [0]))))

	.dataa(\SW~combout [17]),
	.datab(\SW~combout [16]),
	.datac(\c|counter [0]),
	.datad(\c|za_data_r [0]),
	.cin(gnd),
	.combout(\Mux71~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux71~0 .lut_mask = 16'hB9A8;
defparam \Mux71~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N24
cycloneii_lcell_comb \Mux71~1 (
// Equation(s):
// \Mux71~1_combout  = (\SW~combout [16] & ((\Mux71~0_combout  & ((\DRAM_DQ[0]~0 ))) # (!\Mux71~0_combout  & (\addr_in[0]~0_combout )))) # (!\SW~combout [16] & (((\Mux71~0_combout ))))

	.dataa(\addr_in[0]~0_combout ),
	.datab(\SW~combout [16]),
	.datac(\DRAM_DQ[0]~0 ),
	.datad(\Mux71~0_combout ),
	.cin(gnd),
	.combout(\Mux71~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux71~1 .lut_mask = 16'hF388;
defparam \Mux71~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N8
cycloneii_lcell_comb \h0|WideOr6~0 (
// Equation(s):
// \h0|WideOr6~0_combout  = (\Mux68~1_combout  & (\Mux71~1_combout  & (\Mux70~1_combout  $ (\Mux69~1_combout )))) # (!\Mux68~1_combout  & (!\Mux70~1_combout  & (\Mux69~1_combout  $ (\Mux71~1_combout ))))

	.dataa(\Mux68~1_combout ),
	.datab(\Mux70~1_combout ),
	.datac(\Mux69~1_combout ),
	.datad(\Mux71~1_combout ),
	.cin(gnd),
	.combout(\h0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \h0|WideOr6~0 .lut_mask = 16'h2910;
defparam \h0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N18
cycloneii_lcell_comb \h0|WideOr5~0 (
// Equation(s):
// \h0|WideOr5~0_combout  = (\Mux68~1_combout  & ((\Mux71~1_combout  & (\Mux70~1_combout )) # (!\Mux71~1_combout  & ((\Mux69~1_combout ))))) # (!\Mux68~1_combout  & (\Mux69~1_combout  & (\Mux70~1_combout  $ (\Mux71~1_combout ))))

	.dataa(\Mux68~1_combout ),
	.datab(\Mux70~1_combout ),
	.datac(\Mux69~1_combout ),
	.datad(\Mux71~1_combout ),
	.cin(gnd),
	.combout(\h0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \h0|WideOr5~0 .lut_mask = 16'h98E0;
defparam \h0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N12
cycloneii_lcell_comb \h0|WideOr4~0 (
// Equation(s):
// \h0|WideOr4~0_combout  = (\Mux68~1_combout  & (\Mux69~1_combout  & ((\Mux70~1_combout ) # (!\Mux71~1_combout )))) # (!\Mux68~1_combout  & (\Mux70~1_combout  & (!\Mux69~1_combout  & !\Mux71~1_combout )))

	.dataa(\Mux68~1_combout ),
	.datab(\Mux70~1_combout ),
	.datac(\Mux69~1_combout ),
	.datad(\Mux71~1_combout ),
	.cin(gnd),
	.combout(\h0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \h0|WideOr4~0 .lut_mask = 16'h80A4;
defparam \h0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N10
cycloneii_lcell_comb \h0|WideOr3~0 (
// Equation(s):
// \h0|WideOr3~0_combout  = (\Mux70~1_combout  & ((\Mux69~1_combout  & ((\Mux71~1_combout ))) # (!\Mux69~1_combout  & (\Mux68~1_combout  & !\Mux71~1_combout )))) # (!\Mux70~1_combout  & (!\Mux68~1_combout  & (\Mux69~1_combout  $ (\Mux71~1_combout ))))

	.dataa(\Mux68~1_combout ),
	.datab(\Mux70~1_combout ),
	.datac(\Mux69~1_combout ),
	.datad(\Mux71~1_combout ),
	.cin(gnd),
	.combout(\h0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \h0|WideOr3~0 .lut_mask = 16'hC118;
defparam \h0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N16
cycloneii_lcell_comb \h0|WideOr2~0 (
// Equation(s):
// \h0|WideOr2~0_combout  = (\Mux70~1_combout  & (!\Mux68~1_combout  & ((\Mux71~1_combout )))) # (!\Mux70~1_combout  & ((\Mux69~1_combout  & (!\Mux68~1_combout )) # (!\Mux69~1_combout  & ((\Mux71~1_combout )))))

	.dataa(\Mux68~1_combout ),
	.datab(\Mux70~1_combout ),
	.datac(\Mux69~1_combout ),
	.datad(\Mux71~1_combout ),
	.cin(gnd),
	.combout(\h0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \h0|WideOr2~0 .lut_mask = 16'h5710;
defparam \h0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N22
cycloneii_lcell_comb \h0|WideOr1~0 (
// Equation(s):
// \h0|WideOr1~0_combout  = (\Mux70~1_combout  & (!\Mux68~1_combout  & ((\Mux71~1_combout ) # (!\Mux69~1_combout )))) # (!\Mux70~1_combout  & (\Mux71~1_combout  & (\Mux68~1_combout  $ (!\Mux69~1_combout ))))

	.dataa(\Mux68~1_combout ),
	.datab(\Mux70~1_combout ),
	.datac(\Mux69~1_combout ),
	.datad(\Mux71~1_combout ),
	.cin(gnd),
	.combout(\h0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \h0|WideOr1~0 .lut_mask = 16'h6504;
defparam \h0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N4
cycloneii_lcell_comb \h0|WideOr0~0 (
// Equation(s):
// \h0|WideOr0~0_combout  = (\Mux71~1_combout  & ((\Mux68~1_combout ) # (\Mux70~1_combout  $ (\Mux69~1_combout )))) # (!\Mux71~1_combout  & ((\Mux70~1_combout ) # (\Mux68~1_combout  $ (\Mux69~1_combout ))))

	.dataa(\Mux68~1_combout ),
	.datab(\Mux70~1_combout ),
	.datac(\Mux69~1_combout ),
	.datad(\Mux71~1_combout ),
	.cin(gnd),
	.combout(\h0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \h0|WideOr0~0 .lut_mask = 16'hBEDE;
defparam \h0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N26
cycloneii_lcell_comb \Mux64~0 (
// Equation(s):
// \Mux64~0_combout  = (\SW~combout [16] & (((\SW~combout [17])))) # (!\SW~combout [16] & ((\SW~combout [17] & (\c|counter [7])) # (!\SW~combout [17] & ((\c|za_data_r [7])))))

	.dataa(\SW~combout [16]),
	.datab(\c|counter [7]),
	.datac(\c|za_data_r [7]),
	.datad(\SW~combout [17]),
	.cin(gnd),
	.combout(\Mux64~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux64~0 .lut_mask = 16'hEE50;
defparam \Mux64~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y10_N13
cycloneii_lcell_ff \addr_in_r[7] (
	.clk(!\KEY[2]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux16~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\addr_in_r[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(addr_in_r[7]));

// Location: LCCOMB_X3_Y10_N12
cycloneii_lcell_comb \addr_in[7]~7 (
// Equation(s):
// \addr_in[7]~7_combout  = (addr_in_r[7] & ((\SW~combout [16]) # (!\SW~combout [17])))

	.dataa(\SW~combout [16]),
	.datab(\SW~combout [17]),
	.datac(addr_in_r[7]),
	.datad(vcc),
	.cin(gnd),
	.combout(\addr_in[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \addr_in[7]~7 .lut_mask = 16'hB0B0;
defparam \addr_in[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N0
cycloneii_lcell_comb \Mux64~1 (
// Equation(s):
// \Mux64~1_combout  = (\SW~combout [16] & ((\Mux64~0_combout  & (\DRAM_DQ[7]~7 )) # (!\Mux64~0_combout  & ((\addr_in[7]~7_combout ))))) # (!\SW~combout [16] & (\Mux64~0_combout ))

	.dataa(\SW~combout [16]),
	.datab(\Mux64~0_combout ),
	.datac(\DRAM_DQ[7]~7 ),
	.datad(\addr_in[7]~7_combout ),
	.cin(gnd),
	.combout(\Mux64~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux64~1 .lut_mask = 16'hE6C4;
defparam \Mux64~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N30
cycloneii_lcell_comb \Mux67~0 (
// Equation(s):
// \Mux67~0_combout  = (\SW~combout [17] & ((\SW~combout [16]) # ((\c|counter [4])))) # (!\SW~combout [17] & (!\SW~combout [16] & (\c|za_data_r [4])))

	.dataa(\SW~combout [17]),
	.datab(\SW~combout [16]),
	.datac(\c|za_data_r [4]),
	.datad(\c|counter [4]),
	.cin(gnd),
	.combout(\Mux67~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux67~0 .lut_mask = 16'hBA98;
defparam \Mux67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N4
cycloneii_lcell_comb \Mux67~1 (
// Equation(s):
// \Mux67~1_combout  = (\SW~combout [16] & ((\Mux67~0_combout  & ((\DRAM_DQ[4]~4 ))) # (!\Mux67~0_combout  & (\addr_in[4]~4_combout )))) # (!\SW~combout [16] & (((\Mux67~0_combout ))))

	.dataa(\addr_in[4]~4_combout ),
	.datab(\SW~combout [16]),
	.datac(\DRAM_DQ[4]~4 ),
	.datad(\Mux67~0_combout ),
	.cin(gnd),
	.combout(\Mux67~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux67~1 .lut_mask = 16'hF388;
defparam \Mux67~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N10
cycloneii_lcell_comb \Mux65~0 (
// Equation(s):
// \Mux65~0_combout  = (\SW~combout [17] & ((\SW~combout [16]) # ((\c|counter [6])))) # (!\SW~combout [17] & (!\SW~combout [16] & (\c|za_data_r [6])))

	.dataa(\SW~combout [17]),
	.datab(\SW~combout [16]),
	.datac(\c|za_data_r [6]),
	.datad(\c|counter [6]),
	.cin(gnd),
	.combout(\Mux65~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux65~0 .lut_mask = 16'hBA98;
defparam \Mux65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N16
cycloneii_lcell_comb \Mux65~1 (
// Equation(s):
// \Mux65~1_combout  = (\SW~combout [16] & ((\Mux65~0_combout  & ((\DRAM_DQ[6]~6 ))) # (!\Mux65~0_combout  & (\addr_in[6]~6_combout )))) # (!\SW~combout [16] & (((\Mux65~0_combout ))))

	.dataa(\addr_in[6]~6_combout ),
	.datab(\SW~combout [16]),
	.datac(\DRAM_DQ[6]~6 ),
	.datad(\Mux65~0_combout ),
	.cin(gnd),
	.combout(\Mux65~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux65~1 .lut_mask = 16'hF388;
defparam \Mux65~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y7_N15
cycloneii_lcell_ff \c|za_data_r[5] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DRAM_DQ[5]~5 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c|za_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|za_data_r [5]));

// Location: LCCOMB_X5_Y7_N14
cycloneii_lcell_comb \Mux66~0 (
// Equation(s):
// \Mux66~0_combout  = (\SW~combout [17] & ((\SW~combout [16]) # ((\c|counter [5])))) # (!\SW~combout [17] & (!\SW~combout [16] & (\c|za_data_r [5])))

	.dataa(\SW~combout [17]),
	.datab(\SW~combout [16]),
	.datac(\c|za_data_r [5]),
	.datad(\c|counter [5]),
	.cin(gnd),
	.combout(\Mux66~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux66~0 .lut_mask = 16'hBA98;
defparam \Mux66~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N12
cycloneii_lcell_comb \Mux66~1 (
// Equation(s):
// \Mux66~1_combout  = (\Mux66~0_combout  & (((\DRAM_DQ[5]~5 ) # (!\SW~combout [16])))) # (!\Mux66~0_combout  & (\addr_in[5]~5_combout  & ((\SW~combout [16]))))

	.dataa(\addr_in[5]~5_combout ),
	.datab(\DRAM_DQ[5]~5 ),
	.datac(\Mux66~0_combout ),
	.datad(\SW~combout [16]),
	.cin(gnd),
	.combout(\Mux66~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux66~1 .lut_mask = 16'hCAF0;
defparam \Mux66~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N6
cycloneii_lcell_comb \h1|WideOr6~0 (
// Equation(s):
// \h1|WideOr6~0_combout  = (\Mux64~1_combout  & (\Mux67~1_combout  & (\Mux65~1_combout  $ (\Mux66~1_combout )))) # (!\Mux64~1_combout  & (!\Mux66~1_combout  & (\Mux67~1_combout  $ (\Mux65~1_combout ))))

	.dataa(\Mux64~1_combout ),
	.datab(\Mux67~1_combout ),
	.datac(\Mux65~1_combout ),
	.datad(\Mux66~1_combout ),
	.cin(gnd),
	.combout(\h1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \h1|WideOr6~0 .lut_mask = 16'h0894;
defparam \h1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N8
cycloneii_lcell_comb \h1|WideOr5~0 (
// Equation(s):
// \h1|WideOr5~0_combout  = (\Mux64~1_combout  & ((\Mux67~1_combout  & ((\Mux66~1_combout ))) # (!\Mux67~1_combout  & (\Mux65~1_combout )))) # (!\Mux64~1_combout  & (\Mux65~1_combout  & (\Mux67~1_combout  $ (\Mux66~1_combout ))))

	.dataa(\Mux64~1_combout ),
	.datab(\Mux67~1_combout ),
	.datac(\Mux65~1_combout ),
	.datad(\Mux66~1_combout ),
	.cin(gnd),
	.combout(\h1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \h1|WideOr5~0 .lut_mask = 16'hB860;
defparam \h1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N18
cycloneii_lcell_comb \h1|WideOr4~0 (
// Equation(s):
// \h1|WideOr4~0_combout  = (\Mux64~1_combout  & (\Mux65~1_combout  & ((\Mux66~1_combout ) # (!\Mux67~1_combout )))) # (!\Mux64~1_combout  & (!\Mux67~1_combout  & (!\Mux65~1_combout  & \Mux66~1_combout )))

	.dataa(\Mux64~1_combout ),
	.datab(\Mux67~1_combout ),
	.datac(\Mux65~1_combout ),
	.datad(\Mux66~1_combout ),
	.cin(gnd),
	.combout(\h1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \h1|WideOr4~0 .lut_mask = 16'hA120;
defparam \h1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N0
cycloneii_lcell_comb \h1|WideOr3~0 (
// Equation(s):
// \h1|WideOr3~0_combout  = (\Mux66~1_combout  & ((\Mux67~1_combout  & ((\Mux65~1_combout ))) # (!\Mux67~1_combout  & (\Mux64~1_combout  & !\Mux65~1_combout )))) # (!\Mux66~1_combout  & (!\Mux64~1_combout  & (\Mux67~1_combout  $ (\Mux65~1_combout ))))

	.dataa(\Mux64~1_combout ),
	.datab(\Mux67~1_combout ),
	.datac(\Mux65~1_combout ),
	.datad(\Mux66~1_combout ),
	.cin(gnd),
	.combout(\h1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \h1|WideOr3~0 .lut_mask = 16'hC214;
defparam \h1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N22
cycloneii_lcell_comb \h1|WideOr2~0 (
// Equation(s):
// \h1|WideOr2~0_combout  = (\Mux66~1_combout  & (!\Mux64~1_combout  & (\Mux67~1_combout ))) # (!\Mux66~1_combout  & ((\Mux65~1_combout  & (!\Mux64~1_combout )) # (!\Mux65~1_combout  & ((\Mux67~1_combout )))))

	.dataa(\Mux64~1_combout ),
	.datab(\Mux67~1_combout ),
	.datac(\Mux65~1_combout ),
	.datad(\Mux66~1_combout ),
	.cin(gnd),
	.combout(\h1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \h1|WideOr2~0 .lut_mask = 16'h445C;
defparam \h1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N20
cycloneii_lcell_comb \h1|WideOr1~0 (
// Equation(s):
// \h1|WideOr1~0_combout  = (\Mux67~1_combout  & (\Mux64~1_combout  $ (((\Mux66~1_combout ) # (!\Mux65~1_combout ))))) # (!\Mux67~1_combout  & (!\Mux64~1_combout  & (!\Mux65~1_combout  & \Mux66~1_combout )))

	.dataa(\Mux64~1_combout ),
	.datab(\Mux67~1_combout ),
	.datac(\Mux65~1_combout ),
	.datad(\Mux66~1_combout ),
	.cin(gnd),
	.combout(\h1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \h1|WideOr1~0 .lut_mask = 16'h4584;
defparam \h1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N26
cycloneii_lcell_comb \h1|WideOr0~0 (
// Equation(s):
// \h1|WideOr0~0_combout  = (\Mux67~1_combout  & ((\Mux64~1_combout ) # (\Mux65~1_combout  $ (\Mux66~1_combout )))) # (!\Mux67~1_combout  & ((\Mux66~1_combout ) # (\Mux64~1_combout  $ (\Mux65~1_combout ))))

	.dataa(\Mux64~1_combout ),
	.datab(\Mux67~1_combout ),
	.datac(\Mux65~1_combout ),
	.datad(\Mux66~1_combout ),
	.cin(gnd),
	.combout(\h1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \h1|WideOr0~0 .lut_mask = 16'hBFDA;
defparam \h1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N22
cycloneii_lcell_comb \Mux63~0 (
// Equation(s):
// \Mux63~0_combout  = (\SW~combout [17] & (((\c|counter [8]) # (\SW~combout [16])))) # (!\SW~combout [17] & (\c|za_data_r [8] & ((!\SW~combout [16]))))

	.dataa(\SW~combout [17]),
	.datab(\c|za_data_r [8]),
	.datac(\c|counter [8]),
	.datad(\SW~combout [16]),
	.cin(gnd),
	.combout(\Mux63~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux63~0 .lut_mask = 16'hAAE4;
defparam \Mux63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[8]));
// synopsys translate_off
defparam \SW[8]~I .input_async_reset = "none";
defparam \SW[8]~I .input_power_up = "low";
defparam \SW[8]~I .input_register_mode = "none";
defparam \SW[8]~I .input_sync_reset = "none";
defparam \SW[8]~I .oe_async_reset = "none";
defparam \SW[8]~I .oe_power_up = "low";
defparam \SW[8]~I .oe_register_mode = "none";
defparam \SW[8]~I .oe_sync_reset = "none";
defparam \SW[8]~I .operation_mode = "input";
defparam \SW[8]~I .output_async_reset = "none";
defparam \SW[8]~I .output_power_up = "low";
defparam \SW[8]~I .output_register_mode = "none";
defparam \SW[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y10_N16
cycloneii_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = (!\SW~combout [17] & \SW~combout [8])

	.dataa(vcc),
	.datab(vcc),
	.datac(\SW~combout [17]),
	.datad(\SW~combout [8]),
	.cin(gnd),
	.combout(\Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~0 .lut_mask = 16'h0F00;
defparam \Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y10_N11
cycloneii_lcell_ff \addr_in_r[8] (
	.clk(!\KEY[2]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux15~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\addr_in_r[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(addr_in_r[8]));

// Location: LCCOMB_X2_Y10_N4
cycloneii_lcell_comb \addr_in[8]~8 (
// Equation(s):
// \addr_in[8]~8_combout  = (addr_in_r[8] & ((\SW~combout [16]) # (!\SW~combout [17])))

	.dataa(\SW~combout [16]),
	.datab(\SW~combout [17]),
	.datac(vcc),
	.datad(addr_in_r[8]),
	.cin(gnd),
	.combout(\addr_in[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \addr_in[8]~8 .lut_mask = 16'hBB00;
defparam \addr_in[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N16
cycloneii_lcell_comb \Mux63~1 (
// Equation(s):
// \Mux63~1_combout  = (\SW~combout [16] & ((\Mux63~0_combout  & ((\DRAM_DQ[8]~8 ))) # (!\Mux63~0_combout  & (\addr_in[8]~8_combout )))) # (!\SW~combout [16] & (\Mux63~0_combout ))

	.dataa(\SW~combout [16]),
	.datab(\Mux63~0_combout ),
	.datac(\addr_in[8]~8_combout ),
	.datad(\DRAM_DQ[8]~8 ),
	.cin(gnd),
	.combout(\Mux63~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux63~1 .lut_mask = 16'hEC64;
defparam \Mux63~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N8
cycloneii_lcell_comb \Mux62~0 (
// Equation(s):
// \Mux62~0_combout  = (\SW~combout [16] & (\SW~combout [17])) # (!\SW~combout [16] & ((\SW~combout [17] & ((\c|counter [9]))) # (!\SW~combout [17] & (\c|za_data_r [9]))))

	.dataa(\SW~combout [16]),
	.datab(\SW~combout [17]),
	.datac(\c|za_data_r [9]),
	.datad(\c|counter [9]),
	.cin(gnd),
	.combout(\Mux62~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux62~0 .lut_mask = 16'hDC98;
defparam \Mux62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y10_N30
cycloneii_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = (!\SW~combout [17] & \SW~combout [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(\SW~combout [17]),
	.datad(\SW~combout [9]),
	.cin(gnd),
	.combout(\Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~0 .lut_mask = 16'h0F00;
defparam \Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y10_N27
cycloneii_lcell_ff \addr_in_r[9] (
	.clk(!\KEY[2]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux14~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\addr_in_r[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(addr_in_r[9]));

// Location: LCCOMB_X3_Y9_N18
cycloneii_lcell_comb \addr_in[9]~9 (
// Equation(s):
// \addr_in[9]~9_combout  = (addr_in_r[9] & ((\SW~combout [16]) # (!\SW~combout [17])))

	.dataa(vcc),
	.datab(addr_in_r[9]),
	.datac(\SW~combout [16]),
	.datad(\SW~combout [17]),
	.cin(gnd),
	.combout(\addr_in[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \addr_in[9]~9 .lut_mask = 16'hC0CC;
defparam \addr_in[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N6
cycloneii_lcell_comb \Mux62~1 (
// Equation(s):
// \Mux62~1_combout  = (\SW~combout [16] & ((\Mux62~0_combout  & ((\DRAM_DQ[9]~9 ))) # (!\Mux62~0_combout  & (\addr_in[9]~9_combout )))) # (!\SW~combout [16] & (\Mux62~0_combout ))

	.dataa(\SW~combout [16]),
	.datab(\Mux62~0_combout ),
	.datac(\addr_in[9]~9_combout ),
	.datad(\DRAM_DQ[9]~9 ),
	.cin(gnd),
	.combout(\Mux62~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux62~1 .lut_mask = 16'hEC64;
defparam \Mux62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y10_N26
cycloneii_lcell_comb \addr_in_r[13]~1 (
// Equation(s):
// \addr_in_r[13]~1_combout  = (\SW~combout [16] & ((\SW~combout [14]) # (\SW~combout [17])))

	.dataa(vcc),
	.datab(\SW~combout [16]),
	.datac(\SW~combout [14]),
	.datad(\SW~combout [17]),
	.cin(gnd),
	.combout(\addr_in_r[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \addr_in_r[13]~1 .lut_mask = 16'hCCC0;
defparam \addr_in_r[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y8_N25
cycloneii_lcell_ff \addr_in_r[11] (
	.clk(!\KEY[2]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux12~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\addr_in_r[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(addr_in_r[11]));

// Location: LCCOMB_X2_Y7_N18
cycloneii_lcell_comb \addr_in[11]~11 (
// Equation(s):
// \addr_in[11]~11_combout  = (addr_in_r[11] & ((\SW~combout [16]) # (!\SW~combout [17])))

	.dataa(\SW~combout [16]),
	.datab(vcc),
	.datac(addr_in_r[11]),
	.datad(\SW~combout [17]),
	.cin(gnd),
	.combout(\addr_in[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \addr_in[11]~11 .lut_mask = 16'hA0F0;
defparam \addr_in[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y5_N7
cycloneii_lcell_ff \c|counter[11] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|counter[11]~59_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\c|counter[6]~36_combout ),
	.sload(gnd),
	.ena(\c|counter[6]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|counter [11]));

// Location: LCCOMB_X4_Y7_N4
cycloneii_lcell_comb \Mux60~0 (
// Equation(s):
// \Mux60~0_combout  = (\SW~combout [17] & ((\c|counter [11]) # ((\SW~combout [16])))) # (!\SW~combout [17] & (((!\SW~combout [16] & \c|za_data_r [11]))))

	.dataa(\SW~combout [17]),
	.datab(\c|counter [11]),
	.datac(\SW~combout [16]),
	.datad(\c|za_data_r [11]),
	.cin(gnd),
	.combout(\Mux60~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux60~0 .lut_mask = 16'hADA8;
defparam \Mux60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N6
cycloneii_lcell_comb \Mux60~1 (
// Equation(s):
// \Mux60~1_combout  = (\SW~combout [16] & ((\Mux60~0_combout  & ((\DRAM_DQ[11]~11 ))) # (!\Mux60~0_combout  & (\addr_in[11]~11_combout )))) # (!\SW~combout [16] & (((\Mux60~0_combout ))))

	.dataa(\SW~combout [16]),
	.datab(\addr_in[11]~11_combout ),
	.datac(\Mux60~0_combout ),
	.datad(\DRAM_DQ[11]~11 ),
	.cin(gnd),
	.combout(\Mux60~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux60~1 .lut_mask = 16'hF858;
defparam \Mux60~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y10_N28
cycloneii_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = (!\SW~combout [17] & \SW~combout [10])

	.dataa(vcc),
	.datab(vcc),
	.datac(\SW~combout [17]),
	.datad(\SW~combout [10]),
	.cin(gnd),
	.combout(\Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~0 .lut_mask = 16'h0F00;
defparam \Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y10_N21
cycloneii_lcell_ff \addr_in_r[10] (
	.clk(!\KEY[2]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux13~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\addr_in_r[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(addr_in_r[10]));

// Location: LCCOMB_X3_Y8_N4
cycloneii_lcell_comb \addr_in[10]~10 (
// Equation(s):
// \addr_in[10]~10_combout  = (addr_in_r[10] & ((\SW~combout [16]) # (!\SW~combout [17])))

	.dataa(\SW~combout [16]),
	.datab(\SW~combout [17]),
	.datac(vcc),
	.datad(addr_in_r[10]),
	.cin(gnd),
	.combout(\addr_in[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \addr_in[10]~10 .lut_mask = 16'hBB00;
defparam \addr_in[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N30
cycloneii_lcell_comb \Mux61~0 (
// Equation(s):
// \Mux61~0_combout  = (\SW~combout [16] & (\SW~combout [17])) # (!\SW~combout [16] & ((\SW~combout [17] & ((\c|counter [10]))) # (!\SW~combout [17] & (\c|za_data_r [10]))))

	.dataa(\SW~combout [16]),
	.datab(\SW~combout [17]),
	.datac(\c|za_data_r [10]),
	.datad(\c|counter [10]),
	.cin(gnd),
	.combout(\Mux61~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux61~0 .lut_mask = 16'hDC98;
defparam \Mux61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N16
cycloneii_lcell_comb \Mux61~1 (
// Equation(s):
// \Mux61~1_combout  = (\SW~combout [16] & ((\Mux61~0_combout  & (\DRAM_DQ[10]~10 )) # (!\Mux61~0_combout  & ((\addr_in[10]~10_combout ))))) # (!\SW~combout [16] & (((\Mux61~0_combout ))))

	.dataa(\SW~combout [16]),
	.datab(\DRAM_DQ[10]~10 ),
	.datac(\addr_in[10]~10_combout ),
	.datad(\Mux61~0_combout ),
	.cin(gnd),
	.combout(\Mux61~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux61~1 .lut_mask = 16'hDDA0;
defparam \Mux61~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N8
cycloneii_lcell_comb \h2|WideOr6~0 (
// Equation(s):
// \h2|WideOr6~0_combout  = (\Mux60~1_combout  & (\Mux63~1_combout  & (\Mux62~1_combout  $ (\Mux61~1_combout )))) # (!\Mux60~1_combout  & (!\Mux62~1_combout  & (\Mux63~1_combout  $ (\Mux61~1_combout ))))

	.dataa(\Mux63~1_combout ),
	.datab(\Mux62~1_combout ),
	.datac(\Mux60~1_combout ),
	.datad(\Mux61~1_combout ),
	.cin(gnd),
	.combout(\h2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr6~0 .lut_mask = 16'h2182;
defparam \h2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N10
cycloneii_lcell_comb \h2|WideOr5~0 (
// Equation(s):
// \h2|WideOr5~0_combout  = (\Mux62~1_combout  & ((\Mux63~1_combout  & (\Mux60~1_combout )) # (!\Mux63~1_combout  & ((\Mux61~1_combout ))))) # (!\Mux62~1_combout  & (\Mux61~1_combout  & (\Mux63~1_combout  $ (\Mux60~1_combout ))))

	.dataa(\Mux63~1_combout ),
	.datab(\Mux62~1_combout ),
	.datac(\Mux60~1_combout ),
	.datad(\Mux61~1_combout ),
	.cin(gnd),
	.combout(\h2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr5~0 .lut_mask = 16'hD680;
defparam \h2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N16
cycloneii_lcell_comb \h2|WideOr4~0 (
// Equation(s):
// \h2|WideOr4~0_combout  = (\Mux60~1_combout  & (\Mux61~1_combout  & ((\Mux62~1_combout ) # (!\Mux63~1_combout )))) # (!\Mux60~1_combout  & (!\Mux63~1_combout  & (\Mux62~1_combout  & !\Mux61~1_combout )))

	.dataa(\Mux63~1_combout ),
	.datab(\Mux62~1_combout ),
	.datac(\Mux60~1_combout ),
	.datad(\Mux61~1_combout ),
	.cin(gnd),
	.combout(\h2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr4~0 .lut_mask = 16'hD004;
defparam \h2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N18
cycloneii_lcell_comb \h2|WideOr3~0 (
// Equation(s):
// \h2|WideOr3~0_combout  = (\Mux62~1_combout  & ((\Mux63~1_combout  & ((\Mux61~1_combout ))) # (!\Mux63~1_combout  & (\Mux60~1_combout  & !\Mux61~1_combout )))) # (!\Mux62~1_combout  & (!\Mux60~1_combout  & (\Mux63~1_combout  $ (\Mux61~1_combout ))))

	.dataa(\Mux63~1_combout ),
	.datab(\Mux62~1_combout ),
	.datac(\Mux60~1_combout ),
	.datad(\Mux61~1_combout ),
	.cin(gnd),
	.combout(\h2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr3~0 .lut_mask = 16'h8942;
defparam \h2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N12
cycloneii_lcell_comb \h2|WideOr2~0 (
// Equation(s):
// \h2|WideOr2~0_combout  = (\Mux62~1_combout  & (\Mux63~1_combout  & (!\Mux60~1_combout ))) # (!\Mux62~1_combout  & ((\Mux61~1_combout  & ((!\Mux60~1_combout ))) # (!\Mux61~1_combout  & (\Mux63~1_combout ))))

	.dataa(\Mux63~1_combout ),
	.datab(\Mux62~1_combout ),
	.datac(\Mux60~1_combout ),
	.datad(\Mux61~1_combout ),
	.cin(gnd),
	.combout(\h2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr2~0 .lut_mask = 16'h0B2A;
defparam \h2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N14
cycloneii_lcell_comb \h2|WideOr1~0 (
// Equation(s):
// \h2|WideOr1~0_combout  = (\Mux63~1_combout  & (\Mux60~1_combout  $ (((\Mux62~1_combout ) # (!\Mux61~1_combout ))))) # (!\Mux63~1_combout  & (\Mux62~1_combout  & (!\Mux60~1_combout  & !\Mux61~1_combout )))

	.dataa(\Mux63~1_combout ),
	.datab(\Mux62~1_combout ),
	.datac(\Mux60~1_combout ),
	.datad(\Mux61~1_combout ),
	.cin(gnd),
	.combout(\h2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr1~0 .lut_mask = 16'h280E;
defparam \h2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N0
cycloneii_lcell_comb \h2|WideOr0~0 (
// Equation(s):
// \h2|WideOr0~0_combout  = (\Mux63~1_combout  & ((\Mux60~1_combout ) # (\Mux62~1_combout  $ (\Mux61~1_combout )))) # (!\Mux63~1_combout  & ((\Mux62~1_combout ) # (\Mux60~1_combout  $ (\Mux61~1_combout ))))

	.dataa(\Mux63~1_combout ),
	.datab(\Mux62~1_combout ),
	.datac(\Mux60~1_combout ),
	.datad(\Mux61~1_combout ),
	.cin(gnd),
	.combout(\h2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr0~0 .lut_mask = 16'hE7FC;
defparam \h2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y8_N3
cycloneii_lcell_ff \c|za_data_r[13] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DRAM_DQ[13]~13 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c|za_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|za_data_r [13]));

// Location: LCCOMB_X3_Y7_N10
cycloneii_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = (!\SW~combout [17] & \SW~combout [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\SW~combout [17]),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~0 .lut_mask = 16'h0F00;
defparam \Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N28
cycloneii_lcell_comb \addr_in_r[13]~feeder (
// Equation(s):
// \addr_in_r[13]~feeder_combout  = \Mux10~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux10~0_combout ),
	.cin(gnd),
	.combout(\addr_in_r[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr_in_r[13]~feeder .lut_mask = 16'hFF00;
defparam \addr_in_r[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y8_N29
cycloneii_lcell_ff \addr_in_r[13] (
	.clk(!\KEY[2]~clkctrl_outclk ),
	.datain(\addr_in_r[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_in_r[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(addr_in_r[13]));

// Location: LCCOMB_X3_Y8_N2
cycloneii_lcell_comb \Mux58~0 (
// Equation(s):
// \Mux58~0_combout  = (!\SW~combout [17] & ((\SW~combout [16] & ((addr_in_r[13]))) # (!\SW~combout [16] & (\c|za_data_r [13]))))

	.dataa(\SW~combout [16]),
	.datab(\SW~combout [17]),
	.datac(\c|za_data_r [13]),
	.datad(addr_in_r[13]),
	.cin(gnd),
	.combout(\Mux58~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux58~0 .lut_mask = 16'h3210;
defparam \Mux58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N16
cycloneii_lcell_comb \Mux58~1 (
// Equation(s):
// \Mux58~1_combout  = (\Mux58~0_combout ) # ((\SW~combout [16] & (\SW~combout [17] & \DRAM_DQ[13]~13 )))

	.dataa(\SW~combout [16]),
	.datab(\SW~combout [17]),
	.datac(\DRAM_DQ[13]~13 ),
	.datad(\Mux58~0_combout ),
	.cin(gnd),
	.combout(\Mux58~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux58~1 .lut_mask = 16'hFF80;
defparam \Mux58~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N18
cycloneii_lcell_comb \addr_in_r[12]~feeder (
// Equation(s):
// \addr_in_r[12]~feeder_combout  = \Mux11~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux11~0_combout ),
	.cin(gnd),
	.combout(\addr_in_r[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr_in_r[12]~feeder .lut_mask = 16'hFF00;
defparam \addr_in_r[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y8_N19
cycloneii_lcell_ff \addr_in_r[12] (
	.clk(!\KEY[2]~clkctrl_outclk ),
	.datain(\addr_in_r[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_in_r[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(addr_in_r[12]));

// Location: LCFF_X1_Y8_N15
cycloneii_lcell_ff \c|za_data_r[12] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DRAM_DQ[12]~12 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c|za_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|za_data_r [12]));

// Location: LCCOMB_X1_Y8_N14
cycloneii_lcell_comb \Mux59~0 (
// Equation(s):
// \Mux59~0_combout  = (!\SW~combout [17] & ((\SW~combout [16] & (addr_in_r[12])) # (!\SW~combout [16] & ((\c|za_data_r [12])))))

	.dataa(\SW~combout [16]),
	.datab(addr_in_r[12]),
	.datac(\c|za_data_r [12]),
	.datad(\SW~combout [17]),
	.cin(gnd),
	.combout(\Mux59~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux59~0 .lut_mask = 16'h00D8;
defparam \Mux59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N24
cycloneii_lcell_comb \Mux59~1 (
// Equation(s):
// \Mux59~1_combout  = (\Mux59~0_combout ) # ((\SW~combout [16] & (\DRAM_DQ[12]~12  & \SW~combout [17])))

	.dataa(\SW~combout [16]),
	.datab(\Mux59~0_combout ),
	.datac(\DRAM_DQ[12]~12 ),
	.datad(\SW~combout [17]),
	.cin(gnd),
	.combout(\Mux59~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux59~1 .lut_mask = 16'hECCC;
defparam \Mux59~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N30
cycloneii_lcell_comb \addr_in_r[15]~feeder (
// Equation(s):
// \addr_in_r[15]~feeder_combout  = \Mux8~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux8~0_combout ),
	.cin(gnd),
	.combout(\addr_in_r[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr_in_r[15]~feeder .lut_mask = 16'hFF00;
defparam \addr_in_r[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y8_N31
cycloneii_lcell_ff \addr_in_r[15] (
	.clk(!\KEY[2]~clkctrl_outclk ),
	.datain(\addr_in_r[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_in_r[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(addr_in_r[15]));

// Location: LCCOMB_X1_Y8_N6
cycloneii_lcell_comb \Mux56~0 (
// Equation(s):
// \Mux56~0_combout  = (!\SW~combout [17] & ((\SW~combout [16] & (addr_in_r[15])) # (!\SW~combout [16] & ((\c|za_data_r [15])))))

	.dataa(\SW~combout [16]),
	.datab(addr_in_r[15]),
	.datac(\c|za_data_r [15]),
	.datad(\SW~combout [17]),
	.cin(gnd),
	.combout(\Mux56~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux56~0 .lut_mask = 16'h00D8;
defparam \Mux56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N4
cycloneii_lcell_comb \Mux56~1 (
// Equation(s):
// \Mux56~1_combout  = (\Mux56~0_combout ) # ((\SW~combout [17] & (\SW~combout [16] & \DRAM_DQ[15]~15 )))

	.dataa(\SW~combout [17]),
	.datab(\SW~combout [16]),
	.datac(\DRAM_DQ[15]~15 ),
	.datad(\Mux56~0_combout ),
	.cin(gnd),
	.combout(\Mux56~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux56~1 .lut_mask = 16'hFF80;
defparam \Mux56~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y10_N9
cycloneii_lcell_ff \addr_in_r[14] (
	.clk(!\KEY[2]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux9~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\addr_in_r[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(addr_in_r[14]));

// Location: LCCOMB_X4_Y8_N26
cycloneii_lcell_comb \Mux57~0 (
// Equation(s):
// \Mux57~0_combout  = (!\SW~combout [17] & ((\SW~combout [16] & ((addr_in_r[14]))) # (!\SW~combout [16] & (\c|za_data_r [14]))))

	.dataa(\SW~combout [16]),
	.datab(\SW~combout [17]),
	.datac(\c|za_data_r [14]),
	.datad(addr_in_r[14]),
	.cin(gnd),
	.combout(\Mux57~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux57~0 .lut_mask = 16'h3210;
defparam \Mux57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N24
cycloneii_lcell_comb \Mux57~1 (
// Equation(s):
// \Mux57~1_combout  = (\Mux57~0_combout ) # ((\SW~combout [16] & (\SW~combout [17] & \DRAM_DQ[14]~14 )))

	.dataa(\SW~combout [16]),
	.datab(\SW~combout [17]),
	.datac(\DRAM_DQ[14]~14 ),
	.datad(\Mux57~0_combout ),
	.cin(gnd),
	.combout(\Mux57~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux57~1 .lut_mask = 16'hFF80;
defparam \Mux57~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N16
cycloneii_lcell_comb \h3|WideOr6~0 (
// Equation(s):
// \h3|WideOr6~0_combout  = (\Mux56~1_combout  & (\Mux59~1_combout  & (\Mux58~1_combout  $ (\Mux57~1_combout )))) # (!\Mux56~1_combout  & (!\Mux58~1_combout  & (\Mux59~1_combout  $ (\Mux57~1_combout ))))

	.dataa(\Mux58~1_combout ),
	.datab(\Mux59~1_combout ),
	.datac(\Mux56~1_combout ),
	.datad(\Mux57~1_combout ),
	.cin(gnd),
	.combout(\h3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \h3|WideOr6~0 .lut_mask = 16'h4184;
defparam \h3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N30
cycloneii_lcell_comb \h3|WideOr5~0 (
// Equation(s):
// \h3|WideOr5~0_combout  = (\Mux58~1_combout  & ((\Mux59~1_combout  & (\Mux56~1_combout )) # (!\Mux59~1_combout  & ((\Mux57~1_combout ))))) # (!\Mux58~1_combout  & (\Mux57~1_combout  & (\Mux59~1_combout  $ (\Mux56~1_combout ))))

	.dataa(\Mux58~1_combout ),
	.datab(\Mux59~1_combout ),
	.datac(\Mux56~1_combout ),
	.datad(\Mux57~1_combout ),
	.cin(gnd),
	.combout(\h3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \h3|WideOr5~0 .lut_mask = 16'hB680;
defparam \h3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N28
cycloneii_lcell_comb \h3|WideOr4~0 (
// Equation(s):
// \h3|WideOr4~0_combout  = (\Mux56~1_combout  & (\Mux57~1_combout  & ((\Mux58~1_combout ) # (!\Mux59~1_combout )))) # (!\Mux56~1_combout  & (\Mux58~1_combout  & (!\Mux59~1_combout  & !\Mux57~1_combout )))

	.dataa(\Mux58~1_combout ),
	.datab(\Mux59~1_combout ),
	.datac(\Mux56~1_combout ),
	.datad(\Mux57~1_combout ),
	.cin(gnd),
	.combout(\h3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \h3|WideOr4~0 .lut_mask = 16'hB002;
defparam \h3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N14
cycloneii_lcell_comb \h3|WideOr3~0 (
// Equation(s):
// \h3|WideOr3~0_combout  = (\Mux58~1_combout  & ((\Mux59~1_combout  & ((\Mux57~1_combout ))) # (!\Mux59~1_combout  & (\Mux56~1_combout  & !\Mux57~1_combout )))) # (!\Mux58~1_combout  & (!\Mux56~1_combout  & (\Mux59~1_combout  $ (\Mux57~1_combout ))))

	.dataa(\Mux58~1_combout ),
	.datab(\Mux59~1_combout ),
	.datac(\Mux56~1_combout ),
	.datad(\Mux57~1_combout ),
	.cin(gnd),
	.combout(\h3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \h3|WideOr3~0 .lut_mask = 16'h8924;
defparam \h3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N0
cycloneii_lcell_comb \h3|WideOr2~0 (
// Equation(s):
// \h3|WideOr2~0_combout  = (\Mux58~1_combout  & (\Mux59~1_combout  & (!\Mux56~1_combout ))) # (!\Mux58~1_combout  & ((\Mux57~1_combout  & ((!\Mux56~1_combout ))) # (!\Mux57~1_combout  & (\Mux59~1_combout ))))

	.dataa(\Mux58~1_combout ),
	.datab(\Mux59~1_combout ),
	.datac(\Mux56~1_combout ),
	.datad(\Mux57~1_combout ),
	.cin(gnd),
	.combout(\h3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \h3|WideOr2~0 .lut_mask = 16'h0D4C;
defparam \h3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N2
cycloneii_lcell_comb \h3|WideOr1~0 (
// Equation(s):
// \h3|WideOr1~0_combout  = (\Mux58~1_combout  & (!\Mux56~1_combout  & ((\Mux59~1_combout ) # (!\Mux57~1_combout )))) # (!\Mux58~1_combout  & (\Mux59~1_combout  & (\Mux56~1_combout  $ (!\Mux57~1_combout ))))

	.dataa(\Mux58~1_combout ),
	.datab(\Mux59~1_combout ),
	.datac(\Mux56~1_combout ),
	.datad(\Mux57~1_combout ),
	.cin(gnd),
	.combout(\h3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \h3|WideOr1~0 .lut_mask = 16'h480E;
defparam \h3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N12
cycloneii_lcell_comb \h3|WideOr0~0 (
// Equation(s):
// \h3|WideOr0~0_combout  = (\Mux59~1_combout  & ((\Mux56~1_combout ) # (\Mux58~1_combout  $ (\Mux57~1_combout )))) # (!\Mux59~1_combout  & ((\Mux58~1_combout ) # (\Mux56~1_combout  $ (\Mux57~1_combout ))))

	.dataa(\Mux58~1_combout ),
	.datab(\Mux59~1_combout ),
	.datac(\Mux56~1_combout ),
	.datad(\Mux57~1_combout ),
	.cin(gnd),
	.combout(\h3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \h3|WideOr0~0 .lut_mask = 16'hE7FA;
defparam \h3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y10_N28
cycloneii_lcell_comb \addr_in_r[18]~feeder (
// Equation(s):
// \addr_in_r[18]~feeder_combout  = \Mux16~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux16~0_combout ),
	.cin(gnd),
	.combout(\addr_in_r[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr_in_r[18]~feeder .lut_mask = 16'hFF00;
defparam \addr_in_r[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y10_N29
cycloneii_lcell_ff \addr_in_r[18] (
	.clk(!\KEY[2]~clkctrl_outclk ),
	.datain(\addr_in_r[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_in_r[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(addr_in_r[18]));

// Location: LCCOMB_X3_Y8_N10
cycloneii_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = (!\SW~combout [16] & \SW~combout [17])

	.dataa(\SW~combout [16]),
	.datab(\SW~combout [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~0 .lut_mask = 16'h4444;
defparam \Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y9_N19
cycloneii_lcell_ff \check_read[1] (
	.clk(!\KEY[2]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SW~combout [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(check_read[1]));

// Location: LCCOMB_X7_Y10_N2
cycloneii_lcell_comb \Mux53~2 (
// Equation(s):
// \Mux53~2_combout  = (check_read[0] & ((check_read[1]) # ((\t1|read_value_r[1][2]~regout )))) # (!check_read[0] & (!check_read[1] & ((\t1|read_value_r[0][2]~regout ))))

	.dataa(check_read[0]),
	.datab(check_read[1]),
	.datac(\t1|read_value_r[1][2]~regout ),
	.datad(\t1|read_value_r[0][2]~regout ),
	.cin(gnd),
	.combout(\Mux53~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux53~2 .lut_mask = 16'hB9A8;
defparam \Mux53~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N12
cycloneii_lcell_comb \Mux53~3 (
// Equation(s):
// \Mux53~3_combout  = (check_read[1] & ((\Mux53~2_combout  & (\t1|read_value_r[3][2]~regout )) # (!\Mux53~2_combout  & ((\t1|read_value_r[2][2]~regout ))))) # (!check_read[1] & (((\Mux53~2_combout ))))

	.dataa(check_read[1]),
	.datab(\t1|read_value_r[3][2]~regout ),
	.datac(\t1|read_value_r[2][2]~regout ),
	.datad(\Mux53~2_combout ),
	.cin(gnd),
	.combout(\Mux53~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux53~3 .lut_mask = 16'hDDA0;
defparam \Mux53~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y7_N13
cycloneii_lcell_ff \check_read[0] (
	.clk(!\KEY[2]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SW~combout [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(check_read[0]));

// Location: LCCOMB_X6_Y8_N0
cycloneii_lcell_comb \Mux53~1 (
// Equation(s):
// \Mux53~1_combout  = (\Mux53~0_combout  & (((\t1|read_value_r[7][2]~regout )) # (!check_read[0]))) # (!\Mux53~0_combout  & (check_read[0] & (\t1|read_value_r[5][2]~regout )))

	.dataa(\Mux53~0_combout ),
	.datab(check_read[0]),
	.datac(\t1|read_value_r[5][2]~regout ),
	.datad(\t1|read_value_r[7][2]~regout ),
	.cin(gnd),
	.combout(\Mux53~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux53~1 .lut_mask = 16'hEA62;
defparam \Mux53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N14
cycloneii_lcell_comb \Mux53~4 (
// Equation(s):
// \Mux53~4_combout  = (\Mux52~8_combout  & (((\Mux53~1_combout ) # (!\Equal2~0_combout )))) # (!\Mux52~8_combout  & (\Mux53~3_combout  & ((\Equal2~0_combout ))))

	.dataa(\Mux52~8_combout ),
	.datab(\Mux53~3_combout ),
	.datac(\Mux53~1_combout ),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\Mux53~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux53~4 .lut_mask = 16'hE4AA;
defparam \Mux53~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N10
cycloneii_lcell_comb \Mux53~5 (
// Equation(s):
// \Mux53~5_combout  = (\Equal2~0_combout  & (((\Mux53~4_combout )))) # (!\Equal2~0_combout  & ((\Mux53~4_combout  & (addr_in_r[2])) # (!\Mux53~4_combout  & ((\data_in[2]~2_combout )))))

	.dataa(\Equal2~0_combout ),
	.datab(addr_in_r[2]),
	.datac(\Mux53~4_combout ),
	.datad(\data_in[2]~2_combout ),
	.cin(gnd),
	.combout(\Mux53~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux53~5 .lut_mask = 16'hE5E0;
defparam \Mux53~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N6
cycloneii_lcell_comb \Mux53~6 (
// Equation(s):
// \Mux53~6_combout  = (\SW~combout [16] & ((\SW~combout [17] & ((\Mux53~5_combout ))) # (!\SW~combout [17] & (addr_in_r[18])))) # (!\SW~combout [16] & (((\Mux53~5_combout ))))

	.dataa(\SW~combout [16]),
	.datab(\SW~combout [17]),
	.datac(addr_in_r[18]),
	.datad(\Mux53~5_combout ),
	.cin(gnd),
	.combout(\Mux53~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux53~6 .lut_mask = 16'hFD20;
defparam \Mux53~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y8_N13
cycloneii_lcell_ff \t1|read_value_r[6][1] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[6][10]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[6][1]~regout ));

// Location: LCCOMB_X7_Y8_N12
cycloneii_lcell_comb \Mux54~8 (
// Equation(s):
// \Mux54~8_combout  = (check_read[0] & (((\t1|read_value_r[7][1]~regout )) # (!check_read[1]))) # (!check_read[0] & (check_read[1] & (\t1|read_value_r[6][1]~regout )))

	.dataa(check_read[0]),
	.datab(check_read[1]),
	.datac(\t1|read_value_r[6][1]~regout ),
	.datad(\t1|read_value_r[7][1]~regout ),
	.cin(gnd),
	.combout(\Mux54~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux54~8 .lut_mask = 16'hEA62;
defparam \Mux54~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y8_N25
cycloneii_lcell_ff \t1|read_value_r[5][1] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[5][11]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[5][1]~regout ));

// Location: LCFF_X6_Y8_N13
cycloneii_lcell_ff \t1|read_value_r[4][1] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[4][8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[4][1]~regout ));

// Location: LCCOMB_X6_Y8_N24
cycloneii_lcell_comb \Mux54~9 (
// Equation(s):
// \Mux54~9_combout  = (check_read[1] & (\Mux54~8_combout )) # (!check_read[1] & ((\Mux54~8_combout  & (\t1|read_value_r[5][1]~regout )) # (!\Mux54~8_combout  & ((\t1|read_value_r[4][1]~regout )))))

	.dataa(check_read[1]),
	.datab(\Mux54~8_combout ),
	.datac(\t1|read_value_r[5][1]~regout ),
	.datad(\t1|read_value_r[4][1]~regout ),
	.cin(gnd),
	.combout(\Mux54~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux54~9 .lut_mask = 16'hD9C8;
defparam \Mux54~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N2
cycloneii_lcell_comb \t1|read_value_r[3][1]~feeder (
// Equation(s):
// \t1|read_value_r[3][1]~feeder_combout  = \t1|read_value_r~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\t1|read_value_r~3_combout ),
	.cin(gnd),
	.combout(\t1|read_value_r[3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \t1|read_value_r[3][1]~feeder .lut_mask = 16'hFF00;
defparam \t1|read_value_r[3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y9_N3
cycloneii_lcell_ff \t1|read_value_r[3][1] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|read_value_r[3][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t1|read_value_r[3][5]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[3][1]~regout ));

// Location: LCCOMB_X7_Y10_N24
cycloneii_lcell_comb \Mux54~10 (
// Equation(s):
// \Mux54~10_combout  = (check_read[1] & ((\t1|read_value_r[3][1]~regout ))) # (!check_read[1] & (\t1|read_value_r[1][1]~regout ))

	.dataa(\t1|read_value_r[1][1]~regout ),
	.datab(check_read[1]),
	.datac(vcc),
	.datad(\t1|read_value_r[3][1]~regout ),
	.cin(gnd),
	.combout(\Mux54~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux54~10 .lut_mask = 16'hEE22;
defparam \Mux54~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y10_N16
cycloneii_lcell_comb \Mux54~12 (
// Equation(s):
// \Mux54~12_combout  = ((check_read[0] & ((\Mux54~10_combout ))) # (!check_read[0] & (\Mux54~11_combout ))) # (!\Equal2~0_combout )

	.dataa(\Mux54~11_combout ),
	.datab(\Equal2~0_combout ),
	.datac(check_read[0]),
	.datad(\Mux54~10_combout ),
	.cin(gnd),
	.combout(\Mux54~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux54~12 .lut_mask = 16'hFB3B;
defparam \Mux54~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y10_N2
cycloneii_lcell_comb \Mux22~0 (
// Equation(s):
// \Mux22~0_combout  = (\SW~combout [17] & (\SW~combout [8])) # (!\SW~combout [17] & ((\SW~combout [1])))

	.dataa(vcc),
	.datab(\SW~combout [8]),
	.datac(\SW~combout [17]),
	.datad(\SW~combout [1]),
	.cin(gnd),
	.combout(\Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~0 .lut_mask = 16'hCFC0;
defparam \Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y10_N3
cycloneii_lcell_ff \addr_in_r[1] (
	.clk(!\KEY[2]~clkctrl_outclk ),
	.datain(\Mux22~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_in_r[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(addr_in_r[1]));

// Location: LCCOMB_X3_Y10_N4
cycloneii_lcell_comb \addr_in[1]~1 (
// Equation(s):
// \addr_in[1]~1_combout  = (addr_in_r[1]) # ((\SW~combout [17] & !\SW~combout [16]))

	.dataa(vcc),
	.datab(\SW~combout [17]),
	.datac(\SW~combout [16]),
	.datad(addr_in_r[1]),
	.cin(gnd),
	.combout(\addr_in[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \addr_in[1]~1 .lut_mask = 16'hFF0C;
defparam \addr_in[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N18
cycloneii_lcell_comb \check_read[2]~feeder (
// Equation(s):
// \check_read[2]~feeder_combout  = \SW~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\check_read[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \check_read[2]~feeder .lut_mask = 16'hFF00;
defparam \check_read[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y7_N19
cycloneii_lcell_ff \check_read[2] (
	.clk(!\KEY[2]~clkctrl_outclk ),
	.datain(\check_read[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(check_read[2]));

// Location: LCCOMB_X4_Y7_N8
cycloneii_lcell_comb \Mux52~8 (
// Equation(s):
// \Mux52~8_combout  = (\SW~combout [17] & ((\SW~combout [16]) # (check_read[2])))

	.dataa(\SW~combout [16]),
	.datab(check_read[2]),
	.datac(vcc),
	.datad(\SW~combout [17]),
	.cin(gnd),
	.combout(\Mux52~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux52~8 .lut_mask = 16'hEE00;
defparam \Mux52~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N14
cycloneii_lcell_comb \Mux54~13 (
// Equation(s):
// \Mux54~13_combout  = (\Equal2~0_combout ) # ((\Mux52~8_combout  & ((\addr_in[1]~1_combout ))) # (!\Mux52~8_combout  & (\data_in[1]~1_combout )))

	.dataa(\Equal2~0_combout ),
	.datab(\data_in[1]~1_combout ),
	.datac(\addr_in[1]~1_combout ),
	.datad(\Mux52~8_combout ),
	.cin(gnd),
	.combout(\Mux54~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux54~13 .lut_mask = 16'hFAEE;
defparam \Mux54~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y10_N6
cycloneii_lcell_comb \Mux54~14 (
// Equation(s):
// \Mux54~14_combout  = (\Mux54~16_combout  & (((\Mux54~12_combout  & \Mux54~13_combout )))) # (!\Mux54~16_combout  & (\Mux54~9_combout  & ((\Mux54~13_combout ) # (!\Mux54~12_combout ))))

	.dataa(\Mux54~16_combout ),
	.datab(\Mux54~9_combout ),
	.datac(\Mux54~12_combout ),
	.datad(\Mux54~13_combout ),
	.cin(gnd),
	.combout(\Mux54~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux54~14 .lut_mask = 16'hE404;
defparam \Mux54~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y10_N22
cycloneii_lcell_comb \Mux54~15 (
// Equation(s):
// \Mux54~15_combout  = (\SW~combout [17] & (((\Mux54~14_combout )))) # (!\SW~combout [17] & ((\SW~combout [16] & (addr_in_r[17])) # (!\SW~combout [16] & ((\Mux54~14_combout )))))

	.dataa(addr_in_r[17]),
	.datab(\SW~combout [17]),
	.datac(\SW~combout [16]),
	.datad(\Mux54~14_combout ),
	.cin(gnd),
	.combout(\Mux54~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux54~15 .lut_mask = 16'hEF20;
defparam \Mux54~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y10_N8
cycloneii_lcell_comb \Mux23~0 (
// Equation(s):
// \Mux23~0_combout  = (\SW~combout [17] & ((\SW~combout [7]))) # (!\SW~combout [17] & (\SW~combout [0]))

	.dataa(vcc),
	.datab(\SW~combout [17]),
	.datac(\SW~combout [0]),
	.datad(\SW~combout [7]),
	.cin(gnd),
	.combout(\Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~0 .lut_mask = 16'hFC30;
defparam \Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y10_N9
cycloneii_lcell_ff \addr_in_r[0] (
	.clk(!\KEY[2]~clkctrl_outclk ),
	.datain(\Mux23~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_in_r[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(addr_in_r[0]));

// Location: LCCOMB_X6_Y8_N2
cycloneii_lcell_comb \Mux55~0 (
// Equation(s):
// \Mux55~0_combout  = (check_read[1] & (((check_read[0]) # (\t1|read_value_r[6][0]~regout )))) # (!check_read[1] & (\t1|read_value_r[4][0]~regout  & (!check_read[0])))

	.dataa(check_read[1]),
	.datab(\t1|read_value_r[4][0]~regout ),
	.datac(check_read[0]),
	.datad(\t1|read_value_r[6][0]~regout ),
	.cin(gnd),
	.combout(\Mux55~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux55~0 .lut_mask = 16'hAEA4;
defparam \Mux55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N8
cycloneii_lcell_comb \Mux55~1 (
// Equation(s):
// \Mux55~1_combout  = (check_read[0] & ((\Mux55~0_combout  & (\t1|read_value_r[7][0]~regout )) # (!\Mux55~0_combout  & ((\t1|read_value_r[5][0]~regout ))))) # (!check_read[0] & (((\Mux55~0_combout ))))

	.dataa(\t1|read_value_r[7][0]~regout ),
	.datab(\t1|read_value_r[5][0]~regout ),
	.datac(check_read[0]),
	.datad(\Mux55~0_combout ),
	.cin(gnd),
	.combout(\Mux55~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux55~1 .lut_mask = 16'hAFC0;
defparam \Mux55~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N8
cycloneii_lcell_comb \Mux55~3 (
// Equation(s):
// \Mux55~3_combout  = (\Mux55~2_combout  & ((\t1|read_value_r[3][0]~regout ) # ((!check_read[1])))) # (!\Mux55~2_combout  & (((check_read[1] & \t1|read_value_r[2][0]~regout ))))

	.dataa(\Mux55~2_combout ),
	.datab(\t1|read_value_r[3][0]~regout ),
	.datac(check_read[1]),
	.datad(\t1|read_value_r[2][0]~regout ),
	.cin(gnd),
	.combout(\Mux55~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux55~3 .lut_mask = 16'hDA8A;
defparam \Mux55~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y10_N18
cycloneii_lcell_comb \Mux55~4 (
// Equation(s):
// \Mux55~4_combout  = (\Mux52~8_combout  & (((\Mux55~1_combout )) # (!\Equal2~0_combout ))) # (!\Mux52~8_combout  & (\Equal2~0_combout  & ((\Mux55~3_combout ))))

	.dataa(\Mux52~8_combout ),
	.datab(\Equal2~0_combout ),
	.datac(\Mux55~1_combout ),
	.datad(\Mux55~3_combout ),
	.cin(gnd),
	.combout(\Mux55~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux55~4 .lut_mask = 16'hE6A2;
defparam \Mux55~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N10
cycloneii_lcell_comb \Mux55~5 (
// Equation(s):
// \Mux55~5_combout  = (\Equal2~0_combout  & (((\Mux55~4_combout )))) # (!\Equal2~0_combout  & ((\Mux55~4_combout  & (addr_in_r[0])) # (!\Mux55~4_combout  & ((\data_in[0]~0_combout )))))

	.dataa(\Equal2~0_combout ),
	.datab(addr_in_r[0]),
	.datac(\data_in[0]~0_combout ),
	.datad(\Mux55~4_combout ),
	.cin(gnd),
	.combout(\Mux55~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux55~5 .lut_mask = 16'hEE50;
defparam \Mux55~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N8
cycloneii_lcell_comb \Mux55~6 (
// Equation(s):
// \Mux55~6_combout  = (\SW~combout [17] & (((\Mux55~5_combout )))) # (!\SW~combout [17] & ((\SW~combout [16] & (addr_in_r[16])) # (!\SW~combout [16] & ((\Mux55~5_combout )))))

	.dataa(addr_in_r[16]),
	.datab(\SW~combout [17]),
	.datac(\SW~combout [16]),
	.datad(\Mux55~5_combout ),
	.cin(gnd),
	.combout(\Mux55~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux55~6 .lut_mask = 16'hEF20;
defparam \Mux55~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y10_N14
cycloneii_lcell_comb \addr_in_r[19]~feeder (
// Equation(s):
// \addr_in_r[19]~feeder_combout  = \Mux15~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux15~0_combout ),
	.cin(gnd),
	.combout(\addr_in_r[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr_in_r[19]~feeder .lut_mask = 16'hFF00;
defparam \addr_in_r[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y10_N15
cycloneii_lcell_ff \addr_in_r[19] (
	.clk(!\KEY[2]~clkctrl_outclk ),
	.datain(\addr_in_r[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_in_r[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(addr_in_r[19]));

// Location: LCFF_X7_Y10_N25
cycloneii_lcell_ff \t1|read_value_r[2][3] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[2][14]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[2][3]~regout ));

// Location: LCCOMB_X6_Y10_N24
cycloneii_lcell_comb \Mux52~12 (
// Equation(s):
// \Mux52~12_combout  = (check_read[1] & ((\t1|read_value_r[2][3]~regout ))) # (!check_read[1] & (\t1|read_value_r[0][3]~regout ))

	.dataa(check_read[1]),
	.datab(\t1|read_value_r[0][3]~regout ),
	.datac(vcc),
	.datad(\t1|read_value_r[2][3]~regout ),
	.cin(gnd),
	.combout(\Mux52~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux52~12 .lut_mask = 16'hEE44;
defparam \Mux52~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y10_N22
cycloneii_lcell_comb \Mux52~13 (
// Equation(s):
// \Mux52~13_combout  = ((check_read[0] & (\Mux52~11_combout )) # (!check_read[0] & ((\Mux52~12_combout )))) # (!\Equal2~0_combout )

	.dataa(\Mux52~11_combout ),
	.datab(\Equal2~0_combout ),
	.datac(check_read[0]),
	.datad(\Mux52~12_combout ),
	.cin(gnd),
	.combout(\Mux52~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux52~13 .lut_mask = 16'hBFB3;
defparam \Mux52~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N2
cycloneii_lcell_comb \Mux52~14 (
// Equation(s):
// \Mux52~14_combout  = (\Equal2~0_combout ) # ((\Mux52~8_combout  & (\addr_in[3]~3_combout )) # (!\Mux52~8_combout  & ((\data_in[3]~3_combout ))))

	.dataa(\Equal2~0_combout ),
	.datab(\addr_in[3]~3_combout ),
	.datac(\data_in[3]~3_combout ),
	.datad(\Mux52~8_combout ),
	.cin(gnd),
	.combout(\Mux52~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux52~14 .lut_mask = 16'hEEFA;
defparam \Mux52~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y8_N21
cycloneii_lcell_ff \t1|read_value_r[7][3] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[7][6]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[7][3]~regout ));

// Location: LCCOMB_X8_Y8_N20
cycloneii_lcell_comb \Mux52~9 (
// Equation(s):
// \Mux52~9_combout  = (check_read[1] & ((check_read[0] & (\t1|read_value_r[7][3]~regout )) # (!check_read[0] & ((\t1|read_value_r[6][3]~regout ))))) # (!check_read[1] & (check_read[0]))

	.dataa(check_read[1]),
	.datab(check_read[0]),
	.datac(\t1|read_value_r[7][3]~regout ),
	.datad(\t1|read_value_r[6][3]~regout ),
	.cin(gnd),
	.combout(\Mux52~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux52~9 .lut_mask = 16'hE6C4;
defparam \Mux52~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N6
cycloneii_lcell_comb \Mux52~10 (
// Equation(s):
// \Mux52~10_combout  = (check_read[1] & (((\Mux52~9_combout )))) # (!check_read[1] & ((\Mux52~9_combout  & ((\t1|read_value_r[5][3]~regout ))) # (!\Mux52~9_combout  & (\t1|read_value_r[4][3]~regout ))))

	.dataa(check_read[1]),
	.datab(\t1|read_value_r[4][3]~regout ),
	.datac(\t1|read_value_r[5][3]~regout ),
	.datad(\Mux52~9_combout ),
	.cin(gnd),
	.combout(\Mux52~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux52~10 .lut_mask = 16'hFA44;
defparam \Mux52~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y10_N12
cycloneii_lcell_comb \Mux52~15 (
// Equation(s):
// \Mux52~15_combout  = (\Mux54~16_combout  & (\Mux52~13_combout  & (\Mux52~14_combout ))) # (!\Mux54~16_combout  & (\Mux52~10_combout  & ((\Mux52~14_combout ) # (!\Mux52~13_combout ))))

	.dataa(\Mux54~16_combout ),
	.datab(\Mux52~13_combout ),
	.datac(\Mux52~14_combout ),
	.datad(\Mux52~10_combout ),
	.cin(gnd),
	.combout(\Mux52~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux52~15 .lut_mask = 16'hD180;
defparam \Mux52~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y10_N24
cycloneii_lcell_comb \Mux52~16 (
// Equation(s):
// \Mux52~16_combout  = (\SW~combout [17] & (((\Mux52~15_combout )))) # (!\SW~combout [17] & ((\SW~combout [16] & (addr_in_r[19])) # (!\SW~combout [16] & ((\Mux52~15_combout )))))

	.dataa(\SW~combout [17]),
	.datab(\SW~combout [16]),
	.datac(addr_in_r[19]),
	.datad(\Mux52~15_combout ),
	.cin(gnd),
	.combout(\Mux52~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux52~16 .lut_mask = 16'hFB40;
defparam \Mux52~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N16
cycloneii_lcell_comb \h4|WideOr6~0 (
// Equation(s):
// \h4|WideOr6~0_combout  = (\Mux53~6_combout  & (!\Mux54~15_combout  & (\Mux55~6_combout  $ (!\Mux52~16_combout )))) # (!\Mux53~6_combout  & (\Mux55~6_combout  & (\Mux54~15_combout  $ (!\Mux52~16_combout ))))

	.dataa(\Mux53~6_combout ),
	.datab(\Mux54~15_combout ),
	.datac(\Mux55~6_combout ),
	.datad(\Mux52~16_combout ),
	.cin(gnd),
	.combout(\h4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \h4|WideOr6~0 .lut_mask = 16'h6012;
defparam \h4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N22
cycloneii_lcell_comb \h4|WideOr5~0 (
// Equation(s):
// \h4|WideOr5~0_combout  = (\Mux54~15_combout  & ((\Mux55~6_combout  & ((\Mux52~16_combout ))) # (!\Mux55~6_combout  & (\Mux53~6_combout )))) # (!\Mux54~15_combout  & (\Mux53~6_combout  & (\Mux55~6_combout  $ (\Mux52~16_combout ))))

	.dataa(\Mux53~6_combout ),
	.datab(\Mux54~15_combout ),
	.datac(\Mux55~6_combout ),
	.datad(\Mux52~16_combout ),
	.cin(gnd),
	.combout(\h4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \h4|WideOr5~0 .lut_mask = 16'hCA28;
defparam \h4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N12
cycloneii_lcell_comb \h4|WideOr4~0 (
// Equation(s):
// \h4|WideOr4~0_combout  = (\Mux53~6_combout  & (\Mux52~16_combout  & ((\Mux54~15_combout ) # (!\Mux55~6_combout )))) # (!\Mux53~6_combout  & (\Mux54~15_combout  & (!\Mux55~6_combout  & !\Mux52~16_combout )))

	.dataa(\Mux53~6_combout ),
	.datab(\Mux54~15_combout ),
	.datac(\Mux55~6_combout ),
	.datad(\Mux52~16_combout ),
	.cin(gnd),
	.combout(\h4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \h4|WideOr4~0 .lut_mask = 16'h8A04;
defparam \h4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N30
cycloneii_lcell_comb \h4|WideOr3~0 (
// Equation(s):
// \h4|WideOr3~0_combout  = (\Mux54~15_combout  & ((\Mux53~6_combout  & (\Mux55~6_combout )) # (!\Mux53~6_combout  & (!\Mux55~6_combout  & \Mux52~16_combout )))) # (!\Mux54~15_combout  & (!\Mux52~16_combout  & (\Mux53~6_combout  $ (\Mux55~6_combout ))))

	.dataa(\Mux53~6_combout ),
	.datab(\Mux54~15_combout ),
	.datac(\Mux55~6_combout ),
	.datad(\Mux52~16_combout ),
	.cin(gnd),
	.combout(\h4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \h4|WideOr3~0 .lut_mask = 16'h8492;
defparam \h4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N28
cycloneii_lcell_comb \h4|WideOr2~0 (
// Equation(s):
// \h4|WideOr2~0_combout  = (\Mux54~15_combout  & (((\Mux55~6_combout  & !\Mux52~16_combout )))) # (!\Mux54~15_combout  & ((\Mux53~6_combout  & ((!\Mux52~16_combout ))) # (!\Mux53~6_combout  & (\Mux55~6_combout ))))

	.dataa(\Mux53~6_combout ),
	.datab(\Mux54~15_combout ),
	.datac(\Mux55~6_combout ),
	.datad(\Mux52~16_combout ),
	.cin(gnd),
	.combout(\h4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \h4|WideOr2~0 .lut_mask = 16'h10F2;
defparam \h4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N14
cycloneii_lcell_comb \h4|WideOr1~0 (
// Equation(s):
// \h4|WideOr1~0_combout  = (\Mux53~6_combout  & (\Mux55~6_combout  & (\Mux54~15_combout  $ (\Mux52~16_combout )))) # (!\Mux53~6_combout  & (!\Mux52~16_combout  & ((\Mux54~15_combout ) # (\Mux55~6_combout ))))

	.dataa(\Mux53~6_combout ),
	.datab(\Mux54~15_combout ),
	.datac(\Mux55~6_combout ),
	.datad(\Mux52~16_combout ),
	.cin(gnd),
	.combout(\h4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \h4|WideOr1~0 .lut_mask = 16'h20D4;
defparam \h4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N0
cycloneii_lcell_comb \h4|WideOr0~0 (
// Equation(s):
// \h4|WideOr0~0_combout  = (\Mux55~6_combout  & ((\Mux52~16_combout ) # (\Mux53~6_combout  $ (\Mux54~15_combout )))) # (!\Mux55~6_combout  & ((\Mux54~15_combout ) # (\Mux53~6_combout  $ (\Mux52~16_combout ))))

	.dataa(\Mux53~6_combout ),
	.datab(\Mux54~15_combout ),
	.datac(\Mux55~6_combout ),
	.datad(\Mux52~16_combout ),
	.cin(gnd),
	.combout(\h4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \h4|WideOr0~0 .lut_mask = 16'hFD6E;
defparam \h4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N10
cycloneii_lcell_comb \Mux47~0 (
// Equation(s):
// \Mux47~0_combout  = \SW~combout [16] $ (\SW~combout [17])

	.dataa(\SW~combout [16]),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [17]),
	.cin(gnd),
	.combout(\Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux47~0 .lut_mask = 16'h55AA;
defparam \Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N2
cycloneii_lcell_comb \Mux48~4 (
// Equation(s):
// \Mux48~4_combout  = (\Mux47~0_combout  & (((\Mux52~8_combout )))) # (!\Mux47~0_combout  & ((\Mux52~8_combout  & (\addr_in[7]~7_combout )) # (!\Mux52~8_combout  & ((\data_in[7]~5_combout )))))

	.dataa(\addr_in[7]~7_combout ),
	.datab(\Mux47~0_combout ),
	.datac(\data_in[7]~5_combout ),
	.datad(\Mux52~8_combout ),
	.cin(gnd),
	.combout(\Mux48~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux48~4 .lut_mask = 16'hEE30;
defparam \Mux48~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N30
cycloneii_lcell_comb \Mux48~3 (
// Equation(s):
// \Mux48~3_combout  = (\Mux48~2_combout  & ((\t1|read_value_r[7][7]~regout ) # ((!check_read[0])))) # (!\Mux48~2_combout  & (((\t1|read_value_r[5][7]~regout  & check_read[0]))))

	.dataa(\Mux48~2_combout ),
	.datab(\t1|read_value_r[7][7]~regout ),
	.datac(\t1|read_value_r[5][7]~regout ),
	.datad(check_read[0]),
	.cin(gnd),
	.combout(\Mux48~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux48~3 .lut_mask = 16'hD8AA;
defparam \Mux48~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N16
cycloneii_lcell_comb Mux48(
// Equation(s):
// \Mux48~combout  = (\Mux48~4_combout  & (((\Mux48~3_combout ) # (!\Equal2~0_combout )))) # (!\Mux48~4_combout  & (\Mux48~1_combout  & (\Equal2~0_combout )))

	.dataa(\Mux48~1_combout ),
	.datab(\Mux48~4_combout ),
	.datac(\Equal2~0_combout ),
	.datad(\Mux48~3_combout ),
	.cin(gnd),
	.combout(\Mux48~combout ),
	.cout());
// synopsys translate_off
defparam Mux48.lut_mask = 16'hEC2C;
defparam Mux48.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N26
cycloneii_lcell_comb \Mux18~0 (
// Equation(s):
// \Mux18~0_combout  = (\SW~combout [17] & (\SW~combout [12])) # (!\SW~combout [17] & ((\SW~combout [5])))

	.dataa(\SW~combout [17]),
	.datab(vcc),
	.datac(\SW~combout [12]),
	.datad(\SW~combout [5]),
	.cin(gnd),
	.combout(\Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~0 .lut_mask = 16'hF5A0;
defparam \Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y7_N27
cycloneii_lcell_ff \addr_in_r[5] (
	.clk(!\KEY[2]~clkctrl_outclk ),
	.datain(\Mux18~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_in_r[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(addr_in_r[5]));

// Location: LCCOMB_X3_Y6_N26
cycloneii_lcell_comb \t1|addr_reg[4]~3 (
// Equation(s):
// \t1|addr_reg[4]~3_combout  = (\t1|data_reg[0]~0_combout  & (\t1|phase [1] $ (\t1|phase [0])))

	.dataa(\t1|phase [1]),
	.datab(\t1|phase [0]),
	.datac(\t1|data_reg[0]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\t1|addr_reg[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \t1|addr_reg[4]~3 .lut_mask = 16'h6060;
defparam \t1|addr_reg[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y6_N7
cycloneii_lcell_ff \t1|addr_reg[5] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|step [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|addr_reg[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|addr_reg [5]));

// Location: LCCOMB_X2_Y7_N28
cycloneii_lcell_comb \addr_in[5]~5 (
// Equation(s):
// \addr_in[5]~5_combout  = (\SW~combout [17] & ((\SW~combout [16] & (addr_in_r[5])) # (!\SW~combout [16] & ((\t1|addr_reg [5]))))) # (!\SW~combout [17] & (addr_in_r[5]))

	.dataa(\SW~combout [17]),
	.datab(addr_in_r[5]),
	.datac(\t1|addr_reg [5]),
	.datad(\SW~combout [16]),
	.cin(gnd),
	.combout(\addr_in[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \addr_in[5]~5 .lut_mask = 16'hCCE4;
defparam \addr_in[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y10_N27
cycloneii_lcell_ff \t1|read_value_r[0][5] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[0][12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[0][5]~regout ));

// Location: LCCOMB_X6_Y9_N8
cycloneii_lcell_comb \Mux50~2 (
// Equation(s):
// \Mux50~2_combout  = (check_read[0] & ((check_read[1]) # ((\t1|read_value_r[1][5]~regout )))) # (!check_read[0] & (!check_read[1] & ((\t1|read_value_r[0][5]~regout ))))

	.dataa(check_read[0]),
	.datab(check_read[1]),
	.datac(\t1|read_value_r[1][5]~regout ),
	.datad(\t1|read_value_r[0][5]~regout ),
	.cin(gnd),
	.combout(\Mux50~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux50~2 .lut_mask = 16'hB9A8;
defparam \Mux50~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N28
cycloneii_lcell_comb \Mux50~3 (
// Equation(s):
// \Mux50~3_combout  = (check_read[1] & ((\Mux50~2_combout  & (\t1|read_value_r[3][5]~regout )) # (!\Mux50~2_combout  & ((\t1|read_value_r[2][5]~regout ))))) # (!check_read[1] & (((\Mux50~2_combout ))))

	.dataa(\t1|read_value_r[3][5]~regout ),
	.datab(check_read[1]),
	.datac(\t1|read_value_r[2][5]~regout ),
	.datad(\Mux50~2_combout ),
	.cin(gnd),
	.combout(\Mux50~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux50~3 .lut_mask = 16'hBBC0;
defparam \Mux50~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N0
cycloneii_lcell_comb \Mux50~4 (
// Equation(s):
// \Mux50~4_combout  = (\Equal2~0_combout  & (((\Mux50~3_combout  & !\Mux52~8_combout )))) # (!\Equal2~0_combout  & ((data_in_r[5]) # ((\Mux52~8_combout ))))

	.dataa(\Equal2~0_combout ),
	.datab(data_in_r[5]),
	.datac(\Mux50~3_combout ),
	.datad(\Mux52~8_combout ),
	.cin(gnd),
	.combout(\Mux50~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux50~4 .lut_mask = 16'h55E4;
defparam \Mux50~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N6
cycloneii_lcell_comb \Mux50~0 (
// Equation(s):
// \Mux50~0_combout  = (check_read[1] & ((\t1|read_value_r[6][5]~regout ) # ((check_read[0])))) # (!check_read[1] & (((\t1|read_value_r[4][5]~regout  & !check_read[0]))))

	.dataa(\t1|read_value_r[6][5]~regout ),
	.datab(check_read[1]),
	.datac(\t1|read_value_r[4][5]~regout ),
	.datad(check_read[0]),
	.cin(gnd),
	.combout(\Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux50~0 .lut_mask = 16'hCCB8;
defparam \Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N26
cycloneii_lcell_comb \Mux50~1 (
// Equation(s):
// \Mux50~1_combout  = (check_read[0] & ((\Mux50~0_combout  & (\t1|read_value_r[7][5]~regout )) # (!\Mux50~0_combout  & ((\t1|read_value_r[5][5]~regout ))))) # (!check_read[0] & (((\Mux50~0_combout ))))

	.dataa(check_read[0]),
	.datab(\t1|read_value_r[7][5]~regout ),
	.datac(\t1|read_value_r[5][5]~regout ),
	.datad(\Mux50~0_combout ),
	.cin(gnd),
	.combout(\Mux50~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux50~1 .lut_mask = 16'hDDA0;
defparam \Mux50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N22
cycloneii_lcell_comb \Mux50~5 (
// Equation(s):
// \Mux50~5_combout  = (\Mux52~8_combout  & ((\Mux50~4_combout  & (\addr_in[5]~5_combout )) # (!\Mux50~4_combout  & ((\Mux50~1_combout ))))) # (!\Mux52~8_combout  & (((\Mux50~4_combout ))))

	.dataa(\Mux52~8_combout ),
	.datab(\addr_in[5]~5_combout ),
	.datac(\Mux50~4_combout ),
	.datad(\Mux50~1_combout ),
	.cin(gnd),
	.combout(\Mux50~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux50~5 .lut_mask = 16'hDAD0;
defparam \Mux50~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y10_N20
cycloneii_lcell_comb \addr_in_r[21]~feeder (
// Equation(s):
// \addr_in_r[21]~feeder_combout  = \Mux13~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux13~0_combout ),
	.cin(gnd),
	.combout(\addr_in_r[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr_in_r[21]~feeder .lut_mask = 16'hFF00;
defparam \addr_in_r[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y10_N21
cycloneii_lcell_ff \addr_in_r[21] (
	.clk(!\KEY[2]~clkctrl_outclk ),
	.datain(\addr_in_r[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_in_r[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(addr_in_r[21]));

// Location: LCCOMB_X4_Y7_N24
cycloneii_lcell_comb \Mux50~6 (
// Equation(s):
// \Mux50~6_combout  = (\SW~combout [17] & (\Mux50~5_combout )) # (!\SW~combout [17] & ((\SW~combout [16] & ((addr_in_r[21]))) # (!\SW~combout [16] & (\Mux50~5_combout ))))

	.dataa(\SW~combout [17]),
	.datab(\Mux50~5_combout ),
	.datac(\SW~combout [16]),
	.datad(addr_in_r[21]),
	.cin(gnd),
	.combout(\Mux50~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux50~6 .lut_mask = 16'hDC8C;
defparam \Mux50~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N16
cycloneii_lcell_comb \Mux19~0 (
// Equation(s):
// \Mux19~0_combout  = (\SW~combout [17] & (\SW~combout [11])) # (!\SW~combout [17] & ((\SW~combout [4])))

	.dataa(vcc),
	.datab(\SW~combout [11]),
	.datac(\SW~combout [17]),
	.datad(\SW~combout [4]),
	.cin(gnd),
	.combout(\Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~0 .lut_mask = 16'hCFC0;
defparam \Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y7_N25
cycloneii_lcell_ff \addr_in_r[4] (
	.clk(!\KEY[2]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux19~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\addr_in_r[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(addr_in_r[4]));

// Location: LCCOMB_X2_Y7_N24
cycloneii_lcell_comb \addr_in[4]~4 (
// Equation(s):
// \addr_in[4]~4_combout  = (\SW~combout [16] & (((addr_in_r[4])))) # (!\SW~combout [16] & ((\SW~combout [17] & (\t1|addr_reg [4])) # (!\SW~combout [17] & ((addr_in_r[4])))))

	.dataa(\t1|addr_reg [4]),
	.datab(\SW~combout [16]),
	.datac(addr_in_r[4]),
	.datad(\SW~combout [17]),
	.cin(gnd),
	.combout(\addr_in[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \addr_in[4]~4 .lut_mask = 16'hE2F0;
defparam \addr_in[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y8_N21
cycloneii_lcell_ff \t1|read_value_r[4][4] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[4][8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[4][4]~regout ));

// Location: LCCOMB_X7_Y8_N20
cycloneii_lcell_comb \Mux51~0 (
// Equation(s):
// \Mux51~0_combout  = (check_read[0] & (check_read[1])) # (!check_read[0] & ((check_read[1] & ((\t1|read_value_r[6][4]~regout ))) # (!check_read[1] & (\t1|read_value_r[4][4]~regout ))))

	.dataa(check_read[0]),
	.datab(check_read[1]),
	.datac(\t1|read_value_r[4][4]~regout ),
	.datad(\t1|read_value_r[6][4]~regout ),
	.cin(gnd),
	.combout(\Mux51~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux51~0 .lut_mask = 16'hDC98;
defparam \Mux51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y9_N17
cycloneii_lcell_ff \t1|read_value_r[5][4] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[5][11]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[5][4]~regout ));

// Location: LCCOMB_X5_Y9_N16
cycloneii_lcell_comb \Mux51~1 (
// Equation(s):
// \Mux51~1_combout  = (\Mux51~0_combout  & ((\t1|read_value_r[7][4]~regout ) # ((!check_read[0])))) # (!\Mux51~0_combout  & (((\t1|read_value_r[5][4]~regout  & check_read[0]))))

	.dataa(\t1|read_value_r[7][4]~regout ),
	.datab(\Mux51~0_combout ),
	.datac(\t1|read_value_r[5][4]~regout ),
	.datad(check_read[0]),
	.cin(gnd),
	.combout(\Mux51~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux51~1 .lut_mask = 16'hB8CC;
defparam \Mux51~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N14
cycloneii_lcell_comb \Mux51~3 (
// Equation(s):
// \Mux51~3_combout  = (\Mux51~2_combout  & ((\t1|read_value_r[3][4]~regout ) # ((!check_read[1])))) # (!\Mux51~2_combout  & (((\t1|read_value_r[2][4]~regout  & check_read[1]))))

	.dataa(\Mux51~2_combout ),
	.datab(\t1|read_value_r[3][4]~regout ),
	.datac(\t1|read_value_r[2][4]~regout ),
	.datad(check_read[1]),
	.cin(gnd),
	.combout(\Mux51~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux51~3 .lut_mask = 16'hD8AA;
defparam \Mux51~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y9_N0
cycloneii_lcell_comb \Mux51~4 (
// Equation(s):
// \Mux51~4_combout  = (\Mux52~8_combout  & ((\Mux51~1_combout ) # ((!\Equal2~0_combout )))) # (!\Mux52~8_combout  & (((\Equal2~0_combout  & \Mux51~3_combout ))))

	.dataa(\Mux52~8_combout ),
	.datab(\Mux51~1_combout ),
	.datac(\Equal2~0_combout ),
	.datad(\Mux51~3_combout ),
	.cin(gnd),
	.combout(\Mux51~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux51~4 .lut_mask = 16'hDA8A;
defparam \Mux51~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y9_N30
cycloneii_lcell_comb \Mux51~5 (
// Equation(s):
// \Mux51~5_combout  = (\Equal2~0_combout  & (((\Mux51~4_combout )))) # (!\Equal2~0_combout  & ((\Mux51~4_combout  & ((\addr_in[4]~4_combout ))) # (!\Mux51~4_combout  & (data_in_r[4]))))

	.dataa(\Equal2~0_combout ),
	.datab(data_in_r[4]),
	.datac(\addr_in[4]~4_combout ),
	.datad(\Mux51~4_combout ),
	.cin(gnd),
	.combout(\Mux51~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux51~5 .lut_mask = 16'hFA44;
defparam \Mux51~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y10_N11
cycloneii_lcell_ff \addr_in_r[20] (
	.clk(!\KEY[2]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Mux14~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\addr_in_r[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(addr_in_r[20]));

// Location: LCCOMB_X3_Y9_N16
cycloneii_lcell_comb \Mux51~6 (
// Equation(s):
// \Mux51~6_combout  = (\SW~combout [17] & (\Mux51~5_combout )) # (!\SW~combout [17] & ((\SW~combout [16] & ((addr_in_r[20]))) # (!\SW~combout [16] & (\Mux51~5_combout ))))

	.dataa(\SW~combout [17]),
	.datab(\Mux51~5_combout ),
	.datac(\SW~combout [16]),
	.datad(addr_in_r[20]),
	.cin(gnd),
	.combout(\Mux51~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux51~6 .lut_mask = 16'hDC8C;
defparam \Mux51~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N20
cycloneii_lcell_comb \Mux49~4 (
// Equation(s):
// \Mux49~4_combout  = (\Mux47~0_combout  & (((\Mux52~8_combout )))) # (!\Mux47~0_combout  & ((\Mux52~8_combout  & (\addr_in[6]~6_combout )) # (!\Mux52~8_combout  & ((\data_in[6]~4_combout )))))

	.dataa(\addr_in[6]~6_combout ),
	.datab(\Mux47~0_combout ),
	.datac(\data_in[6]~4_combout ),
	.datad(\Mux52~8_combout ),
	.cin(gnd),
	.combout(\Mux49~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux49~4 .lut_mask = 16'hEE30;
defparam \Mux49~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N26
cycloneii_lcell_comb \Mux49~1 (
// Equation(s):
// \Mux49~1_combout  = (\Mux49~0_combout  & (((\t1|read_value_r[3][6]~regout )) # (!check_read[1]))) # (!\Mux49~0_combout  & (check_read[1] & (\t1|read_value_r[2][6]~regout )))

	.dataa(\Mux49~0_combout ),
	.datab(check_read[1]),
	.datac(\t1|read_value_r[2][6]~regout ),
	.datad(\t1|read_value_r[3][6]~regout ),
	.cin(gnd),
	.combout(\Mux49~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux49~1 .lut_mask = 16'hEA62;
defparam \Mux49~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N2
cycloneii_lcell_comb Mux49(
// Equation(s):
// \Mux49~combout  = (\Mux49~4_combout  & ((\Mux49~3_combout ) # ((!\Equal2~0_combout )))) # (!\Mux49~4_combout  & (((\Equal2~0_combout  & \Mux49~1_combout ))))

	.dataa(\Mux49~3_combout ),
	.datab(\Mux49~4_combout ),
	.datac(\Equal2~0_combout ),
	.datad(\Mux49~1_combout ),
	.cin(gnd),
	.combout(\Mux49~combout ),
	.cout());
// synopsys translate_off
defparam Mux49.lut_mask = 16'hBC8C;
defparam Mux49.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y9_N10
cycloneii_lcell_comb \h5|WideOr6~0 (
// Equation(s):
// \h5|WideOr6~0_combout  = (\Mux48~combout  & (\Mux51~6_combout  & (\Mux50~6_combout  $ (\Mux49~combout )))) # (!\Mux48~combout  & (!\Mux50~6_combout  & (\Mux51~6_combout  $ (\Mux49~combout ))))

	.dataa(\Mux48~combout ),
	.datab(\Mux50~6_combout ),
	.datac(\Mux51~6_combout ),
	.datad(\Mux49~combout ),
	.cin(gnd),
	.combout(\h5|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \h5|WideOr6~0 .lut_mask = 16'h2190;
defparam \h5|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y9_N4
cycloneii_lcell_comb \h5|WideOr5~0 (
// Equation(s):
// \h5|WideOr5~0_combout  = (\Mux48~combout  & ((\Mux51~6_combout  & (\Mux50~6_combout )) # (!\Mux51~6_combout  & ((\Mux49~combout ))))) # (!\Mux48~combout  & (\Mux49~combout  & (\Mux50~6_combout  $ (\Mux51~6_combout ))))

	.dataa(\Mux48~combout ),
	.datab(\Mux50~6_combout ),
	.datac(\Mux51~6_combout ),
	.datad(\Mux49~combout ),
	.cin(gnd),
	.combout(\h5|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \h5|WideOr5~0 .lut_mask = 16'h9E80;
defparam \h5|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y9_N26
cycloneii_lcell_comb \h5|WideOr4~0 (
// Equation(s):
// \h5|WideOr4~0_combout  = (\Mux48~combout  & (\Mux49~combout  & ((\Mux50~6_combout ) # (!\Mux51~6_combout )))) # (!\Mux48~combout  & (\Mux50~6_combout  & (!\Mux51~6_combout  & !\Mux49~combout )))

	.dataa(\Mux48~combout ),
	.datab(\Mux50~6_combout ),
	.datac(\Mux51~6_combout ),
	.datad(\Mux49~combout ),
	.cin(gnd),
	.combout(\h5|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \h5|WideOr4~0 .lut_mask = 16'h8A04;
defparam \h5|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y9_N24
cycloneii_lcell_comb \h5|WideOr3~0 (
// Equation(s):
// \h5|WideOr3~0_combout  = (\Mux50~6_combout  & ((\Mux51~6_combout  & ((\Mux49~combout ))) # (!\Mux51~6_combout  & (\Mux48~combout  & !\Mux49~combout )))) # (!\Mux50~6_combout  & (!\Mux48~combout  & (\Mux51~6_combout  $ (\Mux49~combout ))))

	.dataa(\Mux48~combout ),
	.datab(\Mux50~6_combout ),
	.datac(\Mux51~6_combout ),
	.datad(\Mux49~combout ),
	.cin(gnd),
	.combout(\h5|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \h5|WideOr3~0 .lut_mask = 16'hC118;
defparam \h5|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y9_N14
cycloneii_lcell_comb \h5|WideOr2~0 (
// Equation(s):
// \h5|WideOr2~0_combout  = (\Mux50~6_combout  & (!\Mux48~combout  & (\Mux51~6_combout ))) # (!\Mux50~6_combout  & ((\Mux49~combout  & (!\Mux48~combout )) # (!\Mux49~combout  & ((\Mux51~6_combout )))))

	.dataa(\Mux48~combout ),
	.datab(\Mux50~6_combout ),
	.datac(\Mux51~6_combout ),
	.datad(\Mux49~combout ),
	.cin(gnd),
	.combout(\h5|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \h5|WideOr2~0 .lut_mask = 16'h5170;
defparam \h5|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y9_N8
cycloneii_lcell_comb \h5|WideOr1~0 (
// Equation(s):
// \h5|WideOr1~0_combout  = (\Mux50~6_combout  & (!\Mux48~combout  & ((\Mux51~6_combout ) # (!\Mux49~combout )))) # (!\Mux50~6_combout  & (\Mux51~6_combout  & (\Mux48~combout  $ (!\Mux49~combout ))))

	.dataa(\Mux48~combout ),
	.datab(\Mux50~6_combout ),
	.datac(\Mux51~6_combout ),
	.datad(\Mux49~combout ),
	.cin(gnd),
	.combout(\h5|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \h5|WideOr1~0 .lut_mask = 16'h6054;
defparam \h5|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y9_N6
cycloneii_lcell_comb \h5|WideOr0~0 (
// Equation(s):
// \h5|WideOr0~0_combout  = (\Mux51~6_combout  & ((\Mux48~combout ) # (\Mux50~6_combout  $ (\Mux49~combout )))) # (!\Mux51~6_combout  & ((\Mux50~6_combout ) # (\Mux48~combout  $ (\Mux49~combout ))))

	.dataa(\Mux48~combout ),
	.datab(\Mux50~6_combout ),
	.datac(\Mux51~6_combout ),
	.datad(\Mux49~combout ),
	.cin(gnd),
	.combout(\h5|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \h5|WideOr0~0 .lut_mask = 16'hBDEE;
defparam \h5|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N0
cycloneii_lcell_comb \Mux44~1 (
// Equation(s):
// \Mux44~1_combout  = (\Mux44~0_combout  & (((\t1|read_value_r[3][11]~regout )) # (!check_read[1]))) # (!\Mux44~0_combout  & (check_read[1] & (\t1|read_value_r[2][11]~regout )))

	.dataa(\Mux44~0_combout ),
	.datab(check_read[1]),
	.datac(\t1|read_value_r[2][11]~regout ),
	.datad(\t1|read_value_r[3][11]~regout ),
	.cin(gnd),
	.combout(\Mux44~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux44~1 .lut_mask = 16'hEA62;
defparam \Mux44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N4
cycloneii_lcell_comb \Mux44~3 (
// Equation(s):
// \Mux44~3_combout  = (\Mux44~2_combout  & ((\t1|read_value_r[7][11]~regout ) # ((!check_read[0])))) # (!\Mux44~2_combout  & (((\t1|read_value_r[5][11]~regout  & check_read[0]))))

	.dataa(\Mux44~2_combout ),
	.datab(\t1|read_value_r[7][11]~regout ),
	.datac(\t1|read_value_r[5][11]~regout ),
	.datad(check_read[0]),
	.cin(gnd),
	.combout(\Mux44~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux44~3 .lut_mask = 16'hD8AA;
defparam \Mux44~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N14
cycloneii_lcell_comb Mux44(
// Equation(s):
// \Mux44~combout  = (\Mux44~4_combout  & (((\Mux44~3_combout ) # (!\Equal2~0_combout )))) # (!\Mux44~4_combout  & (\Mux44~1_combout  & (\Equal2~0_combout )))

	.dataa(\Mux44~4_combout ),
	.datab(\Mux44~1_combout ),
	.datac(\Equal2~0_combout ),
	.datad(\Mux44~3_combout ),
	.cin(gnd),
	.combout(\Mux44~combout ),
	.cout());
// synopsys translate_off
defparam Mux44.lut_mask = 16'hEA4A;
defparam Mux44.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N2
cycloneii_lcell_comb \Mux45~4 (
// Equation(s):
// \Mux45~4_combout  = (\Mux52~8_combout  & (((\addr_in[10]~10_combout ) # (\Mux47~0_combout )))) # (!\Mux52~8_combout  & (\data_in[10]~8_combout  & ((!\Mux47~0_combout ))))

	.dataa(\Mux52~8_combout ),
	.datab(\data_in[10]~8_combout ),
	.datac(\addr_in[10]~10_combout ),
	.datad(\Mux47~0_combout ),
	.cin(gnd),
	.combout(\Mux45~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux45~4 .lut_mask = 16'hAAE4;
defparam \Mux45~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y9_N11
cycloneii_lcell_ff \t1|read_value_r[5][10] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[5][11]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[5][10]~regout ));

// Location: LCCOMB_X5_Y9_N10
cycloneii_lcell_comb \Mux45~3 (
// Equation(s):
// \Mux45~3_combout  = (\Mux45~2_combout  & ((\t1|read_value_r[7][10]~regout ) # ((!check_read[0])))) # (!\Mux45~2_combout  & (((\t1|read_value_r[5][10]~regout  & check_read[0]))))

	.dataa(\Mux45~2_combout ),
	.datab(\t1|read_value_r[7][10]~regout ),
	.datac(\t1|read_value_r[5][10]~regout ),
	.datad(check_read[0]),
	.cin(gnd),
	.combout(\Mux45~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux45~3 .lut_mask = 16'hD8AA;
defparam \Mux45~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y9_N5
cycloneii_lcell_ff \t1|read_value_r[2][10] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[2][14]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[2][10]~regout ));

// Location: LCFF_X6_Y9_N1
cycloneii_lcell_ff \t1|read_value_r[1][10] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[1][10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[1][10]~regout ));

// Location: LCFF_X6_Y7_N5
cycloneii_lcell_ff \t1|read_value_r[0][10] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[0][12]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[0][10]~regout ));

// Location: LCCOMB_X6_Y9_N0
cycloneii_lcell_comb \Mux45~0 (
// Equation(s):
// \Mux45~0_combout  = (check_read[0] & ((check_read[1]) # ((\t1|read_value_r[1][10]~regout )))) # (!check_read[0] & (!check_read[1] & ((\t1|read_value_r[0][10]~regout ))))

	.dataa(check_read[0]),
	.datab(check_read[1]),
	.datac(\t1|read_value_r[1][10]~regout ),
	.datad(\t1|read_value_r[0][10]~regout ),
	.cin(gnd),
	.combout(\Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux45~0 .lut_mask = 16'hB9A8;
defparam \Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N4
cycloneii_lcell_comb \Mux45~1 (
// Equation(s):
// \Mux45~1_combout  = (check_read[1] & ((\Mux45~0_combout  & (\t1|read_value_r[3][10]~regout )) # (!\Mux45~0_combout  & ((\t1|read_value_r[2][10]~regout ))))) # (!check_read[1] & (((\Mux45~0_combout ))))

	.dataa(\t1|read_value_r[3][10]~regout ),
	.datab(check_read[1]),
	.datac(\t1|read_value_r[2][10]~regout ),
	.datad(\Mux45~0_combout ),
	.cin(gnd),
	.combout(\Mux45~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux45~1 .lut_mask = 16'hBBC0;
defparam \Mux45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N28
cycloneii_lcell_comb Mux45(
// Equation(s):
// \Mux45~combout  = (\Equal2~0_combout  & ((\Mux45~4_combout  & (\Mux45~3_combout )) # (!\Mux45~4_combout  & ((\Mux45~1_combout ))))) # (!\Equal2~0_combout  & (\Mux45~4_combout ))

	.dataa(\Equal2~0_combout ),
	.datab(\Mux45~4_combout ),
	.datac(\Mux45~3_combout ),
	.datad(\Mux45~1_combout ),
	.cin(gnd),
	.combout(\Mux45~combout ),
	.cout());
// synopsys translate_off
defparam Mux45.lut_mask = 16'hE6C4;
defparam Mux45.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N26
cycloneii_lcell_comb \Mux47~3 (
// Equation(s):
// \Mux47~3_combout  = (check_read[1] & (((\t1|read_value_r[6][8]~regout ) # (check_read[0])))) # (!check_read[1] & (\t1|read_value_r[4][8]~regout  & ((!check_read[0]))))

	.dataa(check_read[1]),
	.datab(\t1|read_value_r[4][8]~regout ),
	.datac(\t1|read_value_r[6][8]~regout ),
	.datad(check_read[0]),
	.cin(gnd),
	.combout(\Mux47~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux47~3 .lut_mask = 16'hAAE4;
defparam \Mux47~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y9_N21
cycloneii_lcell_ff \t1|read_value_r[7][8] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[7][6]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[7][8]~regout ));

// Location: LCCOMB_X5_Y9_N20
cycloneii_lcell_comb \Mux47~4 (
// Equation(s):
// \Mux47~4_combout  = (\Mux47~3_combout  & (((\t1|read_value_r[7][8]~regout ) # (!check_read[0])))) # (!\Mux47~3_combout  & (\t1|read_value_r[5][8]~regout  & ((check_read[0]))))

	.dataa(\t1|read_value_r[5][8]~regout ),
	.datab(\Mux47~3_combout ),
	.datac(\t1|read_value_r[7][8]~regout ),
	.datad(check_read[0]),
	.cin(gnd),
	.combout(\Mux47~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux47~4 .lut_mask = 16'hE2CC;
defparam \Mux47~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N12
cycloneii_lcell_comb \Mux47~5 (
// Equation(s):
// \Mux47~5_combout  = (\Mux52~8_combout  & ((\addr_in[8]~8_combout ) # ((\Mux47~0_combout )))) # (!\Mux52~8_combout  & (((!\Mux47~0_combout  & \data_in[8]~6_combout ))))

	.dataa(\addr_in[8]~8_combout ),
	.datab(\Mux52~8_combout ),
	.datac(\Mux47~0_combout ),
	.datad(\data_in[8]~6_combout ),
	.cin(gnd),
	.combout(\Mux47~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux47~5 .lut_mask = 16'hCBC8;
defparam \Mux47~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N12
cycloneii_lcell_comb Mux47(
// Equation(s):
// \Mux47~combout  = (\Equal2~0_combout  & ((\Mux47~5_combout  & ((\Mux47~4_combout ))) # (!\Mux47~5_combout  & (\Mux47~2_combout )))) # (!\Equal2~0_combout  & (((\Mux47~5_combout ))))

	.dataa(\Mux47~2_combout ),
	.datab(\Mux47~4_combout ),
	.datac(\Equal2~0_combout ),
	.datad(\Mux47~5_combout ),
	.cin(gnd),
	.combout(\Mux47~combout ),
	.cout());
// synopsys translate_off
defparam Mux47.lut_mask = 16'hCFA0;
defparam Mux47.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N30
cycloneii_lcell_comb \Mux46~4 (
// Equation(s):
// \Mux46~4_combout  = (\Mux47~0_combout  & (((\Mux52~8_combout )))) # (!\Mux47~0_combout  & ((\Mux52~8_combout  & ((\addr_in[9]~9_combout ))) # (!\Mux52~8_combout  & (\data_in[9]~7_combout ))))

	.dataa(\Mux47~0_combout ),
	.datab(\data_in[9]~7_combout ),
	.datac(\addr_in[9]~9_combout ),
	.datad(\Mux52~8_combout ),
	.cin(gnd),
	.combout(\Mux46~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux46~4 .lut_mask = 16'hFA44;
defparam \Mux46~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N18
cycloneii_lcell_comb \Mux46~3 (
// Equation(s):
// \Mux46~3_combout  = (\Mux46~2_combout  & ((\t1|read_value_r[7][9]~regout ) # ((!check_read[0])))) # (!\Mux46~2_combout  & (((\t1|read_value_r[5][9]~regout  & check_read[0]))))

	.dataa(\Mux46~2_combout ),
	.datab(\t1|read_value_r[7][9]~regout ),
	.datac(\t1|read_value_r[5][9]~regout ),
	.datad(check_read[0]),
	.cin(gnd),
	.combout(\Mux46~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux46~3 .lut_mask = 16'hD8AA;
defparam \Mux46~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N30
cycloneii_lcell_comb Mux46(
// Equation(s):
// \Mux46~combout  = (\Mux46~4_combout  & (((\Mux46~3_combout ) # (!\Equal2~0_combout )))) # (!\Mux46~4_combout  & (\Mux46~1_combout  & (\Equal2~0_combout )))

	.dataa(\Mux46~1_combout ),
	.datab(\Mux46~4_combout ),
	.datac(\Equal2~0_combout ),
	.datad(\Mux46~3_combout ),
	.cin(gnd),
	.combout(\Mux46~combout ),
	.cout());
// synopsys translate_off
defparam Mux46.lut_mask = 16'hEC2C;
defparam Mux46.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y9_N12
cycloneii_lcell_comb \h6|WideOr6~0 (
// Equation(s):
// \h6|WideOr6~0_combout  = (\Mux44~combout  & (\Mux47~combout  & (\Mux45~combout  $ (\Mux46~combout )))) # (!\Mux44~combout  & (!\Mux46~combout  & (\Mux45~combout  $ (\Mux47~combout ))))

	.dataa(\Mux44~combout ),
	.datab(\Mux45~combout ),
	.datac(\Mux47~combout ),
	.datad(\Mux46~combout ),
	.cin(gnd),
	.combout(\h6|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \h6|WideOr6~0 .lut_mask = 16'h2094;
defparam \h6|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y9_N2
cycloneii_lcell_comb \h6|WideOr5~0 (
// Equation(s):
// \h6|WideOr5~0_combout  = (\Mux44~combout  & ((\Mux47~combout  & ((\Mux46~combout ))) # (!\Mux47~combout  & (\Mux45~combout )))) # (!\Mux44~combout  & (\Mux45~combout  & (\Mux47~combout  $ (\Mux46~combout ))))

	.dataa(\Mux44~combout ),
	.datab(\Mux45~combout ),
	.datac(\Mux47~combout ),
	.datad(\Mux46~combout ),
	.cin(gnd),
	.combout(\h6|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \h6|WideOr5~0 .lut_mask = 16'hAC48;
defparam \h6|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y9_N20
cycloneii_lcell_comb \h6|WideOr4~0 (
// Equation(s):
// \h6|WideOr4~0_combout  = (\Mux44~combout  & (\Mux45~combout  & ((\Mux46~combout ) # (!\Mux47~combout )))) # (!\Mux44~combout  & (!\Mux45~combout  & (!\Mux47~combout  & \Mux46~combout )))

	.dataa(\Mux44~combout ),
	.datab(\Mux45~combout ),
	.datac(\Mux47~combout ),
	.datad(\Mux46~combout ),
	.cin(gnd),
	.combout(\h6|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \h6|WideOr4~0 .lut_mask = 16'h8908;
defparam \h6|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N4
cycloneii_lcell_comb \h6|WideOr3~0 (
// Equation(s):
// \h6|WideOr3~0_combout  = (\Mux46~combout  & ((\Mux45~combout  & ((\Mux47~combout ))) # (!\Mux45~combout  & (\Mux44~combout  & !\Mux47~combout )))) # (!\Mux46~combout  & (!\Mux44~combout  & (\Mux45~combout  $ (\Mux47~combout ))))

	.dataa(\Mux46~combout ),
	.datab(\Mux45~combout ),
	.datac(\Mux44~combout ),
	.datad(\Mux47~combout ),
	.cin(gnd),
	.combout(\h6|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \h6|WideOr3~0 .lut_mask = 16'h8924;
defparam \h6|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N22
cycloneii_lcell_comb \h6|WideOr2~0 (
// Equation(s):
// \h6|WideOr2~0_combout  = (\Mux46~combout  & (((!\Mux44~combout  & \Mux47~combout )))) # (!\Mux46~combout  & ((\Mux45~combout  & (!\Mux44~combout )) # (!\Mux45~combout  & ((\Mux47~combout )))))

	.dataa(\Mux46~combout ),
	.datab(\Mux45~combout ),
	.datac(\Mux44~combout ),
	.datad(\Mux47~combout ),
	.cin(gnd),
	.combout(\h6|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \h6|WideOr2~0 .lut_mask = 16'h1F04;
defparam \h6|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N8
cycloneii_lcell_comb \h6|WideOr1~0 (
// Equation(s):
// \h6|WideOr1~0_combout  = (\Mux46~combout  & (!\Mux44~combout  & ((\Mux47~combout ) # (!\Mux45~combout )))) # (!\Mux46~combout  & (\Mux47~combout  & (\Mux45~combout  $ (!\Mux44~combout ))))

	.dataa(\Mux46~combout ),
	.datab(\Mux45~combout ),
	.datac(\Mux44~combout ),
	.datad(\Mux47~combout ),
	.cin(gnd),
	.combout(\h6|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \h6|WideOr1~0 .lut_mask = 16'h4B02;
defparam \h6|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N26
cycloneii_lcell_comb \h6|WideOr0~0 (
// Equation(s):
// \h6|WideOr0~0_combout  = (\Mux47~combout  & ((\Mux44~combout ) # (\Mux46~combout  $ (\Mux45~combout )))) # (!\Mux47~combout  & ((\Mux46~combout ) # (\Mux45~combout  $ (\Mux44~combout ))))

	.dataa(\Mux46~combout ),
	.datab(\Mux45~combout ),
	.datac(\Mux44~combout ),
	.datad(\Mux47~combout ),
	.cin(gnd),
	.combout(\h6|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \h6|WideOr0~0 .lut_mask = 16'hF6BE;
defparam \h6|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y10_N8
cycloneii_lcell_comb \Mux40~1 (
// Equation(s):
// \Mux40~1_combout  = (\Mux40~0_combout  & (((\t1|read_value_r[3][15]~regout )) # (!check_read[1]))) # (!\Mux40~0_combout  & (check_read[1] & (\t1|read_value_r[2][15]~regout )))

	.dataa(\Mux40~0_combout ),
	.datab(check_read[1]),
	.datac(\t1|read_value_r[2][15]~regout ),
	.datad(\t1|read_value_r[3][15]~regout ),
	.cin(gnd),
	.combout(\Mux40~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~1 .lut_mask = 16'hEA62;
defparam \Mux40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N28
cycloneii_lcell_comb \addr_in[15]~15 (
// Equation(s):
// \addr_in[15]~15_combout  = (addr_in_r[15] & ((\SW~combout [16]) # (!\SW~combout [17])))

	.dataa(\SW~combout [16]),
	.datab(addr_in_r[15]),
	.datac(vcc),
	.datad(\SW~combout [17]),
	.cin(gnd),
	.combout(\addr_in[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \addr_in[15]~15 .lut_mask = 16'h88CC;
defparam \addr_in[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N18
cycloneii_lcell_comb \Mux40~4 (
// Equation(s):
// \Mux40~4_combout  = (\Mux47~0_combout  & (\Mux52~8_combout )) # (!\Mux47~0_combout  & ((\Mux52~8_combout  & ((\addr_in[15]~15_combout ))) # (!\Mux52~8_combout  & (\data_in[15]~13_combout ))))

	.dataa(\Mux47~0_combout ),
	.datab(\Mux52~8_combout ),
	.datac(\data_in[15]~13_combout ),
	.datad(\addr_in[15]~15_combout ),
	.cin(gnd),
	.combout(\Mux40~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~4 .lut_mask = 16'hDC98;
defparam \Mux40~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N24
cycloneii_lcell_comb \Mux40~2 (
// Equation(s):
// \Mux40~2_combout  = (check_read[1] & (((\t1|read_value_r[6][15]~regout ) # (check_read[0])))) # (!check_read[1] & (\t1|read_value_r[4][15]~regout  & ((!check_read[0]))))

	.dataa(\t1|read_value_r[4][15]~regout ),
	.datab(check_read[1]),
	.datac(\t1|read_value_r[6][15]~regout ),
	.datad(check_read[0]),
	.cin(gnd),
	.combout(\Mux40~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~2 .lut_mask = 16'hCCE2;
defparam \Mux40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N30
cycloneii_lcell_comb \Mux40~3 (
// Equation(s):
// \Mux40~3_combout  = (check_read[0] & ((\Mux40~2_combout  & ((\t1|read_value_r[7][15]~regout ))) # (!\Mux40~2_combout  & (\t1|read_value_r[5][15]~regout )))) # (!check_read[0] & (((\Mux40~2_combout ))))

	.dataa(\t1|read_value_r[5][15]~regout ),
	.datab(check_read[0]),
	.datac(\t1|read_value_r[7][15]~regout ),
	.datad(\Mux40~2_combout ),
	.cin(gnd),
	.combout(\Mux40~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~3 .lut_mask = 16'hF388;
defparam \Mux40~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N10
cycloneii_lcell_comb Mux40(
// Equation(s):
// \Mux40~combout  = (\Equal2~0_combout  & ((\Mux40~4_combout  & ((\Mux40~3_combout ))) # (!\Mux40~4_combout  & (\Mux40~1_combout )))) # (!\Equal2~0_combout  & (((\Mux40~4_combout ))))

	.dataa(\Equal2~0_combout ),
	.datab(\Mux40~1_combout ),
	.datac(\Mux40~4_combout ),
	.datad(\Mux40~3_combout ),
	.cin(gnd),
	.combout(\Mux40~combout ),
	.cout());
// synopsys translate_off
defparam Mux40.lut_mask = 16'hF858;
defparam Mux40.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N22
cycloneii_lcell_comb \addr_in[14]~14 (
// Equation(s):
// \addr_in[14]~14_combout  = (addr_in_r[14] & ((\SW~combout [16]) # (!\SW~combout [17])))

	.dataa(vcc),
	.datab(\SW~combout [17]),
	.datac(\SW~combout [16]),
	.datad(addr_in_r[14]),
	.cin(gnd),
	.combout(\addr_in[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \addr_in[14]~14 .lut_mask = 16'hF300;
defparam \addr_in[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N4
cycloneii_lcell_comb \Mux41~4 (
// Equation(s):
// \Mux41~4_combout  = (\Mux52~8_combout  & ((\Mux47~0_combout ) # ((\addr_in[14]~14_combout )))) # (!\Mux52~8_combout  & (!\Mux47~0_combout  & (\data_in[14]~12_combout )))

	.dataa(\Mux52~8_combout ),
	.datab(\Mux47~0_combout ),
	.datac(\data_in[14]~12_combout ),
	.datad(\addr_in[14]~14_combout ),
	.cin(gnd),
	.combout(\Mux41~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~4 .lut_mask = 16'hBA98;
defparam \Mux41~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y8_N15
cycloneii_lcell_ff \t1|read_value_r[6][14] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[6][10]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[6][14]~regout ));

// Location: LCCOMB_X5_Y8_N14
cycloneii_lcell_comb \Mux41~2 (
// Equation(s):
// \Mux41~2_combout  = (check_read[1] & (((\t1|read_value_r[6][14]~regout ) # (check_read[0])))) # (!check_read[1] & (\t1|read_value_r[4][14]~regout  & ((!check_read[0]))))

	.dataa(check_read[1]),
	.datab(\t1|read_value_r[4][14]~regout ),
	.datac(\t1|read_value_r[6][14]~regout ),
	.datad(check_read[0]),
	.cin(gnd),
	.combout(\Mux41~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~2 .lut_mask = 16'hAAE4;
defparam \Mux41~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N8
cycloneii_lcell_comb \Mux41~3 (
// Equation(s):
// \Mux41~3_combout  = (check_read[0] & ((\Mux41~2_combout  & (\t1|read_value_r[7][14]~regout )) # (!\Mux41~2_combout  & ((\t1|read_value_r[5][14]~regout ))))) # (!check_read[0] & (\Mux41~2_combout ))

	.dataa(check_read[0]),
	.datab(\Mux41~2_combout ),
	.datac(\t1|read_value_r[7][14]~regout ),
	.datad(\t1|read_value_r[5][14]~regout ),
	.cin(gnd),
	.combout(\Mux41~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~3 .lut_mask = 16'hE6C4;
defparam \Mux41~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y10_N0
cycloneii_lcell_comb Mux41(
// Equation(s):
// \Mux41~combout  = (\Mux41~4_combout  & (((\Mux41~3_combout ) # (!\Equal2~0_combout )))) # (!\Mux41~4_combout  & (\Mux41~1_combout  & (\Equal2~0_combout )))

	.dataa(\Mux41~1_combout ),
	.datab(\Mux41~4_combout ),
	.datac(\Equal2~0_combout ),
	.datad(\Mux41~3_combout ),
	.cin(gnd),
	.combout(\Mux41~combout ),
	.cout());
// synopsys translate_off
defparam Mux41.lut_mask = 16'hEC2C;
defparam Mux41.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y8_N13
cycloneii_lcell_ff \t1|read_value_r[7][12] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\t1|read_value_r~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\t1|read_value_r[7][6]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|read_value_r[7][12]~regout ));

// Location: LCCOMB_X8_Y8_N12
cycloneii_lcell_comb \Mux43~3 (
// Equation(s):
// \Mux43~3_combout  = (\Mux43~2_combout  & (((\t1|read_value_r[7][12]~regout )) # (!check_read[0]))) # (!\Mux43~2_combout  & (check_read[0] & ((\t1|read_value_r[5][12]~regout ))))

	.dataa(\Mux43~2_combout ),
	.datab(check_read[0]),
	.datac(\t1|read_value_r[7][12]~regout ),
	.datad(\t1|read_value_r[5][12]~regout ),
	.cin(gnd),
	.combout(\Mux43~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux43~3 .lut_mask = 16'hE6A2;
defparam \Mux43~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y10_N18
cycloneii_lcell_comb \Mux43~0 (
// Equation(s):
// \Mux43~0_combout  = (check_read[0] & ((check_read[1]) # ((\t1|read_value_r[1][12]~regout )))) # (!check_read[0] & (!check_read[1] & ((\t1|read_value_r[0][12]~regout ))))

	.dataa(check_read[0]),
	.datab(check_read[1]),
	.datac(\t1|read_value_r[1][12]~regout ),
	.datad(\t1|read_value_r[0][12]~regout ),
	.cin(gnd),
	.combout(\Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux43~0 .lut_mask = 16'hB9A8;
defparam \Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y10_N30
cycloneii_lcell_comb \Mux43~1 (
// Equation(s):
// \Mux43~1_combout  = (check_read[1] & ((\Mux43~0_combout  & (\t1|read_value_r[3][12]~regout )) # (!\Mux43~0_combout  & ((\t1|read_value_r[2][12]~regout ))))) # (!check_read[1] & (((\Mux43~0_combout ))))

	.dataa(\t1|read_value_r[3][12]~regout ),
	.datab(check_read[1]),
	.datac(\t1|read_value_r[2][12]~regout ),
	.datad(\Mux43~0_combout ),
	.cin(gnd),
	.combout(\Mux43~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux43~1 .lut_mask = 16'hBBC0;
defparam \Mux43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y10_N2
cycloneii_lcell_comb Mux43(
// Equation(s):
// \Mux43~combout  = (\Mux43~4_combout  & (((\Mux43~3_combout )) # (!\Equal2~0_combout ))) # (!\Mux43~4_combout  & (\Equal2~0_combout  & ((\Mux43~1_combout ))))

	.dataa(\Mux43~4_combout ),
	.datab(\Equal2~0_combout ),
	.datac(\Mux43~3_combout ),
	.datad(\Mux43~1_combout ),
	.cin(gnd),
	.combout(\Mux43~combout ),
	.cout());
// synopsys translate_off
defparam Mux43.lut_mask = 16'hE6A2;
defparam Mux43.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N26
cycloneii_lcell_comb \addr_in[13]~13 (
// Equation(s):
// \addr_in[13]~13_combout  = (addr_in_r[13] & ((\SW~combout [16]) # (!\SW~combout [17])))

	.dataa(vcc),
	.datab(\SW~combout [17]),
	.datac(\SW~combout [16]),
	.datad(addr_in_r[13]),
	.cin(gnd),
	.combout(\addr_in[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \addr_in[13]~13 .lut_mask = 16'hF300;
defparam \addr_in[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N24
cycloneii_lcell_comb \Mux42~4 (
// Equation(s):
// \Mux42~4_combout  = (\Mux47~0_combout  & (((\Mux52~8_combout )))) # (!\Mux47~0_combout  & ((\Mux52~8_combout  & (\addr_in[13]~13_combout )) # (!\Mux52~8_combout  & ((\data_in[13]~11_combout )))))

	.dataa(\Mux47~0_combout ),
	.datab(\addr_in[13]~13_combout ),
	.datac(\data_in[13]~11_combout ),
	.datad(\Mux52~8_combout ),
	.cin(gnd),
	.combout(\Mux42~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux42~4 .lut_mask = 16'hEE50;
defparam \Mux42~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y10_N26
cycloneii_lcell_comb \Mux42~0 (
// Equation(s):
// \Mux42~0_combout  = (check_read[0] & ((check_read[1]) # ((\t1|read_value_r[1][13]~regout )))) # (!check_read[0] & (!check_read[1] & ((\t1|read_value_r[0][13]~regout ))))

	.dataa(check_read[0]),
	.datab(check_read[1]),
	.datac(\t1|read_value_r[1][13]~regout ),
	.datad(\t1|read_value_r[0][13]~regout ),
	.cin(gnd),
	.combout(\Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux42~0 .lut_mask = 16'hB9A8;
defparam \Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y10_N6
cycloneii_lcell_comb \Mux42~1 (
// Equation(s):
// \Mux42~1_combout  = (check_read[1] & ((\Mux42~0_combout  & (\t1|read_value_r[3][13]~regout )) # (!\Mux42~0_combout  & ((\t1|read_value_r[2][13]~regout ))))) # (!check_read[1] & (((\Mux42~0_combout ))))

	.dataa(\t1|read_value_r[3][13]~regout ),
	.datab(check_read[1]),
	.datac(\t1|read_value_r[2][13]~regout ),
	.datad(\Mux42~0_combout ),
	.cin(gnd),
	.combout(\Mux42~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux42~1 .lut_mask = 16'hBBC0;
defparam \Mux42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N20
cycloneii_lcell_comb \Mux42~2 (
// Equation(s):
// \Mux42~2_combout  = (check_read[0] & (((check_read[1])))) # (!check_read[0] & ((check_read[1] & (\t1|read_value_r[6][13]~regout )) # (!check_read[1] & ((\t1|read_value_r[4][13]~regout )))))

	.dataa(\t1|read_value_r[6][13]~regout ),
	.datab(check_read[0]),
	.datac(\t1|read_value_r[4][13]~regout ),
	.datad(check_read[1]),
	.cin(gnd),
	.combout(\Mux42~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux42~2 .lut_mask = 16'hEE30;
defparam \Mux42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N22
cycloneii_lcell_comb \Mux42~3 (
// Equation(s):
// \Mux42~3_combout  = (check_read[0] & ((\Mux42~2_combout  & (\t1|read_value_r[7][13]~regout )) # (!\Mux42~2_combout  & ((\t1|read_value_r[5][13]~regout ))))) # (!check_read[0] & (((\Mux42~2_combout ))))

	.dataa(\t1|read_value_r[7][13]~regout ),
	.datab(check_read[0]),
	.datac(\t1|read_value_r[5][13]~regout ),
	.datad(\Mux42~2_combout ),
	.cin(gnd),
	.combout(\Mux42~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux42~3 .lut_mask = 16'hBBC0;
defparam \Mux42~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N12
cycloneii_lcell_comb Mux42(
// Equation(s):
// \Mux42~combout  = (\Equal2~0_combout  & ((\Mux42~4_combout  & ((\Mux42~3_combout ))) # (!\Mux42~4_combout  & (\Mux42~1_combout )))) # (!\Equal2~0_combout  & (\Mux42~4_combout ))

	.dataa(\Equal2~0_combout ),
	.datab(\Mux42~4_combout ),
	.datac(\Mux42~1_combout ),
	.datad(\Mux42~3_combout ),
	.cin(gnd),
	.combout(\Mux42~combout ),
	.cout());
// synopsys translate_off
defparam Mux42.lut_mask = 16'hEC64;
defparam Mux42.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N4
cycloneii_lcell_comb \h7|WideOr6~0 (
// Equation(s):
// \h7|WideOr6~0_combout  = (\Mux40~combout  & (\Mux43~combout  & (\Mux41~combout  $ (\Mux42~combout )))) # (!\Mux40~combout  & (!\Mux42~combout  & (\Mux41~combout  $ (\Mux43~combout ))))

	.dataa(\Mux40~combout ),
	.datab(\Mux41~combout ),
	.datac(\Mux43~combout ),
	.datad(\Mux42~combout ),
	.cin(gnd),
	.combout(\h7|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \h7|WideOr6~0 .lut_mask = 16'h2094;
defparam \h7|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N2
cycloneii_lcell_comb \h7|WideOr5~0 (
// Equation(s):
// \h7|WideOr5~0_combout  = (\Mux40~combout  & ((\Mux43~combout  & ((\Mux42~combout ))) # (!\Mux43~combout  & (\Mux41~combout )))) # (!\Mux40~combout  & (\Mux41~combout  & (\Mux43~combout  $ (\Mux42~combout ))))

	.dataa(\Mux40~combout ),
	.datab(\Mux41~combout ),
	.datac(\Mux43~combout ),
	.datad(\Mux42~combout ),
	.cin(gnd),
	.combout(\h7|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \h7|WideOr5~0 .lut_mask = 16'hAC48;
defparam \h7|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N28
cycloneii_lcell_comb \h7|WideOr4~0 (
// Equation(s):
// \h7|WideOr4~0_combout  = (\Mux40~combout  & (\Mux41~combout  & ((\Mux42~combout ) # (!\Mux43~combout )))) # (!\Mux40~combout  & (!\Mux41~combout  & (!\Mux43~combout  & \Mux42~combout )))

	.dataa(\Mux40~combout ),
	.datab(\Mux41~combout ),
	.datac(\Mux43~combout ),
	.datad(\Mux42~combout ),
	.cin(gnd),
	.combout(\h7|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \h7|WideOr4~0 .lut_mask = 16'h8908;
defparam \h7|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N26
cycloneii_lcell_comb \h7|WideOr3~0 (
// Equation(s):
// \h7|WideOr3~0_combout  = (\Mux42~combout  & ((\Mux41~combout  & ((\Mux43~combout ))) # (!\Mux41~combout  & (\Mux40~combout  & !\Mux43~combout )))) # (!\Mux42~combout  & (!\Mux40~combout  & (\Mux41~combout  $ (\Mux43~combout ))))

	.dataa(\Mux40~combout ),
	.datab(\Mux41~combout ),
	.datac(\Mux43~combout ),
	.datad(\Mux42~combout ),
	.cin(gnd),
	.combout(\h7|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \h7|WideOr3~0 .lut_mask = 16'hC214;
defparam \h7|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N20
cycloneii_lcell_comb \h7|WideOr2~0 (
// Equation(s):
// \h7|WideOr2~0_combout  = (\Mux42~combout  & (!\Mux40~combout  & ((\Mux43~combout )))) # (!\Mux42~combout  & ((\Mux41~combout  & (!\Mux40~combout )) # (!\Mux41~combout  & ((\Mux43~combout )))))

	.dataa(\Mux40~combout ),
	.datab(\Mux41~combout ),
	.datac(\Mux43~combout ),
	.datad(\Mux42~combout ),
	.cin(gnd),
	.combout(\h7|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \h7|WideOr2~0 .lut_mask = 16'h5074;
defparam \h7|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N18
cycloneii_lcell_comb \h7|WideOr1~0 (
// Equation(s):
// \h7|WideOr1~0_combout  = (\Mux41~combout  & (\Mux43~combout  & (\Mux40~combout  $ (\Mux42~combout )))) # (!\Mux41~combout  & (!\Mux40~combout  & ((\Mux43~combout ) # (\Mux42~combout ))))

	.dataa(\Mux40~combout ),
	.datab(\Mux41~combout ),
	.datac(\Mux43~combout ),
	.datad(\Mux42~combout ),
	.cin(gnd),
	.combout(\h7|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \h7|WideOr1~0 .lut_mask = 16'h5190;
defparam \h7|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N0
cycloneii_lcell_comb \h7|WideOr0~0 (
// Equation(s):
// \h7|WideOr0~0_combout  = (\Mux43~combout  & ((\Mux40~combout ) # (\Mux41~combout  $ (\Mux42~combout )))) # (!\Mux43~combout  & ((\Mux42~combout ) # (\Mux40~combout  $ (\Mux41~combout ))))

	.dataa(\Mux40~combout ),
	.datab(\Mux41~combout ),
	.datac(\Mux43~combout ),
	.datad(\Mux42~combout ),
	.cin(gnd),
	.combout(\h7|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \h7|WideOr0~0 .lut_mask = 16'hBFE6;
defparam \h7|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N28
cycloneii_lcell_comb \addr_in[0]~0 (
// Equation(s):
// \addr_in[0]~0_combout  = (addr_in_r[0] & ((\SW~combout [16]) # (!\SW~combout [17])))

	.dataa(\SW~combout [16]),
	.datab(\SW~combout [17]),
	.datac(addr_in_r[0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\addr_in[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \addr_in[0]~0 .lut_mask = 16'hB0B0;
defparam \addr_in[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y10_N5
cycloneii_lcell_ff \c|az_addr_r[0] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\addr_in[0]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c|az_be_n_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|az_addr_r [0]));

// Location: LCFF_X1_Y8_N9
cycloneii_lcell_ff \c|az_addr_r[8] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\addr_in[8]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c|az_be_n_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|az_addr_r [8]));

// Location: LCCOMB_X2_Y9_N28
cycloneii_lcell_comb \c|Selector11~0 (
// Equation(s):
// \c|Selector11~0_combout  = (\c|WideOr2~0_combout  & (((\c|state.ST_ACT~regout  & \c|az_addr_r [8])))) # (!\c|WideOr2~0_combout  & (\c|az_addr_r [0]))

	.dataa(\c|WideOr2~0_combout ),
	.datab(\c|az_addr_r [0]),
	.datac(\c|state.ST_ACT~regout ),
	.datad(\c|az_addr_r [8]),
	.cin(gnd),
	.combout(\c|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|Selector11~0 .lut_mask = 16'hE444;
defparam \c|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N22
cycloneii_lcell_comb \c|WideOr0~0 (
// Equation(s):
// \c|WideOr0~0_combout  = (\c|state.ST_WRIT1~regout ) # ((\c|state.ST_READ1~regout ) # ((\c|state.ST_ACT~regout ) # (!\c|state.ST_POW~regout )))

	.dataa(\c|state.ST_WRIT1~regout ),
	.datab(\c|state.ST_READ1~regout ),
	.datac(\c|state.ST_ACT~regout ),
	.datad(\c|state.ST_POW~regout ),
	.cin(gnd),
	.combout(\c|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|WideOr0~0 .lut_mask = 16'hFEFF;
defparam \c|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N8
cycloneii_lcell_comb \c|zs_addr_r[0]~2 (
// Equation(s):
// \c|zs_addr_r[0]~2_combout  = (\c|WideOr0~0_combout  & \KEY~combout [3])

	.dataa(vcc),
	.datab(\c|WideOr0~0_combout ),
	.datac(\KEY~combout [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\c|zs_addr_r[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \c|zs_addr_r[0]~2 .lut_mask = 16'hC0C0;
defparam \c|zs_addr_r[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y9_N29
cycloneii_lcell_ff \c|zs_addr_r[0] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|Selector11~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c|zs_addr_r[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|zs_addr_r [0]));

// Location: LCFF_X3_Y8_N5
cycloneii_lcell_ff \c|az_addr_r[1] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\addr_in[1]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c|az_be_n_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|az_addr_r [1]));

// Location: LCFF_X3_Y9_N19
cycloneii_lcell_ff \c|az_addr_r[9] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\addr_in[9]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c|az_be_n_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|az_addr_r [9]));

// Location: LCCOMB_X2_Y9_N6
cycloneii_lcell_comb \c|Selector10~0 (
// Equation(s):
// \c|Selector10~0_combout  = (\c|WideOr2~0_combout  & (((\c|state.ST_ACT~regout  & \c|az_addr_r [9])))) # (!\c|WideOr2~0_combout  & (\c|az_addr_r [1]))

	.dataa(\c|WideOr2~0_combout ),
	.datab(\c|az_addr_r [1]),
	.datac(\c|state.ST_ACT~regout ),
	.datad(\c|az_addr_r [9]),
	.cin(gnd),
	.combout(\c|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|Selector10~0 .lut_mask = 16'hE444;
defparam \c|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y9_N7
cycloneii_lcell_ff \c|zs_addr_r[1] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|Selector10~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c|zs_addr_r[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|zs_addr_r [1]));

// Location: LCCOMB_X4_Y8_N6
cycloneii_lcell_comb \c|az_addr_r[2]~feeder (
// Equation(s):
// \c|az_addr_r[2]~feeder_combout  = \addr_in[2]~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\addr_in[2]~2_combout ),
	.cin(gnd),
	.combout(\c|az_addr_r[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \c|az_addr_r[2]~feeder .lut_mask = 16'hFF00;
defparam \c|az_addr_r[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y8_N7
cycloneii_lcell_ff \c|az_addr_r[2] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|az_addr_r[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c|az_be_n_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|az_addr_r [2]));

// Location: LCFF_X3_Y8_N11
cycloneii_lcell_ff \c|az_addr_r[10] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\addr_in[10]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c|az_be_n_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|az_addr_r [10]));

// Location: LCCOMB_X2_Y9_N12
cycloneii_lcell_comb \c|Selector9~0 (
// Equation(s):
// \c|Selector9~0_combout  = (\c|WideOr2~0_combout  & (((\c|state.ST_ACT~regout  & \c|az_addr_r [10])))) # (!\c|WideOr2~0_combout  & (\c|az_addr_r [2]))

	.dataa(\c|WideOr2~0_combout ),
	.datab(\c|az_addr_r [2]),
	.datac(\c|state.ST_ACT~regout ),
	.datad(\c|az_addr_r [10]),
	.cin(gnd),
	.combout(\c|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|Selector9~0 .lut_mask = 16'hE444;
defparam \c|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y9_N13
cycloneii_lcell_ff \c|zs_addr_r[2] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|Selector9~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c|zs_addr_r[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|zs_addr_r [2]));

// Location: LCCOMB_X2_Y7_N16
cycloneii_lcell_comb \c|az_addr_r[11]~feeder (
// Equation(s):
// \c|az_addr_r[11]~feeder_combout  = \addr_in[11]~11_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\addr_in[11]~11_combout ),
	.cin(gnd),
	.combout(\c|az_addr_r[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \c|az_addr_r[11]~feeder .lut_mask = 16'hFF00;
defparam \c|az_addr_r[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y7_N17
cycloneii_lcell_ff \c|az_addr_r[11] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|az_addr_r[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c|az_be_n_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|az_addr_r [11]));

// Location: LCCOMB_X2_Y9_N16
cycloneii_lcell_comb \c|WideOr2~0 (
// Equation(s):
// \c|WideOr2~0_combout  = (!\c|state.ST_READ1~regout  & !\c|state.ST_WRIT1~regout )

	.dataa(vcc),
	.datab(\c|state.ST_READ1~regout ),
	.datac(vcc),
	.datad(\c|state.ST_WRIT1~regout ),
	.cin(gnd),
	.combout(\c|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|WideOr2~0 .lut_mask = 16'h0033;
defparam \c|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y10_N1
cycloneii_lcell_ff \c|az_addr_r[3] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\addr_in[3]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c|az_be_n_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|az_addr_r [3]));

// Location: LCCOMB_X2_Y9_N26
cycloneii_lcell_comb \c|Selector8~0 (
// Equation(s):
// \c|Selector8~0_combout  = (\c|WideOr2~0_combout  & (\c|state.ST_ACT~regout  & (\c|az_addr_r [11]))) # (!\c|WideOr2~0_combout  & (((\c|az_addr_r [3]))))

	.dataa(\c|state.ST_ACT~regout ),
	.datab(\c|az_addr_r [11]),
	.datac(\c|WideOr2~0_combout ),
	.datad(\c|az_addr_r [3]),
	.cin(gnd),
	.combout(\c|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|Selector8~0 .lut_mask = 16'h8F80;
defparam \c|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y9_N27
cycloneii_lcell_ff \c|zs_addr_r[3] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|Selector8~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c|zs_addr_r[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|zs_addr_r [3]));

// Location: LCCOMB_X1_Y8_N20
cycloneii_lcell_comb \addr_in[12]~12 (
// Equation(s):
// \addr_in[12]~12_combout  = (addr_in_r[12] & ((\SW~combout [16]) # (!\SW~combout [17])))

	.dataa(\SW~combout [16]),
	.datab(addr_in_r[12]),
	.datac(vcc),
	.datad(\SW~combout [17]),
	.cin(gnd),
	.combout(\addr_in[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \addr_in[12]~12 .lut_mask = 16'h88CC;
defparam \addr_in[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y8_N21
cycloneii_lcell_ff \c|az_addr_r[12] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\addr_in[12]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c|az_be_n_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|az_addr_r [12]));

// Location: LCFF_X3_Y9_N31
cycloneii_lcell_ff \c|az_addr_r[4] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\addr_in[4]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c|az_be_n_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|az_addr_r [4]));

// Location: LCCOMB_X2_Y9_N0
cycloneii_lcell_comb \c|Selector7~0 (
// Equation(s):
// \c|Selector7~0_combout  = (\c|WideOr2~0_combout  & (\c|state.ST_ACT~regout  & (\c|az_addr_r [12]))) # (!\c|WideOr2~0_combout  & (((\c|az_addr_r [4]))))

	.dataa(\c|state.ST_ACT~regout ),
	.datab(\c|az_addr_r [12]),
	.datac(\c|WideOr2~0_combout ),
	.datad(\c|az_addr_r [4]),
	.cin(gnd),
	.combout(\c|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|Selector7~0 .lut_mask = 16'h8F80;
defparam \c|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y9_N1
cycloneii_lcell_ff \c|zs_addr_r[4] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|Selector7~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c|zs_addr_r[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|zs_addr_r [4]));

// Location: LCCOMB_X2_Y7_N30
cycloneii_lcell_comb \c|az_addr_r[5]~feeder (
// Equation(s):
// \c|az_addr_r[5]~feeder_combout  = \addr_in[5]~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\addr_in[5]~5_combout ),
	.cin(gnd),
	.combout(\c|az_addr_r[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \c|az_addr_r[5]~feeder .lut_mask = 16'hFF00;
defparam \c|az_addr_r[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y7_N31
cycloneii_lcell_ff \c|az_addr_r[5] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|az_addr_r[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c|az_be_n_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|az_addr_r [5]));

// Location: LCFF_X3_Y8_N27
cycloneii_lcell_ff \c|az_addr_r[13] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\addr_in[13]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c|az_be_n_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|az_addr_r [13]));

// Location: LCCOMB_X2_Y9_N30
cycloneii_lcell_comb \c|Selector6~0 (
// Equation(s):
// \c|Selector6~0_combout  = (\c|WideOr2~0_combout  & (((\c|az_addr_r [13])) # (!\c|state.ST_ACT~regout ))) # (!\c|WideOr2~0_combout  & (((\c|az_addr_r [5]))))

	.dataa(\c|state.ST_ACT~regout ),
	.datab(\c|az_addr_r [5]),
	.datac(\c|WideOr2~0_combout ),
	.datad(\c|az_addr_r [13]),
	.cin(gnd),
	.combout(\c|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|Selector6~0 .lut_mask = 16'hFC5C;
defparam \c|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y9_N31
cycloneii_lcell_ff \c|zs_addr_r[5] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|Selector6~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c|zs_addr_r[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|zs_addr_r [5]));

// Location: LCCOMB_X2_Y7_N22
cycloneii_lcell_comb \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = (\SW~combout [17] & (\SW~combout [13])) # (!\SW~combout [17] & ((\SW~combout [6])))

	.dataa(\SW~combout [17]),
	.datab(vcc),
	.datac(\SW~combout [13]),
	.datad(\SW~combout [6]),
	.cin(gnd),
	.combout(\Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~0 .lut_mask = 16'hF5A0;
defparam \Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y7_N23
cycloneii_lcell_ff \addr_in_r[6] (
	.clk(!\KEY[2]~clkctrl_outclk ),
	.datain(\Mux17~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_in_r[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(addr_in_r[6]));

// Location: LCCOMB_X3_Y6_N8
cycloneii_lcell_comb \t1|addr_reg[6]~feeder (
// Equation(s):
// \t1|addr_reg[6]~feeder_combout  = \t1|step [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\t1|step [2]),
	.cin(gnd),
	.combout(\t1|addr_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \t1|addr_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \t1|addr_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y6_N9
cycloneii_lcell_ff \t1|addr_reg[6] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\t1|addr_reg[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\t1|addr_reg[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\t1|addr_reg [6]));

// Location: LCCOMB_X2_Y7_N20
cycloneii_lcell_comb \addr_in[6]~6 (
// Equation(s):
// \addr_in[6]~6_combout  = (\SW~combout [17] & ((\SW~combout [16] & (addr_in_r[6])) # (!\SW~combout [16] & ((\t1|addr_reg [6]))))) # (!\SW~combout [17] & (addr_in_r[6]))

	.dataa(\SW~combout [17]),
	.datab(addr_in_r[6]),
	.datac(\t1|addr_reg [6]),
	.datad(\SW~combout [16]),
	.cin(gnd),
	.combout(\addr_in[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \addr_in[6]~6 .lut_mask = 16'hCCE4;
defparam \addr_in[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y7_N13
cycloneii_lcell_ff \c|az_addr_r[6] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\addr_in[6]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c|az_be_n_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|az_addr_r [6]));

// Location: LCFF_X4_Y8_N23
cycloneii_lcell_ff \c|az_addr_r[14] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\addr_in[14]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c|az_be_n_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|az_addr_r [14]));

// Location: LCCOMB_X2_Y9_N4
cycloneii_lcell_comb \c|Selector5~0 (
// Equation(s):
// \c|Selector5~0_combout  = (\c|WideOr2~0_combout  & (((\c|state.ST_ACT~regout  & \c|az_addr_r [14])))) # (!\c|WideOr2~0_combout  & (\c|az_addr_r [6]))

	.dataa(\c|WideOr2~0_combout ),
	.datab(\c|az_addr_r [6]),
	.datac(\c|state.ST_ACT~regout ),
	.datad(\c|az_addr_r [14]),
	.cin(gnd),
	.combout(\c|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|Selector5~0 .lut_mask = 16'hE444;
defparam \c|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y9_N5
cycloneii_lcell_ff \c|zs_addr_r[6] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|Selector5~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c|zs_addr_r[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|zs_addr_r [6]));

// Location: LCFF_X1_Y8_N29
cycloneii_lcell_ff \c|az_addr_r[15] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\addr_in[15]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c|az_be_n_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|az_addr_r [15]));

// Location: LCCOMB_X3_Y9_N22
cycloneii_lcell_comb \c|az_addr_r[7]~feeder (
// Equation(s):
// \c|az_addr_r[7]~feeder_combout  = \addr_in[7]~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\addr_in[7]~7_combout ),
	.cin(gnd),
	.combout(\c|az_addr_r[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \c|az_addr_r[7]~feeder .lut_mask = 16'hFF00;
defparam \c|az_addr_r[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y9_N23
cycloneii_lcell_ff \c|az_addr_r[7] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|az_addr_r[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c|az_be_n_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|az_addr_r [7]));

// Location: LCCOMB_X2_Y9_N2
cycloneii_lcell_comb \c|Selector4~0 (
// Equation(s):
// \c|Selector4~0_combout  = (\c|WideOr2~0_combout  & (\c|state.ST_ACT~regout  & (\c|az_addr_r [15]))) # (!\c|WideOr2~0_combout  & (((\c|az_addr_r [7]))))

	.dataa(\c|state.ST_ACT~regout ),
	.datab(\c|az_addr_r [15]),
	.datac(\c|WideOr2~0_combout ),
	.datad(\c|az_addr_r [7]),
	.cin(gnd),
	.combout(\c|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|Selector4~0 .lut_mask = 16'h8F80;
defparam \c|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y9_N3
cycloneii_lcell_ff \c|zs_addr_r[7] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|Selector4~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c|zs_addr_r[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|zs_addr_r [7]));

// Location: LCCOMB_X2_Y10_N22
cycloneii_lcell_comb \addr_in[16]~18 (
// Equation(s):
// \addr_in[16]~18_combout  = (addr_in_r[16] & ((\SW~combout [16]) # (!\SW~combout [17])))

	.dataa(addr_in_r[16]),
	.datab(\SW~combout [17]),
	.datac(\SW~combout [16]),
	.datad(vcc),
	.cin(gnd),
	.combout(\addr_in[16]~18_combout ),
	.cout());
// synopsys translate_off
defparam \addr_in[16]~18 .lut_mask = 16'hA2A2;
defparam \addr_in[16]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y10_N23
cycloneii_lcell_ff \c|az_addr_r[16] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\addr_in[16]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c|az_be_n_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|az_addr_r [16]));

// Location: LCCOMB_X2_Y9_N20
cycloneii_lcell_comb \c|Selector3~0 (
// Equation(s):
// \c|Selector3~0_combout  = (\c|state.ST_ACT~regout  & ((\c|az_addr_r [16]) # ((!\c|WideOr0~0_combout  & \c|zs_addr_r [8])))) # (!\c|state.ST_ACT~regout  & (!\c|WideOr0~0_combout  & (\c|zs_addr_r [8])))

	.dataa(\c|state.ST_ACT~regout ),
	.datab(\c|WideOr0~0_combout ),
	.datac(\c|zs_addr_r [8]),
	.datad(\c|az_addr_r [16]),
	.cin(gnd),
	.combout(\c|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|Selector3~0 .lut_mask = 16'hBA30;
defparam \c|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y9_N21
cycloneii_lcell_ff \c|zs_addr_r[8] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|Selector3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|zs_addr_r [8]));

// Location: LCCOMB_X2_Y7_N2
cycloneii_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (!\SW~combout [17] & \SW~combout [6])

	.dataa(\SW~combout [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [6]),
	.cin(gnd),
	.combout(\Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = 16'h5500;
defparam \Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N10
cycloneii_lcell_comb \addr_in_r[17]~feeder (
// Equation(s):
// \addr_in_r[17]~feeder_combout  = \Mux6~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mux6~0_combout ),
	.cin(gnd),
	.combout(\addr_in_r[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr_in_r[17]~feeder .lut_mask = 16'hFF00;
defparam \addr_in_r[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y8_N11
cycloneii_lcell_ff \addr_in_r[17] (
	.clk(!\KEY[2]~clkctrl_outclk ),
	.datain(\addr_in_r[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_in_r[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(addr_in_r[17]));

// Location: LCCOMB_X3_Y8_N18
cycloneii_lcell_comb \addr_in[17]~19 (
// Equation(s):
// \addr_in[17]~19_combout  = (addr_in_r[17] & ((\SW~combout [16]) # (!\SW~combout [17])))

	.dataa(vcc),
	.datab(\SW~combout [17]),
	.datac(\SW~combout [16]),
	.datad(addr_in_r[17]),
	.cin(gnd),
	.combout(\addr_in[17]~19_combout ),
	.cout());
// synopsys translate_off
defparam \addr_in[17]~19 .lut_mask = 16'hF300;
defparam \addr_in[17]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y8_N19
cycloneii_lcell_ff \c|az_addr_r[17] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\addr_in[17]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c|az_be_n_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|az_addr_r [17]));

// Location: LCCOMB_X2_Y9_N10
cycloneii_lcell_comb \c|Selector2~0 (
// Equation(s):
// \c|Selector2~0_combout  = (\c|state.ST_ACT~regout  & ((\c|az_addr_r [17]) # ((!\c|WideOr0~0_combout  & \c|zs_addr_r [9])))) # (!\c|state.ST_ACT~regout  & (!\c|WideOr0~0_combout  & (\c|zs_addr_r [9])))

	.dataa(\c|state.ST_ACT~regout ),
	.datab(\c|WideOr0~0_combout ),
	.datac(\c|zs_addr_r [9]),
	.datad(\c|az_addr_r [17]),
	.cin(gnd),
	.combout(\c|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|Selector2~0 .lut_mask = 16'hBA30;
defparam \c|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y9_N11
cycloneii_lcell_ff \c|zs_addr_r[9] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|Selector2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|zs_addr_r [9]));

// Location: LCCOMB_X1_Y9_N4
cycloneii_lcell_comb \c|Selector15~2 (
// Equation(s):
// \c|Selector15~2_combout  = (\c|state.ST_WRIT1~regout ) # ((\c|state.ST_READ1~regout ) # ((\c|Equal0~12_combout  & !\c|state.ST_POW~regout )))

	.dataa(\c|Equal0~12_combout ),
	.datab(\c|state.ST_WRIT1~regout ),
	.datac(\c|state.ST_READ1~regout ),
	.datad(\c|state.ST_POW~regout ),
	.cin(gnd),
	.combout(\c|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \c|Selector15~2 .lut_mask = 16'hFCFE;
defparam \c|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y9_N13
cycloneii_lcell_ff \c|command[0] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\c|Selector15~2_combout ),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|command [0]));

// Location: LCCOMB_X2_Y10_N12
cycloneii_lcell_comb \addr_in[18]~20 (
// Equation(s):
// \addr_in[18]~20_combout  = (addr_in_r[18] & ((\SW~combout [16]) # (!\SW~combout [17])))

	.dataa(addr_in_r[18]),
	.datab(\SW~combout [17]),
	.datac(\SW~combout [16]),
	.datad(vcc),
	.cin(gnd),
	.combout(\addr_in[18]~20_combout ),
	.cout());
// synopsys translate_off
defparam \addr_in[18]~20 .lut_mask = 16'hA2A2;
defparam \addr_in[18]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y10_N13
cycloneii_lcell_ff \c|az_addr_r[18] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\addr_in[18]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c|az_be_n_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|az_addr_r [18]));

// Location: LCCOMB_X2_Y9_N24
cycloneii_lcell_comb \c|Selector1~0 (
// Equation(s):
// \c|Selector1~0_combout  = (\c|state.ST_ACT~regout  & ((\c|az_addr_r [18]) # ((\c|zs_addr_r [10] & !\c|WideOr0~0_combout )))) # (!\c|state.ST_ACT~regout  & (((\c|zs_addr_r [10] & !\c|WideOr0~0_combout ))))

	.dataa(\c|state.ST_ACT~regout ),
	.datab(\c|az_addr_r [18]),
	.datac(\c|zs_addr_r [10]),
	.datad(\c|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\c|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|Selector1~0 .lut_mask = 16'h88F8;
defparam \c|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y9_N25
cycloneii_lcell_ff \c|zs_addr_r[10] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|Selector1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|zs_addr_r [10]));

// Location: LCCOMB_X1_Y9_N12
cycloneii_lcell_comb \c|zs_addr[10] (
// Equation(s):
// \c|zs_addr [10] = (\c|command [0]) # (\c|zs_addr_r [10])

	.dataa(vcc),
	.datab(vcc),
	.datac(\c|command [0]),
	.datad(\c|zs_addr_r [10]),
	.cin(gnd),
	.combout(\c|zs_addr [10]),
	.cout());
// synopsys translate_off
defparam \c|zs_addr[10] .lut_mask = 16'hFFF0;
defparam \c|zs_addr[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y10_N14
cycloneii_lcell_comb \addr_in[19]~21 (
// Equation(s):
// \addr_in[19]~21_combout  = (addr_in_r[19] & ((\SW~combout [16]) # (!\SW~combout [17])))

	.dataa(\SW~combout [16]),
	.datab(\SW~combout [17]),
	.datac(addr_in_r[19]),
	.datad(vcc),
	.cin(gnd),
	.combout(\addr_in[19]~21_combout ),
	.cout());
// synopsys translate_off
defparam \addr_in[19]~21 .lut_mask = 16'hB0B0;
defparam \addr_in[19]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y10_N15
cycloneii_lcell_ff \c|az_addr_r[19] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\addr_in[19]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c|az_be_n_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|az_addr_r [19]));

// Location: LCCOMB_X2_Y9_N18
cycloneii_lcell_comb \c|Selector0~0 (
// Equation(s):
// \c|Selector0~0_combout  = (\c|state.ST_ACT~regout  & ((\c|az_addr_r [19]) # ((!\c|WideOr0~0_combout  & \c|zs_addr_r [11])))) # (!\c|state.ST_ACT~regout  & (!\c|WideOr0~0_combout  & (\c|zs_addr_r [11])))

	.dataa(\c|state.ST_ACT~regout ),
	.datab(\c|WideOr0~0_combout ),
	.datac(\c|zs_addr_r [11]),
	.datad(\c|az_addr_r [19]),
	.cin(gnd),
	.combout(\c|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|Selector0~0 .lut_mask = 16'hBA30;
defparam \c|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y9_N19
cycloneii_lcell_ff \c|zs_addr_r[11] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|Selector0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|zs_addr_r [11]));

// Location: CLKCTRL_G11
cycloneii_clkctrl \a|altpll_component|_clk0~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\a|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\a|altpll_component|_clk0~clkctrl_outclk ));
// synopsys translate_off
defparam \a|altpll_component|_clk0~clkctrl .clock_type = "global clock";
defparam \a|altpll_component|_clk0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N10
cycloneii_lcell_comb \addr_in[21]~16 (
// Equation(s):
// \addr_in[21]~16_combout  = (addr_in_r[21] & ((\SW~combout [16]) # (!\SW~combout [17])))

	.dataa(\SW~combout [17]),
	.datab(vcc),
	.datac(\SW~combout [16]),
	.datad(addr_in_r[21]),
	.cin(gnd),
	.combout(\addr_in[21]~16_combout ),
	.cout());
// synopsys translate_off
defparam \addr_in[21]~16 .lut_mask = 16'hF500;
defparam \addr_in[21]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y7_N11
cycloneii_lcell_ff \c|az_addr_r[21] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\addr_in[21]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c|az_be_n_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|az_addr_r [21]));

// Location: LCCOMB_X1_Y3_N28
cycloneii_lcell_comb \c|zs_ba[1]~0 (
// Equation(s):
// \c|zs_ba[1]~0_combout  = (!\c|state.ST_PREP1~regout  & \c|az_addr_r [21])

	.dataa(vcc),
	.datab(vcc),
	.datac(\c|state.ST_PREP1~regout ),
	.datad(\c|az_addr_r [21]),
	.cin(gnd),
	.combout(\c|zs_ba[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|zs_ba[1]~0 .lut_mask = 16'h0F00;
defparam \c|zs_ba[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N24
cycloneii_lcell_comb \addr_in[20]~17 (
// Equation(s):
// \addr_in[20]~17_combout  = (addr_in_r[20] & ((\SW~combout [16]) # (!\SW~combout [17])))

	.dataa(\SW~combout [16]),
	.datab(addr_in_r[20]),
	.datac(\SW~combout [17]),
	.datad(vcc),
	.cin(gnd),
	.combout(\addr_in[20]~17_combout ),
	.cout());
// synopsys translate_off
defparam \addr_in[20]~17 .lut_mask = 16'h8C8C;
defparam \addr_in[20]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y7_N25
cycloneii_lcell_ff \c|az_addr_r[20] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\addr_in[20]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c|az_be_n_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|az_addr_r [20]));

// Location: LCCOMB_X1_Y3_N14
cycloneii_lcell_comb \c|zs_ba[0]~1 (
// Equation(s):
// \c|zs_ba[0]~1_combout  = (!\c|state.ST_PREP1~regout  & \c|az_addr_r [20])

	.dataa(vcc),
	.datab(vcc),
	.datac(\c|state.ST_PREP1~regout ),
	.datad(\c|az_addr_r [20]),
	.cin(gnd),
	.combout(\c|zs_ba[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \c|zs_ba[0]~1 .lut_mask = 16'h0F00;
defparam \c|zs_ba[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y7_N23
cycloneii_lcell_ff \c|az_be_n_r[0] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(be_n[0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c|az_be_n_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|az_be_n_r [0]));

// Location: LCCOMB_X1_Y7_N0
cycloneii_lcell_comb \c|az_be_n_r[1]~feeder (
// Equation(s):
// \c|az_be_n_r[1]~feeder_combout  = be_n[1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(be_n[1]),
	.cin(gnd),
	.combout(\c|az_be_n_r[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \c|az_be_n_r[1]~feeder .lut_mask = 16'hFF00;
defparam \c|az_be_n_r[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y7_N1
cycloneii_lcell_ff \c|az_be_n_r[1] (
	.clk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\c|az_be_n_r[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c|az_be_n_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c|az_be_n_r [1]));

// Location: LCCOMB_X1_Y9_N10
cycloneii_lcell_comb \c|WideOr1~0 (
// Equation(s):
// \c|WideOr1~0_combout  = (\c|state.ST_POW~regout  & (!\c|state.ST_ACT~regout  & (!\c|state.ST_PREP2~regout  & !\c|state.ST_INIT1~regout )))

	.dataa(\c|state.ST_POW~regout ),
	.datab(\c|state.ST_ACT~regout ),
	.datac(\c|state.ST_PREP2~regout ),
	.datad(\c|state.ST_INIT1~regout ),
	.cin(gnd),
	.combout(\c|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|WideOr1~0 .lut_mask = 16'h0002;
defparam \c|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N8
cycloneii_lcell_comb \c|Selector12~1 (
// Equation(s):
// \c|Selector12~1_combout  = (!\c|WideOr1~0_combout  & (\c|Selector12~0_combout  & ((\c|LessThan0~3_combout ) # (!\c|state.ST_PREP2~regout ))))

	.dataa(\c|WideOr1~0_combout ),
	.datab(\c|state.ST_PREP2~regout ),
	.datac(\c|Selector12~0_combout ),
	.datad(\c|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\c|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \c|Selector12~1 .lut_mask = 16'h5010;
defparam \c|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N16
cycloneii_lcell_comb \c|Selector13~0 (
// Equation(s):
// \c|Selector13~0_combout  = (\c|state.ST_PREP2~regout  & (((\c|LessThan0~3_combout )))) # (!\c|state.ST_PREP2~regout  & (((\c|state.ST_INIT1~regout )) # (!\c|WideOr2~0_combout )))

	.dataa(\c|WideOr2~0_combout ),
	.datab(\c|LessThan0~3_combout ),
	.datac(\c|state.ST_PREP2~regout ),
	.datad(\c|state.ST_INIT1~regout ),
	.cin(gnd),
	.combout(\c|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|Selector13~0 .lut_mask = 16'hCFC5;
defparam \c|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N26
cycloneii_lcell_comb \c|WideOr4~0 (
// Equation(s):
// \c|WideOr4~0_combout  = (\c|state.ST_POW~regout  & (!\c|state.ST_WRIT1~regout  & !\c|state.ST_INIT1~regout ))

	.dataa(\c|state.ST_POW~regout ),
	.datab(vcc),
	.datac(\c|state.ST_WRIT1~regout ),
	.datad(\c|state.ST_INIT1~regout ),
	.cin(gnd),
	.combout(\c|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \c|WideOr4~0 .lut_mask = 16'h000A;
defparam \c|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N28
cycloneii_lcell_comb \c|Selector14~2 (
// Equation(s):
// \c|Selector14~2_combout  = (!\c|WideOr4~0_combout  & (!\c|counter[6]~37_combout  & ((\c|Equal0~12_combout ) # (\c|state.ST_POW~regout ))))

	.dataa(\c|Equal0~12_combout ),
	.datab(\c|WideOr4~0_combout ),
	.datac(\c|counter[6]~37_combout ),
	.datad(\c|state.ST_POW~regout ),
	.cin(gnd),
	.combout(\c|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \c|Selector14~2 .lut_mask = 16'h0302;
defparam \c|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[0]));
// synopsys translate_off
defparam \KEY[0]~I .input_async_reset = "none";
defparam \KEY[0]~I .input_power_up = "low";
defparam \KEY[0]~I .input_register_mode = "none";
defparam \KEY[0]~I .input_sync_reset = "none";
defparam \KEY[0]~I .oe_async_reset = "none";
defparam \KEY[0]~I .oe_power_up = "low";
defparam \KEY[0]~I .oe_register_mode = "none";
defparam \KEY[0]~I .oe_sync_reset = "none";
defparam \KEY[0]~I .operation_mode = "input";
defparam \KEY[0]~I .output_async_reset = "none";
defparam \KEY[0]~I .output_power_up = "low";
defparam \KEY[0]~I .output_register_mode = "none";
defparam \KEY[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[0]~I (
	.datain(\t1|Equal0~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[0]));
// synopsys translate_off
defparam \LEDR[0]~I .input_async_reset = "none";
defparam \LEDR[0]~I .input_power_up = "low";
defparam \LEDR[0]~I .input_register_mode = "none";
defparam \LEDR[0]~I .input_sync_reset = "none";
defparam \LEDR[0]~I .oe_async_reset = "none";
defparam \LEDR[0]~I .oe_power_up = "low";
defparam \LEDR[0]~I .oe_register_mode = "none";
defparam \LEDR[0]~I .oe_sync_reset = "none";
defparam \LEDR[0]~I .operation_mode = "output";
defparam \LEDR[0]~I .output_async_reset = "none";
defparam \LEDR[0]~I .output_power_up = "low";
defparam \LEDR[0]~I .output_register_mode = "none";
defparam \LEDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[1]~I (
	.datain(\t1|Equal1~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[1]));
// synopsys translate_off
defparam \LEDR[1]~I .input_async_reset = "none";
defparam \LEDR[1]~I .input_power_up = "low";
defparam \LEDR[1]~I .input_register_mode = "none";
defparam \LEDR[1]~I .input_sync_reset = "none";
defparam \LEDR[1]~I .oe_async_reset = "none";
defparam \LEDR[1]~I .oe_power_up = "low";
defparam \LEDR[1]~I .oe_register_mode = "none";
defparam \LEDR[1]~I .oe_sync_reset = "none";
defparam \LEDR[1]~I .operation_mode = "output";
defparam \LEDR[1]~I .output_async_reset = "none";
defparam \LEDR[1]~I .output_power_up = "low";
defparam \LEDR[1]~I .output_register_mode = "none";
defparam \LEDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[2]~I (
	.datain(\t1|Equal2~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[2]));
// synopsys translate_off
defparam \LEDR[2]~I .input_async_reset = "none";
defparam \LEDR[2]~I .input_power_up = "low";
defparam \LEDR[2]~I .input_register_mode = "none";
defparam \LEDR[2]~I .input_sync_reset = "none";
defparam \LEDR[2]~I .oe_async_reset = "none";
defparam \LEDR[2]~I .oe_power_up = "low";
defparam \LEDR[2]~I .oe_register_mode = "none";
defparam \LEDR[2]~I .oe_sync_reset = "none";
defparam \LEDR[2]~I .operation_mode = "output";
defparam \LEDR[2]~I .output_async_reset = "none";
defparam \LEDR[2]~I .output_power_up = "low";
defparam \LEDR[2]~I .output_register_mode = "none";
defparam \LEDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[3]~I (
	.datain(\t1|Equal3~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[3]));
// synopsys translate_off
defparam \LEDR[3]~I .input_async_reset = "none";
defparam \LEDR[3]~I .input_power_up = "low";
defparam \LEDR[3]~I .input_register_mode = "none";
defparam \LEDR[3]~I .input_sync_reset = "none";
defparam \LEDR[3]~I .oe_async_reset = "none";
defparam \LEDR[3]~I .oe_power_up = "low";
defparam \LEDR[3]~I .oe_register_mode = "none";
defparam \LEDR[3]~I .oe_sync_reset = "none";
defparam \LEDR[3]~I .operation_mode = "output";
defparam \LEDR[3]~I .output_async_reset = "none";
defparam \LEDR[3]~I .output_power_up = "low";
defparam \LEDR[3]~I .output_register_mode = "none";
defparam \LEDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[4]~I (
	.datain(\t1|Equal4~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[4]));
// synopsys translate_off
defparam \LEDR[4]~I .input_async_reset = "none";
defparam \LEDR[4]~I .input_power_up = "low";
defparam \LEDR[4]~I .input_register_mode = "none";
defparam \LEDR[4]~I .input_sync_reset = "none";
defparam \LEDR[4]~I .oe_async_reset = "none";
defparam \LEDR[4]~I .oe_power_up = "low";
defparam \LEDR[4]~I .oe_register_mode = "none";
defparam \LEDR[4]~I .oe_sync_reset = "none";
defparam \LEDR[4]~I .operation_mode = "output";
defparam \LEDR[4]~I .output_async_reset = "none";
defparam \LEDR[4]~I .output_power_up = "low";
defparam \LEDR[4]~I .output_register_mode = "none";
defparam \LEDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[5]~I (
	.datain(\t1|Equal5~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[5]));
// synopsys translate_off
defparam \LEDR[5]~I .input_async_reset = "none";
defparam \LEDR[5]~I .input_power_up = "low";
defparam \LEDR[5]~I .input_register_mode = "none";
defparam \LEDR[5]~I .input_sync_reset = "none";
defparam \LEDR[5]~I .oe_async_reset = "none";
defparam \LEDR[5]~I .oe_power_up = "low";
defparam \LEDR[5]~I .oe_register_mode = "none";
defparam \LEDR[5]~I .oe_sync_reset = "none";
defparam \LEDR[5]~I .operation_mode = "output";
defparam \LEDR[5]~I .output_async_reset = "none";
defparam \LEDR[5]~I .output_power_up = "low";
defparam \LEDR[5]~I .output_register_mode = "none";
defparam \LEDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[6]~I (
	.datain(\t1|Equal6~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[6]));
// synopsys translate_off
defparam \LEDR[6]~I .input_async_reset = "none";
defparam \LEDR[6]~I .input_power_up = "low";
defparam \LEDR[6]~I .input_register_mode = "none";
defparam \LEDR[6]~I .input_sync_reset = "none";
defparam \LEDR[6]~I .oe_async_reset = "none";
defparam \LEDR[6]~I .oe_power_up = "low";
defparam \LEDR[6]~I .oe_register_mode = "none";
defparam \LEDR[6]~I .oe_sync_reset = "none";
defparam \LEDR[6]~I .operation_mode = "output";
defparam \LEDR[6]~I .output_async_reset = "none";
defparam \LEDR[6]~I .output_power_up = "low";
defparam \LEDR[6]~I .output_register_mode = "none";
defparam \LEDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[7]~I (
	.datain(\t1|Equal7~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[7]));
// synopsys translate_off
defparam \LEDR[7]~I .input_async_reset = "none";
defparam \LEDR[7]~I .input_power_up = "low";
defparam \LEDR[7]~I .input_register_mode = "none";
defparam \LEDR[7]~I .input_sync_reset = "none";
defparam \LEDR[7]~I .oe_async_reset = "none";
defparam \LEDR[7]~I .oe_power_up = "low";
defparam \LEDR[7]~I .oe_register_mode = "none";
defparam \LEDR[7]~I .oe_sync_reset = "none";
defparam \LEDR[7]~I .operation_mode = "output";
defparam \LEDR[7]~I .output_async_reset = "none";
defparam \LEDR[7]~I .output_power_up = "low";
defparam \LEDR[7]~I .output_register_mode = "none";
defparam \LEDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[8]~I (
	.datain(\t1|tested [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[8]));
// synopsys translate_off
defparam \LEDR[8]~I .input_async_reset = "none";
defparam \LEDR[8]~I .input_power_up = "low";
defparam \LEDR[8]~I .input_register_mode = "none";
defparam \LEDR[8]~I .input_sync_reset = "none";
defparam \LEDR[8]~I .oe_async_reset = "none";
defparam \LEDR[8]~I .oe_power_up = "low";
defparam \LEDR[8]~I .oe_register_mode = "none";
defparam \LEDR[8]~I .oe_sync_reset = "none";
defparam \LEDR[8]~I .operation_mode = "output";
defparam \LEDR[8]~I .output_async_reset = "none";
defparam \LEDR[8]~I .output_power_up = "low";
defparam \LEDR[8]~I .output_register_mode = "none";
defparam \LEDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[9]~I (
	.datain(\t1|tested [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[9]));
// synopsys translate_off
defparam \LEDR[9]~I .input_async_reset = "none";
defparam \LEDR[9]~I .input_power_up = "low";
defparam \LEDR[9]~I .input_register_mode = "none";
defparam \LEDR[9]~I .input_sync_reset = "none";
defparam \LEDR[9]~I .oe_async_reset = "none";
defparam \LEDR[9]~I .oe_power_up = "low";
defparam \LEDR[9]~I .oe_register_mode = "none";
defparam \LEDR[9]~I .oe_sync_reset = "none";
defparam \LEDR[9]~I .operation_mode = "output";
defparam \LEDR[9]~I .output_async_reset = "none";
defparam \LEDR[9]~I .output_power_up = "low";
defparam \LEDR[9]~I .output_register_mode = "none";
defparam \LEDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[10]~I (
	.datain(\t1|tested [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[10]));
// synopsys translate_off
defparam \LEDR[10]~I .input_async_reset = "none";
defparam \LEDR[10]~I .input_power_up = "low";
defparam \LEDR[10]~I .input_register_mode = "none";
defparam \LEDR[10]~I .input_sync_reset = "none";
defparam \LEDR[10]~I .oe_async_reset = "none";
defparam \LEDR[10]~I .oe_power_up = "low";
defparam \LEDR[10]~I .oe_register_mode = "none";
defparam \LEDR[10]~I .oe_sync_reset = "none";
defparam \LEDR[10]~I .operation_mode = "output";
defparam \LEDR[10]~I .output_async_reset = "none";
defparam \LEDR[10]~I .output_power_up = "low";
defparam \LEDR[10]~I .output_register_mode = "none";
defparam \LEDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[11]~I (
	.datain(\t1|tested [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[11]));
// synopsys translate_off
defparam \LEDR[11]~I .input_async_reset = "none";
defparam \LEDR[11]~I .input_power_up = "low";
defparam \LEDR[11]~I .input_register_mode = "none";
defparam \LEDR[11]~I .input_sync_reset = "none";
defparam \LEDR[11]~I .oe_async_reset = "none";
defparam \LEDR[11]~I .oe_power_up = "low";
defparam \LEDR[11]~I .oe_register_mode = "none";
defparam \LEDR[11]~I .oe_sync_reset = "none";
defparam \LEDR[11]~I .operation_mode = "output";
defparam \LEDR[11]~I .output_async_reset = "none";
defparam \LEDR[11]~I .output_power_up = "low";
defparam \LEDR[11]~I .output_register_mode = "none";
defparam \LEDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[12]~I (
	.datain(\t1|tested [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[12]));
// synopsys translate_off
defparam \LEDR[12]~I .input_async_reset = "none";
defparam \LEDR[12]~I .input_power_up = "low";
defparam \LEDR[12]~I .input_register_mode = "none";
defparam \LEDR[12]~I .input_sync_reset = "none";
defparam \LEDR[12]~I .oe_async_reset = "none";
defparam \LEDR[12]~I .oe_power_up = "low";
defparam \LEDR[12]~I .oe_register_mode = "none";
defparam \LEDR[12]~I .oe_sync_reset = "none";
defparam \LEDR[12]~I .operation_mode = "output";
defparam \LEDR[12]~I .output_async_reset = "none";
defparam \LEDR[12]~I .output_power_up = "low";
defparam \LEDR[12]~I .output_register_mode = "none";
defparam \LEDR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[13]~I (
	.datain(\t1|tested [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[13]));
// synopsys translate_off
defparam \LEDR[13]~I .input_async_reset = "none";
defparam \LEDR[13]~I .input_power_up = "low";
defparam \LEDR[13]~I .input_register_mode = "none";
defparam \LEDR[13]~I .input_sync_reset = "none";
defparam \LEDR[13]~I .oe_async_reset = "none";
defparam \LEDR[13]~I .oe_power_up = "low";
defparam \LEDR[13]~I .oe_register_mode = "none";
defparam \LEDR[13]~I .oe_sync_reset = "none";
defparam \LEDR[13]~I .operation_mode = "output";
defparam \LEDR[13]~I .output_async_reset = "none";
defparam \LEDR[13]~I .output_power_up = "low";
defparam \LEDR[13]~I .output_register_mode = "none";
defparam \LEDR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[14]~I (
	.datain(\t1|tested [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[14]));
// synopsys translate_off
defparam \LEDR[14]~I .input_async_reset = "none";
defparam \LEDR[14]~I .input_power_up = "low";
defparam \LEDR[14]~I .input_register_mode = "none";
defparam \LEDR[14]~I .input_sync_reset = "none";
defparam \LEDR[14]~I .oe_async_reset = "none";
defparam \LEDR[14]~I .oe_power_up = "low";
defparam \LEDR[14]~I .oe_register_mode = "none";
defparam \LEDR[14]~I .oe_sync_reset = "none";
defparam \LEDR[14]~I .operation_mode = "output";
defparam \LEDR[14]~I .output_async_reset = "none";
defparam \LEDR[14]~I .output_power_up = "low";
defparam \LEDR[14]~I .output_register_mode = "none";
defparam \LEDR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[15]~I (
	.datain(\t1|tested [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[15]));
// synopsys translate_off
defparam \LEDR[15]~I .input_async_reset = "none";
defparam \LEDR[15]~I .input_power_up = "low";
defparam \LEDR[15]~I .input_register_mode = "none";
defparam \LEDR[15]~I .input_sync_reset = "none";
defparam \LEDR[15]~I .oe_async_reset = "none";
defparam \LEDR[15]~I .oe_power_up = "low";
defparam \LEDR[15]~I .oe_register_mode = "none";
defparam \LEDR[15]~I .oe_sync_reset = "none";
defparam \LEDR[15]~I .operation_mode = "output";
defparam \LEDR[15]~I .output_async_reset = "none";
defparam \LEDR[15]~I .output_power_up = "low";
defparam \LEDR[15]~I .output_register_mode = "none";
defparam \LEDR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[16]));
// synopsys translate_off
defparam \LEDR[16]~I .input_async_reset = "none";
defparam \LEDR[16]~I .input_power_up = "low";
defparam \LEDR[16]~I .input_register_mode = "none";
defparam \LEDR[16]~I .input_sync_reset = "none";
defparam \LEDR[16]~I .oe_async_reset = "none";
defparam \LEDR[16]~I .oe_power_up = "low";
defparam \LEDR[16]~I .oe_register_mode = "none";
defparam \LEDR[16]~I .oe_sync_reset = "none";
defparam \LEDR[16]~I .operation_mode = "output";
defparam \LEDR[16]~I .output_async_reset = "none";
defparam \LEDR[16]~I .output_power_up = "low";
defparam \LEDR[16]~I .output_register_mode = "none";
defparam \LEDR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[17]));
// synopsys translate_off
defparam \LEDR[17]~I .input_async_reset = "none";
defparam \LEDR[17]~I .input_power_up = "low";
defparam \LEDR[17]~I .input_register_mode = "none";
defparam \LEDR[17]~I .input_sync_reset = "none";
defparam \LEDR[17]~I .oe_async_reset = "none";
defparam \LEDR[17]~I .oe_power_up = "low";
defparam \LEDR[17]~I .oe_register_mode = "none";
defparam \LEDR[17]~I .oe_sync_reset = "none";
defparam \LEDR[17]~I .operation_mode = "output";
defparam \LEDR[17]~I .output_async_reset = "none";
defparam \LEDR[17]~I .output_power_up = "low";
defparam \LEDR[17]~I .output_register_mode = "none";
defparam \LEDR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[0]~I (
	.datain(be_n[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[0]));
// synopsys translate_off
defparam \LEDG[0]~I .input_async_reset = "none";
defparam \LEDG[0]~I .input_power_up = "low";
defparam \LEDG[0]~I .input_register_mode = "none";
defparam \LEDG[0]~I .input_sync_reset = "none";
defparam \LEDG[0]~I .oe_async_reset = "none";
defparam \LEDG[0]~I .oe_power_up = "low";
defparam \LEDG[0]~I .oe_register_mode = "none";
defparam \LEDG[0]~I .oe_sync_reset = "none";
defparam \LEDG[0]~I .operation_mode = "output";
defparam \LEDG[0]~I .output_async_reset = "none";
defparam \LEDG[0]~I .output_power_up = "low";
defparam \LEDG[0]~I .output_register_mode = "none";
defparam \LEDG[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[1]~I (
	.datain(be_n[1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[1]));
// synopsys translate_off
defparam \LEDG[1]~I .input_async_reset = "none";
defparam \LEDG[1]~I .input_power_up = "low";
defparam \LEDG[1]~I .input_register_mode = "none";
defparam \LEDG[1]~I .input_sync_reset = "none";
defparam \LEDG[1]~I .oe_async_reset = "none";
defparam \LEDG[1]~I .oe_power_up = "low";
defparam \LEDG[1]~I .oe_register_mode = "none";
defparam \LEDG[1]~I .oe_sync_reset = "none";
defparam \LEDG[1]~I .operation_mode = "output";
defparam \LEDG[1]~I .output_async_reset = "none";
defparam \LEDG[1]~I .output_power_up = "low";
defparam \LEDG[1]~I .output_register_mode = "none";
defparam \LEDG[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[2]~I (
	.datain(\we_in~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[2]));
// synopsys translate_off
defparam \LEDG[2]~I .input_async_reset = "none";
defparam \LEDG[2]~I .input_power_up = "low";
defparam \LEDG[2]~I .input_register_mode = "none";
defparam \LEDG[2]~I .input_sync_reset = "none";
defparam \LEDG[2]~I .oe_async_reset = "none";
defparam \LEDG[2]~I .oe_power_up = "low";
defparam \LEDG[2]~I .oe_register_mode = "none";
defparam \LEDG[2]~I .oe_sync_reset = "none";
defparam \LEDG[2]~I .operation_mode = "output";
defparam \LEDG[2]~I .output_async_reset = "none";
defparam \LEDG[2]~I .output_power_up = "low";
defparam \LEDG[2]~I .output_register_mode = "none";
defparam \LEDG[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[3]));
// synopsys translate_off
defparam \LEDG[3]~I .input_async_reset = "none";
defparam \LEDG[3]~I .input_power_up = "low";
defparam \LEDG[3]~I .input_register_mode = "none";
defparam \LEDG[3]~I .input_sync_reset = "none";
defparam \LEDG[3]~I .oe_async_reset = "none";
defparam \LEDG[3]~I .oe_power_up = "low";
defparam \LEDG[3]~I .oe_register_mode = "none";
defparam \LEDG[3]~I .oe_sync_reset = "none";
defparam \LEDG[3]~I .operation_mode = "output";
defparam \LEDG[3]~I .output_async_reset = "none";
defparam \LEDG[3]~I .output_power_up = "low";
defparam \LEDG[3]~I .output_register_mode = "none";
defparam \LEDG[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[4]));
// synopsys translate_off
defparam \LEDG[4]~I .input_async_reset = "none";
defparam \LEDG[4]~I .input_power_up = "low";
defparam \LEDG[4]~I .input_register_mode = "none";
defparam \LEDG[4]~I .input_sync_reset = "none";
defparam \LEDG[4]~I .oe_async_reset = "none";
defparam \LEDG[4]~I .oe_power_up = "low";
defparam \LEDG[4]~I .oe_register_mode = "none";
defparam \LEDG[4]~I .oe_sync_reset = "none";
defparam \LEDG[4]~I .operation_mode = "output";
defparam \LEDG[4]~I .output_async_reset = "none";
defparam \LEDG[4]~I .output_power_up = "low";
defparam \LEDG[4]~I .output_register_mode = "none";
defparam \LEDG[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[5]));
// synopsys translate_off
defparam \LEDG[5]~I .input_async_reset = "none";
defparam \LEDG[5]~I .input_power_up = "low";
defparam \LEDG[5]~I .input_register_mode = "none";
defparam \LEDG[5]~I .input_sync_reset = "none";
defparam \LEDG[5]~I .oe_async_reset = "none";
defparam \LEDG[5]~I .oe_power_up = "low";
defparam \LEDG[5]~I .oe_register_mode = "none";
defparam \LEDG[5]~I .oe_sync_reset = "none";
defparam \LEDG[5]~I .operation_mode = "output";
defparam \LEDG[5]~I .output_async_reset = "none";
defparam \LEDG[5]~I .output_power_up = "low";
defparam \LEDG[5]~I .output_register_mode = "none";
defparam \LEDG[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[6]~I (
	.datain(!\c|za_busy~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[6]));
// synopsys translate_off
defparam \LEDG[6]~I .input_async_reset = "none";
defparam \LEDG[6]~I .input_power_up = "low";
defparam \LEDG[6]~I .input_register_mode = "none";
defparam \LEDG[6]~I .input_sync_reset = "none";
defparam \LEDG[6]~I .oe_async_reset = "none";
defparam \LEDG[6]~I .oe_power_up = "low";
defparam \LEDG[6]~I .oe_register_mode = "none";
defparam \LEDG[6]~I .oe_sync_reset = "none";
defparam \LEDG[6]~I .operation_mode = "output";
defparam \LEDG[6]~I .output_async_reset = "none";
defparam \LEDG[6]~I .output_power_up = "low";
defparam \LEDG[6]~I .output_register_mode = "none";
defparam \LEDG[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[7]~I (
	.datain(\c|state.ST_READ4~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[7]));
// synopsys translate_off
defparam \LEDG[7]~I .input_async_reset = "none";
defparam \LEDG[7]~I .input_power_up = "low";
defparam \LEDG[7]~I .input_register_mode = "none";
defparam \LEDG[7]~I .input_sync_reset = "none";
defparam \LEDG[7]~I .oe_async_reset = "none";
defparam \LEDG[7]~I .oe_power_up = "low";
defparam \LEDG[7]~I .oe_register_mode = "none";
defparam \LEDG[7]~I .oe_sync_reset = "none";
defparam \LEDG[7]~I .operation_mode = "output";
defparam \LEDG[7]~I .output_async_reset = "none";
defparam \LEDG[7]~I .output_power_up = "low";
defparam \LEDG[7]~I .output_register_mode = "none";
defparam \LEDG[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[8]~I (
	.datain(\t1|finish~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[8]));
// synopsys translate_off
defparam \LEDG[8]~I .input_async_reset = "none";
defparam \LEDG[8]~I .input_power_up = "low";
defparam \LEDG[8]~I .input_register_mode = "none";
defparam \LEDG[8]~I .input_sync_reset = "none";
defparam \LEDG[8]~I .oe_async_reset = "none";
defparam \LEDG[8]~I .oe_power_up = "low";
defparam \LEDG[8]~I .oe_register_mode = "none";
defparam \LEDG[8]~I .oe_sync_reset = "none";
defparam \LEDG[8]~I .operation_mode = "output";
defparam \LEDG[8]~I .output_async_reset = "none";
defparam \LEDG[8]~I .output_power_up = "low";
defparam \LEDG[8]~I .output_register_mode = "none";
defparam \LEDG[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[0]~I (
	.datain(\h0|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[0]));
// synopsys translate_off
defparam \HEX0[0]~I .input_async_reset = "none";
defparam \HEX0[0]~I .input_power_up = "low";
defparam \HEX0[0]~I .input_register_mode = "none";
defparam \HEX0[0]~I .input_sync_reset = "none";
defparam \HEX0[0]~I .oe_async_reset = "none";
defparam \HEX0[0]~I .oe_power_up = "low";
defparam \HEX0[0]~I .oe_register_mode = "none";
defparam \HEX0[0]~I .oe_sync_reset = "none";
defparam \HEX0[0]~I .operation_mode = "output";
defparam \HEX0[0]~I .output_async_reset = "none";
defparam \HEX0[0]~I .output_power_up = "low";
defparam \HEX0[0]~I .output_register_mode = "none";
defparam \HEX0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[1]~I (
	.datain(\h0|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[1]));
// synopsys translate_off
defparam \HEX0[1]~I .input_async_reset = "none";
defparam \HEX0[1]~I .input_power_up = "low";
defparam \HEX0[1]~I .input_register_mode = "none";
defparam \HEX0[1]~I .input_sync_reset = "none";
defparam \HEX0[1]~I .oe_async_reset = "none";
defparam \HEX0[1]~I .oe_power_up = "low";
defparam \HEX0[1]~I .oe_register_mode = "none";
defparam \HEX0[1]~I .oe_sync_reset = "none";
defparam \HEX0[1]~I .operation_mode = "output";
defparam \HEX0[1]~I .output_async_reset = "none";
defparam \HEX0[1]~I .output_power_up = "low";
defparam \HEX0[1]~I .output_register_mode = "none";
defparam \HEX0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[2]~I (
	.datain(\h0|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[2]));
// synopsys translate_off
defparam \HEX0[2]~I .input_async_reset = "none";
defparam \HEX0[2]~I .input_power_up = "low";
defparam \HEX0[2]~I .input_register_mode = "none";
defparam \HEX0[2]~I .input_sync_reset = "none";
defparam \HEX0[2]~I .oe_async_reset = "none";
defparam \HEX0[2]~I .oe_power_up = "low";
defparam \HEX0[2]~I .oe_register_mode = "none";
defparam \HEX0[2]~I .oe_sync_reset = "none";
defparam \HEX0[2]~I .operation_mode = "output";
defparam \HEX0[2]~I .output_async_reset = "none";
defparam \HEX0[2]~I .output_power_up = "low";
defparam \HEX0[2]~I .output_register_mode = "none";
defparam \HEX0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[3]~I (
	.datain(\h0|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[3]));
// synopsys translate_off
defparam \HEX0[3]~I .input_async_reset = "none";
defparam \HEX0[3]~I .input_power_up = "low";
defparam \HEX0[3]~I .input_register_mode = "none";
defparam \HEX0[3]~I .input_sync_reset = "none";
defparam \HEX0[3]~I .oe_async_reset = "none";
defparam \HEX0[3]~I .oe_power_up = "low";
defparam \HEX0[3]~I .oe_register_mode = "none";
defparam \HEX0[3]~I .oe_sync_reset = "none";
defparam \HEX0[3]~I .operation_mode = "output";
defparam \HEX0[3]~I .output_async_reset = "none";
defparam \HEX0[3]~I .output_power_up = "low";
defparam \HEX0[3]~I .output_register_mode = "none";
defparam \HEX0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[4]~I (
	.datain(\h0|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[4]));
// synopsys translate_off
defparam \HEX0[4]~I .input_async_reset = "none";
defparam \HEX0[4]~I .input_power_up = "low";
defparam \HEX0[4]~I .input_register_mode = "none";
defparam \HEX0[4]~I .input_sync_reset = "none";
defparam \HEX0[4]~I .oe_async_reset = "none";
defparam \HEX0[4]~I .oe_power_up = "low";
defparam \HEX0[4]~I .oe_register_mode = "none";
defparam \HEX0[4]~I .oe_sync_reset = "none";
defparam \HEX0[4]~I .operation_mode = "output";
defparam \HEX0[4]~I .output_async_reset = "none";
defparam \HEX0[4]~I .output_power_up = "low";
defparam \HEX0[4]~I .output_register_mode = "none";
defparam \HEX0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[5]~I (
	.datain(\h0|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[5]));
// synopsys translate_off
defparam \HEX0[5]~I .input_async_reset = "none";
defparam \HEX0[5]~I .input_power_up = "low";
defparam \HEX0[5]~I .input_register_mode = "none";
defparam \HEX0[5]~I .input_sync_reset = "none";
defparam \HEX0[5]~I .oe_async_reset = "none";
defparam \HEX0[5]~I .oe_power_up = "low";
defparam \HEX0[5]~I .oe_register_mode = "none";
defparam \HEX0[5]~I .oe_sync_reset = "none";
defparam \HEX0[5]~I .operation_mode = "output";
defparam \HEX0[5]~I .output_async_reset = "none";
defparam \HEX0[5]~I .output_power_up = "low";
defparam \HEX0[5]~I .output_register_mode = "none";
defparam \HEX0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[6]~I (
	.datain(!\h0|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[6]));
// synopsys translate_off
defparam \HEX0[6]~I .input_async_reset = "none";
defparam \HEX0[6]~I .input_power_up = "low";
defparam \HEX0[6]~I .input_register_mode = "none";
defparam \HEX0[6]~I .input_sync_reset = "none";
defparam \HEX0[6]~I .oe_async_reset = "none";
defparam \HEX0[6]~I .oe_power_up = "low";
defparam \HEX0[6]~I .oe_register_mode = "none";
defparam \HEX0[6]~I .oe_sync_reset = "none";
defparam \HEX0[6]~I .operation_mode = "output";
defparam \HEX0[6]~I .output_async_reset = "none";
defparam \HEX0[6]~I .output_power_up = "low";
defparam \HEX0[6]~I .output_register_mode = "none";
defparam \HEX0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[7]));
// synopsys translate_off
defparam \HEX0[7]~I .input_async_reset = "none";
defparam \HEX0[7]~I .input_power_up = "low";
defparam \HEX0[7]~I .input_register_mode = "none";
defparam \HEX0[7]~I .input_sync_reset = "none";
defparam \HEX0[7]~I .oe_async_reset = "none";
defparam \HEX0[7]~I .oe_power_up = "low";
defparam \HEX0[7]~I .oe_register_mode = "none";
defparam \HEX0[7]~I .oe_sync_reset = "none";
defparam \HEX0[7]~I .operation_mode = "output";
defparam \HEX0[7]~I .output_async_reset = "none";
defparam \HEX0[7]~I .output_power_up = "low";
defparam \HEX0[7]~I .output_register_mode = "none";
defparam \HEX0[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[0]~I (
	.datain(\h1|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[0]));
// synopsys translate_off
defparam \HEX1[0]~I .input_async_reset = "none";
defparam \HEX1[0]~I .input_power_up = "low";
defparam \HEX1[0]~I .input_register_mode = "none";
defparam \HEX1[0]~I .input_sync_reset = "none";
defparam \HEX1[0]~I .oe_async_reset = "none";
defparam \HEX1[0]~I .oe_power_up = "low";
defparam \HEX1[0]~I .oe_register_mode = "none";
defparam \HEX1[0]~I .oe_sync_reset = "none";
defparam \HEX1[0]~I .operation_mode = "output";
defparam \HEX1[0]~I .output_async_reset = "none";
defparam \HEX1[0]~I .output_power_up = "low";
defparam \HEX1[0]~I .output_register_mode = "none";
defparam \HEX1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[1]~I (
	.datain(\h1|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[1]));
// synopsys translate_off
defparam \HEX1[1]~I .input_async_reset = "none";
defparam \HEX1[1]~I .input_power_up = "low";
defparam \HEX1[1]~I .input_register_mode = "none";
defparam \HEX1[1]~I .input_sync_reset = "none";
defparam \HEX1[1]~I .oe_async_reset = "none";
defparam \HEX1[1]~I .oe_power_up = "low";
defparam \HEX1[1]~I .oe_register_mode = "none";
defparam \HEX1[1]~I .oe_sync_reset = "none";
defparam \HEX1[1]~I .operation_mode = "output";
defparam \HEX1[1]~I .output_async_reset = "none";
defparam \HEX1[1]~I .output_power_up = "low";
defparam \HEX1[1]~I .output_register_mode = "none";
defparam \HEX1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[2]~I (
	.datain(\h1|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[2]));
// synopsys translate_off
defparam \HEX1[2]~I .input_async_reset = "none";
defparam \HEX1[2]~I .input_power_up = "low";
defparam \HEX1[2]~I .input_register_mode = "none";
defparam \HEX1[2]~I .input_sync_reset = "none";
defparam \HEX1[2]~I .oe_async_reset = "none";
defparam \HEX1[2]~I .oe_power_up = "low";
defparam \HEX1[2]~I .oe_register_mode = "none";
defparam \HEX1[2]~I .oe_sync_reset = "none";
defparam \HEX1[2]~I .operation_mode = "output";
defparam \HEX1[2]~I .output_async_reset = "none";
defparam \HEX1[2]~I .output_power_up = "low";
defparam \HEX1[2]~I .output_register_mode = "none";
defparam \HEX1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[3]~I (
	.datain(\h1|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[3]));
// synopsys translate_off
defparam \HEX1[3]~I .input_async_reset = "none";
defparam \HEX1[3]~I .input_power_up = "low";
defparam \HEX1[3]~I .input_register_mode = "none";
defparam \HEX1[3]~I .input_sync_reset = "none";
defparam \HEX1[3]~I .oe_async_reset = "none";
defparam \HEX1[3]~I .oe_power_up = "low";
defparam \HEX1[3]~I .oe_register_mode = "none";
defparam \HEX1[3]~I .oe_sync_reset = "none";
defparam \HEX1[3]~I .operation_mode = "output";
defparam \HEX1[3]~I .output_async_reset = "none";
defparam \HEX1[3]~I .output_power_up = "low";
defparam \HEX1[3]~I .output_register_mode = "none";
defparam \HEX1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[4]~I (
	.datain(\h1|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[4]));
// synopsys translate_off
defparam \HEX1[4]~I .input_async_reset = "none";
defparam \HEX1[4]~I .input_power_up = "low";
defparam \HEX1[4]~I .input_register_mode = "none";
defparam \HEX1[4]~I .input_sync_reset = "none";
defparam \HEX1[4]~I .oe_async_reset = "none";
defparam \HEX1[4]~I .oe_power_up = "low";
defparam \HEX1[4]~I .oe_register_mode = "none";
defparam \HEX1[4]~I .oe_sync_reset = "none";
defparam \HEX1[4]~I .operation_mode = "output";
defparam \HEX1[4]~I .output_async_reset = "none";
defparam \HEX1[4]~I .output_power_up = "low";
defparam \HEX1[4]~I .output_register_mode = "none";
defparam \HEX1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[5]~I (
	.datain(\h1|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[5]));
// synopsys translate_off
defparam \HEX1[5]~I .input_async_reset = "none";
defparam \HEX1[5]~I .input_power_up = "low";
defparam \HEX1[5]~I .input_register_mode = "none";
defparam \HEX1[5]~I .input_sync_reset = "none";
defparam \HEX1[5]~I .oe_async_reset = "none";
defparam \HEX1[5]~I .oe_power_up = "low";
defparam \HEX1[5]~I .oe_register_mode = "none";
defparam \HEX1[5]~I .oe_sync_reset = "none";
defparam \HEX1[5]~I .operation_mode = "output";
defparam \HEX1[5]~I .output_async_reset = "none";
defparam \HEX1[5]~I .output_power_up = "low";
defparam \HEX1[5]~I .output_register_mode = "none";
defparam \HEX1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[6]~I (
	.datain(!\h1|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[6]));
// synopsys translate_off
defparam \HEX1[6]~I .input_async_reset = "none";
defparam \HEX1[6]~I .input_power_up = "low";
defparam \HEX1[6]~I .input_register_mode = "none";
defparam \HEX1[6]~I .input_sync_reset = "none";
defparam \HEX1[6]~I .oe_async_reset = "none";
defparam \HEX1[6]~I .oe_power_up = "low";
defparam \HEX1[6]~I .oe_register_mode = "none";
defparam \HEX1[6]~I .oe_sync_reset = "none";
defparam \HEX1[6]~I .operation_mode = "output";
defparam \HEX1[6]~I .output_async_reset = "none";
defparam \HEX1[6]~I .output_power_up = "low";
defparam \HEX1[6]~I .output_register_mode = "none";
defparam \HEX1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[7]));
// synopsys translate_off
defparam \HEX1[7]~I .input_async_reset = "none";
defparam \HEX1[7]~I .input_power_up = "low";
defparam \HEX1[7]~I .input_register_mode = "none";
defparam \HEX1[7]~I .input_sync_reset = "none";
defparam \HEX1[7]~I .oe_async_reset = "none";
defparam \HEX1[7]~I .oe_power_up = "low";
defparam \HEX1[7]~I .oe_register_mode = "none";
defparam \HEX1[7]~I .oe_sync_reset = "none";
defparam \HEX1[7]~I .operation_mode = "output";
defparam \HEX1[7]~I .output_async_reset = "none";
defparam \HEX1[7]~I .output_power_up = "low";
defparam \HEX1[7]~I .output_register_mode = "none";
defparam \HEX1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[0]~I (
	.datain(\h2|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[0]));
// synopsys translate_off
defparam \HEX2[0]~I .input_async_reset = "none";
defparam \HEX2[0]~I .input_power_up = "low";
defparam \HEX2[0]~I .input_register_mode = "none";
defparam \HEX2[0]~I .input_sync_reset = "none";
defparam \HEX2[0]~I .oe_async_reset = "none";
defparam \HEX2[0]~I .oe_power_up = "low";
defparam \HEX2[0]~I .oe_register_mode = "none";
defparam \HEX2[0]~I .oe_sync_reset = "none";
defparam \HEX2[0]~I .operation_mode = "output";
defparam \HEX2[0]~I .output_async_reset = "none";
defparam \HEX2[0]~I .output_power_up = "low";
defparam \HEX2[0]~I .output_register_mode = "none";
defparam \HEX2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[1]~I (
	.datain(\h2|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[1]));
// synopsys translate_off
defparam \HEX2[1]~I .input_async_reset = "none";
defparam \HEX2[1]~I .input_power_up = "low";
defparam \HEX2[1]~I .input_register_mode = "none";
defparam \HEX2[1]~I .input_sync_reset = "none";
defparam \HEX2[1]~I .oe_async_reset = "none";
defparam \HEX2[1]~I .oe_power_up = "low";
defparam \HEX2[1]~I .oe_register_mode = "none";
defparam \HEX2[1]~I .oe_sync_reset = "none";
defparam \HEX2[1]~I .operation_mode = "output";
defparam \HEX2[1]~I .output_async_reset = "none";
defparam \HEX2[1]~I .output_power_up = "low";
defparam \HEX2[1]~I .output_register_mode = "none";
defparam \HEX2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[2]~I (
	.datain(\h2|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[2]));
// synopsys translate_off
defparam \HEX2[2]~I .input_async_reset = "none";
defparam \HEX2[2]~I .input_power_up = "low";
defparam \HEX2[2]~I .input_register_mode = "none";
defparam \HEX2[2]~I .input_sync_reset = "none";
defparam \HEX2[2]~I .oe_async_reset = "none";
defparam \HEX2[2]~I .oe_power_up = "low";
defparam \HEX2[2]~I .oe_register_mode = "none";
defparam \HEX2[2]~I .oe_sync_reset = "none";
defparam \HEX2[2]~I .operation_mode = "output";
defparam \HEX2[2]~I .output_async_reset = "none";
defparam \HEX2[2]~I .output_power_up = "low";
defparam \HEX2[2]~I .output_register_mode = "none";
defparam \HEX2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[3]~I (
	.datain(\h2|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[3]));
// synopsys translate_off
defparam \HEX2[3]~I .input_async_reset = "none";
defparam \HEX2[3]~I .input_power_up = "low";
defparam \HEX2[3]~I .input_register_mode = "none";
defparam \HEX2[3]~I .input_sync_reset = "none";
defparam \HEX2[3]~I .oe_async_reset = "none";
defparam \HEX2[3]~I .oe_power_up = "low";
defparam \HEX2[3]~I .oe_register_mode = "none";
defparam \HEX2[3]~I .oe_sync_reset = "none";
defparam \HEX2[3]~I .operation_mode = "output";
defparam \HEX2[3]~I .output_async_reset = "none";
defparam \HEX2[3]~I .output_power_up = "low";
defparam \HEX2[3]~I .output_register_mode = "none";
defparam \HEX2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[4]~I (
	.datain(\h2|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[4]));
// synopsys translate_off
defparam \HEX2[4]~I .input_async_reset = "none";
defparam \HEX2[4]~I .input_power_up = "low";
defparam \HEX2[4]~I .input_register_mode = "none";
defparam \HEX2[4]~I .input_sync_reset = "none";
defparam \HEX2[4]~I .oe_async_reset = "none";
defparam \HEX2[4]~I .oe_power_up = "low";
defparam \HEX2[4]~I .oe_register_mode = "none";
defparam \HEX2[4]~I .oe_sync_reset = "none";
defparam \HEX2[4]~I .operation_mode = "output";
defparam \HEX2[4]~I .output_async_reset = "none";
defparam \HEX2[4]~I .output_power_up = "low";
defparam \HEX2[4]~I .output_register_mode = "none";
defparam \HEX2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[5]~I (
	.datain(\h2|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[5]));
// synopsys translate_off
defparam \HEX2[5]~I .input_async_reset = "none";
defparam \HEX2[5]~I .input_power_up = "low";
defparam \HEX2[5]~I .input_register_mode = "none";
defparam \HEX2[5]~I .input_sync_reset = "none";
defparam \HEX2[5]~I .oe_async_reset = "none";
defparam \HEX2[5]~I .oe_power_up = "low";
defparam \HEX2[5]~I .oe_register_mode = "none";
defparam \HEX2[5]~I .oe_sync_reset = "none";
defparam \HEX2[5]~I .operation_mode = "output";
defparam \HEX2[5]~I .output_async_reset = "none";
defparam \HEX2[5]~I .output_power_up = "low";
defparam \HEX2[5]~I .output_register_mode = "none";
defparam \HEX2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[6]~I (
	.datain(!\h2|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[6]));
// synopsys translate_off
defparam \HEX2[6]~I .input_async_reset = "none";
defparam \HEX2[6]~I .input_power_up = "low";
defparam \HEX2[6]~I .input_register_mode = "none";
defparam \HEX2[6]~I .input_sync_reset = "none";
defparam \HEX2[6]~I .oe_async_reset = "none";
defparam \HEX2[6]~I .oe_power_up = "low";
defparam \HEX2[6]~I .oe_register_mode = "none";
defparam \HEX2[6]~I .oe_sync_reset = "none";
defparam \HEX2[6]~I .operation_mode = "output";
defparam \HEX2[6]~I .output_async_reset = "none";
defparam \HEX2[6]~I .output_power_up = "low";
defparam \HEX2[6]~I .output_register_mode = "none";
defparam \HEX2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[7]));
// synopsys translate_off
defparam \HEX2[7]~I .input_async_reset = "none";
defparam \HEX2[7]~I .input_power_up = "low";
defparam \HEX2[7]~I .input_register_mode = "none";
defparam \HEX2[7]~I .input_sync_reset = "none";
defparam \HEX2[7]~I .oe_async_reset = "none";
defparam \HEX2[7]~I .oe_power_up = "low";
defparam \HEX2[7]~I .oe_register_mode = "none";
defparam \HEX2[7]~I .oe_sync_reset = "none";
defparam \HEX2[7]~I .operation_mode = "output";
defparam \HEX2[7]~I .output_async_reset = "none";
defparam \HEX2[7]~I .output_power_up = "low";
defparam \HEX2[7]~I .output_register_mode = "none";
defparam \HEX2[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[0]~I (
	.datain(\h3|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[0]));
// synopsys translate_off
defparam \HEX3[0]~I .input_async_reset = "none";
defparam \HEX3[0]~I .input_power_up = "low";
defparam \HEX3[0]~I .input_register_mode = "none";
defparam \HEX3[0]~I .input_sync_reset = "none";
defparam \HEX3[0]~I .oe_async_reset = "none";
defparam \HEX3[0]~I .oe_power_up = "low";
defparam \HEX3[0]~I .oe_register_mode = "none";
defparam \HEX3[0]~I .oe_sync_reset = "none";
defparam \HEX3[0]~I .operation_mode = "output";
defparam \HEX3[0]~I .output_async_reset = "none";
defparam \HEX3[0]~I .output_power_up = "low";
defparam \HEX3[0]~I .output_register_mode = "none";
defparam \HEX3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[1]~I (
	.datain(\h3|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[1]));
// synopsys translate_off
defparam \HEX3[1]~I .input_async_reset = "none";
defparam \HEX3[1]~I .input_power_up = "low";
defparam \HEX3[1]~I .input_register_mode = "none";
defparam \HEX3[1]~I .input_sync_reset = "none";
defparam \HEX3[1]~I .oe_async_reset = "none";
defparam \HEX3[1]~I .oe_power_up = "low";
defparam \HEX3[1]~I .oe_register_mode = "none";
defparam \HEX3[1]~I .oe_sync_reset = "none";
defparam \HEX3[1]~I .operation_mode = "output";
defparam \HEX3[1]~I .output_async_reset = "none";
defparam \HEX3[1]~I .output_power_up = "low";
defparam \HEX3[1]~I .output_register_mode = "none";
defparam \HEX3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[2]~I (
	.datain(\h3|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[2]));
// synopsys translate_off
defparam \HEX3[2]~I .input_async_reset = "none";
defparam \HEX3[2]~I .input_power_up = "low";
defparam \HEX3[2]~I .input_register_mode = "none";
defparam \HEX3[2]~I .input_sync_reset = "none";
defparam \HEX3[2]~I .oe_async_reset = "none";
defparam \HEX3[2]~I .oe_power_up = "low";
defparam \HEX3[2]~I .oe_register_mode = "none";
defparam \HEX3[2]~I .oe_sync_reset = "none";
defparam \HEX3[2]~I .operation_mode = "output";
defparam \HEX3[2]~I .output_async_reset = "none";
defparam \HEX3[2]~I .output_power_up = "low";
defparam \HEX3[2]~I .output_register_mode = "none";
defparam \HEX3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[3]~I (
	.datain(\h3|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[3]));
// synopsys translate_off
defparam \HEX3[3]~I .input_async_reset = "none";
defparam \HEX3[3]~I .input_power_up = "low";
defparam \HEX3[3]~I .input_register_mode = "none";
defparam \HEX3[3]~I .input_sync_reset = "none";
defparam \HEX3[3]~I .oe_async_reset = "none";
defparam \HEX3[3]~I .oe_power_up = "low";
defparam \HEX3[3]~I .oe_register_mode = "none";
defparam \HEX3[3]~I .oe_sync_reset = "none";
defparam \HEX3[3]~I .operation_mode = "output";
defparam \HEX3[3]~I .output_async_reset = "none";
defparam \HEX3[3]~I .output_power_up = "low";
defparam \HEX3[3]~I .output_register_mode = "none";
defparam \HEX3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[4]~I (
	.datain(\h3|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[4]));
// synopsys translate_off
defparam \HEX3[4]~I .input_async_reset = "none";
defparam \HEX3[4]~I .input_power_up = "low";
defparam \HEX3[4]~I .input_register_mode = "none";
defparam \HEX3[4]~I .input_sync_reset = "none";
defparam \HEX3[4]~I .oe_async_reset = "none";
defparam \HEX3[4]~I .oe_power_up = "low";
defparam \HEX3[4]~I .oe_register_mode = "none";
defparam \HEX3[4]~I .oe_sync_reset = "none";
defparam \HEX3[4]~I .operation_mode = "output";
defparam \HEX3[4]~I .output_async_reset = "none";
defparam \HEX3[4]~I .output_power_up = "low";
defparam \HEX3[4]~I .output_register_mode = "none";
defparam \HEX3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[5]~I (
	.datain(\h3|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[5]));
// synopsys translate_off
defparam \HEX3[5]~I .input_async_reset = "none";
defparam \HEX3[5]~I .input_power_up = "low";
defparam \HEX3[5]~I .input_register_mode = "none";
defparam \HEX3[5]~I .input_sync_reset = "none";
defparam \HEX3[5]~I .oe_async_reset = "none";
defparam \HEX3[5]~I .oe_power_up = "low";
defparam \HEX3[5]~I .oe_register_mode = "none";
defparam \HEX3[5]~I .oe_sync_reset = "none";
defparam \HEX3[5]~I .operation_mode = "output";
defparam \HEX3[5]~I .output_async_reset = "none";
defparam \HEX3[5]~I .output_power_up = "low";
defparam \HEX3[5]~I .output_register_mode = "none";
defparam \HEX3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[6]~I (
	.datain(!\h3|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[6]));
// synopsys translate_off
defparam \HEX3[6]~I .input_async_reset = "none";
defparam \HEX3[6]~I .input_power_up = "low";
defparam \HEX3[6]~I .input_register_mode = "none";
defparam \HEX3[6]~I .input_sync_reset = "none";
defparam \HEX3[6]~I .oe_async_reset = "none";
defparam \HEX3[6]~I .oe_power_up = "low";
defparam \HEX3[6]~I .oe_register_mode = "none";
defparam \HEX3[6]~I .oe_sync_reset = "none";
defparam \HEX3[6]~I .operation_mode = "output";
defparam \HEX3[6]~I .output_async_reset = "none";
defparam \HEX3[6]~I .output_power_up = "low";
defparam \HEX3[6]~I .output_register_mode = "none";
defparam \HEX3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[7]));
// synopsys translate_off
defparam \HEX3[7]~I .input_async_reset = "none";
defparam \HEX3[7]~I .input_power_up = "low";
defparam \HEX3[7]~I .input_register_mode = "none";
defparam \HEX3[7]~I .input_sync_reset = "none";
defparam \HEX3[7]~I .oe_async_reset = "none";
defparam \HEX3[7]~I .oe_power_up = "low";
defparam \HEX3[7]~I .oe_register_mode = "none";
defparam \HEX3[7]~I .oe_sync_reset = "none";
defparam \HEX3[7]~I .operation_mode = "output";
defparam \HEX3[7]~I .output_async_reset = "none";
defparam \HEX3[7]~I .output_power_up = "low";
defparam \HEX3[7]~I .output_register_mode = "none";
defparam \HEX3[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[0]~I (
	.datain(\h4|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[0]));
// synopsys translate_off
defparam \HEX4[0]~I .input_async_reset = "none";
defparam \HEX4[0]~I .input_power_up = "low";
defparam \HEX4[0]~I .input_register_mode = "none";
defparam \HEX4[0]~I .input_sync_reset = "none";
defparam \HEX4[0]~I .oe_async_reset = "none";
defparam \HEX4[0]~I .oe_power_up = "low";
defparam \HEX4[0]~I .oe_register_mode = "none";
defparam \HEX4[0]~I .oe_sync_reset = "none";
defparam \HEX4[0]~I .operation_mode = "output";
defparam \HEX4[0]~I .output_async_reset = "none";
defparam \HEX4[0]~I .output_power_up = "low";
defparam \HEX4[0]~I .output_register_mode = "none";
defparam \HEX4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[1]~I (
	.datain(\h4|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[1]));
// synopsys translate_off
defparam \HEX4[1]~I .input_async_reset = "none";
defparam \HEX4[1]~I .input_power_up = "low";
defparam \HEX4[1]~I .input_register_mode = "none";
defparam \HEX4[1]~I .input_sync_reset = "none";
defparam \HEX4[1]~I .oe_async_reset = "none";
defparam \HEX4[1]~I .oe_power_up = "low";
defparam \HEX4[1]~I .oe_register_mode = "none";
defparam \HEX4[1]~I .oe_sync_reset = "none";
defparam \HEX4[1]~I .operation_mode = "output";
defparam \HEX4[1]~I .output_async_reset = "none";
defparam \HEX4[1]~I .output_power_up = "low";
defparam \HEX4[1]~I .output_register_mode = "none";
defparam \HEX4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[2]~I (
	.datain(\h4|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[2]));
// synopsys translate_off
defparam \HEX4[2]~I .input_async_reset = "none";
defparam \HEX4[2]~I .input_power_up = "low";
defparam \HEX4[2]~I .input_register_mode = "none";
defparam \HEX4[2]~I .input_sync_reset = "none";
defparam \HEX4[2]~I .oe_async_reset = "none";
defparam \HEX4[2]~I .oe_power_up = "low";
defparam \HEX4[2]~I .oe_register_mode = "none";
defparam \HEX4[2]~I .oe_sync_reset = "none";
defparam \HEX4[2]~I .operation_mode = "output";
defparam \HEX4[2]~I .output_async_reset = "none";
defparam \HEX4[2]~I .output_power_up = "low";
defparam \HEX4[2]~I .output_register_mode = "none";
defparam \HEX4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[3]~I (
	.datain(\h4|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[3]));
// synopsys translate_off
defparam \HEX4[3]~I .input_async_reset = "none";
defparam \HEX4[3]~I .input_power_up = "low";
defparam \HEX4[3]~I .input_register_mode = "none";
defparam \HEX4[3]~I .input_sync_reset = "none";
defparam \HEX4[3]~I .oe_async_reset = "none";
defparam \HEX4[3]~I .oe_power_up = "low";
defparam \HEX4[3]~I .oe_register_mode = "none";
defparam \HEX4[3]~I .oe_sync_reset = "none";
defparam \HEX4[3]~I .operation_mode = "output";
defparam \HEX4[3]~I .output_async_reset = "none";
defparam \HEX4[3]~I .output_power_up = "low";
defparam \HEX4[3]~I .output_register_mode = "none";
defparam \HEX4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[4]~I (
	.datain(\h4|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[4]));
// synopsys translate_off
defparam \HEX4[4]~I .input_async_reset = "none";
defparam \HEX4[4]~I .input_power_up = "low";
defparam \HEX4[4]~I .input_register_mode = "none";
defparam \HEX4[4]~I .input_sync_reset = "none";
defparam \HEX4[4]~I .oe_async_reset = "none";
defparam \HEX4[4]~I .oe_power_up = "low";
defparam \HEX4[4]~I .oe_register_mode = "none";
defparam \HEX4[4]~I .oe_sync_reset = "none";
defparam \HEX4[4]~I .operation_mode = "output";
defparam \HEX4[4]~I .output_async_reset = "none";
defparam \HEX4[4]~I .output_power_up = "low";
defparam \HEX4[4]~I .output_register_mode = "none";
defparam \HEX4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[5]~I (
	.datain(\h4|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[5]));
// synopsys translate_off
defparam \HEX4[5]~I .input_async_reset = "none";
defparam \HEX4[5]~I .input_power_up = "low";
defparam \HEX4[5]~I .input_register_mode = "none";
defparam \HEX4[5]~I .input_sync_reset = "none";
defparam \HEX4[5]~I .oe_async_reset = "none";
defparam \HEX4[5]~I .oe_power_up = "low";
defparam \HEX4[5]~I .oe_register_mode = "none";
defparam \HEX4[5]~I .oe_sync_reset = "none";
defparam \HEX4[5]~I .operation_mode = "output";
defparam \HEX4[5]~I .output_async_reset = "none";
defparam \HEX4[5]~I .output_power_up = "low";
defparam \HEX4[5]~I .output_register_mode = "none";
defparam \HEX4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[6]~I (
	.datain(!\h4|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[6]));
// synopsys translate_off
defparam \HEX4[6]~I .input_async_reset = "none";
defparam \HEX4[6]~I .input_power_up = "low";
defparam \HEX4[6]~I .input_register_mode = "none";
defparam \HEX4[6]~I .input_sync_reset = "none";
defparam \HEX4[6]~I .oe_async_reset = "none";
defparam \HEX4[6]~I .oe_power_up = "low";
defparam \HEX4[6]~I .oe_register_mode = "none";
defparam \HEX4[6]~I .oe_sync_reset = "none";
defparam \HEX4[6]~I .operation_mode = "output";
defparam \HEX4[6]~I .output_async_reset = "none";
defparam \HEX4[6]~I .output_power_up = "low";
defparam \HEX4[6]~I .output_register_mode = "none";
defparam \HEX4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[7]));
// synopsys translate_off
defparam \HEX4[7]~I .input_async_reset = "none";
defparam \HEX4[7]~I .input_power_up = "low";
defparam \HEX4[7]~I .input_register_mode = "none";
defparam \HEX4[7]~I .input_sync_reset = "none";
defparam \HEX4[7]~I .oe_async_reset = "none";
defparam \HEX4[7]~I .oe_power_up = "low";
defparam \HEX4[7]~I .oe_register_mode = "none";
defparam \HEX4[7]~I .oe_sync_reset = "none";
defparam \HEX4[7]~I .operation_mode = "output";
defparam \HEX4[7]~I .output_async_reset = "none";
defparam \HEX4[7]~I .output_power_up = "low";
defparam \HEX4[7]~I .output_register_mode = "none";
defparam \HEX4[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[0]~I (
	.datain(\h5|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[0]));
// synopsys translate_off
defparam \HEX5[0]~I .input_async_reset = "none";
defparam \HEX5[0]~I .input_power_up = "low";
defparam \HEX5[0]~I .input_register_mode = "none";
defparam \HEX5[0]~I .input_sync_reset = "none";
defparam \HEX5[0]~I .oe_async_reset = "none";
defparam \HEX5[0]~I .oe_power_up = "low";
defparam \HEX5[0]~I .oe_register_mode = "none";
defparam \HEX5[0]~I .oe_sync_reset = "none";
defparam \HEX5[0]~I .operation_mode = "output";
defparam \HEX5[0]~I .output_async_reset = "none";
defparam \HEX5[0]~I .output_power_up = "low";
defparam \HEX5[0]~I .output_register_mode = "none";
defparam \HEX5[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[1]~I (
	.datain(\h5|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[1]));
// synopsys translate_off
defparam \HEX5[1]~I .input_async_reset = "none";
defparam \HEX5[1]~I .input_power_up = "low";
defparam \HEX5[1]~I .input_register_mode = "none";
defparam \HEX5[1]~I .input_sync_reset = "none";
defparam \HEX5[1]~I .oe_async_reset = "none";
defparam \HEX5[1]~I .oe_power_up = "low";
defparam \HEX5[1]~I .oe_register_mode = "none";
defparam \HEX5[1]~I .oe_sync_reset = "none";
defparam \HEX5[1]~I .operation_mode = "output";
defparam \HEX5[1]~I .output_async_reset = "none";
defparam \HEX5[1]~I .output_power_up = "low";
defparam \HEX5[1]~I .output_register_mode = "none";
defparam \HEX5[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[2]~I (
	.datain(\h5|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[2]));
// synopsys translate_off
defparam \HEX5[2]~I .input_async_reset = "none";
defparam \HEX5[2]~I .input_power_up = "low";
defparam \HEX5[2]~I .input_register_mode = "none";
defparam \HEX5[2]~I .input_sync_reset = "none";
defparam \HEX5[2]~I .oe_async_reset = "none";
defparam \HEX5[2]~I .oe_power_up = "low";
defparam \HEX5[2]~I .oe_register_mode = "none";
defparam \HEX5[2]~I .oe_sync_reset = "none";
defparam \HEX5[2]~I .operation_mode = "output";
defparam \HEX5[2]~I .output_async_reset = "none";
defparam \HEX5[2]~I .output_power_up = "low";
defparam \HEX5[2]~I .output_register_mode = "none";
defparam \HEX5[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[3]~I (
	.datain(\h5|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[3]));
// synopsys translate_off
defparam \HEX5[3]~I .input_async_reset = "none";
defparam \HEX5[3]~I .input_power_up = "low";
defparam \HEX5[3]~I .input_register_mode = "none";
defparam \HEX5[3]~I .input_sync_reset = "none";
defparam \HEX5[3]~I .oe_async_reset = "none";
defparam \HEX5[3]~I .oe_power_up = "low";
defparam \HEX5[3]~I .oe_register_mode = "none";
defparam \HEX5[3]~I .oe_sync_reset = "none";
defparam \HEX5[3]~I .operation_mode = "output";
defparam \HEX5[3]~I .output_async_reset = "none";
defparam \HEX5[3]~I .output_power_up = "low";
defparam \HEX5[3]~I .output_register_mode = "none";
defparam \HEX5[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[4]~I (
	.datain(\h5|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[4]));
// synopsys translate_off
defparam \HEX5[4]~I .input_async_reset = "none";
defparam \HEX5[4]~I .input_power_up = "low";
defparam \HEX5[4]~I .input_register_mode = "none";
defparam \HEX5[4]~I .input_sync_reset = "none";
defparam \HEX5[4]~I .oe_async_reset = "none";
defparam \HEX5[4]~I .oe_power_up = "low";
defparam \HEX5[4]~I .oe_register_mode = "none";
defparam \HEX5[4]~I .oe_sync_reset = "none";
defparam \HEX5[4]~I .operation_mode = "output";
defparam \HEX5[4]~I .output_async_reset = "none";
defparam \HEX5[4]~I .output_power_up = "low";
defparam \HEX5[4]~I .output_register_mode = "none";
defparam \HEX5[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[5]~I (
	.datain(\h5|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[5]));
// synopsys translate_off
defparam \HEX5[5]~I .input_async_reset = "none";
defparam \HEX5[5]~I .input_power_up = "low";
defparam \HEX5[5]~I .input_register_mode = "none";
defparam \HEX5[5]~I .input_sync_reset = "none";
defparam \HEX5[5]~I .oe_async_reset = "none";
defparam \HEX5[5]~I .oe_power_up = "low";
defparam \HEX5[5]~I .oe_register_mode = "none";
defparam \HEX5[5]~I .oe_sync_reset = "none";
defparam \HEX5[5]~I .operation_mode = "output";
defparam \HEX5[5]~I .output_async_reset = "none";
defparam \HEX5[5]~I .output_power_up = "low";
defparam \HEX5[5]~I .output_register_mode = "none";
defparam \HEX5[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[6]~I (
	.datain(!\h5|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[6]));
// synopsys translate_off
defparam \HEX5[6]~I .input_async_reset = "none";
defparam \HEX5[6]~I .input_power_up = "low";
defparam \HEX5[6]~I .input_register_mode = "none";
defparam \HEX5[6]~I .input_sync_reset = "none";
defparam \HEX5[6]~I .oe_async_reset = "none";
defparam \HEX5[6]~I .oe_power_up = "low";
defparam \HEX5[6]~I .oe_register_mode = "none";
defparam \HEX5[6]~I .oe_sync_reset = "none";
defparam \HEX5[6]~I .operation_mode = "output";
defparam \HEX5[6]~I .output_async_reset = "none";
defparam \HEX5[6]~I .output_power_up = "low";
defparam \HEX5[6]~I .output_register_mode = "none";
defparam \HEX5[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[7]));
// synopsys translate_off
defparam \HEX5[7]~I .input_async_reset = "none";
defparam \HEX5[7]~I .input_power_up = "low";
defparam \HEX5[7]~I .input_register_mode = "none";
defparam \HEX5[7]~I .input_sync_reset = "none";
defparam \HEX5[7]~I .oe_async_reset = "none";
defparam \HEX5[7]~I .oe_power_up = "low";
defparam \HEX5[7]~I .oe_register_mode = "none";
defparam \HEX5[7]~I .oe_sync_reset = "none";
defparam \HEX5[7]~I .operation_mode = "output";
defparam \HEX5[7]~I .output_async_reset = "none";
defparam \HEX5[7]~I .output_power_up = "low";
defparam \HEX5[7]~I .output_register_mode = "none";
defparam \HEX5[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[0]~I (
	.datain(\h6|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[0]));
// synopsys translate_off
defparam \HEX6[0]~I .input_async_reset = "none";
defparam \HEX6[0]~I .input_power_up = "low";
defparam \HEX6[0]~I .input_register_mode = "none";
defparam \HEX6[0]~I .input_sync_reset = "none";
defparam \HEX6[0]~I .oe_async_reset = "none";
defparam \HEX6[0]~I .oe_power_up = "low";
defparam \HEX6[0]~I .oe_register_mode = "none";
defparam \HEX6[0]~I .oe_sync_reset = "none";
defparam \HEX6[0]~I .operation_mode = "output";
defparam \HEX6[0]~I .output_async_reset = "none";
defparam \HEX6[0]~I .output_power_up = "low";
defparam \HEX6[0]~I .output_register_mode = "none";
defparam \HEX6[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[1]~I (
	.datain(\h6|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[1]));
// synopsys translate_off
defparam \HEX6[1]~I .input_async_reset = "none";
defparam \HEX6[1]~I .input_power_up = "low";
defparam \HEX6[1]~I .input_register_mode = "none";
defparam \HEX6[1]~I .input_sync_reset = "none";
defparam \HEX6[1]~I .oe_async_reset = "none";
defparam \HEX6[1]~I .oe_power_up = "low";
defparam \HEX6[1]~I .oe_register_mode = "none";
defparam \HEX6[1]~I .oe_sync_reset = "none";
defparam \HEX6[1]~I .operation_mode = "output";
defparam \HEX6[1]~I .output_async_reset = "none";
defparam \HEX6[1]~I .output_power_up = "low";
defparam \HEX6[1]~I .output_register_mode = "none";
defparam \HEX6[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[2]~I (
	.datain(\h6|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[2]));
// synopsys translate_off
defparam \HEX6[2]~I .input_async_reset = "none";
defparam \HEX6[2]~I .input_power_up = "low";
defparam \HEX6[2]~I .input_register_mode = "none";
defparam \HEX6[2]~I .input_sync_reset = "none";
defparam \HEX6[2]~I .oe_async_reset = "none";
defparam \HEX6[2]~I .oe_power_up = "low";
defparam \HEX6[2]~I .oe_register_mode = "none";
defparam \HEX6[2]~I .oe_sync_reset = "none";
defparam \HEX6[2]~I .operation_mode = "output";
defparam \HEX6[2]~I .output_async_reset = "none";
defparam \HEX6[2]~I .output_power_up = "low";
defparam \HEX6[2]~I .output_register_mode = "none";
defparam \HEX6[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[3]~I (
	.datain(\h6|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[3]));
// synopsys translate_off
defparam \HEX6[3]~I .input_async_reset = "none";
defparam \HEX6[3]~I .input_power_up = "low";
defparam \HEX6[3]~I .input_register_mode = "none";
defparam \HEX6[3]~I .input_sync_reset = "none";
defparam \HEX6[3]~I .oe_async_reset = "none";
defparam \HEX6[3]~I .oe_power_up = "low";
defparam \HEX6[3]~I .oe_register_mode = "none";
defparam \HEX6[3]~I .oe_sync_reset = "none";
defparam \HEX6[3]~I .operation_mode = "output";
defparam \HEX6[3]~I .output_async_reset = "none";
defparam \HEX6[3]~I .output_power_up = "low";
defparam \HEX6[3]~I .output_register_mode = "none";
defparam \HEX6[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[4]~I (
	.datain(\h6|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[4]));
// synopsys translate_off
defparam \HEX6[4]~I .input_async_reset = "none";
defparam \HEX6[4]~I .input_power_up = "low";
defparam \HEX6[4]~I .input_register_mode = "none";
defparam \HEX6[4]~I .input_sync_reset = "none";
defparam \HEX6[4]~I .oe_async_reset = "none";
defparam \HEX6[4]~I .oe_power_up = "low";
defparam \HEX6[4]~I .oe_register_mode = "none";
defparam \HEX6[4]~I .oe_sync_reset = "none";
defparam \HEX6[4]~I .operation_mode = "output";
defparam \HEX6[4]~I .output_async_reset = "none";
defparam \HEX6[4]~I .output_power_up = "low";
defparam \HEX6[4]~I .output_register_mode = "none";
defparam \HEX6[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[5]~I (
	.datain(\h6|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[5]));
// synopsys translate_off
defparam \HEX6[5]~I .input_async_reset = "none";
defparam \HEX6[5]~I .input_power_up = "low";
defparam \HEX6[5]~I .input_register_mode = "none";
defparam \HEX6[5]~I .input_sync_reset = "none";
defparam \HEX6[5]~I .oe_async_reset = "none";
defparam \HEX6[5]~I .oe_power_up = "low";
defparam \HEX6[5]~I .oe_register_mode = "none";
defparam \HEX6[5]~I .oe_sync_reset = "none";
defparam \HEX6[5]~I .operation_mode = "output";
defparam \HEX6[5]~I .output_async_reset = "none";
defparam \HEX6[5]~I .output_power_up = "low";
defparam \HEX6[5]~I .output_register_mode = "none";
defparam \HEX6[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[6]~I (
	.datain(!\h6|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[6]));
// synopsys translate_off
defparam \HEX6[6]~I .input_async_reset = "none";
defparam \HEX6[6]~I .input_power_up = "low";
defparam \HEX6[6]~I .input_register_mode = "none";
defparam \HEX6[6]~I .input_sync_reset = "none";
defparam \HEX6[6]~I .oe_async_reset = "none";
defparam \HEX6[6]~I .oe_power_up = "low";
defparam \HEX6[6]~I .oe_register_mode = "none";
defparam \HEX6[6]~I .oe_sync_reset = "none";
defparam \HEX6[6]~I .operation_mode = "output";
defparam \HEX6[6]~I .output_async_reset = "none";
defparam \HEX6[6]~I .output_power_up = "low";
defparam \HEX6[6]~I .output_register_mode = "none";
defparam \HEX6[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[7]));
// synopsys translate_off
defparam \HEX6[7]~I .input_async_reset = "none";
defparam \HEX6[7]~I .input_power_up = "low";
defparam \HEX6[7]~I .input_register_mode = "none";
defparam \HEX6[7]~I .input_sync_reset = "none";
defparam \HEX6[7]~I .oe_async_reset = "none";
defparam \HEX6[7]~I .oe_power_up = "low";
defparam \HEX6[7]~I .oe_register_mode = "none";
defparam \HEX6[7]~I .oe_sync_reset = "none";
defparam \HEX6[7]~I .operation_mode = "output";
defparam \HEX6[7]~I .output_async_reset = "none";
defparam \HEX6[7]~I .output_power_up = "low";
defparam \HEX6[7]~I .output_register_mode = "none";
defparam \HEX6[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[0]~I (
	.datain(\h7|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[0]));
// synopsys translate_off
defparam \HEX7[0]~I .input_async_reset = "none";
defparam \HEX7[0]~I .input_power_up = "low";
defparam \HEX7[0]~I .input_register_mode = "none";
defparam \HEX7[0]~I .input_sync_reset = "none";
defparam \HEX7[0]~I .oe_async_reset = "none";
defparam \HEX7[0]~I .oe_power_up = "low";
defparam \HEX7[0]~I .oe_register_mode = "none";
defparam \HEX7[0]~I .oe_sync_reset = "none";
defparam \HEX7[0]~I .operation_mode = "output";
defparam \HEX7[0]~I .output_async_reset = "none";
defparam \HEX7[0]~I .output_power_up = "low";
defparam \HEX7[0]~I .output_register_mode = "none";
defparam \HEX7[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[1]~I (
	.datain(\h7|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[1]));
// synopsys translate_off
defparam \HEX7[1]~I .input_async_reset = "none";
defparam \HEX7[1]~I .input_power_up = "low";
defparam \HEX7[1]~I .input_register_mode = "none";
defparam \HEX7[1]~I .input_sync_reset = "none";
defparam \HEX7[1]~I .oe_async_reset = "none";
defparam \HEX7[1]~I .oe_power_up = "low";
defparam \HEX7[1]~I .oe_register_mode = "none";
defparam \HEX7[1]~I .oe_sync_reset = "none";
defparam \HEX7[1]~I .operation_mode = "output";
defparam \HEX7[1]~I .output_async_reset = "none";
defparam \HEX7[1]~I .output_power_up = "low";
defparam \HEX7[1]~I .output_register_mode = "none";
defparam \HEX7[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[2]~I (
	.datain(\h7|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[2]));
// synopsys translate_off
defparam \HEX7[2]~I .input_async_reset = "none";
defparam \HEX7[2]~I .input_power_up = "low";
defparam \HEX7[2]~I .input_register_mode = "none";
defparam \HEX7[2]~I .input_sync_reset = "none";
defparam \HEX7[2]~I .oe_async_reset = "none";
defparam \HEX7[2]~I .oe_power_up = "low";
defparam \HEX7[2]~I .oe_register_mode = "none";
defparam \HEX7[2]~I .oe_sync_reset = "none";
defparam \HEX7[2]~I .operation_mode = "output";
defparam \HEX7[2]~I .output_async_reset = "none";
defparam \HEX7[2]~I .output_power_up = "low";
defparam \HEX7[2]~I .output_register_mode = "none";
defparam \HEX7[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[3]~I (
	.datain(\h7|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[3]));
// synopsys translate_off
defparam \HEX7[3]~I .input_async_reset = "none";
defparam \HEX7[3]~I .input_power_up = "low";
defparam \HEX7[3]~I .input_register_mode = "none";
defparam \HEX7[3]~I .input_sync_reset = "none";
defparam \HEX7[3]~I .oe_async_reset = "none";
defparam \HEX7[3]~I .oe_power_up = "low";
defparam \HEX7[3]~I .oe_register_mode = "none";
defparam \HEX7[3]~I .oe_sync_reset = "none";
defparam \HEX7[3]~I .operation_mode = "output";
defparam \HEX7[3]~I .output_async_reset = "none";
defparam \HEX7[3]~I .output_power_up = "low";
defparam \HEX7[3]~I .output_register_mode = "none";
defparam \HEX7[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[4]~I (
	.datain(\h7|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[4]));
// synopsys translate_off
defparam \HEX7[4]~I .input_async_reset = "none";
defparam \HEX7[4]~I .input_power_up = "low";
defparam \HEX7[4]~I .input_register_mode = "none";
defparam \HEX7[4]~I .input_sync_reset = "none";
defparam \HEX7[4]~I .oe_async_reset = "none";
defparam \HEX7[4]~I .oe_power_up = "low";
defparam \HEX7[4]~I .oe_register_mode = "none";
defparam \HEX7[4]~I .oe_sync_reset = "none";
defparam \HEX7[4]~I .operation_mode = "output";
defparam \HEX7[4]~I .output_async_reset = "none";
defparam \HEX7[4]~I .output_power_up = "low";
defparam \HEX7[4]~I .output_register_mode = "none";
defparam \HEX7[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[5]~I (
	.datain(\h7|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[5]));
// synopsys translate_off
defparam \HEX7[5]~I .input_async_reset = "none";
defparam \HEX7[5]~I .input_power_up = "low";
defparam \HEX7[5]~I .input_register_mode = "none";
defparam \HEX7[5]~I .input_sync_reset = "none";
defparam \HEX7[5]~I .oe_async_reset = "none";
defparam \HEX7[5]~I .oe_power_up = "low";
defparam \HEX7[5]~I .oe_register_mode = "none";
defparam \HEX7[5]~I .oe_sync_reset = "none";
defparam \HEX7[5]~I .operation_mode = "output";
defparam \HEX7[5]~I .output_async_reset = "none";
defparam \HEX7[5]~I .output_power_up = "low";
defparam \HEX7[5]~I .output_register_mode = "none";
defparam \HEX7[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[6]~I (
	.datain(!\h7|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[6]));
// synopsys translate_off
defparam \HEX7[6]~I .input_async_reset = "none";
defparam \HEX7[6]~I .input_power_up = "low";
defparam \HEX7[6]~I .input_register_mode = "none";
defparam \HEX7[6]~I .input_sync_reset = "none";
defparam \HEX7[6]~I .oe_async_reset = "none";
defparam \HEX7[6]~I .oe_power_up = "low";
defparam \HEX7[6]~I .oe_register_mode = "none";
defparam \HEX7[6]~I .oe_sync_reset = "none";
defparam \HEX7[6]~I .operation_mode = "output";
defparam \HEX7[6]~I .output_async_reset = "none";
defparam \HEX7[6]~I .output_power_up = "low";
defparam \HEX7[6]~I .output_register_mode = "none";
defparam \HEX7[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[7]));
// synopsys translate_off
defparam \HEX7[7]~I .input_async_reset = "none";
defparam \HEX7[7]~I .input_power_up = "low";
defparam \HEX7[7]~I .input_register_mode = "none";
defparam \HEX7[7]~I .input_sync_reset = "none";
defparam \HEX7[7]~I .oe_async_reset = "none";
defparam \HEX7[7]~I .oe_power_up = "low";
defparam \HEX7[7]~I .oe_register_mode = "none";
defparam \HEX7[7]~I .oe_sync_reset = "none";
defparam \HEX7[7]~I .operation_mode = "output";
defparam \HEX7[7]~I .output_async_reset = "none";
defparam \HEX7[7]~I .output_power_up = "low";
defparam \HEX7[7]~I .output_register_mode = "none";
defparam \HEX7[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[0]~I (
	.datain(\c|zs_addr_r [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[0]));
// synopsys translate_off
defparam \DRAM_ADDR[0]~I .input_async_reset = "none";
defparam \DRAM_ADDR[0]~I .input_power_up = "low";
defparam \DRAM_ADDR[0]~I .input_register_mode = "none";
defparam \DRAM_ADDR[0]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[0]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[0]~I .oe_power_up = "low";
defparam \DRAM_ADDR[0]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[0]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[0]~I .operation_mode = "output";
defparam \DRAM_ADDR[0]~I .output_async_reset = "none";
defparam \DRAM_ADDR[0]~I .output_power_up = "low";
defparam \DRAM_ADDR[0]~I .output_register_mode = "none";
defparam \DRAM_ADDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[1]~I (
	.datain(\c|zs_addr_r [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[1]));
// synopsys translate_off
defparam \DRAM_ADDR[1]~I .input_async_reset = "none";
defparam \DRAM_ADDR[1]~I .input_power_up = "low";
defparam \DRAM_ADDR[1]~I .input_register_mode = "none";
defparam \DRAM_ADDR[1]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[1]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[1]~I .oe_power_up = "low";
defparam \DRAM_ADDR[1]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[1]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[1]~I .operation_mode = "output";
defparam \DRAM_ADDR[1]~I .output_async_reset = "none";
defparam \DRAM_ADDR[1]~I .output_power_up = "low";
defparam \DRAM_ADDR[1]~I .output_register_mode = "none";
defparam \DRAM_ADDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[2]~I (
	.datain(\c|zs_addr_r [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[2]));
// synopsys translate_off
defparam \DRAM_ADDR[2]~I .input_async_reset = "none";
defparam \DRAM_ADDR[2]~I .input_power_up = "low";
defparam \DRAM_ADDR[2]~I .input_register_mode = "none";
defparam \DRAM_ADDR[2]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[2]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[2]~I .oe_power_up = "low";
defparam \DRAM_ADDR[2]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[2]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[2]~I .operation_mode = "output";
defparam \DRAM_ADDR[2]~I .output_async_reset = "none";
defparam \DRAM_ADDR[2]~I .output_power_up = "low";
defparam \DRAM_ADDR[2]~I .output_register_mode = "none";
defparam \DRAM_ADDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[3]~I (
	.datain(\c|zs_addr_r [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[3]));
// synopsys translate_off
defparam \DRAM_ADDR[3]~I .input_async_reset = "none";
defparam \DRAM_ADDR[3]~I .input_power_up = "low";
defparam \DRAM_ADDR[3]~I .input_register_mode = "none";
defparam \DRAM_ADDR[3]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[3]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[3]~I .oe_power_up = "low";
defparam \DRAM_ADDR[3]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[3]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[3]~I .operation_mode = "output";
defparam \DRAM_ADDR[3]~I .output_async_reset = "none";
defparam \DRAM_ADDR[3]~I .output_power_up = "low";
defparam \DRAM_ADDR[3]~I .output_register_mode = "none";
defparam \DRAM_ADDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[4]~I (
	.datain(\c|zs_addr_r [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[4]));
// synopsys translate_off
defparam \DRAM_ADDR[4]~I .input_async_reset = "none";
defparam \DRAM_ADDR[4]~I .input_power_up = "low";
defparam \DRAM_ADDR[4]~I .input_register_mode = "none";
defparam \DRAM_ADDR[4]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[4]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[4]~I .oe_power_up = "low";
defparam \DRAM_ADDR[4]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[4]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[4]~I .operation_mode = "output";
defparam \DRAM_ADDR[4]~I .output_async_reset = "none";
defparam \DRAM_ADDR[4]~I .output_power_up = "low";
defparam \DRAM_ADDR[4]~I .output_register_mode = "none";
defparam \DRAM_ADDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[5]~I (
	.datain(\c|zs_addr_r [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[5]));
// synopsys translate_off
defparam \DRAM_ADDR[5]~I .input_async_reset = "none";
defparam \DRAM_ADDR[5]~I .input_power_up = "low";
defparam \DRAM_ADDR[5]~I .input_register_mode = "none";
defparam \DRAM_ADDR[5]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[5]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[5]~I .oe_power_up = "low";
defparam \DRAM_ADDR[5]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[5]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[5]~I .operation_mode = "output";
defparam \DRAM_ADDR[5]~I .output_async_reset = "none";
defparam \DRAM_ADDR[5]~I .output_power_up = "low";
defparam \DRAM_ADDR[5]~I .output_register_mode = "none";
defparam \DRAM_ADDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[6]~I (
	.datain(\c|zs_addr_r [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[6]));
// synopsys translate_off
defparam \DRAM_ADDR[6]~I .input_async_reset = "none";
defparam \DRAM_ADDR[6]~I .input_power_up = "low";
defparam \DRAM_ADDR[6]~I .input_register_mode = "none";
defparam \DRAM_ADDR[6]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[6]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[6]~I .oe_power_up = "low";
defparam \DRAM_ADDR[6]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[6]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[6]~I .operation_mode = "output";
defparam \DRAM_ADDR[6]~I .output_async_reset = "none";
defparam \DRAM_ADDR[6]~I .output_power_up = "low";
defparam \DRAM_ADDR[6]~I .output_register_mode = "none";
defparam \DRAM_ADDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[7]~I (
	.datain(\c|zs_addr_r [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[7]));
// synopsys translate_off
defparam \DRAM_ADDR[7]~I .input_async_reset = "none";
defparam \DRAM_ADDR[7]~I .input_power_up = "low";
defparam \DRAM_ADDR[7]~I .input_register_mode = "none";
defparam \DRAM_ADDR[7]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[7]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[7]~I .oe_power_up = "low";
defparam \DRAM_ADDR[7]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[7]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[7]~I .operation_mode = "output";
defparam \DRAM_ADDR[7]~I .output_async_reset = "none";
defparam \DRAM_ADDR[7]~I .output_power_up = "low";
defparam \DRAM_ADDR[7]~I .output_register_mode = "none";
defparam \DRAM_ADDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[8]~I (
	.datain(\c|zs_addr_r [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[8]));
// synopsys translate_off
defparam \DRAM_ADDR[8]~I .input_async_reset = "none";
defparam \DRAM_ADDR[8]~I .input_power_up = "low";
defparam \DRAM_ADDR[8]~I .input_register_mode = "none";
defparam \DRAM_ADDR[8]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[8]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[8]~I .oe_power_up = "low";
defparam \DRAM_ADDR[8]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[8]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[8]~I .operation_mode = "output";
defparam \DRAM_ADDR[8]~I .output_async_reset = "none";
defparam \DRAM_ADDR[8]~I .output_power_up = "low";
defparam \DRAM_ADDR[8]~I .output_register_mode = "none";
defparam \DRAM_ADDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[9]~I (
	.datain(\c|zs_addr_r [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[9]));
// synopsys translate_off
defparam \DRAM_ADDR[9]~I .input_async_reset = "none";
defparam \DRAM_ADDR[9]~I .input_power_up = "low";
defparam \DRAM_ADDR[9]~I .input_register_mode = "none";
defparam \DRAM_ADDR[9]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[9]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[9]~I .oe_power_up = "low";
defparam \DRAM_ADDR[9]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[9]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[9]~I .operation_mode = "output";
defparam \DRAM_ADDR[9]~I .output_async_reset = "none";
defparam \DRAM_ADDR[9]~I .output_power_up = "low";
defparam \DRAM_ADDR[9]~I .output_register_mode = "none";
defparam \DRAM_ADDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[10]~I (
	.datain(\c|zs_addr [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[10]));
// synopsys translate_off
defparam \DRAM_ADDR[10]~I .input_async_reset = "none";
defparam \DRAM_ADDR[10]~I .input_power_up = "low";
defparam \DRAM_ADDR[10]~I .input_register_mode = "none";
defparam \DRAM_ADDR[10]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[10]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[10]~I .oe_power_up = "low";
defparam \DRAM_ADDR[10]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[10]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[10]~I .operation_mode = "output";
defparam \DRAM_ADDR[10]~I .output_async_reset = "none";
defparam \DRAM_ADDR[10]~I .output_power_up = "low";
defparam \DRAM_ADDR[10]~I .output_register_mode = "none";
defparam \DRAM_ADDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[11]~I (
	.datain(\c|zs_addr_r [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[11]));
// synopsys translate_off
defparam \DRAM_ADDR[11]~I .input_async_reset = "none";
defparam \DRAM_ADDR[11]~I .input_power_up = "low";
defparam \DRAM_ADDR[11]~I .input_register_mode = "none";
defparam \DRAM_ADDR[11]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[11]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[11]~I .oe_power_up = "low";
defparam \DRAM_ADDR[11]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[11]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[11]~I .operation_mode = "output";
defparam \DRAM_ADDR[11]~I .output_async_reset = "none";
defparam \DRAM_ADDR[11]~I .output_power_up = "low";
defparam \DRAM_ADDR[11]~I .output_register_mode = "none";
defparam \DRAM_ADDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_CLK~I (
	.datain(\a|altpll_component|_clk0~clkctrl_outclk ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_CLK));
// synopsys translate_off
defparam \DRAM_CLK~I .input_async_reset = "none";
defparam \DRAM_CLK~I .input_power_up = "low";
defparam \DRAM_CLK~I .input_register_mode = "none";
defparam \DRAM_CLK~I .input_sync_reset = "none";
defparam \DRAM_CLK~I .oe_async_reset = "none";
defparam \DRAM_CLK~I .oe_power_up = "low";
defparam \DRAM_CLK~I .oe_register_mode = "none";
defparam \DRAM_CLK~I .oe_sync_reset = "none";
defparam \DRAM_CLK~I .operation_mode = "output";
defparam \DRAM_CLK~I .output_async_reset = "none";
defparam \DRAM_CLK~I .output_power_up = "low";
defparam \DRAM_CLK~I .output_register_mode = "none";
defparam \DRAM_CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_BA_1~I (
	.datain(\c|zs_ba[1]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_BA_1));
// synopsys translate_off
defparam \DRAM_BA_1~I .input_async_reset = "none";
defparam \DRAM_BA_1~I .input_power_up = "low";
defparam \DRAM_BA_1~I .input_register_mode = "none";
defparam \DRAM_BA_1~I .input_sync_reset = "none";
defparam \DRAM_BA_1~I .oe_async_reset = "none";
defparam \DRAM_BA_1~I .oe_power_up = "low";
defparam \DRAM_BA_1~I .oe_register_mode = "none";
defparam \DRAM_BA_1~I .oe_sync_reset = "none";
defparam \DRAM_BA_1~I .operation_mode = "output";
defparam \DRAM_BA_1~I .output_async_reset = "none";
defparam \DRAM_BA_1~I .output_power_up = "low";
defparam \DRAM_BA_1~I .output_register_mode = "none";
defparam \DRAM_BA_1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_BA_0~I (
	.datain(\c|zs_ba[0]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_BA_0));
// synopsys translate_off
defparam \DRAM_BA_0~I .input_async_reset = "none";
defparam \DRAM_BA_0~I .input_power_up = "low";
defparam \DRAM_BA_0~I .input_register_mode = "none";
defparam \DRAM_BA_0~I .input_sync_reset = "none";
defparam \DRAM_BA_0~I .oe_async_reset = "none";
defparam \DRAM_BA_0~I .oe_power_up = "low";
defparam \DRAM_BA_0~I .oe_register_mode = "none";
defparam \DRAM_BA_0~I .oe_sync_reset = "none";
defparam \DRAM_BA_0~I .operation_mode = "output";
defparam \DRAM_BA_0~I .output_async_reset = "none";
defparam \DRAM_BA_0~I .output_power_up = "low";
defparam \DRAM_BA_0~I .output_register_mode = "none";
defparam \DRAM_BA_0~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_LDQM~I (
	.datain(\c|az_be_n_r [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_LDQM));
// synopsys translate_off
defparam \DRAM_LDQM~I .input_async_reset = "none";
defparam \DRAM_LDQM~I .input_power_up = "low";
defparam \DRAM_LDQM~I .input_register_mode = "none";
defparam \DRAM_LDQM~I .input_sync_reset = "none";
defparam \DRAM_LDQM~I .oe_async_reset = "none";
defparam \DRAM_LDQM~I .oe_power_up = "low";
defparam \DRAM_LDQM~I .oe_register_mode = "none";
defparam \DRAM_LDQM~I .oe_sync_reset = "none";
defparam \DRAM_LDQM~I .operation_mode = "output";
defparam \DRAM_LDQM~I .output_async_reset = "none";
defparam \DRAM_LDQM~I .output_power_up = "low";
defparam \DRAM_LDQM~I .output_register_mode = "none";
defparam \DRAM_LDQM~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_UDQM~I (
	.datain(\c|az_be_n_r [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_UDQM));
// synopsys translate_off
defparam \DRAM_UDQM~I .input_async_reset = "none";
defparam \DRAM_UDQM~I .input_power_up = "low";
defparam \DRAM_UDQM~I .input_register_mode = "none";
defparam \DRAM_UDQM~I .input_sync_reset = "none";
defparam \DRAM_UDQM~I .oe_async_reset = "none";
defparam \DRAM_UDQM~I .oe_power_up = "low";
defparam \DRAM_UDQM~I .oe_register_mode = "none";
defparam \DRAM_UDQM~I .oe_sync_reset = "none";
defparam \DRAM_UDQM~I .operation_mode = "output";
defparam \DRAM_UDQM~I .output_async_reset = "none";
defparam \DRAM_UDQM~I .output_power_up = "low";
defparam \DRAM_UDQM~I .output_register_mode = "none";
defparam \DRAM_UDQM~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_CKE~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_CKE));
// synopsys translate_off
defparam \DRAM_CKE~I .input_async_reset = "none";
defparam \DRAM_CKE~I .input_power_up = "low";
defparam \DRAM_CKE~I .input_register_mode = "none";
defparam \DRAM_CKE~I .input_sync_reset = "none";
defparam \DRAM_CKE~I .oe_async_reset = "none";
defparam \DRAM_CKE~I .oe_power_up = "low";
defparam \DRAM_CKE~I .oe_register_mode = "none";
defparam \DRAM_CKE~I .oe_sync_reset = "none";
defparam \DRAM_CKE~I .operation_mode = "output";
defparam \DRAM_CKE~I .output_async_reset = "none";
defparam \DRAM_CKE~I .output_power_up = "low";
defparam \DRAM_CKE~I .output_register_mode = "none";
defparam \DRAM_CKE~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_CS_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_CS_N));
// synopsys translate_off
defparam \DRAM_CS_N~I .input_async_reset = "none";
defparam \DRAM_CS_N~I .input_power_up = "low";
defparam \DRAM_CS_N~I .input_register_mode = "none";
defparam \DRAM_CS_N~I .input_sync_reset = "none";
defparam \DRAM_CS_N~I .oe_async_reset = "none";
defparam \DRAM_CS_N~I .oe_power_up = "low";
defparam \DRAM_CS_N~I .oe_register_mode = "none";
defparam \DRAM_CS_N~I .oe_sync_reset = "none";
defparam \DRAM_CS_N~I .operation_mode = "output";
defparam \DRAM_CS_N~I .output_async_reset = "none";
defparam \DRAM_CS_N~I .output_power_up = "low";
defparam \DRAM_CS_N~I .output_register_mode = "none";
defparam \DRAM_CS_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_RAS_N~I (
	.datain(!\c|Selector12~1_combout ),
	.oe(vcc),
	.outclk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(!\KEY~combout [3]),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_RAS_N));
// synopsys translate_off
defparam \DRAM_RAS_N~I .input_async_reset = "none";
defparam \DRAM_RAS_N~I .input_power_up = "low";
defparam \DRAM_RAS_N~I .input_register_mode = "none";
defparam \DRAM_RAS_N~I .input_sync_reset = "none";
defparam \DRAM_RAS_N~I .oe_async_reset = "none";
defparam \DRAM_RAS_N~I .oe_power_up = "low";
defparam \DRAM_RAS_N~I .oe_register_mode = "none";
defparam \DRAM_RAS_N~I .oe_sync_reset = "none";
defparam \DRAM_RAS_N~I .operation_mode = "output";
defparam \DRAM_RAS_N~I .output_async_reset = "preset";
defparam \DRAM_RAS_N~I .output_power_up = "high";
defparam \DRAM_RAS_N~I .output_register_mode = "register";
defparam \DRAM_RAS_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_CAS_N~I (
	.datain(!\c|Selector13~0_combout ),
	.oe(vcc),
	.outclk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(!\KEY~combout [3]),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_CAS_N));
// synopsys translate_off
defparam \DRAM_CAS_N~I .input_async_reset = "none";
defparam \DRAM_CAS_N~I .input_power_up = "low";
defparam \DRAM_CAS_N~I .input_register_mode = "none";
defparam \DRAM_CAS_N~I .input_sync_reset = "none";
defparam \DRAM_CAS_N~I .oe_async_reset = "none";
defparam \DRAM_CAS_N~I .oe_power_up = "low";
defparam \DRAM_CAS_N~I .oe_register_mode = "none";
defparam \DRAM_CAS_N~I .oe_sync_reset = "none";
defparam \DRAM_CAS_N~I .operation_mode = "output";
defparam \DRAM_CAS_N~I .output_async_reset = "preset";
defparam \DRAM_CAS_N~I .output_power_up = "high";
defparam \DRAM_CAS_N~I .output_register_mode = "register";
defparam \DRAM_CAS_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_WE_N~I (
	.datain(!\c|Selector14~2_combout ),
	.oe(vcc),
	.outclk(\a|altpll_component|_clk1~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(!\KEY~combout [3]),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_WE_N));
// synopsys translate_off
defparam \DRAM_WE_N~I .input_async_reset = "none";
defparam \DRAM_WE_N~I .input_power_up = "low";
defparam \DRAM_WE_N~I .input_register_mode = "none";
defparam \DRAM_WE_N~I .input_sync_reset = "none";
defparam \DRAM_WE_N~I .oe_async_reset = "none";
defparam \DRAM_WE_N~I .oe_power_up = "low";
defparam \DRAM_WE_N~I .oe_register_mode = "none";
defparam \DRAM_WE_N~I .oe_sync_reset = "none";
defparam \DRAM_WE_N~I .operation_mode = "output";
defparam \DRAM_WE_N~I .output_async_reset = "preset";
defparam \DRAM_WE_N~I .output_power_up = "high";
defparam \DRAM_WE_N~I .output_register_mode = "register";
defparam \DRAM_WE_N~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
