begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*  * Copyright (c) 1992, 1993  *	The Regents of the University of California.  All rights reserved.  *  * This software was developed by the Computer Systems Engineering group  * at Lawrence Berkeley Laboratory under DARPA contract BG 91-66 and  * contributed to Berkeley.  *  * All advertising materials mentioning features or use of this software  * must display the following acknowledgement:  *	This product includes software developed by the University of  *	California, Lawrence Berkeley Laboratory.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  * 3. All advertising materials mentioning features or use of this software  *    must display the following acknowledgement:  *	This product includes software developed by the University of  *	California, Berkeley and its contributors.  * 4. Neither the name of the University nor the names of its contributors  *    may be used to endorse or promote products derived from this software  *    without specific prior written permission.  *  * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  *  *	@(#)fpu_explode.c	8.1 (Berkeley) 6/11/93  *	from: NetBSD: fpu_explode.c,v 1.5 2000/08/03 18:32:08 eeh Exp  *  * $FreeBSD$  */
end_comment

begin_comment
comment|/*  * FPU subroutines: `explode' the machine's `packed binary' format numbers  * into our internal format.  */
end_comment

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<machine/frame.h>
end_include

begin_include
include|#
directive|include
file|<machine/fp.h>
end_include

begin_include
include|#
directive|include
file|<machine/fsr.h>
end_include

begin_include
include|#
directive|include
file|<machine/ieee.h>
end_include

begin_include
include|#
directive|include
file|<machine/instr.h>
end_include

begin_include
include|#
directive|include
file|"fpu_arith.h"
end_include

begin_include
include|#
directive|include
file|"fpu_emu.h"
end_include

begin_include
include|#
directive|include
file|"fpu_extern.h"
end_include

begin_comment
comment|/*  * N.B.: in all of the following, we assume the FP format is  *  *	---------------------------  *	| s | exponent | fraction |  *	---------------------------  *  * (which represents -1**s * 1.fraction * 2**exponent), so that the  * sign bit is way at the top (bit 31), the exponent is next, and  * then the remaining bits mark the fraction.  A zero exponent means  * zero or denormalized (0.fraction rather than 1.fraction), and the  * maximum possible exponent, 2bias+1, signals inf (fraction==0) or NaN.  *  * Since the sign bit is always the topmost bit---this holds even for  * integers---we set that outside all the *tof functions.  Each function  * returns the class code for the new number (but note that we use  * FPC_QNAN for all NaNs; fpu_explode will fix this if appropriate).  */
end_comment

begin_comment
comment|/*  * int -> fpn.  */
end_comment

begin_function
name|int
name|__fpu_itof
parameter_list|(
name|fp
parameter_list|,
name|i
parameter_list|)
name|struct
name|fpn
modifier|*
name|fp
decl_stmt|;
name|u_int
name|i
decl_stmt|;
block|{
if|if
condition|(
name|i
operator|==
literal|0
condition|)
return|return
operator|(
name|FPC_ZERO
operator|)
return|;
comment|/* 	 * The value FP_1 represents 2^FP_LG, so set the exponent 	 * there and let normalization fix it up.  Convert negative 	 * numbers to sign-and-magnitude.  Note that this relies on 	 * fpu_norm()'s handling of `supernormals'; see fpu_subr.c. 	 */
name|fp
operator|->
name|fp_exp
operator|=
name|FP_LG
expr_stmt|;
name|fp
operator|->
name|fp_mant
index|[
literal|0
index|]
operator|=
operator|(
name|int
operator|)
name|i
operator|<
literal|0
condition|?
operator|-
name|i
else|:
name|i
expr_stmt|;
name|fp
operator|->
name|fp_mant
index|[
literal|1
index|]
operator|=
literal|0
expr_stmt|;
name|fp
operator|->
name|fp_mant
index|[
literal|2
index|]
operator|=
literal|0
expr_stmt|;
name|fp
operator|->
name|fp_mant
index|[
literal|3
index|]
operator|=
literal|0
expr_stmt|;
name|__fpu_norm
argument_list|(
name|fp
argument_list|)
expr_stmt|;
return|return
operator|(
name|FPC_NUM
operator|)
return|;
block|}
end_function

begin_comment
comment|/*  * 64-bit int -> fpn.  */
end_comment

begin_function
name|int
name|__fpu_xtof
parameter_list|(
name|fp
parameter_list|,
name|i
parameter_list|)
name|struct
name|fpn
modifier|*
name|fp
decl_stmt|;
name|u_int64_t
name|i
decl_stmt|;
block|{
if|if
condition|(
name|i
operator|==
literal|0
condition|)
return|return
operator|(
name|FPC_ZERO
operator|)
return|;
comment|/* 	 * The value FP_1 represents 2^FP_LG, so set the exponent 	 * there and let normalization fix it up.  Convert negative 	 * numbers to sign-and-magnitude.  Note that this relies on 	 * fpu_norm()'s handling of `supernormals'; see fpu_subr.c. 	 */
name|fp
operator|->
name|fp_exp
operator|=
name|FP_LG2
expr_stmt|;
operator|*
operator|(
operator|(
name|int64_t
operator|*
operator|)
name|fp
operator|->
name|fp_mant
operator|)
operator|=
operator|(
name|int64_t
operator|)
name|i
operator|<
literal|0
condition|?
operator|-
name|i
else|:
name|i
expr_stmt|;
name|fp
operator|->
name|fp_mant
index|[
literal|2
index|]
operator|=
literal|0
expr_stmt|;
name|fp
operator|->
name|fp_mant
index|[
literal|3
index|]
operator|=
literal|0
expr_stmt|;
name|__fpu_norm
argument_list|(
name|fp
argument_list|)
expr_stmt|;
return|return
operator|(
name|FPC_NUM
operator|)
return|;
block|}
end_function

begin_define
define|#
directive|define
name|mask
parameter_list|(
name|nbits
parameter_list|)
value|((1L<< (nbits)) - 1)
end_define

begin_comment
comment|/*  * All external floating formats convert to internal in the same manner,  * as defined here.  Note that only normals get an implied 1.0 inserted.  */
end_comment

begin_define
define|#
directive|define
name|FP_TOF
parameter_list|(
name|exp
parameter_list|,
name|expbias
parameter_list|,
name|allfrac
parameter_list|,
name|f0
parameter_list|,
name|f1
parameter_list|,
name|f2
parameter_list|,
name|f3
parameter_list|)
define|\
value|if (exp == 0) { \ 		if (allfrac == 0) \ 			return (FPC_ZERO); \ 		fp->fp_exp = 1 - expbias; \ 		fp->fp_mant[0] = f0; \ 		fp->fp_mant[1] = f1; \ 		fp->fp_mant[2] = f2; \ 		fp->fp_mant[3] = f3; \ 		__fpu_norm(fp); \ 		return (FPC_NUM); \ 	} \ 	if (exp == (2 * expbias + 1)) { \ 		if (allfrac == 0) \ 			return (FPC_INF); \ 		fp->fp_mant[0] = f0; \ 		fp->fp_mant[1] = f1; \ 		fp->fp_mant[2] = f2; \ 		fp->fp_mant[3] = f3; \ 		return (FPC_QNAN); \ 	} \ 	fp->fp_exp = exp - expbias; \ 	fp->fp_mant[0] = FP_1 | f0; \ 	fp->fp_mant[1] = f1; \ 	fp->fp_mant[2] = f2; \ 	fp->fp_mant[3] = f3; \ 	return (FPC_NUM)
end_define

begin_comment
comment|/*  * 32-bit single precision -> fpn.  * We assume a single occupies at most (64-FP_LG) bits in the internal  * format: i.e., needs at most fp_mant[0] and fp_mant[1].  */
end_comment

begin_function
name|int
name|__fpu_stof
parameter_list|(
name|fp
parameter_list|,
name|i
parameter_list|)
name|struct
name|fpn
modifier|*
name|fp
decl_stmt|;
name|u_int
name|i
decl_stmt|;
block|{
name|int
name|exp
decl_stmt|;
name|u_int
name|frac
decl_stmt|,
name|f0
decl_stmt|,
name|f1
decl_stmt|;
define|#
directive|define
name|SNG_SHIFT
value|(SNG_FRACBITS - FP_LG)
name|exp
operator|=
operator|(
name|i
operator|>>
operator|(
literal|32
operator|-
literal|1
operator|-
name|SNG_EXPBITS
operator|)
operator|)
operator|&
name|mask
argument_list|(
name|SNG_EXPBITS
argument_list|)
expr_stmt|;
name|frac
operator|=
name|i
operator|&
name|mask
argument_list|(
name|SNG_FRACBITS
argument_list|)
expr_stmt|;
name|f0
operator|=
name|frac
operator|>>
name|SNG_SHIFT
expr_stmt|;
name|f1
operator|=
name|frac
operator|<<
operator|(
literal|32
operator|-
name|SNG_SHIFT
operator|)
expr_stmt|;
name|FP_TOF
argument_list|(
name|exp
argument_list|,
name|SNG_EXP_BIAS
argument_list|,
name|frac
argument_list|,
name|f0
argument_list|,
name|f1
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/*  * 64-bit double -> fpn.  * We assume this uses at most (96-FP_LG) bits.  */
end_comment

begin_function
name|int
name|__fpu_dtof
parameter_list|(
name|fp
parameter_list|,
name|i
parameter_list|,
name|j
parameter_list|)
name|struct
name|fpn
modifier|*
name|fp
decl_stmt|;
name|u_int
name|i
decl_stmt|,
name|j
decl_stmt|;
block|{
name|int
name|exp
decl_stmt|;
name|u_int
name|frac
decl_stmt|,
name|f0
decl_stmt|,
name|f1
decl_stmt|,
name|f2
decl_stmt|;
define|#
directive|define
name|DBL_SHIFT
value|(DBL_FRACBITS - 32 - FP_LG)
name|exp
operator|=
operator|(
name|i
operator|>>
operator|(
literal|32
operator|-
literal|1
operator|-
name|DBL_EXPBITS
operator|)
operator|)
operator|&
name|mask
argument_list|(
name|DBL_EXPBITS
argument_list|)
expr_stmt|;
name|frac
operator|=
name|i
operator|&
name|mask
argument_list|(
name|DBL_FRACBITS
operator|-
literal|32
argument_list|)
expr_stmt|;
name|f0
operator|=
name|frac
operator|>>
name|DBL_SHIFT
expr_stmt|;
name|f1
operator|=
operator|(
name|frac
operator|<<
operator|(
literal|32
operator|-
name|DBL_SHIFT
operator|)
operator|)
operator||
operator|(
name|j
operator|>>
name|DBL_SHIFT
operator|)
expr_stmt|;
name|f2
operator|=
name|j
operator|<<
operator|(
literal|32
operator|-
name|DBL_SHIFT
operator|)
expr_stmt|;
name|frac
operator||=
name|j
expr_stmt|;
name|FP_TOF
argument_list|(
name|exp
argument_list|,
name|DBL_EXP_BIAS
argument_list|,
name|frac
argument_list|,
name|f0
argument_list|,
name|f1
argument_list|,
name|f2
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/*  * 128-bit extended -> fpn.  */
end_comment

begin_function
name|int
name|__fpu_qtof
parameter_list|(
name|fp
parameter_list|,
name|i
parameter_list|,
name|j
parameter_list|,
name|k
parameter_list|,
name|l
parameter_list|)
name|struct
name|fpn
modifier|*
name|fp
decl_stmt|;
name|u_int
name|i
decl_stmt|,
name|j
decl_stmt|,
name|k
decl_stmt|,
name|l
decl_stmt|;
block|{
name|int
name|exp
decl_stmt|;
name|u_int
name|frac
decl_stmt|,
name|f0
decl_stmt|,
name|f1
decl_stmt|,
name|f2
decl_stmt|,
name|f3
decl_stmt|;
define|#
directive|define
name|EXT_SHIFT
value|(-(EXT_FRACBITS - 3 * 32 - FP_LG))
comment|/* left shift! */
comment|/* 	 * Note that ext and fpn `line up', hence no shifting needed. 	 */
name|exp
operator|=
operator|(
name|i
operator|>>
operator|(
literal|32
operator|-
literal|1
operator|-
name|EXT_EXPBITS
operator|)
operator|)
operator|&
name|mask
argument_list|(
name|EXT_EXPBITS
argument_list|)
expr_stmt|;
name|frac
operator|=
name|i
operator|&
name|mask
argument_list|(
name|EXT_FRACBITS
operator|-
literal|3
operator|*
literal|32
argument_list|)
expr_stmt|;
name|f0
operator|=
operator|(
name|frac
operator|<<
name|EXT_SHIFT
operator|)
operator||
operator|(
name|j
operator|>>
operator|(
literal|32
operator|-
name|EXT_SHIFT
operator|)
operator|)
expr_stmt|;
name|f1
operator|=
operator|(
name|j
operator|<<
name|EXT_SHIFT
operator|)
operator||
operator|(
name|k
operator|>>
operator|(
literal|32
operator|-
name|EXT_SHIFT
operator|)
operator|)
expr_stmt|;
name|f2
operator|=
operator|(
name|k
operator|<<
name|EXT_SHIFT
operator|)
operator||
operator|(
name|l
operator|>>
operator|(
literal|32
operator|-
name|EXT_SHIFT
operator|)
operator|)
expr_stmt|;
name|f3
operator|=
name|l
operator|<<
name|EXT_SHIFT
expr_stmt|;
name|frac
operator||=
name|j
operator||
name|k
operator||
name|l
expr_stmt|;
name|FP_TOF
argument_list|(
name|exp
argument_list|,
name|EXT_EXP_BIAS
argument_list|,
name|frac
argument_list|,
name|f0
argument_list|,
name|f1
argument_list|,
name|f2
argument_list|,
name|f3
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/*  * Explode the contents of a / regpair / regquad.  * If the input is a signalling NaN, an NV (invalid) exception  * will be set.  (Note that nothing but NV can occur until ALU  * operations are performed.)  */
end_comment

begin_function
name|void
name|__fpu_explode
parameter_list|(
name|fe
parameter_list|,
name|fp
parameter_list|,
name|type
parameter_list|,
name|reg
parameter_list|)
name|struct
name|fpemu
modifier|*
name|fe
decl_stmt|;
name|struct
name|fpn
modifier|*
name|fp
decl_stmt|;
name|int
name|type
decl_stmt|,
name|reg
decl_stmt|;
block|{
name|u_int
name|s
decl_stmt|;
name|u_int64_t
name|l
decl_stmt|;
name|l
operator|=
name|__fpu_getreg64
argument_list|(
name|reg
operator|&
operator|~
literal|1
argument_list|)
expr_stmt|;
name|s
operator|=
name|__fpu_getreg
argument_list|(
name|reg
argument_list|)
expr_stmt|;
name|fp
operator|->
name|fp_sign
operator|=
name|s
operator|>>
literal|31
expr_stmt|;
name|fp
operator|->
name|fp_sticky
operator|=
literal|0
expr_stmt|;
switch|switch
condition|(
name|type
condition|)
block|{
case|case
name|FTYPE_LNG
case|:
name|s
operator|=
name|__fpu_xtof
argument_list|(
name|fp
argument_list|,
name|l
argument_list|)
expr_stmt|;
break|break;
case|case
name|FTYPE_INT
case|:
name|s
operator|=
name|__fpu_itof
argument_list|(
name|fp
argument_list|,
name|s
argument_list|)
expr_stmt|;
break|break;
case|case
name|FTYPE_SNG
case|:
name|s
operator|=
name|__fpu_stof
argument_list|(
name|fp
argument_list|,
name|s
argument_list|)
expr_stmt|;
break|break;
case|case
name|FTYPE_DBL
case|:
name|s
operator|=
name|__fpu_dtof
argument_list|(
name|fp
argument_list|,
name|s
argument_list|,
name|__fpu_getreg
argument_list|(
name|reg
operator|+
literal|1
argument_list|)
argument_list|)
expr_stmt|;
break|break;
case|case
name|FTYPE_EXT
case|:
name|s
operator|=
name|__fpu_qtof
argument_list|(
name|fp
argument_list|,
name|s
argument_list|,
name|__fpu_getreg
argument_list|(
name|reg
operator|+
literal|1
argument_list|)
argument_list|,
name|__fpu_getreg
argument_list|(
name|reg
operator|+
literal|2
argument_list|)
argument_list|,
name|__fpu_getreg
argument_list|(
name|reg
operator|+
literal|3
argument_list|)
argument_list|)
expr_stmt|;
break|break;
default|default:
name|__fpu_panic
argument_list|(
literal|"fpu_explode"
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|s
operator|==
name|FPC_QNAN
operator|&&
operator|(
name|fp
operator|->
name|fp_mant
index|[
literal|0
index|]
operator|&
name|FP_QUIETBIT
operator|)
operator|==
literal|0
condition|)
block|{
comment|/* 		 * Input is a signalling NaN.  All operations that return 		 * an input NaN operand put it through a ``NaN conversion'', 		 * which basically just means ``turn on the quiet bit''. 		 * We do this here so that all NaNs internally look quiet 		 * (we can tell signalling ones by their class). 		 */
name|fp
operator|->
name|fp_mant
index|[
literal|0
index|]
operator||=
name|FP_QUIETBIT
expr_stmt|;
name|fe
operator|->
name|fe_cx
operator|=
name|FSR_NV
expr_stmt|;
comment|/* assert invalid operand */
name|s
operator|=
name|FPC_SNAN
expr_stmt|;
block|}
name|fp
operator|->
name|fp_class
operator|=
name|s
expr_stmt|;
name|DPRINTF
argument_list|(
name|FPE_REG
argument_list|,
operator|(
literal|"fpu_explode: %%%c%d => "
operator|,
operator|(
name|type
operator|==
name|FTYPE_LNG
operator|)
condition|?
literal|'x'
else|:
operator|(
operator|(
name|type
operator|==
name|FTYPE_INT
operator|)
condition|?
literal|'i'
else|:
operator|(
operator|(
name|type
operator|==
name|FTYPE_SNG
operator|)
condition|?
literal|'s'
else|:
operator|(
operator|(
name|type
operator|==
name|FTYPE_DBL
operator|)
condition|?
literal|'d'
else|:
operator|(
operator|(
name|type
operator|==
name|FTYPE_EXT
operator|)
condition|?
literal|'q'
else|:
literal|'?'
operator|)
operator|)
operator|)
operator|)
operator|,
name|reg
operator|)
argument_list|)
expr_stmt|;
name|DUMPFPN
argument_list|(
name|FPE_REG
argument_list|,
name|fp
argument_list|)
expr_stmt|;
name|DPRINTF
argument_list|(
name|FPE_REG
argument_list|,
operator|(
literal|"\n"
operator|)
argument_list|)
expr_stmt|;
block|}
end_function

end_unit

