
Circuit 1 cell sky130_fd_pr__pfet_01v8_lvt and Circuit 2 cell sky130_fd_pr__pfet_01v8_lvt are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8_lvt is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8_lvt is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8_lvt     |Circuit 2: sky130_fd_pr__pfet_01v8_lvt     
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8_lvt and sky130_fd_pr__pfet_01v8_lvt are equivalent.

Circuit 1 cell sky130_fd_pr__nfet_01v8_lvt and Circuit 2 cell sky130_fd_pr__nfet_01v8_lvt are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8_lvt is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8_lvt is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_01v8_lvt     |Circuit 2: sky130_fd_pr__nfet_01v8_lvt     
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_01v8_lvt and sky130_fd_pr__nfet_01v8_lvt are equivalent.

Circuit 1 cell sky130_fd_pr__pnp_05v5_W3p40L3p40 and Circuit 2 cell sky130_fd_pr__pnp_05v5_W3p40L3p40 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pnp_05v5_W3p40L3p40 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pnp_05v5_W3p40L3p40 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pnp_05v5_W3p40L3p |Circuit 2: sky130_fd_pr__pnp_05v5_W3p40L3p 
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pnp_05v5_W3p40L3p40 and sky130_fd_pr__pnp_05v5_W3p40L3p40 are equivalent.

Circuit 1 cell sky130_fd_pr__res_xhigh_po_0p35 and Circuit 2 cell sky130_fd_pr__res_xhigh_po_0p35 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__res_xhigh_po_0p35 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__res_xhigh_po_0p35 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__res_xhigh_po_0p35 |Circuit 2: sky130_fd_pr__res_xhigh_po_0p35 
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__res_xhigh_po_0p35 and sky130_fd_pr__res_xhigh_po_0p35 are equivalent.

Circuit 1 cell sky130_fd_pr__nfet_01v8 and Circuit 2 cell sky130_fd_pr__nfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_01v8         |Circuit 2: sky130_fd_pr__nfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__cap_mim_m3_1 and Circuit 2 cell sky130_fd_pr__cap_mim_m3_1 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__cap_mim_m3_1 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__cap_mim_m3_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__cap_mim_m3_1      |Circuit 2: sky130_fd_pr__cap_mim_m3_1      
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__cap_mim_m3_1 and sky130_fd_pr__cap_mim_m3_1 are equivalent.

Circuit 1 cell sky130_fd_pr__pfet_01v8 and Circuit 2 cell sky130_fd_pr__pfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8         |Circuit 2: sky130_fd_pr__pfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8 and sky130_fd_pr__pfet_01v8 are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_lvt_UZ3GQ2 in circuit BGR_BJT_stage1 (1)(48 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_QCPJZY in circuit BGR_BJT_stage1 (1)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_KLHH7J in circuit BGR_BJT_stage1 (1)(2 instances)
Flattening unmatched subcell sky130_fd_pr__rf_pnp_05v5_W3p40L3p40 in circuit BGR_BJT_stage1 (1)(1 instance)

Class BGR_BJT_stage1 (0):  Merged 47 parallel devices.
Class BGR_BJT_stage1 (1):  Merged 47 parallel devices.
Subcircuit summary:
Circuit 1: BGR_BJT_stage1                  |Circuit 2: BGR_BJT_stage1                  
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8_lvt (48->3)        |sky130_fd_pr__nfet_01v8_lvt (48->3)        
sky130_fd_pr__pfet_01v8_lvt (4->2)         |sky130_fd_pr__pfet_01v8_lvt (4->2)         
sky130_fd_pr__pnp_05v5_W3p40L3p40 (1)      |sky130_fd_pr__pnp_05v5_W3p40L3p40 (1)      
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: BGR_BJT_stage1                  |Circuit 2: BGR_BJT_stage1                  
-------------------------------------------|-------------------------------------------
vr                                         |vr                                         
vcc                                        |vcc                                        
vref0                                      |vref0                                      
vss                                        |vss                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes BGR_BJT_stage1 and BGR_BJT_stage1 are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_L4HHUA in circuit BGR_BJT_stage2 (1)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_lvt_LH3874 in circuit BGR_BJT_stage2 (1)(20 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_QCP9T2 in circuit BGR_BJT_stage2 (1)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_Q4S9T2 in circuit BGR_BJT_stage2 (1)(3 instances)

Class BGR_BJT_stage2 (0):  Merged 12 parallel devices.
Class BGR_BJT_stage2 (1):  Merged 12 parallel devices.
Subcircuit summary:
Circuit 1: BGR_BJT_stage2                  |Circuit 2: BGR_BJT_stage2                  
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8_lvt (20->8)        |sky130_fd_pr__nfet_01v8_lvt (20->8)        
sky130_fd_pr__pfet_01v8_lvt (5)            |sky130_fd_pr__pfet_01v8_lvt (5)            
Number of devices: 13                      |Number of devices: 13                      
Number of nets: 12                         |Number of nets: 12                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: BGR_BJT_stage2                  |Circuit 2: BGR_BJT_stage2                  
-------------------------------------------|-------------------------------------------
vcc                                        |vcc                                        
vr                                         |vr                                         
vss                                        |vss                                        
vref0                                      |vref0                                      
vref                                       |vref                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes BGR_BJT_stage2 and BGR_BJT_stage2 are equivalent.
Flattening unmatched subcell 3_OTA_ckt in circuit tinytape_3OTA_diff_BGR (0)(1 instance)
Flattening unmatched subcell 3rd_3_OTA in circuit tinytape_3OTA_diff_BGR (0)(1 instance)
Flattening unmatched subcell 2nd_3_OTA in circuit tinytape_3OTA_diff_BGR (0)(1 instance)
Flattening unmatched subcell 1st_3_OTA in circuit tinytape_3OTA_diff_BGR (0)(1 instance)
Flattening unmatched subcell v_bias_3OTA in circuit tinytape_3OTA_diff_BGR (0)(1 instance)
Flattening unmatched subcell vref_stage1 in circuit tinytape_3OTA_diff_BGR (0)(1 instance)
Flattening unmatched subcell vref_stage2 in circuit tinytape_3OTA_diff_BGR (0)(1 instance)
Flattening unmatched subcell BGR_BJT_final in circuit tinytape_3OTA_diff_BGR (0)(1 instance)
Flattening unmatched subcell diff_amplifier in circuit tinytape_3OTA_diff_BGR (0)(1 instance)
Flattening unmatched subcell BGR_BJT_vref in circuit tt_um_DalinEM_test (1)(1 instance)
Flattening unmatched subcell x3_OTA in circuit tt_um_DalinEM_test (1)(1 instance)
Flattening unmatched subcell OTA_vref in circuit tt_um_DalinEM_test (1)(1 instance)
Flattening unmatched subcell OTA_vref_stage2 in circuit tt_um_DalinEM_test (1)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_L4HHUA in circuit tt_um_DalinEM_test (1)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_lvt_LH3874 in circuit tt_um_DalinEM_test (1)(20 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_QCP9T2 in circuit tt_um_DalinEM_test (1)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_Q4S9T2 in circuit tt_um_DalinEM_test (1)(3 instances)
Flattening unmatched subcell OTA_vref_stage1 in circuit tt_um_DalinEM_test (1)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_lvt_UZ3GQ2 in circuit tt_um_DalinEM_test (1)(48 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_KLHH7J in circuit tt_um_DalinEM_test (1)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_QCPJZY in circuit tt_um_DalinEM_test (1)(2 instances)
Flattening unmatched subcell sky130_fd_pr__rf_pnp_05v5_W3p40L3p40 in circuit tt_um_DalinEM_test (1)(1 instance)
Flattening unmatched subcell x3rd_3_OTA in circuit tt_um_DalinEM_test (1)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_227YHS in circuit tt_um_DalinEM_test (1)(8 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_lvt_D5AAWA in circuit tt_um_DalinEM_test (1)(8 instances)
Flattening unmatched subcell sky130_fd_pr__res_xhigh_po_0p35_NX66A7 in circuit tt_um_DalinEM_test (1)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_lvt_RX9YJP in circuit tt_um_DalinEM_test (1)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_22NDE3 in circuit tt_um_DalinEM_test (1)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_K7KF7V in circuit tt_um_DalinEM_test (1)(2 instances)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_Q3FE5R in circuit tt_um_DalinEM_test (1)(1 instance)
Flattening unmatched subcell x2nd_3_OTA in circuit tt_um_DalinEM_test (1)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_NH7ZMU in circuit tt_um_DalinEM_test (1)(8 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_lvt_AR4WA2 in circuit tt_um_DalinEM_test (1)(8 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_6JHA76 in circuit tt_um_DalinEM_test (1)(1 instance)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_FGZHLY in circuit tt_um_DalinEM_test (1)(1 instance)
Flattening unmatched subcell OTA_stage1 in circuit tt_um_DalinEM_test (1)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_58FN7G in circuit tt_um_DalinEM_test (1)(4 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_lvt_59CFV9 in circuit tt_um_DalinEM_test (1)(4 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_Q93DRV in circuit tt_um_DalinEM_test (1)(1 instance)
Flattening unmatched subcell diff_final_v0 in circuit tt_um_DalinEM_test (1)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_lvt_58FN7G in circuit tt_um_DalinEM_test (1)(4 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_lvt_59CFV9 in circuit tt_um_DalinEM_test (1)(4 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_Q93DRV in circuit tt_um_DalinEM_test (1)(1 instance)

Class tinytape_3OTA_diff_BGR (0):  Merged 91 parallel devices.
Class tt_um_DalinEM_test (1):  Merged 95 parallel devices.
Subcircuit summary:
Circuit 1: tinytape_3OTA_diff_BGR          |Circuit 2: tt_um_DalinEM_test              
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (3)                |sky130_fd_pr__nfet_01v8 (4->3)             
sky130_fd_pr__nfet_01v8_lvt (94->21)       |sky130_fd_pr__nfet_01v8_lvt (94->21)       
sky130_fd_pr__pfet_01v8_lvt (35->17)       |sky130_fd_pr__pfet_01v8_lvt (35->17)       
sky130_fd_pr__cap_mim_m3_1 (2)             |sky130_fd_pr__cap_mim_m3_1 (2)             
sky130_fd_pr__res_xhigh_po_0p35 (1)        |sky130_fd_pr__res_xhigh_po_0p35 (1)        
sky130_fd_pr__pfet_01v8 (1)                |sky130_fd_pr__pfet_01v8 (4->1)             
sky130_fd_pr__pnp_05v5_W3p40L3p40 (1)      |sky130_fd_pr__pnp_05v5_W3p40L3p40 (1)      
BGR_BJT_stage1 (1)                         |BGR_BJT_stage1 (1)                         
BGR_BJT_stage2 (1)                         |BGR_BJT_stage2 (1)                         
Number of devices: 48                      |Number of devices: 48                      
Number of nets: 35                         |Number of nets: 35                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: tinytape_3OTA_diff_BGR          |Circuit 2: tt_um_DalinEM_test              
-------------------------------------------|-------------------------------------------
ua[5]                                      |ua[5]                                      
ua[4]                                      |ua[4]                                      
VGND                                       |VGND                                       
ua[2]                                      |ua[2]                                      
ua[3]                                      |ua[3]                                      
ua[1]                                      |ua[1]                                      
VDPWR                                      |VDPWR                                      
ua[0]                                      |ua[0]                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tinytape_3OTA_diff_BGR and tt_um_DalinEM_test are equivalent.

Final result: Circuits match uniquely.
.
