=====
SETUP
18.376
7.467
25.843
u_msx_slot/ff_address_6_s0
2.601
2.833
u_test_controller/n30_s3
3.982
4.537
u_test_controller/n30_s1
5.672
6.189
u_test_controller/n22_s1
6.897
7.467
u_test_controller/ff_rdata_7_s0
7.467
=====
SETUP
18.576
7.268
25.843
u_msx_slot/ff_address_6_s0
2.601
2.833
u_test_controller/n30_s3
3.982
4.537
u_test_controller/n30_s1
5.672
6.189
u_test_controller/n26_s0
6.897
7.268
u_test_controller/ff_rdata_3_s0
7.268
=====
SETUP
18.642
7.201
25.843
u_msx_slot/ff_address_6_s0
2.601
2.833
u_test_controller/n30_s3
3.982
4.537
u_test_controller/n30_s1
5.672
6.189
u_test_controller/n28_s0
6.739
7.201
u_test_controller/ff_rdata_1_s0
7.201
=====
SETUP
18.642
7.201
25.843
u_msx_slot/ff_address_6_s0
2.601
2.833
u_test_controller/n30_s3
3.982
4.537
u_test_controller/n30_s1
5.672
6.189
u_test_controller/n27_s0
6.739
7.201
u_test_controller/ff_rdata_2_s0
7.201
=====
SETUP
18.642
7.201
25.843
u_msx_slot/ff_address_6_s0
2.601
2.833
u_test_controller/n30_s3
3.982
4.537
u_test_controller/n30_s1
5.672
6.189
u_test_controller/n25_s0
6.739
7.201
u_test_controller/ff_rdata_4_s0
7.201
=====
SETUP
18.642
7.201
25.843
u_msx_slot/ff_address_6_s0
2.601
2.833
u_test_controller/n30_s3
3.982
4.537
u_test_controller/n30_s1
5.672
6.189
u_test_controller/n23_s1
6.739
7.201
u_test_controller/ff_rdata_6_s0
7.201
=====
SETUP
18.665
7.178
25.843
u_msx_slot/ff_address_6_s0
2.601
2.833
u_test_controller/n30_s3
3.982
4.537
u_test_controller/n30_s1
5.672
6.189
u_test_controller/n29_s0
6.716
7.178
u_test_controller/ff_rdata_0_s0
7.178
=====
SETUP
18.729
7.114
25.843
u_vga/ff_h_cnt_3_s0
2.601
2.833
u_vga/n90_s3
3.276
3.831
u_vga/n90_s0
4.253
4.808
u_vga/ff_hs_s2
4.830
5.292
u_vga/ff_hs_s0
7.114
=====
SETUP
18.756
7.087
25.843
u_msx_slot/ff_address_6_s0
2.601
2.833
u_test_controller/n30_s3
3.982
4.537
u_test_controller/n30_s1
5.672
6.189
u_test_controller/n24_s1
6.716
7.087
u_test_controller/ff_rdata_5_s0
7.087
=====
SETUP
18.824
7.019
25.843
u_vga/ff_v_cnt_5_s0
2.601
2.833
u_vga/n136_s3
3.275
3.845
u_vga/n136_s5
3.846
4.363
u_vga/ff_vs_s2
4.799
5.369
u_vga/ff_vs_s0
7.019
=====
SETUP
18.875
6.968
25.843
u_msx_slot/ff_address_4_s0
2.601
2.833
u_test_controller/n30_s2
3.787
4.342
u_test_controller/n44_s1
5.406
5.976
u_test_controller/n44_s0
6.149
6.611
u_test_controller/ff_latch_0_s0
6.968
=====
SETUP
18.875
6.968
25.843
u_msx_slot/ff_address_4_s0
2.601
2.833
u_test_controller/n30_s2
3.787
4.342
u_test_controller/n44_s1
5.406
5.976
u_test_controller/n44_s0
6.149
6.611
u_test_controller/ff_latch_1_s0
6.968
=====
SETUP
18.882
6.961
25.843
u_msx_slot/ff_address_6_s0
2.601
2.833
u_test_controller/n30_s3
3.982
4.537
u_test_controller/n30_s1
5.672
6.189
u_test_controller/ff_rdata_en_s0
6.961
=====
SETUP
18.891
6.952
25.843
u_msx_slot/ff_address_4_s0
2.601
2.833
u_test_controller/n30_s2
3.787
4.342
u_test_controller/n44_s1
5.406
5.976
u_test_controller/n44_s0
6.149
6.611
u_test_controller/ff_latch_2_s0
6.952
=====
SETUP
18.891
6.952
25.843
u_msx_slot/ff_address_4_s0
2.601
2.833
u_test_controller/n30_s2
3.787
4.342
u_test_controller/n44_s1
5.406
5.976
u_test_controller/n44_s0
6.149
6.611
u_test_controller/ff_latch_3_s0
6.952
=====
SETUP
18.891
6.952
25.843
u_msx_slot/ff_address_4_s0
2.601
2.833
u_test_controller/n30_s2
3.787
4.342
u_test_controller/n44_s1
5.406
5.976
u_test_controller/n44_s0
6.149
6.611
u_test_controller/ff_latch_4_s0
6.952
=====
SETUP
18.891
6.952
25.843
u_msx_slot/ff_address_4_s0
2.601
2.833
u_test_controller/n30_s2
3.787
4.342
u_test_controller/n44_s1
5.406
5.976
u_test_controller/n44_s0
6.149
6.611
u_test_controller/ff_latch_5_s0
6.952
=====
SETUP
18.891
6.952
25.843
u_msx_slot/ff_address_4_s0
2.601
2.833
u_test_controller/n30_s2
3.787
4.342
u_test_controller/n44_s1
5.406
5.976
u_test_controller/n44_s0
6.149
6.611
u_test_controller/ff_latch_6_s0
6.952
=====
SETUP
18.891
6.952
25.843
u_msx_slot/ff_address_4_s0
2.601
2.833
u_test_controller/n30_s2
3.787
4.342
u_test_controller/n44_s1
5.406
5.976
u_test_controller/n44_s0
6.149
6.611
u_test_controller/ff_latch_7_s0
6.952
=====
SETUP
18.939
6.905
25.843
u_vga/ff_h_cnt_6_s0
2.601
2.833
u_vga/n90_s1
3.255
3.810
u_vga/n56_s2
4.399
4.916
u_vga/ff_hs_s0
6.905
=====
SETUP
19.210
6.633
25.843
u_vga/ff_h_cnt_4_s0
2.601
2.833
u_vga/w_x_5_s5
3.506
4.061
u_vga/w_digit_s13
4.624
4.875
u_vga/n355_s1
5.300
5.671
u_vga/n355_s0
6.084
6.633
u_vga/ff_pixel_s0
6.633
=====
SETUP
19.262
6.581
25.843
u_vga/ff_v_cnt_5_s0
2.601
2.833
u_vga/n136_s3
3.275
3.845
u_vga/n136_s5
3.846
4.363
u_vga/ff_vs_s0
6.581
=====
SETUP
19.349
6.494
25.843
u_vga/ff_h_cnt_6_s0
2.601
2.833
u_vga/n90_s1
3.255
3.810
u_vga/n56_s2
4.399
4.916
u_vga/ff_g_3_s2
5.610
6.159
u_vga/ff_g_0_s0
6.494
=====
SETUP
19.349
6.494
25.843
u_vga/ff_h_cnt_6_s0
2.601
2.833
u_vga/n90_s1
3.255
3.810
u_vga/n56_s2
4.399
4.916
u_vga/ff_g_3_s2
5.610
6.159
u_vga/ff_g_2_s0
6.494
=====
SETUP
19.349
6.494
25.843
u_vga/ff_h_cnt_6_s0
2.601
2.833
u_vga/n90_s1
3.255
3.810
u_vga/n56_s2
4.399
4.916
u_vga/ff_g_3_s2
5.610
6.159
u_vga/ff_g_3_s0
6.494
=====
HOLD
0.324
2.176
1.852
u_vga/ff_enable_s0
1.841
2.043
u_vga/ff_h_active_s0
2.176
=====
HOLD
0.324
2.176
1.852
u_vga/ff_enable_s0
1.841
2.043
u_vga/ff_h_cnt_2_s0
2.176
=====
HOLD
0.327
2.179
1.852
u_vga/ff_enable_s0
1.841
2.043
u_vga/ff_r_0_s0
2.179
=====
HOLD
0.327
2.179
1.852
u_vga/ff_enable_s0
1.841
2.043
u_vga/ff_r_2_s0
2.179
=====
HOLD
0.330
2.182
1.852
u_vga/ff_enable_s0
1.841
2.043
u_vga/ff_h_cnt_0_s0
2.182
=====
HOLD
0.330
2.182
1.852
u_vga/ff_enable_s0
1.841
2.043
u_vga/ff_h_cnt_1_s0
2.182
=====
HOLD
0.330
2.182
1.852
u_vga/ff_enable_s0
1.841
2.043
u_vga/ff_h_cnt_4_s0
2.182
=====
HOLD
0.330
2.182
1.852
u_vga/ff_enable_s0
1.841
2.043
u_vga/ff_h_cnt_5_s0
2.182
=====
HOLD
0.330
2.182
1.852
u_vga/ff_enable_s0
1.841
2.043
u_vga/ff_h_cnt_6_s0
2.182
=====
HOLD
0.330
2.182
1.852
u_vga/ff_enable_s0
1.841
2.043
u_vga/ff_h_cnt_7_s0
2.182
=====
HOLD
0.330
2.182
1.852
u_vga/ff_enable_s0
1.841
2.043
u_vga/ff_h_cnt_8_s0
2.182
=====
HOLD
0.330
2.182
1.852
u_vga/ff_enable_s0
1.841
2.043
u_vga/ff_h_cnt_9_s0
2.182
=====
HOLD
0.425
2.277
1.852
u_vga/ff_b_1_s0
1.841
2.043
u_vga/n229_s2
2.045
2.277
u_vga/ff_b_1_s0
2.277
=====
HOLD
0.425
2.277
1.852
u_vga/ff_b_3_s0
1.841
2.043
u_vga/n227_s2
2.045
2.277
u_vga/ff_b_3_s0
2.277
=====
HOLD
0.425
2.277
1.852
u_vga/ff_g_1_s0
1.841
2.043
u_vga/n204_s2
2.045
2.277
u_vga/ff_g_1_s0
2.277
=====
HOLD
0.425
2.277
1.852
u_vga/ff_g_3_s0
1.841
2.043
u_vga/n202_s2
2.045
2.277
u_vga/ff_g_3_s0
2.277
=====
HOLD
0.425
3.340
2.914
clk14m_ibuf
0.000
1.392
u_uart/ff_uart_count_8_s0
2.903
3.105
u_uart/n9_s3
3.108
3.340
u_uart/ff_uart_count_8_s0
3.340
=====
HOLD
0.425
3.340
2.914
clk14m_ibuf
0.000
1.392
u_uart/ff_uart_count_6_s0
2.903
3.105
u_uart/n42_s1
3.108
3.340
u_uart/ff_uart_count_6_s0
3.340
=====
HOLD
0.427
2.278
1.852
u_vga/ff_g_0_s0
1.841
2.043
u_vga/n205_s3
2.046
2.278
u_vga/ff_g_0_s0
2.278
=====
HOLD
0.427
2.278
1.852
u_vga/ff_r_0_s0
1.841
2.043
u_vga/n180_s4
2.046
2.278
u_vga/ff_r_0_s0
2.278
=====
HOLD
0.427
2.278
1.852
u_vga/ff_r_3_s0
1.841
2.043
u_vga/n177_s2
2.046
2.278
u_vga/ff_r_3_s0
2.278
=====
HOLD
0.427
2.278
1.852
u_vga/ff_h_cnt_9_s0
1.841
2.043
u_vga/n23_s2
2.046
2.278
u_vga/ff_h_cnt_9_s0
2.278
=====
HOLD
0.427
3.341
2.914
clk14m_ibuf
0.000
1.392
u_uart/ff_state_2_s1
2.903
3.105
u_uart/n99_s2
3.109
3.341
u_uart/ff_state_2_s1
3.341
=====
HOLD
0.427
3.341
2.914
clk14m_ibuf
0.000
1.392
u_uart/ff_uart_count_0_s0
2.903
3.105
u_uart/n48_s2
3.109
3.341
u_uart/ff_uart_count_0_s0
3.341
=====
HOLD
0.427
3.341
2.914
clk14m_ibuf
0.000
1.392
u_uart/ff_uart_count_5_s0
2.903
3.105
u_uart/n43_s1
3.109
3.341
u_uart/ff_uart_count_5_s0
3.341
