<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="GeneralRefTopic" />
<meta name="DC.Title" content="Verilog and SystemVerilog to VHDL Mappings" />
<meta name="abstract" content="Verilog or SystemVerilog instantiations of VHDL may associate Verilog nets and values with VHDL ports and generics." />
<meta name="description" content="Verilog or SystemVerilog instantiations of VHDL may associate Verilog nets and values with VHDL ports and generics." />
<meta name="DC.subject" content="mapping, Verilog to VHDL data types" />
<meta name="keywords" content="mapping, Verilog to VHDL data types" />
<meta name="prodname" content="Questa SIM User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-03-05" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_user" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="5.3" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="QuestaÂ® SIM User's Manual" />
<meta name="CSHelp" content="none" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="idf555c030-5170-43c9-9ed6-fb9157b2168a" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Verilog and SystemVerilog to VHDL Mappings</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Verilog and SystemVerilog to VHDL Mappings" />
<meta name="attributes" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="default" id="idf555c030-5170-43c9-9ed6-fb9157b2168a">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Verilog and SystemVerilog to VHDL Mappings</h1>
<div class="body refbody GeneralRefBody"><div class="abstract GeneralRefAbstract"><span class="shortdesc">Verilog
or SystemVerilog instantiations of VHDL may associate Verilog nets
and values with VHDL ports and generics. </span>
</div>
<div class="section Subsections"><div class="section Subsection" id="idf555c030-5170-43c9-9ed6-fb9157b2168a__id1bed6993-4de5-49c6-acef-ef8d2782e041"><p class="p"><a class="xref fm:Table" href="#idf555c030-5170-43c9-9ed6-fb9157b2168a__id1719a921-f2f4-43f3-b26b-ad2390a0879a">Table 1</a> shows the mapping of data types from
SystemVerilog to VHDL.</p>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="idf555c030-5170-43c9-9ed6-fb9157b2168a__id1719a921-f2f4-43f3-b26b-ad2390a0879a" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 1. </span>SystemVerilog-to-VHDL Data Type Mapping</span></caption><colgroup><col style="width:1.607in" /><col style="width:1.419in" /><col style="width:1.586in" /><col style="width:1.888in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cell-norowborder default-entry" rowspan="2" style="vertical-align:top;" id="d119572e169"><p class="p">SystemVerilog Type</p>
</th>
<th class="entry cell-norowborder default-entry" colspan="2" style="vertical-align:top;" id="d119572e172"><p class="p">VHDL
Type</p>
</th>
<th class="entry cell-norowborder default-entry" rowspan="2" style="vertical-align:top;" id="d119572e175"><p class="p">Comments</p>
</th>
</tr>
<tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d119572e179"><p class="p">Primary mapping</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d119572e182"><p class="p">Secondary mapping</p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e169 "><p class="p">bit</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e172 d119572e179 "><p class="p">bit</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e172 d119572e182 "><p class="p">std_logic</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e175 "><p class="p">2-state scalar data type</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e169 "><p class="p">logic</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e172 d119572e179 "><p class="p">std_logic</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e172 d119572e182 "><p class="p">bit</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e175 "><p class="p">4-state scalar data type</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e169 "><p class="p">reg</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e172 d119572e179 "><p class="p">std_logic</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e172 d119572e182 "><p class="p">bit</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e175 "><p class="p">4-state scalar data type</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e169 "><p class="p">wire</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e172 d119572e179 "><p class="p">std_logic</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e172 d119572e182 "><p class="p">bit</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e175 "><p class="p">A scalar wire</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e169 "><p class="p">bit vector</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e172 d119572e179 "><p class="p">bit_vector</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e172 d119572e182 "><p class="p">std_logic_vector</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e175 "><p class="p">A signed/unsigned, packed/unpacked
single dimensional bit vector</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e169 "><p class="p">reg vector</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e172 d119572e179 "><p class="p">std_logic_vector</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e172 d119572e182 "><p class="p">bit_vector</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e175 "><p class="p">A signed/unsigned, packed/unpacked
single dimensional logic vector</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e169 "><p class="p">wire vector</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e172 d119572e179 "><p class="p">std_logic_vector</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e172 d119572e182 "><p class="p">bit_vector</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e175 "><p class="p">A signed/unsigned, packed/unpacked
single dimensional multi-bit wire</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e169 "><p class="p">logic vector</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e172 d119572e179 "><p class="p">std_logic_vector</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e172 d119572e182 "><p class="p">bit_vector</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e175 "><p class="p">A signed/unsigned, packed/unpacked
single dimensional logic vector</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e169 "><p class="p">integer</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e172 d119572e179 "><p class="p">integer</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e172 d119572e182 ">Â </td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e175 "><p class="p">4-state data type, 32-bit
signed integer</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e169 "><p class="p">integer unsigned</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e172 d119572e179 "><p class="p">integer</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e172 d119572e182 ">Â </td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e175 "><p class="p">4-state data type, 32-bit
unsigned integer</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e169 "><p class="p">int</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e172 d119572e179 "><p class="p">integer</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e172 d119572e182 ">Â </td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e175 "><p class="p">2-state data type, 32-bit
signed integer</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e169 "><p class="p">shortint</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e172 d119572e179 "><p class="p">integer</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e172 d119572e182 ">Â </td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e175 "><p class="p">2-state data type, 16-bit
signed integer</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e169 "><p class="p">longint</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e172 d119572e179 "><p class="p">integer</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e172 d119572e182 ">Â </td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e175 "><p class="p">2-state data type, 64-bit
signed integer</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e169 "><p class="p">int unsigned</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e172 d119572e179 "><p class="p">integer</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e172 d119572e182 ">Â </td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e175 "><p class="p">2-state data type, 32-bit
unsigned integer</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e169 "><p class="p">shortint unsigned</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e172 d119572e179 "><p class="p">integer</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e172 d119572e182 ">Â </td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e175 "><p class="p">2-state data type, 16-bit
unsigned integer</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e169 "><p class="p">longint unsigned</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e172 d119572e179 "><p class="p">integer</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e172 d119572e182 ">Â </td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e175 "><p class="p">2-state data type, 64-bit
unsigned integer</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e169 "><p class="p">byte</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e172 d119572e179 "><p class="p">integer</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e172 d119572e182 ">Â </td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e175 "><p class="p">2-state data type, 8-bit
signed integer or ASCII character</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e169 "><p class="p">byte unsigned</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e172 d119572e179 "><p class="p">integer</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e172 d119572e182 ">Â </td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e175 "><p class="p">2-state data type, 8-bit
unsigned integer or ASCII character</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e169 "><p class="p">enum</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e172 d119572e179 "><p class="p">enum</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e172 d119572e182 ">Â </td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e175 "><p class="p">SystemVerilog enums of
only 2-state int base type supported</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e169 "><p class="p">struct</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e172 d119572e179 "><p class="p">record</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e172 d119572e182 ">Â </td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e175 "><p class="p">unpacked structure</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e169 "><p class="p">packed struct</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e172 d119572e179 "><p class="p">record</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e172 d119572e182 "><p class="p">std_logic_vector</p>
<p class="p">bit_vector</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e175 "><p class="p">packed structure</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e169 "><p class="p">real</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e172 d119572e179 "><p class="p">real</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e172 d119572e182 ">Â </td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e175 "><p class="p">2-state data type, 64-bit
real number</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e169 "><p class="p">shortreal</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e172 d119572e179 "><p class="p">real</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e172 d119572e182 ">Â </td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e175 "><p class="p">2-state data type, 32-bit
real number</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e169 "><p class="p">multi-D arrays</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e172 d119572e179 "><p class="p">multi-D arrays</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e172 d119572e182 ">Â </td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e175 "><p class="p">multi-dimensional arrays
of supported types</p>
</td>
</tr>
</tbody>
</table>
</div>
</div>
<div class="section Subsection" id="idf555c030-5170-43c9-9ed6-fb9157b2168a__idd364aa4c-bd23-4ec2-bfdc-a3e5cfb800c0"><h2 class="title Subheading sectiontitle">Verilog Parameters</h2><p class="p">The
type of a Verilog parameter is determined by its initial value.</p>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="idf555c030-5170-43c9-9ed6-fb9157b2168a__id73c423cb-1749-401a-813f-9014887748da" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 2. </span>Verilog Parameter to VHDL Mapping</span></caption><colgroup><col style="width:2.725in" /><col style="width:2.799in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d119572e496"><p class="p">Verilog type </p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d119572e499"><p class="p">VHDL type </p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e496 "><p class="p">integer<a name="fnsrc_1" href="#fntarg_1"><sup>1</sup></a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e499 "><p class="p">integer</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e496 "><p class="p">real</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e499 "><p class="p">real</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e496 "><p class="p">string</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e499 "><p class="p">string</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e496 "><p class="p">packed vector</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e499 "><p class="p">std_logic_vector bit_vector</p>
</td>
</tr>
</tbody>
</table>
</div>
<p class="p">For more information on using Verilog bit type
mapping to VHDL, refer to the Usage Notes under â<a class="xref fm:HeadingOnly" href="General_VhdlInstantiationCriteriaWithinVerilog_id1177667d.html#id1177667d-8821-4eda-98c0-f4ebbd2d84d3__General_VhdlInstantiationCriteriaWithinVerilog_id1177667d.xml#id1177667d-8821-4eda-98c0-f4ebbd2d84d3" title="You can instantiate a VHDL design unit within Verilog or SystemVerilog if it meets the following criteria:">VHDL Instantiation Criteria Within Verilog</a>.â </p>
</div>
<div class="section Subsection" id="idf555c030-5170-43c9-9ed6-fb9157b2168a__id5fba7edc-4386-4f52-b3eb-358c4d9cd270"><h2 class="title Subheading sectiontitle">Allowed VHDL
Types for Verilog Ports</h2><p class="p">The following is a list of allowed VHDL
types for ports connected to Verilog nets and for signals connected
to Verilog ports:</p>

<table cellpadding="4" cellspacing="0" border="1" class="tableborder"><tr><td>
<table cellpadding="4" cellspacing="0" summary="" id="idf555c030-5170-43c9-9ed6-fb9157b2168a__id2c9c31da-4645-42af-8b81-711f618b1aca" class="table" border="0"><colgroup><col style="width:2.058in" /><col style="width:2.058in" /><col style="width:2.058in" /></colgroup><tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;"><p class="p">bit </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;"><p class="p">real</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;"><p class="p">std_ulogic_vector</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;"><p class="p">bit_vector </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;"><p class="p">record</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;"><p class="p">vl_logic </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;"><p class="p">enum</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;"><p class="p">shortreal</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;"><p class="p">vl_logic_vector</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;"><p class="p">integer</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;"><p class="p">std_logic </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;"><p class="p">vl_ulogic</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;"><p class="p">natural</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;"><p class="p">std_logic_vector </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;"><p class="p">vl_ulogic_vector</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;"><p class="p">positive</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;"><p class="p">std_ulogic</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;"><p class="p">multi-dimensional arrays</p>
</td>
</tr>
</tbody>
</table>
</td></tr></table>
<p class="p">Â </p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">Note that you can
use the wildcard syntax convention (.*) when instantiating Verilog
ports where the instance port name matches the connecting port name
and their data types are equivalent. </p>
</div>
<p class="p">The vl_logic type is an enumeration that defines
the full state set for Verilog nets, including ambiguous strengths.
The bit and std_logic types are convenient for most applications,
but the vl_logic type is provided in case you need access to the
full Verilog state set. For example, you may wish to convert between
vl_logic and your own user-defined type. The vl_logic type is defined
in the vl_types package in the pre-compiled <span class="ph FontProperty HeadingLabel">verilog</span> library.
This library is provided in the installation directory along with
the other pre-compiled libraries (<span class="ph FontProperty HeadingLabel">std</span> and <span class="ph FontProperty HeadingLabel">ieee</span>).
The vl_logic type is defined in the following file installed with <span class="ph fmvar:ProductName">QuestaÂ SIM</span>: </p>
<pre class="pre codeblock leveled"><code><span class="ph FontProperty emphasis">&lt;install_dir&gt;</span>/vhdl_src/verilog/vltypes.vhd </code></pre></div>
<div class="section Subsection" id="idf555c030-5170-43c9-9ed6-fb9157b2168a__id52635e77-8685-4f81-8d99-8143e4632457"><h2 class="title Subheading sectiontitle">Verilog States</h2><p class="p">Verilog
states are mapped to std_logic and bit as follows:</p>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="idf555c030-5170-43c9-9ed6-fb9157b2168a__iddabe31da-6444-4f21-9a61-057cb02f0594" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 3. </span>Verilog States Mapped to std_logic and bit</span></caption><colgroup><col style="width:0.995in" /><col style="width:0.902in" /><col style="width:0.704in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d119572e698"><p class="p">Verilog</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d119572e701"><p class="p">std_logic</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d119572e704"><p class="p">bit</p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e698 "><p class="p">HiZ </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e701 "><p class="p">'Z' </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e704 "><p class="p">'0' </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e698 "><p class="p">Sm0 </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e701 "><p class="p">'L' </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e704 "><p class="p">'0' </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e698 "><p class="p">Sm1 </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e701 "><p class="p">'H' </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e704 "><p class="p">'1' </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e698 "><p class="p">SmX </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e701 "><p class="p">'W' </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e704 "><p class="p">'0' </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e698 "><p class="p">Me0 </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e701 "><p class="p">'L' </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e704 "><p class="p">'0' </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e698 "><p class="p">Me1 </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e701 "><p class="p">'H' </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e704 "><p class="p">'1'</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e698 "><p class="p">MeX</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e701 "><p class="p">'W'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e704 "><p class="p">'0'</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e698 "><p class="p">We0</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e701 "><p class="p">'L'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e704 "><p class="p">'0'</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e698 "><p class="p">We1</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e701 "><p class="p">'H'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e704 "><p class="p">'1'</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e698 "><p class="p">WeX</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e701 "><p class="p">'W'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e704 "><p class="p">'0'</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e698 "><p class="p">La0</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e701 "><p class="p">'L'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e704 "><p class="p">'0'</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e698 "><p class="p">La1</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e701 "><p class="p">'H'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e704 "><p class="p">'1' </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e698 "><p class="p">LaX</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e701 "><p class="p">'W'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e704 "><p class="p">'0' </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e698 "><p class="p">Pu0</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e701 "><p class="p">'L'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e704 "><p class="p">'0' </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e698 "><p class="p">Pu1</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e701 "><p class="p">'H'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e704 "><p class="p">'1' </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e698 "><p class="p">PuX</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e701 "><p class="p">'W'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e704 "><p class="p">'0' </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e698 "><p class="p">St0</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e701 "><p class="p">'0'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e704 "><p class="p">'0' </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e698 "><p class="p">St1</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e701 "><p class="p">'1'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e704 "><p class="p">'1'</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e698 "><p class="p">StX</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e701 "><p class="p">'X'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e704 "><p class="p">'0'</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e698 "><p class="p">Su0</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e701 "><p class="p">'0'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e704 "><p class="p">'0'</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e698 "><p class="p">Su1</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e701 "><p class="p">'1'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e704 "><p class="p">'1'</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e698 "><p class="p">SuX</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e701 "><p class="p">'X'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d119572e704 "><p class="p">'0'</p>
</td>
</tr>
</tbody>
</table>
</div>
<p class="p">For Verilog states with ambiguous strength:</p>
<ul class="ul"><li class="li" id="idf555c030-5170-43c9-9ed6-fb9157b2168a__id0b890ed2-ce47-4d71-94d5-3c39ad267a89"><p class="p">bit
receives '0'</p>
</li>
<li class="li" id="idf555c030-5170-43c9-9ed6-fb9157b2168a__id6386a0fe-82aa-41fc-9f9d-7f14dcfd0f2c"><p class="p">std_logic
receives 'X' if either the 0 or 1 strength component is greater
than or equal to strong strength</p>
</li>
<li class="li" id="idf555c030-5170-43c9-9ed6-fb9157b2168a__idbea6b8f9-e78f-4810-b99e-c97c521641a2"><p class="p">std_logic
receives 'W' if both the 0 and 1 strength components are less than strong strength</p>
</li>
</ul>
</div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_MappingDataTypes_id229919b5.html" title="Cross-language (HDL) instantiation does not require additional effort on your part. As QuestaÂ SIM loads a design, it detects cross-language instantiations because it can determine the language type of each design unit as it is loaded from a library. QuestaÂ SIM then performs the necessary adaptations and data type conversions automatically.">Mapping Data Types</a></div>
</div>
</div></div>
<div class="fn"><a name="fntarg_1" href="#fnsrc_1"><sup>1</sup></a>  <span class="ph">By default, untyped Verilog parameters that are initialized with unsigned values between 2<span class="ph FontProperty VariableSuperScript">31</span>-1 and 2<span class="ph FontProperty VariableSuperScript">32</span> are converted to VHDL integer generics. Because VHDL integer parameters are signed numbers, the Verilog values 2<span class="ph FontProperty VariableSuperScript">31</span>-1 to 2<span class="ph FontProperty VariableSuperScript">32</span> are converted to negative VHDL values in the range from -2<span class="ph FontProperty VariableSuperScript">31</span> to -1 (the 2's complement value). To prevent this mapping, compile using the vlog ânoForceUnsignedToVhdlInteger command. </span></div></div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter">Â </div><div class="Footer" id="Footer">Â </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_user"
                DocTitle = "QuestaÂ® SIM User's Manual"
                PageTitle = "Verilog and SystemVerilog to VHDL Mappings"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/General_VerilogSystemverilogVhdlMappings_idf555c030.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">QuestaÂ® SIM User's ManualÂ Software Version 2020.4<br />Unpublished work. Â©Â Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>