INFO-FLOW: Workspace /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1 opened at Fri Nov 26 17:31:54 EST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.11 sec.
Execute     source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.35 sec.
Command     ap_source done; 0.35 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu19eg-ffvc1760-2-i 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data single -quiet 
Command       ap_part_info done; 4.07 sec.
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu19eg:-ffvc1760:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xczu19eg 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xczu19eg-ffvc1760-2-i 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data resources 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 65340} {LUT 522720} {FF 1045440} {DSP48E 1968} {BRAM 1968} {URAM 128} 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 4.24 sec.
Execute     ap_part_info -data single -name xczu19eg-ffvc1760-2-i 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data resources 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 65340} {LUT 522720} {FF 1045440} {DSP48E 1968} {BRAM 1968} {URAM 128} 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_sdx -optimization_level=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Command   open_solution done; 4.86 sec.
Execute   set_part xczu19eg-ffvc1760-2-i 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data single -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu19eg:-ffvc1760:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xczu19eg 
Command       license_isbetapart done; error code: 1; 
Execute       ap_part_info -data single -name xczu19eg-ffvc1760-2-i 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data resources 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 65340} {LUT 522720} {FF 1045440} {DSP48E 1968} {BRAM 1968} {URAM 128} 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.11 sec.
Execute   create_clock -period 10 -name default 
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_export -format ip_catalog -rtl verilog -vivado_optimization_level 2 -vivado_phys_opt place -vivado_report_level 0 
Execute     get_config_export -vivado_impl_strategy 
Execute   config_sdx -optimization_level none -target none 
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     get_config_compile -pipeline_loops 
Execute     get_config_compile -name_max_length 
Execute     get_config_schedule -enable_dsp_full_reg 
Execute     get_config_rtl -register_reset_num 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_interface -m_axi_addr64 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute     set_clock_uncertainty default 
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
Execute   set_clock_uncertainty 12.5% 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'kern_dec.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling kern_dec.cpp as C++
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
Execute       is_encrypted kern_dec.cpp 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/mnt/shares/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "kern_dec.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.pp.0.cpp" 
INFO-FLOW: exec /mnt/shares/tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /mnt/shares/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E kern_dec.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.pp.0.cpp
Command       clang done; 3.18 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /mnt/shares/tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.3 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/mnt/shares/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.pp.0.cpp"  -o "/home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /mnt/shares/tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /mnt/shares/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.pp.0.cpp -o /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from kern_dec.cpp:1:
In file included from kern_dec.cpp:3:
In file included from ./kern_dec.hpp:6:
./galapagos_packet.h:74:23: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using interface = hls::stream<galapagos::stream_packet<T> >;
                      ^
1 warning generated.
Command       clang done; 3.57 sec.
INFO-FLOW: Done: GCC PP time: 8 seconds per iteration
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.pp.0.cpp std=gnu++98 -directive=/home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /mnt/shares/tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.23 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.pp.0.cpp std=gnu++98 -directive=/home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /mnt/shares/tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.19 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /mnt/shares/tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kern_dec.pp.0.cpp.diag.yml /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kern_dec.pp.0.cpp.out.log 2> /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kern_dec.pp.0.cpp.err.log 
Command       ap_eval done; 1.04 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /mnt/shares/tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/tidy-3.1.kern_dec.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/tidy-3.1.kern_dec.pp.0.cpp.out.log 2> /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/tidy-3.1.kern_dec.pp.0.cpp.err.log 
Command         ap_eval done; 1.77 sec.
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr /mnt/shares/tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kern_dec.pp.0.cpp.out.log 2> /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kern_dec.pp.0.cpp.err.log 
Command         ap_eval done; 0.98 sec.
Command       tidy_31 done; 2.8 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /mnt/shares/tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.84 sec.
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /mnt/shares/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.bc" 
INFO-FLOW: exec /mnt/shares/tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /mnt/shares/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.bc
Command       clang done; 3.68 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.g.bc -hls-opt -except-internalize kern_dec -L/mnt/shares/tools/Xilinx/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.56 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 916.309 ; gain = 208.078 ; free physical = 21121 ; free virtual = 55007
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 916.309 ; gain = 208.078 ; free physical = 21121 ; free virtual = 55007
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/a.pp.bc -o /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/mnt/shares/tools/Xilinx/Vivado/2019.1/lnx64/lib -lfloatconversion -o /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.48 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kern_dec -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/a.g.0.bc -o /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.44 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 916.309 ; gain = 208.078 ; free physical = 21100 ; free virtual = 54991
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/a.g.1.bc -o /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.18 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 916.309 ; gain = 208.078 ; free physical = 21096 ; free virtual = 54989
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/a.g.1.bc to /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/a.o.1.bc -o /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [HLS 200-489] Unrolling loop 'lpmool' (kern_dec.cpp:17) in function 'mul_bytes' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'lp2' (kern_dec.cpp:178) in function 'kern_dec' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'lp3' (kern_dec.cpp:184) in function 'kern_dec' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'lp4' (kern_dec.cpp:202) in function 'kern_dec' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'lp5' (kern_dec.cpp:228) in function 'kern_dec' completely with a factor of 11.
INFO: [HLS 200-489] Unrolling loop 'lp1' (kern_dec.cpp:257) in function 'kern_dec' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'lp7' (kern_dec.cpp:266) in function 'kern_dec' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'lp8' (kern_dec.cpp:273) in function 'kern_dec' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'lp9' (kern_dec.cpp:300) in function 'kern_dec' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'lp10' (kern_dec.cpp:307) in function 'kern_dec' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'lp11' (kern_dec.cpp:314) in function 'kern_dec' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'lp12' (kern_dec.cpp:373) in function 'kern_dec' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'lp13' (kern_dec.cpp:379) in function 'kern_dec' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'lp14' (kern_dec.cpp:387) in function 'kern_dec' completely with a factor of 15.
INFO: [XFORM 203-102] Partitioning array 'temp_state.V' (kern_dec.cpp:82) automatically.
INFO: [XFORM 203-102] Partitioning array 'plain.V' (kern_dec.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'lastround.V' (kern_dec.cpp:85) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_block.V' (kern_dec.cpp:87) automatically.
INFO: [XFORM 203-101] Partitioning array 'keys.V' (kern_dec.cpp:88) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inv_keys.V'  in dimension 1 completely.
Command         transform done; 3.23 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'mul_bytes' (kern_dec.cpp:19:4)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'kern_dec' (kern_dec.cpp:43)...432 expression(s) balanced.
Command         transform done; 1.05 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 916.309 ; gain = 208.078 ; free physical = 21060 ; free virtual = 54953
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/a.o.2.bc -o /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 3.12 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 916.309 ; gain = 208.078 ; free physical = 21031 ; free virtual = 54924
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 9.58 sec.
Command     elaborate done; 31.15 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'kern_dec' ...
Execute       ap_set_top_model kern_dec 
Execute       get_model_list kern_dec -filter all-wo-channel -topdown 
Execute       preproc_iomode -model kern_dec 
Execute       preproc_iomode -model mul_bytes 
Execute       get_model_list kern_dec -filter all-wo-channel 
INFO-FLOW: Model list for configure: mul_bytes kern_dec
INFO-FLOW: Configuring Module : mul_bytes ...
Execute       set_default_model mul_bytes 
Execute       apply_spec_resource_limit mul_bytes 
INFO-FLOW: Configuring Module : kern_dec ...
Execute       set_default_model kern_dec 
Execute       apply_spec_resource_limit kern_dec 
INFO-FLOW: Model list for preprocess: mul_bytes kern_dec
INFO-FLOW: Preprocessing Module: mul_bytes ...
Execute       set_default_model mul_bytes 
Execute       cdfg_preprocess -model mul_bytes 
Execute       rtl_gen_preprocess mul_bytes 
INFO-FLOW: Preprocessing Module: kern_dec ...
Execute       set_default_model kern_dec 
Execute       cdfg_preprocess -model kern_dec 
Execute       rtl_gen_preprocess kern_dec 
INFO-FLOW: Model list for synthesis: mul_bytes kern_dec
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mul_bytes 
Execute       schedule -model mul_bytes 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.9 seconds; current allocated memory: 163.129 MB.
Execute       syn_report -verbosereport -o /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/mul_bytes.verbose.sched.rpt 
Execute       db_write -o /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/mul_bytes.sched.adb -f 
INFO-FLOW: Finish scheduling mul_bytes.
Execute       set_default_model mul_bytes 
Execute       bind -model mul_bytes 
BIND OPTION: model=mul_bytes
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 163.376 MB.
Execute       syn_report -verbosereport -o /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/mul_bytes.verbose.bind.rpt 
Execute       db_write -o /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/mul_bytes.bind.adb -f 
INFO-FLOW: Finish binding mul_bytes.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kern_dec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kern_dec 
Execute       schedule -model kern_dec 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 4.2 sec.
INFO: [HLS 200-111]  Elapsed time: 4.24 seconds; current allocated memory: 168.489 MB.
Execute       syn_report -verbosereport -o /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.verbose.sched.rpt 
Command       syn_report done; 0.71 sec.
Execute       db_write -o /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.sched.adb -f 
Command       db_write done; 0.27 sec.
INFO-FLOW: Finish scheduling kern_dec.
Execute       set_default_model kern_dec 
Execute       bind -model kern_dec 
BIND OPTION: model=kern_dec
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.64 sec.
INFO: [HLS 200-111]  Elapsed time: 2.62 seconds; current allocated memory: 175.979 MB.
Execute       syn_report -verbosereport -o /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.verbose.bind.rpt 
Command       syn_report done; 2.86 sec.
Execute       db_write -o /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.bind.adb -f 
Command       db_write done; 0.3 sec.
INFO-FLOW: Finish binding kern_dec.
Execute       get_model_list kern_dec -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess mul_bytes 
Execute       rtl_gen_preprocess kern_dec 
INFO-FLOW: Model list for RTL generation: mul_bytes kern_dec
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mul_bytes -vendor xilinx -mg_file /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/mul_bytes.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_bytes'.
INFO: [HLS 200-111]  Elapsed time: 3.18 seconds; current allocated memory: 178.656 MB.
Execute       source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.rtl_wrap.cfg.tcl 
Execute       gen_rtl mul_bytes -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/syn/systemc/mul_bytes -synmodules mul_bytes kern_dec 
Execute       gen_rtl mul_bytes -style xilinx -f -lang vhdl -o /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/syn/vhdl/mul_bytes 
Execute       gen_rtl mul_bytes -style xilinx -f -lang vlog -o /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/syn/verilog/mul_bytes 
Execute       syn_report -csynth -model mul_bytes -o /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/syn/report/mul_bytes_csynth.rpt 
Execute       syn_report -rtlxml -model mul_bytes -o /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/syn/report/mul_bytes_csynth.xml 
Execute       syn_report -verbosereport -model mul_bytes -o /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/mul_bytes.verbose.rpt 
Execute       db_write -model mul_bytes -f -o /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/mul_bytes.adb 
Execute       gen_tb_info mul_bytes -p /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db -o /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/mul_bytes 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kern_dec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model kern_dec -vendor xilinx -mg_file /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'kern_dec/id' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kern_dec/in_V_data_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kern_dec/in_V_dest_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kern_dec/in_V_last_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kern_dec/in_V_id_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kern_dec/in_V_user_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kern_dec/in_V_keep_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kern_dec/out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kern_dec/out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kern_dec/out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kern_dec/out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kern_dec/out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'kern_dec/out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'kern_dec' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'flag' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cipherT_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'keyT_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_130' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_131' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_132' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_133' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_134' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_135' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_136' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_137' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_138' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_139' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_140' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_141' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_142' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_143' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_144' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_145' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_146' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_147' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_148' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_149' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_150' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_151' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_152' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_153' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_154' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_155' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_156' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_157' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_158' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_159' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_160' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_161' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_162' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_163' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_164' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_165' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_166' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_167' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_168' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_169' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_170' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_171' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_172' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_173' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_174' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inv_keys_V_175' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'kern_dec/id' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kern_dec'.
Command       create_rtl_model done; 0.61 sec.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 189.044 MB.
Execute       source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.rtl_wrap.cfg.tcl 
Execute       gen_rtl kern_dec -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/syn/systemc/kern_dec -synmodules mul_bytes kern_dec 
Execute       gen_rtl kern_dec -istop -style xilinx -f -lang vhdl -o /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/syn/vhdl/kern_dec 
Command       gen_rtl done; 0.76 sec.
Execute       gen_rtl kern_dec -istop -style xilinx -f -lang vlog -o /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/syn/verilog/kern_dec 
Command       gen_rtl done; 0.34 sec.
Execute       syn_report -csynth -model kern_dec -o /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/syn/report/kern_dec_csynth.rpt 
Command       syn_report done; 0.36 sec.
Execute       syn_report -rtlxml -model kern_dec -o /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/syn/report/kern_dec_csynth.xml 
Command       syn_report done; 0.32 sec.
Execute       syn_report -verbosereport -model kern_dec -o /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.verbose.rpt 
Command       syn_report done; 3.18 sec.
Execute       db_write -model kern_dec -f -o /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.adb 
Command       db_write done; 1.11 sec.
Execute       gen_tb_info kern_dec -p /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db -o /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec 
Execute       export_constraint_db -f -tool general -o /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.constraint.tcl 
Execute       syn_report -designview -model kern_dec -o /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.design.xml 
Command       syn_report done; 0.65 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model kern_dec -o /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model kern_dec -o /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks kern_dec 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain kern_dec 
INFO-FLOW: Model list for RTL component generation: mul_bytes kern_dec
INFO-FLOW: Handling components in module [mul_bytes] ... 
Execute       source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/mul_bytes.compgen.tcl 
INFO-FLOW: Handling components in module [kern_dec] ... 
Execute       source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.compgen.tcl 
INFO-FLOW: Found component kern_dec_SBOX_V.
INFO-FLOW: Append model kern_dec_SBOX_V
INFO-FLOW: Found component kern_dec_INV_SBOX_V.
INFO-FLOW: Append model kern_dec_INV_SBOX_V
INFO-FLOW: Append model mul_bytes
INFO-FLOW: Append model kern_dec
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: kern_dec_SBOX_V kern_dec_INV_SBOX_V mul_bytes kern_dec
INFO-FLOW: To file: write model kern_dec_SBOX_V
INFO-FLOW: To file: write model kern_dec_INV_SBOX_V
INFO-FLOW: To file: write model mul_bytes
INFO-FLOW: To file: write model kern_dec
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1
Execute       source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.31 sec.
Command       ap_source done; 0.31 sec.
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute       source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/mul_bytes.compgen.tcl 
Execute       source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.compgen.tcl 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'kern_dec_SBOX_V_rom' using block ROMs.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'kern_dec_INV_SBOX_V_rom' using block ROMs.
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Command       ap_source done; 0.15 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1
Execute       source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.3 sec.
Command       ap_source done; 0.3 sec.
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=kern_dec xml_exists=0
Execute       source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.rtl_wrap.cfg.tcl 
Execute       source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.rtl_wrap.cfg.tcl 
Execute       source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.rtl_wrap.cfg.tcl 
Execute       source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.tbgen.tcl 
Execute       source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/mul_bytes.compgen.tcl 
Execute       source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/mul_bytes.compgen.tcl 
Execute       source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.compgen.tcl 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/mul_bytes.compgen.tcl 
Execute       source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.compgen.tcl 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute       source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute       source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.constraint.tcl 
Execute       source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=24
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=13
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=4 #gSsdmPorts=24
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.tbgen.tcl 
Execute       source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.tbgen.tcl 
Execute       source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.tbgen.tcl 
Execute       source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.tbgen.tcl 
Execute       source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.tbgen.tcl 
Execute       source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.tbgen.tcl 
Execute       source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.tbgen.tcl 
Execute       source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.rtl_wrap.cfg.tcl 
Execute       source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.compgen.dataonly.tcl 
Execute       source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute       source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.constraint.tcl 
Execute       sc_get_clocks kern_dec 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute       source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/mul_bytes.tbgen.tcl 
Execute       source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:43 ; elapsed = 00:00:57 . Memory (MB): peak = 980.309 ; gain = 272.078 ; free physical = 20953 ; free virtual = 54876
INFO: [VHDL 208-304] Generating VHDL RTL for kern_dec.
INFO: [VLOG 209-307] Generating Verilog RTL for kern_dec.
Command     autosyn done; 19.2 sec.
Command   csynth_design done; 50.36 sec.
Command ap_source done; 55.36 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1 opened at Fri Nov 26 17:34:44 EST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.11 sec.
Execute     source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.36 sec.
Command     ap_source done; 0.36 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu19eg-ffvc1760-2-i 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data single -quiet 
Command       ap_part_info done; 4.32 sec.
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu19eg:-ffvc1760:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xczu19eg 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xczu19eg-ffvc1760-2-i 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data resources 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 65340} {LUT 522720} {FF 1045440} {DSP48E 1968} {BRAM 1968} {URAM 128} 
Execute         ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 4.53 sec.
Execute     ap_part_info -data single -name xczu19eg-ffvc1760-2-i 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data resources 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 65340} {LUT 522720} {FF 1045440} {DSP48E 1968} {BRAM 1968} {URAM 128} 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_sdx -optimization_level=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Command   open_solution done; 5.17 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_sdx -target 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.35 sec.
Command     ap_source done; 0.35 sec.
Execute     source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.33 sec.
Command     ap_source done; 0.33 sec.
Execute     source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=kern_dec xml_exists=1
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.rtl_wrap.cfg.tcl 
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.rtl_wrap.cfg.tcl 
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.rtl_wrap.cfg.tcl 
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.tbgen.tcl 
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/mul_bytes.compgen.tcl 
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/mul_bytes.compgen.tcl 
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.compgen.tcl 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/mul_bytes.compgen.tcl 
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.compgen.tcl 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.constraint.tcl 
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=24
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=24
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.tbgen.tcl 
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.tbgen.tcl 
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.tbgen.tcl 
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.tbgen.tcl 
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.tbgen.tcl 
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.tbgen.tcl 
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=kern_dec
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.rtl_wrap.cfg.tcl 
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.rtl_wrap.cfg.tcl 
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.rtl_wrap.cfg.tcl 
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.tbgen.tcl 
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.tbgen.tcl 
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=kern_dec
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.rtl_wrap.cfg.tcl 
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.rtl_wrap.cfg.tcl 
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.rtl_wrap.cfg.tcl 
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.tbgen.tcl 
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.tbgen.tcl 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.tbgen.tcl 
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.constraint.tcl 
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/kern_dec.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.31 sec.
Command     ap_source done; 0.31 sec.
Execute     source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /mnt/shares/tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/mahdi/finalIPs/finalIPs/dec/dec_prj/solution1/impl/ip/pack.sh
Command   export_design done; 27.63 sec.
Command ap_source done; 32.81 sec.
Execute cleanup_all 
