INFO: [VRFC 10-163] Analyzing VHDL file "E:/Mora/Digital Design and Computer Organization/Vivado Lab Projects/LAB10/LAB10/LAB10.srcs/sim_1/new/TB_AddSubUnitBit_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_AddSubUnitBit_4
