Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/programs/Xilinx2019.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c15c089f4b2a478d8e223149b3842e3a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SPI
Compiling module xil_defaultlib.sevenbitSPI
Compiling module xil_defaultlib.sixteenbitSPI
Compiling module xil_defaultlib.stim_rec
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
