
TheSixSense.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004686  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000030  00802000  00004686  0000471a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000047  00802030  00802030  0000474a  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000474a  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000440  00000000  00000000  0000477a  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000078e1  00000000  00000000  00004bba  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000012f1  00000000  00000000  0000c49b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00005775  00000000  00000000  0000d78c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  0000136c  00000000  00000000  00012f04  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0002a21c  00000000  00000000  00014270  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00002ab2  00000000  00000000  0003e48c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000003b8  00000000  00000000  00040f3e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00001ccf  00000000  00000000  000412f6  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	6c c0       	rjmp	.+216    	; 0xda <__ctors_end>
       2:	00 00       	nop
       4:	87 c0       	rjmp	.+270    	; 0x114 <__bad_interrupt>
       6:	00 00       	nop
       8:	85 c0       	rjmp	.+266    	; 0x114 <__bad_interrupt>
       a:	00 00       	nop
       c:	83 c0       	rjmp	.+262    	; 0x114 <__bad_interrupt>
       e:	00 00       	nop
      10:	81 c0       	rjmp	.+258    	; 0x114 <__bad_interrupt>
      12:	00 00       	nop
      14:	7f c0       	rjmp	.+254    	; 0x114 <__bad_interrupt>
      16:	00 00       	nop
      18:	7d c0       	rjmp	.+250    	; 0x114 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	7b c0       	rjmp	.+246    	; 0x114 <__bad_interrupt>
      1e:	00 00       	nop
      20:	79 c0       	rjmp	.+242    	; 0x114 <__bad_interrupt>
      22:	00 00       	nop
      24:	77 c0       	rjmp	.+238    	; 0x114 <__bad_interrupt>
      26:	00 00       	nop
      28:	75 c0       	rjmp	.+234    	; 0x114 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	8f c4       	rjmp	.+2334   	; 0x94c <__vector_11>
      2e:	00 00       	nop
      30:	00 c1       	rjmp	.+512    	; 0x232 <__vector_12>
      32:	00 00       	nop
      34:	34 c1       	rjmp	.+616    	; 0x29e <__vector_13>
      36:	00 00       	nop
      38:	68 c1       	rjmp	.+720    	; 0x30a <__vector_14>
      3a:	00 00       	nop
      3c:	9c c1       	rjmp	.+824    	; 0x376 <__vector_15>
      3e:	00 00       	nop
      40:	d0 c1       	rjmp	.+928    	; 0x3e2 <__vector_16>
      42:	00 00       	nop
      44:	04 c2       	rjmp	.+1032   	; 0x44e <__vector_17>
      46:	00 00       	nop
      48:	38 c2       	rjmp	.+1136   	; 0x4ba <__vector_18>
      4a:	00 00       	nop
      4c:	6c c2       	rjmp	.+1240   	; 0x526 <__vector_19>
      4e:	00 00       	nop
      50:	a0 c2       	rjmp	.+1344   	; 0x592 <__vector_20>
      52:	00 00       	nop
      54:	d4 c2       	rjmp	.+1448   	; 0x5fe <__vector_21>
      56:	00 00       	nop
      58:	5d c0       	rjmp	.+186    	; 0x114 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	5b c0       	rjmp	.+182    	; 0x114 <__bad_interrupt>
      5e:	00 00       	nop
      60:	59 c0       	rjmp	.+178    	; 0x114 <__bad_interrupt>
      62:	00 00       	nop
      64:	57 c0       	rjmp	.+174    	; 0x114 <__bad_interrupt>
      66:	00 00       	nop
      68:	55 c0       	rjmp	.+170    	; 0x114 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	53 c0       	rjmp	.+166    	; 0x114 <__bad_interrupt>
      6e:	00 00       	nop
      70:	51 c0       	rjmp	.+162    	; 0x114 <__bad_interrupt>
      72:	00 00       	nop
      74:	4f c0       	rjmp	.+158    	; 0x114 <__bad_interrupt>
      76:	00 00       	nop
      78:	4d c0       	rjmp	.+154    	; 0x114 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	4b c0       	rjmp	.+150    	; 0x114 <__bad_interrupt>
      7e:	00 00       	nop
      80:	49 c0       	rjmp	.+146    	; 0x114 <__bad_interrupt>
      82:	00 00       	nop
      84:	47 c0       	rjmp	.+142    	; 0x114 <__bad_interrupt>
      86:	00 00       	nop
      88:	46 c0       	rjmp	.+140    	; 0x116 <__vector_34>
      8a:	00 00       	nop
      8c:	43 c0       	rjmp	.+134    	; 0x114 <__bad_interrupt>
      8e:	00 00       	nop
      90:	ec c2       	rjmp	.+1496   	; 0x66a <__vector_36>
      92:	00 00       	nop
      94:	20 c3       	rjmp	.+1600   	; 0x6d6 <__vector_37>
      96:	00 00       	nop
      98:	54 c3       	rjmp	.+1704   	; 0x742 <__vector_38>
      9a:	00 00       	nop
      9c:	88 c3       	rjmp	.+1808   	; 0x7ae <__vector_39>
      9e:	00 00       	nop
      a0:	39 c0       	rjmp	.+114    	; 0x114 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	37 c0       	rjmp	.+110    	; 0x114 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	35 c0       	rjmp	.+106    	; 0x114 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	08 4a       	sbci	r16, 0xA8	; 168
      ae:	d7 3b       	cpi	r29, 0xB7	; 183
      b0:	3b ce       	rjmp	.-906    	; 0xfffffd28 <__eeprom_end+0xff7efd28>
      b2:	01 6e       	ori	r16, 0xE1	; 225
      b4:	84 bc       	out	0x24, r8	; 36
      b6:	bf fd       	.word	0xfdbf	; ????
      b8:	c1 2f       	mov	r28, r17
      ba:	3d 6c       	ori	r19, 0xCD	; 205
      bc:	74 31       	cpi	r23, 0x14	; 20
      be:	9a bd       	out	0x2a, r25	; 42
      c0:	56 83       	std	Z+6, r21	; 0x06
      c2:	3d da       	rcall	.-2950   	; 0xfffff53e <__eeprom_end+0xff7ef53e>
      c4:	3d 00       	.word	0x003d	; ????
      c6:	c7 7f       	andi	r28, 0xF7	; 247
      c8:	11 be       	out	0x31, r1	; 49
      ca:	d9 e4       	ldi	r29, 0x49	; 73
      cc:	bb 4c       	sbci	r27, 0xCB	; 203
      ce:	3e 91       	ld	r19, -X
      d0:	6b aa       	std	Y+51, r6	; 0x33
      d2:	aa be       	out	0x3a, r10	; 58
      d4:	00 00       	nop
      d6:	00 80       	ld	r0, Z
      d8:	3f 00       	.word	0x003f	; ????

000000da <__ctors_end>:
      da:	11 24       	eor	r1, r1
      dc:	1f be       	out	0x3f, r1	; 63
      de:	cf ef       	ldi	r28, 0xFF	; 255
      e0:	cd bf       	out	0x3d, r28	; 61
      e2:	df e2       	ldi	r29, 0x2F	; 47
      e4:	de bf       	out	0x3e, r29	; 62

000000e6 <__do_copy_data>:
      e6:	10 e2       	ldi	r17, 0x20	; 32
      e8:	a0 e0       	ldi	r26, 0x00	; 0
      ea:	b0 e2       	ldi	r27, 0x20	; 32
      ec:	e6 e8       	ldi	r30, 0x86	; 134
      ee:	f6 e4       	ldi	r31, 0x46	; 70
      f0:	02 c0       	rjmp	.+4      	; 0xf6 <__do_copy_data+0x10>
      f2:	05 90       	lpm	r0, Z+
      f4:	0d 92       	st	X+, r0
      f6:	a0 33       	cpi	r26, 0x30	; 48
      f8:	b1 07       	cpc	r27, r17
      fa:	d9 f7       	brne	.-10     	; 0xf2 <__do_copy_data+0xc>

000000fc <__do_clear_bss>:
      fc:	20 e2       	ldi	r18, 0x20	; 32
      fe:	a0 e3       	ldi	r26, 0x30	; 48
     100:	b0 e2       	ldi	r27, 0x20	; 32
     102:	01 c0       	rjmp	.+2      	; 0x106 <.do_clear_bss_start>

00000104 <.do_clear_bss_loop>:
     104:	1d 92       	st	X+, r1

00000106 <.do_clear_bss_start>:
     106:	a7 37       	cpi	r26, 0x77	; 119
     108:	b2 07       	cpc	r27, r18
     10a:	e1 f7       	brne	.-8      	; 0x104 <.do_clear_bss_loop>
     10c:	0e 94 36 11 	call	0x226c	; 0x226c <main>
     110:	0c 94 41 23 	jmp	0x4682	; 0x4682 <_exit>

00000114 <__bad_interrupt>:
     114:	75 cf       	rjmp	.-278    	; 0x0 <__vectors>

00000116 <__vector_34>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH0_vect)
{
     116:	1f 92       	push	r1
     118:	0f 92       	push	r0
     11a:	00 90 3f 00 	lds	r0, 0x003F
     11e:	0f 92       	push	r0
     120:	11 24       	eor	r1, r1
     122:	2f 93       	push	r18
     124:	3f 93       	push	r19
     126:	4f 93       	push	r20
     128:	5f 93       	push	r21
     12a:	6f 93       	push	r22
     12c:	7f 93       	push	r23
     12e:	8f 93       	push	r24
     130:	9f 93       	push	r25
     132:	af 93       	push	r26
     134:	bf 93       	push	r27
     136:	ef 93       	push	r30
     138:	ff 93       	push	r31
     13a:	cf 93       	push	r28
     13c:	df 93       	push	r29
     13e:	00 d0       	rcall	.+0      	; 0x140 <__vector_34+0x2a>
     140:	00 d0       	rcall	.+0      	; 0x142 <__vector_34+0x2c>
     142:	cd b7       	in	r28, 0x3d	; 61
     144:	de b7       	in	r29, 0x3e	; 62
	adca_callback(&ADCA, ADC_CH0, adc_get_result(&ADCA, ADC_CH0));
     146:	20 91 57 20 	lds	r18, 0x2057
     14a:	30 91 58 20 	lds	r19, 0x2058
     14e:	80 e0       	ldi	r24, 0x00	; 0
     150:	92 e0       	ldi	r25, 0x02	; 2
     152:	89 83       	std	Y+1, r24	; 0x01
     154:	9a 83       	std	Y+2, r25	; 0x02
     156:	81 e0       	ldi	r24, 0x01	; 1
     158:	8b 83       	std	Y+3, r24	; 0x03
 * \return Pointer to ADC channel
 */
static __always_inline ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
     15a:	1c 82       	std	Y+4, r1	; 0x04
	if (!(ch_mask & 0x01)) {
		index++;
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
     15c:	89 81       	ldd	r24, Y+1	; 0x01
     15e:	9a 81       	ldd	r25, Y+2	; 0x02
     160:	ac 01       	movw	r20, r24
     162:	40 5e       	subi	r20, 0xE0	; 224
     164:	5f 4f       	sbci	r21, 0xFF	; 255
     166:	8c 81       	ldd	r24, Y+4	; 0x04
     168:	88 2f       	mov	r24, r24
     16a:	90 e0       	ldi	r25, 0x00	; 0
     16c:	82 95       	swap	r24
     16e:	92 95       	swap	r25
     170:	90 7f       	andi	r25, 0xF0	; 240
     172:	98 27       	eor	r25, r24
     174:	80 7f       	andi	r24, 0xF0	; 240
     176:	98 27       	eor	r25, r24
     178:	84 0f       	add	r24, r20
     17a:	95 1f       	adc	r25, r21
     17c:	fc 01       	movw	r30, r24
     17e:	84 81       	ldd	r24, Z+4	; 0x04
     180:	95 81       	ldd	r25, Z+5	; 0x05
     182:	ac 01       	movw	r20, r24
     184:	61 e0       	ldi	r22, 0x01	; 1
     186:	80 e0       	ldi	r24, 0x00	; 0
     188:	92 e0       	ldi	r25, 0x02	; 2
     18a:	f9 01       	movw	r30, r18
     18c:	09 95       	icall
}
     18e:	24 96       	adiw	r28, 0x04	; 4
     190:	cd bf       	out	0x3d, r28	; 61
     192:	de bf       	out	0x3e, r29	; 62
     194:	df 91       	pop	r29
     196:	cf 91       	pop	r28
     198:	ff 91       	pop	r31
     19a:	ef 91       	pop	r30
     19c:	bf 91       	pop	r27
     19e:	af 91       	pop	r26
     1a0:	9f 91       	pop	r25
     1a2:	8f 91       	pop	r24
     1a4:	7f 91       	pop	r23
     1a6:	6f 91       	pop	r22
     1a8:	5f 91       	pop	r21
     1aa:	4f 91       	pop	r20
     1ac:	3f 91       	pop	r19
     1ae:	2f 91       	pop	r18
     1b0:	0f 90       	pop	r0
     1b2:	00 92 3f 00 	sts	0x003F, r0
     1b6:	0f 90       	pop	r0
     1b8:	1f 90       	pop	r1
     1ba:	18 95       	reti

000001bc <cpu_irq_save>:
	{
		cpu_irq_restore(iflags);
		return;
	}
	cpu_irq_restore(iflags);
}
     1bc:	cf 93       	push	r28
     1be:	df 93       	push	r29
     1c0:	1f 92       	push	r1
     1c2:	cd b7       	in	r28, 0x3d	; 61
     1c4:	de b7       	in	r29, 0x3e	; 62
     1c6:	8f e3       	ldi	r24, 0x3F	; 63
     1c8:	90 e0       	ldi	r25, 0x00	; 0
     1ca:	fc 01       	movw	r30, r24
     1cc:	80 81       	ld	r24, Z
     1ce:	89 83       	std	Y+1, r24	; 0x01
     1d0:	f8 94       	cli
     1d2:	89 81       	ldd	r24, Y+1	; 0x01
     1d4:	0f 90       	pop	r0
     1d6:	df 91       	pop	r29
     1d8:	cf 91       	pop	r28
     1da:	08 95       	ret

000001dc <cpu_irq_restore>:
     1dc:	cf 93       	push	r28
     1de:	df 93       	push	r29
     1e0:	1f 92       	push	r1
     1e2:	cd b7       	in	r28, 0x3d	; 61
     1e4:	de b7       	in	r29, 0x3e	; 62
     1e6:	89 83       	std	Y+1, r24	; 0x01
     1e8:	8f e3       	ldi	r24, 0x3F	; 63
     1ea:	90 e0       	ldi	r25, 0x00	; 0
     1ec:	29 81       	ldd	r18, Y+1	; 0x01
     1ee:	fc 01       	movw	r30, r24
     1f0:	20 83       	st	Z, r18
     1f2:	0f 90       	pop	r0
     1f4:	df 91       	pop	r29
     1f6:	cf 91       	pop	r28
     1f8:	08 95       	ret

000001fa <sleepmgr_lock_mode>:
     1fa:	cf 93       	push	r28
     1fc:	df 93       	push	r29
     1fe:	00 d0       	rcall	.+0      	; 0x200 <sleepmgr_lock_mode+0x6>
     200:	cd b7       	in	r28, 0x3d	; 61
     202:	de b7       	in	r29, 0x3e	; 62
     204:	8a 83       	std	Y+2, r24	; 0x02
     206:	da df       	rcall	.-76     	; 0x1bc <cpu_irq_save>
     208:	89 83       	std	Y+1, r24	; 0x01
     20a:	8a 81       	ldd	r24, Y+2	; 0x02
     20c:	88 2f       	mov	r24, r24
     20e:	90 e0       	ldi	r25, 0x00	; 0
     210:	9c 01       	movw	r18, r24
     212:	2f 58       	subi	r18, 0x8F	; 143
     214:	3f 4d       	sbci	r19, 0xDF	; 223
     216:	f9 01       	movw	r30, r18
     218:	20 81       	ld	r18, Z
     21a:	2f 5f       	subi	r18, 0xFF	; 255
     21c:	8f 58       	subi	r24, 0x8F	; 143
     21e:	9f 4d       	sbci	r25, 0xDF	; 223
     220:	fc 01       	movw	r30, r24
     222:	20 83       	st	Z, r18
     224:	89 81       	ldd	r24, Y+1	; 0x01
     226:	da df       	rcall	.-76     	; 0x1dc <cpu_irq_restore>
     228:	0f 90       	pop	r0
     22a:	0f 90       	pop	r0
     22c:	df 91       	pop	r29
     22e:	cf 91       	pop	r28
     230:	08 95       	ret

00000232 <__vector_12>:
     232:	1f 92       	push	r1
     234:	0f 92       	push	r0
     236:	00 90 3f 00 	lds	r0, 0x003F
     23a:	0f 92       	push	r0
     23c:	11 24       	eor	r1, r1
     23e:	2f 93       	push	r18
     240:	3f 93       	push	r19
     242:	4f 93       	push	r20
     244:	5f 93       	push	r21
     246:	6f 93       	push	r22
     248:	7f 93       	push	r23
     24a:	8f 93       	push	r24
     24c:	9f 93       	push	r25
     24e:	af 93       	push	r26
     250:	bf 93       	push	r27
     252:	ef 93       	push	r30
     254:	ff 93       	push	r31
     256:	cf 93       	push	r28
     258:	df 93       	push	r29
     25a:	cd b7       	in	r28, 0x3d	; 61
     25c:	de b7       	in	r29, 0x3e	; 62
     25e:	80 91 30 20 	lds	r24, 0x2030
     262:	90 91 31 20 	lds	r25, 0x2031
     266:	00 97       	sbiw	r24, 0x00	; 0
     268:	31 f0       	breq	.+12     	; 0x276 <__vector_12+0x44>
     26a:	80 91 30 20 	lds	r24, 0x2030
     26e:	90 91 31 20 	lds	r25, 0x2031
     272:	fc 01       	movw	r30, r24
     274:	09 95       	icall
     276:	df 91       	pop	r29
     278:	cf 91       	pop	r28
     27a:	ff 91       	pop	r31
     27c:	ef 91       	pop	r30
     27e:	bf 91       	pop	r27
     280:	af 91       	pop	r26
     282:	9f 91       	pop	r25
     284:	8f 91       	pop	r24
     286:	7f 91       	pop	r23
     288:	6f 91       	pop	r22
     28a:	5f 91       	pop	r21
     28c:	4f 91       	pop	r20
     28e:	3f 91       	pop	r19
     290:	2f 91       	pop	r18
     292:	0f 90       	pop	r0
     294:	00 92 3f 00 	sts	0x003F, r0
     298:	0f 90       	pop	r0
     29a:	1f 90       	pop	r1
     29c:	18 95       	reti

0000029e <__vector_13>:
     29e:	1f 92       	push	r1
     2a0:	0f 92       	push	r0
     2a2:	00 90 3f 00 	lds	r0, 0x003F
     2a6:	0f 92       	push	r0
     2a8:	11 24       	eor	r1, r1
     2aa:	2f 93       	push	r18
     2ac:	3f 93       	push	r19
     2ae:	4f 93       	push	r20
     2b0:	5f 93       	push	r21
     2b2:	6f 93       	push	r22
     2b4:	7f 93       	push	r23
     2b6:	8f 93       	push	r24
     2b8:	9f 93       	push	r25
     2ba:	af 93       	push	r26
     2bc:	bf 93       	push	r27
     2be:	ef 93       	push	r30
     2c0:	ff 93       	push	r31
     2c2:	cf 93       	push	r28
     2c4:	df 93       	push	r29
     2c6:	cd b7       	in	r28, 0x3d	; 61
     2c8:	de b7       	in	r29, 0x3e	; 62
     2ca:	80 91 32 20 	lds	r24, 0x2032
     2ce:	90 91 33 20 	lds	r25, 0x2033
     2d2:	00 97       	sbiw	r24, 0x00	; 0
     2d4:	31 f0       	breq	.+12     	; 0x2e2 <__vector_13+0x44>
     2d6:	80 91 32 20 	lds	r24, 0x2032
     2da:	90 91 33 20 	lds	r25, 0x2033
     2de:	fc 01       	movw	r30, r24
     2e0:	09 95       	icall
     2e2:	df 91       	pop	r29
     2e4:	cf 91       	pop	r28
     2e6:	ff 91       	pop	r31
     2e8:	ef 91       	pop	r30
     2ea:	bf 91       	pop	r27
     2ec:	af 91       	pop	r26
     2ee:	9f 91       	pop	r25
     2f0:	8f 91       	pop	r24
     2f2:	7f 91       	pop	r23
     2f4:	6f 91       	pop	r22
     2f6:	5f 91       	pop	r21
     2f8:	4f 91       	pop	r20
     2fa:	3f 91       	pop	r19
     2fc:	2f 91       	pop	r18
     2fe:	0f 90       	pop	r0
     300:	00 92 3f 00 	sts	0x003F, r0
     304:	0f 90       	pop	r0
     306:	1f 90       	pop	r1
     308:	18 95       	reti

0000030a <__vector_14>:
     30a:	1f 92       	push	r1
     30c:	0f 92       	push	r0
     30e:	00 90 3f 00 	lds	r0, 0x003F
     312:	0f 92       	push	r0
     314:	11 24       	eor	r1, r1
     316:	2f 93       	push	r18
     318:	3f 93       	push	r19
     31a:	4f 93       	push	r20
     31c:	5f 93       	push	r21
     31e:	6f 93       	push	r22
     320:	7f 93       	push	r23
     322:	8f 93       	push	r24
     324:	9f 93       	push	r25
     326:	af 93       	push	r26
     328:	bf 93       	push	r27
     32a:	ef 93       	push	r30
     32c:	ff 93       	push	r31
     32e:	cf 93       	push	r28
     330:	df 93       	push	r29
     332:	cd b7       	in	r28, 0x3d	; 61
     334:	de b7       	in	r29, 0x3e	; 62
     336:	80 91 34 20 	lds	r24, 0x2034
     33a:	90 91 35 20 	lds	r25, 0x2035
     33e:	00 97       	sbiw	r24, 0x00	; 0
     340:	31 f0       	breq	.+12     	; 0x34e <__vector_14+0x44>
     342:	80 91 34 20 	lds	r24, 0x2034
     346:	90 91 35 20 	lds	r25, 0x2035
     34a:	fc 01       	movw	r30, r24
     34c:	09 95       	icall
     34e:	df 91       	pop	r29
     350:	cf 91       	pop	r28
     352:	ff 91       	pop	r31
     354:	ef 91       	pop	r30
     356:	bf 91       	pop	r27
     358:	af 91       	pop	r26
     35a:	9f 91       	pop	r25
     35c:	8f 91       	pop	r24
     35e:	7f 91       	pop	r23
     360:	6f 91       	pop	r22
     362:	5f 91       	pop	r21
     364:	4f 91       	pop	r20
     366:	3f 91       	pop	r19
     368:	2f 91       	pop	r18
     36a:	0f 90       	pop	r0
     36c:	00 92 3f 00 	sts	0x003F, r0
     370:	0f 90       	pop	r0
     372:	1f 90       	pop	r1
     374:	18 95       	reti

00000376 <__vector_15>:
     376:	1f 92       	push	r1
     378:	0f 92       	push	r0
     37a:	00 90 3f 00 	lds	r0, 0x003F
     37e:	0f 92       	push	r0
     380:	11 24       	eor	r1, r1
     382:	2f 93       	push	r18
     384:	3f 93       	push	r19
     386:	4f 93       	push	r20
     388:	5f 93       	push	r21
     38a:	6f 93       	push	r22
     38c:	7f 93       	push	r23
     38e:	8f 93       	push	r24
     390:	9f 93       	push	r25
     392:	af 93       	push	r26
     394:	bf 93       	push	r27
     396:	ef 93       	push	r30
     398:	ff 93       	push	r31
     39a:	cf 93       	push	r28
     39c:	df 93       	push	r29
     39e:	cd b7       	in	r28, 0x3d	; 61
     3a0:	de b7       	in	r29, 0x3e	; 62
     3a2:	80 91 36 20 	lds	r24, 0x2036
     3a6:	90 91 37 20 	lds	r25, 0x2037
     3aa:	00 97       	sbiw	r24, 0x00	; 0
     3ac:	31 f0       	breq	.+12     	; 0x3ba <__vector_15+0x44>
     3ae:	80 91 36 20 	lds	r24, 0x2036
     3b2:	90 91 37 20 	lds	r25, 0x2037
     3b6:	fc 01       	movw	r30, r24
     3b8:	09 95       	icall
     3ba:	df 91       	pop	r29
     3bc:	cf 91       	pop	r28
     3be:	ff 91       	pop	r31
     3c0:	ef 91       	pop	r30
     3c2:	bf 91       	pop	r27
     3c4:	af 91       	pop	r26
     3c6:	9f 91       	pop	r25
     3c8:	8f 91       	pop	r24
     3ca:	7f 91       	pop	r23
     3cc:	6f 91       	pop	r22
     3ce:	5f 91       	pop	r21
     3d0:	4f 91       	pop	r20
     3d2:	3f 91       	pop	r19
     3d4:	2f 91       	pop	r18
     3d6:	0f 90       	pop	r0
     3d8:	00 92 3f 00 	sts	0x003F, r0
     3dc:	0f 90       	pop	r0
     3de:	1f 90       	pop	r1
     3e0:	18 95       	reti

000003e2 <__vector_16>:
     3e2:	1f 92       	push	r1
     3e4:	0f 92       	push	r0
     3e6:	00 90 3f 00 	lds	r0, 0x003F
     3ea:	0f 92       	push	r0
     3ec:	11 24       	eor	r1, r1
     3ee:	2f 93       	push	r18
     3f0:	3f 93       	push	r19
     3f2:	4f 93       	push	r20
     3f4:	5f 93       	push	r21
     3f6:	6f 93       	push	r22
     3f8:	7f 93       	push	r23
     3fa:	8f 93       	push	r24
     3fc:	9f 93       	push	r25
     3fe:	af 93       	push	r26
     400:	bf 93       	push	r27
     402:	ef 93       	push	r30
     404:	ff 93       	push	r31
     406:	cf 93       	push	r28
     408:	df 93       	push	r29
     40a:	cd b7       	in	r28, 0x3d	; 61
     40c:	de b7       	in	r29, 0x3e	; 62
     40e:	80 91 38 20 	lds	r24, 0x2038
     412:	90 91 39 20 	lds	r25, 0x2039
     416:	00 97       	sbiw	r24, 0x00	; 0
     418:	31 f0       	breq	.+12     	; 0x426 <__vector_16+0x44>
     41a:	80 91 38 20 	lds	r24, 0x2038
     41e:	90 91 39 20 	lds	r25, 0x2039
     422:	fc 01       	movw	r30, r24
     424:	09 95       	icall
     426:	df 91       	pop	r29
     428:	cf 91       	pop	r28
     42a:	ff 91       	pop	r31
     42c:	ef 91       	pop	r30
     42e:	bf 91       	pop	r27
     430:	af 91       	pop	r26
     432:	9f 91       	pop	r25
     434:	8f 91       	pop	r24
     436:	7f 91       	pop	r23
     438:	6f 91       	pop	r22
     43a:	5f 91       	pop	r21
     43c:	4f 91       	pop	r20
     43e:	3f 91       	pop	r19
     440:	2f 91       	pop	r18
     442:	0f 90       	pop	r0
     444:	00 92 3f 00 	sts	0x003F, r0
     448:	0f 90       	pop	r0
     44a:	1f 90       	pop	r1
     44c:	18 95       	reti

0000044e <__vector_17>:
     44e:	1f 92       	push	r1
     450:	0f 92       	push	r0
     452:	00 90 3f 00 	lds	r0, 0x003F
     456:	0f 92       	push	r0
     458:	11 24       	eor	r1, r1
     45a:	2f 93       	push	r18
     45c:	3f 93       	push	r19
     45e:	4f 93       	push	r20
     460:	5f 93       	push	r21
     462:	6f 93       	push	r22
     464:	7f 93       	push	r23
     466:	8f 93       	push	r24
     468:	9f 93       	push	r25
     46a:	af 93       	push	r26
     46c:	bf 93       	push	r27
     46e:	ef 93       	push	r30
     470:	ff 93       	push	r31
     472:	cf 93       	push	r28
     474:	df 93       	push	r29
     476:	cd b7       	in	r28, 0x3d	; 61
     478:	de b7       	in	r29, 0x3e	; 62
     47a:	80 91 3a 20 	lds	r24, 0x203A
     47e:	90 91 3b 20 	lds	r25, 0x203B
     482:	00 97       	sbiw	r24, 0x00	; 0
     484:	31 f0       	breq	.+12     	; 0x492 <__vector_17+0x44>
     486:	80 91 3a 20 	lds	r24, 0x203A
     48a:	90 91 3b 20 	lds	r25, 0x203B
     48e:	fc 01       	movw	r30, r24
     490:	09 95       	icall
     492:	df 91       	pop	r29
     494:	cf 91       	pop	r28
     496:	ff 91       	pop	r31
     498:	ef 91       	pop	r30
     49a:	bf 91       	pop	r27
     49c:	af 91       	pop	r26
     49e:	9f 91       	pop	r25
     4a0:	8f 91       	pop	r24
     4a2:	7f 91       	pop	r23
     4a4:	6f 91       	pop	r22
     4a6:	5f 91       	pop	r21
     4a8:	4f 91       	pop	r20
     4aa:	3f 91       	pop	r19
     4ac:	2f 91       	pop	r18
     4ae:	0f 90       	pop	r0
     4b0:	00 92 3f 00 	sts	0x003F, r0
     4b4:	0f 90       	pop	r0
     4b6:	1f 90       	pop	r1
     4b8:	18 95       	reti

000004ba <__vector_18>:
     4ba:	1f 92       	push	r1
     4bc:	0f 92       	push	r0
     4be:	00 90 3f 00 	lds	r0, 0x003F
     4c2:	0f 92       	push	r0
     4c4:	11 24       	eor	r1, r1
     4c6:	2f 93       	push	r18
     4c8:	3f 93       	push	r19
     4ca:	4f 93       	push	r20
     4cc:	5f 93       	push	r21
     4ce:	6f 93       	push	r22
     4d0:	7f 93       	push	r23
     4d2:	8f 93       	push	r24
     4d4:	9f 93       	push	r25
     4d6:	af 93       	push	r26
     4d8:	bf 93       	push	r27
     4da:	ef 93       	push	r30
     4dc:	ff 93       	push	r31
     4de:	cf 93       	push	r28
     4e0:	df 93       	push	r29
     4e2:	cd b7       	in	r28, 0x3d	; 61
     4e4:	de b7       	in	r29, 0x3e	; 62
     4e6:	80 91 3c 20 	lds	r24, 0x203C
     4ea:	90 91 3d 20 	lds	r25, 0x203D
     4ee:	00 97       	sbiw	r24, 0x00	; 0
     4f0:	31 f0       	breq	.+12     	; 0x4fe <__vector_18+0x44>
     4f2:	80 91 3c 20 	lds	r24, 0x203C
     4f6:	90 91 3d 20 	lds	r25, 0x203D
     4fa:	fc 01       	movw	r30, r24
     4fc:	09 95       	icall
     4fe:	df 91       	pop	r29
     500:	cf 91       	pop	r28
     502:	ff 91       	pop	r31
     504:	ef 91       	pop	r30
     506:	bf 91       	pop	r27
     508:	af 91       	pop	r26
     50a:	9f 91       	pop	r25
     50c:	8f 91       	pop	r24
     50e:	7f 91       	pop	r23
     510:	6f 91       	pop	r22
     512:	5f 91       	pop	r21
     514:	4f 91       	pop	r20
     516:	3f 91       	pop	r19
     518:	2f 91       	pop	r18
     51a:	0f 90       	pop	r0
     51c:	00 92 3f 00 	sts	0x003F, r0
     520:	0f 90       	pop	r0
     522:	1f 90       	pop	r1
     524:	18 95       	reti

00000526 <__vector_19>:
     526:	1f 92       	push	r1
     528:	0f 92       	push	r0
     52a:	00 90 3f 00 	lds	r0, 0x003F
     52e:	0f 92       	push	r0
     530:	11 24       	eor	r1, r1
     532:	2f 93       	push	r18
     534:	3f 93       	push	r19
     536:	4f 93       	push	r20
     538:	5f 93       	push	r21
     53a:	6f 93       	push	r22
     53c:	7f 93       	push	r23
     53e:	8f 93       	push	r24
     540:	9f 93       	push	r25
     542:	af 93       	push	r26
     544:	bf 93       	push	r27
     546:	ef 93       	push	r30
     548:	ff 93       	push	r31
     54a:	cf 93       	push	r28
     54c:	df 93       	push	r29
     54e:	cd b7       	in	r28, 0x3d	; 61
     550:	de b7       	in	r29, 0x3e	; 62
     552:	80 91 3e 20 	lds	r24, 0x203E
     556:	90 91 3f 20 	lds	r25, 0x203F
     55a:	00 97       	sbiw	r24, 0x00	; 0
     55c:	31 f0       	breq	.+12     	; 0x56a <__vector_19+0x44>
     55e:	80 91 3e 20 	lds	r24, 0x203E
     562:	90 91 3f 20 	lds	r25, 0x203F
     566:	fc 01       	movw	r30, r24
     568:	09 95       	icall
     56a:	df 91       	pop	r29
     56c:	cf 91       	pop	r28
     56e:	ff 91       	pop	r31
     570:	ef 91       	pop	r30
     572:	bf 91       	pop	r27
     574:	af 91       	pop	r26
     576:	9f 91       	pop	r25
     578:	8f 91       	pop	r24
     57a:	7f 91       	pop	r23
     57c:	6f 91       	pop	r22
     57e:	5f 91       	pop	r21
     580:	4f 91       	pop	r20
     582:	3f 91       	pop	r19
     584:	2f 91       	pop	r18
     586:	0f 90       	pop	r0
     588:	00 92 3f 00 	sts	0x003F, r0
     58c:	0f 90       	pop	r0
     58e:	1f 90       	pop	r1
     590:	18 95       	reti

00000592 <__vector_20>:
     592:	1f 92       	push	r1
     594:	0f 92       	push	r0
     596:	00 90 3f 00 	lds	r0, 0x003F
     59a:	0f 92       	push	r0
     59c:	11 24       	eor	r1, r1
     59e:	2f 93       	push	r18
     5a0:	3f 93       	push	r19
     5a2:	4f 93       	push	r20
     5a4:	5f 93       	push	r21
     5a6:	6f 93       	push	r22
     5a8:	7f 93       	push	r23
     5aa:	8f 93       	push	r24
     5ac:	9f 93       	push	r25
     5ae:	af 93       	push	r26
     5b0:	bf 93       	push	r27
     5b2:	ef 93       	push	r30
     5b4:	ff 93       	push	r31
     5b6:	cf 93       	push	r28
     5b8:	df 93       	push	r29
     5ba:	cd b7       	in	r28, 0x3d	; 61
     5bc:	de b7       	in	r29, 0x3e	; 62
     5be:	80 91 40 20 	lds	r24, 0x2040
     5c2:	90 91 41 20 	lds	r25, 0x2041
     5c6:	00 97       	sbiw	r24, 0x00	; 0
     5c8:	31 f0       	breq	.+12     	; 0x5d6 <__vector_20+0x44>
     5ca:	80 91 40 20 	lds	r24, 0x2040
     5ce:	90 91 41 20 	lds	r25, 0x2041
     5d2:	fc 01       	movw	r30, r24
     5d4:	09 95       	icall
     5d6:	df 91       	pop	r29
     5d8:	cf 91       	pop	r28
     5da:	ff 91       	pop	r31
     5dc:	ef 91       	pop	r30
     5de:	bf 91       	pop	r27
     5e0:	af 91       	pop	r26
     5e2:	9f 91       	pop	r25
     5e4:	8f 91       	pop	r24
     5e6:	7f 91       	pop	r23
     5e8:	6f 91       	pop	r22
     5ea:	5f 91       	pop	r21
     5ec:	4f 91       	pop	r20
     5ee:	3f 91       	pop	r19
     5f0:	2f 91       	pop	r18
     5f2:	0f 90       	pop	r0
     5f4:	00 92 3f 00 	sts	0x003F, r0
     5f8:	0f 90       	pop	r0
     5fa:	1f 90       	pop	r1
     5fc:	18 95       	reti

000005fe <__vector_21>:
     5fe:	1f 92       	push	r1
     600:	0f 92       	push	r0
     602:	00 90 3f 00 	lds	r0, 0x003F
     606:	0f 92       	push	r0
     608:	11 24       	eor	r1, r1
     60a:	2f 93       	push	r18
     60c:	3f 93       	push	r19
     60e:	4f 93       	push	r20
     610:	5f 93       	push	r21
     612:	6f 93       	push	r22
     614:	7f 93       	push	r23
     616:	8f 93       	push	r24
     618:	9f 93       	push	r25
     61a:	af 93       	push	r26
     61c:	bf 93       	push	r27
     61e:	ef 93       	push	r30
     620:	ff 93       	push	r31
     622:	cf 93       	push	r28
     624:	df 93       	push	r29
     626:	cd b7       	in	r28, 0x3d	; 61
     628:	de b7       	in	r29, 0x3e	; 62
     62a:	80 91 42 20 	lds	r24, 0x2042
     62e:	90 91 43 20 	lds	r25, 0x2043
     632:	00 97       	sbiw	r24, 0x00	; 0
     634:	31 f0       	breq	.+12     	; 0x642 <__vector_21+0x44>
     636:	80 91 42 20 	lds	r24, 0x2042
     63a:	90 91 43 20 	lds	r25, 0x2043
     63e:	fc 01       	movw	r30, r24
     640:	09 95       	icall
     642:	df 91       	pop	r29
     644:	cf 91       	pop	r28
     646:	ff 91       	pop	r31
     648:	ef 91       	pop	r30
     64a:	bf 91       	pop	r27
     64c:	af 91       	pop	r26
     64e:	9f 91       	pop	r25
     650:	8f 91       	pop	r24
     652:	7f 91       	pop	r23
     654:	6f 91       	pop	r22
     656:	5f 91       	pop	r21
     658:	4f 91       	pop	r20
     65a:	3f 91       	pop	r19
     65c:	2f 91       	pop	r18
     65e:	0f 90       	pop	r0
     660:	00 92 3f 00 	sts	0x003F, r0
     664:	0f 90       	pop	r0
     666:	1f 90       	pop	r1
     668:	18 95       	reti

0000066a <__vector_36>:
     66a:	1f 92       	push	r1
     66c:	0f 92       	push	r0
     66e:	00 90 3f 00 	lds	r0, 0x003F
     672:	0f 92       	push	r0
     674:	11 24       	eor	r1, r1
     676:	2f 93       	push	r18
     678:	3f 93       	push	r19
     67a:	4f 93       	push	r20
     67c:	5f 93       	push	r21
     67e:	6f 93       	push	r22
     680:	7f 93       	push	r23
     682:	8f 93       	push	r24
     684:	9f 93       	push	r25
     686:	af 93       	push	r26
     688:	bf 93       	push	r27
     68a:	ef 93       	push	r30
     68c:	ff 93       	push	r31
     68e:	cf 93       	push	r28
     690:	df 93       	push	r29
     692:	cd b7       	in	r28, 0x3d	; 61
     694:	de b7       	in	r29, 0x3e	; 62
     696:	80 91 44 20 	lds	r24, 0x2044
     69a:	90 91 45 20 	lds	r25, 0x2045
     69e:	00 97       	sbiw	r24, 0x00	; 0
     6a0:	31 f0       	breq	.+12     	; 0x6ae <__vector_36+0x44>
     6a2:	80 91 44 20 	lds	r24, 0x2044
     6a6:	90 91 45 20 	lds	r25, 0x2045
     6aa:	fc 01       	movw	r30, r24
     6ac:	09 95       	icall
     6ae:	df 91       	pop	r29
     6b0:	cf 91       	pop	r28
     6b2:	ff 91       	pop	r31
     6b4:	ef 91       	pop	r30
     6b6:	bf 91       	pop	r27
     6b8:	af 91       	pop	r26
     6ba:	9f 91       	pop	r25
     6bc:	8f 91       	pop	r24
     6be:	7f 91       	pop	r23
     6c0:	6f 91       	pop	r22
     6c2:	5f 91       	pop	r21
     6c4:	4f 91       	pop	r20
     6c6:	3f 91       	pop	r19
     6c8:	2f 91       	pop	r18
     6ca:	0f 90       	pop	r0
     6cc:	00 92 3f 00 	sts	0x003F, r0
     6d0:	0f 90       	pop	r0
     6d2:	1f 90       	pop	r1
     6d4:	18 95       	reti

000006d6 <__vector_37>:
     6d6:	1f 92       	push	r1
     6d8:	0f 92       	push	r0
     6da:	00 90 3f 00 	lds	r0, 0x003F
     6de:	0f 92       	push	r0
     6e0:	11 24       	eor	r1, r1
     6e2:	2f 93       	push	r18
     6e4:	3f 93       	push	r19
     6e6:	4f 93       	push	r20
     6e8:	5f 93       	push	r21
     6ea:	6f 93       	push	r22
     6ec:	7f 93       	push	r23
     6ee:	8f 93       	push	r24
     6f0:	9f 93       	push	r25
     6f2:	af 93       	push	r26
     6f4:	bf 93       	push	r27
     6f6:	ef 93       	push	r30
     6f8:	ff 93       	push	r31
     6fa:	cf 93       	push	r28
     6fc:	df 93       	push	r29
     6fe:	cd b7       	in	r28, 0x3d	; 61
     700:	de b7       	in	r29, 0x3e	; 62
     702:	80 91 46 20 	lds	r24, 0x2046
     706:	90 91 47 20 	lds	r25, 0x2047
     70a:	00 97       	sbiw	r24, 0x00	; 0
     70c:	31 f0       	breq	.+12     	; 0x71a <__vector_37+0x44>
     70e:	80 91 46 20 	lds	r24, 0x2046
     712:	90 91 47 20 	lds	r25, 0x2047
     716:	fc 01       	movw	r30, r24
     718:	09 95       	icall
     71a:	df 91       	pop	r29
     71c:	cf 91       	pop	r28
     71e:	ff 91       	pop	r31
     720:	ef 91       	pop	r30
     722:	bf 91       	pop	r27
     724:	af 91       	pop	r26
     726:	9f 91       	pop	r25
     728:	8f 91       	pop	r24
     72a:	7f 91       	pop	r23
     72c:	6f 91       	pop	r22
     72e:	5f 91       	pop	r21
     730:	4f 91       	pop	r20
     732:	3f 91       	pop	r19
     734:	2f 91       	pop	r18
     736:	0f 90       	pop	r0
     738:	00 92 3f 00 	sts	0x003F, r0
     73c:	0f 90       	pop	r0
     73e:	1f 90       	pop	r1
     740:	18 95       	reti

00000742 <__vector_38>:
     742:	1f 92       	push	r1
     744:	0f 92       	push	r0
     746:	00 90 3f 00 	lds	r0, 0x003F
     74a:	0f 92       	push	r0
     74c:	11 24       	eor	r1, r1
     74e:	2f 93       	push	r18
     750:	3f 93       	push	r19
     752:	4f 93       	push	r20
     754:	5f 93       	push	r21
     756:	6f 93       	push	r22
     758:	7f 93       	push	r23
     75a:	8f 93       	push	r24
     75c:	9f 93       	push	r25
     75e:	af 93       	push	r26
     760:	bf 93       	push	r27
     762:	ef 93       	push	r30
     764:	ff 93       	push	r31
     766:	cf 93       	push	r28
     768:	df 93       	push	r29
     76a:	cd b7       	in	r28, 0x3d	; 61
     76c:	de b7       	in	r29, 0x3e	; 62
     76e:	80 91 48 20 	lds	r24, 0x2048
     772:	90 91 49 20 	lds	r25, 0x2049
     776:	00 97       	sbiw	r24, 0x00	; 0
     778:	31 f0       	breq	.+12     	; 0x786 <__vector_38+0x44>
     77a:	80 91 48 20 	lds	r24, 0x2048
     77e:	90 91 49 20 	lds	r25, 0x2049
     782:	fc 01       	movw	r30, r24
     784:	09 95       	icall
     786:	df 91       	pop	r29
     788:	cf 91       	pop	r28
     78a:	ff 91       	pop	r31
     78c:	ef 91       	pop	r30
     78e:	bf 91       	pop	r27
     790:	af 91       	pop	r26
     792:	9f 91       	pop	r25
     794:	8f 91       	pop	r24
     796:	7f 91       	pop	r23
     798:	6f 91       	pop	r22
     79a:	5f 91       	pop	r21
     79c:	4f 91       	pop	r20
     79e:	3f 91       	pop	r19
     7a0:	2f 91       	pop	r18
     7a2:	0f 90       	pop	r0
     7a4:	00 92 3f 00 	sts	0x003F, r0
     7a8:	0f 90       	pop	r0
     7aa:	1f 90       	pop	r1
     7ac:	18 95       	reti

000007ae <__vector_39>:
     7ae:	1f 92       	push	r1
     7b0:	0f 92       	push	r0
     7b2:	00 90 3f 00 	lds	r0, 0x003F
     7b6:	0f 92       	push	r0
     7b8:	11 24       	eor	r1, r1
     7ba:	2f 93       	push	r18
     7bc:	3f 93       	push	r19
     7be:	4f 93       	push	r20
     7c0:	5f 93       	push	r21
     7c2:	6f 93       	push	r22
     7c4:	7f 93       	push	r23
     7c6:	8f 93       	push	r24
     7c8:	9f 93       	push	r25
     7ca:	af 93       	push	r26
     7cc:	bf 93       	push	r27
     7ce:	ef 93       	push	r30
     7d0:	ff 93       	push	r31
     7d2:	cf 93       	push	r28
     7d4:	df 93       	push	r29
     7d6:	cd b7       	in	r28, 0x3d	; 61
     7d8:	de b7       	in	r29, 0x3e	; 62
     7da:	80 91 4a 20 	lds	r24, 0x204A
     7de:	90 91 4b 20 	lds	r25, 0x204B
     7e2:	00 97       	sbiw	r24, 0x00	; 0
     7e4:	31 f0       	breq	.+12     	; 0x7f2 <__vector_39+0x44>
     7e6:	80 91 4a 20 	lds	r24, 0x204A
     7ea:	90 91 4b 20 	lds	r25, 0x204B
     7ee:	fc 01       	movw	r30, r24
     7f0:	09 95       	icall
     7f2:	df 91       	pop	r29
     7f4:	cf 91       	pop	r28
     7f6:	ff 91       	pop	r31
     7f8:	ef 91       	pop	r30
     7fa:	bf 91       	pop	r27
     7fc:	af 91       	pop	r26
     7fe:	9f 91       	pop	r25
     800:	8f 91       	pop	r24
     802:	7f 91       	pop	r23
     804:	6f 91       	pop	r22
     806:	5f 91       	pop	r21
     808:	4f 91       	pop	r20
     80a:	3f 91       	pop	r19
     80c:	2f 91       	pop	r18
     80e:	0f 90       	pop	r0
     810:	00 92 3f 00 	sts	0x003F, r0
     814:	0f 90       	pop	r0
     816:	1f 90       	pop	r1
     818:	18 95       	reti

0000081a <tc45_enable>:
     81a:	cf 93       	push	r28
     81c:	df 93       	push	r29
     81e:	00 d0       	rcall	.+0      	; 0x820 <tc45_enable+0x6>
     820:	1f 92       	push	r1
     822:	cd b7       	in	r28, 0x3d	; 61
     824:	de b7       	in	r29, 0x3e	; 62
     826:	8a 83       	std	Y+2, r24	; 0x02
     828:	9b 83       	std	Y+3, r25	; 0x03
     82a:	c8 dc       	rcall	.-1648   	; 0x1bc <cpu_irq_save>
     82c:	89 83       	std	Y+1, r24	; 0x01
     82e:	8a 81       	ldd	r24, Y+2	; 0x02
     830:	9b 81       	ldd	r25, Y+3	; 0x03
     832:	81 15       	cp	r24, r1
     834:	28 e0       	ldi	r18, 0x08	; 8
     836:	92 07       	cpc	r25, r18
     838:	49 f4       	brne	.+18     	; 0x84c <tc45_enable+0x32>
     83a:	61 e0       	ldi	r22, 0x01	; 1
     83c:	83 e0       	ldi	r24, 0x03	; 3
     83e:	0e 94 ad 0d 	call	0x1b5a	; 0x1b5a <sysclk_enable_module>
     842:	64 e0       	ldi	r22, 0x04	; 4
     844:	83 e0       	ldi	r24, 0x03	; 3
     846:	0e 94 ad 0d 	call	0x1b5a	; 0x1b5a <sysclk_enable_module>
     84a:	21 c0       	rjmp	.+66     	; 0x88e <tc45_enable+0x74>
     84c:	8a 81       	ldd	r24, Y+2	; 0x02
     84e:	9b 81       	ldd	r25, Y+3	; 0x03
     850:	80 34       	cpi	r24, 0x40	; 64
     852:	28 e0       	ldi	r18, 0x08	; 8
     854:	92 07       	cpc	r25, r18
     856:	49 f4       	brne	.+18     	; 0x86a <tc45_enable+0x50>
     858:	62 e0       	ldi	r22, 0x02	; 2
     85a:	83 e0       	ldi	r24, 0x03	; 3
     85c:	0e 94 ad 0d 	call	0x1b5a	; 0x1b5a <sysclk_enable_module>
     860:	64 e0       	ldi	r22, 0x04	; 4
     862:	83 e0       	ldi	r24, 0x03	; 3
     864:	0e 94 ad 0d 	call	0x1b5a	; 0x1b5a <sysclk_enable_module>
     868:	12 c0       	rjmp	.+36     	; 0x88e <tc45_enable+0x74>
     86a:	8a 81       	ldd	r24, Y+2	; 0x02
     86c:	9b 81       	ldd	r25, Y+3	; 0x03
     86e:	80 34       	cpi	r24, 0x40	; 64
     870:	29 e0       	ldi	r18, 0x09	; 9
     872:	92 07       	cpc	r25, r18
     874:	49 f4       	brne	.+18     	; 0x888 <tc45_enable+0x6e>
     876:	62 e0       	ldi	r22, 0x02	; 2
     878:	84 e0       	ldi	r24, 0x04	; 4
     87a:	0e 94 ad 0d 	call	0x1b5a	; 0x1b5a <sysclk_enable_module>
     87e:	64 e0       	ldi	r22, 0x04	; 4
     880:	84 e0       	ldi	r24, 0x04	; 4
     882:	0e 94 ad 0d 	call	0x1b5a	; 0x1b5a <sysclk_enable_module>
     886:	03 c0       	rjmp	.+6      	; 0x88e <tc45_enable+0x74>
     888:	89 81       	ldd	r24, Y+1	; 0x01
     88a:	a8 dc       	rcall	.-1712   	; 0x1dc <cpu_irq_restore>
     88c:	04 c0       	rjmp	.+8      	; 0x896 <tc45_enable+0x7c>
     88e:	81 e0       	ldi	r24, 0x01	; 1
     890:	b4 dc       	rcall	.-1688   	; 0x1fa <sleepmgr_lock_mode>
     892:	89 81       	ldd	r24, Y+1	; 0x01
     894:	a3 dc       	rcall	.-1722   	; 0x1dc <cpu_irq_restore>
     896:	23 96       	adiw	r28, 0x03	; 3
     898:	cd bf       	out	0x3d, r28	; 61
     89a:	de bf       	out	0x3e, r29	; 62
     89c:	df 91       	pop	r29
     89e:	cf 91       	pop	r28
     8a0:	08 95       	ret

000008a2 <tc45_set_overflow_interrupt_callback>:
 * \note
 * unmask TC45 clock (sysclk), but does not configure the TC45 clock source.
 */
void tc45_set_overflow_interrupt_callback(volatile void *tc,
		tc45_callback_t callback)
{
     8a2:	cf 93       	push	r28
     8a4:	df 93       	push	r29
     8a6:	00 d0       	rcall	.+0      	; 0x8a8 <tc45_set_overflow_interrupt_callback+0x6>
     8a8:	00 d0       	rcall	.+0      	; 0x8aa <tc45_set_overflow_interrupt_callback+0x8>
     8aa:	cd b7       	in	r28, 0x3d	; 61
     8ac:	de b7       	in	r29, 0x3e	; 62
     8ae:	89 83       	std	Y+1, r24	; 0x01
     8b0:	9a 83       	std	Y+2, r25	; 0x02
     8b2:	6b 83       	std	Y+3, r22	; 0x03
     8b4:	7c 83       	std	Y+4, r23	; 0x04
#ifdef TCC4
	if ((uintptr_t)tc == (uintptr_t)&TCC4) {
     8b6:	89 81       	ldd	r24, Y+1	; 0x01
     8b8:	9a 81       	ldd	r25, Y+2	; 0x02
     8ba:	81 15       	cp	r24, r1
     8bc:	28 e0       	ldi	r18, 0x08	; 8
     8be:	92 07       	cpc	r25, r18
     8c0:	39 f4       	brne	.+14     	; 0x8d0 <tc45_set_overflow_interrupt_callback+0x2e>
		tc45_tcc4_ovf_callback = callback;
     8c2:	8b 81       	ldd	r24, Y+3	; 0x03
     8c4:	9c 81       	ldd	r25, Y+4	; 0x04
     8c6:	80 93 30 20 	sts	0x2030, r24
     8ca:	90 93 31 20 	sts	0x2031, r25
     8ce:	19 c0       	rjmp	.+50     	; 0x902 <tc45_set_overflow_interrupt_callback+0x60>
	} else
#endif
#ifdef TCC5
	if ((uintptr_t)tc == (uintptr_t)&TCC5) {
     8d0:	89 81       	ldd	r24, Y+1	; 0x01
     8d2:	9a 81       	ldd	r25, Y+2	; 0x02
     8d4:	80 34       	cpi	r24, 0x40	; 64
     8d6:	28 e0       	ldi	r18, 0x08	; 8
     8d8:	92 07       	cpc	r25, r18
     8da:	39 f4       	brne	.+14     	; 0x8ea <tc45_set_overflow_interrupt_callback+0x48>
		tc45_tcc5_ovf_callback = callback;
     8dc:	8b 81       	ldd	r24, Y+3	; 0x03
     8de:	9c 81       	ldd	r25, Y+4	; 0x04
     8e0:	80 93 3c 20 	sts	0x203C, r24
     8e4:	90 93 3d 20 	sts	0x203D, r25
     8e8:	0c c0       	rjmp	.+24     	; 0x902 <tc45_set_overflow_interrupt_callback+0x60>
	} else
#endif
#ifdef TCD5
	if ((uintptr_t)tc == (uintptr_t)&TCD5) {
     8ea:	89 81       	ldd	r24, Y+1	; 0x01
     8ec:	9a 81       	ldd	r25, Y+2	; 0x02
     8ee:	80 34       	cpi	r24, 0x40	; 64
     8f0:	29 e0       	ldi	r18, 0x09	; 9
     8f2:	92 07       	cpc	r25, r18
     8f4:	31 f4       	brne	.+12     	; 0x902 <tc45_set_overflow_interrupt_callback+0x60>
		tc45_tcd5_ovf_callback = callback;
     8f6:	8b 81       	ldd	r24, Y+3	; 0x03
     8f8:	9c 81       	ldd	r25, Y+4	; 0x04
     8fa:	80 93 44 20 	sts	0x2044, r24
     8fe:	90 93 45 20 	sts	0x2045, r25
	} else
#endif
	{}
}
     902:	24 96       	adiw	r28, 0x04	; 4
     904:	cd bf       	out	0x3d, r28	; 61
     906:	de bf       	out	0x3e, r29	; 62
     908:	df 91       	pop	r29
     90a:	cf 91       	pop	r28
     90c:	08 95       	ret

0000090e <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
     90e:	cf 93       	push	r28
     910:	df 93       	push	r29
     912:	1f 92       	push	r1
     914:	cd b7       	in	r28, 0x3d	; 61
     916:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = SREG;
     918:	8f e3       	ldi	r24, 0x3F	; 63
     91a:	90 e0       	ldi	r25, 0x00	; 0
     91c:	fc 01       	movw	r30, r24
     91e:	80 81       	ld	r24, Z
     920:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     922:	f8 94       	cli
	return flags;
     924:	89 81       	ldd	r24, Y+1	; 0x01
}
     926:	0f 90       	pop	r0
     928:	df 91       	pop	r29
     92a:	cf 91       	pop	r28
     92c:	08 95       	ret

0000092e <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
     92e:	cf 93       	push	r28
     930:	df 93       	push	r29
     932:	1f 92       	push	r1
     934:	cd b7       	in	r28, 0x3d	; 61
     936:	de b7       	in	r29, 0x3e	; 62
     938:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
     93a:	8f e3       	ldi	r24, 0x3F	; 63
     93c:	90 e0       	ldi	r25, 0x00	; 0
     93e:	29 81       	ldd	r18, Y+1	; 0x01
     940:	fc 01       	movw	r30, r24
     942:	20 83       	st	Z, r18
}
     944:	0f 90       	pop	r0
     946:	df 91       	pop	r29
     948:	cf 91       	pop	r28
     94a:	08 95       	ret

0000094c <__vector_11>:
 * parameters specified in the global \c transfer structure.
 */
static void twim_interrupt_handler(void);

#ifdef TWIC
ISR(TWIC_TWIM_vect) { twim_interrupt_handler(); }
     94c:	1f 92       	push	r1
     94e:	0f 92       	push	r0
     950:	00 90 3f 00 	lds	r0, 0x003F
     954:	0f 92       	push	r0
     956:	11 24       	eor	r1, r1
     958:	2f 93       	push	r18
     95a:	3f 93       	push	r19
     95c:	4f 93       	push	r20
     95e:	5f 93       	push	r21
     960:	6f 93       	push	r22
     962:	7f 93       	push	r23
     964:	8f 93       	push	r24
     966:	9f 93       	push	r25
     968:	af 93       	push	r26
     96a:	bf 93       	push	r27
     96c:	ef 93       	push	r30
     96e:	ff 93       	push	r31
     970:	cf 93       	push	r28
     972:	df 93       	push	r29
     974:	cd b7       	in	r28, 0x3d	; 61
     976:	de b7       	in	r29, 0x3e	; 62
     978:	4f d1       	rcall	.+670    	; 0xc18 <twim_interrupt_handler>
     97a:	df 91       	pop	r29
     97c:	cf 91       	pop	r28
     97e:	ff 91       	pop	r31
     980:	ef 91       	pop	r30
     982:	bf 91       	pop	r27
     984:	af 91       	pop	r26
     986:	9f 91       	pop	r25
     988:	8f 91       	pop	r24
     98a:	7f 91       	pop	r23
     98c:	6f 91       	pop	r22
     98e:	5f 91       	pop	r21
     990:	4f 91       	pop	r20
     992:	3f 91       	pop	r19
     994:	2f 91       	pop	r18
     996:	0f 90       	pop	r0
     998:	00 92 3f 00 	sts	0x003F, r0
     99c:	0f 90       	pop	r0
     99e:	1f 90       	pop	r1
     9a0:	18 95       	reti

000009a2 <twim_idle>:
 *
 * \retval  true    The bus is currently idle.
 * \retval  false   The bus is currently busy.
 */
static inline bool twim_idle (const TWI_t * twi)
{
     9a2:	cf 93       	push	r28
     9a4:	df 93       	push	r29
     9a6:	00 d0       	rcall	.+0      	; 0x9a8 <twim_idle+0x6>
     9a8:	cd b7       	in	r28, 0x3d	; 61
     9aa:	de b7       	in	r29, 0x3e	; 62
     9ac:	89 83       	std	Y+1, r24	; 0x01
     9ae:	9a 83       	std	Y+2, r25	; 0x02

	return ((twi->MASTER.STATUS & TWI_MASTER_BUSSTATE_gm)
     9b0:	89 81       	ldd	r24, Y+1	; 0x01
     9b2:	9a 81       	ldd	r25, Y+2	; 0x02
     9b4:	fc 01       	movw	r30, r24
     9b6:	84 81       	ldd	r24, Z+4	; 0x04
     9b8:	88 2f       	mov	r24, r24
     9ba:	90 e0       	ldi	r25, 0x00	; 0
     9bc:	83 70       	andi	r24, 0x03	; 3
     9be:	99 27       	eor	r25, r25
     9c0:	21 e0       	ldi	r18, 0x01	; 1
     9c2:	81 30       	cpi	r24, 0x01	; 1
     9c4:	91 05       	cpc	r25, r1
     9c6:	09 f0       	breq	.+2      	; 0x9ca <twim_idle+0x28>
     9c8:	20 e0       	ldi	r18, 0x00	; 0
     9ca:	82 2f       	mov	r24, r18
			== TWI_MASTER_BUSSTATE_IDLE_gc);
}
     9cc:	0f 90       	pop	r0
     9ce:	0f 90       	pop	r0
     9d0:	df 91       	pop	r29
     9d2:	cf 91       	pop	r28
     9d4:	08 95       	ret

000009d6 <twim_acquire>:
 * \param no_wait  Set \c true to return instead of doing busy-wait (spin-lock).
 *
 * \return STATUS_OK if the bus is acquired, else ERR_BUSY.
 */
static inline status_code_t twim_acquire(bool no_wait)
{
     9d6:	cf 93       	push	r28
     9d8:	df 93       	push	r29
     9da:	00 d0       	rcall	.+0      	; 0x9dc <twim_acquire+0x6>
     9dc:	cd b7       	in	r28, 0x3d	; 61
     9de:	de b7       	in	r29, 0x3e	; 62
     9e0:	8a 83       	std	Y+2, r24	; 0x02
	while (transfer.locked) {
     9e2:	05 c0       	rjmp	.+10     	; 0x9ee <twim_acquire+0x18>

		if (no_wait) { return ERR_BUSY; }
     9e4:	8a 81       	ldd	r24, Y+2	; 0x02
     9e6:	88 23       	and	r24, r24
     9e8:	11 f0       	breq	.+4      	; 0x9ee <twim_acquire+0x18>
     9ea:	86 ef       	ldi	r24, 0xF6	; 246
     9ec:	0f c0       	rjmp	.+30     	; 0xa0c <twim_acquire+0x36>
 *
 * \return STATUS_OK if the bus is acquired, else ERR_BUSY.
 */
static inline status_code_t twim_acquire(bool no_wait)
{
	while (transfer.locked) {
     9ee:	80 91 55 20 	lds	r24, 0x2055
     9f2:	88 23       	and	r24, r24
     9f4:	b9 f7       	brne	.-18     	; 0x9e4 <twim_acquire+0xe>

		if (no_wait) { return ERR_BUSY; }
	}

	irqflags_t const flags = cpu_irq_save ();
     9f6:	8b df       	rcall	.-234    	; 0x90e <cpu_irq_save>
     9f8:	89 83       	std	Y+1, r24	; 0x01

	transfer.locked = true;
     9fa:	81 e0       	ldi	r24, 0x01	; 1
     9fc:	80 93 55 20 	sts	0x2055, r24
	transfer.status = OPERATION_IN_PROGRESS;
     a00:	80 e8       	ldi	r24, 0x80	; 128
     a02:	80 93 56 20 	sts	0x2056, r24

	cpu_irq_restore (flags);
     a06:	89 81       	ldd	r24, Y+1	; 0x01
     a08:	92 df       	rcall	.-220    	; 0x92e <cpu_irq_restore>

	return STATUS_OK;
     a0a:	80 e0       	ldi	r24, 0x00	; 0
}
     a0c:	0f 90       	pop	r0
     a0e:	0f 90       	pop	r0
     a10:	df 91       	pop	r29
     a12:	cf 91       	pop	r28
     a14:	08 95       	ret

00000a16 <twim_release>:
 *      - ERR_IO_ERROR to indicate a bus transaction error
 *      - ERR_NO_MEMORY to indicate buffer errors
 *      - ERR_PROTOCOL to indicate an unexpected bus state
 */
static inline status_code_t twim_release(void)
{
     a16:	cf 93       	push	r28
     a18:	df 93       	push	r29
     a1a:	1f 92       	push	r1
     a1c:	cd b7       	in	r28, 0x3d	; 61
     a1e:	de b7       	in	r29, 0x3e	; 62
	/* First wait for the driver event handler to indicate something
	 * other than a transfer in-progress, then test the bus interface
	 * for an Idle bus state.
	 */
	while (OPERATION_IN_PROGRESS == transfer.status);
     a20:	00 00       	nop
     a22:	80 91 56 20 	lds	r24, 0x2056
     a26:	80 38       	cpi	r24, 0x80	; 128
     a28:	e1 f3       	breq	.-8      	; 0xa22 <twim_release+0xc>

	while (! twim_idle(transfer.bus)) { barrier(); }
     a2a:	00 c0       	rjmp	.+0      	; 0xa2c <twim_release+0x16>
     a2c:	80 91 4c 20 	lds	r24, 0x204C
     a30:	90 91 4d 20 	lds	r25, 0x204D
     a34:	b6 df       	rcall	.-148    	; 0x9a2 <twim_idle>
     a36:	98 2f       	mov	r25, r24
     a38:	81 e0       	ldi	r24, 0x01	; 1
     a3a:	89 27       	eor	r24, r25
     a3c:	88 23       	and	r24, r24
     a3e:	b1 f7       	brne	.-20     	; 0xa2c <twim_release+0x16>

	status_code_t const status = transfer.status;
     a40:	80 91 56 20 	lds	r24, 0x2056
     a44:	89 83       	std	Y+1, r24	; 0x01

	transfer.locked = false;
     a46:	10 92 55 20 	sts	0x2055, r1

	return status;
     a4a:	89 81       	ldd	r24, Y+1	; 0x01
}
     a4c:	0f 90       	pop	r0
     a4e:	df 91       	pop	r29
     a50:	cf 91       	pop	r28
     a52:	08 95       	ret

00000a54 <twim_write_handler>:
 * \brief TWI master write interrupt handler.
 *
 *  Handles TWI transactions (master write) and responses to (N)ACK.
 */
static inline void twim_write_handler(void)
{
     a54:	cf 93       	push	r28
     a56:	df 93       	push	r29
     a58:	cd b7       	in	r28, 0x3d	; 61
     a5a:	de b7       	in	r29, 0x3e	; 62
     a5c:	28 97       	sbiw	r28, 0x08	; 8
     a5e:	cd bf       	out	0x3d, r28	; 61
     a60:	de bf       	out	0x3e, r29	; 62
	TWI_t * const         bus = transfer.bus;
     a62:	80 91 4c 20 	lds	r24, 0x204C
     a66:	90 91 4d 20 	lds	r25, 0x204D
     a6a:	89 83       	std	Y+1, r24	; 0x01
     a6c:	9a 83       	std	Y+2, r25	; 0x02
	twi_package_t * const pkg = transfer.pkg;
     a6e:	80 91 4e 20 	lds	r24, 0x204E
     a72:	90 91 4f 20 	lds	r25, 0x204F
     a76:	8b 83       	std	Y+3, r24	; 0x03
     a78:	9c 83       	std	Y+4, r25	; 0x04

	if (transfer.addr_count < pkg->addr_length) {
     a7a:	20 91 50 20 	lds	r18, 0x2050
     a7e:	30 91 51 20 	lds	r19, 0x2051
     a82:	8b 81       	ldd	r24, Y+3	; 0x03
     a84:	9c 81       	ldd	r25, Y+4	; 0x04
     a86:	fc 01       	movw	r30, r24
     a88:	84 81       	ldd	r24, Z+4	; 0x04
     a8a:	95 81       	ldd	r25, Z+5	; 0x05
     a8c:	28 17       	cp	r18, r24
     a8e:	39 07       	cpc	r19, r25
     a90:	dc f4       	brge	.+54     	; 0xac8 <twim_write_handler+0x74>

		const uint8_t * const data = pkg->addr;
     a92:	8b 81       	ldd	r24, Y+3	; 0x03
     a94:	9c 81       	ldd	r25, Y+4	; 0x04
     a96:	01 96       	adiw	r24, 0x01	; 1
     a98:	8d 83       	std	Y+5, r24	; 0x05
     a9a:	9e 83       	std	Y+6, r25	; 0x06
		bus->MASTER.DATA = data[transfer.addr_count++];
     a9c:	80 91 50 20 	lds	r24, 0x2050
     aa0:	90 91 51 20 	lds	r25, 0x2051
     aa4:	9c 01       	movw	r18, r24
     aa6:	2f 5f       	subi	r18, 0xFF	; 255
     aa8:	3f 4f       	sbci	r19, 0xFF	; 255
     aaa:	20 93 50 20 	sts	0x2050, r18
     aae:	30 93 51 20 	sts	0x2051, r19
     ab2:	2d 81       	ldd	r18, Y+5	; 0x05
     ab4:	3e 81       	ldd	r19, Y+6	; 0x06
     ab6:	82 0f       	add	r24, r18
     ab8:	93 1f       	adc	r25, r19
     aba:	fc 01       	movw	r30, r24
     abc:	20 81       	ld	r18, Z
     abe:	89 81       	ldd	r24, Y+1	; 0x01
     ac0:	9a 81       	ldd	r25, Y+2	; 0x02
     ac2:	fc 01       	movw	r30, r24
     ac4:	27 83       	std	Z+7, r18	; 0x07
     ac6:	3f c0       	rjmp	.+126    	; 0xb46 <twim_write_handler+0xf2>

	} else if (transfer.data_count < pkg->length) {
     ac8:	20 91 52 20 	lds	r18, 0x2052
     acc:	30 91 53 20 	lds	r19, 0x2053
     ad0:	8b 81       	ldd	r24, Y+3	; 0x03
     ad2:	9c 81       	ldd	r25, Y+4	; 0x04
     ad4:	fc 01       	movw	r30, r24
     ad6:	80 85       	ldd	r24, Z+8	; 0x08
     ad8:	91 85       	ldd	r25, Z+9	; 0x09
     ada:	28 17       	cp	r18, r24
     adc:	39 07       	cpc	r19, r25
     ade:	60 f5       	brcc	.+88     	; 0xb38 <twim_write_handler+0xe4>

		if (transfer.read) {
     ae0:	80 91 54 20 	lds	r24, 0x2054
     ae4:	88 23       	and	r24, r24
     ae6:	59 f0       	breq	.+22     	; 0xafe <twim_write_handler+0xaa>

			/* Send repeated START condition (Address|R/W=1). */

			bus->MASTER.ADDR |= 0x01;
     ae8:	89 81       	ldd	r24, Y+1	; 0x01
     aea:	9a 81       	ldd	r25, Y+2	; 0x02
     aec:	fc 01       	movw	r30, r24
     aee:	86 81       	ldd	r24, Z+6	; 0x06
     af0:	28 2f       	mov	r18, r24
     af2:	21 60       	ori	r18, 0x01	; 1
     af4:	89 81       	ldd	r24, Y+1	; 0x01
     af6:	9a 81       	ldd	r25, Y+2	; 0x02
     af8:	fc 01       	movw	r30, r24
     afa:	26 83       	std	Z+6, r18	; 0x06
     afc:	24 c0       	rjmp	.+72     	; 0xb46 <twim_write_handler+0xf2>

		} else {
			const uint8_t * const data = pkg->buffer;
     afe:	8b 81       	ldd	r24, Y+3	; 0x03
     b00:	9c 81       	ldd	r25, Y+4	; 0x04
     b02:	fc 01       	movw	r30, r24
     b04:	86 81       	ldd	r24, Z+6	; 0x06
     b06:	97 81       	ldd	r25, Z+7	; 0x07
     b08:	8f 83       	std	Y+7, r24	; 0x07
     b0a:	98 87       	std	Y+8, r25	; 0x08
			bus->MASTER.DATA = data[transfer.data_count++];
     b0c:	80 91 52 20 	lds	r24, 0x2052
     b10:	90 91 53 20 	lds	r25, 0x2053
     b14:	9c 01       	movw	r18, r24
     b16:	2f 5f       	subi	r18, 0xFF	; 255
     b18:	3f 4f       	sbci	r19, 0xFF	; 255
     b1a:	20 93 52 20 	sts	0x2052, r18
     b1e:	30 93 53 20 	sts	0x2053, r19
     b22:	2f 81       	ldd	r18, Y+7	; 0x07
     b24:	38 85       	ldd	r19, Y+8	; 0x08
     b26:	82 0f       	add	r24, r18
     b28:	93 1f       	adc	r25, r19
     b2a:	fc 01       	movw	r30, r24
     b2c:	20 81       	ld	r18, Z
     b2e:	89 81       	ldd	r24, Y+1	; 0x01
     b30:	9a 81       	ldd	r25, Y+2	; 0x02
     b32:	fc 01       	movw	r30, r24
     b34:	27 83       	std	Z+7, r18	; 0x07
     b36:	07 c0       	rjmp	.+14     	; 0xb46 <twim_write_handler+0xf2>

	} else {

		/* Send STOP condition to complete the transaction. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
     b38:	89 81       	ldd	r24, Y+1	; 0x01
     b3a:	9a 81       	ldd	r25, Y+2	; 0x02
     b3c:	23 e0       	ldi	r18, 0x03	; 3
     b3e:	fc 01       	movw	r30, r24
     b40:	23 83       	std	Z+3, r18	; 0x03
		transfer.status = STATUS_OK;
     b42:	10 92 56 20 	sts	0x2056, r1
	}
}
     b46:	28 96       	adiw	r28, 0x08	; 8
     b48:	cd bf       	out	0x3d, r28	; 61
     b4a:	de bf       	out	0x3e, r29	; 62
     b4c:	df 91       	pop	r29
     b4e:	cf 91       	pop	r28
     b50:	08 95       	ret

00000b52 <twim_read_handler>:
 *
 *  This is the master read interrupt handler that takes care of
 *  reading bytes from the TWI slave.
 */
static inline void twim_read_handler(void)
{
     b52:	cf 93       	push	r28
     b54:	df 93       	push	r29
     b56:	cd b7       	in	r28, 0x3d	; 61
     b58:	de b7       	in	r29, 0x3e	; 62
     b5a:	26 97       	sbiw	r28, 0x06	; 6
     b5c:	cd bf       	out	0x3d, r28	; 61
     b5e:	de bf       	out	0x3e, r29	; 62
	TWI_t * const         bus = transfer.bus;
     b60:	80 91 4c 20 	lds	r24, 0x204C
     b64:	90 91 4d 20 	lds	r25, 0x204D
     b68:	89 83       	std	Y+1, r24	; 0x01
     b6a:	9a 83       	std	Y+2, r25	; 0x02
	twi_package_t * const pkg = transfer.pkg;
     b6c:	80 91 4e 20 	lds	r24, 0x204E
     b70:	90 91 4f 20 	lds	r25, 0x204F
     b74:	8b 83       	std	Y+3, r24	; 0x03
     b76:	9c 83       	std	Y+4, r25	; 0x04

	if (transfer.data_count < pkg->length) {
     b78:	20 91 52 20 	lds	r18, 0x2052
     b7c:	30 91 53 20 	lds	r19, 0x2053
     b80:	8b 81       	ldd	r24, Y+3	; 0x03
     b82:	9c 81       	ldd	r25, Y+4	; 0x04
     b84:	fc 01       	movw	r30, r24
     b86:	80 85       	ldd	r24, Z+8	; 0x08
     b88:	91 85       	ldd	r25, Z+9	; 0x09
     b8a:	28 17       	cp	r18, r24
     b8c:	39 07       	cpc	r19, r25
     b8e:	b0 f5       	brcc	.+108    	; 0xbfc <twim_read_handler+0xaa>

		uint8_t * const data = pkg->buffer;
     b90:	8b 81       	ldd	r24, Y+3	; 0x03
     b92:	9c 81       	ldd	r25, Y+4	; 0x04
     b94:	fc 01       	movw	r30, r24
     b96:	86 81       	ldd	r24, Z+6	; 0x06
     b98:	97 81       	ldd	r25, Z+7	; 0x07
     b9a:	8d 83       	std	Y+5, r24	; 0x05
     b9c:	9e 83       	std	Y+6, r25	; 0x06
		data[transfer.data_count++] = bus->MASTER.DATA;
     b9e:	80 91 52 20 	lds	r24, 0x2052
     ba2:	90 91 53 20 	lds	r25, 0x2053
     ba6:	9c 01       	movw	r18, r24
     ba8:	2f 5f       	subi	r18, 0xFF	; 255
     baa:	3f 4f       	sbci	r19, 0xFF	; 255
     bac:	20 93 52 20 	sts	0x2052, r18
     bb0:	30 93 53 20 	sts	0x2053, r19
     bb4:	2d 81       	ldd	r18, Y+5	; 0x05
     bb6:	3e 81       	ldd	r19, Y+6	; 0x06
     bb8:	82 0f       	add	r24, r18
     bba:	93 1f       	adc	r25, r19
     bbc:	29 81       	ldd	r18, Y+1	; 0x01
     bbe:	3a 81       	ldd	r19, Y+2	; 0x02
     bc0:	f9 01       	movw	r30, r18
     bc2:	27 81       	ldd	r18, Z+7	; 0x07
     bc4:	fc 01       	movw	r30, r24
     bc6:	20 83       	st	Z, r18

		/* If there is more to read, issue ACK and start a byte read.
		 * Otherwise, issue NACK and STOP to complete the transaction.
		 */
		if (transfer.data_count < pkg->length) {
     bc8:	20 91 52 20 	lds	r18, 0x2052
     bcc:	30 91 53 20 	lds	r19, 0x2053
     bd0:	8b 81       	ldd	r24, Y+3	; 0x03
     bd2:	9c 81       	ldd	r25, Y+4	; 0x04
     bd4:	fc 01       	movw	r30, r24
     bd6:	80 85       	ldd	r24, Z+8	; 0x08
     bd8:	91 85       	ldd	r25, Z+9	; 0x09
     bda:	28 17       	cp	r18, r24
     bdc:	39 07       	cpc	r19, r25
     bde:	30 f4       	brcc	.+12     	; 0xbec <twim_read_handler+0x9a>

			bus->MASTER.CTRLC = TWI_MASTER_CMD_RECVTRANS_gc;
     be0:	89 81       	ldd	r24, Y+1	; 0x01
     be2:	9a 81       	ldd	r25, Y+2	; 0x02
     be4:	22 e0       	ldi	r18, 0x02	; 2
     be6:	fc 01       	movw	r30, r24
     be8:	23 83       	std	Z+3, r18	; 0x03
     bea:	10 c0       	rjmp	.+32     	; 0xc0c <twim_read_handler+0xba>

		} else {

			bus->MASTER.CTRLC = TWI_MASTER_ACKACT_bm | TWI_MASTER_CMD_STOP_gc;
     bec:	89 81       	ldd	r24, Y+1	; 0x01
     bee:	9a 81       	ldd	r25, Y+2	; 0x02
     bf0:	27 e0       	ldi	r18, 0x07	; 7
     bf2:	fc 01       	movw	r30, r24
     bf4:	23 83       	std	Z+3, r18	; 0x03
			transfer.status = STATUS_OK;
     bf6:	10 92 56 20 	sts	0x2056, r1
     bfa:	08 c0       	rjmp	.+16     	; 0xc0c <twim_read_handler+0xba>

	} else {

		/* Issue STOP and buffer overflow condition. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
     bfc:	89 81       	ldd	r24, Y+1	; 0x01
     bfe:	9a 81       	ldd	r25, Y+2	; 0x02
     c00:	23 e0       	ldi	r18, 0x03	; 3
     c02:	fc 01       	movw	r30, r24
     c04:	23 83       	std	Z+3, r18	; 0x03
		transfer.status = ERR_NO_MEMORY;
     c06:	89 ef       	ldi	r24, 0xF9	; 249
     c08:	80 93 56 20 	sts	0x2056, r24
	}
}
     c0c:	26 96       	adiw	r28, 0x06	; 6
     c0e:	cd bf       	out	0x3d, r28	; 61
     c10:	de bf       	out	0x3e, r29	; 62
     c12:	df 91       	pop	r29
     c14:	cf 91       	pop	r28
     c16:	08 95       	ret

00000c18 <twim_interrupt_handler>:
 * \brief Common TWI master interrupt service routine.
 *
 *  Check current status and calls the appropriate handler.
 */
static void twim_interrupt_handler(void)
{
     c18:	cf 93       	push	r28
     c1a:	df 93       	push	r29
     c1c:	1f 92       	push	r1
     c1e:	cd b7       	in	r28, 0x3d	; 61
     c20:	de b7       	in	r29, 0x3e	; 62
	uint8_t const master_status = transfer.bus->MASTER.STATUS;
     c22:	80 91 4c 20 	lds	r24, 0x204C
     c26:	90 91 4d 20 	lds	r25, 0x204D
     c2a:	fc 01       	movw	r30, r24
     c2c:	84 81       	ldd	r24, Z+4	; 0x04
     c2e:	89 83       	std	Y+1, r24	; 0x01

	if (master_status & TWI_MASTER_ARBLOST_bm) {
     c30:	89 81       	ldd	r24, Y+1	; 0x01
     c32:	88 2f       	mov	r24, r24
     c34:	90 e0       	ldi	r25, 0x00	; 0
     c36:	88 70       	andi	r24, 0x08	; 8
     c38:	99 27       	eor	r25, r25
     c3a:	00 97       	sbiw	r24, 0x00	; 0
     c3c:	99 f0       	breq	.+38     	; 0xc64 <twim_interrupt_handler+0x4c>

		transfer.bus->MASTER.STATUS = master_status | TWI_MASTER_ARBLOST_bm;
     c3e:	80 91 4c 20 	lds	r24, 0x204C
     c42:	90 91 4d 20 	lds	r25, 0x204D
     c46:	29 81       	ldd	r18, Y+1	; 0x01
     c48:	28 60       	ori	r18, 0x08	; 8
     c4a:	fc 01       	movw	r30, r24
     c4c:	24 83       	std	Z+4, r18	; 0x04
		transfer.bus->MASTER.CTRLC  = TWI_MASTER_CMD_STOP_gc;
     c4e:	80 91 4c 20 	lds	r24, 0x204C
     c52:	90 91 4d 20 	lds	r25, 0x204D
     c56:	23 e0       	ldi	r18, 0x03	; 3
     c58:	fc 01       	movw	r30, r24
     c5a:	23 83       	std	Z+3, r18	; 0x03
		transfer.status = ERR_BUSY;
     c5c:	86 ef       	ldi	r24, 0xF6	; 246
     c5e:	80 93 56 20 	sts	0x2056, r24
     c62:	2a c0       	rjmp	.+84     	; 0xcb8 <twim_interrupt_handler+0xa0>

	} else if ((master_status & TWI_MASTER_BUSERR_bm) ||
     c64:	89 81       	ldd	r24, Y+1	; 0x01
     c66:	88 2f       	mov	r24, r24
     c68:	90 e0       	ldi	r25, 0x00	; 0
     c6a:	84 70       	andi	r24, 0x04	; 4
     c6c:	99 27       	eor	r25, r25
     c6e:	00 97       	sbiw	r24, 0x00	; 0
     c70:	39 f4       	brne	.+14     	; 0xc80 <twim_interrupt_handler+0x68>
		(master_status & TWI_MASTER_RXACK_bm)) {
     c72:	89 81       	ldd	r24, Y+1	; 0x01
     c74:	88 2f       	mov	r24, r24
     c76:	90 e0       	ldi	r25, 0x00	; 0
     c78:	80 71       	andi	r24, 0x10	; 16
     c7a:	99 27       	eor	r25, r25

		transfer.bus->MASTER.STATUS = master_status | TWI_MASTER_ARBLOST_bm;
		transfer.bus->MASTER.CTRLC  = TWI_MASTER_CMD_STOP_gc;
		transfer.status = ERR_BUSY;

	} else if ((master_status & TWI_MASTER_BUSERR_bm) ||
     c7c:	00 97       	sbiw	r24, 0x00	; 0
     c7e:	59 f0       	breq	.+22     	; 0xc96 <twim_interrupt_handler+0x7e>
		(master_status & TWI_MASTER_RXACK_bm)) {

		transfer.bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
     c80:	80 91 4c 20 	lds	r24, 0x204C
     c84:	90 91 4d 20 	lds	r25, 0x204D
     c88:	23 e0       	ldi	r18, 0x03	; 3
     c8a:	fc 01       	movw	r30, r24
     c8c:	23 83       	std	Z+3, r18	; 0x03
		transfer.status = ERR_IO_ERROR;
     c8e:	8f ef       	ldi	r24, 0xFF	; 255
     c90:	80 93 56 20 	sts	0x2056, r24
     c94:	11 c0       	rjmp	.+34     	; 0xcb8 <twim_interrupt_handler+0xa0>

	} else if (master_status & TWI_MASTER_WIF_bm) {
     c96:	89 81       	ldd	r24, Y+1	; 0x01
     c98:	88 2f       	mov	r24, r24
     c9a:	90 e0       	ldi	r25, 0x00	; 0
     c9c:	80 74       	andi	r24, 0x40	; 64
     c9e:	99 27       	eor	r25, r25
     ca0:	00 97       	sbiw	r24, 0x00	; 0
     ca2:	11 f0       	breq	.+4      	; 0xca8 <twim_interrupt_handler+0x90>

		twim_write_handler();
     ca4:	d7 de       	rcall	.-594    	; 0xa54 <twim_write_handler>
     ca6:	08 c0       	rjmp	.+16     	; 0xcb8 <twim_interrupt_handler+0xa0>

	} else if (master_status & TWI_MASTER_RIF_bm) {
     ca8:	89 81       	ldd	r24, Y+1	; 0x01
     caa:	88 23       	and	r24, r24
     cac:	14 f4       	brge	.+4      	; 0xcb2 <twim_interrupt_handler+0x9a>

		twim_read_handler();
     cae:	51 df       	rcall	.-350    	; 0xb52 <twim_read_handler>
     cb0:	03 c0       	rjmp	.+6      	; 0xcb8 <twim_interrupt_handler+0xa0>

	} else {

		transfer.status = ERR_PROTOCOL;
     cb2:	8b ef       	ldi	r24, 0xFB	; 251
     cb4:	80 93 56 20 	sts	0x2056, r24
	}
}
     cb8:	0f 90       	pop	r0
     cba:	df 91       	pop	r29
     cbc:	cf 91       	pop	r28
     cbe:	08 95       	ret

00000cc0 <twi_master_init>:
 *                  (see \ref twi_options_t)
 * \retval STATUS_OK        Transaction is successful
 * \retval ERR_INVALID_ARG  Invalid arguments in \c opt.
 */
status_code_t twi_master_init(TWI_t *twi, const twi_options_t *opt)
{
     cc0:	cf 93       	push	r28
     cc2:	df 93       	push	r29
     cc4:	cd b7       	in	r28, 0x3d	; 61
     cc6:	de b7       	in	r29, 0x3e	; 62
     cc8:	25 97       	sbiw	r28, 0x05	; 5
     cca:	cd bf       	out	0x3d, r28	; 61
     ccc:	de bf       	out	0x3e, r29	; 62
     cce:	8a 83       	std	Y+2, r24	; 0x02
     cd0:	9b 83       	std	Y+3, r25	; 0x03
     cd2:	6c 83       	std	Y+4, r22	; 0x04
     cd4:	7d 83       	std	Y+5, r23	; 0x05
	uint8_t const ctrla = CONF_TWIM_INTLVL | TWI_MASTER_RIEN_bm |
     cd6:	88 eb       	ldi	r24, 0xB8	; 184
     cd8:	89 83       	std	Y+1, r24	; 0x01
		TWI_MASTER_WIEN_bm | TWI_MASTER_ENABLE_bm;

	twi->MASTER.BAUD   = opt->speed_reg;
     cda:	8c 81       	ldd	r24, Y+4	; 0x04
     cdc:	9d 81       	ldd	r25, Y+5	; 0x05
     cde:	fc 01       	movw	r30, r24
     ce0:	84 81       	ldd	r24, Z+4	; 0x04
     ce2:	95 81       	ldd	r25, Z+5	; 0x05
     ce4:	a6 81       	ldd	r26, Z+6	; 0x06
     ce6:	b7 81       	ldd	r27, Z+7	; 0x07
     ce8:	28 2f       	mov	r18, r24
     cea:	8a 81       	ldd	r24, Y+2	; 0x02
     cec:	9b 81       	ldd	r25, Y+3	; 0x03
     cee:	fc 01       	movw	r30, r24
     cf0:	25 83       	std	Z+5, r18	; 0x05
	twi->MASTER.CTRLA  = ctrla;
     cf2:	8a 81       	ldd	r24, Y+2	; 0x02
     cf4:	9b 81       	ldd	r25, Y+3	; 0x03
     cf6:	29 81       	ldd	r18, Y+1	; 0x01
     cf8:	fc 01       	movw	r30, r24
     cfa:	21 83       	std	Z+1, r18	; 0x01
	twi->MASTER.STATUS = TWI_MASTER_BUSSTATE_IDLE_gc;
     cfc:	8a 81       	ldd	r24, Y+2	; 0x02
     cfe:	9b 81       	ldd	r25, Y+3	; 0x03
     d00:	21 e0       	ldi	r18, 0x01	; 1
     d02:	fc 01       	movw	r30, r24
     d04:	24 83       	std	Z+4, r18	; 0x04

	transfer.locked    = false;
     d06:	10 92 55 20 	sts	0x2055, r1
	transfer.status    = STATUS_OK;
     d0a:	10 92 56 20 	sts	0x2056, r1

	/* Enable configured PMIC interrupt level. */

	PMIC.CTRL |= CONF_PMIC_INTLVL;
     d0e:	80 ea       	ldi	r24, 0xA0	; 160
     d10:	90 e0       	ldi	r25, 0x00	; 0
     d12:	20 ea       	ldi	r18, 0xA0	; 160
     d14:	30 e0       	ldi	r19, 0x00	; 0
     d16:	f9 01       	movw	r30, r18
     d18:	22 81       	ldd	r18, Z+2	; 0x02
     d1a:	22 60       	ori	r18, 0x02	; 2
     d1c:	fc 01       	movw	r30, r24
     d1e:	22 83       	std	Z+2, r18	; 0x02

	cpu_irq_enable();
     d20:	78 94       	sei

	return STATUS_OK;
     d22:	80 e0       	ldi	r24, 0x00	; 0
}
     d24:	25 96       	adiw	r28, 0x05	; 5
     d26:	cd bf       	out	0x3d, r28	; 61
     d28:	de bf       	out	0x3e, r29	; 62
     d2a:	df 91       	pop	r29
     d2c:	cf 91       	pop	r28
     d2e:	08 95       	ret

00000d30 <twi_master_transfer>:
 *      - ERR_PROTOCOL to indicate an unexpected bus state
 *      - ERR_INVALID_ARG to indicate invalid arguments.
 */
status_code_t twi_master_transfer(TWI_t *twi,
		const twi_package_t *package, bool read)
{
     d30:	cf 93       	push	r28
     d32:	df 93       	push	r29
     d34:	cd b7       	in	r28, 0x3d	; 61
     d36:	de b7       	in	r29, 0x3e	; 62
     d38:	27 97       	sbiw	r28, 0x07	; 7
     d3a:	cd bf       	out	0x3d, r28	; 61
     d3c:	de bf       	out	0x3e, r29	; 62
     d3e:	8b 83       	std	Y+3, r24	; 0x03
     d40:	9c 83       	std	Y+4, r25	; 0x04
     d42:	6d 83       	std	Y+5, r22	; 0x05
     d44:	7e 83       	std	Y+6, r23	; 0x06
     d46:	4f 83       	std	Y+7, r20	; 0x07
	/* Do a sanity check on the arguments. */

	if ((twi == NULL) || (package == NULL)) {
     d48:	8b 81       	ldd	r24, Y+3	; 0x03
     d4a:	9c 81       	ldd	r25, Y+4	; 0x04
     d4c:	00 97       	sbiw	r24, 0x00	; 0
     d4e:	21 f0       	breq	.+8      	; 0xd58 <twi_master_transfer+0x28>
     d50:	8d 81       	ldd	r24, Y+5	; 0x05
     d52:	9e 81       	ldd	r25, Y+6	; 0x06
     d54:	00 97       	sbiw	r24, 0x00	; 0
     d56:	11 f4       	brne	.+4      	; 0xd5c <twi_master_transfer+0x2c>
		return ERR_INVALID_ARG;
     d58:	88 ef       	ldi	r24, 0xF8	; 248
     d5a:	49 c0       	rjmp	.+146    	; 0xdee <twi_master_transfer+0xbe>
	}

	/* Initiate a transaction when the bus is ready. */

	status_code_t status = twim_acquire(package->no_wait);
     d5c:	8d 81       	ldd	r24, Y+5	; 0x05
     d5e:	9e 81       	ldd	r25, Y+6	; 0x06
     d60:	fc 01       	movw	r30, r24
     d62:	82 85       	ldd	r24, Z+10	; 0x0a
     d64:	38 de       	rcall	.-912    	; 0x9d6 <twim_acquire>
     d66:	89 83       	std	Y+1, r24	; 0x01

	if (STATUS_OK == status) {
     d68:	89 81       	ldd	r24, Y+1	; 0x01
     d6a:	88 23       	and	r24, r24
     d6c:	09 f0       	breq	.+2      	; 0xd70 <twi_master_transfer+0x40>
     d6e:	3e c0       	rjmp	.+124    	; 0xdec <twi_master_transfer+0xbc>
		transfer.bus         = (TWI_t *) twi;
     d70:	8b 81       	ldd	r24, Y+3	; 0x03
     d72:	9c 81       	ldd	r25, Y+4	; 0x04
     d74:	80 93 4c 20 	sts	0x204C, r24
     d78:	90 93 4d 20 	sts	0x204D, r25
		transfer.pkg         = (twi_package_t *) package;
     d7c:	8d 81       	ldd	r24, Y+5	; 0x05
     d7e:	9e 81       	ldd	r25, Y+6	; 0x06
     d80:	80 93 4e 20 	sts	0x204E, r24
     d84:	90 93 4f 20 	sts	0x204F, r25
		transfer.addr_count  = 0;
     d88:	10 92 50 20 	sts	0x2050, r1
     d8c:	10 92 51 20 	sts	0x2051, r1
		transfer.data_count  = 0;
     d90:	10 92 52 20 	sts	0x2052, r1
     d94:	10 92 53 20 	sts	0x2053, r1
		transfer.read        = read;
     d98:	8f 81       	ldd	r24, Y+7	; 0x07
     d9a:	80 93 54 20 	sts	0x2054, r24

		uint8_t const chip = (package->chip) << 1;
     d9e:	8d 81       	ldd	r24, Y+5	; 0x05
     da0:	9e 81       	ldd	r25, Y+6	; 0x06
     da2:	fc 01       	movw	r30, r24
     da4:	80 81       	ld	r24, Z
     da6:	88 0f       	add	r24, r24
     da8:	8a 83       	std	Y+2, r24	; 0x02

		if (package->addr_length || (false == read)) {
     daa:	8d 81       	ldd	r24, Y+5	; 0x05
     dac:	9e 81       	ldd	r25, Y+6	; 0x06
     dae:	fc 01       	movw	r30, r24
     db0:	84 81       	ldd	r24, Z+4	; 0x04
     db2:	95 81       	ldd	r25, Z+5	; 0x05
     db4:	00 97       	sbiw	r24, 0x00	; 0
     db6:	29 f4       	brne	.+10     	; 0xdc2 <twi_master_transfer+0x92>
     db8:	9f 81       	ldd	r25, Y+7	; 0x07
     dba:	81 e0       	ldi	r24, 0x01	; 1
     dbc:	89 27       	eor	r24, r25
     dbe:	88 23       	and	r24, r24
     dc0:	41 f0       	breq	.+16     	; 0xdd2 <twi_master_transfer+0xa2>
			transfer.bus->MASTER.ADDR = chip;
     dc2:	80 91 4c 20 	lds	r24, 0x204C
     dc6:	90 91 4d 20 	lds	r25, 0x204D
     dca:	2a 81       	ldd	r18, Y+2	; 0x02
     dcc:	fc 01       	movw	r30, r24
     dce:	26 83       	std	Z+6, r18	; 0x06
     dd0:	0b c0       	rjmp	.+22     	; 0xde8 <twi_master_transfer+0xb8>
		} else if (read) {
     dd2:	8f 81       	ldd	r24, Y+7	; 0x07
     dd4:	88 23       	and	r24, r24
     dd6:	41 f0       	breq	.+16     	; 0xde8 <twi_master_transfer+0xb8>
			transfer.bus->MASTER.ADDR = chip | 0x01;
     dd8:	80 91 4c 20 	lds	r24, 0x204C
     ddc:	90 91 4d 20 	lds	r25, 0x204D
     de0:	2a 81       	ldd	r18, Y+2	; 0x02
     de2:	21 60       	ori	r18, 0x01	; 1
     de4:	fc 01       	movw	r30, r24
     de6:	26 83       	std	Z+6, r18	; 0x06
		}

		status = twim_release();
     de8:	16 de       	rcall	.-980    	; 0xa16 <twim_release>
     dea:	89 83       	std	Y+1, r24	; 0x01
	}

	return status;
     dec:	89 81       	ldd	r24, Y+1	; 0x01
}
     dee:	27 96       	adiw	r28, 0x07	; 7
     df0:	cd bf       	out	0x3d, r28	; 61
     df2:	de bf       	out	0x3e, r29	; 62
     df4:	df 91       	pop	r29
     df6:	cf 91       	pop	r28
     df8:	08 95       	ret

00000dfa <sysclk_get_main_hz>:
 * dynamic setups as well.
 *
 * \return Frequency of the main system clock, in Hz.
 */
static inline uint32_t sysclk_get_main_hz(void)
{
     dfa:	cf 93       	push	r28
     dfc:	df 93       	push	r29
     dfe:	cd b7       	in	r28, 0x3d	; 61
     e00:	de b7       	in	r29, 0x3e	; 62
	switch (CONFIG_SYSCLK_SOURCE) {
	case SYSCLK_SRC_RC2MHZ:
		return 2000000UL;
     e02:	80 e8       	ldi	r24, 0x80	; 128
     e04:	94 e8       	ldi	r25, 0x84	; 132
     e06:	ae e1       	ldi	r26, 0x1E	; 30
     e08:	b0 e0       	ldi	r27, 0x00	; 0

	default:
		//unhandled_case(CONFIG_SYSCLK_SOURCE);
		return 0;
	}
}
     e0a:	bc 01       	movw	r22, r24
     e0c:	cd 01       	movw	r24, r26
     e0e:	df 91       	pop	r29
     e10:	cf 91       	pop	r28
     e12:	08 95       	ret

00000e14 <sysclk_get_per4_hz>:
 * This clock can run up to four times faster than the CPU clock.
 *
 * \return Frequency of the clk_PER4 clock, in Hz.
 */
static inline uint32_t sysclk_get_per4_hz(void)
{
     e14:	cf 93       	push	r28
     e16:	df 93       	push	r29
     e18:	1f 92       	push	r1
     e1a:	cd b7       	in	r28, 0x3d	; 61
     e1c:	de b7       	in	r29, 0x3e	; 62
	uint8_t shift = 0;
     e1e:	19 82       	std	Y+1, r1	; 0x01
#endif
	if (CONFIG_SYSCLK_PSADIV & (1U << CLK_PSADIV_gp)) {
		shift = (CONFIG_SYSCLK_PSADIV >> (1 + CLK_PSADIV_gp)) + 1;
	}

	return sysclk_get_main_hz() >> shift;
     e20:	ec df       	rcall	.-40     	; 0xdfa <sysclk_get_main_hz>
     e22:	dc 01       	movw	r26, r24
     e24:	cb 01       	movw	r24, r22
     e26:	29 81       	ldd	r18, Y+1	; 0x01
     e28:	22 2f       	mov	r18, r18
     e2a:	30 e0       	ldi	r19, 0x00	; 0
     e2c:	02 2e       	mov	r0, r18
     e2e:	04 c0       	rjmp	.+8      	; 0xe38 <sysclk_get_per4_hz+0x24>
     e30:	b6 95       	lsr	r27
     e32:	a7 95       	ror	r26
     e34:	97 95       	ror	r25
     e36:	87 95       	ror	r24
     e38:	0a 94       	dec	r0
     e3a:	d2 f7       	brpl	.-12     	; 0xe30 <sysclk_get_per4_hz+0x1c>
}
     e3c:	bc 01       	movw	r22, r24
     e3e:	cd 01       	movw	r24, r26
     e40:	0f 90       	pop	r0
     e42:	df 91       	pop	r29
     e44:	cf 91       	pop	r28
     e46:	08 95       	ret

00000e48 <sysclk_get_per2_hz>:
 * This clock can run up to two times faster than the CPU clock.
 *
 * \return Frequency of the clk_PER2 clock, in Hz.
 */
static inline uint32_t sysclk_get_per2_hz(void)
{
     e48:	cf 93       	push	r28
     e4a:	df 93       	push	r29
     e4c:	cd b7       	in	r28, 0x3d	; 61
     e4e:	de b7       	in	r29, 0x3e	; 62
	switch (CONFIG_SYSCLK_PSBCDIV) {
	case SYSCLK_PSBCDIV_1_1: /* Fall through */
	case SYSCLK_PSBCDIV_1_2:
		return sysclk_get_per4_hz();
     e50:	e1 df       	rcall	.-62     	; 0xe14 <sysclk_get_per4_hz>
     e52:	dc 01       	movw	r26, r24
     e54:	cb 01       	movw	r24, r22

	default:
		//unhandled_case(CONFIG_SYSCLK_PSBCDIV);
		return 0;
	}
}
     e56:	bc 01       	movw	r22, r24
     e58:	cd 01       	movw	r24, r26
     e5a:	df 91       	pop	r29
     e5c:	cf 91       	pop	r28
     e5e:	08 95       	ret

00000e60 <sysclk_get_per_hz>:
 * is set.
 *
 * \return Frequency of the clk_PER clock, in Hz.
 */
static inline uint32_t sysclk_get_per_hz(void)
{
     e60:	cf 93       	push	r28
     e62:	df 93       	push	r29
     e64:	cd b7       	in	r28, 0x3d	; 61
     e66:	de b7       	in	r29, 0x3e	; 62
	if (CONFIG_SYSCLK_PSBCDIV & (1U << CLK_PSBCDIV_gp))
		return sysclk_get_per2_hz() / 2;
	else
		return sysclk_get_per2_hz();
     e68:	ef df       	rcall	.-34     	; 0xe48 <sysclk_get_per2_hz>
     e6a:	dc 01       	movw	r26, r24
     e6c:	cb 01       	movw	r24, r22
}
     e6e:	bc 01       	movw	r22, r24
     e70:	cd 01       	movw	r24, r26
     e72:	df 91       	pop	r29
     e74:	cf 91       	pop	r28
     e76:	08 95       	ret

00000e78 <sysclk_get_cpu_hz>:
 * \brief Return the current rate in Hz of the CPU clock.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
     e78:	cf 93       	push	r28
     e7a:	df 93       	push	r29
     e7c:	cd b7       	in	r28, 0x3d	; 61
     e7e:	de b7       	in	r29, 0x3e	; 62
	return sysclk_get_per_hz();
     e80:	ef df       	rcall	.-34     	; 0xe60 <sysclk_get_per_hz>
     e82:	dc 01       	movw	r26, r24
     e84:	cb 01       	movw	r24, r22
}
     e86:	bc 01       	movw	r22, r24
     e88:	cd 01       	movw	r24, r26
     e8a:	df 91       	pop	r29
     e8c:	cf 91       	pop	r28
     e8e:	08 95       	ret

00000e90 <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
     e90:	cf 93       	push	r28
     e92:	df 93       	push	r29
     e94:	00 d0       	rcall	.+0      	; 0xe96 <sysclk_enable_peripheral_clock+0x6>
     e96:	cd b7       	in	r28, 0x3d	; 61
     e98:	de b7       	in	r29, 0x3e	; 62
     e9a:	89 83       	std	Y+1, r24	; 0x01
     e9c:	9a 83       	std	Y+2, r25	; 0x02
	if (module == NULL) {
     e9e:	89 81       	ldd	r24, Y+1	; 0x01
     ea0:	9a 81       	ldd	r25, Y+2	; 0x02
     ea2:	00 97       	sbiw	r24, 0x00	; 0
     ea4:	09 f4       	brne	.+2      	; 0xea8 <sysclk_enable_peripheral_clock+0x18>
     ea6:	95 c0       	rjmp	.+298    	; 0xfd2 <sysclk_enable_peripheral_clock+0x142>
	else if (module == &EBI) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EBI);
	}
#endif
#ifdef RTC
	else if (module == &RTC) {
     ea8:	89 81       	ldd	r24, Y+1	; 0x01
     eaa:	9a 81       	ldd	r25, Y+2	; 0x02
     eac:	81 15       	cp	r24, r1
     eae:	24 e0       	ldi	r18, 0x04	; 4
     eb0:	92 07       	cpc	r25, r18
     eb2:	21 f4       	brne	.+8      	; 0xebc <sysclk_enable_peripheral_clock+0x2c>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
     eb4:	64 e0       	ldi	r22, 0x04	; 4
     eb6:	80 e0       	ldi	r24, 0x00	; 0
     eb8:	50 d6       	rcall	.+3232   	; 0x1b5a <sysclk_enable_module>
     eba:	8b c0       	rjmp	.+278    	; 0xfd2 <sysclk_enable_peripheral_clock+0x142>
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
     ebc:	89 81       	ldd	r24, Y+1	; 0x01
     ebe:	9a 81       	ldd	r25, Y+2	; 0x02
     ec0:	80 38       	cpi	r24, 0x80	; 128
     ec2:	21 e0       	ldi	r18, 0x01	; 1
     ec4:	92 07       	cpc	r25, r18
     ec6:	21 f4       	brne	.+8      	; 0xed0 <sysclk_enable_peripheral_clock+0x40>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
     ec8:	62 e0       	ldi	r22, 0x02	; 2
     eca:	80 e0       	ldi	r24, 0x00	; 0
     ecc:	46 d6       	rcall	.+3212   	; 0x1b5a <sysclk_enable_module>
     ece:	81 c0       	rjmp	.+258    	; 0xfd2 <sysclk_enable_peripheral_clock+0x142>
	else if (module == &DMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
	}
#endif
#ifdef EDMA
	else if (module == &EDMA) {
     ed0:	89 81       	ldd	r24, Y+1	; 0x01
     ed2:	9a 81       	ldd	r25, Y+2	; 0x02
     ed4:	81 15       	cp	r24, r1
     ed6:	21 e0       	ldi	r18, 0x01	; 1
     ed8:	92 07       	cpc	r25, r18
     eda:	21 f4       	brne	.+8      	; 0xee4 <sysclk_enable_peripheral_clock+0x54>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
     edc:	61 e0       	ldi	r22, 0x01	; 1
     ede:	80 e0       	ldi	r24, 0x00	; 0
     ee0:	3c d6       	rcall	.+3192   	; 0x1b5a <sysclk_enable_module>
     ee2:	77 c0       	rjmp	.+238    	; 0xfd2 <sysclk_enable_peripheral_clock+0x142>
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
     ee4:	89 81       	ldd	r24, Y+1	; 0x01
     ee6:	9a 81       	ldd	r25, Y+2	; 0x02
     ee8:	80 38       	cpi	r24, 0x80	; 128
     eea:	23 e0       	ldi	r18, 0x03	; 3
     eec:	92 07       	cpc	r25, r18
     eee:	21 f4       	brne	.+8      	; 0xef8 <sysclk_enable_peripheral_clock+0x68>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
     ef0:	61 e0       	ldi	r22, 0x01	; 1
     ef2:	81 e0       	ldi	r24, 0x01	; 1
     ef4:	32 d6       	rcall	.+3172   	; 0x1b5a <sysclk_enable_module>
     ef6:	6d c0       	rjmp	.+218    	; 0xfd2 <sysclk_enable_peripheral_clock+0x142>
	else if (module == &ACB) {
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
     ef8:	89 81       	ldd	r24, Y+1	; 0x01
     efa:	9a 81       	ldd	r25, Y+2	; 0x02
     efc:	81 15       	cp	r24, r1
     efe:	22 e0       	ldi	r18, 0x02	; 2
     f00:	92 07       	cpc	r25, r18
     f02:	21 f4       	brne	.+8      	; 0xf0c <sysclk_enable_peripheral_clock+0x7c>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     f04:	62 e0       	ldi	r22, 0x02	; 2
     f06:	81 e0       	ldi	r24, 0x01	; 1
     f08:	28 d6       	rcall	.+3152   	; 0x1b5a <sysclk_enable_module>
     f0a:	63 c0       	rjmp	.+198    	; 0xfd2 <sysclk_enable_peripheral_clock+0x142>
	else if (module == &ADCB) {
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
	}
#endif
#ifdef DACA
	else if (module == &DACA) {
     f0c:	89 81       	ldd	r24, Y+1	; 0x01
     f0e:	9a 81       	ldd	r25, Y+2	; 0x02
     f10:	81 15       	cp	r24, r1
     f12:	23 e0       	ldi	r18, 0x03	; 3
     f14:	92 07       	cpc	r25, r18
     f16:	21 f4       	brne	.+8      	; 0xf20 <sysclk_enable_peripheral_clock+0x90>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_DAC);
     f18:	64 e0       	ldi	r22, 0x04	; 4
     f1a:	81 e0       	ldi	r24, 0x01	; 1
     f1c:	1e d6       	rcall	.+3132   	; 0x1b5a <sysclk_enable_module>
     f1e:	59 c0       	rjmp	.+178    	; 0xfd2 <sysclk_enable_peripheral_clock+0x142>
	else if (module == &TCF1) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC1);
	}
#endif
#ifdef TCC4
	else if (module == &TCC4) {
     f20:	89 81       	ldd	r24, Y+1	; 0x01
     f22:	9a 81       	ldd	r25, Y+2	; 0x02
     f24:	81 15       	cp	r24, r1
     f26:	28 e0       	ldi	r18, 0x08	; 8
     f28:	92 07       	cpc	r25, r18
     f2a:	21 f4       	brne	.+8      	; 0xf34 <sysclk_enable_peripheral_clock+0xa4>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC4);
     f2c:	61 e0       	ldi	r22, 0x01	; 1
     f2e:	83 e0       	ldi	r24, 0x03	; 3
     f30:	14 d6       	rcall	.+3112   	; 0x1b5a <sysclk_enable_module>
     f32:	4f c0       	rjmp	.+158    	; 0xfd2 <sysclk_enable_peripheral_clock+0x142>
	}
#endif
#ifdef TCC5
	else if (module == &TCC5) {
     f34:	89 81       	ldd	r24, Y+1	; 0x01
     f36:	9a 81       	ldd	r25, Y+2	; 0x02
     f38:	80 34       	cpi	r24, 0x40	; 64
     f3a:	28 e0       	ldi	r18, 0x08	; 8
     f3c:	92 07       	cpc	r25, r18
     f3e:	21 f4       	brne	.+8      	; 0xf48 <sysclk_enable_peripheral_clock+0xb8>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC5);
     f40:	62 e0       	ldi	r22, 0x02	; 2
     f42:	83 e0       	ldi	r24, 0x03	; 3
     f44:	0a d6       	rcall	.+3092   	; 0x1b5a <sysclk_enable_module>
     f46:	45 c0       	rjmp	.+138    	; 0xfd2 <sysclk_enable_peripheral_clock+0x142>
	else if (module == &TCD4) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC4);
	}
#endif
#ifdef TCD5
	else if (module == &TCD5) {
     f48:	89 81       	ldd	r24, Y+1	; 0x01
     f4a:	9a 81       	ldd	r25, Y+2	; 0x02
     f4c:	80 34       	cpi	r24, 0x40	; 64
     f4e:	29 e0       	ldi	r18, 0x09	; 9
     f50:	92 07       	cpc	r25, r18
     f52:	21 f4       	brne	.+8      	; 0xf5c <sysclk_enable_peripheral_clock+0xcc>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
     f54:	62 e0       	ldi	r22, 0x02	; 2
     f56:	84 e0       	ldi	r24, 0x04	; 4
     f58:	00 d6       	rcall	.+3072   	; 0x1b5a <sysclk_enable_module>
     f5a:	3b c0       	rjmp	.+118    	; 0xfd2 <sysclk_enable_peripheral_clock+0x142>
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
     f5c:	89 81       	ldd	r24, Y+1	; 0x01
     f5e:	9a 81       	ldd	r25, Y+2	; 0x02
     f60:	80 3b       	cpi	r24, 0xB0	; 176
     f62:	28 e0       	ldi	r18, 0x08	; 8
     f64:	92 07       	cpc	r25, r18
     f66:	21 f4       	brne	.+8      	; 0xf70 <sysclk_enable_peripheral_clock+0xe0>
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
     f68:	64 e0       	ldi	r22, 0x04	; 4
     f6a:	83 e0       	ldi	r24, 0x03	; 3
     f6c:	f6 d5       	rcall	.+3052   	; 0x1b5a <sysclk_enable_module>
     f6e:	31 c0       	rjmp	.+98     	; 0xfd2 <sysclk_enable_peripheral_clock+0x142>
	else if (module == &HIRESF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
     f70:	89 81       	ldd	r24, Y+1	; 0x01
     f72:	9a 81       	ldd	r25, Y+2	; 0x02
     f74:	80 3e       	cpi	r24, 0xE0	; 224
     f76:	28 e0       	ldi	r18, 0x08	; 8
     f78:	92 07       	cpc	r25, r18
     f7a:	21 f4       	brne	.+8      	; 0xf84 <sysclk_enable_peripheral_clock+0xf4>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
     f7c:	68 e0       	ldi	r22, 0x08	; 8
     f7e:	83 e0       	ldi	r24, 0x03	; 3
     f80:	ec d5       	rcall	.+3032   	; 0x1b5a <sysclk_enable_module>
     f82:	27 c0       	rjmp	.+78     	; 0xfd2 <sysclk_enable_peripheral_clock+0x142>
	else if (module == &SPIF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
     f84:	89 81       	ldd	r24, Y+1	; 0x01
     f86:	9a 81       	ldd	r25, Y+2	; 0x02
     f88:	80 3c       	cpi	r24, 0xC0	; 192
     f8a:	28 e0       	ldi	r18, 0x08	; 8
     f8c:	92 07       	cpc	r25, r18
     f8e:	21 f4       	brne	.+8      	; 0xf98 <sysclk_enable_peripheral_clock+0x108>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
     f90:	60 e1       	ldi	r22, 0x10	; 16
     f92:	83 e0       	ldi	r24, 0x03	; 3
     f94:	e2 d5       	rcall	.+3012   	; 0x1b5a <sysclk_enable_module>
     f96:	1d c0       	rjmp	.+58     	; 0xfd2 <sysclk_enable_peripheral_clock+0x142>
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
     f98:	89 81       	ldd	r24, Y+1	; 0x01
     f9a:	9a 81       	ldd	r25, Y+2	; 0x02
     f9c:	80 3c       	cpi	r24, 0xC0	; 192
     f9e:	29 e0       	ldi	r18, 0x09	; 9
     fa0:	92 07       	cpc	r25, r18
     fa2:	21 f4       	brne	.+8      	; 0xfac <sysclk_enable_peripheral_clock+0x11c>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
     fa4:	60 e1       	ldi	r22, 0x10	; 16
     fa6:	84 e0       	ldi	r24, 0x04	; 4
     fa8:	d8 d5       	rcall	.+2992   	; 0x1b5a <sysclk_enable_module>
     faa:	13 c0       	rjmp	.+38     	; 0xfd2 <sysclk_enable_peripheral_clock+0x142>
	else if (module == &USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
     fac:	89 81       	ldd	r24, Y+1	; 0x01
     fae:	9a 81       	ldd	r25, Y+2	; 0x02
     fb0:	80 38       	cpi	r24, 0x80	; 128
     fb2:	24 e0       	ldi	r18, 0x04	; 4
     fb4:	92 07       	cpc	r25, r18
     fb6:	21 f4       	brne	.+8      	; 0xfc0 <sysclk_enable_peripheral_clock+0x130>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
     fb8:	60 e4       	ldi	r22, 0x40	; 64
     fba:	83 e0       	ldi	r24, 0x03	; 3
     fbc:	ce d5       	rcall	.+2972   	; 0x1b5a <sysclk_enable_module>
     fbe:	09 c0       	rjmp	.+18     	; 0xfd2 <sysclk_enable_peripheral_clock+0x142>
	else if (module == &TWIF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TWI);
	}
#endif
#ifdef XCL
	else if (module == &XCL) {
     fc0:	89 81       	ldd	r24, Y+1	; 0x01
     fc2:	9a 81       	ldd	r25, Y+2	; 0x02
     fc4:	80 36       	cpi	r24, 0x60	; 96
     fc6:	24 e0       	ldi	r18, 0x04	; 4
     fc8:	92 07       	cpc	r25, r18
     fca:	19 f4       	brne	.+6      	; 0xfd2 <sysclk_enable_peripheral_clock+0x142>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_XCL);
     fcc:	60 e8       	ldi	r22, 0x80	; 128
     fce:	80 e0       	ldi	r24, 0x00	; 0
     fd0:	c4 d5       	rcall	.+2952   	; 0x1b5a <sysclk_enable_module>
	}
#endif
	else {
		Assert(false);
	}
}
     fd2:	0f 90       	pop	r0
     fd4:	0f 90       	pop	r0
     fd6:	df 91       	pop	r29
     fd8:	cf 91       	pop	r28
     fda:	08 95       	ret

00000fdc <twi_master_read>:
 *                  (see \ref twi_package_t)
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read(TWI_t *twi,
		const twi_package_t *package)
{
     fdc:	cf 93       	push	r28
     fde:	df 93       	push	r29
     fe0:	00 d0       	rcall	.+0      	; 0xfe2 <twi_master_read+0x6>
     fe2:	00 d0       	rcall	.+0      	; 0xfe4 <twi_master_read+0x8>
     fe4:	cd b7       	in	r28, 0x3d	; 61
     fe6:	de b7       	in	r29, 0x3e	; 62
     fe8:	89 83       	std	Y+1, r24	; 0x01
     fea:	9a 83       	std	Y+2, r25	; 0x02
     fec:	6b 83       	std	Y+3, r22	; 0x03
     fee:	7c 83       	std	Y+4, r23	; 0x04
	return twi_master_transfer (twi, package, true);
     ff0:	2b 81       	ldd	r18, Y+3	; 0x03
     ff2:	3c 81       	ldd	r19, Y+4	; 0x04
     ff4:	89 81       	ldd	r24, Y+1	; 0x01
     ff6:	9a 81       	ldd	r25, Y+2	; 0x02
     ff8:	41 e0       	ldi	r20, 0x01	; 1
     ffa:	b9 01       	movw	r22, r18
     ffc:	99 de       	rcall	.-718    	; 0xd30 <twi_master_transfer>
}
     ffe:	24 96       	adiw	r28, 0x04	; 4
    1000:	cd bf       	out	0x3d, r28	; 61
    1002:	de bf       	out	0x3e, r29	; 62
    1004:	df 91       	pop	r29
    1006:	cf 91       	pop	r28
    1008:	08 95       	ret

0000100a <twi_master_write>:
 *                  (see \ref twi_package_t)
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
    100a:	cf 93       	push	r28
    100c:	df 93       	push	r29
    100e:	00 d0       	rcall	.+0      	; 0x1010 <twi_master_write+0x6>
    1010:	00 d0       	rcall	.+0      	; 0x1012 <twi_master_write+0x8>
    1012:	cd b7       	in	r28, 0x3d	; 61
    1014:	de b7       	in	r29, 0x3e	; 62
    1016:	89 83       	std	Y+1, r24	; 0x01
    1018:	9a 83       	std	Y+2, r25	; 0x02
    101a:	6b 83       	std	Y+3, r22	; 0x03
    101c:	7c 83       	std	Y+4, r23	; 0x04
	return twi_master_transfer (twi, package, false);
    101e:	2b 81       	ldd	r18, Y+3	; 0x03
    1020:	3c 81       	ldd	r19, Y+4	; 0x04
    1022:	89 81       	ldd	r24, Y+1	; 0x01
    1024:	9a 81       	ldd	r25, Y+2	; 0x02
    1026:	40 e0       	ldi	r20, 0x00	; 0
    1028:	b9 01       	movw	r22, r18
    102a:	82 de       	rcall	.-764    	; 0xd30 <twi_master_transfer>
}
    102c:	24 96       	adiw	r28, 0x04	; 4
    102e:	cd bf       	out	0x3d, r28	; 61
    1030:	de bf       	out	0x3e, r29	; 62
    1032:	df 91       	pop	r29
    1034:	cf 91       	pop	r28
    1036:	08 95       	ret

00001038 <twi_master_enable>:
/*! \brief Enable Master Mode of the TWI.
 *
 * \param twi       Base address of the TWI instance.
 */
static inline void twi_master_enable(TWI_t *twi)
{
    1038:	cf 93       	push	r28
    103a:	df 93       	push	r29
    103c:	00 d0       	rcall	.+0      	; 0x103e <twi_master_enable+0x6>
    103e:	cd b7       	in	r28, 0x3d	; 61
    1040:	de b7       	in	r29, 0x3e	; 62
    1042:	89 83       	std	Y+1, r24	; 0x01
    1044:	9a 83       	std	Y+2, r25	; 0x02
  twi->MASTER.CTRLA |= TWI_MASTER_ENABLE_bm;
    1046:	89 81       	ldd	r24, Y+1	; 0x01
    1048:	9a 81       	ldd	r25, Y+2	; 0x02
    104a:	fc 01       	movw	r30, r24
    104c:	81 81       	ldd	r24, Z+1	; 0x01
    104e:	28 2f       	mov	r18, r24
    1050:	28 60       	ori	r18, 0x08	; 8
    1052:	89 81       	ldd	r24, Y+1	; 0x01
    1054:	9a 81       	ldd	r25, Y+2	; 0x02
    1056:	fc 01       	movw	r30, r24
    1058:	21 83       	std	Z+1, r18	; 0x01
}
    105a:	0f 90       	pop	r0
    105c:	0f 90       	pop	r0
    105e:	df 91       	pop	r29
    1060:	cf 91       	pop	r28
    1062:	08 95       	ret

00001064 <LSM303_init>:
void vector_normalize(vector *a);
void vector_cross(const vector *a, const vector *b, vector *out);
float vector_dot(const vector *a, const vector *b);

uint8_t LSM303_init(void)
{
    1064:	cf 93       	push	r28
    1066:	df 93       	push	r29
    1068:	cd b7       	in	r28, 0x3d	; 61
    106a:	de b7       	in	r29, 0x3e	; 62
    106c:	2d 97       	sbiw	r28, 0x0d	; 13
    106e:	cd bf       	out	0x3d, r28	; 61
    1070:	de bf       	out	0x3e, r29	; 62
	// TWI master options /////////ASF I2C init
	twi_options_t m_options;
	m_options.speed = TWI_SPEED;
    1072:	80 e8       	ldi	r24, 0x80	; 128
    1074:	9a e1       	ldi	r25, 0x1A	; 26
    1076:	a6 e0       	ldi	r26, 0x06	; 6
    1078:	b0 e0       	ldi	r27, 0x00	; 0
    107a:	89 83       	std	Y+1, r24	; 0x01
    107c:	9a 83       	std	Y+2, r25	; 0x02
    107e:	ab 83       	std	Y+3, r26	; 0x03
    1080:	bc 83       	std	Y+4, r27	; 0x04
	m_options.chip  = 0x50;
    1082:	80 e5       	ldi	r24, 0x50	; 80
    1084:	89 87       	std	Y+9, r24	; 0x09
	m_options.speed_reg = TWI_BAUD(sysclk_get_cpu_hz(), TWI_SPEED);
    1086:	f8 de       	rcall	.-528    	; 0xe78 <sysclk_get_cpu_hz>
    1088:	dc 01       	movw	r26, r24
    108a:	cb 01       	movw	r24, r22
    108c:	20 e0       	ldi	r18, 0x00	; 0
    108e:	35 e3       	ldi	r19, 0x35	; 53
    1090:	4c e0       	ldi	r20, 0x0C	; 12
    1092:	50 e0       	ldi	r21, 0x00	; 0
    1094:	bc 01       	movw	r22, r24
    1096:	cd 01       	movw	r24, r26
    1098:	0e 94 e5 22 	call	0x45ca	; 0x45ca <__udivmodsi4>
    109c:	da 01       	movw	r26, r20
    109e:	c9 01       	movw	r24, r18
    10a0:	05 97       	sbiw	r24, 0x05	; 5
    10a2:	a1 09       	sbc	r26, r1
    10a4:	b1 09       	sbc	r27, r1
    10a6:	8d 83       	std	Y+5, r24	; 0x05
    10a8:	9e 83       	std	Y+6, r25	; 0x06
    10aa:	af 83       	std	Y+7, r26	; 0x07
    10ac:	b8 87       	std	Y+8, r27	; 0x08


	// Initialize TWI_MASTER
	sysclk_enable_peripheral_clock(&TWI_MASTER);
    10ae:	80 e8       	ldi	r24, 0x80	; 128
    10b0:	94 e0       	ldi	r25, 0x04	; 4
    10b2:	ee de       	rcall	.-548    	; 0xe90 <sysclk_enable_peripheral_clock>
	twi_master_init(&TWI_MASTER, &m_options);
    10b4:	ce 01       	movw	r24, r28
    10b6:	01 96       	adiw	r24, 0x01	; 1
    10b8:	bc 01       	movw	r22, r24
    10ba:	80 e8       	ldi	r24, 0x80	; 128
    10bc:	94 e0       	ldi	r25, 0x04	; 4
    10be:	00 de       	rcall	.-1024   	; 0xcc0 <twi_master_init>
	twi_master_enable(&TWI_MASTER);
    10c0:	80 e8       	ldi	r24, 0x80	; 128
    10c2:	94 e0       	ldi	r25, 0x04	; 4
    10c4:	b9 df       	rcall	.-142    	; 0x1038 <twi_master_enable>
	
	// Enable the accelerometer
	LSM303_write8(LSM303_REGISTER_CTRL2, 0x00);
    10c6:	60 e0       	ldi	r22, 0x00	; 0
    10c8:	81 e2       	ldi	r24, 0x21	; 33
    10ca:	3e d1       	rcall	.+636    	; 0x1348 <LSM303_write8>
		
	// Enable the accelerometer
	//LSM303_write8(LSM303_REGISTER_CTRL1, 0b00011111);
	LSM303_write8(LSM303_REGISTER_CTRL1, 0x57);
    10cc:	67 e5       	ldi	r22, 0x57	; 87
    10ce:	80 e2       	ldi	r24, 0x20	; 32
    10d0:	3b d1       	rcall	.+630    	; 0x1348 <LSM303_write8>

	// Enable the magnetometer
	//LSM303_write8(LSM303_REGISTER_CTRL5, 0b01100000);
	LSM303_write8(LSM303_REGISTER_CTRL5, 0x64);
    10d2:	64 e6       	ldi	r22, 0x64	; 100
    10d4:	84 e2       	ldi	r24, 0x24	; 36
    10d6:	38 d1       	rcall	.+624    	; 0x1348 <LSM303_write8>
	LSM303_write8(LSM303_REGISTER_CTRL6, 0x20);
    10d8:	60 e2       	ldi	r22, 0x20	; 32
    10da:	85 e2       	ldi	r24, 0x25	; 37
    10dc:	35 d1       	rcall	.+618    	; 0x1348 <LSM303_write8>
	LSM303_write8(LSM303_REGISTER_CTRL7, 0x00);
    10de:	60 e0       	ldi	r22, 0x00	; 0
    10e0:	86 e2       	ldi	r24, 0x26	; 38
    10e2:	32 d1       	rcall	.+612    	; 0x1348 <LSM303_write8>
	
	if(LSM303_ID ==  LSM303_read8(LSM303_REGISTER_WHO_AM_I)) {
    10e4:	8f e0       	ldi	r24, 0x0F	; 15
    10e6:	56 d1       	rcall	.+684    	; 0x1394 <LSM303_read8>
    10e8:	89 34       	cpi	r24, 0x49	; 73
    10ea:	11 f4       	brne	.+4      	; 0x10f0 <LSM303_init+0x8c>
		return true;
    10ec:	81 e0       	ldi	r24, 0x01	; 1
    10ee:	01 c0       	rjmp	.+2      	; 0x10f2 <LSM303_init+0x8e>
	}
	
	return false;
    10f0:	80 e0       	ldi	r24, 0x00	; 0
}
    10f2:	2d 96       	adiw	r28, 0x0d	; 13
    10f4:	cd bf       	out	0x3d, r28	; 61
    10f6:	de bf       	out	0x3e, r29	; 62
    10f8:	df 91       	pop	r29
    10fa:	cf 91       	pop	r28
    10fc:	08 95       	ret

000010fe <LSM303_read>:

uint8_t LSM303_read(void) 
{
    10fe:	cf 93       	push	r28
    1100:	df 93       	push	r29
    1102:	cd b7       	in	r28, 0x3d	; 61
    1104:	de b7       	in	r29, 0x3e	; 62
    1106:	6e 97       	sbiw	r28, 0x1e	; 30
    1108:	cd bf       	out	0x3d, r28	; 61
    110a:	de bf       	out	0x3e, r29	; 62
	uint8_t buffer[7];
	  	
	// Package to send
	twi_package_t packet;
	//address or command
	packet.addr_length	=	1;
    110c:	81 e0       	ldi	r24, 0x01	; 1
    110e:	90 e0       	ldi	r25, 0x00	; 0
    1110:	88 8f       	std	Y+24, r24	; 0x18
    1112:	99 8f       	std	Y+25, r25	; 0x19
	packet.addr[0]		=	LSM303_REGISTER_OUT_X_L_A | 0x80;
    1114:	88 ea       	ldi	r24, 0xA8	; 168
    1116:	8d 8b       	std	Y+21, r24	; 0x15
	packet.chip			=	LSM303_ADDRESS;
    1118:	8e e1       	ldi	r24, 0x1E	; 30
    111a:	8c 8b       	std	Y+20, r24	; 0x14
	packet.buffer		=	(void *)buffer;
    111c:	ce 01       	movw	r24, r28
    111e:	0d 96       	adiw	r24, 0x0d	; 13
    1120:	8a 8f       	std	Y+26, r24	; 0x1a
    1122:	9b 8f       	std	Y+27, r25	; 0x1b
	packet.length		=	6;
    1124:	86 e0       	ldi	r24, 0x06	; 6
    1126:	90 e0       	ldi	r25, 0x00	; 0
    1128:	8c 8f       	std	Y+28, r24	; 0x1c
    112a:	9d 8f       	std	Y+29, r25	; 0x1d
	// Wait if bus is busy
	packet.no_wait     =	false;
    112c:	1e 8e       	std	Y+30, r1	; 0x1e
	  	
	  	
	if(twi_master_read(&TWI_MASTER, &packet)) {
    112e:	ce 01       	movw	r24, r28
    1130:	44 96       	adiw	r24, 0x14	; 20
    1132:	bc 01       	movw	r22, r24
    1134:	80 e8       	ldi	r24, 0x80	; 128
    1136:	94 e0       	ldi	r25, 0x04	; 4
    1138:	51 df       	rcall	.-350    	; 0xfdc <twi_master_read>
    113a:	88 23       	and	r24, r24
    113c:	11 f0       	breq	.+4      	; 0x1142 <LSM303_read+0x44>
		return 0x00;
    113e:	80 e0       	ldi	r24, 0x00	; 0
    1140:	fd c0       	rjmp	.+506    	; 0x133c <LSM303_read+0x23e>
	}

	int16_t xlo = buffer[0];
    1142:	8d 85       	ldd	r24, Y+13	; 0x0d
    1144:	88 2f       	mov	r24, r24
    1146:	90 e0       	ldi	r25, 0x00	; 0
    1148:	89 83       	std	Y+1, r24	; 0x01
    114a:	9a 83       	std	Y+2, r25	; 0x02
	int16_t xhi = buffer[1];
    114c:	8e 85       	ldd	r24, Y+14	; 0x0e
    114e:	88 2f       	mov	r24, r24
    1150:	90 e0       	ldi	r25, 0x00	; 0
    1152:	8b 83       	std	Y+3, r24	; 0x03
    1154:	9c 83       	std	Y+4, r25	; 0x04
	int16_t ylo = buffer[2];
    1156:	8f 85       	ldd	r24, Y+15	; 0x0f
    1158:	88 2f       	mov	r24, r24
    115a:	90 e0       	ldi	r25, 0x00	; 0
    115c:	8d 83       	std	Y+5, r24	; 0x05
    115e:	9e 83       	std	Y+6, r25	; 0x06
	int16_t yhi = buffer[3]; 
    1160:	88 89       	ldd	r24, Y+16	; 0x10
    1162:	88 2f       	mov	r24, r24
    1164:	90 e0       	ldi	r25, 0x00	; 0
    1166:	8f 83       	std	Y+7, r24	; 0x07
    1168:	98 87       	std	Y+8, r25	; 0x08
	int16_t zlo = buffer[4];
    116a:	89 89       	ldd	r24, Y+17	; 0x11
    116c:	88 2f       	mov	r24, r24
    116e:	90 e0       	ldi	r25, 0x00	; 0
    1170:	89 87       	std	Y+9, r24	; 0x09
    1172:	9a 87       	std	Y+10, r25	; 0x0a
	int16_t zhi = buffer[5];
    1174:	8a 89       	ldd	r24, Y+18	; 0x12
    1176:	88 2f       	mov	r24, r24
    1178:	90 e0       	ldi	r25, 0x00	; 0
    117a:	8b 87       	std	Y+11, r24	; 0x0b
    117c:	9c 87       	std	Y+12, r25	; 0x0c

	// Shift values to create properly formed integer (low byte first)
	accelData.x = (float)((xlo | (xhi << 8)) >> 4);
    117e:	8b 81       	ldd	r24, Y+3	; 0x03
    1180:	9c 81       	ldd	r25, Y+4	; 0x04
    1182:	38 2f       	mov	r19, r24
    1184:	22 27       	eor	r18, r18
    1186:	89 81       	ldd	r24, Y+1	; 0x01
    1188:	9a 81       	ldd	r25, Y+2	; 0x02
    118a:	82 2b       	or	r24, r18
    118c:	93 2b       	or	r25, r19
    118e:	95 95       	asr	r25
    1190:	87 95       	ror	r24
    1192:	95 95       	asr	r25
    1194:	87 95       	ror	r24
    1196:	95 95       	asr	r25
    1198:	87 95       	ror	r24
    119a:	95 95       	asr	r25
    119c:	87 95       	ror	r24
    119e:	aa 27       	eor	r26, r26
    11a0:	97 fd       	sbrc	r25, 7
    11a2:	a0 95       	com	r26
    11a4:	ba 2f       	mov	r27, r26
    11a6:	bc 01       	movw	r22, r24
    11a8:	cd 01       	movw	r24, r26
    11aa:	0e 94 fa 20 	call	0x41f4	; 0x41f4 <__floatsisf>
    11ae:	dc 01       	movw	r26, r24
    11b0:	cb 01       	movw	r24, r22
    11b2:	80 93 59 20 	sts	0x2059, r24
    11b6:	90 93 5a 20 	sts	0x205A, r25
    11ba:	a0 93 5b 20 	sts	0x205B, r26
    11be:	b0 93 5c 20 	sts	0x205C, r27
	accelData.y = (float)((ylo | (yhi << 8)) >> 4);
    11c2:	8f 81       	ldd	r24, Y+7	; 0x07
    11c4:	98 85       	ldd	r25, Y+8	; 0x08
    11c6:	38 2f       	mov	r19, r24
    11c8:	22 27       	eor	r18, r18
    11ca:	8d 81       	ldd	r24, Y+5	; 0x05
    11cc:	9e 81       	ldd	r25, Y+6	; 0x06
    11ce:	82 2b       	or	r24, r18
    11d0:	93 2b       	or	r25, r19
    11d2:	95 95       	asr	r25
    11d4:	87 95       	ror	r24
    11d6:	95 95       	asr	r25
    11d8:	87 95       	ror	r24
    11da:	95 95       	asr	r25
    11dc:	87 95       	ror	r24
    11de:	95 95       	asr	r25
    11e0:	87 95       	ror	r24
    11e2:	aa 27       	eor	r26, r26
    11e4:	97 fd       	sbrc	r25, 7
    11e6:	a0 95       	com	r26
    11e8:	ba 2f       	mov	r27, r26
    11ea:	bc 01       	movw	r22, r24
    11ec:	cd 01       	movw	r24, r26
    11ee:	0e 94 fa 20 	call	0x41f4	; 0x41f4 <__floatsisf>
    11f2:	dc 01       	movw	r26, r24
    11f4:	cb 01       	movw	r24, r22
    11f6:	80 93 5d 20 	sts	0x205D, r24
    11fa:	90 93 5e 20 	sts	0x205E, r25
    11fe:	a0 93 5f 20 	sts	0x205F, r26
    1202:	b0 93 60 20 	sts	0x2060, r27
	accelData.z = (float)((zlo | (zhi << 8)) >> 4);
    1206:	8b 85       	ldd	r24, Y+11	; 0x0b
    1208:	9c 85       	ldd	r25, Y+12	; 0x0c
    120a:	38 2f       	mov	r19, r24
    120c:	22 27       	eor	r18, r18
    120e:	89 85       	ldd	r24, Y+9	; 0x09
    1210:	9a 85       	ldd	r25, Y+10	; 0x0a
    1212:	82 2b       	or	r24, r18
    1214:	93 2b       	or	r25, r19
    1216:	95 95       	asr	r25
    1218:	87 95       	ror	r24
    121a:	95 95       	asr	r25
    121c:	87 95       	ror	r24
    121e:	95 95       	asr	r25
    1220:	87 95       	ror	r24
    1222:	95 95       	asr	r25
    1224:	87 95       	ror	r24
    1226:	aa 27       	eor	r26, r26
    1228:	97 fd       	sbrc	r25, 7
    122a:	a0 95       	com	r26
    122c:	ba 2f       	mov	r27, r26
    122e:	bc 01       	movw	r22, r24
    1230:	cd 01       	movw	r24, r26
    1232:	0e 94 fa 20 	call	0x41f4	; 0x41f4 <__floatsisf>
    1236:	dc 01       	movw	r26, r24
    1238:	cb 01       	movw	r24, r22
    123a:	80 93 61 20 	sts	0x2061, r24
    123e:	90 93 62 20 	sts	0x2062, r25
    1242:	a0 93 63 20 	sts	0x2063, r26
    1246:	b0 93 64 20 	sts	0x2064, r27

	// Read the magnetometer
	packet.addr[0] = LSM303_REGISTER_OUT_X_L_M | 0x80;
    124a:	88 e8       	ldi	r24, 0x88	; 136
    124c:	8d 8b       	std	Y+21, r24	; 0x15

	if(twi_master_read(&TWI_MASTER, &packet)) {
    124e:	ce 01       	movw	r24, r28
    1250:	44 96       	adiw	r24, 0x14	; 20
    1252:	bc 01       	movw	r22, r24
    1254:	80 e8       	ldi	r24, 0x80	; 128
    1256:	94 e0       	ldi	r25, 0x04	; 4
    1258:	c1 de       	rcall	.-638    	; 0xfdc <twi_master_read>
    125a:	88 23       	and	r24, r24
    125c:	11 f0       	breq	.+4      	; 0x1262 <LSM303_read+0x164>
		return 0x00;
    125e:	80 e0       	ldi	r24, 0x00	; 0
    1260:	6d c0       	rjmp	.+218    	; 0x133c <LSM303_read+0x23e>
	}
	
	xlo = buffer[0];
    1262:	8d 85       	ldd	r24, Y+13	; 0x0d
    1264:	88 2f       	mov	r24, r24
    1266:	90 e0       	ldi	r25, 0x00	; 0
    1268:	89 83       	std	Y+1, r24	; 0x01
    126a:	9a 83       	std	Y+2, r25	; 0x02
	xhi = buffer[1];
    126c:	8e 85       	ldd	r24, Y+14	; 0x0e
    126e:	88 2f       	mov	r24, r24
    1270:	90 e0       	ldi	r25, 0x00	; 0
    1272:	8b 83       	std	Y+3, r24	; 0x03
    1274:	9c 83       	std	Y+4, r25	; 0x04
	ylo = buffer[2];
    1276:	8f 85       	ldd	r24, Y+15	; 0x0f
    1278:	88 2f       	mov	r24, r24
    127a:	90 e0       	ldi	r25, 0x00	; 0
    127c:	8d 83       	std	Y+5, r24	; 0x05
    127e:	9e 83       	std	Y+6, r25	; 0x06
	yhi = buffer[3]; 
    1280:	88 89       	ldd	r24, Y+16	; 0x10
    1282:	88 2f       	mov	r24, r24
    1284:	90 e0       	ldi	r25, 0x00	; 0
    1286:	8f 83       	std	Y+7, r24	; 0x07
    1288:	98 87       	std	Y+8, r25	; 0x08
	zlo = buffer[4];
    128a:	89 89       	ldd	r24, Y+17	; 0x11
    128c:	88 2f       	mov	r24, r24
    128e:	90 e0       	ldi	r25, 0x00	; 0
    1290:	89 87       	std	Y+9, r24	; 0x09
    1292:	9a 87       	std	Y+10, r25	; 0x0a
	zhi = buffer[5];
    1294:	8a 89       	ldd	r24, Y+18	; 0x12
    1296:	88 2f       	mov	r24, r24
    1298:	90 e0       	ldi	r25, 0x00	; 0
    129a:	8b 87       	std	Y+11, r24	; 0x0b
    129c:	9c 87       	std	Y+12, r25	; 0x0c

	// Shift values to create properly formed integer (low byte first)
	magData.x = (float)(xlo | (xhi << 8));
    129e:	8b 81       	ldd	r24, Y+3	; 0x03
    12a0:	9c 81       	ldd	r25, Y+4	; 0x04
    12a2:	38 2f       	mov	r19, r24
    12a4:	22 27       	eor	r18, r18
    12a6:	89 81       	ldd	r24, Y+1	; 0x01
    12a8:	9a 81       	ldd	r25, Y+2	; 0x02
    12aa:	82 2b       	or	r24, r18
    12ac:	93 2b       	or	r25, r19
    12ae:	aa 27       	eor	r26, r26
    12b0:	97 fd       	sbrc	r25, 7
    12b2:	a0 95       	com	r26
    12b4:	ba 2f       	mov	r27, r26
    12b6:	bc 01       	movw	r22, r24
    12b8:	cd 01       	movw	r24, r26
    12ba:	0e 94 fa 20 	call	0x41f4	; 0x41f4 <__floatsisf>
    12be:	dc 01       	movw	r26, r24
    12c0:	cb 01       	movw	r24, r22
    12c2:	80 93 65 20 	sts	0x2065, r24
    12c6:	90 93 66 20 	sts	0x2066, r25
    12ca:	a0 93 67 20 	sts	0x2067, r26
    12ce:	b0 93 68 20 	sts	0x2068, r27
	magData.y = (float)(ylo | (yhi << 8));
    12d2:	8f 81       	ldd	r24, Y+7	; 0x07
    12d4:	98 85       	ldd	r25, Y+8	; 0x08
    12d6:	38 2f       	mov	r19, r24
    12d8:	22 27       	eor	r18, r18
    12da:	8d 81       	ldd	r24, Y+5	; 0x05
    12dc:	9e 81       	ldd	r25, Y+6	; 0x06
    12de:	82 2b       	or	r24, r18
    12e0:	93 2b       	or	r25, r19
    12e2:	aa 27       	eor	r26, r26
    12e4:	97 fd       	sbrc	r25, 7
    12e6:	a0 95       	com	r26
    12e8:	ba 2f       	mov	r27, r26
    12ea:	bc 01       	movw	r22, r24
    12ec:	cd 01       	movw	r24, r26
    12ee:	0e 94 fa 20 	call	0x41f4	; 0x41f4 <__floatsisf>
    12f2:	dc 01       	movw	r26, r24
    12f4:	cb 01       	movw	r24, r22
    12f6:	80 93 69 20 	sts	0x2069, r24
    12fa:	90 93 6a 20 	sts	0x206A, r25
    12fe:	a0 93 6b 20 	sts	0x206B, r26
    1302:	b0 93 6c 20 	sts	0x206C, r27
	magData.z = (float)(zlo | (zhi << 8));
    1306:	8b 85       	ldd	r24, Y+11	; 0x0b
    1308:	9c 85       	ldd	r25, Y+12	; 0x0c
    130a:	38 2f       	mov	r19, r24
    130c:	22 27       	eor	r18, r18
    130e:	89 85       	ldd	r24, Y+9	; 0x09
    1310:	9a 85       	ldd	r25, Y+10	; 0x0a
    1312:	82 2b       	or	r24, r18
    1314:	93 2b       	or	r25, r19
    1316:	aa 27       	eor	r26, r26
    1318:	97 fd       	sbrc	r25, 7
    131a:	a0 95       	com	r26
    131c:	ba 2f       	mov	r27, r26
    131e:	bc 01       	movw	r22, r24
    1320:	cd 01       	movw	r24, r26
    1322:	0e 94 fa 20 	call	0x41f4	; 0x41f4 <__floatsisf>
    1326:	dc 01       	movw	r26, r24
    1328:	cb 01       	movw	r24, r22
    132a:	80 93 6d 20 	sts	0x206D, r24
    132e:	90 93 6e 20 	sts	0x206E, r25
    1332:	a0 93 6f 20 	sts	0x206F, r26
    1336:	b0 93 70 20 	sts	0x2070, r27
	
	return 1;
    133a:	81 e0       	ldi	r24, 0x01	; 1
}
    133c:	6e 96       	adiw	r28, 0x1e	; 30
    133e:	cd bf       	out	0x3d, r28	; 61
    1340:	de bf       	out	0x3e, r29	; 62
    1342:	df 91       	pop	r29
    1344:	cf 91       	pop	r28
    1346:	08 95       	ret

00001348 <LSM303_write8>:


void LSM303_write8(uint8_t reg, uint8_t value)
{
    1348:	cf 93       	push	r28
    134a:	df 93       	push	r29
    134c:	cd b7       	in	r28, 0x3d	; 61
    134e:	de b7       	in	r29, 0x3e	; 62
    1350:	60 97       	sbiw	r28, 0x10	; 16
    1352:	cd bf       	out	0x3d, r28	; 61
    1354:	de bf       	out	0x3e, r29	; 62
    1356:	8f 87       	std	Y+15, r24	; 0x0f
    1358:	68 8b       	std	Y+16, r22	; 0x10
    uint8_t buffer[3];
    buffer[0] = reg;
    135a:	8f 85       	ldd	r24, Y+15	; 0x0f
    135c:	89 83       	std	Y+1, r24	; 0x01
    buffer[1] = value;
    135e:	88 89       	ldd	r24, Y+16	; 0x10
    1360:	8a 83       	std	Y+2, r24	; 0x02
    
    // Package to send
    twi_package_t packet;
    //address or command
    packet.addr_length =	0;
    1362:	18 86       	std	Y+8, r1	; 0x08
    1364:	19 86       	std	Y+9, r1	; 0x09
    packet.chip        = LSM303_ADDRESS;
    1366:	8e e1       	ldi	r24, 0x1E	; 30
    1368:	8c 83       	std	Y+4, r24	; 0x04
    packet.buffer      = (void *)buffer;
    136a:	ce 01       	movw	r24, r28
    136c:	01 96       	adiw	r24, 0x01	; 1
    136e:	8a 87       	std	Y+10, r24	; 0x0a
    1370:	9b 87       	std	Y+11, r25	; 0x0b
    packet.length      = 2;
    1372:	82 e0       	ldi	r24, 0x02	; 2
    1374:	90 e0       	ldi	r25, 0x00	; 0
    1376:	8c 87       	std	Y+12, r24	; 0x0c
    1378:	9d 87       	std	Y+13, r25	; 0x0d
    // Wait if bus is busy
    packet.no_wait     = false;
    137a:	1e 86       	std	Y+14, r1	; 0x0e
    
    if(twi_master_write(&TWI_MASTER, &packet) != STATUS_OK) {
    137c:	ce 01       	movw	r24, r28
    137e:	04 96       	adiw	r24, 0x04	; 4
    1380:	bc 01       	movw	r22, r24
    1382:	80 e8       	ldi	r24, 0x80	; 128
    1384:	94 e0       	ldi	r25, 0x04	; 4
    1386:	41 de       	rcall	.-894    	; 0x100a <twi_master_write>

    }
}
    1388:	60 96       	adiw	r28, 0x10	; 16
    138a:	cd bf       	out	0x3d, r28	; 61
    138c:	de bf       	out	0x3e, r29	; 62
    138e:	df 91       	pop	r29
    1390:	cf 91       	pop	r28
    1392:	08 95       	ret

00001394 <LSM303_read8>:

uint8_t LSM303_read8(uint8_t reg)
{
    1394:	cf 93       	push	r28
    1396:	df 93       	push	r29
    1398:	cd b7       	in	r28, 0x3d	; 61
    139a:	de b7       	in	r29, 0x3e	; 62
    139c:	2f 97       	sbiw	r28, 0x0f	; 15
    139e:	cd bf       	out	0x3d, r28	; 61
    13a0:	de bf       	out	0x3e, r29	; 62
    13a2:	8f 87       	std	Y+15, r24	; 0x0f
  	uint8_t buffer[3];
  	
  	// Package to send
  	twi_package_t packet;
  	//address or command
  	packet.addr_length	=	1;
    13a4:	81 e0       	ldi	r24, 0x01	; 1
    13a6:	90 e0       	ldi	r25, 0x00	; 0
    13a8:	88 87       	std	Y+8, r24	; 0x08
    13aa:	99 87       	std	Y+9, r25	; 0x09
  	packet.addr[0]		=	reg;
    13ac:	8f 85       	ldd	r24, Y+15	; 0x0f
    13ae:	8d 83       	std	Y+5, r24	; 0x05
  	packet.chip			=	LSM303_ADDRESS;
    13b0:	8e e1       	ldi	r24, 0x1E	; 30
    13b2:	8c 83       	std	Y+4, r24	; 0x04
  	packet.buffer		=	(void *)buffer;
    13b4:	ce 01       	movw	r24, r28
    13b6:	01 96       	adiw	r24, 0x01	; 1
    13b8:	8a 87       	std	Y+10, r24	; 0x0a
    13ba:	9b 87       	std	Y+11, r25	; 0x0b
  	packet.length		=	1;
    13bc:	81 e0       	ldi	r24, 0x01	; 1
    13be:	90 e0       	ldi	r25, 0x00	; 0
    13c0:	8c 87       	std	Y+12, r24	; 0x0c
    13c2:	9d 87       	std	Y+13, r25	; 0x0d
  	// Wait if bus is busy
  	packet.no_wait     =	false;
    13c4:	1e 86       	std	Y+14, r1	; 0x0e
  	
  	
  	if(twi_master_read(&TWI_MASTER, &packet)) {
    13c6:	ce 01       	movw	r24, r28
    13c8:	04 96       	adiw	r24, 0x04	; 4
    13ca:	bc 01       	movw	r22, r24
    13cc:	80 e8       	ldi	r24, 0x80	; 128
    13ce:	94 e0       	ldi	r25, 0x04	; 4
    13d0:	05 de       	rcall	.-1014   	; 0xfdc <twi_master_read>
    13d2:	88 23       	and	r24, r24
    13d4:	11 f0       	breq	.+4      	; 0x13da <LSM303_read8+0x46>
	  	return 0x00;
    13d6:	80 e0       	ldi	r24, 0x00	; 0
    13d8:	01 c0       	rjmp	.+2      	; 0x13dc <LSM303_read8+0x48>
  	}

  	return buffer[0];
    13da:	89 81       	ldd	r24, Y+1	; 0x01
}
    13dc:	2f 96       	adiw	r28, 0x0f	; 15
    13de:	cd bf       	out	0x3d, r28	; 61
    13e0:	de bf       	out	0x3e, r29	; 62
    13e2:	df 91       	pop	r29
    13e4:	cf 91       	pop	r28
    13e6:	08 95       	ret

000013e8 <heading>:

float heading(void)
{
    13e8:	cf 92       	push	r12
    13ea:	df 92       	push	r13
    13ec:	ef 92       	push	r14
    13ee:	ff 92       	push	r15
    13f0:	cf 93       	push	r28
    13f2:	df 93       	push	r29
    13f4:	cd b7       	in	r28, 0x3d	; 61
    13f6:	de b7       	in	r29, 0x3e	; 62
    13f8:	e4 97       	sbiw	r28, 0x34	; 52
    13fa:	cd bf       	out	0x3d, r28	; 61
    13fc:	de bf       	out	0x3e, r29	; 62
	vector from = { 1.0, 0.0, 0.0};
    13fe:	80 e0       	ldi	r24, 0x00	; 0
    1400:	90 e0       	ldi	r25, 0x00	; 0
    1402:	a0 e8       	ldi	r26, 0x80	; 128
    1404:	bf e3       	ldi	r27, 0x3F	; 63
    1406:	8d 83       	std	Y+5, r24	; 0x05
    1408:	9e 83       	std	Y+6, r25	; 0x06
    140a:	af 83       	std	Y+7, r26	; 0x07
    140c:	b8 87       	std	Y+8, r27	; 0x08
    140e:	19 86       	std	Y+9, r1	; 0x09
    1410:	1a 86       	std	Y+10, r1	; 0x0a
    1412:	1b 86       	std	Y+11, r1	; 0x0b
    1414:	1c 86       	std	Y+12, r1	; 0x0c
    1416:	1d 86       	std	Y+13, r1	; 0x0d
    1418:	1e 86       	std	Y+14, r1	; 0x0e
    141a:	1f 86       	std	Y+15, r1	; 0x0f
    141c:	18 8a       	std	Y+16, r1	; 0x10
    vector temp_m = {magData.x, magData.y, magData.z};
    141e:	80 91 65 20 	lds	r24, 0x2065
    1422:	90 91 66 20 	lds	r25, 0x2066
    1426:	a0 91 67 20 	lds	r26, 0x2067
    142a:	b0 91 68 20 	lds	r27, 0x2068
    142e:	89 8b       	std	Y+17, r24	; 0x11
    1430:	9a 8b       	std	Y+18, r25	; 0x12
    1432:	ab 8b       	std	Y+19, r26	; 0x13
    1434:	bc 8b       	std	Y+20, r27	; 0x14
    1436:	80 91 69 20 	lds	r24, 0x2069
    143a:	90 91 6a 20 	lds	r25, 0x206A
    143e:	a0 91 6b 20 	lds	r26, 0x206B
    1442:	b0 91 6c 20 	lds	r27, 0x206C
    1446:	8d 8b       	std	Y+21, r24	; 0x15
    1448:	9e 8b       	std	Y+22, r25	; 0x16
    144a:	af 8b       	std	Y+23, r26	; 0x17
    144c:	b8 8f       	std	Y+24, r27	; 0x18
    144e:	80 91 6d 20 	lds	r24, 0x206D
    1452:	90 91 6e 20 	lds	r25, 0x206E
    1456:	a0 91 6f 20 	lds	r26, 0x206F
    145a:	b0 91 70 20 	lds	r27, 0x2070
    145e:	89 8f       	std	Y+25, r24	; 0x19
    1460:	9a 8f       	std	Y+26, r25	; 0x1a
    1462:	ab 8f       	std	Y+27, r26	; 0x1b
    1464:	bc 8f       	std	Y+28, r27	; 0x1c

    // subtract offset (average of min and max) from magnetometer readings
    temp_m.x -= ((int32_t)m_min.x + m_max.x) / 2;
    1466:	c9 88       	ldd	r12, Y+17	; 0x11
    1468:	da 88       	ldd	r13, Y+18	; 0x12
    146a:	eb 88       	ldd	r14, Y+19	; 0x13
    146c:	fc 88       	ldd	r15, Y+20	; 0x14
    146e:	80 91 00 20 	lds	r24, 0x2000
    1472:	90 91 01 20 	lds	r25, 0x2001
    1476:	a0 91 02 20 	lds	r26, 0x2002
    147a:	b0 91 03 20 	lds	r27, 0x2003
    147e:	bc 01       	movw	r22, r24
    1480:	cd 01       	movw	r24, r26
    1482:	0e 94 c7 20 	call	0x418e	; 0x418e <__fixsfsi>
    1486:	dc 01       	movw	r26, r24
    1488:	cb 01       	movw	r24, r22
    148a:	bc 01       	movw	r22, r24
    148c:	cd 01       	movw	r24, r26
    148e:	0e 94 fa 20 	call	0x41f4	; 0x41f4 <__floatsisf>
    1492:	dc 01       	movw	r26, r24
    1494:	cb 01       	movw	r24, r22
    1496:	20 91 0c 20 	lds	r18, 0x200C
    149a:	30 91 0d 20 	lds	r19, 0x200D
    149e:	40 91 0e 20 	lds	r20, 0x200E
    14a2:	50 91 0f 20 	lds	r21, 0x200F
    14a6:	bc 01       	movw	r22, r24
    14a8:	cd 01       	movw	r24, r26
    14aa:	0e 94 5b 1f 	call	0x3eb6	; 0x3eb6 <__addsf3>
    14ae:	dc 01       	movw	r26, r24
    14b0:	cb 01       	movw	r24, r22
    14b2:	20 e0       	ldi	r18, 0x00	; 0
    14b4:	30 e0       	ldi	r19, 0x00	; 0
    14b6:	40 e0       	ldi	r20, 0x00	; 0
    14b8:	50 e4       	ldi	r21, 0x40	; 64
    14ba:	bc 01       	movw	r22, r24
    14bc:	cd 01       	movw	r24, r26
    14be:	0e 94 25 20 	call	0x404a	; 0x404a <__divsf3>
    14c2:	dc 01       	movw	r26, r24
    14c4:	cb 01       	movw	r24, r22
    14c6:	9c 01       	movw	r18, r24
    14c8:	ad 01       	movw	r20, r26
    14ca:	c7 01       	movw	r24, r14
    14cc:	b6 01       	movw	r22, r12
    14ce:	0e 94 5a 1f 	call	0x3eb4	; 0x3eb4 <__subsf3>
    14d2:	dc 01       	movw	r26, r24
    14d4:	cb 01       	movw	r24, r22
    14d6:	89 8b       	std	Y+17, r24	; 0x11
    14d8:	9a 8b       	std	Y+18, r25	; 0x12
    14da:	ab 8b       	std	Y+19, r26	; 0x13
    14dc:	bc 8b       	std	Y+20, r27	; 0x14
    temp_m.y -= ((int32_t)m_min.y + m_max.y) / 2;
    14de:	cd 88       	ldd	r12, Y+21	; 0x15
    14e0:	de 88       	ldd	r13, Y+22	; 0x16
    14e2:	ef 88       	ldd	r14, Y+23	; 0x17
    14e4:	f8 8c       	ldd	r15, Y+24	; 0x18
    14e6:	80 91 04 20 	lds	r24, 0x2004
    14ea:	90 91 05 20 	lds	r25, 0x2005
    14ee:	a0 91 06 20 	lds	r26, 0x2006
    14f2:	b0 91 07 20 	lds	r27, 0x2007
    14f6:	bc 01       	movw	r22, r24
    14f8:	cd 01       	movw	r24, r26
    14fa:	0e 94 c7 20 	call	0x418e	; 0x418e <__fixsfsi>
    14fe:	dc 01       	movw	r26, r24
    1500:	cb 01       	movw	r24, r22
    1502:	bc 01       	movw	r22, r24
    1504:	cd 01       	movw	r24, r26
    1506:	0e 94 fa 20 	call	0x41f4	; 0x41f4 <__floatsisf>
    150a:	dc 01       	movw	r26, r24
    150c:	cb 01       	movw	r24, r22
    150e:	20 91 10 20 	lds	r18, 0x2010
    1512:	30 91 11 20 	lds	r19, 0x2011
    1516:	40 91 12 20 	lds	r20, 0x2012
    151a:	50 91 13 20 	lds	r21, 0x2013
    151e:	bc 01       	movw	r22, r24
    1520:	cd 01       	movw	r24, r26
    1522:	0e 94 5b 1f 	call	0x3eb6	; 0x3eb6 <__addsf3>
    1526:	dc 01       	movw	r26, r24
    1528:	cb 01       	movw	r24, r22
    152a:	20 e0       	ldi	r18, 0x00	; 0
    152c:	30 e0       	ldi	r19, 0x00	; 0
    152e:	40 e0       	ldi	r20, 0x00	; 0
    1530:	50 e4       	ldi	r21, 0x40	; 64
    1532:	bc 01       	movw	r22, r24
    1534:	cd 01       	movw	r24, r26
    1536:	0e 94 25 20 	call	0x404a	; 0x404a <__divsf3>
    153a:	dc 01       	movw	r26, r24
    153c:	cb 01       	movw	r24, r22
    153e:	9c 01       	movw	r18, r24
    1540:	ad 01       	movw	r20, r26
    1542:	c7 01       	movw	r24, r14
    1544:	b6 01       	movw	r22, r12
    1546:	0e 94 5a 1f 	call	0x3eb4	; 0x3eb4 <__subsf3>
    154a:	dc 01       	movw	r26, r24
    154c:	cb 01       	movw	r24, r22
    154e:	8d 8b       	std	Y+21, r24	; 0x15
    1550:	9e 8b       	std	Y+22, r25	; 0x16
    1552:	af 8b       	std	Y+23, r26	; 0x17
    1554:	b8 8f       	std	Y+24, r27	; 0x18
    temp_m.z -= ((int32_t)m_min.z + m_max.z) / 2;
    1556:	c9 8c       	ldd	r12, Y+25	; 0x19
    1558:	da 8c       	ldd	r13, Y+26	; 0x1a
    155a:	eb 8c       	ldd	r14, Y+27	; 0x1b
    155c:	fc 8c       	ldd	r15, Y+28	; 0x1c
    155e:	80 91 08 20 	lds	r24, 0x2008
    1562:	90 91 09 20 	lds	r25, 0x2009
    1566:	a0 91 0a 20 	lds	r26, 0x200A
    156a:	b0 91 0b 20 	lds	r27, 0x200B
    156e:	bc 01       	movw	r22, r24
    1570:	cd 01       	movw	r24, r26
    1572:	0e 94 c7 20 	call	0x418e	; 0x418e <__fixsfsi>
    1576:	dc 01       	movw	r26, r24
    1578:	cb 01       	movw	r24, r22
    157a:	bc 01       	movw	r22, r24
    157c:	cd 01       	movw	r24, r26
    157e:	0e 94 fa 20 	call	0x41f4	; 0x41f4 <__floatsisf>
    1582:	dc 01       	movw	r26, r24
    1584:	cb 01       	movw	r24, r22
    1586:	20 91 14 20 	lds	r18, 0x2014
    158a:	30 91 15 20 	lds	r19, 0x2015
    158e:	40 91 16 20 	lds	r20, 0x2016
    1592:	50 91 17 20 	lds	r21, 0x2017
    1596:	bc 01       	movw	r22, r24
    1598:	cd 01       	movw	r24, r26
    159a:	0e 94 5b 1f 	call	0x3eb6	; 0x3eb6 <__addsf3>
    159e:	dc 01       	movw	r26, r24
    15a0:	cb 01       	movw	r24, r22
    15a2:	20 e0       	ldi	r18, 0x00	; 0
    15a4:	30 e0       	ldi	r19, 0x00	; 0
    15a6:	40 e0       	ldi	r20, 0x00	; 0
    15a8:	50 e4       	ldi	r21, 0x40	; 64
    15aa:	bc 01       	movw	r22, r24
    15ac:	cd 01       	movw	r24, r26
    15ae:	0e 94 25 20 	call	0x404a	; 0x404a <__divsf3>
    15b2:	dc 01       	movw	r26, r24
    15b4:	cb 01       	movw	r24, r22
    15b6:	9c 01       	movw	r18, r24
    15b8:	ad 01       	movw	r20, r26
    15ba:	c7 01       	movw	r24, r14
    15bc:	b6 01       	movw	r22, r12
    15be:	0e 94 5a 1f 	call	0x3eb4	; 0x3eb4 <__subsf3>
    15c2:	dc 01       	movw	r26, r24
    15c4:	cb 01       	movw	r24, r22
    15c6:	89 8f       	std	Y+25, r24	; 0x19
    15c8:	9a 8f       	std	Y+26, r25	; 0x1a
    15ca:	ab 8f       	std	Y+27, r26	; 0x1b
    15cc:	bc 8f       	std	Y+28, r27	; 0x1c

    // compute E and N
    vector E;
    vector N;
    vector_cross(&temp_m, &accelData, &E);
    15ce:	9e 01       	movw	r18, r28
    15d0:	23 5e       	subi	r18, 0xE3	; 227
    15d2:	3f 4f       	sbci	r19, 0xFF	; 255
    15d4:	ce 01       	movw	r24, r28
    15d6:	41 96       	adiw	r24, 0x11	; 17
    15d8:	a9 01       	movw	r20, r18
    15da:	69 e5       	ldi	r22, 0x59	; 89
    15dc:	70 e2       	ldi	r23, 0x20	; 32
    15de:	cb d0       	rcall	.+406    	; 0x1776 <vector_cross>
    vector_normalize(&E);
    15e0:	ce 01       	movw	r24, r28
    15e2:	4d 96       	adiw	r24, 0x1d	; 29
    15e4:	5f d0       	rcall	.+190    	; 0x16a4 <vector_normalize>
    vector_cross(&accelData, &E, &N);
    15e6:	9e 01       	movw	r18, r28
    15e8:	27 5d       	subi	r18, 0xD7	; 215
    15ea:	3f 4f       	sbci	r19, 0xFF	; 255
    15ec:	ce 01       	movw	r24, r28
    15ee:	4d 96       	adiw	r24, 0x1d	; 29
    15f0:	a9 01       	movw	r20, r18
    15f2:	bc 01       	movw	r22, r24
    15f4:	89 e5       	ldi	r24, 0x59	; 89
    15f6:	90 e2       	ldi	r25, 0x20	; 32
    15f8:	be d0       	rcall	.+380    	; 0x1776 <vector_cross>
    vector_normalize(&N);
    15fa:	ce 01       	movw	r24, r28
    15fc:	89 96       	adiw	r24, 0x29	; 41
    15fe:	52 d0       	rcall	.+164    	; 0x16a4 <vector_normalize>

    // compute heading
    float heading_f = atan2(vector_dot(&E, &from), vector_dot(&N, &from)) * 180 / M_PI;
    1600:	9e 01       	movw	r18, r28
    1602:	2b 5f       	subi	r18, 0xFB	; 251
    1604:	3f 4f       	sbci	r19, 0xFF	; 255
    1606:	ce 01       	movw	r24, r28
    1608:	89 96       	adiw	r24, 0x29	; 41
    160a:	b9 01       	movw	r22, r18
    160c:	7a d1       	rcall	.+756    	; 0x1902 <vector_dot>
    160e:	6b 01       	movw	r12, r22
    1610:	7c 01       	movw	r14, r24
    1612:	9e 01       	movw	r18, r28
    1614:	2b 5f       	subi	r18, 0xFB	; 251
    1616:	3f 4f       	sbci	r19, 0xFF	; 255
    1618:	ce 01       	movw	r24, r28
    161a:	4d 96       	adiw	r24, 0x1d	; 29
    161c:	b9 01       	movw	r22, r18
    161e:	71 d1       	rcall	.+738    	; 0x1902 <vector_dot>
    1620:	dc 01       	movw	r26, r24
    1622:	cb 01       	movw	r24, r22
    1624:	a7 01       	movw	r20, r14
    1626:	96 01       	movw	r18, r12
    1628:	bc 01       	movw	r22, r24
    162a:	cd 01       	movw	r24, r26
    162c:	0e 94 ce 1f 	call	0x3f9c	; 0x3f9c <atan2>
    1630:	dc 01       	movw	r26, r24
    1632:	cb 01       	movw	r24, r22
    1634:	20 e0       	ldi	r18, 0x00	; 0
    1636:	30 e0       	ldi	r19, 0x00	; 0
    1638:	44 e3       	ldi	r20, 0x34	; 52
    163a:	53 e4       	ldi	r21, 0x43	; 67
    163c:	bc 01       	movw	r22, r24
    163e:	cd 01       	movw	r24, r26
    1640:	0e 94 28 22 	call	0x4450	; 0x4450 <__mulsf3>
    1644:	dc 01       	movw	r26, r24
    1646:	cb 01       	movw	r24, r22
    1648:	2b ed       	ldi	r18, 0xDB	; 219
    164a:	3f e0       	ldi	r19, 0x0F	; 15
    164c:	49 e4       	ldi	r20, 0x49	; 73
    164e:	50 e4       	ldi	r21, 0x40	; 64
    1650:	bc 01       	movw	r22, r24
    1652:	cd 01       	movw	r24, r26
    1654:	0e 94 25 20 	call	0x404a	; 0x404a <__divsf3>
    1658:	dc 01       	movw	r26, r24
    165a:	cb 01       	movw	r24, r22
    165c:	89 83       	std	Y+1, r24	; 0x01
    165e:	9a 83       	std	Y+2, r25	; 0x02
    1660:	ab 83       	std	Y+3, r26	; 0x03
    1662:	bc 83       	std	Y+4, r27	; 0x04
    heading_f += 180.0;
    1664:	20 e0       	ldi	r18, 0x00	; 0
    1666:	30 e0       	ldi	r19, 0x00	; 0
    1668:	44 e3       	ldi	r20, 0x34	; 52
    166a:	53 e4       	ldi	r21, 0x43	; 67
    166c:	69 81       	ldd	r22, Y+1	; 0x01
    166e:	7a 81       	ldd	r23, Y+2	; 0x02
    1670:	8b 81       	ldd	r24, Y+3	; 0x03
    1672:	9c 81       	ldd	r25, Y+4	; 0x04
    1674:	0e 94 5b 1f 	call	0x3eb6	; 0x3eb6 <__addsf3>
    1678:	dc 01       	movw	r26, r24
    167a:	cb 01       	movw	r24, r22
    167c:	89 83       	std	Y+1, r24	; 0x01
    167e:	9a 83       	std	Y+2, r25	; 0x02
    1680:	ab 83       	std	Y+3, r26	; 0x03
    1682:	bc 83       	std	Y+4, r27	; 0x04
    return heading_f;
    1684:	89 81       	ldd	r24, Y+1	; 0x01
    1686:	9a 81       	ldd	r25, Y+2	; 0x02
    1688:	ab 81       	ldd	r26, Y+3	; 0x03
    168a:	bc 81       	ldd	r27, Y+4	; 0x04
}
    168c:	bc 01       	movw	r22, r24
    168e:	cd 01       	movw	r24, r26
    1690:	e4 96       	adiw	r28, 0x34	; 52
    1692:	cd bf       	out	0x3d, r28	; 61
    1694:	de bf       	out	0x3e, r29	; 62
    1696:	df 91       	pop	r29
    1698:	cf 91       	pop	r28
    169a:	ff 90       	pop	r15
    169c:	ef 90       	pop	r14
    169e:	df 90       	pop	r13
    16a0:	cf 90       	pop	r12
    16a2:	08 95       	ret

000016a4 <vector_normalize>:

void vector_normalize(vector *a)
{
    16a4:	cf 93       	push	r28
    16a6:	df 93       	push	r29
    16a8:	cd b7       	in	r28, 0x3d	; 61
    16aa:	de b7       	in	r29, 0x3e	; 62
    16ac:	26 97       	sbiw	r28, 0x06	; 6
    16ae:	cd bf       	out	0x3d, r28	; 61
    16b0:	de bf       	out	0x3e, r29	; 62
    16b2:	8d 83       	std	Y+5, r24	; 0x05
    16b4:	9e 83       	std	Y+6, r25	; 0x06
	float mag = sqrt(vector_dot(a, a));
    16b6:	2d 81       	ldd	r18, Y+5	; 0x05
    16b8:	3e 81       	ldd	r19, Y+6	; 0x06
    16ba:	8d 81       	ldd	r24, Y+5	; 0x05
    16bc:	9e 81       	ldd	r25, Y+6	; 0x06
    16be:	b9 01       	movw	r22, r18
    16c0:	20 d1       	rcall	.+576    	; 0x1902 <vector_dot>
    16c2:	dc 01       	movw	r26, r24
    16c4:	cb 01       	movw	r24, r22
    16c6:	bc 01       	movw	r22, r24
    16c8:	cd 01       	movw	r24, r26
    16ca:	0e 94 8f 22 	call	0x451e	; 0x451e <sqrt>
    16ce:	dc 01       	movw	r26, r24
    16d0:	cb 01       	movw	r24, r22
    16d2:	89 83       	std	Y+1, r24	; 0x01
    16d4:	9a 83       	std	Y+2, r25	; 0x02
    16d6:	ab 83       	std	Y+3, r26	; 0x03
    16d8:	bc 83       	std	Y+4, r27	; 0x04
	a->x /= mag;
    16da:	8d 81       	ldd	r24, Y+5	; 0x05
    16dc:	9e 81       	ldd	r25, Y+6	; 0x06
    16de:	fc 01       	movw	r30, r24
    16e0:	80 81       	ld	r24, Z
    16e2:	91 81       	ldd	r25, Z+1	; 0x01
    16e4:	a2 81       	ldd	r26, Z+2	; 0x02
    16e6:	b3 81       	ldd	r27, Z+3	; 0x03
    16e8:	29 81       	ldd	r18, Y+1	; 0x01
    16ea:	3a 81       	ldd	r19, Y+2	; 0x02
    16ec:	4b 81       	ldd	r20, Y+3	; 0x03
    16ee:	5c 81       	ldd	r21, Y+4	; 0x04
    16f0:	bc 01       	movw	r22, r24
    16f2:	cd 01       	movw	r24, r26
    16f4:	0e 94 25 20 	call	0x404a	; 0x404a <__divsf3>
    16f8:	dc 01       	movw	r26, r24
    16fa:	cb 01       	movw	r24, r22
    16fc:	2d 81       	ldd	r18, Y+5	; 0x05
    16fe:	3e 81       	ldd	r19, Y+6	; 0x06
    1700:	f9 01       	movw	r30, r18
    1702:	80 83       	st	Z, r24
    1704:	91 83       	std	Z+1, r25	; 0x01
    1706:	a2 83       	std	Z+2, r26	; 0x02
    1708:	b3 83       	std	Z+3, r27	; 0x03
	a->y /= mag;
    170a:	8d 81       	ldd	r24, Y+5	; 0x05
    170c:	9e 81       	ldd	r25, Y+6	; 0x06
    170e:	fc 01       	movw	r30, r24
    1710:	84 81       	ldd	r24, Z+4	; 0x04
    1712:	95 81       	ldd	r25, Z+5	; 0x05
    1714:	a6 81       	ldd	r26, Z+6	; 0x06
    1716:	b7 81       	ldd	r27, Z+7	; 0x07
    1718:	29 81       	ldd	r18, Y+1	; 0x01
    171a:	3a 81       	ldd	r19, Y+2	; 0x02
    171c:	4b 81       	ldd	r20, Y+3	; 0x03
    171e:	5c 81       	ldd	r21, Y+4	; 0x04
    1720:	bc 01       	movw	r22, r24
    1722:	cd 01       	movw	r24, r26
    1724:	0e 94 25 20 	call	0x404a	; 0x404a <__divsf3>
    1728:	dc 01       	movw	r26, r24
    172a:	cb 01       	movw	r24, r22
    172c:	2d 81       	ldd	r18, Y+5	; 0x05
    172e:	3e 81       	ldd	r19, Y+6	; 0x06
    1730:	f9 01       	movw	r30, r18
    1732:	84 83       	std	Z+4, r24	; 0x04
    1734:	95 83       	std	Z+5, r25	; 0x05
    1736:	a6 83       	std	Z+6, r26	; 0x06
    1738:	b7 83       	std	Z+7, r27	; 0x07
	a->z /= mag;
    173a:	8d 81       	ldd	r24, Y+5	; 0x05
    173c:	9e 81       	ldd	r25, Y+6	; 0x06
    173e:	fc 01       	movw	r30, r24
    1740:	80 85       	ldd	r24, Z+8	; 0x08
    1742:	91 85       	ldd	r25, Z+9	; 0x09
    1744:	a2 85       	ldd	r26, Z+10	; 0x0a
    1746:	b3 85       	ldd	r27, Z+11	; 0x0b
    1748:	29 81       	ldd	r18, Y+1	; 0x01
    174a:	3a 81       	ldd	r19, Y+2	; 0x02
    174c:	4b 81       	ldd	r20, Y+3	; 0x03
    174e:	5c 81       	ldd	r21, Y+4	; 0x04
    1750:	bc 01       	movw	r22, r24
    1752:	cd 01       	movw	r24, r26
    1754:	0e 94 25 20 	call	0x404a	; 0x404a <__divsf3>
    1758:	dc 01       	movw	r26, r24
    175a:	cb 01       	movw	r24, r22
    175c:	2d 81       	ldd	r18, Y+5	; 0x05
    175e:	3e 81       	ldd	r19, Y+6	; 0x06
    1760:	f9 01       	movw	r30, r18
    1762:	80 87       	std	Z+8, r24	; 0x08
    1764:	91 87       	std	Z+9, r25	; 0x09
    1766:	a2 87       	std	Z+10, r26	; 0x0a
    1768:	b3 87       	std	Z+11, r27	; 0x0b
}
    176a:	26 96       	adiw	r28, 0x06	; 6
    176c:	cd bf       	out	0x3d, r28	; 61
    176e:	de bf       	out	0x3e, r29	; 62
    1770:	df 91       	pop	r29
    1772:	cf 91       	pop	r28
    1774:	08 95       	ret

00001776 <vector_cross>:

void vector_cross(const vector *a , const vector *b, vector *out)
{
    1776:	cf 92       	push	r12
    1778:	df 92       	push	r13
    177a:	ef 92       	push	r14
    177c:	ff 92       	push	r15
    177e:	cf 93       	push	r28
    1780:	df 93       	push	r29
    1782:	cd b7       	in	r28, 0x3d	; 61
    1784:	de b7       	in	r29, 0x3e	; 62
    1786:	26 97       	sbiw	r28, 0x06	; 6
    1788:	cd bf       	out	0x3d, r28	; 61
    178a:	de bf       	out	0x3e, r29	; 62
    178c:	89 83       	std	Y+1, r24	; 0x01
    178e:	9a 83       	std	Y+2, r25	; 0x02
    1790:	6b 83       	std	Y+3, r22	; 0x03
    1792:	7c 83       	std	Y+4, r23	; 0x04
    1794:	4d 83       	std	Y+5, r20	; 0x05
    1796:	5e 83       	std	Y+6, r21	; 0x06
	out->x = (a->y * b->z) - (a->z * b->y);
    1798:	89 81       	ldd	r24, Y+1	; 0x01
    179a:	9a 81       	ldd	r25, Y+2	; 0x02
    179c:	fc 01       	movw	r30, r24
    179e:	84 81       	ldd	r24, Z+4	; 0x04
    17a0:	95 81       	ldd	r25, Z+5	; 0x05
    17a2:	a6 81       	ldd	r26, Z+6	; 0x06
    17a4:	b7 81       	ldd	r27, Z+7	; 0x07
    17a6:	2b 81       	ldd	r18, Y+3	; 0x03
    17a8:	3c 81       	ldd	r19, Y+4	; 0x04
    17aa:	f9 01       	movw	r30, r18
    17ac:	20 85       	ldd	r18, Z+8	; 0x08
    17ae:	31 85       	ldd	r19, Z+9	; 0x09
    17b0:	42 85       	ldd	r20, Z+10	; 0x0a
    17b2:	53 85       	ldd	r21, Z+11	; 0x0b
    17b4:	bc 01       	movw	r22, r24
    17b6:	cd 01       	movw	r24, r26
    17b8:	0e 94 28 22 	call	0x4450	; 0x4450 <__mulsf3>
    17bc:	dc 01       	movw	r26, r24
    17be:	cb 01       	movw	r24, r22
    17c0:	6c 01       	movw	r12, r24
    17c2:	7d 01       	movw	r14, r26
    17c4:	89 81       	ldd	r24, Y+1	; 0x01
    17c6:	9a 81       	ldd	r25, Y+2	; 0x02
    17c8:	fc 01       	movw	r30, r24
    17ca:	80 85       	ldd	r24, Z+8	; 0x08
    17cc:	91 85       	ldd	r25, Z+9	; 0x09
    17ce:	a2 85       	ldd	r26, Z+10	; 0x0a
    17d0:	b3 85       	ldd	r27, Z+11	; 0x0b
    17d2:	2b 81       	ldd	r18, Y+3	; 0x03
    17d4:	3c 81       	ldd	r19, Y+4	; 0x04
    17d6:	f9 01       	movw	r30, r18
    17d8:	24 81       	ldd	r18, Z+4	; 0x04
    17da:	35 81       	ldd	r19, Z+5	; 0x05
    17dc:	46 81       	ldd	r20, Z+6	; 0x06
    17de:	57 81       	ldd	r21, Z+7	; 0x07
    17e0:	bc 01       	movw	r22, r24
    17e2:	cd 01       	movw	r24, r26
    17e4:	0e 94 28 22 	call	0x4450	; 0x4450 <__mulsf3>
    17e8:	dc 01       	movw	r26, r24
    17ea:	cb 01       	movw	r24, r22
    17ec:	9c 01       	movw	r18, r24
    17ee:	ad 01       	movw	r20, r26
    17f0:	c7 01       	movw	r24, r14
    17f2:	b6 01       	movw	r22, r12
    17f4:	0e 94 5a 1f 	call	0x3eb4	; 0x3eb4 <__subsf3>
    17f8:	dc 01       	movw	r26, r24
    17fa:	cb 01       	movw	r24, r22
    17fc:	2d 81       	ldd	r18, Y+5	; 0x05
    17fe:	3e 81       	ldd	r19, Y+6	; 0x06
    1800:	f9 01       	movw	r30, r18
    1802:	80 83       	st	Z, r24
    1804:	91 83       	std	Z+1, r25	; 0x01
    1806:	a2 83       	std	Z+2, r26	; 0x02
    1808:	b3 83       	std	Z+3, r27	; 0x03
	out->y = (a->z * b->x) - (a->x * b->z);
    180a:	89 81       	ldd	r24, Y+1	; 0x01
    180c:	9a 81       	ldd	r25, Y+2	; 0x02
    180e:	fc 01       	movw	r30, r24
    1810:	80 85       	ldd	r24, Z+8	; 0x08
    1812:	91 85       	ldd	r25, Z+9	; 0x09
    1814:	a2 85       	ldd	r26, Z+10	; 0x0a
    1816:	b3 85       	ldd	r27, Z+11	; 0x0b
    1818:	2b 81       	ldd	r18, Y+3	; 0x03
    181a:	3c 81       	ldd	r19, Y+4	; 0x04
    181c:	f9 01       	movw	r30, r18
    181e:	20 81       	ld	r18, Z
    1820:	31 81       	ldd	r19, Z+1	; 0x01
    1822:	42 81       	ldd	r20, Z+2	; 0x02
    1824:	53 81       	ldd	r21, Z+3	; 0x03
    1826:	bc 01       	movw	r22, r24
    1828:	cd 01       	movw	r24, r26
    182a:	0e 94 28 22 	call	0x4450	; 0x4450 <__mulsf3>
    182e:	dc 01       	movw	r26, r24
    1830:	cb 01       	movw	r24, r22
    1832:	6c 01       	movw	r12, r24
    1834:	7d 01       	movw	r14, r26
    1836:	89 81       	ldd	r24, Y+1	; 0x01
    1838:	9a 81       	ldd	r25, Y+2	; 0x02
    183a:	fc 01       	movw	r30, r24
    183c:	80 81       	ld	r24, Z
    183e:	91 81       	ldd	r25, Z+1	; 0x01
    1840:	a2 81       	ldd	r26, Z+2	; 0x02
    1842:	b3 81       	ldd	r27, Z+3	; 0x03
    1844:	2b 81       	ldd	r18, Y+3	; 0x03
    1846:	3c 81       	ldd	r19, Y+4	; 0x04
    1848:	f9 01       	movw	r30, r18
    184a:	20 85       	ldd	r18, Z+8	; 0x08
    184c:	31 85       	ldd	r19, Z+9	; 0x09
    184e:	42 85       	ldd	r20, Z+10	; 0x0a
    1850:	53 85       	ldd	r21, Z+11	; 0x0b
    1852:	bc 01       	movw	r22, r24
    1854:	cd 01       	movw	r24, r26
    1856:	0e 94 28 22 	call	0x4450	; 0x4450 <__mulsf3>
    185a:	dc 01       	movw	r26, r24
    185c:	cb 01       	movw	r24, r22
    185e:	9c 01       	movw	r18, r24
    1860:	ad 01       	movw	r20, r26
    1862:	c7 01       	movw	r24, r14
    1864:	b6 01       	movw	r22, r12
    1866:	0e 94 5a 1f 	call	0x3eb4	; 0x3eb4 <__subsf3>
    186a:	dc 01       	movw	r26, r24
    186c:	cb 01       	movw	r24, r22
    186e:	2d 81       	ldd	r18, Y+5	; 0x05
    1870:	3e 81       	ldd	r19, Y+6	; 0x06
    1872:	f9 01       	movw	r30, r18
    1874:	84 83       	std	Z+4, r24	; 0x04
    1876:	95 83       	std	Z+5, r25	; 0x05
    1878:	a6 83       	std	Z+6, r26	; 0x06
    187a:	b7 83       	std	Z+7, r27	; 0x07
	out->z = (a->x * b->y) - (a->y * b->x);
    187c:	89 81       	ldd	r24, Y+1	; 0x01
    187e:	9a 81       	ldd	r25, Y+2	; 0x02
    1880:	fc 01       	movw	r30, r24
    1882:	80 81       	ld	r24, Z
    1884:	91 81       	ldd	r25, Z+1	; 0x01
    1886:	a2 81       	ldd	r26, Z+2	; 0x02
    1888:	b3 81       	ldd	r27, Z+3	; 0x03
    188a:	2b 81       	ldd	r18, Y+3	; 0x03
    188c:	3c 81       	ldd	r19, Y+4	; 0x04
    188e:	f9 01       	movw	r30, r18
    1890:	24 81       	ldd	r18, Z+4	; 0x04
    1892:	35 81       	ldd	r19, Z+5	; 0x05
    1894:	46 81       	ldd	r20, Z+6	; 0x06
    1896:	57 81       	ldd	r21, Z+7	; 0x07
    1898:	bc 01       	movw	r22, r24
    189a:	cd 01       	movw	r24, r26
    189c:	0e 94 28 22 	call	0x4450	; 0x4450 <__mulsf3>
    18a0:	dc 01       	movw	r26, r24
    18a2:	cb 01       	movw	r24, r22
    18a4:	6c 01       	movw	r12, r24
    18a6:	7d 01       	movw	r14, r26
    18a8:	89 81       	ldd	r24, Y+1	; 0x01
    18aa:	9a 81       	ldd	r25, Y+2	; 0x02
    18ac:	fc 01       	movw	r30, r24
    18ae:	84 81       	ldd	r24, Z+4	; 0x04
    18b0:	95 81       	ldd	r25, Z+5	; 0x05
    18b2:	a6 81       	ldd	r26, Z+6	; 0x06
    18b4:	b7 81       	ldd	r27, Z+7	; 0x07
    18b6:	2b 81       	ldd	r18, Y+3	; 0x03
    18b8:	3c 81       	ldd	r19, Y+4	; 0x04
    18ba:	f9 01       	movw	r30, r18
    18bc:	20 81       	ld	r18, Z
    18be:	31 81       	ldd	r19, Z+1	; 0x01
    18c0:	42 81       	ldd	r20, Z+2	; 0x02
    18c2:	53 81       	ldd	r21, Z+3	; 0x03
    18c4:	bc 01       	movw	r22, r24
    18c6:	cd 01       	movw	r24, r26
    18c8:	0e 94 28 22 	call	0x4450	; 0x4450 <__mulsf3>
    18cc:	dc 01       	movw	r26, r24
    18ce:	cb 01       	movw	r24, r22
    18d0:	9c 01       	movw	r18, r24
    18d2:	ad 01       	movw	r20, r26
    18d4:	c7 01       	movw	r24, r14
    18d6:	b6 01       	movw	r22, r12
    18d8:	0e 94 5a 1f 	call	0x3eb4	; 0x3eb4 <__subsf3>
    18dc:	dc 01       	movw	r26, r24
    18de:	cb 01       	movw	r24, r22
    18e0:	2d 81       	ldd	r18, Y+5	; 0x05
    18e2:	3e 81       	ldd	r19, Y+6	; 0x06
    18e4:	f9 01       	movw	r30, r18
    18e6:	80 87       	std	Z+8, r24	; 0x08
    18e8:	91 87       	std	Z+9, r25	; 0x09
    18ea:	a2 87       	std	Z+10, r26	; 0x0a
    18ec:	b3 87       	std	Z+11, r27	; 0x0b
}
    18ee:	26 96       	adiw	r28, 0x06	; 6
    18f0:	cd bf       	out	0x3d, r28	; 61
    18f2:	de bf       	out	0x3e, r29	; 62
    18f4:	df 91       	pop	r29
    18f6:	cf 91       	pop	r28
    18f8:	ff 90       	pop	r15
    18fa:	ef 90       	pop	r14
    18fc:	df 90       	pop	r13
    18fe:	cf 90       	pop	r12
    1900:	08 95       	ret

00001902 <vector_dot>:

float vector_dot(const vector *a, const vector *b)
{
    1902:	cf 92       	push	r12
    1904:	df 92       	push	r13
    1906:	ef 92       	push	r14
    1908:	ff 92       	push	r15
    190a:	cf 93       	push	r28
    190c:	df 93       	push	r29
    190e:	00 d0       	rcall	.+0      	; 0x1910 <vector_dot+0xe>
    1910:	00 d0       	rcall	.+0      	; 0x1912 <vector_dot+0x10>
    1912:	cd b7       	in	r28, 0x3d	; 61
    1914:	de b7       	in	r29, 0x3e	; 62
    1916:	89 83       	std	Y+1, r24	; 0x01
    1918:	9a 83       	std	Y+2, r25	; 0x02
    191a:	6b 83       	std	Y+3, r22	; 0x03
    191c:	7c 83       	std	Y+4, r23	; 0x04
	return (a->x * b->x) + (a->y * b->y) + (a->z * b->z);
    191e:	89 81       	ldd	r24, Y+1	; 0x01
    1920:	9a 81       	ldd	r25, Y+2	; 0x02
    1922:	fc 01       	movw	r30, r24
    1924:	80 81       	ld	r24, Z
    1926:	91 81       	ldd	r25, Z+1	; 0x01
    1928:	a2 81       	ldd	r26, Z+2	; 0x02
    192a:	b3 81       	ldd	r27, Z+3	; 0x03
    192c:	2b 81       	ldd	r18, Y+3	; 0x03
    192e:	3c 81       	ldd	r19, Y+4	; 0x04
    1930:	f9 01       	movw	r30, r18
    1932:	20 81       	ld	r18, Z
    1934:	31 81       	ldd	r19, Z+1	; 0x01
    1936:	42 81       	ldd	r20, Z+2	; 0x02
    1938:	53 81       	ldd	r21, Z+3	; 0x03
    193a:	bc 01       	movw	r22, r24
    193c:	cd 01       	movw	r24, r26
    193e:	0e 94 28 22 	call	0x4450	; 0x4450 <__mulsf3>
    1942:	dc 01       	movw	r26, r24
    1944:	cb 01       	movw	r24, r22
    1946:	6c 01       	movw	r12, r24
    1948:	7d 01       	movw	r14, r26
    194a:	89 81       	ldd	r24, Y+1	; 0x01
    194c:	9a 81       	ldd	r25, Y+2	; 0x02
    194e:	fc 01       	movw	r30, r24
    1950:	84 81       	ldd	r24, Z+4	; 0x04
    1952:	95 81       	ldd	r25, Z+5	; 0x05
    1954:	a6 81       	ldd	r26, Z+6	; 0x06
    1956:	b7 81       	ldd	r27, Z+7	; 0x07
    1958:	2b 81       	ldd	r18, Y+3	; 0x03
    195a:	3c 81       	ldd	r19, Y+4	; 0x04
    195c:	f9 01       	movw	r30, r18
    195e:	24 81       	ldd	r18, Z+4	; 0x04
    1960:	35 81       	ldd	r19, Z+5	; 0x05
    1962:	46 81       	ldd	r20, Z+6	; 0x06
    1964:	57 81       	ldd	r21, Z+7	; 0x07
    1966:	bc 01       	movw	r22, r24
    1968:	cd 01       	movw	r24, r26
    196a:	0e 94 28 22 	call	0x4450	; 0x4450 <__mulsf3>
    196e:	dc 01       	movw	r26, r24
    1970:	cb 01       	movw	r24, r22
    1972:	9c 01       	movw	r18, r24
    1974:	ad 01       	movw	r20, r26
    1976:	c7 01       	movw	r24, r14
    1978:	b6 01       	movw	r22, r12
    197a:	0e 94 5b 1f 	call	0x3eb6	; 0x3eb6 <__addsf3>
    197e:	dc 01       	movw	r26, r24
    1980:	cb 01       	movw	r24, r22
    1982:	6c 01       	movw	r12, r24
    1984:	7d 01       	movw	r14, r26
    1986:	89 81       	ldd	r24, Y+1	; 0x01
    1988:	9a 81       	ldd	r25, Y+2	; 0x02
    198a:	fc 01       	movw	r30, r24
    198c:	80 85       	ldd	r24, Z+8	; 0x08
    198e:	91 85       	ldd	r25, Z+9	; 0x09
    1990:	a2 85       	ldd	r26, Z+10	; 0x0a
    1992:	b3 85       	ldd	r27, Z+11	; 0x0b
    1994:	2b 81       	ldd	r18, Y+3	; 0x03
    1996:	3c 81       	ldd	r19, Y+4	; 0x04
    1998:	f9 01       	movw	r30, r18
    199a:	20 85       	ldd	r18, Z+8	; 0x08
    199c:	31 85       	ldd	r19, Z+9	; 0x09
    199e:	42 85       	ldd	r20, Z+10	; 0x0a
    19a0:	53 85       	ldd	r21, Z+11	; 0x0b
    19a2:	bc 01       	movw	r22, r24
    19a4:	cd 01       	movw	r24, r26
    19a6:	0e 94 28 22 	call	0x4450	; 0x4450 <__mulsf3>
    19aa:	dc 01       	movw	r26, r24
    19ac:	cb 01       	movw	r24, r22
    19ae:	9c 01       	movw	r18, r24
    19b0:	ad 01       	movw	r20, r26
    19b2:	c7 01       	movw	r24, r14
    19b4:	b6 01       	movw	r22, r12
    19b6:	0e 94 5b 1f 	call	0x3eb6	; 0x3eb6 <__addsf3>
    19ba:	dc 01       	movw	r26, r24
    19bc:	cb 01       	movw	r24, r22
    19be:	bc 01       	movw	r22, r24
    19c0:	cd 01       	movw	r24, r26
    19c2:	24 96       	adiw	r28, 0x04	; 4
    19c4:	cd bf       	out	0x3d, r28	; 61
    19c6:	de bf       	out	0x3e, r29	; 62
    19c8:	df 91       	pop	r29
    19ca:	cf 91       	pop	r28
    19cc:	ff 90       	pop	r15
    19ce:	ef 90       	pop	r14
    19d0:	df 90       	pop	r13
    19d2:	cf 90       	pop	r12
    19d4:	08 95       	ret

000019d6 <ioport_configure_port_pin>:
#include "ioport_compat.h"

#if defined(IOPORT_XMEGA_COMPAT)
void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
    19d6:	cf 93       	push	r28
    19d8:	df 93       	push	r29
    19da:	cd b7       	in	r28, 0x3d	; 61
    19dc:	de b7       	in	r29, 0x3e	; 62
    19de:	26 97       	sbiw	r28, 0x06	; 6
    19e0:	cd bf       	out	0x3d, r28	; 61
    19e2:	de bf       	out	0x3e, r29	; 62
    19e4:	8a 83       	std	Y+2, r24	; 0x02
    19e6:	9b 83       	std	Y+3, r25	; 0x03
    19e8:	6c 83       	std	Y+4, r22	; 0x04
    19ea:	4d 83       	std	Y+5, r20	; 0x05
    19ec:	5e 83       	std	Y+6, r21	; 0x06
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
    19ee:	19 82       	std	Y+1, r1	; 0x01
    19f0:	21 c0       	rjmp	.+66     	; 0x1a34 <ioport_configure_port_pin+0x5e>
		if (pin_mask & (1 << pin)) {
    19f2:	8c 81       	ldd	r24, Y+4	; 0x04
    19f4:	88 2f       	mov	r24, r24
    19f6:	90 e0       	ldi	r25, 0x00	; 0
    19f8:	29 81       	ldd	r18, Y+1	; 0x01
    19fa:	22 2f       	mov	r18, r18
    19fc:	30 e0       	ldi	r19, 0x00	; 0
    19fe:	02 2e       	mov	r0, r18
    1a00:	02 c0       	rjmp	.+4      	; 0x1a06 <ioport_configure_port_pin+0x30>
    1a02:	95 95       	asr	r25
    1a04:	87 95       	ror	r24
    1a06:	0a 94       	dec	r0
    1a08:	e2 f7       	brpl	.-8      	; 0x1a02 <ioport_configure_port_pin+0x2c>
    1a0a:	81 70       	andi	r24, 0x01	; 1
    1a0c:	99 27       	eor	r25, r25
    1a0e:	00 97       	sbiw	r24, 0x00	; 0
    1a10:	71 f0       	breq	.+28     	; 0x1a2e <ioport_configure_port_pin+0x58>
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
    1a12:	89 81       	ldd	r24, Y+1	; 0x01
    1a14:	88 2f       	mov	r24, r24
    1a16:	90 e0       	ldi	r25, 0x00	; 0
    1a18:	40 96       	adiw	r24, 0x10	; 16
    1a1a:	2a 81       	ldd	r18, Y+2	; 0x02
    1a1c:	3b 81       	ldd	r19, Y+3	; 0x03
    1a1e:	82 0f       	add	r24, r18
    1a20:	93 1f       	adc	r25, r19
    1a22:	2d 81       	ldd	r18, Y+5	; 0x05
    1a24:	3e 81       	ldd	r19, Y+6	; 0x06
    1a26:	23 2f       	mov	r18, r19
    1a28:	33 27       	eor	r19, r19
    1a2a:	fc 01       	movw	r30, r24
    1a2c:	20 83       	st	Z, r18
void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
    1a2e:	89 81       	ldd	r24, Y+1	; 0x01
    1a30:	8f 5f       	subi	r24, 0xFF	; 255
    1a32:	89 83       	std	Y+1, r24	; 0x01
    1a34:	89 81       	ldd	r24, Y+1	; 0x01
    1a36:	88 30       	cpi	r24, 0x08	; 8
    1a38:	e0 f2       	brcs	.-72     	; 0x19f2 <ioport_configure_port_pin+0x1c>
		if (pin_mask & (1 << pin)) {
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
		}
	}
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    1a3a:	8d 81       	ldd	r24, Y+5	; 0x05
    1a3c:	9e 81       	ldd	r25, Y+6	; 0x06
    1a3e:	81 70       	andi	r24, 0x01	; 1
    1a40:	99 27       	eor	r25, r25
    1a42:	00 97       	sbiw	r24, 0x00	; 0
    1a44:	d1 f0       	breq	.+52     	; 0x1a7a <ioport_configure_port_pin+0xa4>
		if (flags & IOPORT_INIT_HIGH) {
    1a46:	8d 81       	ldd	r24, Y+5	; 0x05
    1a48:	9e 81       	ldd	r25, Y+6	; 0x06
    1a4a:	82 70       	andi	r24, 0x02	; 2
    1a4c:	99 27       	eor	r25, r25
    1a4e:	00 97       	sbiw	r24, 0x00	; 0
    1a50:	39 f0       	breq	.+14     	; 0x1a60 <ioport_configure_port_pin+0x8a>
			*((uint8_t *)port + PORT_OUTSET) = pin_mask;
    1a52:	8a 81       	ldd	r24, Y+2	; 0x02
    1a54:	9b 81       	ldd	r25, Y+3	; 0x03
    1a56:	05 96       	adiw	r24, 0x05	; 5
    1a58:	2c 81       	ldd	r18, Y+4	; 0x04
    1a5a:	fc 01       	movw	r30, r24
    1a5c:	20 83       	st	Z, r18
    1a5e:	06 c0       	rjmp	.+12     	; 0x1a6c <ioport_configure_port_pin+0x96>
		} else {
			*((uint8_t *)port + PORT_OUTCLR) = pin_mask;
    1a60:	8a 81       	ldd	r24, Y+2	; 0x02
    1a62:	9b 81       	ldd	r25, Y+3	; 0x03
    1a64:	06 96       	adiw	r24, 0x06	; 6
    1a66:	2c 81       	ldd	r18, Y+4	; 0x04
    1a68:	fc 01       	movw	r30, r24
    1a6a:	20 83       	st	Z, r18
		}

		*((uint8_t *)port + PORT_DIRSET) = pin_mask;
    1a6c:	8a 81       	ldd	r24, Y+2	; 0x02
    1a6e:	9b 81       	ldd	r25, Y+3	; 0x03
    1a70:	01 96       	adiw	r24, 0x01	; 1
    1a72:	2c 81       	ldd	r18, Y+4	; 0x04
    1a74:	fc 01       	movw	r30, r24
    1a76:	20 83       	st	Z, r18
    1a78:	06 c0       	rjmp	.+12     	; 0x1a86 <ioport_configure_port_pin+0xb0>
	} else {
		*((uint8_t *)port + PORT_DIRCLR) = pin_mask;
    1a7a:	8a 81       	ldd	r24, Y+2	; 0x02
    1a7c:	9b 81       	ldd	r25, Y+3	; 0x03
    1a7e:	02 96       	adiw	r24, 0x02	; 2
    1a80:	2c 81       	ldd	r18, Y+4	; 0x04
    1a82:	fc 01       	movw	r30, r24
    1a84:	20 83       	st	Z, r18
	}
}
    1a86:	26 96       	adiw	r28, 0x06	; 6
    1a88:	cd bf       	out	0x3d, r28	; 61
    1a8a:	de bf       	out	0x3e, r29	; 62
    1a8c:	df 91       	pop	r29
    1a8e:	cf 91       	pop	r28
    1a90:	08 95       	ret

00001a92 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    1a92:	cf 93       	push	r28
    1a94:	df 93       	push	r29
    1a96:	1f 92       	push	r1
    1a98:	cd b7       	in	r28, 0x3d	; 61
    1a9a:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = SREG;
    1a9c:	8f e3       	ldi	r24, 0x3F	; 63
    1a9e:	90 e0       	ldi	r25, 0x00	; 0
    1aa0:	fc 01       	movw	r30, r24
    1aa2:	80 81       	ld	r24, Z
    1aa4:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    1aa6:	f8 94       	cli
	return flags;
    1aa8:	89 81       	ldd	r24, Y+1	; 0x01
}
    1aaa:	0f 90       	pop	r0
    1aac:	df 91       	pop	r29
    1aae:	cf 91       	pop	r28
    1ab0:	08 95       	ret

00001ab2 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    1ab2:	cf 93       	push	r28
    1ab4:	df 93       	push	r29
    1ab6:	1f 92       	push	r1
    1ab8:	cd b7       	in	r28, 0x3d	; 61
    1aba:	de b7       	in	r29, 0x3e	; 62
    1abc:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    1abe:	8f e3       	ldi	r24, 0x3F	; 63
    1ac0:	90 e0       	ldi	r25, 0x00	; 0
    1ac2:	29 81       	ldd	r18, Y+1	; 0x01
    1ac4:	fc 01       	movw	r30, r24
    1ac6:	20 83       	st	Z, r18
}
    1ac8:	0f 90       	pop	r0
    1aca:	df 91       	pop	r29
    1acc:	cf 91       	pop	r28
    1ace:	08 95       	ret

00001ad0 <osc_disable>:
	Assert(false); // No external oscillator on the selected board
}
#endif

static inline void osc_disable(uint8_t id)
{
    1ad0:	cf 93       	push	r28
    1ad2:	df 93       	push	r29
    1ad4:	00 d0       	rcall	.+0      	; 0x1ad6 <osc_disable+0x6>
    1ad6:	cd b7       	in	r28, 0x3d	; 61
    1ad8:	de b7       	in	r29, 0x3e	; 62
    1ada:	8a 83       	std	Y+2, r24	; 0x02
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
    1adc:	da df       	rcall	.-76     	; 0x1a92 <cpu_irq_save>
    1ade:	89 83       	std	Y+1, r24	; 0x01
	OSC.CTRL &= ~id;
    1ae0:	80 e5       	ldi	r24, 0x50	; 80
    1ae2:	90 e0       	ldi	r25, 0x00	; 0
    1ae4:	20 e5       	ldi	r18, 0x50	; 80
    1ae6:	30 e0       	ldi	r19, 0x00	; 0
    1ae8:	f9 01       	movw	r30, r18
    1aea:	20 81       	ld	r18, Z
    1aec:	32 2f       	mov	r19, r18
    1aee:	2a 81       	ldd	r18, Y+2	; 0x02
    1af0:	20 95       	com	r18
    1af2:	23 23       	and	r18, r19
    1af4:	fc 01       	movw	r30, r24
    1af6:	20 83       	st	Z, r18
	cpu_irq_restore(flags);
    1af8:	89 81       	ldd	r24, Y+1	; 0x01
    1afa:	db df       	rcall	.-74     	; 0x1ab2 <cpu_irq_restore>
}
    1afc:	0f 90       	pop	r0
    1afe:	0f 90       	pop	r0
    1b00:	df 91       	pop	r29
    1b02:	cf 91       	pop	r28
    1b04:	08 95       	ret

00001b06 <sysclk_init>:
#  include <nvm.h>
#endif


void sysclk_init(void)
{
    1b06:	cf 93       	push	r28
    1b08:	df 93       	push	r29
    1b0a:	00 d0       	rcall	.+0      	; 0x1b0c <sysclk_init+0x6>
    1b0c:	00 d0       	rcall	.+0      	; 0x1b0e <sysclk_init+0x8>
    1b0e:	cd b7       	in	r28, 0x3d	; 61
    1b10:	de b7       	in	r29, 0x3e	; 62
	uint8_t *reg = (uint8_t *)&PR.PRGEN;
    1b12:	80 e7       	ldi	r24, 0x70	; 112
    1b14:	90 e0       	ldi	r25, 0x00	; 0
    1b16:	89 83       	std	Y+1, r24	; 0x01
    1b18:	9a 83       	std	Y+2, r25	; 0x02
#ifdef CONFIG_OSC_RC32_CAL
	uint16_t cal;
	/* avoid Cppcheck Warning */
	UNUSED(cal);
#endif
	bool need_rc2mhz = false;
    1b1a:	1c 82       	std	Y+4, r1	; 0x04

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
    1b1c:	1b 82       	std	Y+3, r1	; 0x03
    1b1e:	0d c0       	rjmp	.+26     	; 0x1b3a <sysclk_init+0x34>
		*(reg++) = 0xff;
    1b20:	89 81       	ldd	r24, Y+1	; 0x01
    1b22:	9a 81       	ldd	r25, Y+2	; 0x02
    1b24:	9c 01       	movw	r18, r24
    1b26:	2f 5f       	subi	r18, 0xFF	; 255
    1b28:	3f 4f       	sbci	r19, 0xFF	; 255
    1b2a:	29 83       	std	Y+1, r18	; 0x01
    1b2c:	3a 83       	std	Y+2, r19	; 0x02
    1b2e:	2f ef       	ldi	r18, 0xFF	; 255
    1b30:	fc 01       	movw	r30, r24
    1b32:	20 83       	st	Z, r18
	UNUSED(cal);
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
    1b34:	8b 81       	ldd	r24, Y+3	; 0x03
    1b36:	8f 5f       	subi	r24, 0xFF	; 255
    1b38:	8b 83       	std	Y+3, r24	; 0x03
    1b3a:	8b 81       	ldd	r24, Y+3	; 0x03
    1b3c:	87 30       	cpi	r24, 0x07	; 7
    1b3e:	80 f3       	brcs	.-32     	; 0x1b20 <sysclk_init+0x1a>
	/*
	 * Switch to the selected initial system clock source, unless
	 * the default internal 2 MHz oscillator is selected.
	 */
	if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_RC2MHZ) {
		need_rc2mhz = true;
    1b40:	81 e0       	ldi	r24, 0x01	; 1
    1b42:	8c 83       	std	Y+4, r24	; 0x04

		ccp_write_io((uint8_t *)&CLK.CTRL, CONFIG_SYSCLK_SOURCE);
		Assert(CLK.CTRL == CONFIG_SYSCLK_SOURCE);
	}

	if (need_rc2mhz) {
    1b44:	8c 81       	ldd	r24, Y+4	; 0x04
    1b46:	88 23       	and	r24, r24
    1b48:	11 f4       	brne	.+4      	; 0x1b4e <sysclk_init+0x48>
		osc_wait_ready(CONFIG_OSC_AUTOCAL_RC2MHZ_REF_OSC);
		osc_enable_autocalibration(OSC_ID_RC2MHZ,
				CONFIG_OSC_AUTOCAL_RC2MHZ_REF_OSC);
#endif
	} else {
		osc_disable(OSC_ID_RC2MHZ);
    1b4a:	81 e0       	ldi	r24, 0x01	; 1
    1b4c:	c1 df       	rcall	.-126    	; 0x1ad0 <osc_disable>
	}

#ifdef CONFIG_RTC_SOURCE
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
#endif
}
    1b4e:	24 96       	adiw	r28, 0x04	; 4
    1b50:	cd bf       	out	0x3d, r28	; 61
    1b52:	de bf       	out	0x3e, r29	; 62
    1b54:	df 91       	pop	r29
    1b56:	cf 91       	pop	r28
    1b58:	08 95       	ret

00001b5a <sysclk_enable_module>:

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
    1b5a:	cf 93       	push	r28
    1b5c:	df 93       	push	r29
    1b5e:	00 d0       	rcall	.+0      	; 0x1b60 <sysclk_enable_module+0x6>
    1b60:	1f 92       	push	r1
    1b62:	cd b7       	in	r28, 0x3d	; 61
    1b64:	de b7       	in	r29, 0x3e	; 62
    1b66:	8a 83       	std	Y+2, r24	; 0x02
    1b68:	6b 83       	std	Y+3, r22	; 0x03
	irqflags_t flags = cpu_irq_save();
    1b6a:	93 df       	rcall	.-218    	; 0x1a92 <cpu_irq_save>
    1b6c:	89 83       	std	Y+1, r24	; 0x01

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
    1b6e:	8a 81       	ldd	r24, Y+2	; 0x02
    1b70:	88 2f       	mov	r24, r24
    1b72:	90 e0       	ldi	r25, 0x00	; 0
    1b74:	80 59       	subi	r24, 0x90	; 144
    1b76:	9f 4f       	sbci	r25, 0xFF	; 255
    1b78:	2a 81       	ldd	r18, Y+2	; 0x02
    1b7a:	22 2f       	mov	r18, r18
    1b7c:	30 e0       	ldi	r19, 0x00	; 0
    1b7e:	20 59       	subi	r18, 0x90	; 144
    1b80:	3f 4f       	sbci	r19, 0xFF	; 255
    1b82:	f9 01       	movw	r30, r18
    1b84:	20 81       	ld	r18, Z
    1b86:	32 2f       	mov	r19, r18
    1b88:	2b 81       	ldd	r18, Y+3	; 0x03
    1b8a:	20 95       	com	r18
    1b8c:	23 23       	and	r18, r19
    1b8e:	fc 01       	movw	r30, r24
    1b90:	20 83       	st	Z, r18

	cpu_irq_restore(flags);
    1b92:	89 81       	ldd	r24, Y+1	; 0x01
    1b94:	8e df       	rcall	.-228    	; 0x1ab2 <cpu_irq_restore>
}
    1b96:	23 96       	adiw	r28, 0x03	; 3
    1b98:	cd bf       	out	0x3d, r28	; 61
    1b9a:	de bf       	out	0x3e, r29	; 62
    1b9c:	df 91       	pop	r29
    1b9e:	cf 91       	pop	r28
    1ba0:	08 95       	ret

00001ba2 <ioport_configure_pin>:
 * \param pin The pin to configure
 * \param flags Bitmask of flags specifying additional configuration
 * parameters.
 */
static inline void ioport_configure_pin(port_pin_t pin, port_pin_flags_t flags)
{
    1ba2:	cf 93       	push	r28
    1ba4:	df 93       	push	r29
    1ba6:	cd b7       	in	r28, 0x3d	; 61
    1ba8:	de b7       	in	r29, 0x3e	; 62
    1baa:	27 97       	sbiw	r28, 0x07	; 7
    1bac:	cd bf       	out	0x3d, r28	; 61
    1bae:	de bf       	out	0x3e, r29	; 62
    1bb0:	8d 83       	std	Y+5, r24	; 0x05
    1bb2:	6e 83       	std	Y+6, r22	; 0x06
    1bb4:	7f 83       	std	Y+7, r23	; 0x07
    1bb6:	8d 81       	ldd	r24, Y+5	; 0x05
    1bb8:	89 83       	std	Y+1, r24	; 0x01
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    1bba:	89 81       	ldd	r24, Y+1	; 0x01
    1bbc:	88 2f       	mov	r24, r24
    1bbe:	90 e0       	ldi	r25, 0x00	; 0
    1bc0:	9c 01       	movw	r18, r24
    1bc2:	27 70       	andi	r18, 0x07	; 7
    1bc4:	33 27       	eor	r19, r19
    1bc6:	81 e0       	ldi	r24, 0x01	; 1
    1bc8:	90 e0       	ldi	r25, 0x00	; 0
    1bca:	02 c0       	rjmp	.+4      	; 0x1bd0 <ioport_configure_pin+0x2e>
    1bcc:	88 0f       	add	r24, r24
    1bce:	99 1f       	adc	r25, r25
    1bd0:	2a 95       	dec	r18
    1bd2:	e2 f7       	brpl	.-8      	; 0x1bcc <ioport_configure_pin+0x2a>
	ioport_configure_port_pin(arch_ioport_pin_to_base(pin),
    1bd4:	68 2f       	mov	r22, r24
    1bd6:	8d 81       	ldd	r24, Y+5	; 0x05
    1bd8:	8a 83       	std	Y+2, r24	; 0x02
    1bda:	8a 81       	ldd	r24, Y+2	; 0x02
    1bdc:	8b 83       	std	Y+3, r24	; 0x03
typedef uint8_t ioport_port_t;
typedef uint8_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 3;
    1bde:	8b 81       	ldd	r24, Y+3	; 0x03
    1be0:	86 95       	lsr	r24
    1be2:	86 95       	lsr	r24
    1be4:	86 95       	lsr	r24
    1be6:	8c 83       	std	Y+4, r24	; 0x04
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET));
    1be8:	8c 81       	ldd	r24, Y+4	; 0x04
    1bea:	88 2f       	mov	r24, r24
    1bec:	90 e0       	ldi	r25, 0x00	; 0
    1bee:	88 0f       	add	r24, r24
    1bf0:	99 1f       	adc	r25, r25
    1bf2:	82 95       	swap	r24
    1bf4:	92 95       	swap	r25
    1bf6:	90 7f       	andi	r25, 0xF0	; 240
    1bf8:	98 27       	eor	r25, r24
    1bfa:	80 7f       	andi	r24, 0xF0	; 240
    1bfc:	98 27       	eor	r25, r24
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    1bfe:	9a 5f       	subi	r25, 0xFA	; 250
    1c00:	2e 81       	ldd	r18, Y+6	; 0x06
    1c02:	3f 81       	ldd	r19, Y+7	; 0x07
    1c04:	a9 01       	movw	r20, r18
    1c06:	e7 de       	rcall	.-562    	; 0x19d6 <ioport_configure_port_pin>
			arch_ioport_pin_to_mask(pin), flags);
}
    1c08:	27 96       	adiw	r28, 0x07	; 7
    1c0a:	cd bf       	out	0x3d, r28	; 61
    1c0c:	de bf       	out	0x3e, r29	; 62
    1c0e:	df 91       	pop	r29
    1c10:	cf 91       	pop	r28
    1c12:	08 95       	ret

00001c14 <board_init>:
#include <asf.h>
#include <board.h>
#include <conf_board.h>

void board_init(void)
{
    1c14:	cf 93       	push	r28
    1c16:	df 93       	push	r29
    1c18:	cd b7       	in	r28, 0x3d	; 61
    1c1a:	de b7       	in	r29, 0x3e	; 62
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
	
	ioport_configure_pin(LED_GREEN_O, IOPORT_DIR_OUTPUT | IOPORT_INIT_LOW);
    1c1c:	61 e0       	ldi	r22, 0x01	; 1
    1c1e:	70 e0       	ldi	r23, 0x00	; 0
    1c20:	8b e1       	ldi	r24, 0x1B	; 27
    1c22:	bf df       	rcall	.-130    	; 0x1ba2 <ioport_configure_pin>
	
	ioport_configure_pin(M1_O, IOPORT_DIR_OUTPUT | IOPORT_INIT_LOW);
    1c24:	61 e0       	ldi	r22, 0x01	; 1
    1c26:	70 e0       	ldi	r23, 0x00	; 0
    1c28:	85 e1       	ldi	r24, 0x15	; 21
    1c2a:	bb df       	rcall	.-138    	; 0x1ba2 <ioport_configure_pin>
	ioport_configure_pin(M2_O, IOPORT_DIR_OUTPUT | IOPORT_INIT_LOW);
    1c2c:	61 e0       	ldi	r22, 0x01	; 1
    1c2e:	70 e0       	ldi	r23, 0x00	; 0
    1c30:	84 e1       	ldi	r24, 0x14	; 20
    1c32:	b7 df       	rcall	.-146    	; 0x1ba2 <ioport_configure_pin>
	ioport_configure_pin(M3_O, IOPORT_DIR_OUTPUT | IOPORT_INIT_LOW);
    1c34:	61 e0       	ldi	r22, 0x01	; 1
    1c36:	70 e0       	ldi	r23, 0x00	; 0
    1c38:	83 e1       	ldi	r24, 0x13	; 19
    1c3a:	b3 df       	rcall	.-154    	; 0x1ba2 <ioport_configure_pin>
	ioport_configure_pin(M4_O, IOPORT_DIR_OUTPUT | IOPORT_INIT_LOW);
    1c3c:	61 e0       	ldi	r22, 0x01	; 1
    1c3e:	70 e0       	ldi	r23, 0x00	; 0
    1c40:	82 e1       	ldi	r24, 0x12	; 18
    1c42:	af df       	rcall	.-162    	; 0x1ba2 <ioport_configure_pin>
}
    1c44:	df 91       	pop	r29
    1c46:	cf 91       	pop	r28
    1c48:	08 95       	ret

00001c4a <sleepmgr_init>:

//you can use also a non calibartet and non accel. version, with this easy equation
float mag_direction(void)
{
	return ((atan2 (magData.x,magData.z) * 180.0 / PI) + 180.0);
}
    1c4a:	cf 93       	push	r28
    1c4c:	df 93       	push	r29
    1c4e:	1f 92       	push	r1
    1c50:	cd b7       	in	r28, 0x3d	; 61
    1c52:	de b7       	in	r29, 0x3e	; 62
    1c54:	19 82       	std	Y+1, r1	; 0x01
    1c56:	0a c0       	rjmp	.+20     	; 0x1c6c <sleepmgr_init+0x22>
    1c58:	89 81       	ldd	r24, Y+1	; 0x01
    1c5a:	88 2f       	mov	r24, r24
    1c5c:	90 e0       	ldi	r25, 0x00	; 0
    1c5e:	8f 58       	subi	r24, 0x8F	; 143
    1c60:	9f 4d       	sbci	r25, 0xDF	; 223
    1c62:	fc 01       	movw	r30, r24
    1c64:	10 82       	st	Z, r1
    1c66:	89 81       	ldd	r24, Y+1	; 0x01
    1c68:	8f 5f       	subi	r24, 0xFF	; 255
    1c6a:	89 83       	std	Y+1, r24	; 0x01
    1c6c:	89 81       	ldd	r24, Y+1	; 0x01
    1c6e:	85 30       	cpi	r24, 0x05	; 5
    1c70:	98 f3       	brcs	.-26     	; 0x1c58 <sleepmgr_init+0xe>
    1c72:	81 e0       	ldi	r24, 0x01	; 1
    1c74:	80 93 76 20 	sts	0x2076, r24
    1c78:	0f 90       	pop	r0
    1c7a:	df 91       	pop	r29
    1c7c:	cf 91       	pop	r28
    1c7e:	08 95       	ret

00001c80 <sysclk_get_main_hz>:
    1c80:	cf 93       	push	r28
    1c82:	df 93       	push	r29
    1c84:	cd b7       	in	r28, 0x3d	; 61
    1c86:	de b7       	in	r29, 0x3e	; 62
    1c88:	80 e8       	ldi	r24, 0x80	; 128
    1c8a:	94 e8       	ldi	r25, 0x84	; 132
    1c8c:	ae e1       	ldi	r26, 0x1E	; 30
    1c8e:	b0 e0       	ldi	r27, 0x00	; 0
    1c90:	bc 01       	movw	r22, r24
    1c92:	cd 01       	movw	r24, r26
    1c94:	df 91       	pop	r29
    1c96:	cf 91       	pop	r28
    1c98:	08 95       	ret

00001c9a <sysclk_get_per4_hz>:
    1c9a:	cf 93       	push	r28
    1c9c:	df 93       	push	r29
    1c9e:	1f 92       	push	r1
    1ca0:	cd b7       	in	r28, 0x3d	; 61
    1ca2:	de b7       	in	r29, 0x3e	; 62
    1ca4:	19 82       	std	Y+1, r1	; 0x01
    1ca6:	ec df       	rcall	.-40     	; 0x1c80 <sysclk_get_main_hz>
    1ca8:	dc 01       	movw	r26, r24
    1caa:	cb 01       	movw	r24, r22
    1cac:	29 81       	ldd	r18, Y+1	; 0x01
    1cae:	22 2f       	mov	r18, r18
    1cb0:	30 e0       	ldi	r19, 0x00	; 0
    1cb2:	02 2e       	mov	r0, r18
    1cb4:	04 c0       	rjmp	.+8      	; 0x1cbe <sysclk_get_per4_hz+0x24>
    1cb6:	b6 95       	lsr	r27
    1cb8:	a7 95       	ror	r26
    1cba:	97 95       	ror	r25
    1cbc:	87 95       	ror	r24
    1cbe:	0a 94       	dec	r0
    1cc0:	d2 f7       	brpl	.-12     	; 0x1cb6 <sysclk_get_per4_hz+0x1c>
    1cc2:	bc 01       	movw	r22, r24
    1cc4:	cd 01       	movw	r24, r26
    1cc6:	0f 90       	pop	r0
    1cc8:	df 91       	pop	r29
    1cca:	cf 91       	pop	r28
    1ccc:	08 95       	ret

00001cce <sysclk_get_per2_hz>:
    1cce:	cf 93       	push	r28
    1cd0:	df 93       	push	r29
    1cd2:	cd b7       	in	r28, 0x3d	; 61
    1cd4:	de b7       	in	r29, 0x3e	; 62
    1cd6:	e1 df       	rcall	.-62     	; 0x1c9a <sysclk_get_per4_hz>
    1cd8:	dc 01       	movw	r26, r24
    1cda:	cb 01       	movw	r24, r22
    1cdc:	bc 01       	movw	r22, r24
    1cde:	cd 01       	movw	r24, r26
    1ce0:	df 91       	pop	r29
    1ce2:	cf 91       	pop	r28
    1ce4:	08 95       	ret

00001ce6 <sysclk_get_per_hz>:
    1ce6:	cf 93       	push	r28
    1ce8:	df 93       	push	r29
    1cea:	cd b7       	in	r28, 0x3d	; 61
    1cec:	de b7       	in	r29, 0x3e	; 62
    1cee:	ef df       	rcall	.-34     	; 0x1cce <sysclk_get_per2_hz>
    1cf0:	dc 01       	movw	r26, r24
    1cf2:	cb 01       	movw	r24, r22
    1cf4:	bc 01       	movw	r22, r24
    1cf6:	cd 01       	movw	r24, r26
    1cf8:	df 91       	pop	r29
    1cfa:	cf 91       	pop	r28
    1cfc:	08 95       	ret

00001cfe <sysclk_get_cpu_hz>:
    1cfe:	cf 93       	push	r28
    1d00:	df 93       	push	r29
    1d02:	cd b7       	in	r28, 0x3d	; 61
    1d04:	de b7       	in	r29, 0x3e	; 62
    1d06:	ef df       	rcall	.-34     	; 0x1ce6 <sysclk_get_per_hz>
    1d08:	dc 01       	movw	r26, r24
    1d0a:	cb 01       	movw	r24, r22
    1d0c:	bc 01       	movw	r22, r24
    1d0e:	cd 01       	movw	r24, r26
    1d10:	df 91       	pop	r29
    1d12:	cf 91       	pop	r28
    1d14:	08 95       	ret

00001d16 <__portable_avr_delay_cycles>:
    1d16:	61 50       	subi	r22, 0x01	; 1
    1d18:	71 09       	sbc	r23, r1
    1d1a:	81 09       	sbc	r24, r1
    1d1c:	91 09       	sbc	r25, r1
    1d1e:	61 15       	cp	r22, r1
    1d20:	71 05       	cpc	r23, r1
    1d22:	81 05       	cpc	r24, r1
    1d24:	91 05       	cpc	r25, r1
    1d26:	b9 f7       	brne	.-18     	; 0x1d16 <__portable_avr_delay_cycles>
    1d28:	08 95       	ret

00001d2a <ioport_set_value>:
    1d2a:	cf 93       	push	r28
    1d2c:	df 93       	push	r29
    1d2e:	cd b7       	in	r28, 0x3d	; 61
    1d30:	de b7       	in	r29, 0x3e	; 62
    1d32:	2b 97       	sbiw	r28, 0x0b	; 11
    1d34:	cd bf       	out	0x3d, r28	; 61
    1d36:	de bf       	out	0x3e, r29	; 62
    1d38:	8a 87       	std	Y+10, r24	; 0x0a
    1d3a:	6b 87       	std	Y+11, r22	; 0x0b
    1d3c:	8a 85       	ldd	r24, Y+10	; 0x0a
    1d3e:	89 83       	std	Y+1, r24	; 0x01
    1d40:	8b 85       	ldd	r24, Y+11	; 0x0b
    1d42:	8a 83       	std	Y+2, r24	; 0x02
    1d44:	89 81       	ldd	r24, Y+1	; 0x01
    1d46:	8b 83       	std	Y+3, r24	; 0x03
    1d48:	8b 81       	ldd	r24, Y+3	; 0x03
    1d4a:	8c 83       	std	Y+4, r24	; 0x04
    1d4c:	8c 81       	ldd	r24, Y+4	; 0x04
    1d4e:	86 95       	lsr	r24
    1d50:	86 95       	lsr	r24
    1d52:	86 95       	lsr	r24
    1d54:	8d 83       	std	Y+5, r24	; 0x05
    1d56:	8d 81       	ldd	r24, Y+5	; 0x05
    1d58:	88 2f       	mov	r24, r24
    1d5a:	90 e0       	ldi	r25, 0x00	; 0
    1d5c:	88 0f       	add	r24, r24
    1d5e:	99 1f       	adc	r25, r25
    1d60:	82 95       	swap	r24
    1d62:	92 95       	swap	r25
    1d64:	90 7f       	andi	r25, 0xF0	; 240
    1d66:	98 27       	eor	r25, r24
    1d68:	80 7f       	andi	r24, 0xF0	; 240
    1d6a:	98 27       	eor	r25, r24
    1d6c:	9a 5f       	subi	r25, 0xFA	; 250
    1d6e:	8e 83       	std	Y+6, r24	; 0x06
    1d70:	9f 83       	std	Y+7, r25	; 0x07
    1d72:	8a 81       	ldd	r24, Y+2	; 0x02
    1d74:	88 23       	and	r24, r24
    1d76:	a9 f0       	breq	.+42     	; 0x1da2 <ioport_set_value+0x78>
    1d78:	89 81       	ldd	r24, Y+1	; 0x01
    1d7a:	88 87       	std	Y+8, r24	; 0x08
    1d7c:	88 85       	ldd	r24, Y+8	; 0x08
    1d7e:	88 2f       	mov	r24, r24
    1d80:	90 e0       	ldi	r25, 0x00	; 0
    1d82:	9c 01       	movw	r18, r24
    1d84:	27 70       	andi	r18, 0x07	; 7
    1d86:	33 27       	eor	r19, r19
    1d88:	81 e0       	ldi	r24, 0x01	; 1
    1d8a:	90 e0       	ldi	r25, 0x00	; 0
    1d8c:	02 c0       	rjmp	.+4      	; 0x1d92 <ioport_set_value+0x68>
    1d8e:	88 0f       	add	r24, r24
    1d90:	99 1f       	adc	r25, r25
    1d92:	2a 95       	dec	r18
    1d94:	e2 f7       	brpl	.-8      	; 0x1d8e <ioport_set_value+0x64>
    1d96:	28 2f       	mov	r18, r24
    1d98:	8e 81       	ldd	r24, Y+6	; 0x06
    1d9a:	9f 81       	ldd	r25, Y+7	; 0x07
    1d9c:	fc 01       	movw	r30, r24
    1d9e:	25 83       	std	Z+5, r18	; 0x05
    1da0:	14 c0       	rjmp	.+40     	; 0x1dca <ioport_set_value+0xa0>
    1da2:	89 81       	ldd	r24, Y+1	; 0x01
    1da4:	89 87       	std	Y+9, r24	; 0x09
    1da6:	89 85       	ldd	r24, Y+9	; 0x09
    1da8:	88 2f       	mov	r24, r24
    1daa:	90 e0       	ldi	r25, 0x00	; 0
    1dac:	9c 01       	movw	r18, r24
    1dae:	27 70       	andi	r18, 0x07	; 7
    1db0:	33 27       	eor	r19, r19
    1db2:	81 e0       	ldi	r24, 0x01	; 1
    1db4:	90 e0       	ldi	r25, 0x00	; 0
    1db6:	02 c0       	rjmp	.+4      	; 0x1dbc <ioport_set_value+0x92>
    1db8:	88 0f       	add	r24, r24
    1dba:	99 1f       	adc	r25, r25
    1dbc:	2a 95       	dec	r18
    1dbe:	e2 f7       	brpl	.-8      	; 0x1db8 <ioport_set_value+0x8e>
    1dc0:	28 2f       	mov	r18, r24
    1dc2:	8e 81       	ldd	r24, Y+6	; 0x06
    1dc4:	9f 81       	ldd	r25, Y+7	; 0x07
    1dc6:	fc 01       	movw	r30, r24
    1dc8:	26 83       	std	Z+6, r18	; 0x06
    1dca:	2b 96       	adiw	r28, 0x0b	; 11
    1dcc:	cd bf       	out	0x3d, r28	; 61
    1dce:	de bf       	out	0x3e, r29	; 62
    1dd0:	df 91       	pop	r29
    1dd2:	cf 91       	pop	r28
    1dd4:	08 95       	ret

00001dd6 <ioport_toggle_pin>:
    1dd6:	cf 93       	push	r28
    1dd8:	df 93       	push	r29
    1dda:	cd b7       	in	r28, 0x3d	; 61
    1ddc:	de b7       	in	r29, 0x3e	; 62
    1dde:	28 97       	sbiw	r28, 0x08	; 8
    1de0:	cd bf       	out	0x3d, r28	; 61
    1de2:	de bf       	out	0x3e, r29	; 62
    1de4:	88 87       	std	Y+8, r24	; 0x08
    1de6:	88 85       	ldd	r24, Y+8	; 0x08
    1de8:	89 83       	std	Y+1, r24	; 0x01
    1dea:	89 81       	ldd	r24, Y+1	; 0x01
    1dec:	8a 83       	std	Y+2, r24	; 0x02
    1dee:	8a 81       	ldd	r24, Y+2	; 0x02
    1df0:	8b 83       	std	Y+3, r24	; 0x03
    1df2:	8b 81       	ldd	r24, Y+3	; 0x03
    1df4:	86 95       	lsr	r24
    1df6:	86 95       	lsr	r24
    1df8:	86 95       	lsr	r24
    1dfa:	8c 83       	std	Y+4, r24	; 0x04
    1dfc:	8c 81       	ldd	r24, Y+4	; 0x04
    1dfe:	88 2f       	mov	r24, r24
    1e00:	90 e0       	ldi	r25, 0x00	; 0
    1e02:	88 0f       	add	r24, r24
    1e04:	99 1f       	adc	r25, r25
    1e06:	82 95       	swap	r24
    1e08:	92 95       	swap	r25
    1e0a:	90 7f       	andi	r25, 0xF0	; 240
    1e0c:	98 27       	eor	r25, r24
    1e0e:	80 7f       	andi	r24, 0xF0	; 240
    1e10:	98 27       	eor	r25, r24
    1e12:	9a 5f       	subi	r25, 0xFA	; 250
    1e14:	8d 83       	std	Y+5, r24	; 0x05
    1e16:	9e 83       	std	Y+6, r25	; 0x06
    1e18:	89 81       	ldd	r24, Y+1	; 0x01
    1e1a:	8f 83       	std	Y+7, r24	; 0x07
    1e1c:	8f 81       	ldd	r24, Y+7	; 0x07
    1e1e:	88 2f       	mov	r24, r24
    1e20:	90 e0       	ldi	r25, 0x00	; 0
    1e22:	9c 01       	movw	r18, r24
    1e24:	27 70       	andi	r18, 0x07	; 7
    1e26:	33 27       	eor	r19, r19
    1e28:	81 e0       	ldi	r24, 0x01	; 1
    1e2a:	90 e0       	ldi	r25, 0x00	; 0
    1e2c:	02 c0       	rjmp	.+4      	; 0x1e32 <ioport_toggle_pin+0x5c>
    1e2e:	88 0f       	add	r24, r24
    1e30:	99 1f       	adc	r25, r25
    1e32:	2a 95       	dec	r18
    1e34:	e2 f7       	brpl	.-8      	; 0x1e2e <ioport_toggle_pin+0x58>
    1e36:	28 2f       	mov	r18, r24
    1e38:	8d 81       	ldd	r24, Y+5	; 0x05
    1e3a:	9e 81       	ldd	r25, Y+6	; 0x06
    1e3c:	fc 01       	movw	r30, r24
    1e3e:	27 83       	std	Z+7, r18	; 0x07
    1e40:	28 96       	adiw	r28, 0x08	; 8
    1e42:	cd bf       	out	0x3d, r28	; 61
    1e44:	de bf       	out	0x3e, r29	; 62
    1e46:	df 91       	pop	r29
    1e48:	cf 91       	pop	r28
    1e4a:	08 95       	ret

00001e4c <tc45_set_overflow_interrupt_level>:
    1e4c:	cf 93       	push	r28
    1e4e:	df 93       	push	r29
    1e50:	00 d0       	rcall	.+0      	; 0x1e52 <tc45_set_overflow_interrupt_level+0x6>
    1e52:	1f 92       	push	r1
    1e54:	cd b7       	in	r28, 0x3d	; 61
    1e56:	de b7       	in	r29, 0x3e	; 62
    1e58:	89 83       	std	Y+1, r24	; 0x01
    1e5a:	9a 83       	std	Y+2, r25	; 0x02
    1e5c:	6b 83       	std	Y+3, r22	; 0x03
    1e5e:	89 81       	ldd	r24, Y+1	; 0x01
    1e60:	9a 81       	ldd	r25, Y+2	; 0x02
    1e62:	80 74       	andi	r24, 0x40	; 64
    1e64:	99 27       	eor	r25, r25
    1e66:	00 97       	sbiw	r24, 0x00	; 0
    1e68:	b1 f4       	brne	.+44     	; 0x1e96 <tc45_set_overflow_interrupt_level+0x4a>
    1e6a:	89 81       	ldd	r24, Y+1	; 0x01
    1e6c:	9a 81       	ldd	r25, Y+2	; 0x02
    1e6e:	fc 01       	movw	r30, r24
    1e70:	86 81       	ldd	r24, Z+6	; 0x06
    1e72:	28 2f       	mov	r18, r24
    1e74:	2c 7f       	andi	r18, 0xFC	; 252
    1e76:	89 81       	ldd	r24, Y+1	; 0x01
    1e78:	9a 81       	ldd	r25, Y+2	; 0x02
    1e7a:	fc 01       	movw	r30, r24
    1e7c:	26 83       	std	Z+6, r18	; 0x06
    1e7e:	89 81       	ldd	r24, Y+1	; 0x01
    1e80:	9a 81       	ldd	r25, Y+2	; 0x02
    1e82:	fc 01       	movw	r30, r24
    1e84:	96 81       	ldd	r25, Z+6	; 0x06
    1e86:	8b 81       	ldd	r24, Y+3	; 0x03
    1e88:	29 2f       	mov	r18, r25
    1e8a:	28 2b       	or	r18, r24
    1e8c:	89 81       	ldd	r24, Y+1	; 0x01
    1e8e:	9a 81       	ldd	r25, Y+2	; 0x02
    1e90:	fc 01       	movw	r30, r24
    1e92:	26 83       	std	Z+6, r18	; 0x06
    1e94:	1b c0       	rjmp	.+54     	; 0x1ecc <tc45_set_overflow_interrupt_level+0x80>
    1e96:	89 81       	ldd	r24, Y+1	; 0x01
    1e98:	9a 81       	ldd	r25, Y+2	; 0x02
    1e9a:	80 74       	andi	r24, 0x40	; 64
    1e9c:	99 27       	eor	r25, r25
    1e9e:	00 97       	sbiw	r24, 0x00	; 0
    1ea0:	a9 f0       	breq	.+42     	; 0x1ecc <tc45_set_overflow_interrupt_level+0x80>
    1ea2:	89 81       	ldd	r24, Y+1	; 0x01
    1ea4:	9a 81       	ldd	r25, Y+2	; 0x02
    1ea6:	fc 01       	movw	r30, r24
    1ea8:	86 81       	ldd	r24, Z+6	; 0x06
    1eaa:	28 2f       	mov	r18, r24
    1eac:	2c 7f       	andi	r18, 0xFC	; 252
    1eae:	89 81       	ldd	r24, Y+1	; 0x01
    1eb0:	9a 81       	ldd	r25, Y+2	; 0x02
    1eb2:	fc 01       	movw	r30, r24
    1eb4:	26 83       	std	Z+6, r18	; 0x06
    1eb6:	89 81       	ldd	r24, Y+1	; 0x01
    1eb8:	9a 81       	ldd	r25, Y+2	; 0x02
    1eba:	fc 01       	movw	r30, r24
    1ebc:	96 81       	ldd	r25, Z+6	; 0x06
    1ebe:	8b 81       	ldd	r24, Y+3	; 0x03
    1ec0:	29 2f       	mov	r18, r25
    1ec2:	28 2b       	or	r18, r24
    1ec4:	89 81       	ldd	r24, Y+1	; 0x01
    1ec6:	9a 81       	ldd	r25, Y+2	; 0x02
    1ec8:	fc 01       	movw	r30, r24
    1eca:	26 83       	std	Z+6, r18	; 0x06
    1ecc:	23 96       	adiw	r28, 0x03	; 3
    1ece:	cd bf       	out	0x3d, r28	; 61
    1ed0:	de bf       	out	0x3e, r29	; 62
    1ed2:	df 91       	pop	r29
    1ed4:	cf 91       	pop	r28
    1ed6:	08 95       	ret

00001ed8 <tc45_write_clock_source>:
    1ed8:	cf 93       	push	r28
    1eda:	df 93       	push	r29
    1edc:	00 d0       	rcall	.+0      	; 0x1ede <tc45_write_clock_source+0x6>
    1ede:	1f 92       	push	r1
    1ee0:	cd b7       	in	r28, 0x3d	; 61
    1ee2:	de b7       	in	r29, 0x3e	; 62
    1ee4:	89 83       	std	Y+1, r24	; 0x01
    1ee6:	9a 83       	std	Y+2, r25	; 0x02
    1ee8:	6b 83       	std	Y+3, r22	; 0x03
    1eea:	89 81       	ldd	r24, Y+1	; 0x01
    1eec:	9a 81       	ldd	r25, Y+2	; 0x02
    1eee:	80 74       	andi	r24, 0x40	; 64
    1ef0:	99 27       	eor	r25, r25
    1ef2:	00 97       	sbiw	r24, 0x00	; 0
    1ef4:	71 f4       	brne	.+28     	; 0x1f12 <tc45_write_clock_source+0x3a>
    1ef6:	89 81       	ldd	r24, Y+1	; 0x01
    1ef8:	9a 81       	ldd	r25, Y+2	; 0x02
    1efa:	fc 01       	movw	r30, r24
    1efc:	80 81       	ld	r24, Z
    1efe:	98 2f       	mov	r25, r24
    1f00:	90 7f       	andi	r25, 0xF0	; 240
    1f02:	8b 81       	ldd	r24, Y+3	; 0x03
    1f04:	89 2b       	or	r24, r25
    1f06:	28 2f       	mov	r18, r24
    1f08:	89 81       	ldd	r24, Y+1	; 0x01
    1f0a:	9a 81       	ldd	r25, Y+2	; 0x02
    1f0c:	fc 01       	movw	r30, r24
    1f0e:	20 83       	st	Z, r18
    1f10:	13 c0       	rjmp	.+38     	; 0x1f38 <tc45_write_clock_source+0x60>
    1f12:	89 81       	ldd	r24, Y+1	; 0x01
    1f14:	9a 81       	ldd	r25, Y+2	; 0x02
    1f16:	80 74       	andi	r24, 0x40	; 64
    1f18:	99 27       	eor	r25, r25
    1f1a:	00 97       	sbiw	r24, 0x00	; 0
    1f1c:	69 f0       	breq	.+26     	; 0x1f38 <tc45_write_clock_source+0x60>
    1f1e:	89 81       	ldd	r24, Y+1	; 0x01
    1f20:	9a 81       	ldd	r25, Y+2	; 0x02
    1f22:	fc 01       	movw	r30, r24
    1f24:	80 81       	ld	r24, Z
    1f26:	98 2f       	mov	r25, r24
    1f28:	90 7f       	andi	r25, 0xF0	; 240
    1f2a:	8b 81       	ldd	r24, Y+3	; 0x03
    1f2c:	89 2b       	or	r24, r25
    1f2e:	28 2f       	mov	r18, r24
    1f30:	89 81       	ldd	r24, Y+1	; 0x01
    1f32:	9a 81       	ldd	r25, Y+2	; 0x02
    1f34:	fc 01       	movw	r30, r24
    1f36:	20 83       	st	Z, r18
    1f38:	23 96       	adiw	r28, 0x03	; 3
    1f3a:	cd bf       	out	0x3d, r28	; 61
    1f3c:	de bf       	out	0x3e, r29	; 62
    1f3e:	df 91       	pop	r29
    1f40:	cf 91       	pop	r28
    1f42:	08 95       	ret

00001f44 <tc45_write_period>:
    1f44:	cf 93       	push	r28
    1f46:	df 93       	push	r29
    1f48:	00 d0       	rcall	.+0      	; 0x1f4a <tc45_write_period+0x6>
    1f4a:	00 d0       	rcall	.+0      	; 0x1f4c <tc45_write_period+0x8>
    1f4c:	cd b7       	in	r28, 0x3d	; 61
    1f4e:	de b7       	in	r29, 0x3e	; 62
    1f50:	89 83       	std	Y+1, r24	; 0x01
    1f52:	9a 83       	std	Y+2, r25	; 0x02
    1f54:	6b 83       	std	Y+3, r22	; 0x03
    1f56:	7c 83       	std	Y+4, r23	; 0x04
    1f58:	89 81       	ldd	r24, Y+1	; 0x01
    1f5a:	9a 81       	ldd	r25, Y+2	; 0x02
    1f5c:	80 74       	andi	r24, 0x40	; 64
    1f5e:	99 27       	eor	r25, r25
    1f60:	00 97       	sbiw	r24, 0x00	; 0
    1f62:	41 f4       	brne	.+16     	; 0x1f74 <tc45_write_period+0x30>
    1f64:	89 81       	ldd	r24, Y+1	; 0x01
    1f66:	9a 81       	ldd	r25, Y+2	; 0x02
    1f68:	2b 81       	ldd	r18, Y+3	; 0x03
    1f6a:	3c 81       	ldd	r19, Y+4	; 0x04
    1f6c:	fc 01       	movw	r30, r24
    1f6e:	26 a3       	std	Z+38, r18	; 0x26
    1f70:	37 a3       	std	Z+39, r19	; 0x27
    1f72:	0d c0       	rjmp	.+26     	; 0x1f8e <tc45_write_period+0x4a>
    1f74:	89 81       	ldd	r24, Y+1	; 0x01
    1f76:	9a 81       	ldd	r25, Y+2	; 0x02
    1f78:	80 74       	andi	r24, 0x40	; 64
    1f7a:	99 27       	eor	r25, r25
    1f7c:	00 97       	sbiw	r24, 0x00	; 0
    1f7e:	39 f0       	breq	.+14     	; 0x1f8e <tc45_write_period+0x4a>
    1f80:	89 81       	ldd	r24, Y+1	; 0x01
    1f82:	9a 81       	ldd	r25, Y+2	; 0x02
    1f84:	2b 81       	ldd	r18, Y+3	; 0x03
    1f86:	3c 81       	ldd	r19, Y+4	; 0x04
    1f88:	fc 01       	movw	r30, r24
    1f8a:	26 a3       	std	Z+38, r18	; 0x26
    1f8c:	37 a3       	std	Z+39, r19	; 0x27
    1f8e:	24 96       	adiw	r28, 0x04	; 4
    1f90:	cd bf       	out	0x3d, r28	; 61
    1f92:	de bf       	out	0x3e, r29	; 62
    1f94:	df 91       	pop	r29
    1f96:	cf 91       	pop	r28
    1f98:	08 95       	ret

00001f9a <tc45_clear_overflow>:
    1f9a:	cf 93       	push	r28
    1f9c:	df 93       	push	r29
    1f9e:	00 d0       	rcall	.+0      	; 0x1fa0 <tc45_clear_overflow+0x6>
    1fa0:	cd b7       	in	r28, 0x3d	; 61
    1fa2:	de b7       	in	r29, 0x3e	; 62
    1fa4:	89 83       	std	Y+1, r24	; 0x01
    1fa6:	9a 83       	std	Y+2, r25	; 0x02
    1fa8:	89 81       	ldd	r24, Y+1	; 0x01
    1faa:	9a 81       	ldd	r25, Y+2	; 0x02
    1fac:	80 74       	andi	r24, 0x40	; 64
    1fae:	99 27       	eor	r25, r25
    1fb0:	00 97       	sbiw	r24, 0x00	; 0
    1fb2:	59 f4       	brne	.+22     	; 0x1fca <tc45_clear_overflow+0x30>
    1fb4:	89 81       	ldd	r24, Y+1	; 0x01
    1fb6:	9a 81       	ldd	r25, Y+2	; 0x02
    1fb8:	fc 01       	movw	r30, r24
    1fba:	84 85       	ldd	r24, Z+12	; 0x0c
    1fbc:	28 2f       	mov	r18, r24
    1fbe:	21 60       	ori	r18, 0x01	; 1
    1fc0:	89 81       	ldd	r24, Y+1	; 0x01
    1fc2:	9a 81       	ldd	r25, Y+2	; 0x02
    1fc4:	fc 01       	movw	r30, r24
    1fc6:	24 87       	std	Z+12, r18	; 0x0c
    1fc8:	10 c0       	rjmp	.+32     	; 0x1fea <tc45_clear_overflow+0x50>
    1fca:	89 81       	ldd	r24, Y+1	; 0x01
    1fcc:	9a 81       	ldd	r25, Y+2	; 0x02
    1fce:	80 74       	andi	r24, 0x40	; 64
    1fd0:	99 27       	eor	r25, r25
    1fd2:	00 97       	sbiw	r24, 0x00	; 0
    1fd4:	51 f0       	breq	.+20     	; 0x1fea <tc45_clear_overflow+0x50>
    1fd6:	89 81       	ldd	r24, Y+1	; 0x01
    1fd8:	9a 81       	ldd	r25, Y+2	; 0x02
    1fda:	fc 01       	movw	r30, r24
    1fdc:	84 85       	ldd	r24, Z+12	; 0x0c
    1fde:	28 2f       	mov	r18, r24
    1fe0:	21 60       	ori	r18, 0x01	; 1
    1fe2:	89 81       	ldd	r24, Y+1	; 0x01
    1fe4:	9a 81       	ldd	r25, Y+2	; 0x02
    1fe6:	fc 01       	movw	r30, r24
    1fe8:	24 87       	std	Z+12, r18	; 0x0c
    1fea:	0f 90       	pop	r0
    1fec:	0f 90       	pop	r0
    1fee:	df 91       	pop	r29
    1ff0:	cf 91       	pop	r28
    1ff2:	08 95       	ret

00001ff4 <tc45_enable_cc_channels>:
    1ff4:	cf 93       	push	r28
    1ff6:	df 93       	push	r29
    1ff8:	00 d0       	rcall	.+0      	; 0x1ffa <tc45_enable_cc_channels+0x6>
    1ffa:	1f 92       	push	r1
    1ffc:	cd b7       	in	r28, 0x3d	; 61
    1ffe:	de b7       	in	r29, 0x3e	; 62
    2000:	89 83       	std	Y+1, r24	; 0x01
    2002:	9a 83       	std	Y+2, r25	; 0x02
    2004:	6b 83       	std	Y+3, r22	; 0x03
    2006:	89 81       	ldd	r24, Y+1	; 0x01
    2008:	9a 81       	ldd	r25, Y+2	; 0x02
    200a:	80 74       	andi	r24, 0x40	; 64
    200c:	99 27       	eor	r25, r25
    200e:	00 97       	sbiw	r24, 0x00	; 0
    2010:	61 f4       	brne	.+24     	; 0x202a <tc45_enable_cc_channels+0x36>
    2012:	89 81       	ldd	r24, Y+1	; 0x01
    2014:	9a 81       	ldd	r25, Y+2	; 0x02
    2016:	fc 01       	movw	r30, r24
    2018:	94 81       	ldd	r25, Z+4	; 0x04
    201a:	8b 81       	ldd	r24, Y+3	; 0x03
    201c:	29 2f       	mov	r18, r25
    201e:	28 2b       	or	r18, r24
    2020:	89 81       	ldd	r24, Y+1	; 0x01
    2022:	9a 81       	ldd	r25, Y+2	; 0x02
    2024:	fc 01       	movw	r30, r24
    2026:	24 83       	std	Z+4, r18	; 0x04
    2028:	13 c0       	rjmp	.+38     	; 0x2050 <tc45_enable_cc_channels+0x5c>
    202a:	89 81       	ldd	r24, Y+1	; 0x01
    202c:	9a 81       	ldd	r25, Y+2	; 0x02
    202e:	80 74       	andi	r24, 0x40	; 64
    2030:	99 27       	eor	r25, r25
    2032:	00 97       	sbiw	r24, 0x00	; 0
    2034:	69 f0       	breq	.+26     	; 0x2050 <tc45_enable_cc_channels+0x5c>
    2036:	89 81       	ldd	r24, Y+1	; 0x01
    2038:	9a 81       	ldd	r25, Y+2	; 0x02
    203a:	fc 01       	movw	r30, r24
    203c:	84 81       	ldd	r24, Z+4	; 0x04
    203e:	98 2f       	mov	r25, r24
    2040:	8b 81       	ldd	r24, Y+3	; 0x03
    2042:	8f 70       	andi	r24, 0x0F	; 15
    2044:	89 2b       	or	r24, r25
    2046:	28 2f       	mov	r18, r24
    2048:	89 81       	ldd	r24, Y+1	; 0x01
    204a:	9a 81       	ldd	r25, Y+2	; 0x02
    204c:	fc 01       	movw	r30, r24
    204e:	24 83       	std	Z+4, r18	; 0x04
    2050:	23 96       	adiw	r28, 0x03	; 3
    2052:	cd bf       	out	0x3d, r28	; 61
    2054:	de bf       	out	0x3e, r29	; 62
    2056:	df 91       	pop	r29
    2058:	cf 91       	pop	r28
    205a:	08 95       	ret

0000205c <tc45_write_cc_buffer>:
    205c:	cf 93       	push	r28
    205e:	df 93       	push	r29
    2060:	cd b7       	in	r28, 0x3d	; 61
    2062:	de b7       	in	r29, 0x3e	; 62
    2064:	25 97       	sbiw	r28, 0x05	; 5
    2066:	cd bf       	out	0x3d, r28	; 61
    2068:	de bf       	out	0x3e, r29	; 62
    206a:	89 83       	std	Y+1, r24	; 0x01
    206c:	9a 83       	std	Y+2, r25	; 0x02
    206e:	6b 83       	std	Y+3, r22	; 0x03
    2070:	4c 83       	std	Y+4, r20	; 0x04
    2072:	5d 83       	std	Y+5, r21	; 0x05
    2074:	89 81       	ldd	r24, Y+1	; 0x01
    2076:	9a 81       	ldd	r25, Y+2	; 0x02
    2078:	80 74       	andi	r24, 0x40	; 64
    207a:	99 27       	eor	r25, r25
    207c:	00 97       	sbiw	r24, 0x00	; 0
    207e:	a9 f5       	brne	.+106    	; 0x20ea <tc45_write_cc_buffer+0x8e>
    2080:	8b 81       	ldd	r24, Y+3	; 0x03
    2082:	88 2f       	mov	r24, r24
    2084:	90 e0       	ldi	r25, 0x00	; 0
    2086:	82 30       	cpi	r24, 0x02	; 2
    2088:	91 05       	cpc	r25, r1
    208a:	b1 f0       	breq	.+44     	; 0x20b8 <tc45_write_cc_buffer+0x5c>
    208c:	83 30       	cpi	r24, 0x03	; 3
    208e:	91 05       	cpc	r25, r1
    2090:	24 f4       	brge	.+8      	; 0x209a <tc45_write_cc_buffer+0x3e>
    2092:	81 30       	cpi	r24, 0x01	; 1
    2094:	91 05       	cpc	r25, r1
    2096:	41 f0       	breq	.+16     	; 0x20a8 <tc45_write_cc_buffer+0x4c>
    2098:	48 c0       	rjmp	.+144    	; 0x212a <tc45_write_cc_buffer+0xce>
    209a:	83 30       	cpi	r24, 0x03	; 3
    209c:	91 05       	cpc	r25, r1
    209e:	a1 f0       	breq	.+40     	; 0x20c8 <tc45_write_cc_buffer+0x6c>
    20a0:	84 30       	cpi	r24, 0x04	; 4
    20a2:	91 05       	cpc	r25, r1
    20a4:	c9 f0       	breq	.+50     	; 0x20d8 <tc45_write_cc_buffer+0x7c>
    20a6:	41 c0       	rjmp	.+130    	; 0x212a <tc45_write_cc_buffer+0xce>
    20a8:	89 81       	ldd	r24, Y+1	; 0x01
    20aa:	9a 81       	ldd	r25, Y+2	; 0x02
    20ac:	2c 81       	ldd	r18, Y+4	; 0x04
    20ae:	3d 81       	ldd	r19, Y+5	; 0x05
    20b0:	fc 01       	movw	r30, r24
    20b2:	20 af       	std	Z+56, r18	; 0x38
    20b4:	31 af       	std	Z+57, r19	; 0x39
    20b6:	18 c0       	rjmp	.+48     	; 0x20e8 <tc45_write_cc_buffer+0x8c>
    20b8:	89 81       	ldd	r24, Y+1	; 0x01
    20ba:	9a 81       	ldd	r25, Y+2	; 0x02
    20bc:	2c 81       	ldd	r18, Y+4	; 0x04
    20be:	3d 81       	ldd	r19, Y+5	; 0x05
    20c0:	fc 01       	movw	r30, r24
    20c2:	22 af       	std	Z+58, r18	; 0x3a
    20c4:	33 af       	std	Z+59, r19	; 0x3b
    20c6:	10 c0       	rjmp	.+32     	; 0x20e8 <tc45_write_cc_buffer+0x8c>
    20c8:	89 81       	ldd	r24, Y+1	; 0x01
    20ca:	9a 81       	ldd	r25, Y+2	; 0x02
    20cc:	2c 81       	ldd	r18, Y+4	; 0x04
    20ce:	3d 81       	ldd	r19, Y+5	; 0x05
    20d0:	fc 01       	movw	r30, r24
    20d2:	24 af       	std	Z+60, r18	; 0x3c
    20d4:	35 af       	std	Z+61, r19	; 0x3d
    20d6:	08 c0       	rjmp	.+16     	; 0x20e8 <tc45_write_cc_buffer+0x8c>
    20d8:	89 81       	ldd	r24, Y+1	; 0x01
    20da:	9a 81       	ldd	r25, Y+2	; 0x02
    20dc:	2c 81       	ldd	r18, Y+4	; 0x04
    20de:	3d 81       	ldd	r19, Y+5	; 0x05
    20e0:	fc 01       	movw	r30, r24
    20e2:	26 af       	std	Z+62, r18	; 0x3e
    20e4:	37 af       	std	Z+63, r19	; 0x3f
    20e6:	00 00       	nop
    20e8:	20 c0       	rjmp	.+64     	; 0x212a <tc45_write_cc_buffer+0xce>
    20ea:	89 81       	ldd	r24, Y+1	; 0x01
    20ec:	9a 81       	ldd	r25, Y+2	; 0x02
    20ee:	80 74       	andi	r24, 0x40	; 64
    20f0:	99 27       	eor	r25, r25
    20f2:	00 97       	sbiw	r24, 0x00	; 0
    20f4:	d1 f0       	breq	.+52     	; 0x212a <tc45_write_cc_buffer+0xce>
    20f6:	8b 81       	ldd	r24, Y+3	; 0x03
    20f8:	88 2f       	mov	r24, r24
    20fa:	90 e0       	ldi	r25, 0x00	; 0
    20fc:	81 30       	cpi	r24, 0x01	; 1
    20fe:	91 05       	cpc	r25, r1
    2100:	21 f0       	breq	.+8      	; 0x210a <tc45_write_cc_buffer+0xae>
    2102:	82 30       	cpi	r24, 0x02	; 2
    2104:	91 05       	cpc	r25, r1
    2106:	49 f0       	breq	.+18     	; 0x211a <tc45_write_cc_buffer+0xbe>
    2108:	10 c0       	rjmp	.+32     	; 0x212a <tc45_write_cc_buffer+0xce>
    210a:	89 81       	ldd	r24, Y+1	; 0x01
    210c:	9a 81       	ldd	r25, Y+2	; 0x02
    210e:	2c 81       	ldd	r18, Y+4	; 0x04
    2110:	3d 81       	ldd	r19, Y+5	; 0x05
    2112:	fc 01       	movw	r30, r24
    2114:	20 af       	std	Z+56, r18	; 0x38
    2116:	31 af       	std	Z+57, r19	; 0x39
    2118:	08 c0       	rjmp	.+16     	; 0x212a <tc45_write_cc_buffer+0xce>
    211a:	89 81       	ldd	r24, Y+1	; 0x01
    211c:	9a 81       	ldd	r25, Y+2	; 0x02
    211e:	2c 81       	ldd	r18, Y+4	; 0x04
    2120:	3d 81       	ldd	r19, Y+5	; 0x05
    2122:	fc 01       	movw	r30, r24
    2124:	22 af       	std	Z+58, r18	; 0x3a
    2126:	33 af       	std	Z+59, r19	; 0x3b
    2128:	00 00       	nop
    212a:	25 96       	adiw	r28, 0x05	; 5
    212c:	cd bf       	out	0x3d, r28	; 61
    212e:	de bf       	out	0x3e, r29	; 62
    2130:	df 91       	pop	r29
    2132:	cf 91       	pop	r28
    2134:	08 95       	ret

00002136 <tc45_set_wgm>:
    2136:	cf 93       	push	r28
    2138:	df 93       	push	r29
    213a:	00 d0       	rcall	.+0      	; 0x213c <tc45_set_wgm+0x6>
    213c:	1f 92       	push	r1
    213e:	cd b7       	in	r28, 0x3d	; 61
    2140:	de b7       	in	r29, 0x3e	; 62
    2142:	89 83       	std	Y+1, r24	; 0x01
    2144:	9a 83       	std	Y+2, r25	; 0x02
    2146:	6b 83       	std	Y+3, r22	; 0x03
    2148:	89 81       	ldd	r24, Y+1	; 0x01
    214a:	9a 81       	ldd	r25, Y+2	; 0x02
    214c:	80 74       	andi	r24, 0x40	; 64
    214e:	99 27       	eor	r25, r25
    2150:	00 97       	sbiw	r24, 0x00	; 0
    2152:	71 f4       	brne	.+28     	; 0x2170 <tc45_set_wgm+0x3a>
    2154:	89 81       	ldd	r24, Y+1	; 0x01
    2156:	9a 81       	ldd	r25, Y+2	; 0x02
    2158:	fc 01       	movw	r30, r24
    215a:	81 81       	ldd	r24, Z+1	; 0x01
    215c:	98 2f       	mov	r25, r24
    215e:	98 7f       	andi	r25, 0xF8	; 248
    2160:	8b 81       	ldd	r24, Y+3	; 0x03
    2162:	89 2b       	or	r24, r25
    2164:	28 2f       	mov	r18, r24
    2166:	89 81       	ldd	r24, Y+1	; 0x01
    2168:	9a 81       	ldd	r25, Y+2	; 0x02
    216a:	fc 01       	movw	r30, r24
    216c:	21 83       	std	Z+1, r18	; 0x01
    216e:	13 c0       	rjmp	.+38     	; 0x2196 <tc45_set_wgm+0x60>
    2170:	89 81       	ldd	r24, Y+1	; 0x01
    2172:	9a 81       	ldd	r25, Y+2	; 0x02
    2174:	80 74       	andi	r24, 0x40	; 64
    2176:	99 27       	eor	r25, r25
    2178:	00 97       	sbiw	r24, 0x00	; 0
    217a:	69 f0       	breq	.+26     	; 0x2196 <tc45_set_wgm+0x60>
    217c:	89 81       	ldd	r24, Y+1	; 0x01
    217e:	9a 81       	ldd	r25, Y+2	; 0x02
    2180:	fc 01       	movw	r30, r24
    2182:	81 81       	ldd	r24, Z+1	; 0x01
    2184:	98 2f       	mov	r25, r24
    2186:	98 7f       	andi	r25, 0xF8	; 248
    2188:	8b 81       	ldd	r24, Y+3	; 0x03
    218a:	89 2b       	or	r24, r25
    218c:	28 2f       	mov	r18, r24
    218e:	89 81       	ldd	r24, Y+1	; 0x01
    2190:	9a 81       	ldd	r25, Y+2	; 0x02
    2192:	fc 01       	movw	r30, r24
    2194:	21 83       	std	Z+1, r18	; 0x01
    2196:	23 96       	adiw	r28, 0x03	; 3
    2198:	cd bf       	out	0x3d, r28	; 61
    219a:	de bf       	out	0x3e, r29	; 62
    219c:	df 91       	pop	r29
    219e:	cf 91       	pop	r28
    21a0:	08 95       	ret

000021a2 <ovf_interrupt_callback>:
void calibrate_program(void);


//later use? Test Hz
static void ovf_interrupt_callback(void)
{
    21a2:	cf 93       	push	r28
    21a4:	df 93       	push	r29
    21a6:	cd b7       	in	r28, 0x3d	; 61
    21a8:	de b7       	in	r29, 0x3e	; 62
	//gpio_toggle_pin(LED_GREEN_O);
	tc45_clear_overflow(&TIMER2);
    21aa:	80 e0       	ldi	r24, 0x00	; 0
    21ac:	98 e0       	ldi	r25, 0x08	; 8
    21ae:	f5 de       	rcall	.-534    	; 0x1f9a <tc45_clear_overflow>
}
    21b0:	df 91       	pop	r29
    21b2:	cf 91       	pop	r28
    21b4:	08 95       	ret

000021b6 <init_pwm>:


//init PWM of two timers to supply 4 motors with 250 Hz
void init_pwm(void)
{
    21b6:	cf 93       	push	r28
    21b8:	df 93       	push	r29
    21ba:	cd b7       	in	r28, 0x3d	; 61
    21bc:	de b7       	in	r29, 0x3e	; 62
	
	/* Unmask clock for ... */
	tc45_enable(&TIMER1);
    21be:	80 e4       	ldi	r24, 0x40	; 64
    21c0:	98 e0       	ldi	r25, 0x08	; 8
    21c2:	0e 94 0d 04 	call	0x81a	; 0x81a <tc45_enable>
	tc45_enable(&TIMER2);
    21c6:	80 e0       	ldi	r24, 0x00	; 0
    21c8:	98 e0       	ldi	r25, 0x08	; 8
    21ca:	0e 94 0d 04 	call	0x81a	; 0x81a <tc45_enable>

	/* Configure TC in normal mode */
	tc45_set_wgm(&TIMER1, TC45_WG_DS_T);
    21ce:	65 e0       	ldi	r22, 0x05	; 5
    21d0:	80 e4       	ldi	r24, 0x40	; 64
    21d2:	98 e0       	ldi	r25, 0x08	; 8
    21d4:	b0 df       	rcall	.-160    	; 0x2136 <tc45_set_wgm>
	tc45_set_wgm(&TIMER2, TC45_WG_DS_T);
    21d6:	65 e0       	ldi	r22, 0x05	; 5
    21d8:	80 e0       	ldi	r24, 0x00	; 0
    21da:	98 e0       	ldi	r25, 0x08	; 8
    21dc:	ac df       	rcall	.-168    	; 0x2136 <tc45_set_wgm>

	/* Configure period equal to resolution to obtain 250Hz */
	tc45_write_period(&TIMER1, TIMER_RESOLUTION);
    21de:	64 ef       	ldi	r22, 0xF4	; 244
    21e0:	71 e0       	ldi	r23, 0x01	; 1
    21e2:	80 e4       	ldi	r24, 0x40	; 64
    21e4:	98 e0       	ldi	r25, 0x08	; 8
    21e6:	ae de       	rcall	.-676    	; 0x1f44 <tc45_write_period>
	tc45_write_period(&TIMER2, TIMER_RESOLUTION);
    21e8:	64 ef       	ldi	r22, 0xF4	; 244
    21ea:	71 e0       	ldi	r23, 0x01	; 1
    21ec:	80 e0       	ldi	r24, 0x00	; 0
    21ee:	98 e0       	ldi	r25, 0x08	; 8
    21f0:	a9 de       	rcall	.-686    	; 0x1f44 <tc45_write_period>

	/* Enable channels */
	tc45_enable_cc_channels(&TIMER1, TC45_CCACOMP);
    21f2:	61 e0       	ldi	r22, 0x01	; 1
    21f4:	80 e4       	ldi	r24, 0x40	; 64
    21f6:	98 e0       	ldi	r25, 0x08	; 8
    21f8:	fd de       	rcall	.-518    	; 0x1ff4 <tc45_enable_cc_channels>
	tc45_enable_cc_channels(&TIMER1, TC45_CCBCOMP);
    21fa:	64 e0       	ldi	r22, 0x04	; 4
    21fc:	80 e4       	ldi	r24, 0x40	; 64
    21fe:	98 e0       	ldi	r25, 0x08	; 8
    2200:	f9 de       	rcall	.-526    	; 0x1ff4 <tc45_enable_cc_channels>
	tc45_enable_cc_channels(&TIMER2, TC45_CCCCOMP);
    2202:	60 e1       	ldi	r22, 0x10	; 16
    2204:	80 e0       	ldi	r24, 0x00	; 0
    2206:	98 e0       	ldi	r25, 0x08	; 8
    2208:	f5 de       	rcall	.-534    	; 0x1ff4 <tc45_enable_cc_channels>
	tc45_enable_cc_channels(&TIMER2, TC45_CCDCOMP);
    220a:	60 e4       	ldi	r22, 0x40	; 64
    220c:	80 e0       	ldi	r24, 0x00	; 0
    220e:	98 e0       	ldi	r25, 0x08	; 8
    2210:	f1 de       	rcall	.-542    	; 0x1ff4 <tc45_enable_cc_channels>
	
	write_MOT1(TIMER_RESOLUTION);
    2212:	44 ef       	ldi	r20, 0xF4	; 244
    2214:	51 e0       	ldi	r21, 0x01	; 1
    2216:	62 e0       	ldi	r22, 0x02	; 2
    2218:	80 e4       	ldi	r24, 0x40	; 64
    221a:	98 e0       	ldi	r25, 0x08	; 8
    221c:	1f df       	rcall	.-450    	; 0x205c <tc45_write_cc_buffer>
	write_MOT2(TIMER_RESOLUTION);
    221e:	44 ef       	ldi	r20, 0xF4	; 244
    2220:	51 e0       	ldi	r21, 0x01	; 1
    2222:	61 e0       	ldi	r22, 0x01	; 1
    2224:	80 e4       	ldi	r24, 0x40	; 64
    2226:	98 e0       	ldi	r25, 0x08	; 8
    2228:	19 df       	rcall	.-462    	; 0x205c <tc45_write_cc_buffer>
	write_MOT3(TIMER_RESOLUTION);
    222a:	44 ef       	ldi	r20, 0xF4	; 244
    222c:	51 e0       	ldi	r21, 0x01	; 1
    222e:	64 e0       	ldi	r22, 0x04	; 4
    2230:	80 e0       	ldi	r24, 0x00	; 0
    2232:	98 e0       	ldi	r25, 0x08	; 8
    2234:	13 df       	rcall	.-474    	; 0x205c <tc45_write_cc_buffer>
	write_MOT4(TIMER_RESOLUTION);
    2236:	44 ef       	ldi	r20, 0xF4	; 244
    2238:	51 e0       	ldi	r21, 0x01	; 1
    223a:	63 e0       	ldi	r22, 0x03	; 3
    223c:	80 e0       	ldi	r24, 0x00	; 0
    223e:	98 e0       	ldi	r25, 0x08	; 8
    2240:	0d df       	rcall	.-486    	; 0x205c <tc45_write_cc_buffer>

	tc45_set_overflow_interrupt_callback(&TIMER2, ovf_interrupt_callback);
    2242:	61 ed       	ldi	r22, 0xD1	; 209
    2244:	70 e1       	ldi	r23, 0x10	; 16
    2246:	80 e0       	ldi	r24, 0x00	; 0
    2248:	98 e0       	ldi	r25, 0x08	; 8
    224a:	0e 94 51 04 	call	0x8a2	; 0x8a2 <tc45_set_overflow_interrupt_callback>

	/*
	 * Enable TC interrupts
	 */
	tc45_set_overflow_interrupt_level(&TIMER2, TC45_INT_LVL_LO);
    224e:	61 e0       	ldi	r22, 0x01	; 1
    2250:	80 e0       	ldi	r24, 0x00	; 0
    2252:	98 e0       	ldi	r25, 0x08	; 8
    2254:	fb dd       	rcall	.-1034   	; 0x1e4c <tc45_set_overflow_interrupt_level>

	/*
	 * Run 
	 */
	tc45_write_clock_source(&TIMER1, TC45_CLKSEL_DIV8_gc);
    2256:	64 e0       	ldi	r22, 0x04	; 4
    2258:	80 e4       	ldi	r24, 0x40	; 64
    225a:	98 e0       	ldi	r25, 0x08	; 8
    225c:	3d de       	rcall	.-902    	; 0x1ed8 <tc45_write_clock_source>
	tc45_write_clock_source(&TIMER2, TC45_CLKSEL_DIV8_gc);
    225e:	64 e0       	ldi	r22, 0x04	; 4
    2260:	80 e0       	ldi	r24, 0x00	; 0
    2262:	98 e0       	ldi	r25, 0x08	; 8
    2264:	39 de       	rcall	.-910    	; 0x1ed8 <tc45_write_clock_source>
}
    2266:	df 91       	pop	r29
    2268:	cf 91       	pop	r28
    226a:	08 95       	ret

0000226c <main>:


int main (void)
{
    226c:	cf 93       	push	r28
    226e:	df 93       	push	r29
    2270:	1f 92       	push	r1
    2272:	cd b7       	in	r28, 0x3d	; 61
    2274:	de b7       	in	r29, 0x3e	; 62
	irq_initialize_vectors();
    2276:	80 ea       	ldi	r24, 0xA0	; 160
    2278:	90 e0       	ldi	r25, 0x00	; 0
    227a:	27 e0       	ldi	r18, 0x07	; 7
    227c:	fc 01       	movw	r30, r24
    227e:	22 83       	std	Z+2, r18	; 0x02
	cpu_irq_enable();
    2280:	78 94       	sei

	// Initialize the sleep manager
	sleepmgr_init();
    2282:	e3 dc       	rcall	.-1594   	; 0x1c4a <sleepmgr_init>

	sysclk_init();
    2284:	40 dc       	rcall	.-1920   	; 0x1b06 <sysclk_init>

	board_init();
    2286:	c6 dc       	rcall	.-1652   	; 0x1c14 <board_init>
	
	init_pwm();
    2288:	96 df       	rcall	.-212    	; 0x21b6 <init_pwm>
	
	uint8_t iam = LSM303_init();
    228a:	0e 94 32 08 	call	0x1064	; 0x1064 <LSM303_init>
    228e:	89 83       	std	Y+1, r24	; 0x01

	motor_program();
    2290:	2d d6       	rcall	.+3162   	; 0x2eec <motor_program>
	calibrate_program();
    2292:	0e 94 ec 1b 	call	0x37d8	; 0x37d8 <calibrate_program>
	test_program();
    2296:	0e 94 eb 1d 	call	0x3bd6	; 0x3bd6 <test_program>
	motor_test();
    229a:	06 d0       	rcall	.+12     	; 0x22a8 <motor_test>
    229c:	80 e0       	ldi	r24, 0x00	; 0
    229e:	90 e0       	ldi	r25, 0x00	; 0
}
    22a0:	0f 90       	pop	r0
    22a2:	df 91       	pop	r29
    22a4:	cf 91       	pop	r28
    22a6:	08 95       	ret

000022a8 <motor_test>:

//switch all motors on with full power
//then rotate the angle value an bring all motors to spin at the correct values
void motor_test(void)
{
    22a8:	2f 92       	push	r2
    22aa:	3f 92       	push	r3
    22ac:	4f 92       	push	r4
    22ae:	5f 92       	push	r5
    22b0:	6f 92       	push	r6
    22b2:	7f 92       	push	r7
    22b4:	8f 92       	push	r8
    22b6:	9f 92       	push	r9
    22b8:	af 92       	push	r10
    22ba:	bf 92       	push	r11
    22bc:	cf 92       	push	r12
    22be:	df 92       	push	r13
    22c0:	ef 92       	push	r14
    22c2:	ff 92       	push	r15
    22c4:	0f 93       	push	r16
    22c6:	1f 93       	push	r17
    22c8:	cf 93       	push	r28
    22ca:	df 93       	push	r29
    22cc:	cd b7       	in	r28, 0x3d	; 61
    22ce:	de b7       	in	r29, 0x3e	; 62
    22d0:	6a 97       	sbiw	r28, 0x1a	; 26
    22d2:	cd bf       	out	0x3d, r28	; 61
    22d4:	de bf       	out	0x3e, r29	; 62
	write_MOT1(0);
    22d6:	40 e0       	ldi	r20, 0x00	; 0
    22d8:	50 e0       	ldi	r21, 0x00	; 0
    22da:	62 e0       	ldi	r22, 0x02	; 2
    22dc:	80 e4       	ldi	r24, 0x40	; 64
    22de:	98 e0       	ldi	r25, 0x08	; 8
    22e0:	bd de       	rcall	.-646    	; 0x205c <tc45_write_cc_buffer>
	delay_ms(1000);
    22e2:	0d dd       	rcall	.-1510   	; 0x1cfe <sysclk_get_cpu_hz>
    22e4:	dc 01       	movw	r26, r24
    22e6:	cb 01       	movw	r24, r22
    22e8:	1c 01       	movw	r2, r24
    22ea:	2d 01       	movw	r4, r26
    22ec:	61 2c       	mov	r6, r1
    22ee:	71 2c       	mov	r7, r1
    22f0:	43 01       	movw	r8, r6
    22f2:	a2 2c       	mov	r10, r2
    22f4:	b3 2c       	mov	r11, r3
    22f6:	c4 2c       	mov	r12, r4
    22f8:	d5 2c       	mov	r13, r5
    22fa:	e6 2c       	mov	r14, r6
    22fc:	f7 2c       	mov	r15, r7
    22fe:	08 2d       	mov	r16, r8
    2300:	19 2d       	mov	r17, r9
    2302:	2a 2d       	mov	r18, r10
    2304:	3b 2d       	mov	r19, r11
    2306:	4c 2d       	mov	r20, r12
    2308:	5d 2d       	mov	r21, r13
    230a:	6e 2d       	mov	r22, r14
    230c:	7f 2d       	mov	r23, r15
    230e:	80 2f       	mov	r24, r16
    2310:	91 2f       	mov	r25, r17
    2312:	06 e0       	ldi	r16, 0x06	; 6
    2314:	0e 94 16 23 	call	0x462c	; 0x462c <__ashldi3>
    2318:	a2 2e       	mov	r10, r18
    231a:	b3 2e       	mov	r11, r19
    231c:	c4 2e       	mov	r12, r20
    231e:	d5 2e       	mov	r13, r21
    2320:	e6 2e       	mov	r14, r22
    2322:	f7 2e       	mov	r15, r23
    2324:	08 2f       	mov	r16, r24
    2326:	19 2f       	mov	r17, r25
    2328:	2a 2d       	mov	r18, r10
    232a:	3b 2d       	mov	r19, r11
    232c:	4c 2d       	mov	r20, r12
    232e:	5d 2d       	mov	r21, r13
    2330:	6e 2d       	mov	r22, r14
    2332:	7f 2d       	mov	r23, r15
    2334:	80 2f       	mov	r24, r16
    2336:	91 2f       	mov	r25, r17
    2338:	a2 2c       	mov	r10, r2
    233a:	b3 2c       	mov	r11, r3
    233c:	c4 2c       	mov	r12, r4
    233e:	d5 2c       	mov	r13, r5
    2340:	e6 2c       	mov	r14, r6
    2342:	f7 2c       	mov	r15, r7
    2344:	08 2d       	mov	r16, r8
    2346:	19 2d       	mov	r17, r9
    2348:	0e 94 38 23 	call	0x4670	; 0x4670 <__subdi3>
    234c:	a2 2e       	mov	r10, r18
    234e:	b3 2e       	mov	r11, r19
    2350:	c4 2e       	mov	r12, r20
    2352:	d5 2e       	mov	r13, r21
    2354:	e6 2e       	mov	r14, r22
    2356:	f7 2e       	mov	r15, r23
    2358:	08 2f       	mov	r16, r24
    235a:	19 2f       	mov	r17, r25
    235c:	2a 2d       	mov	r18, r10
    235e:	3b 2d       	mov	r19, r11
    2360:	4c 2d       	mov	r20, r12
    2362:	5d 2d       	mov	r21, r13
    2364:	6e 2d       	mov	r22, r14
    2366:	7f 2d       	mov	r23, r15
    2368:	80 2f       	mov	r24, r16
    236a:	91 2f       	mov	r25, r17
    236c:	01 e0       	ldi	r16, 0x01	; 1
    236e:	0e 94 16 23 	call	0x462c	; 0x462c <__ashldi3>
    2372:	a2 2e       	mov	r10, r18
    2374:	b3 2e       	mov	r11, r19
    2376:	c4 2e       	mov	r12, r20
    2378:	d5 2e       	mov	r13, r21
    237a:	e6 2e       	mov	r14, r22
    237c:	f7 2e       	mov	r15, r23
    237e:	08 2f       	mov	r16, r24
    2380:	19 2f       	mov	r17, r25
    2382:	2a 2d       	mov	r18, r10
    2384:	3b 2d       	mov	r19, r11
    2386:	4c 2d       	mov	r20, r12
    2388:	5d 2d       	mov	r21, r13
    238a:	6e 2d       	mov	r22, r14
    238c:	7f 2d       	mov	r23, r15
    238e:	80 2f       	mov	r24, r16
    2390:	91 2f       	mov	r25, r17
    2392:	a2 2c       	mov	r10, r2
    2394:	b3 2c       	mov	r11, r3
    2396:	c4 2c       	mov	r12, r4
    2398:	d5 2c       	mov	r13, r5
    239a:	e6 2c       	mov	r14, r6
    239c:	f7 2c       	mov	r15, r7
    239e:	08 2d       	mov	r16, r8
    23a0:	19 2d       	mov	r17, r9
    23a2:	0e 94 38 23 	call	0x4670	; 0x4670 <__subdi3>
    23a6:	a2 2e       	mov	r10, r18
    23a8:	b3 2e       	mov	r11, r19
    23aa:	c4 2e       	mov	r12, r20
    23ac:	d5 2e       	mov	r13, r21
    23ae:	e6 2e       	mov	r14, r22
    23b0:	f7 2e       	mov	r15, r23
    23b2:	08 2f       	mov	r16, r24
    23b4:	19 2f       	mov	r17, r25
    23b6:	2a 2d       	mov	r18, r10
    23b8:	3b 2d       	mov	r19, r11
    23ba:	4c 2d       	mov	r20, r12
    23bc:	5d 2d       	mov	r21, r13
    23be:	6e 2d       	mov	r22, r14
    23c0:	7f 2d       	mov	r23, r15
    23c2:	80 2f       	mov	r24, r16
    23c4:	91 2f       	mov	r25, r17
    23c6:	03 e0       	ldi	r16, 0x03	; 3
    23c8:	0e 94 16 23 	call	0x462c	; 0x462c <__ashldi3>
    23cc:	22 2e       	mov	r2, r18
    23ce:	33 2e       	mov	r3, r19
    23d0:	44 2e       	mov	r4, r20
    23d2:	55 2e       	mov	r5, r21
    23d4:	66 2e       	mov	r6, r22
    23d6:	77 2e       	mov	r7, r23
    23d8:	88 2e       	mov	r8, r24
    23da:	99 2e       	mov	r9, r25
    23dc:	a2 2c       	mov	r10, r2
    23de:	b3 2c       	mov	r11, r3
    23e0:	c4 2c       	mov	r12, r4
    23e2:	d5 2c       	mov	r13, r5
    23e4:	e6 2c       	mov	r14, r6
    23e6:	f7 2c       	mov	r15, r7
    23e8:	08 2d       	mov	r16, r8
    23ea:	19 2d       	mov	r17, r9
    23ec:	2a 2c       	mov	r2, r10
    23ee:	3b 2c       	mov	r3, r11
    23f0:	4c 2c       	mov	r4, r12
    23f2:	5d 2c       	mov	r5, r13
    23f4:	6e 2c       	mov	r6, r14
    23f6:	7f 2c       	mov	r7, r15
    23f8:	80 2e       	mov	r8, r16
    23fa:	91 2e       	mov	r9, r17
    23fc:	22 2d       	mov	r18, r2
    23fe:	33 2d       	mov	r19, r3
    2400:	44 2d       	mov	r20, r4
    2402:	55 2d       	mov	r21, r5
    2404:	66 2d       	mov	r22, r6
    2406:	77 2d       	mov	r23, r7
    2408:	88 2d       	mov	r24, r8
    240a:	99 2d       	mov	r25, r9
    240c:	29 51       	subi	r18, 0x19	; 25
    240e:	3c 4f       	sbci	r19, 0xFC	; 252
    2410:	4f 4f       	sbci	r20, 0xFF	; 255
    2412:	5f 4f       	sbci	r21, 0xFF	; 255
    2414:	6f 4f       	sbci	r22, 0xFF	; 255
    2416:	7f 4f       	sbci	r23, 0xFF	; 255
    2418:	8f 4f       	sbci	r24, 0xFF	; 255
    241a:	9f 4f       	sbci	r25, 0xFF	; 255
    241c:	a2 2e       	mov	r10, r18
    241e:	b3 2e       	mov	r11, r19
    2420:	c4 2e       	mov	r12, r20
    2422:	d5 2e       	mov	r13, r21
    2424:	e6 2e       	mov	r14, r22
    2426:	f7 2e       	mov	r15, r23
    2428:	08 2f       	mov	r16, r24
    242a:	19 2f       	mov	r17, r25
    242c:	2a 2d       	mov	r18, r10
    242e:	3b 2d       	mov	r19, r11
    2430:	4c 2d       	mov	r20, r12
    2432:	5d 2d       	mov	r21, r13
    2434:	6e 2d       	mov	r22, r14
    2436:	7f 2d       	mov	r23, r15
    2438:	80 2f       	mov	r24, r16
    243a:	91 2f       	mov	r25, r17
    243c:	0e 94 35 21 	call	0x426a	; 0x426a <__floatundisf>
    2440:	dc 01       	movw	r26, r24
    2442:	cb 01       	movw	r24, r22
    2444:	20 e0       	ldi	r18, 0x00	; 0
    2446:	30 e8       	ldi	r19, 0x80	; 128
    2448:	4b eb       	ldi	r20, 0xBB	; 187
    244a:	55 e4       	ldi	r21, 0x45	; 69
    244c:	bc 01       	movw	r22, r24
    244e:	cd 01       	movw	r24, r26
    2450:	0e 94 25 20 	call	0x404a	; 0x404a <__divsf3>
    2454:	dc 01       	movw	r26, r24
    2456:	cb 01       	movw	r24, r22
    2458:	bc 01       	movw	r22, r24
    245a:	cd 01       	movw	r24, r26
    245c:	0e 94 92 20 	call	0x4124	; 0x4124 <__fixunssfdi>
    2460:	a2 2e       	mov	r10, r18
    2462:	b3 2e       	mov	r11, r19
    2464:	c4 2e       	mov	r12, r20
    2466:	d5 2e       	mov	r13, r21
    2468:	e6 2e       	mov	r14, r22
    246a:	f7 2e       	mov	r15, r23
    246c:	08 2f       	mov	r16, r24
    246e:	19 2f       	mov	r17, r25
    2470:	d6 01       	movw	r26, r12
    2472:	c5 01       	movw	r24, r10
    2474:	bc 01       	movw	r22, r24
    2476:	cd 01       	movw	r24, r26
    2478:	4e dc       	rcall	.-1892   	; 0x1d16 <__portable_avr_delay_cycles>
	write_MOT1(TIMER_RESOLUTION);
    247a:	44 ef       	ldi	r20, 0xF4	; 244
    247c:	51 e0       	ldi	r21, 0x01	; 1
    247e:	62 e0       	ldi	r22, 0x02	; 2
    2480:	80 e4       	ldi	r24, 0x40	; 64
    2482:	98 e0       	ldi	r25, 0x08	; 8
    2484:	eb dd       	rcall	.-1066   	; 0x205c <tc45_write_cc_buffer>
	write_MOT2(0);
    2486:	40 e0       	ldi	r20, 0x00	; 0
    2488:	50 e0       	ldi	r21, 0x00	; 0
    248a:	61 e0       	ldi	r22, 0x01	; 1
    248c:	80 e4       	ldi	r24, 0x40	; 64
    248e:	98 e0       	ldi	r25, 0x08	; 8
    2490:	e5 dd       	rcall	.-1078   	; 0x205c <tc45_write_cc_buffer>
	delay_ms(1000);
    2492:	35 dc       	rcall	.-1942   	; 0x1cfe <sysclk_get_cpu_hz>
    2494:	dc 01       	movw	r26, r24
    2496:	cb 01       	movw	r24, r22
    2498:	1c 01       	movw	r2, r24
    249a:	2d 01       	movw	r4, r26
    249c:	61 2c       	mov	r6, r1
    249e:	71 2c       	mov	r7, r1
    24a0:	43 01       	movw	r8, r6
    24a2:	a2 2c       	mov	r10, r2
    24a4:	b3 2c       	mov	r11, r3
    24a6:	c4 2c       	mov	r12, r4
    24a8:	d5 2c       	mov	r13, r5
    24aa:	e6 2c       	mov	r14, r6
    24ac:	f7 2c       	mov	r15, r7
    24ae:	08 2d       	mov	r16, r8
    24b0:	19 2d       	mov	r17, r9
    24b2:	2a 2d       	mov	r18, r10
    24b4:	3b 2d       	mov	r19, r11
    24b6:	4c 2d       	mov	r20, r12
    24b8:	5d 2d       	mov	r21, r13
    24ba:	6e 2d       	mov	r22, r14
    24bc:	7f 2d       	mov	r23, r15
    24be:	80 2f       	mov	r24, r16
    24c0:	91 2f       	mov	r25, r17
    24c2:	06 e0       	ldi	r16, 0x06	; 6
    24c4:	0e 94 16 23 	call	0x462c	; 0x462c <__ashldi3>
    24c8:	a2 2e       	mov	r10, r18
    24ca:	b3 2e       	mov	r11, r19
    24cc:	c4 2e       	mov	r12, r20
    24ce:	d5 2e       	mov	r13, r21
    24d0:	e6 2e       	mov	r14, r22
    24d2:	f7 2e       	mov	r15, r23
    24d4:	08 2f       	mov	r16, r24
    24d6:	19 2f       	mov	r17, r25
    24d8:	2a 2d       	mov	r18, r10
    24da:	3b 2d       	mov	r19, r11
    24dc:	4c 2d       	mov	r20, r12
    24de:	5d 2d       	mov	r21, r13
    24e0:	6e 2d       	mov	r22, r14
    24e2:	7f 2d       	mov	r23, r15
    24e4:	80 2f       	mov	r24, r16
    24e6:	91 2f       	mov	r25, r17
    24e8:	a2 2c       	mov	r10, r2
    24ea:	b3 2c       	mov	r11, r3
    24ec:	c4 2c       	mov	r12, r4
    24ee:	d5 2c       	mov	r13, r5
    24f0:	e6 2c       	mov	r14, r6
    24f2:	f7 2c       	mov	r15, r7
    24f4:	08 2d       	mov	r16, r8
    24f6:	19 2d       	mov	r17, r9
    24f8:	0e 94 38 23 	call	0x4670	; 0x4670 <__subdi3>
    24fc:	a2 2e       	mov	r10, r18
    24fe:	b3 2e       	mov	r11, r19
    2500:	c4 2e       	mov	r12, r20
    2502:	d5 2e       	mov	r13, r21
    2504:	e6 2e       	mov	r14, r22
    2506:	f7 2e       	mov	r15, r23
    2508:	08 2f       	mov	r16, r24
    250a:	19 2f       	mov	r17, r25
    250c:	2a 2d       	mov	r18, r10
    250e:	3b 2d       	mov	r19, r11
    2510:	4c 2d       	mov	r20, r12
    2512:	5d 2d       	mov	r21, r13
    2514:	6e 2d       	mov	r22, r14
    2516:	7f 2d       	mov	r23, r15
    2518:	80 2f       	mov	r24, r16
    251a:	91 2f       	mov	r25, r17
    251c:	01 e0       	ldi	r16, 0x01	; 1
    251e:	0e 94 16 23 	call	0x462c	; 0x462c <__ashldi3>
    2522:	a2 2e       	mov	r10, r18
    2524:	b3 2e       	mov	r11, r19
    2526:	c4 2e       	mov	r12, r20
    2528:	d5 2e       	mov	r13, r21
    252a:	e6 2e       	mov	r14, r22
    252c:	f7 2e       	mov	r15, r23
    252e:	08 2f       	mov	r16, r24
    2530:	19 2f       	mov	r17, r25
    2532:	2a 2d       	mov	r18, r10
    2534:	3b 2d       	mov	r19, r11
    2536:	4c 2d       	mov	r20, r12
    2538:	5d 2d       	mov	r21, r13
    253a:	6e 2d       	mov	r22, r14
    253c:	7f 2d       	mov	r23, r15
    253e:	80 2f       	mov	r24, r16
    2540:	91 2f       	mov	r25, r17
    2542:	a2 2c       	mov	r10, r2
    2544:	b3 2c       	mov	r11, r3
    2546:	c4 2c       	mov	r12, r4
    2548:	d5 2c       	mov	r13, r5
    254a:	e6 2c       	mov	r14, r6
    254c:	f7 2c       	mov	r15, r7
    254e:	08 2d       	mov	r16, r8
    2550:	19 2d       	mov	r17, r9
    2552:	0e 94 38 23 	call	0x4670	; 0x4670 <__subdi3>
    2556:	a2 2e       	mov	r10, r18
    2558:	b3 2e       	mov	r11, r19
    255a:	c4 2e       	mov	r12, r20
    255c:	d5 2e       	mov	r13, r21
    255e:	e6 2e       	mov	r14, r22
    2560:	f7 2e       	mov	r15, r23
    2562:	08 2f       	mov	r16, r24
    2564:	19 2f       	mov	r17, r25
    2566:	2a 2d       	mov	r18, r10
    2568:	3b 2d       	mov	r19, r11
    256a:	4c 2d       	mov	r20, r12
    256c:	5d 2d       	mov	r21, r13
    256e:	6e 2d       	mov	r22, r14
    2570:	7f 2d       	mov	r23, r15
    2572:	80 2f       	mov	r24, r16
    2574:	91 2f       	mov	r25, r17
    2576:	03 e0       	ldi	r16, 0x03	; 3
    2578:	0e 94 16 23 	call	0x462c	; 0x462c <__ashldi3>
    257c:	22 2e       	mov	r2, r18
    257e:	33 2e       	mov	r3, r19
    2580:	44 2e       	mov	r4, r20
    2582:	55 2e       	mov	r5, r21
    2584:	66 2e       	mov	r6, r22
    2586:	77 2e       	mov	r7, r23
    2588:	88 2e       	mov	r8, r24
    258a:	99 2e       	mov	r9, r25
    258c:	a2 2c       	mov	r10, r2
    258e:	b3 2c       	mov	r11, r3
    2590:	c4 2c       	mov	r12, r4
    2592:	d5 2c       	mov	r13, r5
    2594:	e6 2c       	mov	r14, r6
    2596:	f7 2c       	mov	r15, r7
    2598:	08 2d       	mov	r16, r8
    259a:	19 2d       	mov	r17, r9
    259c:	2a 2c       	mov	r2, r10
    259e:	3b 2c       	mov	r3, r11
    25a0:	4c 2c       	mov	r4, r12
    25a2:	5d 2c       	mov	r5, r13
    25a4:	6e 2c       	mov	r6, r14
    25a6:	7f 2c       	mov	r7, r15
    25a8:	80 2e       	mov	r8, r16
    25aa:	91 2e       	mov	r9, r17
    25ac:	22 2d       	mov	r18, r2
    25ae:	33 2d       	mov	r19, r3
    25b0:	44 2d       	mov	r20, r4
    25b2:	55 2d       	mov	r21, r5
    25b4:	66 2d       	mov	r22, r6
    25b6:	77 2d       	mov	r23, r7
    25b8:	88 2d       	mov	r24, r8
    25ba:	99 2d       	mov	r25, r9
    25bc:	29 51       	subi	r18, 0x19	; 25
    25be:	3c 4f       	sbci	r19, 0xFC	; 252
    25c0:	4f 4f       	sbci	r20, 0xFF	; 255
    25c2:	5f 4f       	sbci	r21, 0xFF	; 255
    25c4:	6f 4f       	sbci	r22, 0xFF	; 255
    25c6:	7f 4f       	sbci	r23, 0xFF	; 255
    25c8:	8f 4f       	sbci	r24, 0xFF	; 255
    25ca:	9f 4f       	sbci	r25, 0xFF	; 255
    25cc:	a2 2e       	mov	r10, r18
    25ce:	b3 2e       	mov	r11, r19
    25d0:	c4 2e       	mov	r12, r20
    25d2:	d5 2e       	mov	r13, r21
    25d4:	e6 2e       	mov	r14, r22
    25d6:	f7 2e       	mov	r15, r23
    25d8:	08 2f       	mov	r16, r24
    25da:	19 2f       	mov	r17, r25
    25dc:	2a 2d       	mov	r18, r10
    25de:	3b 2d       	mov	r19, r11
    25e0:	4c 2d       	mov	r20, r12
    25e2:	5d 2d       	mov	r21, r13
    25e4:	6e 2d       	mov	r22, r14
    25e6:	7f 2d       	mov	r23, r15
    25e8:	80 2f       	mov	r24, r16
    25ea:	91 2f       	mov	r25, r17
    25ec:	0e 94 35 21 	call	0x426a	; 0x426a <__floatundisf>
    25f0:	dc 01       	movw	r26, r24
    25f2:	cb 01       	movw	r24, r22
    25f4:	20 e0       	ldi	r18, 0x00	; 0
    25f6:	30 e8       	ldi	r19, 0x80	; 128
    25f8:	4b eb       	ldi	r20, 0xBB	; 187
    25fa:	55 e4       	ldi	r21, 0x45	; 69
    25fc:	bc 01       	movw	r22, r24
    25fe:	cd 01       	movw	r24, r26
    2600:	0e 94 25 20 	call	0x404a	; 0x404a <__divsf3>
    2604:	dc 01       	movw	r26, r24
    2606:	cb 01       	movw	r24, r22
    2608:	bc 01       	movw	r22, r24
    260a:	cd 01       	movw	r24, r26
    260c:	0e 94 92 20 	call	0x4124	; 0x4124 <__fixunssfdi>
    2610:	a2 2e       	mov	r10, r18
    2612:	b3 2e       	mov	r11, r19
    2614:	c4 2e       	mov	r12, r20
    2616:	d5 2e       	mov	r13, r21
    2618:	e6 2e       	mov	r14, r22
    261a:	f7 2e       	mov	r15, r23
    261c:	08 2f       	mov	r16, r24
    261e:	19 2f       	mov	r17, r25
    2620:	d6 01       	movw	r26, r12
    2622:	c5 01       	movw	r24, r10
    2624:	bc 01       	movw	r22, r24
    2626:	cd 01       	movw	r24, r26
    2628:	76 db       	rcall	.-2324   	; 0x1d16 <__portable_avr_delay_cycles>
	write_MOT2(TIMER_RESOLUTION);
    262a:	44 ef       	ldi	r20, 0xF4	; 244
    262c:	51 e0       	ldi	r21, 0x01	; 1
    262e:	61 e0       	ldi	r22, 0x01	; 1
    2630:	80 e4       	ldi	r24, 0x40	; 64
    2632:	98 e0       	ldi	r25, 0x08	; 8
    2634:	13 dd       	rcall	.-1498   	; 0x205c <tc45_write_cc_buffer>
	write_MOT3(0);
    2636:	40 e0       	ldi	r20, 0x00	; 0
    2638:	50 e0       	ldi	r21, 0x00	; 0
    263a:	64 e0       	ldi	r22, 0x04	; 4
    263c:	80 e0       	ldi	r24, 0x00	; 0
    263e:	98 e0       	ldi	r25, 0x08	; 8
    2640:	0d dd       	rcall	.-1510   	; 0x205c <tc45_write_cc_buffer>
	delay_ms(1000);
    2642:	5d db       	rcall	.-2374   	; 0x1cfe <sysclk_get_cpu_hz>
    2644:	dc 01       	movw	r26, r24
    2646:	cb 01       	movw	r24, r22
    2648:	1c 01       	movw	r2, r24
    264a:	2d 01       	movw	r4, r26
    264c:	61 2c       	mov	r6, r1
    264e:	71 2c       	mov	r7, r1
    2650:	43 01       	movw	r8, r6
    2652:	a2 2c       	mov	r10, r2
    2654:	b3 2c       	mov	r11, r3
    2656:	c4 2c       	mov	r12, r4
    2658:	d5 2c       	mov	r13, r5
    265a:	e6 2c       	mov	r14, r6
    265c:	f7 2c       	mov	r15, r7
    265e:	08 2d       	mov	r16, r8
    2660:	19 2d       	mov	r17, r9
    2662:	2a 2d       	mov	r18, r10
    2664:	3b 2d       	mov	r19, r11
    2666:	4c 2d       	mov	r20, r12
    2668:	5d 2d       	mov	r21, r13
    266a:	6e 2d       	mov	r22, r14
    266c:	7f 2d       	mov	r23, r15
    266e:	80 2f       	mov	r24, r16
    2670:	91 2f       	mov	r25, r17
    2672:	06 e0       	ldi	r16, 0x06	; 6
    2674:	0e 94 16 23 	call	0x462c	; 0x462c <__ashldi3>
    2678:	a2 2e       	mov	r10, r18
    267a:	b3 2e       	mov	r11, r19
    267c:	c4 2e       	mov	r12, r20
    267e:	d5 2e       	mov	r13, r21
    2680:	e6 2e       	mov	r14, r22
    2682:	f7 2e       	mov	r15, r23
    2684:	08 2f       	mov	r16, r24
    2686:	19 2f       	mov	r17, r25
    2688:	2a 2d       	mov	r18, r10
    268a:	3b 2d       	mov	r19, r11
    268c:	4c 2d       	mov	r20, r12
    268e:	5d 2d       	mov	r21, r13
    2690:	6e 2d       	mov	r22, r14
    2692:	7f 2d       	mov	r23, r15
    2694:	80 2f       	mov	r24, r16
    2696:	91 2f       	mov	r25, r17
    2698:	a2 2c       	mov	r10, r2
    269a:	b3 2c       	mov	r11, r3
    269c:	c4 2c       	mov	r12, r4
    269e:	d5 2c       	mov	r13, r5
    26a0:	e6 2c       	mov	r14, r6
    26a2:	f7 2c       	mov	r15, r7
    26a4:	08 2d       	mov	r16, r8
    26a6:	19 2d       	mov	r17, r9
    26a8:	0e 94 38 23 	call	0x4670	; 0x4670 <__subdi3>
    26ac:	a2 2e       	mov	r10, r18
    26ae:	b3 2e       	mov	r11, r19
    26b0:	c4 2e       	mov	r12, r20
    26b2:	d5 2e       	mov	r13, r21
    26b4:	e6 2e       	mov	r14, r22
    26b6:	f7 2e       	mov	r15, r23
    26b8:	08 2f       	mov	r16, r24
    26ba:	19 2f       	mov	r17, r25
    26bc:	2a 2d       	mov	r18, r10
    26be:	3b 2d       	mov	r19, r11
    26c0:	4c 2d       	mov	r20, r12
    26c2:	5d 2d       	mov	r21, r13
    26c4:	6e 2d       	mov	r22, r14
    26c6:	7f 2d       	mov	r23, r15
    26c8:	80 2f       	mov	r24, r16
    26ca:	91 2f       	mov	r25, r17
    26cc:	01 e0       	ldi	r16, 0x01	; 1
    26ce:	0e 94 16 23 	call	0x462c	; 0x462c <__ashldi3>
    26d2:	a2 2e       	mov	r10, r18
    26d4:	b3 2e       	mov	r11, r19
    26d6:	c4 2e       	mov	r12, r20
    26d8:	d5 2e       	mov	r13, r21
    26da:	e6 2e       	mov	r14, r22
    26dc:	f7 2e       	mov	r15, r23
    26de:	08 2f       	mov	r16, r24
    26e0:	19 2f       	mov	r17, r25
    26e2:	2a 2d       	mov	r18, r10
    26e4:	3b 2d       	mov	r19, r11
    26e6:	4c 2d       	mov	r20, r12
    26e8:	5d 2d       	mov	r21, r13
    26ea:	6e 2d       	mov	r22, r14
    26ec:	7f 2d       	mov	r23, r15
    26ee:	80 2f       	mov	r24, r16
    26f0:	91 2f       	mov	r25, r17
    26f2:	a2 2c       	mov	r10, r2
    26f4:	b3 2c       	mov	r11, r3
    26f6:	c4 2c       	mov	r12, r4
    26f8:	d5 2c       	mov	r13, r5
    26fa:	e6 2c       	mov	r14, r6
    26fc:	f7 2c       	mov	r15, r7
    26fe:	08 2d       	mov	r16, r8
    2700:	19 2d       	mov	r17, r9
    2702:	0e 94 38 23 	call	0x4670	; 0x4670 <__subdi3>
    2706:	a2 2e       	mov	r10, r18
    2708:	b3 2e       	mov	r11, r19
    270a:	c4 2e       	mov	r12, r20
    270c:	d5 2e       	mov	r13, r21
    270e:	e6 2e       	mov	r14, r22
    2710:	f7 2e       	mov	r15, r23
    2712:	08 2f       	mov	r16, r24
    2714:	19 2f       	mov	r17, r25
    2716:	2a 2d       	mov	r18, r10
    2718:	3b 2d       	mov	r19, r11
    271a:	4c 2d       	mov	r20, r12
    271c:	5d 2d       	mov	r21, r13
    271e:	6e 2d       	mov	r22, r14
    2720:	7f 2d       	mov	r23, r15
    2722:	80 2f       	mov	r24, r16
    2724:	91 2f       	mov	r25, r17
    2726:	03 e0       	ldi	r16, 0x03	; 3
    2728:	0e 94 16 23 	call	0x462c	; 0x462c <__ashldi3>
    272c:	22 2e       	mov	r2, r18
    272e:	33 2e       	mov	r3, r19
    2730:	44 2e       	mov	r4, r20
    2732:	55 2e       	mov	r5, r21
    2734:	66 2e       	mov	r6, r22
    2736:	77 2e       	mov	r7, r23
    2738:	88 2e       	mov	r8, r24
    273a:	99 2e       	mov	r9, r25
    273c:	a2 2c       	mov	r10, r2
    273e:	b3 2c       	mov	r11, r3
    2740:	c4 2c       	mov	r12, r4
    2742:	d5 2c       	mov	r13, r5
    2744:	e6 2c       	mov	r14, r6
    2746:	f7 2c       	mov	r15, r7
    2748:	08 2d       	mov	r16, r8
    274a:	19 2d       	mov	r17, r9
    274c:	2a 2c       	mov	r2, r10
    274e:	3b 2c       	mov	r3, r11
    2750:	4c 2c       	mov	r4, r12
    2752:	5d 2c       	mov	r5, r13
    2754:	6e 2c       	mov	r6, r14
    2756:	7f 2c       	mov	r7, r15
    2758:	80 2e       	mov	r8, r16
    275a:	91 2e       	mov	r9, r17
    275c:	22 2d       	mov	r18, r2
    275e:	33 2d       	mov	r19, r3
    2760:	44 2d       	mov	r20, r4
    2762:	55 2d       	mov	r21, r5
    2764:	66 2d       	mov	r22, r6
    2766:	77 2d       	mov	r23, r7
    2768:	88 2d       	mov	r24, r8
    276a:	99 2d       	mov	r25, r9
    276c:	29 51       	subi	r18, 0x19	; 25
    276e:	3c 4f       	sbci	r19, 0xFC	; 252
    2770:	4f 4f       	sbci	r20, 0xFF	; 255
    2772:	5f 4f       	sbci	r21, 0xFF	; 255
    2774:	6f 4f       	sbci	r22, 0xFF	; 255
    2776:	7f 4f       	sbci	r23, 0xFF	; 255
    2778:	8f 4f       	sbci	r24, 0xFF	; 255
    277a:	9f 4f       	sbci	r25, 0xFF	; 255
    277c:	a2 2e       	mov	r10, r18
    277e:	b3 2e       	mov	r11, r19
    2780:	c4 2e       	mov	r12, r20
    2782:	d5 2e       	mov	r13, r21
    2784:	e6 2e       	mov	r14, r22
    2786:	f7 2e       	mov	r15, r23
    2788:	08 2f       	mov	r16, r24
    278a:	19 2f       	mov	r17, r25
    278c:	2a 2d       	mov	r18, r10
    278e:	3b 2d       	mov	r19, r11
    2790:	4c 2d       	mov	r20, r12
    2792:	5d 2d       	mov	r21, r13
    2794:	6e 2d       	mov	r22, r14
    2796:	7f 2d       	mov	r23, r15
    2798:	80 2f       	mov	r24, r16
    279a:	91 2f       	mov	r25, r17
    279c:	0e 94 35 21 	call	0x426a	; 0x426a <__floatundisf>
    27a0:	dc 01       	movw	r26, r24
    27a2:	cb 01       	movw	r24, r22
    27a4:	20 e0       	ldi	r18, 0x00	; 0
    27a6:	30 e8       	ldi	r19, 0x80	; 128
    27a8:	4b eb       	ldi	r20, 0xBB	; 187
    27aa:	55 e4       	ldi	r21, 0x45	; 69
    27ac:	bc 01       	movw	r22, r24
    27ae:	cd 01       	movw	r24, r26
    27b0:	0e 94 25 20 	call	0x404a	; 0x404a <__divsf3>
    27b4:	dc 01       	movw	r26, r24
    27b6:	cb 01       	movw	r24, r22
    27b8:	bc 01       	movw	r22, r24
    27ba:	cd 01       	movw	r24, r26
    27bc:	0e 94 92 20 	call	0x4124	; 0x4124 <__fixunssfdi>
    27c0:	a2 2e       	mov	r10, r18
    27c2:	b3 2e       	mov	r11, r19
    27c4:	c4 2e       	mov	r12, r20
    27c6:	d5 2e       	mov	r13, r21
    27c8:	e6 2e       	mov	r14, r22
    27ca:	f7 2e       	mov	r15, r23
    27cc:	08 2f       	mov	r16, r24
    27ce:	19 2f       	mov	r17, r25
    27d0:	d6 01       	movw	r26, r12
    27d2:	c5 01       	movw	r24, r10
    27d4:	bc 01       	movw	r22, r24
    27d6:	cd 01       	movw	r24, r26
    27d8:	9e da       	rcall	.-2756   	; 0x1d16 <__portable_avr_delay_cycles>
	write_MOT3(TIMER_RESOLUTION);
    27da:	44 ef       	ldi	r20, 0xF4	; 244
    27dc:	51 e0       	ldi	r21, 0x01	; 1
    27de:	64 e0       	ldi	r22, 0x04	; 4
    27e0:	80 e0       	ldi	r24, 0x00	; 0
    27e2:	98 e0       	ldi	r25, 0x08	; 8
    27e4:	3b dc       	rcall	.-1930   	; 0x205c <tc45_write_cc_buffer>
	write_MOT4(0);
    27e6:	40 e0       	ldi	r20, 0x00	; 0
    27e8:	50 e0       	ldi	r21, 0x00	; 0
    27ea:	63 e0       	ldi	r22, 0x03	; 3
    27ec:	80 e0       	ldi	r24, 0x00	; 0
    27ee:	98 e0       	ldi	r25, 0x08	; 8
    27f0:	35 dc       	rcall	.-1942   	; 0x205c <tc45_write_cc_buffer>
	delay_ms(1000);
    27f2:	85 da       	rcall	.-2806   	; 0x1cfe <sysclk_get_cpu_hz>
    27f4:	dc 01       	movw	r26, r24
    27f6:	cb 01       	movw	r24, r22
    27f8:	1c 01       	movw	r2, r24
    27fa:	2d 01       	movw	r4, r26
    27fc:	61 2c       	mov	r6, r1
    27fe:	71 2c       	mov	r7, r1
    2800:	43 01       	movw	r8, r6
    2802:	a2 2c       	mov	r10, r2
    2804:	b3 2c       	mov	r11, r3
    2806:	c4 2c       	mov	r12, r4
    2808:	d5 2c       	mov	r13, r5
    280a:	e6 2c       	mov	r14, r6
    280c:	f7 2c       	mov	r15, r7
    280e:	08 2d       	mov	r16, r8
    2810:	19 2d       	mov	r17, r9
    2812:	2a 2d       	mov	r18, r10
    2814:	3b 2d       	mov	r19, r11
    2816:	4c 2d       	mov	r20, r12
    2818:	5d 2d       	mov	r21, r13
    281a:	6e 2d       	mov	r22, r14
    281c:	7f 2d       	mov	r23, r15
    281e:	80 2f       	mov	r24, r16
    2820:	91 2f       	mov	r25, r17
    2822:	06 e0       	ldi	r16, 0x06	; 6
    2824:	0e 94 16 23 	call	0x462c	; 0x462c <__ashldi3>
    2828:	a2 2e       	mov	r10, r18
    282a:	b3 2e       	mov	r11, r19
    282c:	c4 2e       	mov	r12, r20
    282e:	d5 2e       	mov	r13, r21
    2830:	e6 2e       	mov	r14, r22
    2832:	f7 2e       	mov	r15, r23
    2834:	08 2f       	mov	r16, r24
    2836:	19 2f       	mov	r17, r25
    2838:	2a 2d       	mov	r18, r10
    283a:	3b 2d       	mov	r19, r11
    283c:	4c 2d       	mov	r20, r12
    283e:	5d 2d       	mov	r21, r13
    2840:	6e 2d       	mov	r22, r14
    2842:	7f 2d       	mov	r23, r15
    2844:	80 2f       	mov	r24, r16
    2846:	91 2f       	mov	r25, r17
    2848:	a2 2c       	mov	r10, r2
    284a:	b3 2c       	mov	r11, r3
    284c:	c4 2c       	mov	r12, r4
    284e:	d5 2c       	mov	r13, r5
    2850:	e6 2c       	mov	r14, r6
    2852:	f7 2c       	mov	r15, r7
    2854:	08 2d       	mov	r16, r8
    2856:	19 2d       	mov	r17, r9
    2858:	0e 94 38 23 	call	0x4670	; 0x4670 <__subdi3>
    285c:	a2 2e       	mov	r10, r18
    285e:	b3 2e       	mov	r11, r19
    2860:	c4 2e       	mov	r12, r20
    2862:	d5 2e       	mov	r13, r21
    2864:	e6 2e       	mov	r14, r22
    2866:	f7 2e       	mov	r15, r23
    2868:	08 2f       	mov	r16, r24
    286a:	19 2f       	mov	r17, r25
    286c:	2a 2d       	mov	r18, r10
    286e:	3b 2d       	mov	r19, r11
    2870:	4c 2d       	mov	r20, r12
    2872:	5d 2d       	mov	r21, r13
    2874:	6e 2d       	mov	r22, r14
    2876:	7f 2d       	mov	r23, r15
    2878:	80 2f       	mov	r24, r16
    287a:	91 2f       	mov	r25, r17
    287c:	01 e0       	ldi	r16, 0x01	; 1
    287e:	0e 94 16 23 	call	0x462c	; 0x462c <__ashldi3>
    2882:	a2 2e       	mov	r10, r18
    2884:	b3 2e       	mov	r11, r19
    2886:	c4 2e       	mov	r12, r20
    2888:	d5 2e       	mov	r13, r21
    288a:	e6 2e       	mov	r14, r22
    288c:	f7 2e       	mov	r15, r23
    288e:	08 2f       	mov	r16, r24
    2890:	19 2f       	mov	r17, r25
    2892:	2a 2d       	mov	r18, r10
    2894:	3b 2d       	mov	r19, r11
    2896:	4c 2d       	mov	r20, r12
    2898:	5d 2d       	mov	r21, r13
    289a:	6e 2d       	mov	r22, r14
    289c:	7f 2d       	mov	r23, r15
    289e:	80 2f       	mov	r24, r16
    28a0:	91 2f       	mov	r25, r17
    28a2:	a2 2c       	mov	r10, r2
    28a4:	b3 2c       	mov	r11, r3
    28a6:	c4 2c       	mov	r12, r4
    28a8:	d5 2c       	mov	r13, r5
    28aa:	e6 2c       	mov	r14, r6
    28ac:	f7 2c       	mov	r15, r7
    28ae:	08 2d       	mov	r16, r8
    28b0:	19 2d       	mov	r17, r9
    28b2:	0e 94 38 23 	call	0x4670	; 0x4670 <__subdi3>
    28b6:	a2 2e       	mov	r10, r18
    28b8:	b3 2e       	mov	r11, r19
    28ba:	c4 2e       	mov	r12, r20
    28bc:	d5 2e       	mov	r13, r21
    28be:	e6 2e       	mov	r14, r22
    28c0:	f7 2e       	mov	r15, r23
    28c2:	08 2f       	mov	r16, r24
    28c4:	19 2f       	mov	r17, r25
    28c6:	2a 2d       	mov	r18, r10
    28c8:	3b 2d       	mov	r19, r11
    28ca:	4c 2d       	mov	r20, r12
    28cc:	5d 2d       	mov	r21, r13
    28ce:	6e 2d       	mov	r22, r14
    28d0:	7f 2d       	mov	r23, r15
    28d2:	80 2f       	mov	r24, r16
    28d4:	91 2f       	mov	r25, r17
    28d6:	03 e0       	ldi	r16, 0x03	; 3
    28d8:	0e 94 16 23 	call	0x462c	; 0x462c <__ashldi3>
    28dc:	22 2e       	mov	r2, r18
    28de:	33 2e       	mov	r3, r19
    28e0:	44 2e       	mov	r4, r20
    28e2:	55 2e       	mov	r5, r21
    28e4:	66 2e       	mov	r6, r22
    28e6:	77 2e       	mov	r7, r23
    28e8:	88 2e       	mov	r8, r24
    28ea:	99 2e       	mov	r9, r25
    28ec:	a2 2c       	mov	r10, r2
    28ee:	b3 2c       	mov	r11, r3
    28f0:	c4 2c       	mov	r12, r4
    28f2:	d5 2c       	mov	r13, r5
    28f4:	e6 2c       	mov	r14, r6
    28f6:	f7 2c       	mov	r15, r7
    28f8:	08 2d       	mov	r16, r8
    28fa:	19 2d       	mov	r17, r9
    28fc:	2a 2c       	mov	r2, r10
    28fe:	3b 2c       	mov	r3, r11
    2900:	4c 2c       	mov	r4, r12
    2902:	5d 2c       	mov	r5, r13
    2904:	6e 2c       	mov	r6, r14
    2906:	7f 2c       	mov	r7, r15
    2908:	80 2e       	mov	r8, r16
    290a:	91 2e       	mov	r9, r17
    290c:	22 2d       	mov	r18, r2
    290e:	33 2d       	mov	r19, r3
    2910:	44 2d       	mov	r20, r4
    2912:	55 2d       	mov	r21, r5
    2914:	66 2d       	mov	r22, r6
    2916:	77 2d       	mov	r23, r7
    2918:	88 2d       	mov	r24, r8
    291a:	99 2d       	mov	r25, r9
    291c:	29 51       	subi	r18, 0x19	; 25
    291e:	3c 4f       	sbci	r19, 0xFC	; 252
    2920:	4f 4f       	sbci	r20, 0xFF	; 255
    2922:	5f 4f       	sbci	r21, 0xFF	; 255
    2924:	6f 4f       	sbci	r22, 0xFF	; 255
    2926:	7f 4f       	sbci	r23, 0xFF	; 255
    2928:	8f 4f       	sbci	r24, 0xFF	; 255
    292a:	9f 4f       	sbci	r25, 0xFF	; 255
    292c:	a2 2e       	mov	r10, r18
    292e:	b3 2e       	mov	r11, r19
    2930:	c4 2e       	mov	r12, r20
    2932:	d5 2e       	mov	r13, r21
    2934:	e6 2e       	mov	r14, r22
    2936:	f7 2e       	mov	r15, r23
    2938:	08 2f       	mov	r16, r24
    293a:	19 2f       	mov	r17, r25
    293c:	2a 2d       	mov	r18, r10
    293e:	3b 2d       	mov	r19, r11
    2940:	4c 2d       	mov	r20, r12
    2942:	5d 2d       	mov	r21, r13
    2944:	6e 2d       	mov	r22, r14
    2946:	7f 2d       	mov	r23, r15
    2948:	80 2f       	mov	r24, r16
    294a:	91 2f       	mov	r25, r17
    294c:	0e 94 35 21 	call	0x426a	; 0x426a <__floatundisf>
    2950:	dc 01       	movw	r26, r24
    2952:	cb 01       	movw	r24, r22
    2954:	20 e0       	ldi	r18, 0x00	; 0
    2956:	30 e8       	ldi	r19, 0x80	; 128
    2958:	4b eb       	ldi	r20, 0xBB	; 187
    295a:	55 e4       	ldi	r21, 0x45	; 69
    295c:	bc 01       	movw	r22, r24
    295e:	cd 01       	movw	r24, r26
    2960:	0e 94 25 20 	call	0x404a	; 0x404a <__divsf3>
    2964:	dc 01       	movw	r26, r24
    2966:	cb 01       	movw	r24, r22
    2968:	bc 01       	movw	r22, r24
    296a:	cd 01       	movw	r24, r26
    296c:	0e 94 92 20 	call	0x4124	; 0x4124 <__fixunssfdi>
    2970:	a2 2e       	mov	r10, r18
    2972:	b3 2e       	mov	r11, r19
    2974:	c4 2e       	mov	r12, r20
    2976:	d5 2e       	mov	r13, r21
    2978:	e6 2e       	mov	r14, r22
    297a:	f7 2e       	mov	r15, r23
    297c:	08 2f       	mov	r16, r24
    297e:	19 2f       	mov	r17, r25
    2980:	d6 01       	movw	r26, r12
    2982:	c5 01       	movw	r24, r10
    2984:	bc 01       	movw	r22, r24
    2986:	cd 01       	movw	r24, r26
    2988:	c6 d9       	rcall	.-3188   	; 0x1d16 <__portable_avr_delay_cycles>
	write_MOT4(TIMER_RESOLUTION);
    298a:	44 ef       	ldi	r20, 0xF4	; 244
    298c:	51 e0       	ldi	r21, 0x01	; 1
    298e:	63 e0       	ldi	r22, 0x03	; 3
    2990:	80 e0       	ldi	r24, 0x00	; 0
    2992:	98 e0       	ldi	r25, 0x08	; 8
    2994:	63 db       	rcall	.-2362   	; 0x205c <tc45_write_cc_buffer>
	
	float angle = 0.0;
    2996:	19 82       	std	Y+1, r1	; 0x01
    2998:	1a 82       	std	Y+2, r1	; 0x02
    299a:	1b 82       	std	Y+3, r1	; 0x03
    299c:	1c 82       	std	Y+4, r1	; 0x04
	
	while(1) {
		
		delay_ms(100);
    299e:	af d9       	rcall	.-3234   	; 0x1cfe <sysclk_get_cpu_hz>
    29a0:	dc 01       	movw	r26, r24
    29a2:	cb 01       	movw	r24, r22
    29a4:	8c 01       	movw	r16, r24
    29a6:	9d 01       	movw	r18, r26
    29a8:	40 e0       	ldi	r20, 0x00	; 0
    29aa:	50 e0       	ldi	r21, 0x00	; 0
    29ac:	ba 01       	movw	r22, r20
    29ae:	0b 87       	std	Y+11, r16	; 0x0b
    29b0:	1c 87       	std	Y+12, r17	; 0x0c
    29b2:	2d 87       	std	Y+13, r18	; 0x0d
    29b4:	3e 87       	std	Y+14, r19	; 0x0e
    29b6:	4f 87       	std	Y+15, r20	; 0x0f
    29b8:	58 8b       	std	Y+16, r21	; 0x10
    29ba:	69 8b       	std	Y+17, r22	; 0x11
    29bc:	7a 8b       	std	Y+18, r23	; 0x12
    29be:	8b 84       	ldd	r8, Y+11	; 0x0b
    29c0:	9c 84       	ldd	r9, Y+12	; 0x0c
    29c2:	ad 84       	ldd	r10, Y+13	; 0x0d
    29c4:	be 84       	ldd	r11, Y+14	; 0x0e
    29c6:	cf 84       	ldd	r12, Y+15	; 0x0f
    29c8:	d8 88       	ldd	r13, Y+16	; 0x10
    29ca:	e9 88       	ldd	r14, Y+17	; 0x11
    29cc:	fa 88       	ldd	r15, Y+18	; 0x12
    29ce:	28 2d       	mov	r18, r8
    29d0:	39 2d       	mov	r19, r9
    29d2:	4a 2d       	mov	r20, r10
    29d4:	5b 2d       	mov	r21, r11
    29d6:	6c 2d       	mov	r22, r12
    29d8:	7d 2d       	mov	r23, r13
    29da:	8e 2d       	mov	r24, r14
    29dc:	9f 2d       	mov	r25, r15
    29de:	02 e0       	ldi	r16, 0x02	; 2
    29e0:	0e 94 16 23 	call	0x462c	; 0x462c <__ashldi3>
    29e4:	a2 2e       	mov	r10, r18
    29e6:	b3 2e       	mov	r11, r19
    29e8:	c4 2e       	mov	r12, r20
    29ea:	d5 2e       	mov	r13, r21
    29ec:	e6 2e       	mov	r14, r22
    29ee:	f7 2e       	mov	r15, r23
    29f0:	08 2f       	mov	r16, r24
    29f2:	19 2f       	mov	r17, r25
    29f4:	2a 2d       	mov	r18, r10
    29f6:	3b 2d       	mov	r19, r11
    29f8:	4c 2d       	mov	r20, r12
    29fa:	5d 2d       	mov	r21, r13
    29fc:	6e 2d       	mov	r22, r14
    29fe:	7f 2d       	mov	r23, r15
    2a00:	80 2f       	mov	r24, r16
    2a02:	91 2f       	mov	r25, r17
    2a04:	ab 84       	ldd	r10, Y+11	; 0x0b
    2a06:	bc 84       	ldd	r11, Y+12	; 0x0c
    2a08:	cd 84       	ldd	r12, Y+13	; 0x0d
    2a0a:	de 84       	ldd	r13, Y+14	; 0x0e
    2a0c:	ef 84       	ldd	r14, Y+15	; 0x0f
    2a0e:	f8 88       	ldd	r15, Y+16	; 0x10
    2a10:	09 89       	ldd	r16, Y+17	; 0x11
    2a12:	1a 89       	ldd	r17, Y+18	; 0x12
    2a14:	0e 94 38 23 	call	0x4670	; 0x4670 <__subdi3>
    2a18:	82 2e       	mov	r8, r18
    2a1a:	93 2e       	mov	r9, r19
    2a1c:	a4 2e       	mov	r10, r20
    2a1e:	b5 2e       	mov	r11, r21
    2a20:	c6 2e       	mov	r12, r22
    2a22:	d7 2e       	mov	r13, r23
    2a24:	e8 2e       	mov	r14, r24
    2a26:	f9 2e       	mov	r15, r25
    2a28:	28 2d       	mov	r18, r8
    2a2a:	39 2d       	mov	r19, r9
    2a2c:	4a 2d       	mov	r20, r10
    2a2e:	5b 2d       	mov	r21, r11
    2a30:	6c 2d       	mov	r22, r12
    2a32:	7d 2d       	mov	r23, r13
    2a34:	8e 2d       	mov	r24, r14
    2a36:	9f 2d       	mov	r25, r15
    2a38:	05 e0       	ldi	r16, 0x05	; 5
    2a3a:	0e 94 16 23 	call	0x462c	; 0x462c <__ashldi3>
    2a3e:	2b 8b       	std	Y+19, r18	; 0x13
    2a40:	3c 8b       	std	Y+20, r19	; 0x14
    2a42:	4d 8b       	std	Y+21, r20	; 0x15
    2a44:	5e 8b       	std	Y+22, r21	; 0x16
    2a46:	6f 8b       	std	Y+23, r22	; 0x17
    2a48:	78 8f       	std	Y+24, r23	; 0x18
    2a4a:	89 8f       	std	Y+25, r24	; 0x19
    2a4c:	9a 8f       	std	Y+26, r25	; 0x1a
    2a4e:	28 2d       	mov	r18, r8
    2a50:	39 2d       	mov	r19, r9
    2a52:	4a 2d       	mov	r20, r10
    2a54:	5b 2d       	mov	r21, r11
    2a56:	6c 2d       	mov	r22, r12
    2a58:	7d 2d       	mov	r23, r13
    2a5a:	8e 2d       	mov	r24, r14
    2a5c:	9f 2d       	mov	r25, r15
    2a5e:	ab 88       	ldd	r10, Y+19	; 0x13
    2a60:	bc 88       	ldd	r11, Y+20	; 0x14
    2a62:	cd 88       	ldd	r12, Y+21	; 0x15
    2a64:	de 88       	ldd	r13, Y+22	; 0x16
    2a66:	ef 88       	ldd	r14, Y+23	; 0x17
    2a68:	f8 8c       	ldd	r15, Y+24	; 0x18
    2a6a:	09 8d       	ldd	r16, Y+25	; 0x19
    2a6c:	1a 8d       	ldd	r17, Y+26	; 0x1a
    2a6e:	0e 94 2f 23 	call	0x465e	; 0x465e <__adddi3>
    2a72:	a2 2e       	mov	r10, r18
    2a74:	b3 2e       	mov	r11, r19
    2a76:	c4 2e       	mov	r12, r20
    2a78:	d5 2e       	mov	r13, r21
    2a7a:	e6 2e       	mov	r14, r22
    2a7c:	f7 2e       	mov	r15, r23
    2a7e:	08 2f       	mov	r16, r24
    2a80:	19 2f       	mov	r17, r25
    2a82:	2a 2d       	mov	r18, r10
    2a84:	3b 2d       	mov	r19, r11
    2a86:	4c 2d       	mov	r20, r12
    2a88:	5d 2d       	mov	r21, r13
    2a8a:	6e 2d       	mov	r22, r14
    2a8c:	7f 2d       	mov	r23, r15
    2a8e:	80 2f       	mov	r24, r16
    2a90:	91 2f       	mov	r25, r17
    2a92:	ab 84       	ldd	r10, Y+11	; 0x0b
    2a94:	bc 84       	ldd	r11, Y+12	; 0x0c
    2a96:	cd 84       	ldd	r12, Y+13	; 0x0d
    2a98:	de 84       	ldd	r13, Y+14	; 0x0e
    2a9a:	ef 84       	ldd	r14, Y+15	; 0x0f
    2a9c:	f8 88       	ldd	r15, Y+16	; 0x10
    2a9e:	09 89       	ldd	r16, Y+17	; 0x11
    2aa0:	1a 89       	ldd	r17, Y+18	; 0x12
    2aa2:	0e 94 2f 23 	call	0x465e	; 0x465e <__adddi3>
    2aa6:	a2 2e       	mov	r10, r18
    2aa8:	b3 2e       	mov	r11, r19
    2aaa:	c4 2e       	mov	r12, r20
    2aac:	d5 2e       	mov	r13, r21
    2aae:	e6 2e       	mov	r14, r22
    2ab0:	f7 2e       	mov	r15, r23
    2ab2:	08 2f       	mov	r16, r24
    2ab4:	19 2f       	mov	r17, r25
    2ab6:	2a 2d       	mov	r18, r10
    2ab8:	3b 2d       	mov	r19, r11
    2aba:	4c 2d       	mov	r20, r12
    2abc:	5d 2d       	mov	r21, r13
    2abe:	6e 2d       	mov	r22, r14
    2ac0:	7f 2d       	mov	r23, r15
    2ac2:	80 2f       	mov	r24, r16
    2ac4:	91 2f       	mov	r25, r17
    2ac6:	29 51       	subi	r18, 0x19	; 25
    2ac8:	3c 4f       	sbci	r19, 0xFC	; 252
    2aca:	4f 4f       	sbci	r20, 0xFF	; 255
    2acc:	5f 4f       	sbci	r21, 0xFF	; 255
    2ace:	6f 4f       	sbci	r22, 0xFF	; 255
    2ad0:	7f 4f       	sbci	r23, 0xFF	; 255
    2ad2:	8f 4f       	sbci	r24, 0xFF	; 255
    2ad4:	9f 4f       	sbci	r25, 0xFF	; 255
    2ad6:	a2 2e       	mov	r10, r18
    2ad8:	b3 2e       	mov	r11, r19
    2ada:	c4 2e       	mov	r12, r20
    2adc:	d5 2e       	mov	r13, r21
    2ade:	e6 2e       	mov	r14, r22
    2ae0:	f7 2e       	mov	r15, r23
    2ae2:	08 2f       	mov	r16, r24
    2ae4:	19 2f       	mov	r17, r25
    2ae6:	2a 2d       	mov	r18, r10
    2ae8:	3b 2d       	mov	r19, r11
    2aea:	4c 2d       	mov	r20, r12
    2aec:	5d 2d       	mov	r21, r13
    2aee:	6e 2d       	mov	r22, r14
    2af0:	7f 2d       	mov	r23, r15
    2af2:	80 2f       	mov	r24, r16
    2af4:	91 2f       	mov	r25, r17
    2af6:	0e 94 35 21 	call	0x426a	; 0x426a <__floatundisf>
    2afa:	dc 01       	movw	r26, r24
    2afc:	cb 01       	movw	r24, r22
    2afe:	20 e0       	ldi	r18, 0x00	; 0
    2b00:	30 e8       	ldi	r19, 0x80	; 128
    2b02:	4b eb       	ldi	r20, 0xBB	; 187
    2b04:	55 e4       	ldi	r21, 0x45	; 69
    2b06:	bc 01       	movw	r22, r24
    2b08:	cd 01       	movw	r24, r26
    2b0a:	0e 94 25 20 	call	0x404a	; 0x404a <__divsf3>
    2b0e:	dc 01       	movw	r26, r24
    2b10:	cb 01       	movw	r24, r22
    2b12:	bc 01       	movw	r22, r24
    2b14:	cd 01       	movw	r24, r26
    2b16:	0e 94 92 20 	call	0x4124	; 0x4124 <__fixunssfdi>
    2b1a:	a2 2e       	mov	r10, r18
    2b1c:	b3 2e       	mov	r11, r19
    2b1e:	c4 2e       	mov	r12, r20
    2b20:	d5 2e       	mov	r13, r21
    2b22:	e6 2e       	mov	r14, r22
    2b24:	f7 2e       	mov	r15, r23
    2b26:	08 2f       	mov	r16, r24
    2b28:	19 2f       	mov	r17, r25
    2b2a:	d6 01       	movw	r26, r12
    2b2c:	c5 01       	movw	r24, r10
    2b2e:	bc 01       	movw	r22, r24
    2b30:	cd 01       	movw	r24, r26
    2b32:	f1 d8       	rcall	.-3614   	; 0x1d16 <__portable_avr_delay_cycles>
		
		angle += 10.0;
    2b34:	20 e0       	ldi	r18, 0x00	; 0
    2b36:	30 e0       	ldi	r19, 0x00	; 0
    2b38:	40 e2       	ldi	r20, 0x20	; 32
    2b3a:	51 e4       	ldi	r21, 0x41	; 65
    2b3c:	69 81       	ldd	r22, Y+1	; 0x01
    2b3e:	7a 81       	ldd	r23, Y+2	; 0x02
    2b40:	8b 81       	ldd	r24, Y+3	; 0x03
    2b42:	9c 81       	ldd	r25, Y+4	; 0x04
    2b44:	0e 94 5b 1f 	call	0x3eb6	; 0x3eb6 <__addsf3>
    2b48:	dc 01       	movw	r26, r24
    2b4a:	cb 01       	movw	r24, r22
    2b4c:	89 83       	std	Y+1, r24	; 0x01
    2b4e:	9a 83       	std	Y+2, r25	; 0x02
    2b50:	ab 83       	std	Y+3, r26	; 0x03
    2b52:	bc 83       	std	Y+4, r27	; 0x04
		
		if(angle > 360.0) angle -= 360.0;
    2b54:	20 e0       	ldi	r18, 0x00	; 0
    2b56:	30 e0       	ldi	r19, 0x00	; 0
    2b58:	44 eb       	ldi	r20, 0xB4	; 180
    2b5a:	53 e4       	ldi	r21, 0x43	; 67
    2b5c:	69 81       	ldd	r22, Y+1	; 0x01
    2b5e:	7a 81       	ldd	r23, Y+2	; 0x02
    2b60:	8b 81       	ldd	r24, Y+3	; 0x03
    2b62:	9c 81       	ldd	r25, Y+4	; 0x04
    2b64:	0e 94 1d 22 	call	0x443a	; 0x443a <__gesf2>
    2b68:	18 16       	cp	r1, r24
    2b6a:	84 f4       	brge	.+32     	; 0x2b8c <motor_test+0x8e4>
    2b6c:	20 e0       	ldi	r18, 0x00	; 0
    2b6e:	30 e0       	ldi	r19, 0x00	; 0
    2b70:	44 eb       	ldi	r20, 0xB4	; 180
    2b72:	53 e4       	ldi	r21, 0x43	; 67
    2b74:	69 81       	ldd	r22, Y+1	; 0x01
    2b76:	7a 81       	ldd	r23, Y+2	; 0x02
    2b78:	8b 81       	ldd	r24, Y+3	; 0x03
    2b7a:	9c 81       	ldd	r25, Y+4	; 0x04
    2b7c:	0e 94 5a 1f 	call	0x3eb4	; 0x3eb4 <__subsf3>
    2b80:	dc 01       	movw	r26, r24
    2b82:	cb 01       	movw	r24, r22
    2b84:	89 83       	std	Y+1, r24	; 0x01
    2b86:	9a 83       	std	Y+2, r25	; 0x02
    2b88:	ab 83       	std	Y+3, r26	; 0x03
    2b8a:	bc 83       	std	Y+4, r27	; 0x04
		
		float sector = angle / 90.0;
    2b8c:	20 e0       	ldi	r18, 0x00	; 0
    2b8e:	30 e0       	ldi	r19, 0x00	; 0
    2b90:	44 eb       	ldi	r20, 0xB4	; 180
    2b92:	52 e4       	ldi	r21, 0x42	; 66
    2b94:	69 81       	ldd	r22, Y+1	; 0x01
    2b96:	7a 81       	ldd	r23, Y+2	; 0x02
    2b98:	8b 81       	ldd	r24, Y+3	; 0x03
    2b9a:	9c 81       	ldd	r25, Y+4	; 0x04
    2b9c:	0e 94 25 20 	call	0x404a	; 0x404a <__divsf3>
    2ba0:	dc 01       	movw	r26, r24
    2ba2:	cb 01       	movw	r24, r22
    2ba4:	8d 83       	std	Y+5, r24	; 0x05
    2ba6:	9e 83       	std	Y+6, r25	; 0x06
    2ba8:	af 83       	std	Y+7, r26	; 0x07
    2baa:	b8 87       	std	Y+8, r27	; 0x08
		
		uint16_t ang = (uint16_t)angle % 4;
    2bac:	69 81       	ldd	r22, Y+1	; 0x01
    2bae:	7a 81       	ldd	r23, Y+2	; 0x02
    2bb0:	8b 81       	ldd	r24, Y+3	; 0x03
    2bb2:	9c 81       	ldd	r25, Y+4	; 0x04
    2bb4:	0e 94 cc 20 	call	0x4198	; 0x4198 <__fixunssfsi>
    2bb8:	dc 01       	movw	r26, r24
    2bba:	cb 01       	movw	r24, r22
    2bbc:	83 70       	andi	r24, 0x03	; 3
    2bbe:	99 27       	eor	r25, r25
    2bc0:	89 87       	std	Y+9, r24	; 0x09
    2bc2:	9a 87       	std	Y+10, r25	; 0x0a
		

		
		if(sector >= 0.0 && sector < 1.0) {
    2bc4:	20 e0       	ldi	r18, 0x00	; 0
    2bc6:	30 e0       	ldi	r19, 0x00	; 0
    2bc8:	a9 01       	movw	r20, r18
    2bca:	6d 81       	ldd	r22, Y+5	; 0x05
    2bcc:	7e 81       	ldd	r23, Y+6	; 0x06
    2bce:	8f 81       	ldd	r24, Y+7	; 0x07
    2bd0:	98 85       	ldd	r25, Y+8	; 0x08
    2bd2:	0e 94 1d 22 	call	0x443a	; 0x443a <__gesf2>
    2bd6:	88 23       	and	r24, r24
    2bd8:	0c f4       	brge	.+2      	; 0x2bdc <motor_test+0x934>
    2bda:	58 c0       	rjmp	.+176    	; 0x2c8c <motor_test+0x9e4>
    2bdc:	20 e0       	ldi	r18, 0x00	; 0
    2bde:	30 e0       	ldi	r19, 0x00	; 0
    2be0:	40 e8       	ldi	r20, 0x80	; 128
    2be2:	5f e3       	ldi	r21, 0x3F	; 63
    2be4:	6d 81       	ldd	r22, Y+5	; 0x05
    2be6:	7e 81       	ldd	r23, Y+6	; 0x06
    2be8:	8f 81       	ldd	r24, Y+7	; 0x07
    2bea:	98 85       	ldd	r25, Y+8	; 0x08
    2bec:	0e 94 21 20 	call	0x4042	; 0x4042 <__cmpsf2>
    2bf0:	88 23       	and	r24, r24
    2bf2:	0c f0       	brlt	.+2      	; 0x2bf6 <motor_test+0x94e>
    2bf4:	4b c0       	rjmp	.+150    	; 0x2c8c <motor_test+0x9e4>
			write_MOT1((TIMER_RESOLUTION - TIMER_RESOLUTION_MAX) + (ang*TIMER_RESOLUTION_MAX)/90);
    2bf6:	49 85       	ldd	r20, Y+9	; 0x09
    2bf8:	5a 85       	ldd	r21, Y+10	; 0x0a
    2bfa:	2c e2       	ldi	r18, 0x2C	; 44
    2bfc:	31 e0       	ldi	r19, 0x01	; 1
    2bfe:	42 9f       	mul	r20, r18
    2c00:	c0 01       	movw	r24, r0
    2c02:	43 9f       	mul	r20, r19
    2c04:	90 0d       	add	r25, r0
    2c06:	52 9f       	mul	r21, r18
    2c08:	90 0d       	add	r25, r0
    2c0a:	11 24       	eor	r1, r1
    2c0c:	9c 01       	movw	r18, r24
    2c0e:	a3 e8       	ldi	r26, 0x83	; 131
    2c10:	bd e2       	ldi	r27, 0x2D	; 45
    2c12:	0e 94 07 23 	call	0x460e	; 0x460e <__umulhisi3>
    2c16:	92 95       	swap	r25
    2c18:	82 95       	swap	r24
    2c1a:	8f 70       	andi	r24, 0x0F	; 15
    2c1c:	89 27       	eor	r24, r25
    2c1e:	9f 70       	andi	r25, 0x0F	; 15
    2c20:	89 27       	eor	r24, r25
    2c22:	88 53       	subi	r24, 0x38	; 56
    2c24:	9f 4f       	sbci	r25, 0xFF	; 255
    2c26:	ac 01       	movw	r20, r24
    2c28:	62 e0       	ldi	r22, 0x02	; 2
    2c2a:	80 e4       	ldi	r24, 0x40	; 64
    2c2c:	98 e0       	ldi	r25, 0x08	; 8
    2c2e:	16 da       	rcall	.-3028   	; 0x205c <tc45_write_cc_buffer>
			write_MOT2(TIMER_RESOLUTION - (ang*TIMER_RESOLUTION_MAX)/90);
    2c30:	49 85       	ldd	r20, Y+9	; 0x09
    2c32:	5a 85       	ldd	r21, Y+10	; 0x0a
    2c34:	2c e2       	ldi	r18, 0x2C	; 44
    2c36:	31 e0       	ldi	r19, 0x01	; 1
    2c38:	42 9f       	mul	r20, r18
    2c3a:	c0 01       	movw	r24, r0
    2c3c:	43 9f       	mul	r20, r19
    2c3e:	90 0d       	add	r25, r0
    2c40:	52 9f       	mul	r21, r18
    2c42:	90 0d       	add	r25, r0
    2c44:	11 24       	eor	r1, r1
    2c46:	9c 01       	movw	r18, r24
    2c48:	a3 e8       	ldi	r26, 0x83	; 131
    2c4a:	bd e2       	ldi	r27, 0x2D	; 45
    2c4c:	0e 94 07 23 	call	0x460e	; 0x460e <__umulhisi3>
    2c50:	92 95       	swap	r25
    2c52:	82 95       	swap	r24
    2c54:	8f 70       	andi	r24, 0x0F	; 15
    2c56:	89 27       	eor	r24, r25
    2c58:	9f 70       	andi	r25, 0x0F	; 15
    2c5a:	89 27       	eor	r24, r25
    2c5c:	24 ef       	ldi	r18, 0xF4	; 244
    2c5e:	31 e0       	ldi	r19, 0x01	; 1
    2c60:	a9 01       	movw	r20, r18
    2c62:	48 1b       	sub	r20, r24
    2c64:	59 0b       	sbc	r21, r25
    2c66:	ca 01       	movw	r24, r20
    2c68:	ac 01       	movw	r20, r24
    2c6a:	61 e0       	ldi	r22, 0x01	; 1
    2c6c:	80 e4       	ldi	r24, 0x40	; 64
    2c6e:	98 e0       	ldi	r25, 0x08	; 8
    2c70:	f5 d9       	rcall	.-3094   	; 0x205c <tc45_write_cc_buffer>
			write_MOT3(TIMER_RESOLUTION);
    2c72:	44 ef       	ldi	r20, 0xF4	; 244
    2c74:	51 e0       	ldi	r21, 0x01	; 1
    2c76:	64 e0       	ldi	r22, 0x04	; 4
    2c78:	80 e0       	ldi	r24, 0x00	; 0
    2c7a:	98 e0       	ldi	r25, 0x08	; 8
    2c7c:	ef d9       	rcall	.-3106   	; 0x205c <tc45_write_cc_buffer>
			write_MOT4(TIMER_RESOLUTION);
    2c7e:	44 ef       	ldi	r20, 0xF4	; 244
    2c80:	51 e0       	ldi	r21, 0x01	; 1
    2c82:	63 e0       	ldi	r22, 0x03	; 3
    2c84:	80 e0       	ldi	r24, 0x00	; 0
    2c86:	98 e0       	ldi	r25, 0x08	; 8
    2c88:	e9 d9       	rcall	.-3118   	; 0x205c <tc45_write_cc_buffer>
    2c8a:	2f c1       	rjmp	.+606    	; 0x2eea <motor_test+0xc42>
		} 
		else if(sector >= 1.0 && sector < 2.0) {
    2c8c:	20 e0       	ldi	r18, 0x00	; 0
    2c8e:	30 e0       	ldi	r19, 0x00	; 0
    2c90:	40 e8       	ldi	r20, 0x80	; 128
    2c92:	5f e3       	ldi	r21, 0x3F	; 63
    2c94:	6d 81       	ldd	r22, Y+5	; 0x05
    2c96:	7e 81       	ldd	r23, Y+6	; 0x06
    2c98:	8f 81       	ldd	r24, Y+7	; 0x07
    2c9a:	98 85       	ldd	r25, Y+8	; 0x08
    2c9c:	0e 94 1d 22 	call	0x443a	; 0x443a <__gesf2>
    2ca0:	88 23       	and	r24, r24
    2ca2:	0c f4       	brge	.+2      	; 0x2ca6 <motor_test+0x9fe>
    2ca4:	58 c0       	rjmp	.+176    	; 0x2d56 <motor_test+0xaae>
    2ca6:	20 e0       	ldi	r18, 0x00	; 0
    2ca8:	30 e0       	ldi	r19, 0x00	; 0
    2caa:	40 e0       	ldi	r20, 0x00	; 0
    2cac:	50 e4       	ldi	r21, 0x40	; 64
    2cae:	6d 81       	ldd	r22, Y+5	; 0x05
    2cb0:	7e 81       	ldd	r23, Y+6	; 0x06
    2cb2:	8f 81       	ldd	r24, Y+7	; 0x07
    2cb4:	98 85       	ldd	r25, Y+8	; 0x08
    2cb6:	0e 94 21 20 	call	0x4042	; 0x4042 <__cmpsf2>
    2cba:	88 23       	and	r24, r24
    2cbc:	0c f0       	brlt	.+2      	; 0x2cc0 <motor_test+0xa18>
    2cbe:	4b c0       	rjmp	.+150    	; 0x2d56 <motor_test+0xaae>
			write_MOT1(TIMER_RESOLUTION);
    2cc0:	44 ef       	ldi	r20, 0xF4	; 244
    2cc2:	51 e0       	ldi	r21, 0x01	; 1
    2cc4:	62 e0       	ldi	r22, 0x02	; 2
    2cc6:	80 e4       	ldi	r24, 0x40	; 64
    2cc8:	98 e0       	ldi	r25, 0x08	; 8
    2cca:	c8 d9       	rcall	.-3184   	; 0x205c <tc45_write_cc_buffer>
			write_MOT2((TIMER_RESOLUTION - TIMER_RESOLUTION_MAX) + (ang*TIMER_RESOLUTION_MAX)/90);
    2ccc:	49 85       	ldd	r20, Y+9	; 0x09
    2cce:	5a 85       	ldd	r21, Y+10	; 0x0a
    2cd0:	2c e2       	ldi	r18, 0x2C	; 44
    2cd2:	31 e0       	ldi	r19, 0x01	; 1
    2cd4:	42 9f       	mul	r20, r18
    2cd6:	c0 01       	movw	r24, r0
    2cd8:	43 9f       	mul	r20, r19
    2cda:	90 0d       	add	r25, r0
    2cdc:	52 9f       	mul	r21, r18
    2cde:	90 0d       	add	r25, r0
    2ce0:	11 24       	eor	r1, r1
    2ce2:	9c 01       	movw	r18, r24
    2ce4:	a3 e8       	ldi	r26, 0x83	; 131
    2ce6:	bd e2       	ldi	r27, 0x2D	; 45
    2ce8:	0e 94 07 23 	call	0x460e	; 0x460e <__umulhisi3>
    2cec:	92 95       	swap	r25
    2cee:	82 95       	swap	r24
    2cf0:	8f 70       	andi	r24, 0x0F	; 15
    2cf2:	89 27       	eor	r24, r25
    2cf4:	9f 70       	andi	r25, 0x0F	; 15
    2cf6:	89 27       	eor	r24, r25
    2cf8:	88 53       	subi	r24, 0x38	; 56
    2cfa:	9f 4f       	sbci	r25, 0xFF	; 255
    2cfc:	ac 01       	movw	r20, r24
    2cfe:	61 e0       	ldi	r22, 0x01	; 1
    2d00:	80 e4       	ldi	r24, 0x40	; 64
    2d02:	98 e0       	ldi	r25, 0x08	; 8
    2d04:	ab d9       	rcall	.-3242   	; 0x205c <tc45_write_cc_buffer>
			write_MOT3(TIMER_RESOLUTION - (ang*TIMER_RESOLUTION_MAX)/90);
    2d06:	49 85       	ldd	r20, Y+9	; 0x09
    2d08:	5a 85       	ldd	r21, Y+10	; 0x0a
    2d0a:	2c e2       	ldi	r18, 0x2C	; 44
    2d0c:	31 e0       	ldi	r19, 0x01	; 1
    2d0e:	42 9f       	mul	r20, r18
    2d10:	c0 01       	movw	r24, r0
    2d12:	43 9f       	mul	r20, r19
    2d14:	90 0d       	add	r25, r0
    2d16:	52 9f       	mul	r21, r18
    2d18:	90 0d       	add	r25, r0
    2d1a:	11 24       	eor	r1, r1
    2d1c:	9c 01       	movw	r18, r24
    2d1e:	a3 e8       	ldi	r26, 0x83	; 131
    2d20:	bd e2       	ldi	r27, 0x2D	; 45
    2d22:	0e 94 07 23 	call	0x460e	; 0x460e <__umulhisi3>
    2d26:	92 95       	swap	r25
    2d28:	82 95       	swap	r24
    2d2a:	8f 70       	andi	r24, 0x0F	; 15
    2d2c:	89 27       	eor	r24, r25
    2d2e:	9f 70       	andi	r25, 0x0F	; 15
    2d30:	89 27       	eor	r24, r25
    2d32:	24 ef       	ldi	r18, 0xF4	; 244
    2d34:	31 e0       	ldi	r19, 0x01	; 1
    2d36:	b9 01       	movw	r22, r18
    2d38:	68 1b       	sub	r22, r24
    2d3a:	79 0b       	sbc	r23, r25
    2d3c:	cb 01       	movw	r24, r22
    2d3e:	ac 01       	movw	r20, r24
    2d40:	64 e0       	ldi	r22, 0x04	; 4
    2d42:	80 e0       	ldi	r24, 0x00	; 0
    2d44:	98 e0       	ldi	r25, 0x08	; 8
    2d46:	8a d9       	rcall	.-3308   	; 0x205c <tc45_write_cc_buffer>
			write_MOT4(TIMER_RESOLUTION);
    2d48:	44 ef       	ldi	r20, 0xF4	; 244
    2d4a:	51 e0       	ldi	r21, 0x01	; 1
    2d4c:	63 e0       	ldi	r22, 0x03	; 3
    2d4e:	80 e0       	ldi	r24, 0x00	; 0
    2d50:	98 e0       	ldi	r25, 0x08	; 8
    2d52:	84 d9       	rcall	.-3320   	; 0x205c <tc45_write_cc_buffer>
    2d54:	ca c0       	rjmp	.+404    	; 0x2eea <motor_test+0xc42>
		}
		else if(sector >= 2.0 && sector < 3.0) {
    2d56:	20 e0       	ldi	r18, 0x00	; 0
    2d58:	30 e0       	ldi	r19, 0x00	; 0
    2d5a:	40 e0       	ldi	r20, 0x00	; 0
    2d5c:	50 e4       	ldi	r21, 0x40	; 64
    2d5e:	6d 81       	ldd	r22, Y+5	; 0x05
    2d60:	7e 81       	ldd	r23, Y+6	; 0x06
    2d62:	8f 81       	ldd	r24, Y+7	; 0x07
    2d64:	98 85       	ldd	r25, Y+8	; 0x08
    2d66:	0e 94 1d 22 	call	0x443a	; 0x443a <__gesf2>
    2d6a:	88 23       	and	r24, r24
    2d6c:	0c f4       	brge	.+2      	; 0x2d70 <motor_test+0xac8>
    2d6e:	58 c0       	rjmp	.+176    	; 0x2e20 <motor_test+0xb78>
    2d70:	20 e0       	ldi	r18, 0x00	; 0
    2d72:	30 e0       	ldi	r19, 0x00	; 0
    2d74:	40 e4       	ldi	r20, 0x40	; 64
    2d76:	50 e4       	ldi	r21, 0x40	; 64
    2d78:	6d 81       	ldd	r22, Y+5	; 0x05
    2d7a:	7e 81       	ldd	r23, Y+6	; 0x06
    2d7c:	8f 81       	ldd	r24, Y+7	; 0x07
    2d7e:	98 85       	ldd	r25, Y+8	; 0x08
    2d80:	0e 94 21 20 	call	0x4042	; 0x4042 <__cmpsf2>
    2d84:	88 23       	and	r24, r24
    2d86:	0c f0       	brlt	.+2      	; 0x2d8a <motor_test+0xae2>
    2d88:	4b c0       	rjmp	.+150    	; 0x2e20 <motor_test+0xb78>
			write_MOT1(TIMER_RESOLUTION);
    2d8a:	44 ef       	ldi	r20, 0xF4	; 244
    2d8c:	51 e0       	ldi	r21, 0x01	; 1
    2d8e:	62 e0       	ldi	r22, 0x02	; 2
    2d90:	80 e4       	ldi	r24, 0x40	; 64
    2d92:	98 e0       	ldi	r25, 0x08	; 8
    2d94:	63 d9       	rcall	.-3386   	; 0x205c <tc45_write_cc_buffer>
			write_MOT2(TIMER_RESOLUTION);
    2d96:	44 ef       	ldi	r20, 0xF4	; 244
    2d98:	51 e0       	ldi	r21, 0x01	; 1
    2d9a:	61 e0       	ldi	r22, 0x01	; 1
    2d9c:	80 e4       	ldi	r24, 0x40	; 64
    2d9e:	98 e0       	ldi	r25, 0x08	; 8
    2da0:	5d d9       	rcall	.-3398   	; 0x205c <tc45_write_cc_buffer>
			write_MOT3((TIMER_RESOLUTION - TIMER_RESOLUTION_MAX) + (ang*TIMER_RESOLUTION_MAX)/90);
    2da2:	49 85       	ldd	r20, Y+9	; 0x09
    2da4:	5a 85       	ldd	r21, Y+10	; 0x0a
    2da6:	2c e2       	ldi	r18, 0x2C	; 44
    2da8:	31 e0       	ldi	r19, 0x01	; 1
    2daa:	42 9f       	mul	r20, r18
    2dac:	c0 01       	movw	r24, r0
    2dae:	43 9f       	mul	r20, r19
    2db0:	90 0d       	add	r25, r0
    2db2:	52 9f       	mul	r21, r18
    2db4:	90 0d       	add	r25, r0
    2db6:	11 24       	eor	r1, r1
    2db8:	9c 01       	movw	r18, r24
    2dba:	a3 e8       	ldi	r26, 0x83	; 131
    2dbc:	bd e2       	ldi	r27, 0x2D	; 45
    2dbe:	0e 94 07 23 	call	0x460e	; 0x460e <__umulhisi3>
    2dc2:	92 95       	swap	r25
    2dc4:	82 95       	swap	r24
    2dc6:	8f 70       	andi	r24, 0x0F	; 15
    2dc8:	89 27       	eor	r24, r25
    2dca:	9f 70       	andi	r25, 0x0F	; 15
    2dcc:	89 27       	eor	r24, r25
    2dce:	88 53       	subi	r24, 0x38	; 56
    2dd0:	9f 4f       	sbci	r25, 0xFF	; 255
    2dd2:	ac 01       	movw	r20, r24
    2dd4:	64 e0       	ldi	r22, 0x04	; 4
    2dd6:	80 e0       	ldi	r24, 0x00	; 0
    2dd8:	98 e0       	ldi	r25, 0x08	; 8
    2dda:	40 d9       	rcall	.-3456   	; 0x205c <tc45_write_cc_buffer>
			write_MOT4(TIMER_RESOLUTION - (ang*TIMER_RESOLUTION_MAX)/90);
    2ddc:	49 85       	ldd	r20, Y+9	; 0x09
    2dde:	5a 85       	ldd	r21, Y+10	; 0x0a
    2de0:	2c e2       	ldi	r18, 0x2C	; 44
    2de2:	31 e0       	ldi	r19, 0x01	; 1
    2de4:	42 9f       	mul	r20, r18
    2de6:	c0 01       	movw	r24, r0
    2de8:	43 9f       	mul	r20, r19
    2dea:	90 0d       	add	r25, r0
    2dec:	52 9f       	mul	r21, r18
    2dee:	90 0d       	add	r25, r0
    2df0:	11 24       	eor	r1, r1
    2df2:	9c 01       	movw	r18, r24
    2df4:	a3 e8       	ldi	r26, 0x83	; 131
    2df6:	bd e2       	ldi	r27, 0x2D	; 45
    2df8:	0e 94 07 23 	call	0x460e	; 0x460e <__umulhisi3>
    2dfc:	92 95       	swap	r25
    2dfe:	82 95       	swap	r24
    2e00:	8f 70       	andi	r24, 0x0F	; 15
    2e02:	89 27       	eor	r24, r25
    2e04:	9f 70       	andi	r25, 0x0F	; 15
    2e06:	89 27       	eor	r24, r25
    2e08:	24 ef       	ldi	r18, 0xF4	; 244
    2e0a:	31 e0       	ldi	r19, 0x01	; 1
    2e0c:	89 01       	movw	r16, r18
    2e0e:	08 1b       	sub	r16, r24
    2e10:	19 0b       	sbc	r17, r25
    2e12:	c8 01       	movw	r24, r16
    2e14:	ac 01       	movw	r20, r24
    2e16:	63 e0       	ldi	r22, 0x03	; 3
    2e18:	80 e0       	ldi	r24, 0x00	; 0
    2e1a:	98 e0       	ldi	r25, 0x08	; 8
    2e1c:	1f d9       	rcall	.-3522   	; 0x205c <tc45_write_cc_buffer>
    2e1e:	65 c0       	rjmp	.+202    	; 0x2eea <motor_test+0xc42>
		}
		else if(sector >= 3.0 && sector < 4.0) {
    2e20:	20 e0       	ldi	r18, 0x00	; 0
    2e22:	30 e0       	ldi	r19, 0x00	; 0
    2e24:	40 e4       	ldi	r20, 0x40	; 64
    2e26:	50 e4       	ldi	r21, 0x40	; 64
    2e28:	6d 81       	ldd	r22, Y+5	; 0x05
    2e2a:	7e 81       	ldd	r23, Y+6	; 0x06
    2e2c:	8f 81       	ldd	r24, Y+7	; 0x07
    2e2e:	98 85       	ldd	r25, Y+8	; 0x08
    2e30:	0e 94 1d 22 	call	0x443a	; 0x443a <__gesf2>
    2e34:	88 23       	and	r24, r24
    2e36:	0c f4       	brge	.+2      	; 0x2e3a <motor_test+0xb92>
			write_MOT1(TIMER_RESOLUTION - (ang*TIMER_RESOLUTION_MAX)/90);
			write_MOT2(TIMER_RESOLUTION);
			write_MOT3(TIMER_RESOLUTION);
			write_MOT4((TIMER_RESOLUTION - TIMER_RESOLUTION_MAX) + (ang*TIMER_RESOLUTION_MAX)/90);
		}
	}
    2e38:	b2 cd       	rjmp	.-1180   	; 0x299e <motor_test+0x6f6>
			write_MOT1(TIMER_RESOLUTION);
			write_MOT2(TIMER_RESOLUTION);
			write_MOT3((TIMER_RESOLUTION - TIMER_RESOLUTION_MAX) + (ang*TIMER_RESOLUTION_MAX)/90);
			write_MOT4(TIMER_RESOLUTION - (ang*TIMER_RESOLUTION_MAX)/90);
		}
		else if(sector >= 3.0 && sector < 4.0) {
    2e3a:	20 e0       	ldi	r18, 0x00	; 0
    2e3c:	30 e0       	ldi	r19, 0x00	; 0
    2e3e:	40 e8       	ldi	r20, 0x80	; 128
    2e40:	50 e4       	ldi	r21, 0x40	; 64
    2e42:	6d 81       	ldd	r22, Y+5	; 0x05
    2e44:	7e 81       	ldd	r23, Y+6	; 0x06
    2e46:	8f 81       	ldd	r24, Y+7	; 0x07
    2e48:	98 85       	ldd	r25, Y+8	; 0x08
    2e4a:	0e 94 21 20 	call	0x4042	; 0x4042 <__cmpsf2>
    2e4e:	88 23       	and	r24, r24
    2e50:	0c f0       	brlt	.+2      	; 0x2e54 <motor_test+0xbac>
			write_MOT1(TIMER_RESOLUTION - (ang*TIMER_RESOLUTION_MAX)/90);
			write_MOT2(TIMER_RESOLUTION);
			write_MOT3(TIMER_RESOLUTION);
			write_MOT4((TIMER_RESOLUTION - TIMER_RESOLUTION_MAX) + (ang*TIMER_RESOLUTION_MAX)/90);
		}
	}
    2e52:	a5 cd       	rjmp	.-1206   	; 0x299e <motor_test+0x6f6>
			write_MOT2(TIMER_RESOLUTION);
			write_MOT3((TIMER_RESOLUTION - TIMER_RESOLUTION_MAX) + (ang*TIMER_RESOLUTION_MAX)/90);
			write_MOT4(TIMER_RESOLUTION - (ang*TIMER_RESOLUTION_MAX)/90);
		}
		else if(sector >= 3.0 && sector < 4.0) {
			write_MOT1(TIMER_RESOLUTION - (ang*TIMER_RESOLUTION_MAX)/90);
    2e54:	49 85       	ldd	r20, Y+9	; 0x09
    2e56:	5a 85       	ldd	r21, Y+10	; 0x0a
    2e58:	2c e2       	ldi	r18, 0x2C	; 44
    2e5a:	31 e0       	ldi	r19, 0x01	; 1
    2e5c:	42 9f       	mul	r20, r18
    2e5e:	c0 01       	movw	r24, r0
    2e60:	43 9f       	mul	r20, r19
    2e62:	90 0d       	add	r25, r0
    2e64:	52 9f       	mul	r21, r18
    2e66:	90 0d       	add	r25, r0
    2e68:	11 24       	eor	r1, r1
    2e6a:	9c 01       	movw	r18, r24
    2e6c:	a3 e8       	ldi	r26, 0x83	; 131
    2e6e:	bd e2       	ldi	r27, 0x2D	; 45
    2e70:	0e 94 07 23 	call	0x460e	; 0x460e <__umulhisi3>
    2e74:	92 95       	swap	r25
    2e76:	82 95       	swap	r24
    2e78:	8f 70       	andi	r24, 0x0F	; 15
    2e7a:	89 27       	eor	r24, r25
    2e7c:	9f 70       	andi	r25, 0x0F	; 15
    2e7e:	89 27       	eor	r24, r25
    2e80:	24 ef       	ldi	r18, 0xF4	; 244
    2e82:	31 e0       	ldi	r19, 0x01	; 1
    2e84:	a9 01       	movw	r20, r18
    2e86:	48 1b       	sub	r20, r24
    2e88:	59 0b       	sbc	r21, r25
    2e8a:	ca 01       	movw	r24, r20
    2e8c:	ac 01       	movw	r20, r24
    2e8e:	62 e0       	ldi	r22, 0x02	; 2
    2e90:	80 e4       	ldi	r24, 0x40	; 64
    2e92:	98 e0       	ldi	r25, 0x08	; 8
    2e94:	e3 d8       	rcall	.-3642   	; 0x205c <tc45_write_cc_buffer>
			write_MOT2(TIMER_RESOLUTION);
    2e96:	44 ef       	ldi	r20, 0xF4	; 244
    2e98:	51 e0       	ldi	r21, 0x01	; 1
    2e9a:	61 e0       	ldi	r22, 0x01	; 1
    2e9c:	80 e4       	ldi	r24, 0x40	; 64
    2e9e:	98 e0       	ldi	r25, 0x08	; 8
    2ea0:	dd d8       	rcall	.-3654   	; 0x205c <tc45_write_cc_buffer>
			write_MOT3(TIMER_RESOLUTION);
    2ea2:	44 ef       	ldi	r20, 0xF4	; 244
    2ea4:	51 e0       	ldi	r21, 0x01	; 1
    2ea6:	64 e0       	ldi	r22, 0x04	; 4
    2ea8:	80 e0       	ldi	r24, 0x00	; 0
    2eaa:	98 e0       	ldi	r25, 0x08	; 8
    2eac:	d7 d8       	rcall	.-3666   	; 0x205c <tc45_write_cc_buffer>
			write_MOT4((TIMER_RESOLUTION - TIMER_RESOLUTION_MAX) + (ang*TIMER_RESOLUTION_MAX)/90);
    2eae:	49 85       	ldd	r20, Y+9	; 0x09
    2eb0:	5a 85       	ldd	r21, Y+10	; 0x0a
    2eb2:	2c e2       	ldi	r18, 0x2C	; 44
    2eb4:	31 e0       	ldi	r19, 0x01	; 1
    2eb6:	42 9f       	mul	r20, r18
    2eb8:	c0 01       	movw	r24, r0
    2eba:	43 9f       	mul	r20, r19
    2ebc:	90 0d       	add	r25, r0
    2ebe:	52 9f       	mul	r21, r18
    2ec0:	90 0d       	add	r25, r0
    2ec2:	11 24       	eor	r1, r1
    2ec4:	9c 01       	movw	r18, r24
    2ec6:	a3 e8       	ldi	r26, 0x83	; 131
    2ec8:	bd e2       	ldi	r27, 0x2D	; 45
    2eca:	0e 94 07 23 	call	0x460e	; 0x460e <__umulhisi3>
    2ece:	92 95       	swap	r25
    2ed0:	82 95       	swap	r24
    2ed2:	8f 70       	andi	r24, 0x0F	; 15
    2ed4:	89 27       	eor	r24, r25
    2ed6:	9f 70       	andi	r25, 0x0F	; 15
    2ed8:	89 27       	eor	r24, r25
    2eda:	88 53       	subi	r24, 0x38	; 56
    2edc:	9f 4f       	sbci	r25, 0xFF	; 255
    2ede:	ac 01       	movw	r20, r24
    2ee0:	63 e0       	ldi	r22, 0x03	; 3
    2ee2:	80 e0       	ldi	r24, 0x00	; 0
    2ee4:	98 e0       	ldi	r25, 0x08	; 8
    2ee6:	ba d8       	rcall	.-3724   	; 0x205c <tc45_write_cc_buffer>
		}
	}
    2ee8:	5a cd       	rjmp	.-1356   	; 0x299e <motor_test+0x6f6>
    2eea:	59 cd       	rjmp	.-1358   	; 0x299e <motor_test+0x6f6>

00002eec <motor_program>:

//normal operation program
//wait a second, read the values start the correct motor(s) for 0,3s
//flash short the green led
void motor_program(void)
{
    2eec:	2f 92       	push	r2
    2eee:	3f 92       	push	r3
    2ef0:	4f 92       	push	r4
    2ef2:	5f 92       	push	r5
    2ef4:	6f 92       	push	r6
    2ef6:	7f 92       	push	r7
    2ef8:	8f 92       	push	r8
    2efa:	9f 92       	push	r9
    2efc:	af 92       	push	r10
    2efe:	bf 92       	push	r11
    2f00:	cf 92       	push	r12
    2f02:	df 92       	push	r13
    2f04:	ef 92       	push	r14
    2f06:	ff 92       	push	r15
    2f08:	0f 93       	push	r16
    2f0a:	1f 93       	push	r17
    2f0c:	cf 93       	push	r28
    2f0e:	df 93       	push	r29
    2f10:	cd b7       	in	r28, 0x3d	; 61
    2f12:	de b7       	in	r29, 0x3e	; 62
    2f14:	ae 97       	sbiw	r28, 0x2e	; 46
    2f16:	cd bf       	out	0x3d, r28	; 61
    2f18:	de bf       	out	0x3e, r29	; 62
	float angle= 0.0;
    2f1a:	19 82       	std	Y+1, r1	; 0x01
    2f1c:	1a 82       	std	Y+2, r1	; 0x02
    2f1e:	1b 82       	std	Y+3, r1	; 0x03
    2f20:	1c 82       	std	Y+4, r1	; 0x04
	
	//offset if needed
	float offset_ang = 0.0;
    2f22:	1d 82       	std	Y+5, r1	; 0x05
    2f24:	1e 82       	std	Y+6, r1	; 0x06
    2f26:	1f 82       	std	Y+7, r1	; 0x07
    2f28:	18 86       	std	Y+8, r1	; 0x08
	
	while(1) {

		delay_ms(1000);
    2f2a:	0e 94 7f 0e 	call	0x1cfe	; 0x1cfe <sysclk_get_cpu_hz>
    2f2e:	dc 01       	movw	r26, r24
    2f30:	cb 01       	movw	r24, r22
    2f32:	1c 01       	movw	r2, r24
    2f34:	2d 01       	movw	r4, r26
    2f36:	61 2c       	mov	r6, r1
    2f38:	71 2c       	mov	r7, r1
    2f3a:	43 01       	movw	r8, r6
    2f3c:	a2 2c       	mov	r10, r2
    2f3e:	b3 2c       	mov	r11, r3
    2f40:	c4 2c       	mov	r12, r4
    2f42:	d5 2c       	mov	r13, r5
    2f44:	e6 2c       	mov	r14, r6
    2f46:	f7 2c       	mov	r15, r7
    2f48:	08 2d       	mov	r16, r8
    2f4a:	19 2d       	mov	r17, r9
    2f4c:	2a 2d       	mov	r18, r10
    2f4e:	3b 2d       	mov	r19, r11
    2f50:	4c 2d       	mov	r20, r12
    2f52:	5d 2d       	mov	r21, r13
    2f54:	6e 2d       	mov	r22, r14
    2f56:	7f 2d       	mov	r23, r15
    2f58:	80 2f       	mov	r24, r16
    2f5a:	91 2f       	mov	r25, r17
    2f5c:	06 e0       	ldi	r16, 0x06	; 6
    2f5e:	0e 94 16 23 	call	0x462c	; 0x462c <__ashldi3>
    2f62:	a2 2e       	mov	r10, r18
    2f64:	b3 2e       	mov	r11, r19
    2f66:	c4 2e       	mov	r12, r20
    2f68:	d5 2e       	mov	r13, r21
    2f6a:	e6 2e       	mov	r14, r22
    2f6c:	f7 2e       	mov	r15, r23
    2f6e:	08 2f       	mov	r16, r24
    2f70:	19 2f       	mov	r17, r25
    2f72:	2a 2d       	mov	r18, r10
    2f74:	3b 2d       	mov	r19, r11
    2f76:	4c 2d       	mov	r20, r12
    2f78:	5d 2d       	mov	r21, r13
    2f7a:	6e 2d       	mov	r22, r14
    2f7c:	7f 2d       	mov	r23, r15
    2f7e:	80 2f       	mov	r24, r16
    2f80:	91 2f       	mov	r25, r17
    2f82:	a2 2c       	mov	r10, r2
    2f84:	b3 2c       	mov	r11, r3
    2f86:	c4 2c       	mov	r12, r4
    2f88:	d5 2c       	mov	r13, r5
    2f8a:	e6 2c       	mov	r14, r6
    2f8c:	f7 2c       	mov	r15, r7
    2f8e:	08 2d       	mov	r16, r8
    2f90:	19 2d       	mov	r17, r9
    2f92:	0e 94 38 23 	call	0x4670	; 0x4670 <__subdi3>
    2f96:	a2 2e       	mov	r10, r18
    2f98:	b3 2e       	mov	r11, r19
    2f9a:	c4 2e       	mov	r12, r20
    2f9c:	d5 2e       	mov	r13, r21
    2f9e:	e6 2e       	mov	r14, r22
    2fa0:	f7 2e       	mov	r15, r23
    2fa2:	08 2f       	mov	r16, r24
    2fa4:	19 2f       	mov	r17, r25
    2fa6:	2a 2d       	mov	r18, r10
    2fa8:	3b 2d       	mov	r19, r11
    2faa:	4c 2d       	mov	r20, r12
    2fac:	5d 2d       	mov	r21, r13
    2fae:	6e 2d       	mov	r22, r14
    2fb0:	7f 2d       	mov	r23, r15
    2fb2:	80 2f       	mov	r24, r16
    2fb4:	91 2f       	mov	r25, r17
    2fb6:	01 e0       	ldi	r16, 0x01	; 1
    2fb8:	0e 94 16 23 	call	0x462c	; 0x462c <__ashldi3>
    2fbc:	a2 2e       	mov	r10, r18
    2fbe:	b3 2e       	mov	r11, r19
    2fc0:	c4 2e       	mov	r12, r20
    2fc2:	d5 2e       	mov	r13, r21
    2fc4:	e6 2e       	mov	r14, r22
    2fc6:	f7 2e       	mov	r15, r23
    2fc8:	08 2f       	mov	r16, r24
    2fca:	19 2f       	mov	r17, r25
    2fcc:	2a 2d       	mov	r18, r10
    2fce:	3b 2d       	mov	r19, r11
    2fd0:	4c 2d       	mov	r20, r12
    2fd2:	5d 2d       	mov	r21, r13
    2fd4:	6e 2d       	mov	r22, r14
    2fd6:	7f 2d       	mov	r23, r15
    2fd8:	80 2f       	mov	r24, r16
    2fda:	91 2f       	mov	r25, r17
    2fdc:	a2 2c       	mov	r10, r2
    2fde:	b3 2c       	mov	r11, r3
    2fe0:	c4 2c       	mov	r12, r4
    2fe2:	d5 2c       	mov	r13, r5
    2fe4:	e6 2c       	mov	r14, r6
    2fe6:	f7 2c       	mov	r15, r7
    2fe8:	08 2d       	mov	r16, r8
    2fea:	19 2d       	mov	r17, r9
    2fec:	0e 94 38 23 	call	0x4670	; 0x4670 <__subdi3>
    2ff0:	a2 2e       	mov	r10, r18
    2ff2:	b3 2e       	mov	r11, r19
    2ff4:	c4 2e       	mov	r12, r20
    2ff6:	d5 2e       	mov	r13, r21
    2ff8:	e6 2e       	mov	r14, r22
    2ffa:	f7 2e       	mov	r15, r23
    2ffc:	08 2f       	mov	r16, r24
    2ffe:	19 2f       	mov	r17, r25
    3000:	2a 2d       	mov	r18, r10
    3002:	3b 2d       	mov	r19, r11
    3004:	4c 2d       	mov	r20, r12
    3006:	5d 2d       	mov	r21, r13
    3008:	6e 2d       	mov	r22, r14
    300a:	7f 2d       	mov	r23, r15
    300c:	80 2f       	mov	r24, r16
    300e:	91 2f       	mov	r25, r17
    3010:	03 e0       	ldi	r16, 0x03	; 3
    3012:	0e 94 16 23 	call	0x462c	; 0x462c <__ashldi3>
    3016:	22 2e       	mov	r2, r18
    3018:	33 2e       	mov	r3, r19
    301a:	44 2e       	mov	r4, r20
    301c:	55 2e       	mov	r5, r21
    301e:	66 2e       	mov	r6, r22
    3020:	77 2e       	mov	r7, r23
    3022:	88 2e       	mov	r8, r24
    3024:	99 2e       	mov	r9, r25
    3026:	a2 2c       	mov	r10, r2
    3028:	b3 2c       	mov	r11, r3
    302a:	c4 2c       	mov	r12, r4
    302c:	d5 2c       	mov	r13, r5
    302e:	e6 2c       	mov	r14, r6
    3030:	f7 2c       	mov	r15, r7
    3032:	08 2d       	mov	r16, r8
    3034:	19 2d       	mov	r17, r9
    3036:	2a 2c       	mov	r2, r10
    3038:	3b 2c       	mov	r3, r11
    303a:	4c 2c       	mov	r4, r12
    303c:	5d 2c       	mov	r5, r13
    303e:	6e 2c       	mov	r6, r14
    3040:	7f 2c       	mov	r7, r15
    3042:	80 2e       	mov	r8, r16
    3044:	91 2e       	mov	r9, r17
    3046:	22 2d       	mov	r18, r2
    3048:	33 2d       	mov	r19, r3
    304a:	44 2d       	mov	r20, r4
    304c:	55 2d       	mov	r21, r5
    304e:	66 2d       	mov	r22, r6
    3050:	77 2d       	mov	r23, r7
    3052:	88 2d       	mov	r24, r8
    3054:	99 2d       	mov	r25, r9
    3056:	29 51       	subi	r18, 0x19	; 25
    3058:	3c 4f       	sbci	r19, 0xFC	; 252
    305a:	4f 4f       	sbci	r20, 0xFF	; 255
    305c:	5f 4f       	sbci	r21, 0xFF	; 255
    305e:	6f 4f       	sbci	r22, 0xFF	; 255
    3060:	7f 4f       	sbci	r23, 0xFF	; 255
    3062:	8f 4f       	sbci	r24, 0xFF	; 255
    3064:	9f 4f       	sbci	r25, 0xFF	; 255
    3066:	a2 2e       	mov	r10, r18
    3068:	b3 2e       	mov	r11, r19
    306a:	c4 2e       	mov	r12, r20
    306c:	d5 2e       	mov	r13, r21
    306e:	e6 2e       	mov	r14, r22
    3070:	f7 2e       	mov	r15, r23
    3072:	08 2f       	mov	r16, r24
    3074:	19 2f       	mov	r17, r25
    3076:	2a 2d       	mov	r18, r10
    3078:	3b 2d       	mov	r19, r11
    307a:	4c 2d       	mov	r20, r12
    307c:	5d 2d       	mov	r21, r13
    307e:	6e 2d       	mov	r22, r14
    3080:	7f 2d       	mov	r23, r15
    3082:	80 2f       	mov	r24, r16
    3084:	91 2f       	mov	r25, r17
    3086:	0e 94 35 21 	call	0x426a	; 0x426a <__floatundisf>
    308a:	dc 01       	movw	r26, r24
    308c:	cb 01       	movw	r24, r22
    308e:	20 e0       	ldi	r18, 0x00	; 0
    3090:	30 e8       	ldi	r19, 0x80	; 128
    3092:	4b eb       	ldi	r20, 0xBB	; 187
    3094:	55 e4       	ldi	r21, 0x45	; 69
    3096:	bc 01       	movw	r22, r24
    3098:	cd 01       	movw	r24, r26
    309a:	d7 d7       	rcall	.+4014   	; 0x404a <__divsf3>
    309c:	dc 01       	movw	r26, r24
    309e:	cb 01       	movw	r24, r22
    30a0:	bc 01       	movw	r22, r24
    30a2:	cd 01       	movw	r24, r26
    30a4:	0e 94 92 20 	call	0x4124	; 0x4124 <__fixunssfdi>
    30a8:	a2 2e       	mov	r10, r18
    30aa:	b3 2e       	mov	r11, r19
    30ac:	c4 2e       	mov	r12, r20
    30ae:	d5 2e       	mov	r13, r21
    30b0:	e6 2e       	mov	r14, r22
    30b2:	f7 2e       	mov	r15, r23
    30b4:	08 2f       	mov	r16, r24
    30b6:	19 2f       	mov	r17, r25
    30b8:	d6 01       	movw	r26, r12
    30ba:	c5 01       	movw	r24, r10
    30bc:	bc 01       	movw	r22, r24
    30be:	cd 01       	movw	r24, r26
    30c0:	0e 94 8b 0e 	call	0x1d16	; 0x1d16 <__portable_avr_delay_cycles>
		if(LSM303_read() == 0x00) {
    30c4:	0e 94 7f 08 	call	0x10fe	; 0x10fe <LSM303_read>
    30c8:	88 23       	and	r24, r24
    30ca:	09 f0       	breq	.+2      	; 0x30ce <__stack+0xcf>
    30cc:	97 c0       	rjmp	.+302    	; 0x31fc <__stack+0x1fd>
			delay_ms(10);
    30ce:	0e 94 7f 0e 	call	0x1cfe	; 0x1cfe <sysclk_get_cpu_hz>
    30d2:	dc 01       	movw	r26, r24
    30d4:	cb 01       	movw	r24, r22
    30d6:	9c 01       	movw	r18, r24
    30d8:	ad 01       	movw	r20, r26
    30da:	60 e0       	ldi	r22, 0x00	; 0
    30dc:	70 e0       	ldi	r23, 0x00	; 0
    30de:	cb 01       	movw	r24, r22
    30e0:	82 2e       	mov	r8, r18
    30e2:	93 2e       	mov	r9, r19
    30e4:	a4 2e       	mov	r10, r20
    30e6:	b5 2e       	mov	r11, r21
    30e8:	c6 2e       	mov	r12, r22
    30ea:	d7 2e       	mov	r13, r23
    30ec:	e8 2e       	mov	r14, r24
    30ee:	f9 2e       	mov	r15, r25
    30f0:	28 2d       	mov	r18, r8
    30f2:	39 2d       	mov	r19, r9
    30f4:	4a 2d       	mov	r20, r10
    30f6:	5b 2d       	mov	r21, r11
    30f8:	6c 2d       	mov	r22, r12
    30fa:	7d 2d       	mov	r23, r13
    30fc:	8e 2d       	mov	r24, r14
    30fe:	9f 2d       	mov	r25, r15
    3100:	01 e0       	ldi	r16, 0x01	; 1
    3102:	0e 94 16 23 	call	0x462c	; 0x462c <__ashldi3>
    3106:	2f 87       	std	Y+15, r18	; 0x0f
    3108:	38 8b       	std	Y+16, r19	; 0x10
    310a:	49 8b       	std	Y+17, r20	; 0x11
    310c:	5a 8b       	std	Y+18, r21	; 0x12
    310e:	6b 8b       	std	Y+19, r22	; 0x13
    3110:	7c 8b       	std	Y+20, r23	; 0x14
    3112:	8d 8b       	std	Y+21, r24	; 0x15
    3114:	9e 8b       	std	Y+22, r25	; 0x16
    3116:	8f 84       	ldd	r8, Y+15	; 0x0f
    3118:	98 88       	ldd	r9, Y+16	; 0x10
    311a:	a9 88       	ldd	r10, Y+17	; 0x11
    311c:	ba 88       	ldd	r11, Y+18	; 0x12
    311e:	cb 88       	ldd	r12, Y+19	; 0x13
    3120:	dc 88       	ldd	r13, Y+20	; 0x14
    3122:	ed 88       	ldd	r14, Y+21	; 0x15
    3124:	fe 88       	ldd	r15, Y+22	; 0x16
    3126:	28 2d       	mov	r18, r8
    3128:	39 2d       	mov	r19, r9
    312a:	4a 2d       	mov	r20, r10
    312c:	5b 2d       	mov	r21, r11
    312e:	6c 2d       	mov	r22, r12
    3130:	7d 2d       	mov	r23, r13
    3132:	8e 2d       	mov	r24, r14
    3134:	9f 2d       	mov	r25, r15
    3136:	02 e0       	ldi	r16, 0x02	; 2
    3138:	0e 94 16 23 	call	0x462c	; 0x462c <__ashldi3>
    313c:	2f 8b       	std	Y+23, r18	; 0x17
    313e:	38 8f       	std	Y+24, r19	; 0x18
    3140:	49 8f       	std	Y+25, r20	; 0x19
    3142:	5a 8f       	std	Y+26, r21	; 0x1a
    3144:	6b 8f       	std	Y+27, r22	; 0x1b
    3146:	7c 8f       	std	Y+28, r23	; 0x1c
    3148:	8d 8f       	std	Y+29, r24	; 0x1d
    314a:	9e 8f       	std	Y+30, r25	; 0x1e
    314c:	28 2d       	mov	r18, r8
    314e:	39 2d       	mov	r19, r9
    3150:	4a 2d       	mov	r20, r10
    3152:	5b 2d       	mov	r21, r11
    3154:	6c 2d       	mov	r22, r12
    3156:	7d 2d       	mov	r23, r13
    3158:	8e 2d       	mov	r24, r14
    315a:	9f 2d       	mov	r25, r15
    315c:	af 88       	ldd	r10, Y+23	; 0x17
    315e:	b8 8c       	ldd	r11, Y+24	; 0x18
    3160:	c9 8c       	ldd	r12, Y+25	; 0x19
    3162:	da 8c       	ldd	r13, Y+26	; 0x1a
    3164:	eb 8c       	ldd	r14, Y+27	; 0x1b
    3166:	fc 8c       	ldd	r15, Y+28	; 0x1c
    3168:	0d 8d       	ldd	r16, Y+29	; 0x1d
    316a:	1e 8d       	ldd	r17, Y+30	; 0x1e
    316c:	0e 94 2f 23 	call	0x465e	; 0x465e <__adddi3>
    3170:	a2 2e       	mov	r10, r18
    3172:	b3 2e       	mov	r11, r19
    3174:	c4 2e       	mov	r12, r20
    3176:	d5 2e       	mov	r13, r21
    3178:	e6 2e       	mov	r14, r22
    317a:	f7 2e       	mov	r15, r23
    317c:	08 2f       	mov	r16, r24
    317e:	19 2f       	mov	r17, r25
    3180:	2a 2d       	mov	r18, r10
    3182:	3b 2d       	mov	r19, r11
    3184:	4c 2d       	mov	r20, r12
    3186:	5d 2d       	mov	r21, r13
    3188:	6e 2d       	mov	r22, r14
    318a:	7f 2d       	mov	r23, r15
    318c:	80 2f       	mov	r24, r16
    318e:	91 2f       	mov	r25, r17
    3190:	29 51       	subi	r18, 0x19	; 25
    3192:	3c 4f       	sbci	r19, 0xFC	; 252
    3194:	4f 4f       	sbci	r20, 0xFF	; 255
    3196:	5f 4f       	sbci	r21, 0xFF	; 255
    3198:	6f 4f       	sbci	r22, 0xFF	; 255
    319a:	7f 4f       	sbci	r23, 0xFF	; 255
    319c:	8f 4f       	sbci	r24, 0xFF	; 255
    319e:	9f 4f       	sbci	r25, 0xFF	; 255
    31a0:	a2 2e       	mov	r10, r18
    31a2:	b3 2e       	mov	r11, r19
    31a4:	c4 2e       	mov	r12, r20
    31a6:	d5 2e       	mov	r13, r21
    31a8:	e6 2e       	mov	r14, r22
    31aa:	f7 2e       	mov	r15, r23
    31ac:	08 2f       	mov	r16, r24
    31ae:	19 2f       	mov	r17, r25
    31b0:	2a 2d       	mov	r18, r10
    31b2:	3b 2d       	mov	r19, r11
    31b4:	4c 2d       	mov	r20, r12
    31b6:	5d 2d       	mov	r21, r13
    31b8:	6e 2d       	mov	r22, r14
    31ba:	7f 2d       	mov	r23, r15
    31bc:	80 2f       	mov	r24, r16
    31be:	91 2f       	mov	r25, r17
    31c0:	0e 94 35 21 	call	0x426a	; 0x426a <__floatundisf>
    31c4:	dc 01       	movw	r26, r24
    31c6:	cb 01       	movw	r24, r22
    31c8:	20 e0       	ldi	r18, 0x00	; 0
    31ca:	30 e8       	ldi	r19, 0x80	; 128
    31cc:	4b eb       	ldi	r20, 0xBB	; 187
    31ce:	55 e4       	ldi	r21, 0x45	; 69
    31d0:	bc 01       	movw	r22, r24
    31d2:	cd 01       	movw	r24, r26
    31d4:	3a d7       	rcall	.+3700   	; 0x404a <__divsf3>
    31d6:	dc 01       	movw	r26, r24
    31d8:	cb 01       	movw	r24, r22
    31da:	bc 01       	movw	r22, r24
    31dc:	cd 01       	movw	r24, r26
    31de:	a2 d7       	rcall	.+3908   	; 0x4124 <__fixunssfdi>
    31e0:	a2 2e       	mov	r10, r18
    31e2:	b3 2e       	mov	r11, r19
    31e4:	c4 2e       	mov	r12, r20
    31e6:	d5 2e       	mov	r13, r21
    31e8:	e6 2e       	mov	r14, r22
    31ea:	f7 2e       	mov	r15, r23
    31ec:	08 2f       	mov	r16, r24
    31ee:	19 2f       	mov	r17, r25
    31f0:	d6 01       	movw	r26, r12
    31f2:	c5 01       	movw	r24, r10
    31f4:	bc 01       	movw	r22, r24
    31f6:	cd 01       	movw	r24, r26
    31f8:	0e 94 8b 0e 	call	0x1d16	; 0x1d16 <__portable_avr_delay_cycles>
		}
			
		//angle = mag_direction();
		angle = heading();
    31fc:	0e 94 f4 09 	call	0x13e8	; 0x13e8 <heading>
    3200:	dc 01       	movw	r26, r24
    3202:	cb 01       	movw	r24, r22
    3204:	89 83       	std	Y+1, r24	; 0x01
    3206:	9a 83       	std	Y+2, r25	; 0x02
    3208:	ab 83       	std	Y+3, r26	; 0x03
    320a:	bc 83       	std	Y+4, r27	; 0x04

		gpio_set_pin_high(LED_GREEN_O);
    320c:	61 e0       	ldi	r22, 0x01	; 1
    320e:	8b e1       	ldi	r24, 0x1B	; 27
    3210:	0e 94 95 0e 	call	0x1d2a	; 0x1d2a <ioport_set_value>
		
		if(angle > 360.0) angle = 360.0;
    3214:	20 e0       	ldi	r18, 0x00	; 0
    3216:	30 e0       	ldi	r19, 0x00	; 0
    3218:	44 eb       	ldi	r20, 0xB4	; 180
    321a:	53 e4       	ldi	r21, 0x43	; 67
    321c:	69 81       	ldd	r22, Y+1	; 0x01
    321e:	7a 81       	ldd	r23, Y+2	; 0x02
    3220:	8b 81       	ldd	r24, Y+3	; 0x03
    3222:	9c 81       	ldd	r25, Y+4	; 0x04
    3224:	0e 94 1d 22 	call	0x443a	; 0x443a <__gesf2>
    3228:	18 16       	cp	r1, r24
    322a:	44 f4       	brge	.+16     	; 0x323c <__stack+0x23d>
    322c:	80 e0       	ldi	r24, 0x00	; 0
    322e:	90 e0       	ldi	r25, 0x00	; 0
    3230:	a4 eb       	ldi	r26, 0xB4	; 180
    3232:	b3 e4       	ldi	r27, 0x43	; 67
    3234:	89 83       	std	Y+1, r24	; 0x01
    3236:	9a 83       	std	Y+2, r25	; 0x02
    3238:	ab 83       	std	Y+3, r26	; 0x03
    323a:	bc 83       	std	Y+4, r27	; 0x04
		
		angle = 360.0 - angle;
    323c:	29 81       	ldd	r18, Y+1	; 0x01
    323e:	3a 81       	ldd	r19, Y+2	; 0x02
    3240:	4b 81       	ldd	r20, Y+3	; 0x03
    3242:	5c 81       	ldd	r21, Y+4	; 0x04
    3244:	60 e0       	ldi	r22, 0x00	; 0
    3246:	70 e0       	ldi	r23, 0x00	; 0
    3248:	84 eb       	ldi	r24, 0xB4	; 180
    324a:	93 e4       	ldi	r25, 0x43	; 67
    324c:	33 d6       	rcall	.+3174   	; 0x3eb4 <__subsf3>
    324e:	dc 01       	movw	r26, r24
    3250:	cb 01       	movw	r24, r22
    3252:	89 83       	std	Y+1, r24	; 0x01
    3254:	9a 83       	std	Y+2, r25	; 0x02
    3256:	ab 83       	std	Y+3, r26	; 0x03
    3258:	bc 83       	std	Y+4, r27	; 0x04
		
		//add offset position on the leg position
		angle += offset_ang;
    325a:	2d 81       	ldd	r18, Y+5	; 0x05
    325c:	3e 81       	ldd	r19, Y+6	; 0x06
    325e:	4f 81       	ldd	r20, Y+7	; 0x07
    3260:	58 85       	ldd	r21, Y+8	; 0x08
    3262:	69 81       	ldd	r22, Y+1	; 0x01
    3264:	7a 81       	ldd	r23, Y+2	; 0x02
    3266:	8b 81       	ldd	r24, Y+3	; 0x03
    3268:	9c 81       	ldd	r25, Y+4	; 0x04
    326a:	25 d6       	rcall	.+3146   	; 0x3eb6 <__addsf3>
    326c:	dc 01       	movw	r26, r24
    326e:	cb 01       	movw	r24, r22
    3270:	89 83       	std	Y+1, r24	; 0x01
    3272:	9a 83       	std	Y+2, r25	; 0x02
    3274:	ab 83       	std	Y+3, r26	; 0x03
    3276:	bc 83       	std	Y+4, r27	; 0x04
		if(angle > 360.0) angle -= 360.0;
    3278:	20 e0       	ldi	r18, 0x00	; 0
    327a:	30 e0       	ldi	r19, 0x00	; 0
    327c:	44 eb       	ldi	r20, 0xB4	; 180
    327e:	53 e4       	ldi	r21, 0x43	; 67
    3280:	69 81       	ldd	r22, Y+1	; 0x01
    3282:	7a 81       	ldd	r23, Y+2	; 0x02
    3284:	8b 81       	ldd	r24, Y+3	; 0x03
    3286:	9c 81       	ldd	r25, Y+4	; 0x04
    3288:	0e 94 1d 22 	call	0x443a	; 0x443a <__gesf2>
    328c:	18 16       	cp	r1, r24
    328e:	7c f4       	brge	.+30     	; 0x32ae <__stack+0x2af>
    3290:	20 e0       	ldi	r18, 0x00	; 0
    3292:	30 e0       	ldi	r19, 0x00	; 0
    3294:	44 eb       	ldi	r20, 0xB4	; 180
    3296:	53 e4       	ldi	r21, 0x43	; 67
    3298:	69 81       	ldd	r22, Y+1	; 0x01
    329a:	7a 81       	ldd	r23, Y+2	; 0x02
    329c:	8b 81       	ldd	r24, Y+3	; 0x03
    329e:	9c 81       	ldd	r25, Y+4	; 0x04
    32a0:	09 d6       	rcall	.+3090   	; 0x3eb4 <__subsf3>
    32a2:	dc 01       	movw	r26, r24
    32a4:	cb 01       	movw	r24, r22
    32a6:	89 83       	std	Y+1, r24	; 0x01
    32a8:	9a 83       	std	Y+2, r25	; 0x02
    32aa:	ab 83       	std	Y+3, r26	; 0x03
    32ac:	bc 83       	std	Y+4, r27	; 0x04
		
		float sector = angle / 90.0;
    32ae:	20 e0       	ldi	r18, 0x00	; 0
    32b0:	30 e0       	ldi	r19, 0x00	; 0
    32b2:	44 eb       	ldi	r20, 0xB4	; 180
    32b4:	52 e4       	ldi	r21, 0x42	; 66
    32b6:	69 81       	ldd	r22, Y+1	; 0x01
    32b8:	7a 81       	ldd	r23, Y+2	; 0x02
    32ba:	8b 81       	ldd	r24, Y+3	; 0x03
    32bc:	9c 81       	ldd	r25, Y+4	; 0x04
    32be:	c5 d6       	rcall	.+3466   	; 0x404a <__divsf3>
    32c0:	dc 01       	movw	r26, r24
    32c2:	cb 01       	movw	r24, r22
    32c4:	89 87       	std	Y+9, r24	; 0x09
    32c6:	9a 87       	std	Y+10, r25	; 0x0a
    32c8:	ab 87       	std	Y+11, r26	; 0x0b
    32ca:	bc 87       	std	Y+12, r27	; 0x0c
		
		uint16_t ang = (uint16_t)angle % 4;
    32cc:	69 81       	ldd	r22, Y+1	; 0x01
    32ce:	7a 81       	ldd	r23, Y+2	; 0x02
    32d0:	8b 81       	ldd	r24, Y+3	; 0x03
    32d2:	9c 81       	ldd	r25, Y+4	; 0x04
    32d4:	61 d7       	rcall	.+3778   	; 0x4198 <__fixunssfsi>
    32d6:	dc 01       	movw	r26, r24
    32d8:	cb 01       	movw	r24, r22
    32da:	83 70       	andi	r24, 0x03	; 3
    32dc:	99 27       	eor	r25, r25
    32de:	8d 87       	std	Y+13, r24	; 0x0d
    32e0:	9e 87       	std	Y+14, r25	; 0x0e
		
		//get correct sector
		if(sector >= 0.0 && sector < 1.0) {
    32e2:	20 e0       	ldi	r18, 0x00	; 0
    32e4:	30 e0       	ldi	r19, 0x00	; 0
    32e6:	a9 01       	movw	r20, r18
    32e8:	69 85       	ldd	r22, Y+9	; 0x09
    32ea:	7a 85       	ldd	r23, Y+10	; 0x0a
    32ec:	8b 85       	ldd	r24, Y+11	; 0x0b
    32ee:	9c 85       	ldd	r25, Y+12	; 0x0c
    32f0:	0e 94 1d 22 	call	0x443a	; 0x443a <__gesf2>
    32f4:	88 23       	and	r24, r24
    32f6:	0c f4       	brge	.+2      	; 0x32fa <__stack+0x2fb>
    32f8:	5b c0       	rjmp	.+182    	; 0x33b0 <__stack+0x3b1>
    32fa:	20 e0       	ldi	r18, 0x00	; 0
    32fc:	30 e0       	ldi	r19, 0x00	; 0
    32fe:	40 e8       	ldi	r20, 0x80	; 128
    3300:	5f e3       	ldi	r21, 0x3F	; 63
    3302:	69 85       	ldd	r22, Y+9	; 0x09
    3304:	7a 85       	ldd	r23, Y+10	; 0x0a
    3306:	8b 85       	ldd	r24, Y+11	; 0x0b
    3308:	9c 85       	ldd	r25, Y+12	; 0x0c
    330a:	9b d6       	rcall	.+3382   	; 0x4042 <__cmpsf2>
    330c:	88 23       	and	r24, r24
    330e:	0c f0       	brlt	.+2      	; 0x3312 <__stack+0x313>
    3310:	4f c0       	rjmp	.+158    	; 0x33b0 <__stack+0x3b1>
			write_MOT1((TIMER_RESOLUTION - TIMER_RESOLUTION_MAX) + (ang*TIMER_RESOLUTION_MAX)/90);
    3312:	4d 85       	ldd	r20, Y+13	; 0x0d
    3314:	5e 85       	ldd	r21, Y+14	; 0x0e
    3316:	2c e2       	ldi	r18, 0x2C	; 44
    3318:	31 e0       	ldi	r19, 0x01	; 1
    331a:	42 9f       	mul	r20, r18
    331c:	c0 01       	movw	r24, r0
    331e:	43 9f       	mul	r20, r19
    3320:	90 0d       	add	r25, r0
    3322:	52 9f       	mul	r21, r18
    3324:	90 0d       	add	r25, r0
    3326:	11 24       	eor	r1, r1
    3328:	9c 01       	movw	r18, r24
    332a:	a3 e8       	ldi	r26, 0x83	; 131
    332c:	bd e2       	ldi	r27, 0x2D	; 45
    332e:	0e 94 07 23 	call	0x460e	; 0x460e <__umulhisi3>
    3332:	92 95       	swap	r25
    3334:	82 95       	swap	r24
    3336:	8f 70       	andi	r24, 0x0F	; 15
    3338:	89 27       	eor	r24, r25
    333a:	9f 70       	andi	r25, 0x0F	; 15
    333c:	89 27       	eor	r24, r25
    333e:	88 53       	subi	r24, 0x38	; 56
    3340:	9f 4f       	sbci	r25, 0xFF	; 255
    3342:	ac 01       	movw	r20, r24
    3344:	62 e0       	ldi	r22, 0x02	; 2
    3346:	80 e4       	ldi	r24, 0x40	; 64
    3348:	98 e0       	ldi	r25, 0x08	; 8
    334a:	0e 94 2e 10 	call	0x205c	; 0x205c <tc45_write_cc_buffer>
			write_MOT2(TIMER_RESOLUTION - (ang*TIMER_RESOLUTION_MAX)/90);
    334e:	4d 85       	ldd	r20, Y+13	; 0x0d
    3350:	5e 85       	ldd	r21, Y+14	; 0x0e
    3352:	2c e2       	ldi	r18, 0x2C	; 44
    3354:	31 e0       	ldi	r19, 0x01	; 1
    3356:	42 9f       	mul	r20, r18
    3358:	c0 01       	movw	r24, r0
    335a:	43 9f       	mul	r20, r19
    335c:	90 0d       	add	r25, r0
    335e:	52 9f       	mul	r21, r18
    3360:	90 0d       	add	r25, r0
    3362:	11 24       	eor	r1, r1
    3364:	9c 01       	movw	r18, r24
    3366:	a3 e8       	ldi	r26, 0x83	; 131
    3368:	bd e2       	ldi	r27, 0x2D	; 45
    336a:	0e 94 07 23 	call	0x460e	; 0x460e <__umulhisi3>
    336e:	92 95       	swap	r25
    3370:	82 95       	swap	r24
    3372:	8f 70       	andi	r24, 0x0F	; 15
    3374:	89 27       	eor	r24, r25
    3376:	9f 70       	andi	r25, 0x0F	; 15
    3378:	89 27       	eor	r24, r25
    337a:	24 ef       	ldi	r18, 0xF4	; 244
    337c:	31 e0       	ldi	r19, 0x01	; 1
    337e:	a9 01       	movw	r20, r18
    3380:	48 1b       	sub	r20, r24
    3382:	59 0b       	sbc	r21, r25
    3384:	ca 01       	movw	r24, r20
    3386:	ac 01       	movw	r20, r24
    3388:	61 e0       	ldi	r22, 0x01	; 1
    338a:	80 e4       	ldi	r24, 0x40	; 64
    338c:	98 e0       	ldi	r25, 0x08	; 8
    338e:	0e 94 2e 10 	call	0x205c	; 0x205c <tc45_write_cc_buffer>
			write_MOT3(TIMER_RESOLUTION);
    3392:	44 ef       	ldi	r20, 0xF4	; 244
    3394:	51 e0       	ldi	r21, 0x01	; 1
    3396:	64 e0       	ldi	r22, 0x04	; 4
    3398:	80 e0       	ldi	r24, 0x00	; 0
    339a:	98 e0       	ldi	r25, 0x08	; 8
    339c:	0e 94 2e 10 	call	0x205c	; 0x205c <tc45_write_cc_buffer>
			write_MOT4(TIMER_RESOLUTION);
    33a0:	44 ef       	ldi	r20, 0xF4	; 244
    33a2:	51 e0       	ldi	r21, 0x01	; 1
    33a4:	63 e0       	ldi	r22, 0x03	; 3
    33a6:	80 e0       	ldi	r24, 0x00	; 0
    33a8:	98 e0       	ldi	r25, 0x08	; 8
    33aa:	0e 94 2e 10 	call	0x205c	; 0x205c <tc45_write_cc_buffer>
    33ae:	35 c1       	rjmp	.+618    	; 0x361a <__stack+0x61b>
		}
		else if(sector >= 1.0 && sector < 2.0) {
    33b0:	20 e0       	ldi	r18, 0x00	; 0
    33b2:	30 e0       	ldi	r19, 0x00	; 0
    33b4:	40 e8       	ldi	r20, 0x80	; 128
    33b6:	5f e3       	ldi	r21, 0x3F	; 63
    33b8:	69 85       	ldd	r22, Y+9	; 0x09
    33ba:	7a 85       	ldd	r23, Y+10	; 0x0a
    33bc:	8b 85       	ldd	r24, Y+11	; 0x0b
    33be:	9c 85       	ldd	r25, Y+12	; 0x0c
    33c0:	0e 94 1d 22 	call	0x443a	; 0x443a <__gesf2>
    33c4:	88 23       	and	r24, r24
    33c6:	0c f4       	brge	.+2      	; 0x33ca <__stack+0x3cb>
    33c8:	5b c0       	rjmp	.+182    	; 0x3480 <__stack+0x481>
    33ca:	20 e0       	ldi	r18, 0x00	; 0
    33cc:	30 e0       	ldi	r19, 0x00	; 0
    33ce:	40 e0       	ldi	r20, 0x00	; 0
    33d0:	50 e4       	ldi	r21, 0x40	; 64
    33d2:	69 85       	ldd	r22, Y+9	; 0x09
    33d4:	7a 85       	ldd	r23, Y+10	; 0x0a
    33d6:	8b 85       	ldd	r24, Y+11	; 0x0b
    33d8:	9c 85       	ldd	r25, Y+12	; 0x0c
    33da:	33 d6       	rcall	.+3174   	; 0x4042 <__cmpsf2>
    33dc:	88 23       	and	r24, r24
    33de:	0c f0       	brlt	.+2      	; 0x33e2 <__stack+0x3e3>
    33e0:	4f c0       	rjmp	.+158    	; 0x3480 <__stack+0x481>
			write_MOT1(TIMER_RESOLUTION);
    33e2:	44 ef       	ldi	r20, 0xF4	; 244
    33e4:	51 e0       	ldi	r21, 0x01	; 1
    33e6:	62 e0       	ldi	r22, 0x02	; 2
    33e8:	80 e4       	ldi	r24, 0x40	; 64
    33ea:	98 e0       	ldi	r25, 0x08	; 8
    33ec:	0e 94 2e 10 	call	0x205c	; 0x205c <tc45_write_cc_buffer>
			write_MOT2((TIMER_RESOLUTION - TIMER_RESOLUTION_MAX) + (ang*TIMER_RESOLUTION_MAX)/90);
    33f0:	4d 85       	ldd	r20, Y+13	; 0x0d
    33f2:	5e 85       	ldd	r21, Y+14	; 0x0e
    33f4:	2c e2       	ldi	r18, 0x2C	; 44
    33f6:	31 e0       	ldi	r19, 0x01	; 1
    33f8:	42 9f       	mul	r20, r18
    33fa:	c0 01       	movw	r24, r0
    33fc:	43 9f       	mul	r20, r19
    33fe:	90 0d       	add	r25, r0
    3400:	52 9f       	mul	r21, r18
    3402:	90 0d       	add	r25, r0
    3404:	11 24       	eor	r1, r1
    3406:	9c 01       	movw	r18, r24
    3408:	a3 e8       	ldi	r26, 0x83	; 131
    340a:	bd e2       	ldi	r27, 0x2D	; 45
    340c:	0e 94 07 23 	call	0x460e	; 0x460e <__umulhisi3>
    3410:	92 95       	swap	r25
    3412:	82 95       	swap	r24
    3414:	8f 70       	andi	r24, 0x0F	; 15
    3416:	89 27       	eor	r24, r25
    3418:	9f 70       	andi	r25, 0x0F	; 15
    341a:	89 27       	eor	r24, r25
    341c:	88 53       	subi	r24, 0x38	; 56
    341e:	9f 4f       	sbci	r25, 0xFF	; 255
    3420:	ac 01       	movw	r20, r24
    3422:	61 e0       	ldi	r22, 0x01	; 1
    3424:	80 e4       	ldi	r24, 0x40	; 64
    3426:	98 e0       	ldi	r25, 0x08	; 8
    3428:	0e 94 2e 10 	call	0x205c	; 0x205c <tc45_write_cc_buffer>
			write_MOT3(TIMER_RESOLUTION - (ang*TIMER_RESOLUTION_MAX)/90);
    342c:	4d 85       	ldd	r20, Y+13	; 0x0d
    342e:	5e 85       	ldd	r21, Y+14	; 0x0e
    3430:	2c e2       	ldi	r18, 0x2C	; 44
    3432:	31 e0       	ldi	r19, 0x01	; 1
    3434:	42 9f       	mul	r20, r18
    3436:	c0 01       	movw	r24, r0
    3438:	43 9f       	mul	r20, r19
    343a:	90 0d       	add	r25, r0
    343c:	52 9f       	mul	r21, r18
    343e:	90 0d       	add	r25, r0
    3440:	11 24       	eor	r1, r1
    3442:	9c 01       	movw	r18, r24
    3444:	a3 e8       	ldi	r26, 0x83	; 131
    3446:	bd e2       	ldi	r27, 0x2D	; 45
    3448:	0e 94 07 23 	call	0x460e	; 0x460e <__umulhisi3>
    344c:	92 95       	swap	r25
    344e:	82 95       	swap	r24
    3450:	8f 70       	andi	r24, 0x0F	; 15
    3452:	89 27       	eor	r24, r25
    3454:	9f 70       	andi	r25, 0x0F	; 15
    3456:	89 27       	eor	r24, r25
    3458:	24 ef       	ldi	r18, 0xF4	; 244
    345a:	31 e0       	ldi	r19, 0x01	; 1
    345c:	a9 01       	movw	r20, r18
    345e:	48 1b       	sub	r20, r24
    3460:	59 0b       	sbc	r21, r25
    3462:	ca 01       	movw	r24, r20
    3464:	ac 01       	movw	r20, r24
    3466:	64 e0       	ldi	r22, 0x04	; 4
    3468:	80 e0       	ldi	r24, 0x00	; 0
    346a:	98 e0       	ldi	r25, 0x08	; 8
    346c:	0e 94 2e 10 	call	0x205c	; 0x205c <tc45_write_cc_buffer>
			write_MOT4(TIMER_RESOLUTION);
    3470:	44 ef       	ldi	r20, 0xF4	; 244
    3472:	51 e0       	ldi	r21, 0x01	; 1
    3474:	63 e0       	ldi	r22, 0x03	; 3
    3476:	80 e0       	ldi	r24, 0x00	; 0
    3478:	98 e0       	ldi	r25, 0x08	; 8
    347a:	0e 94 2e 10 	call	0x205c	; 0x205c <tc45_write_cc_buffer>
    347e:	cd c0       	rjmp	.+410    	; 0x361a <__stack+0x61b>
		}
		else if(sector >= 2.0 && sector < 3.0) {
    3480:	20 e0       	ldi	r18, 0x00	; 0
    3482:	30 e0       	ldi	r19, 0x00	; 0
    3484:	40 e0       	ldi	r20, 0x00	; 0
    3486:	50 e4       	ldi	r21, 0x40	; 64
    3488:	69 85       	ldd	r22, Y+9	; 0x09
    348a:	7a 85       	ldd	r23, Y+10	; 0x0a
    348c:	8b 85       	ldd	r24, Y+11	; 0x0b
    348e:	9c 85       	ldd	r25, Y+12	; 0x0c
    3490:	d4 d7       	rcall	.+4008   	; 0x443a <__gesf2>
    3492:	88 23       	and	r24, r24
    3494:	0c f4       	brge	.+2      	; 0x3498 <__stack+0x499>
    3496:	5b c0       	rjmp	.+182    	; 0x354e <__stack+0x54f>
    3498:	20 e0       	ldi	r18, 0x00	; 0
    349a:	30 e0       	ldi	r19, 0x00	; 0
    349c:	40 e4       	ldi	r20, 0x40	; 64
    349e:	50 e4       	ldi	r21, 0x40	; 64
    34a0:	69 85       	ldd	r22, Y+9	; 0x09
    34a2:	7a 85       	ldd	r23, Y+10	; 0x0a
    34a4:	8b 85       	ldd	r24, Y+11	; 0x0b
    34a6:	9c 85       	ldd	r25, Y+12	; 0x0c
    34a8:	cc d5       	rcall	.+2968   	; 0x4042 <__cmpsf2>
    34aa:	88 23       	and	r24, r24
    34ac:	0c f0       	brlt	.+2      	; 0x34b0 <__stack+0x4b1>
    34ae:	4f c0       	rjmp	.+158    	; 0x354e <__stack+0x54f>
			write_MOT1(TIMER_RESOLUTION);
    34b0:	44 ef       	ldi	r20, 0xF4	; 244
    34b2:	51 e0       	ldi	r21, 0x01	; 1
    34b4:	62 e0       	ldi	r22, 0x02	; 2
    34b6:	80 e4       	ldi	r24, 0x40	; 64
    34b8:	98 e0       	ldi	r25, 0x08	; 8
    34ba:	0e 94 2e 10 	call	0x205c	; 0x205c <tc45_write_cc_buffer>
			write_MOT2(TIMER_RESOLUTION);
    34be:	44 ef       	ldi	r20, 0xF4	; 244
    34c0:	51 e0       	ldi	r21, 0x01	; 1
    34c2:	61 e0       	ldi	r22, 0x01	; 1
    34c4:	80 e4       	ldi	r24, 0x40	; 64
    34c6:	98 e0       	ldi	r25, 0x08	; 8
    34c8:	0e 94 2e 10 	call	0x205c	; 0x205c <tc45_write_cc_buffer>
			write_MOT3((TIMER_RESOLUTION - TIMER_RESOLUTION_MAX) + (ang*TIMER_RESOLUTION_MAX)/90);
    34cc:	4d 85       	ldd	r20, Y+13	; 0x0d
    34ce:	5e 85       	ldd	r21, Y+14	; 0x0e
    34d0:	2c e2       	ldi	r18, 0x2C	; 44
    34d2:	31 e0       	ldi	r19, 0x01	; 1
    34d4:	42 9f       	mul	r20, r18
    34d6:	c0 01       	movw	r24, r0
    34d8:	43 9f       	mul	r20, r19
    34da:	90 0d       	add	r25, r0
    34dc:	52 9f       	mul	r21, r18
    34de:	90 0d       	add	r25, r0
    34e0:	11 24       	eor	r1, r1
    34e2:	9c 01       	movw	r18, r24
    34e4:	a3 e8       	ldi	r26, 0x83	; 131
    34e6:	bd e2       	ldi	r27, 0x2D	; 45
    34e8:	0e 94 07 23 	call	0x460e	; 0x460e <__umulhisi3>
    34ec:	92 95       	swap	r25
    34ee:	82 95       	swap	r24
    34f0:	8f 70       	andi	r24, 0x0F	; 15
    34f2:	89 27       	eor	r24, r25
    34f4:	9f 70       	andi	r25, 0x0F	; 15
    34f6:	89 27       	eor	r24, r25
    34f8:	88 53       	subi	r24, 0x38	; 56
    34fa:	9f 4f       	sbci	r25, 0xFF	; 255
    34fc:	ac 01       	movw	r20, r24
    34fe:	64 e0       	ldi	r22, 0x04	; 4
    3500:	80 e0       	ldi	r24, 0x00	; 0
    3502:	98 e0       	ldi	r25, 0x08	; 8
    3504:	0e 94 2e 10 	call	0x205c	; 0x205c <tc45_write_cc_buffer>
			write_MOT4(TIMER_RESOLUTION - (ang*TIMER_RESOLUTION_MAX)/90);
    3508:	4d 85       	ldd	r20, Y+13	; 0x0d
    350a:	5e 85       	ldd	r21, Y+14	; 0x0e
    350c:	2c e2       	ldi	r18, 0x2C	; 44
    350e:	31 e0       	ldi	r19, 0x01	; 1
    3510:	42 9f       	mul	r20, r18
    3512:	c0 01       	movw	r24, r0
    3514:	43 9f       	mul	r20, r19
    3516:	90 0d       	add	r25, r0
    3518:	52 9f       	mul	r21, r18
    351a:	90 0d       	add	r25, r0
    351c:	11 24       	eor	r1, r1
    351e:	9c 01       	movw	r18, r24
    3520:	a3 e8       	ldi	r26, 0x83	; 131
    3522:	bd e2       	ldi	r27, 0x2D	; 45
    3524:	0e 94 07 23 	call	0x460e	; 0x460e <__umulhisi3>
    3528:	92 95       	swap	r25
    352a:	82 95       	swap	r24
    352c:	8f 70       	andi	r24, 0x0F	; 15
    352e:	89 27       	eor	r24, r25
    3530:	9f 70       	andi	r25, 0x0F	; 15
    3532:	89 27       	eor	r24, r25
    3534:	24 ef       	ldi	r18, 0xF4	; 244
    3536:	31 e0       	ldi	r19, 0x01	; 1
    3538:	a9 01       	movw	r20, r18
    353a:	48 1b       	sub	r20, r24
    353c:	59 0b       	sbc	r21, r25
    353e:	ca 01       	movw	r24, r20
    3540:	ac 01       	movw	r20, r24
    3542:	63 e0       	ldi	r22, 0x03	; 3
    3544:	80 e0       	ldi	r24, 0x00	; 0
    3546:	98 e0       	ldi	r25, 0x08	; 8
    3548:	0e 94 2e 10 	call	0x205c	; 0x205c <tc45_write_cc_buffer>
    354c:	66 c0       	rjmp	.+204    	; 0x361a <__stack+0x61b>
		}
		else if(sector >= 3.0 && sector < 4.0) {
    354e:	20 e0       	ldi	r18, 0x00	; 0
    3550:	30 e0       	ldi	r19, 0x00	; 0
    3552:	40 e4       	ldi	r20, 0x40	; 64
    3554:	50 e4       	ldi	r21, 0x40	; 64
    3556:	69 85       	ldd	r22, Y+9	; 0x09
    3558:	7a 85       	ldd	r23, Y+10	; 0x0a
    355a:	8b 85       	ldd	r24, Y+11	; 0x0b
    355c:	9c 85       	ldd	r25, Y+12	; 0x0c
    355e:	6d d7       	rcall	.+3802   	; 0x443a <__gesf2>
    3560:	88 23       	and	r24, r24
    3562:	0c f4       	brge	.+2      	; 0x3566 <__stack+0x567>
    3564:	5a c0       	rjmp	.+180    	; 0x361a <__stack+0x61b>
    3566:	20 e0       	ldi	r18, 0x00	; 0
    3568:	30 e0       	ldi	r19, 0x00	; 0
    356a:	40 e8       	ldi	r20, 0x80	; 128
    356c:	50 e4       	ldi	r21, 0x40	; 64
    356e:	69 85       	ldd	r22, Y+9	; 0x09
    3570:	7a 85       	ldd	r23, Y+10	; 0x0a
    3572:	8b 85       	ldd	r24, Y+11	; 0x0b
    3574:	9c 85       	ldd	r25, Y+12	; 0x0c
    3576:	65 d5       	rcall	.+2762   	; 0x4042 <__cmpsf2>
    3578:	88 23       	and	r24, r24
    357a:	0c f0       	brlt	.+2      	; 0x357e <__stack+0x57f>
    357c:	4e c0       	rjmp	.+156    	; 0x361a <__stack+0x61b>
			write_MOT1(TIMER_RESOLUTION - (ang*TIMER_RESOLUTION_MAX)/90);
    357e:	4d 85       	ldd	r20, Y+13	; 0x0d
    3580:	5e 85       	ldd	r21, Y+14	; 0x0e
    3582:	2c e2       	ldi	r18, 0x2C	; 44
    3584:	31 e0       	ldi	r19, 0x01	; 1
    3586:	42 9f       	mul	r20, r18
    3588:	c0 01       	movw	r24, r0
    358a:	43 9f       	mul	r20, r19
    358c:	90 0d       	add	r25, r0
    358e:	52 9f       	mul	r21, r18
    3590:	90 0d       	add	r25, r0
    3592:	11 24       	eor	r1, r1
    3594:	9c 01       	movw	r18, r24
    3596:	a3 e8       	ldi	r26, 0x83	; 131
    3598:	bd e2       	ldi	r27, 0x2D	; 45
    359a:	0e 94 07 23 	call	0x460e	; 0x460e <__umulhisi3>
    359e:	92 95       	swap	r25
    35a0:	82 95       	swap	r24
    35a2:	8f 70       	andi	r24, 0x0F	; 15
    35a4:	89 27       	eor	r24, r25
    35a6:	9f 70       	andi	r25, 0x0F	; 15
    35a8:	89 27       	eor	r24, r25
    35aa:	24 ef       	ldi	r18, 0xF4	; 244
    35ac:	31 e0       	ldi	r19, 0x01	; 1
    35ae:	a9 01       	movw	r20, r18
    35b0:	48 1b       	sub	r20, r24
    35b2:	59 0b       	sbc	r21, r25
    35b4:	ca 01       	movw	r24, r20
    35b6:	ac 01       	movw	r20, r24
    35b8:	62 e0       	ldi	r22, 0x02	; 2
    35ba:	80 e4       	ldi	r24, 0x40	; 64
    35bc:	98 e0       	ldi	r25, 0x08	; 8
    35be:	0e 94 2e 10 	call	0x205c	; 0x205c <tc45_write_cc_buffer>
			write_MOT2(TIMER_RESOLUTION);
    35c2:	44 ef       	ldi	r20, 0xF4	; 244
    35c4:	51 e0       	ldi	r21, 0x01	; 1
    35c6:	61 e0       	ldi	r22, 0x01	; 1
    35c8:	80 e4       	ldi	r24, 0x40	; 64
    35ca:	98 e0       	ldi	r25, 0x08	; 8
    35cc:	0e 94 2e 10 	call	0x205c	; 0x205c <tc45_write_cc_buffer>
			write_MOT3(TIMER_RESOLUTION);
    35d0:	44 ef       	ldi	r20, 0xF4	; 244
    35d2:	51 e0       	ldi	r21, 0x01	; 1
    35d4:	64 e0       	ldi	r22, 0x04	; 4
    35d6:	80 e0       	ldi	r24, 0x00	; 0
    35d8:	98 e0       	ldi	r25, 0x08	; 8
    35da:	0e 94 2e 10 	call	0x205c	; 0x205c <tc45_write_cc_buffer>
			write_MOT4((TIMER_RESOLUTION - TIMER_RESOLUTION_MAX) + (ang*TIMER_RESOLUTION_MAX)/90);
    35de:	4d 85       	ldd	r20, Y+13	; 0x0d
    35e0:	5e 85       	ldd	r21, Y+14	; 0x0e
    35e2:	2c e2       	ldi	r18, 0x2C	; 44
    35e4:	31 e0       	ldi	r19, 0x01	; 1
    35e6:	42 9f       	mul	r20, r18
    35e8:	c0 01       	movw	r24, r0
    35ea:	43 9f       	mul	r20, r19
    35ec:	90 0d       	add	r25, r0
    35ee:	52 9f       	mul	r21, r18
    35f0:	90 0d       	add	r25, r0
    35f2:	11 24       	eor	r1, r1
    35f4:	9c 01       	movw	r18, r24
    35f6:	a3 e8       	ldi	r26, 0x83	; 131
    35f8:	bd e2       	ldi	r27, 0x2D	; 45
    35fa:	0e 94 07 23 	call	0x460e	; 0x460e <__umulhisi3>
    35fe:	92 95       	swap	r25
    3600:	82 95       	swap	r24
    3602:	8f 70       	andi	r24, 0x0F	; 15
    3604:	89 27       	eor	r24, r25
    3606:	9f 70       	andi	r25, 0x0F	; 15
    3608:	89 27       	eor	r24, r25
    360a:	88 53       	subi	r24, 0x38	; 56
    360c:	9f 4f       	sbci	r25, 0xFF	; 255
    360e:	ac 01       	movw	r20, r24
    3610:	63 e0       	ldi	r22, 0x03	; 3
    3612:	80 e0       	ldi	r24, 0x00	; 0
    3614:	98 e0       	ldi	r25, 0x08	; 8
    3616:	0e 94 2e 10 	call	0x205c	; 0x205c <tc45_write_cc_buffer>
		}
		
		gpio_set_pin_low(LED_GREEN_O);
    361a:	60 e0       	ldi	r22, 0x00	; 0
    361c:	8b e1       	ldi	r24, 0x1B	; 27
    361e:	0e 94 95 0e 	call	0x1d2a	; 0x1d2a <ioport_set_value>
		
		delay_ms(300);
    3622:	0e 94 7f 0e 	call	0x1cfe	; 0x1cfe <sysclk_get_cpu_hz>
    3626:	dc 01       	movw	r26, r24
    3628:	cb 01       	movw	r24, r22
    362a:	9c 01       	movw	r18, r24
    362c:	ad 01       	movw	r20, r26
    362e:	60 e0       	ldi	r22, 0x00	; 0
    3630:	70 e0       	ldi	r23, 0x00	; 0
    3632:	cb 01       	movw	r24, r22
    3634:	82 2e       	mov	r8, r18
    3636:	93 2e       	mov	r9, r19
    3638:	a4 2e       	mov	r10, r20
    363a:	b5 2e       	mov	r11, r21
    363c:	c6 2e       	mov	r12, r22
    363e:	d7 2e       	mov	r13, r23
    3640:	e8 2e       	mov	r14, r24
    3642:	f9 2e       	mov	r15, r25
    3644:	28 2d       	mov	r18, r8
    3646:	39 2d       	mov	r19, r9
    3648:	4a 2d       	mov	r20, r10
    364a:	5b 2d       	mov	r21, r11
    364c:	6c 2d       	mov	r22, r12
    364e:	7d 2d       	mov	r23, r13
    3650:	8e 2d       	mov	r24, r14
    3652:	9f 2d       	mov	r25, r15
    3654:	02 e0       	ldi	r16, 0x02	; 2
    3656:	ea d7       	rcall	.+4052   	; 0x462c <__ashldi3>
    3658:	2f 8f       	std	Y+31, r18	; 0x1f
    365a:	38 a3       	std	Y+32, r19	; 0x20
    365c:	49 a3       	std	Y+33, r20	; 0x21
    365e:	5a a3       	std	Y+34, r21	; 0x22
    3660:	6b a3       	std	Y+35, r22	; 0x23
    3662:	7c a3       	std	Y+36, r23	; 0x24
    3664:	8d a3       	std	Y+37, r24	; 0x25
    3666:	9e a3       	std	Y+38, r25	; 0x26
    3668:	8f 8c       	ldd	r8, Y+31	; 0x1f
    366a:	98 a0       	ldd	r9, Y+32	; 0x20
    366c:	a9 a0       	ldd	r10, Y+33	; 0x21
    366e:	ba a0       	ldd	r11, Y+34	; 0x22
    3670:	cb a0       	ldd	r12, Y+35	; 0x23
    3672:	dc a0       	ldd	r13, Y+36	; 0x24
    3674:	ed a0       	ldd	r14, Y+37	; 0x25
    3676:	fe a0       	ldd	r15, Y+38	; 0x26
    3678:	28 2d       	mov	r18, r8
    367a:	39 2d       	mov	r19, r9
    367c:	4a 2d       	mov	r20, r10
    367e:	5b 2d       	mov	r21, r11
    3680:	6c 2d       	mov	r22, r12
    3682:	7d 2d       	mov	r23, r13
    3684:	8e 2d       	mov	r24, r14
    3686:	9f 2d       	mov	r25, r15
    3688:	02 e0       	ldi	r16, 0x02	; 2
    368a:	d0 d7       	rcall	.+4000   	; 0x462c <__ashldi3>
    368c:	2f a3       	std	Y+39, r18	; 0x27
    368e:	38 a7       	std	Y+40, r19	; 0x28
    3690:	49 a7       	std	Y+41, r20	; 0x29
    3692:	5a a7       	std	Y+42, r21	; 0x2a
    3694:	6b a7       	std	Y+43, r22	; 0x2b
    3696:	7c a7       	std	Y+44, r23	; 0x2c
    3698:	8d a7       	std	Y+45, r24	; 0x2d
    369a:	9e a7       	std	Y+46, r25	; 0x2e
    369c:	28 2d       	mov	r18, r8
    369e:	39 2d       	mov	r19, r9
    36a0:	4a 2d       	mov	r20, r10
    36a2:	5b 2d       	mov	r21, r11
    36a4:	6c 2d       	mov	r22, r12
    36a6:	7d 2d       	mov	r23, r13
    36a8:	8e 2d       	mov	r24, r14
    36aa:	9f 2d       	mov	r25, r15
    36ac:	af a0       	ldd	r10, Y+39	; 0x27
    36ae:	b8 a4       	ldd	r11, Y+40	; 0x28
    36b0:	c9 a4       	ldd	r12, Y+41	; 0x29
    36b2:	da a4       	ldd	r13, Y+42	; 0x2a
    36b4:	eb a4       	ldd	r14, Y+43	; 0x2b
    36b6:	fc a4       	ldd	r15, Y+44	; 0x2c
    36b8:	0d a5       	ldd	r16, Y+45	; 0x2d
    36ba:	1e a5       	ldd	r17, Y+46	; 0x2e
    36bc:	d0 d7       	rcall	.+4000   	; 0x465e <__adddi3>
    36be:	22 2e       	mov	r2, r18
    36c0:	33 2e       	mov	r3, r19
    36c2:	44 2e       	mov	r4, r20
    36c4:	55 2e       	mov	r5, r21
    36c6:	66 2e       	mov	r6, r22
    36c8:	77 2e       	mov	r7, r23
    36ca:	88 2e       	mov	r8, r24
    36cc:	99 2e       	mov	r9, r25
    36ce:	22 2d       	mov	r18, r2
    36d0:	33 2d       	mov	r19, r3
    36d2:	44 2d       	mov	r20, r4
    36d4:	55 2d       	mov	r21, r5
    36d6:	66 2d       	mov	r22, r6
    36d8:	77 2d       	mov	r23, r7
    36da:	88 2d       	mov	r24, r8
    36dc:	99 2d       	mov	r25, r9
    36de:	04 e0       	ldi	r16, 0x04	; 4
    36e0:	a5 d7       	rcall	.+3914   	; 0x462c <__ashldi3>
    36e2:	a2 2e       	mov	r10, r18
    36e4:	b3 2e       	mov	r11, r19
    36e6:	c4 2e       	mov	r12, r20
    36e8:	d5 2e       	mov	r13, r21
    36ea:	e6 2e       	mov	r14, r22
    36ec:	f7 2e       	mov	r15, r23
    36ee:	08 2f       	mov	r16, r24
    36f0:	19 2f       	mov	r17, r25
    36f2:	2a 2d       	mov	r18, r10
    36f4:	3b 2d       	mov	r19, r11
    36f6:	4c 2d       	mov	r20, r12
    36f8:	5d 2d       	mov	r21, r13
    36fa:	6e 2d       	mov	r22, r14
    36fc:	7f 2d       	mov	r23, r15
    36fe:	80 2f       	mov	r24, r16
    3700:	91 2f       	mov	r25, r17
    3702:	a2 2c       	mov	r10, r2
    3704:	b3 2c       	mov	r11, r3
    3706:	c4 2c       	mov	r12, r4
    3708:	d5 2c       	mov	r13, r5
    370a:	e6 2c       	mov	r14, r6
    370c:	f7 2c       	mov	r15, r7
    370e:	08 2d       	mov	r16, r8
    3710:	19 2d       	mov	r17, r9
    3712:	ae d7       	rcall	.+3932   	; 0x4670 <__subdi3>
    3714:	a2 2e       	mov	r10, r18
    3716:	b3 2e       	mov	r11, r19
    3718:	c4 2e       	mov	r12, r20
    371a:	d5 2e       	mov	r13, r21
    371c:	e6 2e       	mov	r14, r22
    371e:	f7 2e       	mov	r15, r23
    3720:	08 2f       	mov	r16, r24
    3722:	19 2f       	mov	r17, r25
    3724:	2a 2d       	mov	r18, r10
    3726:	3b 2d       	mov	r19, r11
    3728:	4c 2d       	mov	r20, r12
    372a:	5d 2d       	mov	r21, r13
    372c:	6e 2d       	mov	r22, r14
    372e:	7f 2d       	mov	r23, r15
    3730:	80 2f       	mov	r24, r16
    3732:	91 2f       	mov	r25, r17
    3734:	29 51       	subi	r18, 0x19	; 25
    3736:	3c 4f       	sbci	r19, 0xFC	; 252
    3738:	4f 4f       	sbci	r20, 0xFF	; 255
    373a:	5f 4f       	sbci	r21, 0xFF	; 255
    373c:	6f 4f       	sbci	r22, 0xFF	; 255
    373e:	7f 4f       	sbci	r23, 0xFF	; 255
    3740:	8f 4f       	sbci	r24, 0xFF	; 255
    3742:	9f 4f       	sbci	r25, 0xFF	; 255
    3744:	a2 2e       	mov	r10, r18
    3746:	b3 2e       	mov	r11, r19
    3748:	c4 2e       	mov	r12, r20
    374a:	d5 2e       	mov	r13, r21
    374c:	e6 2e       	mov	r14, r22
    374e:	f7 2e       	mov	r15, r23
    3750:	08 2f       	mov	r16, r24
    3752:	19 2f       	mov	r17, r25
    3754:	2a 2d       	mov	r18, r10
    3756:	3b 2d       	mov	r19, r11
    3758:	4c 2d       	mov	r20, r12
    375a:	5d 2d       	mov	r21, r13
    375c:	6e 2d       	mov	r22, r14
    375e:	7f 2d       	mov	r23, r15
    3760:	80 2f       	mov	r24, r16
    3762:	91 2f       	mov	r25, r17
    3764:	82 d5       	rcall	.+2820   	; 0x426a <__floatundisf>
    3766:	dc 01       	movw	r26, r24
    3768:	cb 01       	movw	r24, r22
    376a:	20 e0       	ldi	r18, 0x00	; 0
    376c:	30 e8       	ldi	r19, 0x80	; 128
    376e:	4b eb       	ldi	r20, 0xBB	; 187
    3770:	55 e4       	ldi	r21, 0x45	; 69
    3772:	bc 01       	movw	r22, r24
    3774:	cd 01       	movw	r24, r26
    3776:	69 d4       	rcall	.+2258   	; 0x404a <__divsf3>
    3778:	dc 01       	movw	r26, r24
    377a:	cb 01       	movw	r24, r22
    377c:	bc 01       	movw	r22, r24
    377e:	cd 01       	movw	r24, r26
    3780:	d1 d4       	rcall	.+2466   	; 0x4124 <__fixunssfdi>
    3782:	a2 2e       	mov	r10, r18
    3784:	b3 2e       	mov	r11, r19
    3786:	c4 2e       	mov	r12, r20
    3788:	d5 2e       	mov	r13, r21
    378a:	e6 2e       	mov	r14, r22
    378c:	f7 2e       	mov	r15, r23
    378e:	08 2f       	mov	r16, r24
    3790:	19 2f       	mov	r17, r25
    3792:	d6 01       	movw	r26, r12
    3794:	c5 01       	movw	r24, r10
    3796:	bc 01       	movw	r22, r24
    3798:	cd 01       	movw	r24, r26
    379a:	0e 94 8b 0e 	call	0x1d16	; 0x1d16 <__portable_avr_delay_cycles>
		
		//all motors off
		write_MOT1(TIMER_RESOLUTION);
    379e:	44 ef       	ldi	r20, 0xF4	; 244
    37a0:	51 e0       	ldi	r21, 0x01	; 1
    37a2:	62 e0       	ldi	r22, 0x02	; 2
    37a4:	80 e4       	ldi	r24, 0x40	; 64
    37a6:	98 e0       	ldi	r25, 0x08	; 8
    37a8:	0e 94 2e 10 	call	0x205c	; 0x205c <tc45_write_cc_buffer>
		write_MOT2(TIMER_RESOLUTION);
    37ac:	44 ef       	ldi	r20, 0xF4	; 244
    37ae:	51 e0       	ldi	r21, 0x01	; 1
    37b0:	61 e0       	ldi	r22, 0x01	; 1
    37b2:	80 e4       	ldi	r24, 0x40	; 64
    37b4:	98 e0       	ldi	r25, 0x08	; 8
    37b6:	0e 94 2e 10 	call	0x205c	; 0x205c <tc45_write_cc_buffer>
		write_MOT3(TIMER_RESOLUTION);
    37ba:	44 ef       	ldi	r20, 0xF4	; 244
    37bc:	51 e0       	ldi	r21, 0x01	; 1
    37be:	64 e0       	ldi	r22, 0x04	; 4
    37c0:	80 e0       	ldi	r24, 0x00	; 0
    37c2:	98 e0       	ldi	r25, 0x08	; 8
    37c4:	0e 94 2e 10 	call	0x205c	; 0x205c <tc45_write_cc_buffer>
		write_MOT4(TIMER_RESOLUTION);
    37c8:	44 ef       	ldi	r20, 0xF4	; 244
    37ca:	51 e0       	ldi	r21, 0x01	; 1
    37cc:	63 e0       	ldi	r22, 0x03	; 3
    37ce:	80 e0       	ldi	r24, 0x00	; 0
    37d0:	98 e0       	ldi	r25, 0x08	; 8
    37d2:	0e 94 2e 10 	call	0x205c	; 0x205c <tc45_write_cc_buffer>
	
	}
    37d6:	a9 cb       	rjmp	.-2222   	; 0x2f2a <motor_program+0x3e>

000037d8 <calibrate_program>:
}

//rotate the pcb in all directions, read the values with help of your PDI Debugger!
//Enter the calibration values in lsm303.c!
void calibrate_program(void)
{
    37d8:	8f 92       	push	r8
    37da:	9f 92       	push	r9
    37dc:	af 92       	push	r10
    37de:	bf 92       	push	r11
    37e0:	cf 92       	push	r12
    37e2:	df 92       	push	r13
    37e4:	ef 92       	push	r14
    37e6:	ff 92       	push	r15
    37e8:	0f 93       	push	r16
    37ea:	1f 93       	push	r17
    37ec:	cf 93       	push	r28
    37ee:	df 93       	push	r29
    37f0:	cd b7       	in	r28, 0x3d	; 61
    37f2:	de b7       	in	r29, 0x3e	; 62
    37f4:	e8 97       	sbiw	r28, 0x38	; 56
    37f6:	cd bf       	out	0x3d, r28	; 61
    37f8:	de bf       	out	0x3e, r29	; 62
	
	vector min_v = {32767.0, 32767.0, 32767.0};
    37fa:	2c e0       	ldi	r18, 0x0C	; 12
    37fc:	e8 e1       	ldi	r30, 0x18	; 24
    37fe:	f0 e2       	ldi	r31, 0x20	; 32
    3800:	ce 01       	movw	r24, r28
    3802:	01 96       	adiw	r24, 0x01	; 1
    3804:	dc 01       	movw	r26, r24
    3806:	01 90       	ld	r0, Z+
    3808:	0d 92       	st	X+, r0
    380a:	2a 95       	dec	r18
    380c:	e1 f7       	brne	.-8      	; 0x3806 <calibrate_program+0x2e>
	vector max_v = {-32768.0, -32768.0, -32768.0};
    380e:	8c e0       	ldi	r24, 0x0C	; 12
    3810:	e4 e2       	ldi	r30, 0x24	; 36
    3812:	f0 e2       	ldi	r31, 0x20	; 32
    3814:	de 01       	movw	r26, r28
    3816:	1d 96       	adiw	r26, 0x0d	; 13
    3818:	01 90       	ld	r0, Z+
    381a:	0d 92       	st	X+, r0
    381c:	8a 95       	dec	r24
    381e:	e1 f7       	brne	.-8      	; 0x3818 <calibrate_program+0x40>
	
	while(1) {
		delay_ms(10);
    3820:	0e 94 7f 0e 	call	0x1cfe	; 0x1cfe <sysclk_get_cpu_hz>
    3824:	dc 01       	movw	r26, r24
    3826:	cb 01       	movw	r24, r22
    3828:	9c 01       	movw	r18, r24
    382a:	ad 01       	movw	r20, r26
    382c:	60 e0       	ldi	r22, 0x00	; 0
    382e:	70 e0       	ldi	r23, 0x00	; 0
    3830:	cb 01       	movw	r24, r22
    3832:	82 2e       	mov	r8, r18
    3834:	93 2e       	mov	r9, r19
    3836:	a4 2e       	mov	r10, r20
    3838:	b5 2e       	mov	r11, r21
    383a:	c6 2e       	mov	r12, r22
    383c:	d7 2e       	mov	r13, r23
    383e:	e8 2e       	mov	r14, r24
    3840:	f9 2e       	mov	r15, r25
    3842:	28 2d       	mov	r18, r8
    3844:	39 2d       	mov	r19, r9
    3846:	4a 2d       	mov	r20, r10
    3848:	5b 2d       	mov	r21, r11
    384a:	6c 2d       	mov	r22, r12
    384c:	7d 2d       	mov	r23, r13
    384e:	8e 2d       	mov	r24, r14
    3850:	9f 2d       	mov	r25, r15
    3852:	01 e0       	ldi	r16, 0x01	; 1
    3854:	eb d6       	rcall	.+3542   	; 0x462c <__ashldi3>
    3856:	29 8f       	std	Y+25, r18	; 0x19
    3858:	3a 8f       	std	Y+26, r19	; 0x1a
    385a:	4b 8f       	std	Y+27, r20	; 0x1b
    385c:	5c 8f       	std	Y+28, r21	; 0x1c
    385e:	6d 8f       	std	Y+29, r22	; 0x1d
    3860:	7e 8f       	std	Y+30, r23	; 0x1e
    3862:	8f 8f       	std	Y+31, r24	; 0x1f
    3864:	98 a3       	std	Y+32, r25	; 0x20
    3866:	89 8c       	ldd	r8, Y+25	; 0x19
    3868:	9a 8c       	ldd	r9, Y+26	; 0x1a
    386a:	ab 8c       	ldd	r10, Y+27	; 0x1b
    386c:	bc 8c       	ldd	r11, Y+28	; 0x1c
    386e:	cd 8c       	ldd	r12, Y+29	; 0x1d
    3870:	de 8c       	ldd	r13, Y+30	; 0x1e
    3872:	ef 8c       	ldd	r14, Y+31	; 0x1f
    3874:	f8 a0       	ldd	r15, Y+32	; 0x20
    3876:	28 2d       	mov	r18, r8
    3878:	39 2d       	mov	r19, r9
    387a:	4a 2d       	mov	r20, r10
    387c:	5b 2d       	mov	r21, r11
    387e:	6c 2d       	mov	r22, r12
    3880:	7d 2d       	mov	r23, r13
    3882:	8e 2d       	mov	r24, r14
    3884:	9f 2d       	mov	r25, r15
    3886:	02 e0       	ldi	r16, 0x02	; 2
    3888:	d1 d6       	rcall	.+3490   	; 0x462c <__ashldi3>
    388a:	29 a3       	std	Y+33, r18	; 0x21
    388c:	3a a3       	std	Y+34, r19	; 0x22
    388e:	4b a3       	std	Y+35, r20	; 0x23
    3890:	5c a3       	std	Y+36, r21	; 0x24
    3892:	6d a3       	std	Y+37, r22	; 0x25
    3894:	7e a3       	std	Y+38, r23	; 0x26
    3896:	8f a3       	std	Y+39, r24	; 0x27
    3898:	98 a7       	std	Y+40, r25	; 0x28
    389a:	28 2d       	mov	r18, r8
    389c:	39 2d       	mov	r19, r9
    389e:	4a 2d       	mov	r20, r10
    38a0:	5b 2d       	mov	r21, r11
    38a2:	6c 2d       	mov	r22, r12
    38a4:	7d 2d       	mov	r23, r13
    38a6:	8e 2d       	mov	r24, r14
    38a8:	9f 2d       	mov	r25, r15
    38aa:	a9 a0       	ldd	r10, Y+33	; 0x21
    38ac:	ba a0       	ldd	r11, Y+34	; 0x22
    38ae:	cb a0       	ldd	r12, Y+35	; 0x23
    38b0:	dc a0       	ldd	r13, Y+36	; 0x24
    38b2:	ed a0       	ldd	r14, Y+37	; 0x25
    38b4:	fe a0       	ldd	r15, Y+38	; 0x26
    38b6:	0f a1       	ldd	r16, Y+39	; 0x27
    38b8:	18 a5       	ldd	r17, Y+40	; 0x28
    38ba:	d1 d6       	rcall	.+3490   	; 0x465e <__adddi3>
    38bc:	a2 2e       	mov	r10, r18
    38be:	b3 2e       	mov	r11, r19
    38c0:	c4 2e       	mov	r12, r20
    38c2:	d5 2e       	mov	r13, r21
    38c4:	e6 2e       	mov	r14, r22
    38c6:	f7 2e       	mov	r15, r23
    38c8:	08 2f       	mov	r16, r24
    38ca:	19 2f       	mov	r17, r25
    38cc:	2a 2d       	mov	r18, r10
    38ce:	3b 2d       	mov	r19, r11
    38d0:	4c 2d       	mov	r20, r12
    38d2:	5d 2d       	mov	r21, r13
    38d4:	6e 2d       	mov	r22, r14
    38d6:	7f 2d       	mov	r23, r15
    38d8:	80 2f       	mov	r24, r16
    38da:	91 2f       	mov	r25, r17
    38dc:	29 51       	subi	r18, 0x19	; 25
    38de:	3c 4f       	sbci	r19, 0xFC	; 252
    38e0:	4f 4f       	sbci	r20, 0xFF	; 255
    38e2:	5f 4f       	sbci	r21, 0xFF	; 255
    38e4:	6f 4f       	sbci	r22, 0xFF	; 255
    38e6:	7f 4f       	sbci	r23, 0xFF	; 255
    38e8:	8f 4f       	sbci	r24, 0xFF	; 255
    38ea:	9f 4f       	sbci	r25, 0xFF	; 255
    38ec:	a2 2e       	mov	r10, r18
    38ee:	b3 2e       	mov	r11, r19
    38f0:	c4 2e       	mov	r12, r20
    38f2:	d5 2e       	mov	r13, r21
    38f4:	e6 2e       	mov	r14, r22
    38f6:	f7 2e       	mov	r15, r23
    38f8:	08 2f       	mov	r16, r24
    38fa:	19 2f       	mov	r17, r25
    38fc:	2a 2d       	mov	r18, r10
    38fe:	3b 2d       	mov	r19, r11
    3900:	4c 2d       	mov	r20, r12
    3902:	5d 2d       	mov	r21, r13
    3904:	6e 2d       	mov	r22, r14
    3906:	7f 2d       	mov	r23, r15
    3908:	80 2f       	mov	r24, r16
    390a:	91 2f       	mov	r25, r17
    390c:	ae d4       	rcall	.+2396   	; 0x426a <__floatundisf>
    390e:	dc 01       	movw	r26, r24
    3910:	cb 01       	movw	r24, r22
    3912:	20 e0       	ldi	r18, 0x00	; 0
    3914:	30 e8       	ldi	r19, 0x80	; 128
    3916:	4b eb       	ldi	r20, 0xBB	; 187
    3918:	55 e4       	ldi	r21, 0x45	; 69
    391a:	bc 01       	movw	r22, r24
    391c:	cd 01       	movw	r24, r26
    391e:	95 d3       	rcall	.+1834   	; 0x404a <__divsf3>
    3920:	dc 01       	movw	r26, r24
    3922:	cb 01       	movw	r24, r22
    3924:	bc 01       	movw	r22, r24
    3926:	cd 01       	movw	r24, r26
    3928:	fd d3       	rcall	.+2042   	; 0x4124 <__fixunssfdi>
    392a:	a2 2e       	mov	r10, r18
    392c:	b3 2e       	mov	r11, r19
    392e:	c4 2e       	mov	r12, r20
    3930:	d5 2e       	mov	r13, r21
    3932:	e6 2e       	mov	r14, r22
    3934:	f7 2e       	mov	r15, r23
    3936:	08 2f       	mov	r16, r24
    3938:	19 2f       	mov	r17, r25
    393a:	d6 01       	movw	r26, r12
    393c:	c5 01       	movw	r24, r10
    393e:	bc 01       	movw	r22, r24
    3940:	cd 01       	movw	r24, r26
    3942:	0e 94 8b 0e 	call	0x1d16	; 0x1d16 <__portable_avr_delay_cycles>
		if(LSM303_read() == 0x00) {
    3946:	0e 94 7f 08 	call	0x10fe	; 0x10fe <LSM303_read>
    394a:	88 23       	and	r24, r24
    394c:	09 f0       	breq	.+2      	; 0x3950 <calibrate_program+0x178>
    394e:	93 c0       	rjmp	.+294    	; 0x3a76 <calibrate_program+0x29e>
			delay_ms(10);
    3950:	0e 94 7f 0e 	call	0x1cfe	; 0x1cfe <sysclk_get_cpu_hz>
    3954:	dc 01       	movw	r26, r24
    3956:	cb 01       	movw	r24, r22
    3958:	9c 01       	movw	r18, r24
    395a:	ad 01       	movw	r20, r26
    395c:	60 e0       	ldi	r22, 0x00	; 0
    395e:	70 e0       	ldi	r23, 0x00	; 0
    3960:	cb 01       	movw	r24, r22
    3962:	82 2e       	mov	r8, r18
    3964:	93 2e       	mov	r9, r19
    3966:	a4 2e       	mov	r10, r20
    3968:	b5 2e       	mov	r11, r21
    396a:	c6 2e       	mov	r12, r22
    396c:	d7 2e       	mov	r13, r23
    396e:	e8 2e       	mov	r14, r24
    3970:	f9 2e       	mov	r15, r25
    3972:	28 2d       	mov	r18, r8
    3974:	39 2d       	mov	r19, r9
    3976:	4a 2d       	mov	r20, r10
    3978:	5b 2d       	mov	r21, r11
    397a:	6c 2d       	mov	r22, r12
    397c:	7d 2d       	mov	r23, r13
    397e:	8e 2d       	mov	r24, r14
    3980:	9f 2d       	mov	r25, r15
    3982:	01 e0       	ldi	r16, 0x01	; 1
    3984:	53 d6       	rcall	.+3238   	; 0x462c <__ashldi3>
    3986:	29 a7       	std	Y+41, r18	; 0x29
    3988:	3a a7       	std	Y+42, r19	; 0x2a
    398a:	4b a7       	std	Y+43, r20	; 0x2b
    398c:	5c a7       	std	Y+44, r21	; 0x2c
    398e:	6d a7       	std	Y+45, r22	; 0x2d
    3990:	7e a7       	std	Y+46, r23	; 0x2e
    3992:	8f a7       	std	Y+47, r24	; 0x2f
    3994:	98 ab       	std	Y+48, r25	; 0x30
    3996:	89 a4       	ldd	r8, Y+41	; 0x29
    3998:	9a a4       	ldd	r9, Y+42	; 0x2a
    399a:	ab a4       	ldd	r10, Y+43	; 0x2b
    399c:	bc a4       	ldd	r11, Y+44	; 0x2c
    399e:	cd a4       	ldd	r12, Y+45	; 0x2d
    39a0:	de a4       	ldd	r13, Y+46	; 0x2e
    39a2:	ef a4       	ldd	r14, Y+47	; 0x2f
    39a4:	f8 a8       	ldd	r15, Y+48	; 0x30
    39a6:	28 2d       	mov	r18, r8
    39a8:	39 2d       	mov	r19, r9
    39aa:	4a 2d       	mov	r20, r10
    39ac:	5b 2d       	mov	r21, r11
    39ae:	6c 2d       	mov	r22, r12
    39b0:	7d 2d       	mov	r23, r13
    39b2:	8e 2d       	mov	r24, r14
    39b4:	9f 2d       	mov	r25, r15
    39b6:	02 e0       	ldi	r16, 0x02	; 2
    39b8:	39 d6       	rcall	.+3186   	; 0x462c <__ashldi3>
    39ba:	29 ab       	std	Y+49, r18	; 0x31
    39bc:	3a ab       	std	Y+50, r19	; 0x32
    39be:	4b ab       	std	Y+51, r20	; 0x33
    39c0:	5c ab       	std	Y+52, r21	; 0x34
    39c2:	6d ab       	std	Y+53, r22	; 0x35
    39c4:	7e ab       	std	Y+54, r23	; 0x36
    39c6:	8f ab       	std	Y+55, r24	; 0x37
    39c8:	98 af       	std	Y+56, r25	; 0x38
    39ca:	28 2d       	mov	r18, r8
    39cc:	39 2d       	mov	r19, r9
    39ce:	4a 2d       	mov	r20, r10
    39d0:	5b 2d       	mov	r21, r11
    39d2:	6c 2d       	mov	r22, r12
    39d4:	7d 2d       	mov	r23, r13
    39d6:	8e 2d       	mov	r24, r14
    39d8:	9f 2d       	mov	r25, r15
    39da:	a9 a8       	ldd	r10, Y+49	; 0x31
    39dc:	ba a8       	ldd	r11, Y+50	; 0x32
    39de:	cb a8       	ldd	r12, Y+51	; 0x33
    39e0:	dc a8       	ldd	r13, Y+52	; 0x34
    39e2:	ed a8       	ldd	r14, Y+53	; 0x35
    39e4:	fe a8       	ldd	r15, Y+54	; 0x36
    39e6:	0f a9       	ldd	r16, Y+55	; 0x37
    39e8:	18 ad       	ldd	r17, Y+56	; 0x38
    39ea:	39 d6       	rcall	.+3186   	; 0x465e <__adddi3>
    39ec:	a2 2e       	mov	r10, r18
    39ee:	b3 2e       	mov	r11, r19
    39f0:	c4 2e       	mov	r12, r20
    39f2:	d5 2e       	mov	r13, r21
    39f4:	e6 2e       	mov	r14, r22
    39f6:	f7 2e       	mov	r15, r23
    39f8:	08 2f       	mov	r16, r24
    39fa:	19 2f       	mov	r17, r25
    39fc:	2a 2d       	mov	r18, r10
    39fe:	3b 2d       	mov	r19, r11
    3a00:	4c 2d       	mov	r20, r12
    3a02:	5d 2d       	mov	r21, r13
    3a04:	6e 2d       	mov	r22, r14
    3a06:	7f 2d       	mov	r23, r15
    3a08:	80 2f       	mov	r24, r16
    3a0a:	91 2f       	mov	r25, r17
    3a0c:	29 51       	subi	r18, 0x19	; 25
    3a0e:	3c 4f       	sbci	r19, 0xFC	; 252
    3a10:	4f 4f       	sbci	r20, 0xFF	; 255
    3a12:	5f 4f       	sbci	r21, 0xFF	; 255
    3a14:	6f 4f       	sbci	r22, 0xFF	; 255
    3a16:	7f 4f       	sbci	r23, 0xFF	; 255
    3a18:	8f 4f       	sbci	r24, 0xFF	; 255
    3a1a:	9f 4f       	sbci	r25, 0xFF	; 255
    3a1c:	a2 2e       	mov	r10, r18
    3a1e:	b3 2e       	mov	r11, r19
    3a20:	c4 2e       	mov	r12, r20
    3a22:	d5 2e       	mov	r13, r21
    3a24:	e6 2e       	mov	r14, r22
    3a26:	f7 2e       	mov	r15, r23
    3a28:	08 2f       	mov	r16, r24
    3a2a:	19 2f       	mov	r17, r25
    3a2c:	2a 2d       	mov	r18, r10
    3a2e:	3b 2d       	mov	r19, r11
    3a30:	4c 2d       	mov	r20, r12
    3a32:	5d 2d       	mov	r21, r13
    3a34:	6e 2d       	mov	r22, r14
    3a36:	7f 2d       	mov	r23, r15
    3a38:	80 2f       	mov	r24, r16
    3a3a:	91 2f       	mov	r25, r17
    3a3c:	16 d4       	rcall	.+2092   	; 0x426a <__floatundisf>
    3a3e:	dc 01       	movw	r26, r24
    3a40:	cb 01       	movw	r24, r22
    3a42:	20 e0       	ldi	r18, 0x00	; 0
    3a44:	30 e8       	ldi	r19, 0x80	; 128
    3a46:	4b eb       	ldi	r20, 0xBB	; 187
    3a48:	55 e4       	ldi	r21, 0x45	; 69
    3a4a:	bc 01       	movw	r22, r24
    3a4c:	cd 01       	movw	r24, r26
    3a4e:	fd d2       	rcall	.+1530   	; 0x404a <__divsf3>
    3a50:	dc 01       	movw	r26, r24
    3a52:	cb 01       	movw	r24, r22
    3a54:	bc 01       	movw	r22, r24
    3a56:	cd 01       	movw	r24, r26
    3a58:	65 d3       	rcall	.+1738   	; 0x4124 <__fixunssfdi>
    3a5a:	a2 2e       	mov	r10, r18
    3a5c:	b3 2e       	mov	r11, r19
    3a5e:	c4 2e       	mov	r12, r20
    3a60:	d5 2e       	mov	r13, r21
    3a62:	e6 2e       	mov	r14, r22
    3a64:	f7 2e       	mov	r15, r23
    3a66:	08 2f       	mov	r16, r24
    3a68:	19 2f       	mov	r17, r25
    3a6a:	d6 01       	movw	r26, r12
    3a6c:	c5 01       	movw	r24, r10
    3a6e:	bc 01       	movw	r22, r24
    3a70:	cd 01       	movw	r24, r26
    3a72:	0e 94 8b 0e 	call	0x1d16	; 0x1d16 <__portable_avr_delay_cycles>
		}
		
		if(min_v.x > magData.x)	min_v.x = magData.x;
    3a76:	89 81       	ldd	r24, Y+1	; 0x01
    3a78:	9a 81       	ldd	r25, Y+2	; 0x02
    3a7a:	ab 81       	ldd	r26, Y+3	; 0x03
    3a7c:	bc 81       	ldd	r27, Y+4	; 0x04
    3a7e:	20 91 65 20 	lds	r18, 0x2065
    3a82:	30 91 66 20 	lds	r19, 0x2066
    3a86:	40 91 67 20 	lds	r20, 0x2067
    3a8a:	50 91 68 20 	lds	r21, 0x2068
    3a8e:	bc 01       	movw	r22, r24
    3a90:	cd 01       	movw	r24, r26
    3a92:	d3 d4       	rcall	.+2470   	; 0x443a <__gesf2>
    3a94:	18 16       	cp	r1, r24
    3a96:	64 f4       	brge	.+24     	; 0x3ab0 <calibrate_program+0x2d8>
    3a98:	80 91 65 20 	lds	r24, 0x2065
    3a9c:	90 91 66 20 	lds	r25, 0x2066
    3aa0:	a0 91 67 20 	lds	r26, 0x2067
    3aa4:	b0 91 68 20 	lds	r27, 0x2068
    3aa8:	89 83       	std	Y+1, r24	; 0x01
    3aaa:	9a 83       	std	Y+2, r25	; 0x02
    3aac:	ab 83       	std	Y+3, r26	; 0x03
    3aae:	bc 83       	std	Y+4, r27	; 0x04
		if(min_v.y > magData.y)	min_v.y = magData.y;
    3ab0:	8d 81       	ldd	r24, Y+5	; 0x05
    3ab2:	9e 81       	ldd	r25, Y+6	; 0x06
    3ab4:	af 81       	ldd	r26, Y+7	; 0x07
    3ab6:	b8 85       	ldd	r27, Y+8	; 0x08
    3ab8:	20 91 69 20 	lds	r18, 0x2069
    3abc:	30 91 6a 20 	lds	r19, 0x206A
    3ac0:	40 91 6b 20 	lds	r20, 0x206B
    3ac4:	50 91 6c 20 	lds	r21, 0x206C
    3ac8:	bc 01       	movw	r22, r24
    3aca:	cd 01       	movw	r24, r26
    3acc:	b6 d4       	rcall	.+2412   	; 0x443a <__gesf2>
    3ace:	18 16       	cp	r1, r24
    3ad0:	64 f4       	brge	.+24     	; 0x3aea <calibrate_program+0x312>
    3ad2:	80 91 69 20 	lds	r24, 0x2069
    3ad6:	90 91 6a 20 	lds	r25, 0x206A
    3ada:	a0 91 6b 20 	lds	r26, 0x206B
    3ade:	b0 91 6c 20 	lds	r27, 0x206C
    3ae2:	8d 83       	std	Y+5, r24	; 0x05
    3ae4:	9e 83       	std	Y+6, r25	; 0x06
    3ae6:	af 83       	std	Y+7, r26	; 0x07
    3ae8:	b8 87       	std	Y+8, r27	; 0x08
		if(min_v.z > magData.z)	min_v.z = magData.z;
    3aea:	89 85       	ldd	r24, Y+9	; 0x09
    3aec:	9a 85       	ldd	r25, Y+10	; 0x0a
    3aee:	ab 85       	ldd	r26, Y+11	; 0x0b
    3af0:	bc 85       	ldd	r27, Y+12	; 0x0c
    3af2:	20 91 6d 20 	lds	r18, 0x206D
    3af6:	30 91 6e 20 	lds	r19, 0x206E
    3afa:	40 91 6f 20 	lds	r20, 0x206F
    3afe:	50 91 70 20 	lds	r21, 0x2070
    3b02:	bc 01       	movw	r22, r24
    3b04:	cd 01       	movw	r24, r26
    3b06:	99 d4       	rcall	.+2354   	; 0x443a <__gesf2>
    3b08:	18 16       	cp	r1, r24
    3b0a:	64 f4       	brge	.+24     	; 0x3b24 <calibrate_program+0x34c>
    3b0c:	80 91 6d 20 	lds	r24, 0x206D
    3b10:	90 91 6e 20 	lds	r25, 0x206E
    3b14:	a0 91 6f 20 	lds	r26, 0x206F
    3b18:	b0 91 70 20 	lds	r27, 0x2070
    3b1c:	89 87       	std	Y+9, r24	; 0x09
    3b1e:	9a 87       	std	Y+10, r25	; 0x0a
    3b20:	ab 87       	std	Y+11, r26	; 0x0b
    3b22:	bc 87       	std	Y+12, r27	; 0x0c
		
		if(max_v.x < magData.x)	max_v.x = magData.x;
    3b24:	8d 85       	ldd	r24, Y+13	; 0x0d
    3b26:	9e 85       	ldd	r25, Y+14	; 0x0e
    3b28:	af 85       	ldd	r26, Y+15	; 0x0f
    3b2a:	b8 89       	ldd	r27, Y+16	; 0x10
    3b2c:	20 91 65 20 	lds	r18, 0x2065
    3b30:	30 91 66 20 	lds	r19, 0x2066
    3b34:	40 91 67 20 	lds	r20, 0x2067
    3b38:	50 91 68 20 	lds	r21, 0x2068
    3b3c:	bc 01       	movw	r22, r24
    3b3e:	cd 01       	movw	r24, r26
    3b40:	80 d2       	rcall	.+1280   	; 0x4042 <__cmpsf2>
    3b42:	88 23       	and	r24, r24
    3b44:	64 f4       	brge	.+24     	; 0x3b5e <calibrate_program+0x386>
    3b46:	80 91 65 20 	lds	r24, 0x2065
    3b4a:	90 91 66 20 	lds	r25, 0x2066
    3b4e:	a0 91 67 20 	lds	r26, 0x2067
    3b52:	b0 91 68 20 	lds	r27, 0x2068
    3b56:	8d 87       	std	Y+13, r24	; 0x0d
    3b58:	9e 87       	std	Y+14, r25	; 0x0e
    3b5a:	af 87       	std	Y+15, r26	; 0x0f
    3b5c:	b8 8b       	std	Y+16, r27	; 0x10
		if(max_v.y < magData.y)	max_v.y = magData.y;
    3b5e:	89 89       	ldd	r24, Y+17	; 0x11
    3b60:	9a 89       	ldd	r25, Y+18	; 0x12
    3b62:	ab 89       	ldd	r26, Y+19	; 0x13
    3b64:	bc 89       	ldd	r27, Y+20	; 0x14
    3b66:	20 91 69 20 	lds	r18, 0x2069
    3b6a:	30 91 6a 20 	lds	r19, 0x206A
    3b6e:	40 91 6b 20 	lds	r20, 0x206B
    3b72:	50 91 6c 20 	lds	r21, 0x206C
    3b76:	bc 01       	movw	r22, r24
    3b78:	cd 01       	movw	r24, r26
    3b7a:	63 d2       	rcall	.+1222   	; 0x4042 <__cmpsf2>
    3b7c:	88 23       	and	r24, r24
    3b7e:	64 f4       	brge	.+24     	; 0x3b98 <calibrate_program+0x3c0>
    3b80:	80 91 69 20 	lds	r24, 0x2069
    3b84:	90 91 6a 20 	lds	r25, 0x206A
    3b88:	a0 91 6b 20 	lds	r26, 0x206B
    3b8c:	b0 91 6c 20 	lds	r27, 0x206C
    3b90:	89 8b       	std	Y+17, r24	; 0x11
    3b92:	9a 8b       	std	Y+18, r25	; 0x12
    3b94:	ab 8b       	std	Y+19, r26	; 0x13
    3b96:	bc 8b       	std	Y+20, r27	; 0x14
		if(max_v.z < magData.z)	max_v.z = magData.z;
    3b98:	8d 89       	ldd	r24, Y+21	; 0x15
    3b9a:	9e 89       	ldd	r25, Y+22	; 0x16
    3b9c:	af 89       	ldd	r26, Y+23	; 0x17
    3b9e:	b8 8d       	ldd	r27, Y+24	; 0x18
    3ba0:	20 91 6d 20 	lds	r18, 0x206D
    3ba4:	30 91 6e 20 	lds	r19, 0x206E
    3ba8:	40 91 6f 20 	lds	r20, 0x206F
    3bac:	50 91 70 20 	lds	r21, 0x2070
    3bb0:	bc 01       	movw	r22, r24
    3bb2:	cd 01       	movw	r24, r26
    3bb4:	46 d2       	rcall	.+1164   	; 0x4042 <__cmpsf2>
    3bb6:	88 23       	and	r24, r24
    3bb8:	0c f0       	brlt	.+2      	; 0x3bbc <calibrate_program+0x3e4>
		
	}
    3bba:	32 ce       	rjmp	.-924    	; 0x3820 <calibrate_program+0x48>
		if(min_v.y > magData.y)	min_v.y = magData.y;
		if(min_v.z > magData.z)	min_v.z = magData.z;
		
		if(max_v.x < magData.x)	max_v.x = magData.x;
		if(max_v.y < magData.y)	max_v.y = magData.y;
		if(max_v.z < magData.z)	max_v.z = magData.z;
    3bbc:	80 91 6d 20 	lds	r24, 0x206D
    3bc0:	90 91 6e 20 	lds	r25, 0x206E
    3bc4:	a0 91 6f 20 	lds	r26, 0x206F
    3bc8:	b0 91 70 20 	lds	r27, 0x2070
    3bcc:	8d 8b       	std	Y+21, r24	; 0x15
    3bce:	9e 8b       	std	Y+22, r25	; 0x16
    3bd0:	af 8b       	std	Y+23, r26	; 0x17
    3bd2:	b8 8f       	std	Y+24, r27	; 0x18
		
	}
    3bd4:	25 ce       	rjmp	.-950    	; 0x3820 <calibrate_program+0x48>

00003bd6 <test_program>:
}

//blink led if not pointed to the north (+- 10)
//led on if pointed to the north (+- 10)
void test_program(void)
{
    3bd6:	8f 92       	push	r8
    3bd8:	9f 92       	push	r9
    3bda:	af 92       	push	r10
    3bdc:	bf 92       	push	r11
    3bde:	cf 92       	push	r12
    3be0:	df 92       	push	r13
    3be2:	ef 92       	push	r14
    3be4:	ff 92       	push	r15
    3be6:	0f 93       	push	r16
    3be8:	1f 93       	push	r17
    3bea:	cf 93       	push	r28
    3bec:	df 93       	push	r29
    3bee:	cd b7       	in	r28, 0x3d	; 61
    3bf0:	de b7       	in	r29, 0x3e	; 62
    3bf2:	a4 97       	sbiw	r28, 0x24	; 36
    3bf4:	cd bf       	out	0x3d, r28	; 61
    3bf6:	de bf       	out	0x3e, r29	; 62
	float angle= 0.0;
    3bf8:	19 82       	std	Y+1, r1	; 0x01
    3bfa:	1a 82       	std	Y+2, r1	; 0x02
    3bfc:	1b 82       	std	Y+3, r1	; 0x03
    3bfe:	1c 82       	std	Y+4, r1	; 0x04
	
	while(1) {
		delay_ms(10);
    3c00:	0e 94 7f 0e 	call	0x1cfe	; 0x1cfe <sysclk_get_cpu_hz>
    3c04:	dc 01       	movw	r26, r24
    3c06:	cb 01       	movw	r24, r22
    3c08:	9c 01       	movw	r18, r24
    3c0a:	ad 01       	movw	r20, r26
    3c0c:	60 e0       	ldi	r22, 0x00	; 0
    3c0e:	70 e0       	ldi	r23, 0x00	; 0
    3c10:	cb 01       	movw	r24, r22
    3c12:	82 2e       	mov	r8, r18
    3c14:	93 2e       	mov	r9, r19
    3c16:	a4 2e       	mov	r10, r20
    3c18:	b5 2e       	mov	r11, r21
    3c1a:	c6 2e       	mov	r12, r22
    3c1c:	d7 2e       	mov	r13, r23
    3c1e:	e8 2e       	mov	r14, r24
    3c20:	f9 2e       	mov	r15, r25
    3c22:	28 2d       	mov	r18, r8
    3c24:	39 2d       	mov	r19, r9
    3c26:	4a 2d       	mov	r20, r10
    3c28:	5b 2d       	mov	r21, r11
    3c2a:	6c 2d       	mov	r22, r12
    3c2c:	7d 2d       	mov	r23, r13
    3c2e:	8e 2d       	mov	r24, r14
    3c30:	9f 2d       	mov	r25, r15
    3c32:	01 e0       	ldi	r16, 0x01	; 1
    3c34:	fb d4       	rcall	.+2550   	; 0x462c <__ashldi3>
    3c36:	2d 83       	std	Y+5, r18	; 0x05
    3c38:	3e 83       	std	Y+6, r19	; 0x06
    3c3a:	4f 83       	std	Y+7, r20	; 0x07
    3c3c:	58 87       	std	Y+8, r21	; 0x08
    3c3e:	69 87       	std	Y+9, r22	; 0x09
    3c40:	7a 87       	std	Y+10, r23	; 0x0a
    3c42:	8b 87       	std	Y+11, r24	; 0x0b
    3c44:	9c 87       	std	Y+12, r25	; 0x0c
    3c46:	8d 80       	ldd	r8, Y+5	; 0x05
    3c48:	9e 80       	ldd	r9, Y+6	; 0x06
    3c4a:	af 80       	ldd	r10, Y+7	; 0x07
    3c4c:	b8 84       	ldd	r11, Y+8	; 0x08
    3c4e:	c9 84       	ldd	r12, Y+9	; 0x09
    3c50:	da 84       	ldd	r13, Y+10	; 0x0a
    3c52:	eb 84       	ldd	r14, Y+11	; 0x0b
    3c54:	fc 84       	ldd	r15, Y+12	; 0x0c
    3c56:	28 2d       	mov	r18, r8
    3c58:	39 2d       	mov	r19, r9
    3c5a:	4a 2d       	mov	r20, r10
    3c5c:	5b 2d       	mov	r21, r11
    3c5e:	6c 2d       	mov	r22, r12
    3c60:	7d 2d       	mov	r23, r13
    3c62:	8e 2d       	mov	r24, r14
    3c64:	9f 2d       	mov	r25, r15
    3c66:	02 e0       	ldi	r16, 0x02	; 2
    3c68:	e1 d4       	rcall	.+2498   	; 0x462c <__ashldi3>
    3c6a:	2d 87       	std	Y+13, r18	; 0x0d
    3c6c:	3e 87       	std	Y+14, r19	; 0x0e
    3c6e:	4f 87       	std	Y+15, r20	; 0x0f
    3c70:	58 8b       	std	Y+16, r21	; 0x10
    3c72:	69 8b       	std	Y+17, r22	; 0x11
    3c74:	7a 8b       	std	Y+18, r23	; 0x12
    3c76:	8b 8b       	std	Y+19, r24	; 0x13
    3c78:	9c 8b       	std	Y+20, r25	; 0x14
    3c7a:	28 2d       	mov	r18, r8
    3c7c:	39 2d       	mov	r19, r9
    3c7e:	4a 2d       	mov	r20, r10
    3c80:	5b 2d       	mov	r21, r11
    3c82:	6c 2d       	mov	r22, r12
    3c84:	7d 2d       	mov	r23, r13
    3c86:	8e 2d       	mov	r24, r14
    3c88:	9f 2d       	mov	r25, r15
    3c8a:	ad 84       	ldd	r10, Y+13	; 0x0d
    3c8c:	be 84       	ldd	r11, Y+14	; 0x0e
    3c8e:	cf 84       	ldd	r12, Y+15	; 0x0f
    3c90:	d8 88       	ldd	r13, Y+16	; 0x10
    3c92:	e9 88       	ldd	r14, Y+17	; 0x11
    3c94:	fa 88       	ldd	r15, Y+18	; 0x12
    3c96:	0b 89       	ldd	r16, Y+19	; 0x13
    3c98:	1c 89       	ldd	r17, Y+20	; 0x14
    3c9a:	e1 d4       	rcall	.+2498   	; 0x465e <__adddi3>
    3c9c:	a2 2e       	mov	r10, r18
    3c9e:	b3 2e       	mov	r11, r19
    3ca0:	c4 2e       	mov	r12, r20
    3ca2:	d5 2e       	mov	r13, r21
    3ca4:	e6 2e       	mov	r14, r22
    3ca6:	f7 2e       	mov	r15, r23
    3ca8:	08 2f       	mov	r16, r24
    3caa:	19 2f       	mov	r17, r25
    3cac:	2a 2d       	mov	r18, r10
    3cae:	3b 2d       	mov	r19, r11
    3cb0:	4c 2d       	mov	r20, r12
    3cb2:	5d 2d       	mov	r21, r13
    3cb4:	6e 2d       	mov	r22, r14
    3cb6:	7f 2d       	mov	r23, r15
    3cb8:	80 2f       	mov	r24, r16
    3cba:	91 2f       	mov	r25, r17
    3cbc:	29 51       	subi	r18, 0x19	; 25
    3cbe:	3c 4f       	sbci	r19, 0xFC	; 252
    3cc0:	4f 4f       	sbci	r20, 0xFF	; 255
    3cc2:	5f 4f       	sbci	r21, 0xFF	; 255
    3cc4:	6f 4f       	sbci	r22, 0xFF	; 255
    3cc6:	7f 4f       	sbci	r23, 0xFF	; 255
    3cc8:	8f 4f       	sbci	r24, 0xFF	; 255
    3cca:	9f 4f       	sbci	r25, 0xFF	; 255
    3ccc:	a2 2e       	mov	r10, r18
    3cce:	b3 2e       	mov	r11, r19
    3cd0:	c4 2e       	mov	r12, r20
    3cd2:	d5 2e       	mov	r13, r21
    3cd4:	e6 2e       	mov	r14, r22
    3cd6:	f7 2e       	mov	r15, r23
    3cd8:	08 2f       	mov	r16, r24
    3cda:	19 2f       	mov	r17, r25
    3cdc:	2a 2d       	mov	r18, r10
    3cde:	3b 2d       	mov	r19, r11
    3ce0:	4c 2d       	mov	r20, r12
    3ce2:	5d 2d       	mov	r21, r13
    3ce4:	6e 2d       	mov	r22, r14
    3ce6:	7f 2d       	mov	r23, r15
    3ce8:	80 2f       	mov	r24, r16
    3cea:	91 2f       	mov	r25, r17
    3cec:	be d2       	rcall	.+1404   	; 0x426a <__floatundisf>
    3cee:	dc 01       	movw	r26, r24
    3cf0:	cb 01       	movw	r24, r22
    3cf2:	20 e0       	ldi	r18, 0x00	; 0
    3cf4:	30 e8       	ldi	r19, 0x80	; 128
    3cf6:	4b eb       	ldi	r20, 0xBB	; 187
    3cf8:	55 e4       	ldi	r21, 0x45	; 69
    3cfa:	bc 01       	movw	r22, r24
    3cfc:	cd 01       	movw	r24, r26
    3cfe:	a5 d1       	rcall	.+842    	; 0x404a <__divsf3>
    3d00:	dc 01       	movw	r26, r24
    3d02:	cb 01       	movw	r24, r22
    3d04:	bc 01       	movw	r22, r24
    3d06:	cd 01       	movw	r24, r26
    3d08:	0d d2       	rcall	.+1050   	; 0x4124 <__fixunssfdi>
    3d0a:	a2 2e       	mov	r10, r18
    3d0c:	b3 2e       	mov	r11, r19
    3d0e:	c4 2e       	mov	r12, r20
    3d10:	d5 2e       	mov	r13, r21
    3d12:	e6 2e       	mov	r14, r22
    3d14:	f7 2e       	mov	r15, r23
    3d16:	08 2f       	mov	r16, r24
    3d18:	19 2f       	mov	r17, r25
    3d1a:	d6 01       	movw	r26, r12
    3d1c:	c5 01       	movw	r24, r10
    3d1e:	bc 01       	movw	r22, r24
    3d20:	cd 01       	movw	r24, r26
    3d22:	0e 94 8b 0e 	call	0x1d16	; 0x1d16 <__portable_avr_delay_cycles>
		if(LSM303_read() == 0x00) {
    3d26:	0e 94 7f 08 	call	0x10fe	; 0x10fe <LSM303_read>
    3d2a:	88 23       	and	r24, r24
    3d2c:	09 f0       	breq	.+2      	; 0x3d30 <test_program+0x15a>
    3d2e:	93 c0       	rjmp	.+294    	; 0x3e56 <test_program+0x280>
			delay_ms(10);
    3d30:	0e 94 7f 0e 	call	0x1cfe	; 0x1cfe <sysclk_get_cpu_hz>
    3d34:	dc 01       	movw	r26, r24
    3d36:	cb 01       	movw	r24, r22
    3d38:	9c 01       	movw	r18, r24
    3d3a:	ad 01       	movw	r20, r26
    3d3c:	60 e0       	ldi	r22, 0x00	; 0
    3d3e:	70 e0       	ldi	r23, 0x00	; 0
    3d40:	cb 01       	movw	r24, r22
    3d42:	82 2e       	mov	r8, r18
    3d44:	93 2e       	mov	r9, r19
    3d46:	a4 2e       	mov	r10, r20
    3d48:	b5 2e       	mov	r11, r21
    3d4a:	c6 2e       	mov	r12, r22
    3d4c:	d7 2e       	mov	r13, r23
    3d4e:	e8 2e       	mov	r14, r24
    3d50:	f9 2e       	mov	r15, r25
    3d52:	28 2d       	mov	r18, r8
    3d54:	39 2d       	mov	r19, r9
    3d56:	4a 2d       	mov	r20, r10
    3d58:	5b 2d       	mov	r21, r11
    3d5a:	6c 2d       	mov	r22, r12
    3d5c:	7d 2d       	mov	r23, r13
    3d5e:	8e 2d       	mov	r24, r14
    3d60:	9f 2d       	mov	r25, r15
    3d62:	01 e0       	ldi	r16, 0x01	; 1
    3d64:	63 d4       	rcall	.+2246   	; 0x462c <__ashldi3>
    3d66:	2d 8b       	std	Y+21, r18	; 0x15
    3d68:	3e 8b       	std	Y+22, r19	; 0x16
    3d6a:	4f 8b       	std	Y+23, r20	; 0x17
    3d6c:	58 8f       	std	Y+24, r21	; 0x18
    3d6e:	69 8f       	std	Y+25, r22	; 0x19
    3d70:	7a 8f       	std	Y+26, r23	; 0x1a
    3d72:	8b 8f       	std	Y+27, r24	; 0x1b
    3d74:	9c 8f       	std	Y+28, r25	; 0x1c
    3d76:	8d 88       	ldd	r8, Y+21	; 0x15
    3d78:	9e 88       	ldd	r9, Y+22	; 0x16
    3d7a:	af 88       	ldd	r10, Y+23	; 0x17
    3d7c:	b8 8c       	ldd	r11, Y+24	; 0x18
    3d7e:	c9 8c       	ldd	r12, Y+25	; 0x19
    3d80:	da 8c       	ldd	r13, Y+26	; 0x1a
    3d82:	eb 8c       	ldd	r14, Y+27	; 0x1b
    3d84:	fc 8c       	ldd	r15, Y+28	; 0x1c
    3d86:	28 2d       	mov	r18, r8
    3d88:	39 2d       	mov	r19, r9
    3d8a:	4a 2d       	mov	r20, r10
    3d8c:	5b 2d       	mov	r21, r11
    3d8e:	6c 2d       	mov	r22, r12
    3d90:	7d 2d       	mov	r23, r13
    3d92:	8e 2d       	mov	r24, r14
    3d94:	9f 2d       	mov	r25, r15
    3d96:	02 e0       	ldi	r16, 0x02	; 2
    3d98:	49 d4       	rcall	.+2194   	; 0x462c <__ashldi3>
    3d9a:	2d 8f       	std	Y+29, r18	; 0x1d
    3d9c:	3e 8f       	std	Y+30, r19	; 0x1e
    3d9e:	4f 8f       	std	Y+31, r20	; 0x1f
    3da0:	58 a3       	std	Y+32, r21	; 0x20
    3da2:	69 a3       	std	Y+33, r22	; 0x21
    3da4:	7a a3       	std	Y+34, r23	; 0x22
    3da6:	8b a3       	std	Y+35, r24	; 0x23
    3da8:	9c a3       	std	Y+36, r25	; 0x24
    3daa:	28 2d       	mov	r18, r8
    3dac:	39 2d       	mov	r19, r9
    3dae:	4a 2d       	mov	r20, r10
    3db0:	5b 2d       	mov	r21, r11
    3db2:	6c 2d       	mov	r22, r12
    3db4:	7d 2d       	mov	r23, r13
    3db6:	8e 2d       	mov	r24, r14
    3db8:	9f 2d       	mov	r25, r15
    3dba:	ad 8c       	ldd	r10, Y+29	; 0x1d
    3dbc:	be 8c       	ldd	r11, Y+30	; 0x1e
    3dbe:	cf 8c       	ldd	r12, Y+31	; 0x1f
    3dc0:	d8 a0       	ldd	r13, Y+32	; 0x20
    3dc2:	e9 a0       	ldd	r14, Y+33	; 0x21
    3dc4:	fa a0       	ldd	r15, Y+34	; 0x22
    3dc6:	0b a1       	ldd	r16, Y+35	; 0x23
    3dc8:	1c a1       	ldd	r17, Y+36	; 0x24
    3dca:	49 d4       	rcall	.+2194   	; 0x465e <__adddi3>
    3dcc:	a2 2e       	mov	r10, r18
    3dce:	b3 2e       	mov	r11, r19
    3dd0:	c4 2e       	mov	r12, r20
    3dd2:	d5 2e       	mov	r13, r21
    3dd4:	e6 2e       	mov	r14, r22
    3dd6:	f7 2e       	mov	r15, r23
    3dd8:	08 2f       	mov	r16, r24
    3dda:	19 2f       	mov	r17, r25
    3ddc:	2a 2d       	mov	r18, r10
    3dde:	3b 2d       	mov	r19, r11
    3de0:	4c 2d       	mov	r20, r12
    3de2:	5d 2d       	mov	r21, r13
    3de4:	6e 2d       	mov	r22, r14
    3de6:	7f 2d       	mov	r23, r15
    3de8:	80 2f       	mov	r24, r16
    3dea:	91 2f       	mov	r25, r17
    3dec:	29 51       	subi	r18, 0x19	; 25
    3dee:	3c 4f       	sbci	r19, 0xFC	; 252
    3df0:	4f 4f       	sbci	r20, 0xFF	; 255
    3df2:	5f 4f       	sbci	r21, 0xFF	; 255
    3df4:	6f 4f       	sbci	r22, 0xFF	; 255
    3df6:	7f 4f       	sbci	r23, 0xFF	; 255
    3df8:	8f 4f       	sbci	r24, 0xFF	; 255
    3dfa:	9f 4f       	sbci	r25, 0xFF	; 255
    3dfc:	a2 2e       	mov	r10, r18
    3dfe:	b3 2e       	mov	r11, r19
    3e00:	c4 2e       	mov	r12, r20
    3e02:	d5 2e       	mov	r13, r21
    3e04:	e6 2e       	mov	r14, r22
    3e06:	f7 2e       	mov	r15, r23
    3e08:	08 2f       	mov	r16, r24
    3e0a:	19 2f       	mov	r17, r25
    3e0c:	2a 2d       	mov	r18, r10
    3e0e:	3b 2d       	mov	r19, r11
    3e10:	4c 2d       	mov	r20, r12
    3e12:	5d 2d       	mov	r21, r13
    3e14:	6e 2d       	mov	r22, r14
    3e16:	7f 2d       	mov	r23, r15
    3e18:	80 2f       	mov	r24, r16
    3e1a:	91 2f       	mov	r25, r17
    3e1c:	26 d2       	rcall	.+1100   	; 0x426a <__floatundisf>
    3e1e:	dc 01       	movw	r26, r24
    3e20:	cb 01       	movw	r24, r22
    3e22:	20 e0       	ldi	r18, 0x00	; 0
    3e24:	30 e8       	ldi	r19, 0x80	; 128
    3e26:	4b eb       	ldi	r20, 0xBB	; 187
    3e28:	55 e4       	ldi	r21, 0x45	; 69
    3e2a:	bc 01       	movw	r22, r24
    3e2c:	cd 01       	movw	r24, r26
    3e2e:	0d d1       	rcall	.+538    	; 0x404a <__divsf3>
    3e30:	dc 01       	movw	r26, r24
    3e32:	cb 01       	movw	r24, r22
    3e34:	bc 01       	movw	r22, r24
    3e36:	cd 01       	movw	r24, r26
    3e38:	75 d1       	rcall	.+746    	; 0x4124 <__fixunssfdi>
    3e3a:	a2 2e       	mov	r10, r18
    3e3c:	b3 2e       	mov	r11, r19
    3e3e:	c4 2e       	mov	r12, r20
    3e40:	d5 2e       	mov	r13, r21
    3e42:	e6 2e       	mov	r14, r22
    3e44:	f7 2e       	mov	r15, r23
    3e46:	08 2f       	mov	r16, r24
    3e48:	19 2f       	mov	r17, r25
    3e4a:	d6 01       	movw	r26, r12
    3e4c:	c5 01       	movw	r24, r10
    3e4e:	bc 01       	movw	r22, r24
    3e50:	cd 01       	movw	r24, r26
    3e52:	0e 94 8b 0e 	call	0x1d16	; 0x1d16 <__portable_avr_delay_cycles>
		}
		
		angle = heading();
    3e56:	0e 94 f4 09 	call	0x13e8	; 0x13e8 <heading>
    3e5a:	dc 01       	movw	r26, r24
    3e5c:	cb 01       	movw	r24, r22
    3e5e:	89 83       	std	Y+1, r24	; 0x01
    3e60:	9a 83       	std	Y+2, r25	; 0x02
    3e62:	ab 83       	std	Y+3, r26	; 0x03
    3e64:	bc 83       	std	Y+4, r27	; 0x04
		
		gpio_toggle_pin(LED_GREEN_O);
    3e66:	8b e1       	ldi	r24, 0x1B	; 27
    3e68:	0e 94 eb 0e 	call	0x1dd6	; 0x1dd6 <ioport_toggle_pin>
		
		
		if(angle > 350.0 || angle < 10.0) {
    3e6c:	20 e0       	ldi	r18, 0x00	; 0
    3e6e:	30 e0       	ldi	r19, 0x00	; 0
    3e70:	4f ea       	ldi	r20, 0xAF	; 175
    3e72:	53 e4       	ldi	r21, 0x43	; 67
    3e74:	69 81       	ldd	r22, Y+1	; 0x01
    3e76:	7a 81       	ldd	r23, Y+2	; 0x02
    3e78:	8b 81       	ldd	r24, Y+3	; 0x03
    3e7a:	9c 81       	ldd	r25, Y+4	; 0x04
    3e7c:	de d2       	rcall	.+1468   	; 0x443a <__gesf2>
    3e7e:	18 16       	cp	r1, r24
    3e80:	5c f0       	brlt	.+22     	; 0x3e98 <test_program+0x2c2>
    3e82:	20 e0       	ldi	r18, 0x00	; 0
    3e84:	30 e0       	ldi	r19, 0x00	; 0
    3e86:	40 e2       	ldi	r20, 0x20	; 32
    3e88:	51 e4       	ldi	r21, 0x41	; 65
    3e8a:	69 81       	ldd	r22, Y+1	; 0x01
    3e8c:	7a 81       	ldd	r23, Y+2	; 0x02
    3e8e:	8b 81       	ldd	r24, Y+3	; 0x03
    3e90:	9c 81       	ldd	r25, Y+4	; 0x04
    3e92:	d7 d0       	rcall	.+430    	; 0x4042 <__cmpsf2>
    3e94:	88 23       	and	r24, r24
    3e96:	2c f4       	brge	.+10     	; 0x3ea2 <test_program+0x2cc>
			gpio_set_pin_high(LED_GREEN_O);
    3e98:	61 e0       	ldi	r22, 0x01	; 1
    3e9a:	8b e1       	ldi	r24, 0x1B	; 27
    3e9c:	0e 94 95 0e 	call	0x1d2a	; 0x1d2a <ioport_set_value>
    3ea0:	04 c0       	rjmp	.+8      	; 0x3eaa <test_program+0x2d4>
			} else {
			gpio_set_pin_low(LED_GREEN_O);
    3ea2:	60 e0       	ldi	r22, 0x00	; 0
    3ea4:	8b e1       	ldi	r24, 0x1B	; 27
    3ea6:	0e 94 95 0e 	call	0x1d2a	; 0x1d2a <ioport_set_value>
		}
		angle = 0.0;
    3eaa:	19 82       	std	Y+1, r1	; 0x01
    3eac:	1a 82       	std	Y+2, r1	; 0x02
    3eae:	1b 82       	std	Y+3, r1	; 0x03
    3eb0:	1c 82       	std	Y+4, r1	; 0x04
		
	}
    3eb2:	a6 ce       	rjmp	.-692    	; 0x3c00 <test_program+0x2a>

00003eb4 <__subsf3>:
    3eb4:	50 58       	subi	r21, 0x80	; 128

00003eb6 <__addsf3>:
    3eb6:	bb 27       	eor	r27, r27
    3eb8:	aa 27       	eor	r26, r26
    3eba:	0e d0       	rcall	.+28     	; 0x3ed8 <__addsf3x>
    3ebc:	84 c2       	rjmp	.+1288   	; 0x43c6 <__fp_round>
    3ebe:	75 d2       	rcall	.+1258   	; 0x43aa <__fp_pscA>
    3ec0:	30 f0       	brcs	.+12     	; 0x3ece <__addsf3+0x18>
    3ec2:	7a d2       	rcall	.+1268   	; 0x43b8 <__fp_pscB>
    3ec4:	20 f0       	brcs	.+8      	; 0x3ece <__addsf3+0x18>
    3ec6:	31 f4       	brne	.+12     	; 0x3ed4 <__addsf3+0x1e>
    3ec8:	9f 3f       	cpi	r25, 0xFF	; 255
    3eca:	11 f4       	brne	.+4      	; 0x3ed0 <__addsf3+0x1a>
    3ecc:	1e f4       	brtc	.+6      	; 0x3ed4 <__addsf3+0x1e>
    3ece:	35 c2       	rjmp	.+1130   	; 0x433a <__fp_nan>
    3ed0:	0e f4       	brtc	.+2      	; 0x3ed4 <__addsf3+0x1e>
    3ed2:	e0 95       	com	r30
    3ed4:	e7 fb       	bst	r30, 7
    3ed6:	2b c2       	rjmp	.+1110   	; 0x432e <__fp_inf>

00003ed8 <__addsf3x>:
    3ed8:	e9 2f       	mov	r30, r25
    3eda:	86 d2       	rcall	.+1292   	; 0x43e8 <__fp_split3>
    3edc:	80 f3       	brcs	.-32     	; 0x3ebe <__addsf3+0x8>
    3ede:	ba 17       	cp	r27, r26
    3ee0:	62 07       	cpc	r22, r18
    3ee2:	73 07       	cpc	r23, r19
    3ee4:	84 07       	cpc	r24, r20
    3ee6:	95 07       	cpc	r25, r21
    3ee8:	18 f0       	brcs	.+6      	; 0x3ef0 <__addsf3x+0x18>
    3eea:	71 f4       	brne	.+28     	; 0x3f08 <__addsf3x+0x30>
    3eec:	9e f5       	brtc	.+102    	; 0x3f54 <__addsf3x+0x7c>
    3eee:	9e c2       	rjmp	.+1340   	; 0x442c <__fp_zero>
    3ef0:	0e f4       	brtc	.+2      	; 0x3ef4 <__addsf3x+0x1c>
    3ef2:	e0 95       	com	r30
    3ef4:	0b 2e       	mov	r0, r27
    3ef6:	ba 2f       	mov	r27, r26
    3ef8:	a0 2d       	mov	r26, r0
    3efa:	0b 01       	movw	r0, r22
    3efc:	b9 01       	movw	r22, r18
    3efe:	90 01       	movw	r18, r0
    3f00:	0c 01       	movw	r0, r24
    3f02:	ca 01       	movw	r24, r20
    3f04:	a0 01       	movw	r20, r0
    3f06:	11 24       	eor	r1, r1
    3f08:	ff 27       	eor	r31, r31
    3f0a:	59 1b       	sub	r21, r25
    3f0c:	99 f0       	breq	.+38     	; 0x3f34 <__addsf3x+0x5c>
    3f0e:	59 3f       	cpi	r21, 0xF9	; 249
    3f10:	50 f4       	brcc	.+20     	; 0x3f26 <__addsf3x+0x4e>
    3f12:	50 3e       	cpi	r21, 0xE0	; 224
    3f14:	68 f1       	brcs	.+90     	; 0x3f70 <__addsf3x+0x98>
    3f16:	1a 16       	cp	r1, r26
    3f18:	f0 40       	sbci	r31, 0x00	; 0
    3f1a:	a2 2f       	mov	r26, r18
    3f1c:	23 2f       	mov	r18, r19
    3f1e:	34 2f       	mov	r19, r20
    3f20:	44 27       	eor	r20, r20
    3f22:	58 5f       	subi	r21, 0xF8	; 248
    3f24:	f3 cf       	rjmp	.-26     	; 0x3f0c <__addsf3x+0x34>
    3f26:	46 95       	lsr	r20
    3f28:	37 95       	ror	r19
    3f2a:	27 95       	ror	r18
    3f2c:	a7 95       	ror	r26
    3f2e:	f0 40       	sbci	r31, 0x00	; 0
    3f30:	53 95       	inc	r21
    3f32:	c9 f7       	brne	.-14     	; 0x3f26 <__addsf3x+0x4e>
    3f34:	7e f4       	brtc	.+30     	; 0x3f54 <__addsf3x+0x7c>
    3f36:	1f 16       	cp	r1, r31
    3f38:	ba 0b       	sbc	r27, r26
    3f3a:	62 0b       	sbc	r22, r18
    3f3c:	73 0b       	sbc	r23, r19
    3f3e:	84 0b       	sbc	r24, r20
    3f40:	ba f0       	brmi	.+46     	; 0x3f70 <__addsf3x+0x98>
    3f42:	91 50       	subi	r25, 0x01	; 1
    3f44:	a1 f0       	breq	.+40     	; 0x3f6e <__addsf3x+0x96>
    3f46:	ff 0f       	add	r31, r31
    3f48:	bb 1f       	adc	r27, r27
    3f4a:	66 1f       	adc	r22, r22
    3f4c:	77 1f       	adc	r23, r23
    3f4e:	88 1f       	adc	r24, r24
    3f50:	c2 f7       	brpl	.-16     	; 0x3f42 <__addsf3x+0x6a>
    3f52:	0e c0       	rjmp	.+28     	; 0x3f70 <__addsf3x+0x98>
    3f54:	ba 0f       	add	r27, r26
    3f56:	62 1f       	adc	r22, r18
    3f58:	73 1f       	adc	r23, r19
    3f5a:	84 1f       	adc	r24, r20
    3f5c:	48 f4       	brcc	.+18     	; 0x3f70 <__addsf3x+0x98>
    3f5e:	87 95       	ror	r24
    3f60:	77 95       	ror	r23
    3f62:	67 95       	ror	r22
    3f64:	b7 95       	ror	r27
    3f66:	f7 95       	ror	r31
    3f68:	9e 3f       	cpi	r25, 0xFE	; 254
    3f6a:	08 f0       	brcs	.+2      	; 0x3f6e <__addsf3x+0x96>
    3f6c:	b3 cf       	rjmp	.-154    	; 0x3ed4 <__addsf3+0x1e>
    3f6e:	93 95       	inc	r25
    3f70:	88 0f       	add	r24, r24
    3f72:	08 f0       	brcs	.+2      	; 0x3f76 <__addsf3x+0x9e>
    3f74:	99 27       	eor	r25, r25
    3f76:	ee 0f       	add	r30, r30
    3f78:	97 95       	ror	r25
    3f7a:	87 95       	ror	r24
    3f7c:	08 95       	ret
    3f7e:	15 d2       	rcall	.+1066   	; 0x43aa <__fp_pscA>
    3f80:	58 f0       	brcs	.+22     	; 0x3f98 <__addsf3x+0xc0>
    3f82:	80 e8       	ldi	r24, 0x80	; 128
    3f84:	91 e0       	ldi	r25, 0x01	; 1
    3f86:	09 f4       	brne	.+2      	; 0x3f8a <__addsf3x+0xb2>
    3f88:	9e ef       	ldi	r25, 0xFE	; 254
    3f8a:	16 d2       	rcall	.+1068   	; 0x43b8 <__fp_pscB>
    3f8c:	28 f0       	brcs	.+10     	; 0x3f98 <__addsf3x+0xc0>
    3f8e:	40 e8       	ldi	r20, 0x80	; 128
    3f90:	51 e0       	ldi	r21, 0x01	; 1
    3f92:	59 f4       	brne	.+22     	; 0x3faa <atan2+0xe>
    3f94:	5e ef       	ldi	r21, 0xFE	; 254
    3f96:	09 c0       	rjmp	.+18     	; 0x3faa <atan2+0xe>
    3f98:	d0 c1       	rjmp	.+928    	; 0x433a <__fp_nan>
    3f9a:	48 c2       	rjmp	.+1168   	; 0x442c <__fp_zero>

00003f9c <atan2>:
    3f9c:	e9 2f       	mov	r30, r25
    3f9e:	e0 78       	andi	r30, 0x80	; 128
    3fa0:	23 d2       	rcall	.+1094   	; 0x43e8 <__fp_split3>
    3fa2:	68 f3       	brcs	.-38     	; 0x3f7e <__addsf3x+0xa6>
    3fa4:	09 2e       	mov	r0, r25
    3fa6:	05 2a       	or	r0, r21
    3fa8:	c1 f3       	breq	.-16     	; 0x3f9a <__addsf3x+0xc2>
    3faa:	26 17       	cp	r18, r22
    3fac:	37 07       	cpc	r19, r23
    3fae:	48 07       	cpc	r20, r24
    3fb0:	59 07       	cpc	r21, r25
    3fb2:	38 f0       	brcs	.+14     	; 0x3fc2 <atan2+0x26>
    3fb4:	0e 2e       	mov	r0, r30
    3fb6:	07 f8       	bld	r0, 7
    3fb8:	e0 25       	eor	r30, r0
    3fba:	69 f0       	breq	.+26     	; 0x3fd6 <atan2+0x3a>
    3fbc:	e0 25       	eor	r30, r0
    3fbe:	e0 64       	ori	r30, 0x40	; 64
    3fc0:	0a c0       	rjmp	.+20     	; 0x3fd6 <atan2+0x3a>
    3fc2:	ef 63       	ori	r30, 0x3F	; 63
    3fc4:	07 f8       	bld	r0, 7
    3fc6:	00 94       	com	r0
    3fc8:	07 fa       	bst	r0, 7
    3fca:	db 01       	movw	r26, r22
    3fcc:	b9 01       	movw	r22, r18
    3fce:	9d 01       	movw	r18, r26
    3fd0:	dc 01       	movw	r26, r24
    3fd2:	ca 01       	movw	r24, r20
    3fd4:	ad 01       	movw	r20, r26
    3fd6:	ef 93       	push	r30
    3fd8:	47 d0       	rcall	.+142    	; 0x4068 <__divsf3_pse>
    3fda:	f5 d1       	rcall	.+1002   	; 0x43c6 <__fp_round>
    3fdc:	0a d0       	rcall	.+20     	; 0x3ff2 <atan>
    3fde:	5f 91       	pop	r21
    3fe0:	55 23       	and	r21, r21
    3fe2:	31 f0       	breq	.+12     	; 0x3ff0 <atan2+0x54>
    3fe4:	2b ed       	ldi	r18, 0xDB	; 219
    3fe6:	3f e0       	ldi	r19, 0x0F	; 15
    3fe8:	49 e4       	ldi	r20, 0x49	; 73
    3fea:	50 fd       	sbrc	r21, 0
    3fec:	49 ec       	ldi	r20, 0xC9	; 201
    3fee:	63 cf       	rjmp	.-314    	; 0x3eb6 <__addsf3>
    3ff0:	08 95       	ret

00003ff2 <atan>:
    3ff2:	df 93       	push	r29
    3ff4:	dd 27       	eor	r29, r29
    3ff6:	b9 2f       	mov	r27, r25
    3ff8:	bf 77       	andi	r27, 0x7F	; 127
    3ffa:	40 e8       	ldi	r20, 0x80	; 128
    3ffc:	5f e3       	ldi	r21, 0x3F	; 63
    3ffe:	16 16       	cp	r1, r22
    4000:	17 06       	cpc	r1, r23
    4002:	48 07       	cpc	r20, r24
    4004:	5b 07       	cpc	r21, r27
    4006:	10 f4       	brcc	.+4      	; 0x400c <atan+0x1a>
    4008:	d9 2f       	mov	r29, r25
    400a:	1b d2       	rcall	.+1078   	; 0x4442 <inverse>
    400c:	9f 93       	push	r25
    400e:	8f 93       	push	r24
    4010:	7f 93       	push	r23
    4012:	6f 93       	push	r22
    4014:	c2 d2       	rcall	.+1412   	; 0x459a <square>
    4016:	ec ea       	ldi	r30, 0xAC	; 172
    4018:	f0 e0       	ldi	r31, 0x00	; 0
    401a:	a2 d1       	rcall	.+836    	; 0x4360 <__fp_powser>
    401c:	d4 d1       	rcall	.+936    	; 0x43c6 <__fp_round>
    401e:	2f 91       	pop	r18
    4020:	3f 91       	pop	r19
    4022:	4f 91       	pop	r20
    4024:	5f 91       	pop	r21
    4026:	20 d2       	rcall	.+1088   	; 0x4468 <__mulsf3x>
    4028:	dd 23       	and	r29, r29
    402a:	49 f0       	breq	.+18     	; 0x403e <atan+0x4c>
    402c:	90 58       	subi	r25, 0x80	; 128
    402e:	a2 ea       	ldi	r26, 0xA2	; 162
    4030:	2a ed       	ldi	r18, 0xDA	; 218
    4032:	3f e0       	ldi	r19, 0x0F	; 15
    4034:	49 ec       	ldi	r20, 0xC9	; 201
    4036:	5f e3       	ldi	r21, 0x3F	; 63
    4038:	d0 78       	andi	r29, 0x80	; 128
    403a:	5d 27       	eor	r21, r29
    403c:	4d df       	rcall	.-358    	; 0x3ed8 <__addsf3x>
    403e:	df 91       	pop	r29
    4040:	c2 c1       	rjmp	.+900    	; 0x43c6 <__fp_round>

00004042 <__cmpsf2>:
    4042:	51 d1       	rcall	.+674    	; 0x42e6 <__fp_cmp>
    4044:	08 f4       	brcc	.+2      	; 0x4048 <__cmpsf2+0x6>
    4046:	81 e0       	ldi	r24, 0x01	; 1
    4048:	08 95       	ret

0000404a <__divsf3>:
    404a:	0c d0       	rcall	.+24     	; 0x4064 <__divsf3x>
    404c:	bc c1       	rjmp	.+888    	; 0x43c6 <__fp_round>
    404e:	b4 d1       	rcall	.+872    	; 0x43b8 <__fp_pscB>
    4050:	40 f0       	brcs	.+16     	; 0x4062 <__divsf3+0x18>
    4052:	ab d1       	rcall	.+854    	; 0x43aa <__fp_pscA>
    4054:	30 f0       	brcs	.+12     	; 0x4062 <__divsf3+0x18>
    4056:	21 f4       	brne	.+8      	; 0x4060 <__divsf3+0x16>
    4058:	5f 3f       	cpi	r21, 0xFF	; 255
    405a:	19 f0       	breq	.+6      	; 0x4062 <__divsf3+0x18>
    405c:	68 c1       	rjmp	.+720    	; 0x432e <__fp_inf>
    405e:	51 11       	cpse	r21, r1
    4060:	e6 c1       	rjmp	.+972    	; 0x442e <__fp_szero>
    4062:	6b c1       	rjmp	.+726    	; 0x433a <__fp_nan>

00004064 <__divsf3x>:
    4064:	c1 d1       	rcall	.+898    	; 0x43e8 <__fp_split3>
    4066:	98 f3       	brcs	.-26     	; 0x404e <__divsf3+0x4>

00004068 <__divsf3_pse>:
    4068:	99 23       	and	r25, r25
    406a:	c9 f3       	breq	.-14     	; 0x405e <__divsf3+0x14>
    406c:	55 23       	and	r21, r21
    406e:	b1 f3       	breq	.-20     	; 0x405c <__divsf3+0x12>
    4070:	95 1b       	sub	r25, r21
    4072:	55 0b       	sbc	r21, r21
    4074:	bb 27       	eor	r27, r27
    4076:	aa 27       	eor	r26, r26
    4078:	62 17       	cp	r22, r18
    407a:	73 07       	cpc	r23, r19
    407c:	84 07       	cpc	r24, r20
    407e:	38 f0       	brcs	.+14     	; 0x408e <__divsf3_pse+0x26>
    4080:	9f 5f       	subi	r25, 0xFF	; 255
    4082:	5f 4f       	sbci	r21, 0xFF	; 255
    4084:	22 0f       	add	r18, r18
    4086:	33 1f       	adc	r19, r19
    4088:	44 1f       	adc	r20, r20
    408a:	aa 1f       	adc	r26, r26
    408c:	a9 f3       	breq	.-22     	; 0x4078 <__divsf3_pse+0x10>
    408e:	33 d0       	rcall	.+102    	; 0x40f6 <__divsf3_pse+0x8e>
    4090:	0e 2e       	mov	r0, r30
    4092:	3a f0       	brmi	.+14     	; 0x40a2 <__divsf3_pse+0x3a>
    4094:	e0 e8       	ldi	r30, 0x80	; 128
    4096:	30 d0       	rcall	.+96     	; 0x40f8 <__divsf3_pse+0x90>
    4098:	91 50       	subi	r25, 0x01	; 1
    409a:	50 40       	sbci	r21, 0x00	; 0
    409c:	e6 95       	lsr	r30
    409e:	00 1c       	adc	r0, r0
    40a0:	ca f7       	brpl	.-14     	; 0x4094 <__divsf3_pse+0x2c>
    40a2:	29 d0       	rcall	.+82     	; 0x40f6 <__divsf3_pse+0x8e>
    40a4:	fe 2f       	mov	r31, r30
    40a6:	27 d0       	rcall	.+78     	; 0x40f6 <__divsf3_pse+0x8e>
    40a8:	66 0f       	add	r22, r22
    40aa:	77 1f       	adc	r23, r23
    40ac:	88 1f       	adc	r24, r24
    40ae:	bb 1f       	adc	r27, r27
    40b0:	26 17       	cp	r18, r22
    40b2:	37 07       	cpc	r19, r23
    40b4:	48 07       	cpc	r20, r24
    40b6:	ab 07       	cpc	r26, r27
    40b8:	b0 e8       	ldi	r27, 0x80	; 128
    40ba:	09 f0       	breq	.+2      	; 0x40be <__divsf3_pse+0x56>
    40bc:	bb 0b       	sbc	r27, r27
    40be:	80 2d       	mov	r24, r0
    40c0:	bf 01       	movw	r22, r30
    40c2:	ff 27       	eor	r31, r31
    40c4:	93 58       	subi	r25, 0x83	; 131
    40c6:	5f 4f       	sbci	r21, 0xFF	; 255
    40c8:	2a f0       	brmi	.+10     	; 0x40d4 <__divsf3_pse+0x6c>
    40ca:	9e 3f       	cpi	r25, 0xFE	; 254
    40cc:	51 05       	cpc	r21, r1
    40ce:	68 f0       	brcs	.+26     	; 0x40ea <__divsf3_pse+0x82>
    40d0:	2e c1       	rjmp	.+604    	; 0x432e <__fp_inf>
    40d2:	ad c1       	rjmp	.+858    	; 0x442e <__fp_szero>
    40d4:	5f 3f       	cpi	r21, 0xFF	; 255
    40d6:	ec f3       	brlt	.-6      	; 0x40d2 <__divsf3_pse+0x6a>
    40d8:	98 3e       	cpi	r25, 0xE8	; 232
    40da:	dc f3       	brlt	.-10     	; 0x40d2 <__divsf3_pse+0x6a>
    40dc:	86 95       	lsr	r24
    40de:	77 95       	ror	r23
    40e0:	67 95       	ror	r22
    40e2:	b7 95       	ror	r27
    40e4:	f7 95       	ror	r31
    40e6:	9f 5f       	subi	r25, 0xFF	; 255
    40e8:	c9 f7       	brne	.-14     	; 0x40dc <__divsf3_pse+0x74>
    40ea:	88 0f       	add	r24, r24
    40ec:	91 1d       	adc	r25, r1
    40ee:	96 95       	lsr	r25
    40f0:	87 95       	ror	r24
    40f2:	97 f9       	bld	r25, 7
    40f4:	08 95       	ret
    40f6:	e1 e0       	ldi	r30, 0x01	; 1
    40f8:	66 0f       	add	r22, r22
    40fa:	77 1f       	adc	r23, r23
    40fc:	88 1f       	adc	r24, r24
    40fe:	bb 1f       	adc	r27, r27
    4100:	62 17       	cp	r22, r18
    4102:	73 07       	cpc	r23, r19
    4104:	84 07       	cpc	r24, r20
    4106:	ba 07       	cpc	r27, r26
    4108:	20 f0       	brcs	.+8      	; 0x4112 <__divsf3_pse+0xaa>
    410a:	62 1b       	sub	r22, r18
    410c:	73 0b       	sbc	r23, r19
    410e:	84 0b       	sbc	r24, r20
    4110:	ba 0b       	sbc	r27, r26
    4112:	ee 1f       	adc	r30, r30
    4114:	88 f7       	brcc	.-30     	; 0x40f8 <__divsf3_pse+0x90>
    4116:	e0 95       	com	r30
    4118:	08 95       	ret

0000411a <__fixsfdi>:
    411a:	be e3       	ldi	r27, 0x3E	; 62
    411c:	04 d0       	rcall	.+8      	; 0x4126 <__fixunssfdi+0x2>
    411e:	08 f4       	brcc	.+2      	; 0x4122 <__fixsfdi+0x8>
    4120:	90 e8       	ldi	r25, 0x80	; 128
    4122:	08 95       	ret

00004124 <__fixunssfdi>:
    4124:	bf e3       	ldi	r27, 0x3F	; 63
    4126:	22 27       	eor	r18, r18
    4128:	33 27       	eor	r19, r19
    412a:	a9 01       	movw	r20, r18
    412c:	65 d1       	rcall	.+714    	; 0x43f8 <__fp_splitA>
    412e:	58 f1       	brcs	.+86     	; 0x4186 <__fixunssfdi+0x62>
    4130:	9f 57       	subi	r25, 0x7F	; 127
    4132:	40 f1       	brcs	.+80     	; 0x4184 <__fixunssfdi+0x60>
    4134:	b9 17       	cp	r27, r25
    4136:	38 f1       	brcs	.+78     	; 0x4186 <__fixunssfdi+0x62>
    4138:	bf e3       	ldi	r27, 0x3F	; 63
    413a:	b9 1b       	sub	r27, r25
    413c:	99 27       	eor	r25, r25
    413e:	b8 50       	subi	r27, 0x08	; 8
    4140:	3a f4       	brpl	.+14     	; 0x4150 <__fixunssfdi+0x2c>
    4142:	66 0f       	add	r22, r22
    4144:	77 1f       	adc	r23, r23
    4146:	88 1f       	adc	r24, r24
    4148:	99 1f       	adc	r25, r25
    414a:	b3 95       	inc	r27
    414c:	d2 f3       	brmi	.-12     	; 0x4142 <__fixunssfdi+0x1e>
    414e:	16 c0       	rjmp	.+44     	; 0x417c <__fixunssfdi+0x58>
    4150:	b8 50       	subi	r27, 0x08	; 8
    4152:	4a f0       	brmi	.+18     	; 0x4166 <__fixunssfdi+0x42>
    4154:	23 2f       	mov	r18, r19
    4156:	34 2f       	mov	r19, r20
    4158:	45 2f       	mov	r20, r21
    415a:	56 2f       	mov	r21, r22
    415c:	67 2f       	mov	r22, r23
    415e:	78 2f       	mov	r23, r24
    4160:	88 27       	eor	r24, r24
    4162:	b8 50       	subi	r27, 0x08	; 8
    4164:	ba f7       	brpl	.-18     	; 0x4154 <__fixunssfdi+0x30>
    4166:	b8 5f       	subi	r27, 0xF8	; 248
    4168:	49 f0       	breq	.+18     	; 0x417c <__fixunssfdi+0x58>
    416a:	86 95       	lsr	r24
    416c:	77 95       	ror	r23
    416e:	67 95       	ror	r22
    4170:	57 95       	ror	r21
    4172:	47 95       	ror	r20
    4174:	37 95       	ror	r19
    4176:	27 95       	ror	r18
    4178:	ba 95       	dec	r27
    417a:	b9 f7       	brne	.-18     	; 0x416a <__fixunssfdi+0x46>
    417c:	0e f4       	brtc	.+2      	; 0x4180 <__fixunssfdi+0x5c>
    417e:	e0 d0       	rcall	.+448    	; 0x4340 <__fp_negdi>
    4180:	88 94       	clc
    4182:	08 95       	ret
    4184:	88 94       	clc
    4186:	60 e0       	ldi	r22, 0x00	; 0
    4188:	70 e0       	ldi	r23, 0x00	; 0
    418a:	cb 01       	movw	r24, r22
    418c:	08 95       	ret

0000418e <__fixsfsi>:
    418e:	04 d0       	rcall	.+8      	; 0x4198 <__fixunssfsi>
    4190:	68 94       	set
    4192:	b1 11       	cpse	r27, r1
    4194:	4c c1       	rjmp	.+664    	; 0x442e <__fp_szero>
    4196:	08 95       	ret

00004198 <__fixunssfsi>:
    4198:	2f d1       	rcall	.+606    	; 0x43f8 <__fp_splitA>
    419a:	88 f0       	brcs	.+34     	; 0x41be <__fixunssfsi+0x26>
    419c:	9f 57       	subi	r25, 0x7F	; 127
    419e:	90 f0       	brcs	.+36     	; 0x41c4 <__fixunssfsi+0x2c>
    41a0:	b9 2f       	mov	r27, r25
    41a2:	99 27       	eor	r25, r25
    41a4:	b7 51       	subi	r27, 0x17	; 23
    41a6:	a0 f0       	brcs	.+40     	; 0x41d0 <__fixunssfsi+0x38>
    41a8:	d1 f0       	breq	.+52     	; 0x41de <__fixunssfsi+0x46>
    41aa:	66 0f       	add	r22, r22
    41ac:	77 1f       	adc	r23, r23
    41ae:	88 1f       	adc	r24, r24
    41b0:	99 1f       	adc	r25, r25
    41b2:	1a f0       	brmi	.+6      	; 0x41ba <__fixunssfsi+0x22>
    41b4:	ba 95       	dec	r27
    41b6:	c9 f7       	brne	.-14     	; 0x41aa <__fixunssfsi+0x12>
    41b8:	12 c0       	rjmp	.+36     	; 0x41de <__fixunssfsi+0x46>
    41ba:	b1 30       	cpi	r27, 0x01	; 1
    41bc:	81 f0       	breq	.+32     	; 0x41de <__fixunssfsi+0x46>
    41be:	36 d1       	rcall	.+620    	; 0x442c <__fp_zero>
    41c0:	b1 e0       	ldi	r27, 0x01	; 1
    41c2:	08 95       	ret
    41c4:	33 c1       	rjmp	.+614    	; 0x442c <__fp_zero>
    41c6:	67 2f       	mov	r22, r23
    41c8:	78 2f       	mov	r23, r24
    41ca:	88 27       	eor	r24, r24
    41cc:	b8 5f       	subi	r27, 0xF8	; 248
    41ce:	39 f0       	breq	.+14     	; 0x41de <__fixunssfsi+0x46>
    41d0:	b9 3f       	cpi	r27, 0xF9	; 249
    41d2:	cc f3       	brlt	.-14     	; 0x41c6 <__fixunssfsi+0x2e>
    41d4:	86 95       	lsr	r24
    41d6:	77 95       	ror	r23
    41d8:	67 95       	ror	r22
    41da:	b3 95       	inc	r27
    41dc:	d9 f7       	brne	.-10     	; 0x41d4 <__fixunssfsi+0x3c>
    41de:	3e f4       	brtc	.+14     	; 0x41ee <__fixunssfsi+0x56>
    41e0:	90 95       	com	r25
    41e2:	80 95       	com	r24
    41e4:	70 95       	com	r23
    41e6:	61 95       	neg	r22
    41e8:	7f 4f       	sbci	r23, 0xFF	; 255
    41ea:	8f 4f       	sbci	r24, 0xFF	; 255
    41ec:	9f 4f       	sbci	r25, 0xFF	; 255
    41ee:	08 95       	ret

000041f0 <__floatunsisf>:
    41f0:	e8 94       	clt
    41f2:	09 c0       	rjmp	.+18     	; 0x4206 <__floatsisf+0x12>

000041f4 <__floatsisf>:
    41f4:	97 fb       	bst	r25, 7
    41f6:	3e f4       	brtc	.+14     	; 0x4206 <__floatsisf+0x12>
    41f8:	90 95       	com	r25
    41fa:	80 95       	com	r24
    41fc:	70 95       	com	r23
    41fe:	61 95       	neg	r22
    4200:	7f 4f       	sbci	r23, 0xFF	; 255
    4202:	8f 4f       	sbci	r24, 0xFF	; 255
    4204:	9f 4f       	sbci	r25, 0xFF	; 255
    4206:	99 23       	and	r25, r25
    4208:	a9 f0       	breq	.+42     	; 0x4234 <__floatsisf+0x40>
    420a:	f9 2f       	mov	r31, r25
    420c:	96 e9       	ldi	r25, 0x96	; 150
    420e:	bb 27       	eor	r27, r27
    4210:	93 95       	inc	r25
    4212:	f6 95       	lsr	r31
    4214:	87 95       	ror	r24
    4216:	77 95       	ror	r23
    4218:	67 95       	ror	r22
    421a:	b7 95       	ror	r27
    421c:	f1 11       	cpse	r31, r1
    421e:	f8 cf       	rjmp	.-16     	; 0x4210 <__floatsisf+0x1c>
    4220:	fa f4       	brpl	.+62     	; 0x4260 <__floatsisf+0x6c>
    4222:	bb 0f       	add	r27, r27
    4224:	11 f4       	brne	.+4      	; 0x422a <__floatsisf+0x36>
    4226:	60 ff       	sbrs	r22, 0
    4228:	1b c0       	rjmp	.+54     	; 0x4260 <__floatsisf+0x6c>
    422a:	6f 5f       	subi	r22, 0xFF	; 255
    422c:	7f 4f       	sbci	r23, 0xFF	; 255
    422e:	8f 4f       	sbci	r24, 0xFF	; 255
    4230:	9f 4f       	sbci	r25, 0xFF	; 255
    4232:	16 c0       	rjmp	.+44     	; 0x4260 <__floatsisf+0x6c>
    4234:	88 23       	and	r24, r24
    4236:	11 f0       	breq	.+4      	; 0x423c <__floatsisf+0x48>
    4238:	96 e9       	ldi	r25, 0x96	; 150
    423a:	11 c0       	rjmp	.+34     	; 0x425e <__floatsisf+0x6a>
    423c:	77 23       	and	r23, r23
    423e:	21 f0       	breq	.+8      	; 0x4248 <__floatsisf+0x54>
    4240:	9e e8       	ldi	r25, 0x8E	; 142
    4242:	87 2f       	mov	r24, r23
    4244:	76 2f       	mov	r23, r22
    4246:	05 c0       	rjmp	.+10     	; 0x4252 <__floatsisf+0x5e>
    4248:	66 23       	and	r22, r22
    424a:	71 f0       	breq	.+28     	; 0x4268 <__floatsisf+0x74>
    424c:	96 e8       	ldi	r25, 0x86	; 134
    424e:	86 2f       	mov	r24, r22
    4250:	70 e0       	ldi	r23, 0x00	; 0
    4252:	60 e0       	ldi	r22, 0x00	; 0
    4254:	2a f0       	brmi	.+10     	; 0x4260 <__floatsisf+0x6c>
    4256:	9a 95       	dec	r25
    4258:	66 0f       	add	r22, r22
    425a:	77 1f       	adc	r23, r23
    425c:	88 1f       	adc	r24, r24
    425e:	da f7       	brpl	.-10     	; 0x4256 <__floatsisf+0x62>
    4260:	88 0f       	add	r24, r24
    4262:	96 95       	lsr	r25
    4264:	87 95       	ror	r24
    4266:	97 f9       	bld	r25, 7
    4268:	08 95       	ret

0000426a <__floatundisf>:
    426a:	e8 94       	clt

0000426c <__fp_di2sf>:
    426c:	f9 2f       	mov	r31, r25
    426e:	96 eb       	ldi	r25, 0xB6	; 182
    4270:	ff 23       	and	r31, r31
    4272:	81 f0       	breq	.+32     	; 0x4294 <__fp_di2sf+0x28>
    4274:	12 16       	cp	r1, r18
    4276:	13 06       	cpc	r1, r19
    4278:	14 06       	cpc	r1, r20
    427a:	44 0b       	sbc	r20, r20
    427c:	93 95       	inc	r25
    427e:	f6 95       	lsr	r31
    4280:	87 95       	ror	r24
    4282:	77 95       	ror	r23
    4284:	67 95       	ror	r22
    4286:	57 95       	ror	r21
    4288:	40 40       	sbci	r20, 0x00	; 0
    428a:	ff 23       	and	r31, r31
    428c:	b9 f7       	brne	.-18     	; 0x427c <__fp_di2sf+0x10>
    428e:	1b c0       	rjmp	.+54     	; 0x42c6 <__fp_di2sf+0x5a>
    4290:	99 27       	eor	r25, r25
    4292:	08 95       	ret
    4294:	88 23       	and	r24, r24
    4296:	51 f4       	brne	.+20     	; 0x42ac <__fp_di2sf+0x40>
    4298:	98 50       	subi	r25, 0x08	; 8
    429a:	d2 f7       	brpl	.-12     	; 0x4290 <__fp_di2sf+0x24>
    429c:	87 2b       	or	r24, r23
    429e:	76 2f       	mov	r23, r22
    42a0:	65 2f       	mov	r22, r21
    42a2:	54 2f       	mov	r21, r20
    42a4:	43 2f       	mov	r20, r19
    42a6:	32 2f       	mov	r19, r18
    42a8:	20 e0       	ldi	r18, 0x00	; 0
    42aa:	b1 f3       	breq	.-20     	; 0x4298 <__fp_di2sf+0x2c>
    42ac:	12 16       	cp	r1, r18
    42ae:	13 06       	cpc	r1, r19
    42b0:	14 06       	cpc	r1, r20
    42b2:	44 0b       	sbc	r20, r20
    42b4:	88 23       	and	r24, r24
    42b6:	3a f0       	brmi	.+14     	; 0x42c6 <__fp_di2sf+0x5a>
    42b8:	9a 95       	dec	r25
    42ba:	44 0f       	add	r20, r20
    42bc:	55 1f       	adc	r21, r21
    42be:	66 1f       	adc	r22, r22
    42c0:	77 1f       	adc	r23, r23
    42c2:	88 1f       	adc	r24, r24
    42c4:	ca f7       	brpl	.-14     	; 0x42b8 <__fp_di2sf+0x4c>
    42c6:	55 23       	and	r21, r21
    42c8:	4a f4       	brpl	.+18     	; 0x42dc <__fp_di2sf+0x70>
    42ca:	44 0f       	add	r20, r20
    42cc:	55 1f       	adc	r21, r21
    42ce:	11 f4       	brne	.+4      	; 0x42d4 <__fp_di2sf+0x68>
    42d0:	60 ff       	sbrs	r22, 0
    42d2:	04 c0       	rjmp	.+8      	; 0x42dc <__fp_di2sf+0x70>
    42d4:	6f 5f       	subi	r22, 0xFF	; 255
    42d6:	7f 4f       	sbci	r23, 0xFF	; 255
    42d8:	8f 4f       	sbci	r24, 0xFF	; 255
    42da:	9f 4f       	sbci	r25, 0xFF	; 255
    42dc:	88 0f       	add	r24, r24
    42de:	96 95       	lsr	r25
    42e0:	87 95       	ror	r24
    42e2:	97 f9       	bld	r25, 7
    42e4:	08 95       	ret

000042e6 <__fp_cmp>:
    42e6:	99 0f       	add	r25, r25
    42e8:	00 08       	sbc	r0, r0
    42ea:	55 0f       	add	r21, r21
    42ec:	aa 0b       	sbc	r26, r26
    42ee:	e0 e8       	ldi	r30, 0x80	; 128
    42f0:	fe ef       	ldi	r31, 0xFE	; 254
    42f2:	16 16       	cp	r1, r22
    42f4:	17 06       	cpc	r1, r23
    42f6:	e8 07       	cpc	r30, r24
    42f8:	f9 07       	cpc	r31, r25
    42fa:	c0 f0       	brcs	.+48     	; 0x432c <__fp_cmp+0x46>
    42fc:	12 16       	cp	r1, r18
    42fe:	13 06       	cpc	r1, r19
    4300:	e4 07       	cpc	r30, r20
    4302:	f5 07       	cpc	r31, r21
    4304:	98 f0       	brcs	.+38     	; 0x432c <__fp_cmp+0x46>
    4306:	62 1b       	sub	r22, r18
    4308:	73 0b       	sbc	r23, r19
    430a:	84 0b       	sbc	r24, r20
    430c:	95 0b       	sbc	r25, r21
    430e:	39 f4       	brne	.+14     	; 0x431e <__fp_cmp+0x38>
    4310:	0a 26       	eor	r0, r26
    4312:	61 f0       	breq	.+24     	; 0x432c <__fp_cmp+0x46>
    4314:	23 2b       	or	r18, r19
    4316:	24 2b       	or	r18, r20
    4318:	25 2b       	or	r18, r21
    431a:	21 f4       	brne	.+8      	; 0x4324 <__fp_cmp+0x3e>
    431c:	08 95       	ret
    431e:	0a 26       	eor	r0, r26
    4320:	09 f4       	brne	.+2      	; 0x4324 <__fp_cmp+0x3e>
    4322:	a1 40       	sbci	r26, 0x01	; 1
    4324:	a6 95       	lsr	r26
    4326:	8f ef       	ldi	r24, 0xFF	; 255
    4328:	81 1d       	adc	r24, r1
    432a:	81 1d       	adc	r24, r1
    432c:	08 95       	ret

0000432e <__fp_inf>:
    432e:	97 f9       	bld	r25, 7
    4330:	9f 67       	ori	r25, 0x7F	; 127
    4332:	80 e8       	ldi	r24, 0x80	; 128
    4334:	70 e0       	ldi	r23, 0x00	; 0
    4336:	60 e0       	ldi	r22, 0x00	; 0
    4338:	08 95       	ret

0000433a <__fp_nan>:
    433a:	9f ef       	ldi	r25, 0xFF	; 255
    433c:	80 ec       	ldi	r24, 0xC0	; 192
    433e:	08 95       	ret

00004340 <__fp_negdi>:
    4340:	90 95       	com	r25
    4342:	80 95       	com	r24
    4344:	70 95       	com	r23
    4346:	60 95       	com	r22
    4348:	50 95       	com	r21
    434a:	40 95       	com	r20
    434c:	30 95       	com	r19
    434e:	21 95       	neg	r18
    4350:	3f 4f       	sbci	r19, 0xFF	; 255
    4352:	4f 4f       	sbci	r20, 0xFF	; 255
    4354:	5f 4f       	sbci	r21, 0xFF	; 255
    4356:	6f 4f       	sbci	r22, 0xFF	; 255
    4358:	7f 4f       	sbci	r23, 0xFF	; 255
    435a:	8f 4f       	sbci	r24, 0xFF	; 255
    435c:	9f 4f       	sbci	r25, 0xFF	; 255
    435e:	08 95       	ret

00004360 <__fp_powser>:
    4360:	df 93       	push	r29
    4362:	cf 93       	push	r28
    4364:	1f 93       	push	r17
    4366:	0f 93       	push	r16
    4368:	ff 92       	push	r15
    436a:	ef 92       	push	r14
    436c:	df 92       	push	r13
    436e:	7b 01       	movw	r14, r22
    4370:	8c 01       	movw	r16, r24
    4372:	68 94       	set
    4374:	05 c0       	rjmp	.+10     	; 0x4380 <__fp_powser+0x20>
    4376:	da 2e       	mov	r13, r26
    4378:	ef 01       	movw	r28, r30
    437a:	76 d0       	rcall	.+236    	; 0x4468 <__mulsf3x>
    437c:	fe 01       	movw	r30, r28
    437e:	e8 94       	clt
    4380:	a5 91       	lpm	r26, Z+
    4382:	25 91       	lpm	r18, Z+
    4384:	35 91       	lpm	r19, Z+
    4386:	45 91       	lpm	r20, Z+
    4388:	55 91       	lpm	r21, Z+
    438a:	ae f3       	brts	.-22     	; 0x4376 <__fp_powser+0x16>
    438c:	ef 01       	movw	r28, r30
    438e:	a4 dd       	rcall	.-1208   	; 0x3ed8 <__addsf3x>
    4390:	fe 01       	movw	r30, r28
    4392:	97 01       	movw	r18, r14
    4394:	a8 01       	movw	r20, r16
    4396:	da 94       	dec	r13
    4398:	79 f7       	brne	.-34     	; 0x4378 <__fp_powser+0x18>
    439a:	df 90       	pop	r13
    439c:	ef 90       	pop	r14
    439e:	ff 90       	pop	r15
    43a0:	0f 91       	pop	r16
    43a2:	1f 91       	pop	r17
    43a4:	cf 91       	pop	r28
    43a6:	df 91       	pop	r29
    43a8:	08 95       	ret

000043aa <__fp_pscA>:
    43aa:	00 24       	eor	r0, r0
    43ac:	0a 94       	dec	r0
    43ae:	16 16       	cp	r1, r22
    43b0:	17 06       	cpc	r1, r23
    43b2:	18 06       	cpc	r1, r24
    43b4:	09 06       	cpc	r0, r25
    43b6:	08 95       	ret

000043b8 <__fp_pscB>:
    43b8:	00 24       	eor	r0, r0
    43ba:	0a 94       	dec	r0
    43bc:	12 16       	cp	r1, r18
    43be:	13 06       	cpc	r1, r19
    43c0:	14 06       	cpc	r1, r20
    43c2:	05 06       	cpc	r0, r21
    43c4:	08 95       	ret

000043c6 <__fp_round>:
    43c6:	09 2e       	mov	r0, r25
    43c8:	03 94       	inc	r0
    43ca:	00 0c       	add	r0, r0
    43cc:	11 f4       	brne	.+4      	; 0x43d2 <__fp_round+0xc>
    43ce:	88 23       	and	r24, r24
    43d0:	52 f0       	brmi	.+20     	; 0x43e6 <__fp_round+0x20>
    43d2:	bb 0f       	add	r27, r27
    43d4:	40 f4       	brcc	.+16     	; 0x43e6 <__fp_round+0x20>
    43d6:	bf 2b       	or	r27, r31
    43d8:	11 f4       	brne	.+4      	; 0x43de <__fp_round+0x18>
    43da:	60 ff       	sbrs	r22, 0
    43dc:	04 c0       	rjmp	.+8      	; 0x43e6 <__fp_round+0x20>
    43de:	6f 5f       	subi	r22, 0xFF	; 255
    43e0:	7f 4f       	sbci	r23, 0xFF	; 255
    43e2:	8f 4f       	sbci	r24, 0xFF	; 255
    43e4:	9f 4f       	sbci	r25, 0xFF	; 255
    43e6:	08 95       	ret

000043e8 <__fp_split3>:
    43e8:	57 fd       	sbrc	r21, 7
    43ea:	90 58       	subi	r25, 0x80	; 128
    43ec:	44 0f       	add	r20, r20
    43ee:	55 1f       	adc	r21, r21
    43f0:	59 f0       	breq	.+22     	; 0x4408 <__fp_splitA+0x10>
    43f2:	5f 3f       	cpi	r21, 0xFF	; 255
    43f4:	71 f0       	breq	.+28     	; 0x4412 <__fp_splitA+0x1a>
    43f6:	47 95       	ror	r20

000043f8 <__fp_splitA>:
    43f8:	88 0f       	add	r24, r24
    43fa:	97 fb       	bst	r25, 7
    43fc:	99 1f       	adc	r25, r25
    43fe:	61 f0       	breq	.+24     	; 0x4418 <__fp_splitA+0x20>
    4400:	9f 3f       	cpi	r25, 0xFF	; 255
    4402:	79 f0       	breq	.+30     	; 0x4422 <__fp_splitA+0x2a>
    4404:	87 95       	ror	r24
    4406:	08 95       	ret
    4408:	12 16       	cp	r1, r18
    440a:	13 06       	cpc	r1, r19
    440c:	14 06       	cpc	r1, r20
    440e:	55 1f       	adc	r21, r21
    4410:	f2 cf       	rjmp	.-28     	; 0x43f6 <__fp_split3+0xe>
    4412:	46 95       	lsr	r20
    4414:	f1 df       	rcall	.-30     	; 0x43f8 <__fp_splitA>
    4416:	08 c0       	rjmp	.+16     	; 0x4428 <__fp_splitA+0x30>
    4418:	16 16       	cp	r1, r22
    441a:	17 06       	cpc	r1, r23
    441c:	18 06       	cpc	r1, r24
    441e:	99 1f       	adc	r25, r25
    4420:	f1 cf       	rjmp	.-30     	; 0x4404 <__fp_splitA+0xc>
    4422:	86 95       	lsr	r24
    4424:	71 05       	cpc	r23, r1
    4426:	61 05       	cpc	r22, r1
    4428:	08 94       	sec
    442a:	08 95       	ret

0000442c <__fp_zero>:
    442c:	e8 94       	clt

0000442e <__fp_szero>:
    442e:	bb 27       	eor	r27, r27
    4430:	66 27       	eor	r22, r22
    4432:	77 27       	eor	r23, r23
    4434:	cb 01       	movw	r24, r22
    4436:	97 f9       	bld	r25, 7
    4438:	08 95       	ret

0000443a <__gesf2>:
    443a:	55 df       	rcall	.-342    	; 0x42e6 <__fp_cmp>
    443c:	08 f4       	brcc	.+2      	; 0x4440 <__gesf2+0x6>
    443e:	8f ef       	ldi	r24, 0xFF	; 255
    4440:	08 95       	ret

00004442 <inverse>:
    4442:	9b 01       	movw	r18, r22
    4444:	ac 01       	movw	r20, r24
    4446:	60 e0       	ldi	r22, 0x00	; 0
    4448:	70 e0       	ldi	r23, 0x00	; 0
    444a:	80 e8       	ldi	r24, 0x80	; 128
    444c:	9f e3       	ldi	r25, 0x3F	; 63
    444e:	fd cd       	rjmp	.-1030   	; 0x404a <__divsf3>

00004450 <__mulsf3>:
    4450:	0b d0       	rcall	.+22     	; 0x4468 <__mulsf3x>
    4452:	b9 cf       	rjmp	.-142    	; 0x43c6 <__fp_round>
    4454:	aa df       	rcall	.-172    	; 0x43aa <__fp_pscA>
    4456:	28 f0       	brcs	.+10     	; 0x4462 <__mulsf3+0x12>
    4458:	af df       	rcall	.-162    	; 0x43b8 <__fp_pscB>
    445a:	18 f0       	brcs	.+6      	; 0x4462 <__mulsf3+0x12>
    445c:	95 23       	and	r25, r21
    445e:	09 f0       	breq	.+2      	; 0x4462 <__mulsf3+0x12>
    4460:	66 cf       	rjmp	.-308    	; 0x432e <__fp_inf>
    4462:	6b cf       	rjmp	.-298    	; 0x433a <__fp_nan>
    4464:	11 24       	eor	r1, r1
    4466:	e3 cf       	rjmp	.-58     	; 0x442e <__fp_szero>

00004468 <__mulsf3x>:
    4468:	bf df       	rcall	.-130    	; 0x43e8 <__fp_split3>
    446a:	a0 f3       	brcs	.-24     	; 0x4454 <__mulsf3+0x4>

0000446c <__mulsf3_pse>:
    446c:	95 9f       	mul	r25, r21
    446e:	d1 f3       	breq	.-12     	; 0x4464 <__mulsf3+0x14>
    4470:	95 0f       	add	r25, r21
    4472:	50 e0       	ldi	r21, 0x00	; 0
    4474:	55 1f       	adc	r21, r21
    4476:	62 9f       	mul	r22, r18
    4478:	f0 01       	movw	r30, r0
    447a:	72 9f       	mul	r23, r18
    447c:	bb 27       	eor	r27, r27
    447e:	f0 0d       	add	r31, r0
    4480:	b1 1d       	adc	r27, r1
    4482:	63 9f       	mul	r22, r19
    4484:	aa 27       	eor	r26, r26
    4486:	f0 0d       	add	r31, r0
    4488:	b1 1d       	adc	r27, r1
    448a:	aa 1f       	adc	r26, r26
    448c:	64 9f       	mul	r22, r20
    448e:	66 27       	eor	r22, r22
    4490:	b0 0d       	add	r27, r0
    4492:	a1 1d       	adc	r26, r1
    4494:	66 1f       	adc	r22, r22
    4496:	82 9f       	mul	r24, r18
    4498:	22 27       	eor	r18, r18
    449a:	b0 0d       	add	r27, r0
    449c:	a1 1d       	adc	r26, r1
    449e:	62 1f       	adc	r22, r18
    44a0:	73 9f       	mul	r23, r19
    44a2:	b0 0d       	add	r27, r0
    44a4:	a1 1d       	adc	r26, r1
    44a6:	62 1f       	adc	r22, r18
    44a8:	83 9f       	mul	r24, r19
    44aa:	a0 0d       	add	r26, r0
    44ac:	61 1d       	adc	r22, r1
    44ae:	22 1f       	adc	r18, r18
    44b0:	74 9f       	mul	r23, r20
    44b2:	33 27       	eor	r19, r19
    44b4:	a0 0d       	add	r26, r0
    44b6:	61 1d       	adc	r22, r1
    44b8:	23 1f       	adc	r18, r19
    44ba:	84 9f       	mul	r24, r20
    44bc:	60 0d       	add	r22, r0
    44be:	21 1d       	adc	r18, r1
    44c0:	82 2f       	mov	r24, r18
    44c2:	76 2f       	mov	r23, r22
    44c4:	6a 2f       	mov	r22, r26
    44c6:	11 24       	eor	r1, r1
    44c8:	9f 57       	subi	r25, 0x7F	; 127
    44ca:	50 40       	sbci	r21, 0x00	; 0
    44cc:	8a f0       	brmi	.+34     	; 0x44f0 <__mulsf3_pse+0x84>
    44ce:	e1 f0       	breq	.+56     	; 0x4508 <__mulsf3_pse+0x9c>
    44d0:	88 23       	and	r24, r24
    44d2:	4a f0       	brmi	.+18     	; 0x44e6 <__mulsf3_pse+0x7a>
    44d4:	ee 0f       	add	r30, r30
    44d6:	ff 1f       	adc	r31, r31
    44d8:	bb 1f       	adc	r27, r27
    44da:	66 1f       	adc	r22, r22
    44dc:	77 1f       	adc	r23, r23
    44de:	88 1f       	adc	r24, r24
    44e0:	91 50       	subi	r25, 0x01	; 1
    44e2:	50 40       	sbci	r21, 0x00	; 0
    44e4:	a9 f7       	brne	.-22     	; 0x44d0 <__mulsf3_pse+0x64>
    44e6:	9e 3f       	cpi	r25, 0xFE	; 254
    44e8:	51 05       	cpc	r21, r1
    44ea:	70 f0       	brcs	.+28     	; 0x4508 <__mulsf3_pse+0x9c>
    44ec:	20 cf       	rjmp	.-448    	; 0x432e <__fp_inf>
    44ee:	9f cf       	rjmp	.-194    	; 0x442e <__fp_szero>
    44f0:	5f 3f       	cpi	r21, 0xFF	; 255
    44f2:	ec f3       	brlt	.-6      	; 0x44ee <__mulsf3_pse+0x82>
    44f4:	98 3e       	cpi	r25, 0xE8	; 232
    44f6:	dc f3       	brlt	.-10     	; 0x44ee <__mulsf3_pse+0x82>
    44f8:	86 95       	lsr	r24
    44fa:	77 95       	ror	r23
    44fc:	67 95       	ror	r22
    44fe:	b7 95       	ror	r27
    4500:	f7 95       	ror	r31
    4502:	e7 95       	ror	r30
    4504:	9f 5f       	subi	r25, 0xFF	; 255
    4506:	c1 f7       	brne	.-16     	; 0x44f8 <__mulsf3_pse+0x8c>
    4508:	fe 2b       	or	r31, r30
    450a:	88 0f       	add	r24, r24
    450c:	91 1d       	adc	r25, r1
    450e:	96 95       	lsr	r25
    4510:	87 95       	ror	r24
    4512:	97 f9       	bld	r25, 7
    4514:	08 95       	ret
    4516:	11 f4       	brne	.+4      	; 0x451c <__mulsf3_pse+0xb0>
    4518:	0e f4       	brtc	.+2      	; 0x451c <__mulsf3_pse+0xb0>
    451a:	0f cf       	rjmp	.-482    	; 0x433a <__fp_nan>
    451c:	41 c0       	rjmp	.+130    	; 0x45a0 <__fp_mpack>

0000451e <sqrt>:
    451e:	6c df       	rcall	.-296    	; 0x43f8 <__fp_splitA>
    4520:	d0 f3       	brcs	.-12     	; 0x4516 <__mulsf3_pse+0xaa>
    4522:	99 23       	and	r25, r25
    4524:	d9 f3       	breq	.-10     	; 0x451c <__mulsf3_pse+0xb0>
    4526:	ce f3       	brts	.-14     	; 0x451a <__mulsf3_pse+0xae>
    4528:	9f 57       	subi	r25, 0x7F	; 127
    452a:	55 0b       	sbc	r21, r21
    452c:	87 ff       	sbrs	r24, 7
    452e:	46 d0       	rcall	.+140    	; 0x45bc <__fp_norm2>
    4530:	00 24       	eor	r0, r0
    4532:	a0 e6       	ldi	r26, 0x60	; 96
    4534:	40 ea       	ldi	r20, 0xA0	; 160
    4536:	90 01       	movw	r18, r0
    4538:	80 58       	subi	r24, 0x80	; 128
    453a:	56 95       	lsr	r21
    453c:	97 95       	ror	r25
    453e:	28 f4       	brcc	.+10     	; 0x454a <sqrt+0x2c>
    4540:	80 5c       	subi	r24, 0xC0	; 192
    4542:	66 0f       	add	r22, r22
    4544:	77 1f       	adc	r23, r23
    4546:	88 1f       	adc	r24, r24
    4548:	20 f0       	brcs	.+8      	; 0x4552 <sqrt+0x34>
    454a:	26 17       	cp	r18, r22
    454c:	37 07       	cpc	r19, r23
    454e:	48 07       	cpc	r20, r24
    4550:	30 f4       	brcc	.+12     	; 0x455e <sqrt+0x40>
    4552:	62 1b       	sub	r22, r18
    4554:	73 0b       	sbc	r23, r19
    4556:	84 0b       	sbc	r24, r20
    4558:	20 29       	or	r18, r0
    455a:	31 29       	or	r19, r1
    455c:	4a 2b       	or	r20, r26
    455e:	a6 95       	lsr	r26
    4560:	17 94       	ror	r1
    4562:	07 94       	ror	r0
    4564:	20 25       	eor	r18, r0
    4566:	31 25       	eor	r19, r1
    4568:	4a 27       	eor	r20, r26
    456a:	58 f7       	brcc	.-42     	; 0x4542 <sqrt+0x24>
    456c:	66 0f       	add	r22, r22
    456e:	77 1f       	adc	r23, r23
    4570:	88 1f       	adc	r24, r24
    4572:	20 f0       	brcs	.+8      	; 0x457c <sqrt+0x5e>
    4574:	26 17       	cp	r18, r22
    4576:	37 07       	cpc	r19, r23
    4578:	48 07       	cpc	r20, r24
    457a:	30 f4       	brcc	.+12     	; 0x4588 <sqrt+0x6a>
    457c:	62 0b       	sbc	r22, r18
    457e:	73 0b       	sbc	r23, r19
    4580:	84 0b       	sbc	r24, r20
    4582:	20 0d       	add	r18, r0
    4584:	31 1d       	adc	r19, r1
    4586:	41 1d       	adc	r20, r1
    4588:	a0 95       	com	r26
    458a:	81 f7       	brne	.-32     	; 0x456c <sqrt+0x4e>
    458c:	b9 01       	movw	r22, r18
    458e:	84 2f       	mov	r24, r20
    4590:	91 58       	subi	r25, 0x81	; 129
    4592:	88 0f       	add	r24, r24
    4594:	96 95       	lsr	r25
    4596:	87 95       	ror	r24
    4598:	08 95       	ret

0000459a <square>:
    459a:	9b 01       	movw	r18, r22
    459c:	ac 01       	movw	r20, r24
    459e:	58 cf       	rjmp	.-336    	; 0x4450 <__mulsf3>

000045a0 <__fp_mpack>:
    45a0:	9f 3f       	cpi	r25, 0xFF	; 255
    45a2:	31 f0       	breq	.+12     	; 0x45b0 <__fp_mpack_finite+0xc>

000045a4 <__fp_mpack_finite>:
    45a4:	91 50       	subi	r25, 0x01	; 1
    45a6:	20 f4       	brcc	.+8      	; 0x45b0 <__fp_mpack_finite+0xc>
    45a8:	87 95       	ror	r24
    45aa:	77 95       	ror	r23
    45ac:	67 95       	ror	r22
    45ae:	b7 95       	ror	r27
    45b0:	88 0f       	add	r24, r24
    45b2:	91 1d       	adc	r25, r1
    45b4:	96 95       	lsr	r25
    45b6:	87 95       	ror	r24
    45b8:	97 f9       	bld	r25, 7
    45ba:	08 95       	ret

000045bc <__fp_norm2>:
    45bc:	91 50       	subi	r25, 0x01	; 1
    45be:	50 40       	sbci	r21, 0x00	; 0
    45c0:	66 0f       	add	r22, r22
    45c2:	77 1f       	adc	r23, r23
    45c4:	88 1f       	adc	r24, r24
    45c6:	d2 f7       	brpl	.-12     	; 0x45bc <__fp_norm2>
    45c8:	08 95       	ret

000045ca <__udivmodsi4>:
    45ca:	a1 e2       	ldi	r26, 0x21	; 33
    45cc:	1a 2e       	mov	r1, r26
    45ce:	aa 1b       	sub	r26, r26
    45d0:	bb 1b       	sub	r27, r27
    45d2:	fd 01       	movw	r30, r26
    45d4:	0d c0       	rjmp	.+26     	; 0x45f0 <__udivmodsi4_ep>

000045d6 <__udivmodsi4_loop>:
    45d6:	aa 1f       	adc	r26, r26
    45d8:	bb 1f       	adc	r27, r27
    45da:	ee 1f       	adc	r30, r30
    45dc:	ff 1f       	adc	r31, r31
    45de:	a2 17       	cp	r26, r18
    45e0:	b3 07       	cpc	r27, r19
    45e2:	e4 07       	cpc	r30, r20
    45e4:	f5 07       	cpc	r31, r21
    45e6:	20 f0       	brcs	.+8      	; 0x45f0 <__udivmodsi4_ep>
    45e8:	a2 1b       	sub	r26, r18
    45ea:	b3 0b       	sbc	r27, r19
    45ec:	e4 0b       	sbc	r30, r20
    45ee:	f5 0b       	sbc	r31, r21

000045f0 <__udivmodsi4_ep>:
    45f0:	66 1f       	adc	r22, r22
    45f2:	77 1f       	adc	r23, r23
    45f4:	88 1f       	adc	r24, r24
    45f6:	99 1f       	adc	r25, r25
    45f8:	1a 94       	dec	r1
    45fa:	69 f7       	brne	.-38     	; 0x45d6 <__udivmodsi4_loop>
    45fc:	60 95       	com	r22
    45fe:	70 95       	com	r23
    4600:	80 95       	com	r24
    4602:	90 95       	com	r25
    4604:	9b 01       	movw	r18, r22
    4606:	ac 01       	movw	r20, r24
    4608:	bd 01       	movw	r22, r26
    460a:	cf 01       	movw	r24, r30
    460c:	08 95       	ret

0000460e <__umulhisi3>:
    460e:	a2 9f       	mul	r26, r18
    4610:	b0 01       	movw	r22, r0
    4612:	b3 9f       	mul	r27, r19
    4614:	c0 01       	movw	r24, r0
    4616:	a3 9f       	mul	r26, r19
    4618:	70 0d       	add	r23, r0
    461a:	81 1d       	adc	r24, r1
    461c:	11 24       	eor	r1, r1
    461e:	91 1d       	adc	r25, r1
    4620:	b2 9f       	mul	r27, r18
    4622:	70 0d       	add	r23, r0
    4624:	81 1d       	adc	r24, r1
    4626:	11 24       	eor	r1, r1
    4628:	91 1d       	adc	r25, r1
    462a:	08 95       	ret

0000462c <__ashldi3>:
    462c:	0f 93       	push	r16
    462e:	08 30       	cpi	r16, 0x08	; 8
    4630:	90 f0       	brcs	.+36     	; 0x4656 <__ashldi3+0x2a>
    4632:	98 2f       	mov	r25, r24
    4634:	87 2f       	mov	r24, r23
    4636:	76 2f       	mov	r23, r22
    4638:	65 2f       	mov	r22, r21
    463a:	54 2f       	mov	r21, r20
    463c:	43 2f       	mov	r20, r19
    463e:	32 2f       	mov	r19, r18
    4640:	22 27       	eor	r18, r18
    4642:	08 50       	subi	r16, 0x08	; 8
    4644:	f4 cf       	rjmp	.-24     	; 0x462e <__ashldi3+0x2>
    4646:	22 0f       	add	r18, r18
    4648:	33 1f       	adc	r19, r19
    464a:	44 1f       	adc	r20, r20
    464c:	55 1f       	adc	r21, r21
    464e:	66 1f       	adc	r22, r22
    4650:	77 1f       	adc	r23, r23
    4652:	88 1f       	adc	r24, r24
    4654:	99 1f       	adc	r25, r25
    4656:	0a 95       	dec	r16
    4658:	b2 f7       	brpl	.-20     	; 0x4646 <__ashldi3+0x1a>
    465a:	0f 91       	pop	r16
    465c:	08 95       	ret

0000465e <__adddi3>:
    465e:	2a 0d       	add	r18, r10
    4660:	3b 1d       	adc	r19, r11
    4662:	4c 1d       	adc	r20, r12
    4664:	5d 1d       	adc	r21, r13
    4666:	6e 1d       	adc	r22, r14
    4668:	7f 1d       	adc	r23, r15
    466a:	80 1f       	adc	r24, r16
    466c:	91 1f       	adc	r25, r17
    466e:	08 95       	ret

00004670 <__subdi3>:
    4670:	2a 19       	sub	r18, r10
    4672:	3b 09       	sbc	r19, r11
    4674:	4c 09       	sbc	r20, r12
    4676:	5d 09       	sbc	r21, r13
    4678:	6e 09       	sbc	r22, r14
    467a:	7f 09       	sbc	r23, r15
    467c:	80 0b       	sbc	r24, r16
    467e:	91 0b       	sbc	r25, r17
    4680:	08 95       	ret

00004682 <_exit>:
    4682:	f8 94       	cli

00004684 <__stop_program>:
    4684:	ff cf       	rjmp	.-2      	; 0x4684 <__stop_program>
