# do combolock.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:06:07 on Nov 16,2023
# vlog -work work combolock.vo 
# -- Compiling module combolock
# 
# Top level modules:
# 	combolock
# End time: 12:06:07 on Nov 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:06:07 on Nov 16,2023
# vlog -work work Waveform.vwf.vt 
# -- Compiling module combolock_vlg_vec_tst
# 
# Top level modules:
# 	combolock_vlg_vec_tst
# End time: 12:06:07 on Nov 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.combolock_vlg_vec_tst 
# Start time: 12:06:07 on Nov 16,2023
# //  ModelSim - Intel FPGA Edition 2020.1 Feb 28 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Intel FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.combolock_vlg_vec_tst
# Loading work.combolock
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_clkena
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# after#24
# ** Note: $finish    : Waveform.vwf.vt(59)
#    Time: 200 ns  Iteration: 0  Instance: /combolock_vlg_vec_tst
# End time: 12:06:08 on Nov 16,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
