

================================================================
== Vivado HLS Report for 'subconv_3x3_16_no_re'
================================================================
* Date:           Sun Dec 16 18:15:00 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       optimization_sub1x1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  467761|  467761|  467761|  467761|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  467760|  467760|     19490|          -|          -|    24|    no    |
        | + Loop 1.1              |   19488|   19488|      1218|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1          |    1216|    1216|        76|          -|          -|    16|    no    |
        |   +++ Loop 1.1.1.1      |      72|      72|        24|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      21|      21|         7|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 15
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond5)
3 --> 
	4  / (!exitcond6)
	2  / (exitcond6)
4 --> 
	5  / (!exitcond7)
	3  / (exitcond7)
5 --> 
	6  / (!exitcond8)
	14  / (exitcond8)
6 --> 
	7  / true
7 --> 
	8  / (!exitcond)
	5  / (exitcond)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	7  / true
14 --> 
	15  / true
15 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_16 (12)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:358
:0  br label %.loopexit


 <State 2>: 3.31ns
ST_2: co (14)  [1/1] 0.00ns
.loopexit:0  %co = phi i5 [ 0, %0 ], [ %co_6, %.loopexit.loopexit ]

ST_2: exitcond5 (15)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:358
.loopexit:1  %exitcond5 = icmp eq i5 %co, -8

ST_2: empty (16)  [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_2: co_6 (17)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:358
.loopexit:3  %co_6 = add i5 %co, 1

ST_2: StgValue_21 (18)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:358
.loopexit:4  br i1 %exitcond5, label %2, label %.preheader47.preheader

ST_2: tmp (20)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:364
.preheader47.preheader:0  %tmp = zext i5 %co to i64

ST_2: tmp_cast (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:358
.preheader47.preheader:1  %tmp_cast = zext i5 %co to i8

ST_2: tmp_s (22)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:358
.preheader47.preheader:2  %tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %co, i2 0)

ST_2: p_shl4_cast (23)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:364
.preheader47.preheader:3  %p_shl4_cast = zext i7 %tmp_s to i8

ST_2: tmp_158 (24)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:364
.preheader47.preheader:4  %tmp_158 = sub i8 %p_shl4_cast, %tmp_cast

ST_2: tmp_174_cast (25)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:364
.preheader47.preheader:5  %tmp_174_cast = sext i8 %tmp_158 to i9

ST_2: tmp_159 (26)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:358
.preheader47.preheader:6  %tmp_159 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %co, i4 0)

ST_2: p_shl2_cast (27)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:358
.preheader47.preheader:7  %p_shl2_cast = zext i9 %tmp_159 to i10

ST_2: tmp_160 (28)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:358
.preheader47.preheader:8  %tmp_160 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co, i1 false)

ST_2: p_shl3_cast (29)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:368
.preheader47.preheader:9  %p_shl3_cast = zext i6 %tmp_160 to i10

ST_2: tmp_161 (30)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:368
.preheader47.preheader:10  %tmp_161 = add i10 %p_shl2_cast, %p_shl3_cast

ST_2: tmp_163 (31)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:358
.preheader47.preheader:11  %tmp_163 = trunc i5 %co to i3

ST_2: newIndex (32)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:358
.preheader47.preheader:12  %newIndex = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %co, i32 3, i32 4)

ST_2: tmp_162 (33)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:358
.preheader47.preheader:13  %tmp_162 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %newIndex, i4 0)

ST_2: p_shl_cast (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:358
.preheader47.preheader:14  %p_shl_cast = zext i6 %tmp_162 to i7

ST_2: tmp_164 (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:358
.preheader47.preheader:15  %tmp_164 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %newIndex, i1 false)

ST_2: p_shl1_cast (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:358
.preheader47.preheader:16  %p_shl1_cast = zext i3 %tmp_164 to i7

ST_2: tmp_165 (37)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:358
.preheader47.preheader:17  %tmp_165 = add i7 %p_shl_cast, %p_shl1_cast

ST_2: bias_V_addr (38)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:367
.preheader47.preheader:18  %bias_V_addr = getelementptr [24 x i8]* %bias_V, i64 0, i64 %tmp

ST_2: StgValue_41 (39)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:359
.preheader47.preheader:19  br label %.preheader47

ST_2: StgValue_42 (188)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:372
:0  ret void


 <State 3>: 4.67ns
ST_3: h (41)  [1/1] 0.00ns
.preheader47:0  %h = phi i5 [ %h_6, %1 ], [ 1, %.preheader47.preheader ]

ST_3: exitcond6 (42)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:359
.preheader47:1  %exitcond6 = icmp eq i5 %h, -15

ST_3: empty_56 (43)  [1/1] 0.00ns
.preheader47:2  %empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_3: StgValue_46 (44)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:359
.preheader47:3  br i1 %exitcond6, label %.loopexit.loopexit, label %.preheader46.preheader

ST_3: tmp_cast_57 (46)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:368
.preheader46.preheader:0  %tmp_cast_57 = zext i5 %h to i10

ST_3: tmp_166 (47)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:368
.preheader46.preheader:1  %tmp_166 = add i10 %tmp_cast_57, %tmp_161

ST_3: p_shl5_cast (48)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:368
.preheader46.preheader:2  %p_shl5_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_166, i4 0)

ST_3: tmp_167 (49)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:368
.preheader46.preheader:3  %tmp_167 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_166, i1 false)

ST_3: p_shl6_cast (50)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:368
.preheader46.preheader:4  %p_shl6_cast = zext i11 %tmp_167 to i14

ST_3: tmp_168 (51)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:368
.preheader46.preheader:5  %tmp_168 = add i14 %p_shl5_cast, %p_shl6_cast

ST_3: StgValue_53 (52)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:360
.preheader46.preheader:6  br label %.preheader46

ST_3: StgValue_54 (186)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 3.31ns
ST_4: w (54)  [1/1] 0.00ns
.preheader46:0  %w = phi i5 [ %w_6, %_ifconv1 ], [ 1, %.preheader46.preheader ]

ST_4: exitcond7 (55)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:360
.preheader46:1  %exitcond7 = icmp eq i5 %w, -15

ST_4: empty_58 (56)  [1/1] 0.00ns
.preheader46:2  %empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_4: StgValue_58 (57)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:360
.preheader46:3  br i1 %exitcond7, label %1, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader

ST_4: StgValue_59 (59)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:362
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i

ST_4: h_6 (183)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:359
:0  %h_6 = add i5 %h, 1

ST_4: StgValue_61 (184)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:359
:1  br label %.preheader47


 <State 5>: 6.82ns
ST_5: p_Val2_s (61)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  %p_Val2_s = phi i8 [ %p_Val2_49, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit ], [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader ]

ST_5: m (62)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:1  %m = phi i2 [ %m_6, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit ], [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader ]

ST_5: exitcond8 (63)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:362
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:2  %exitcond8 = icmp eq i2 %m, -1

ST_5: empty_59 (64)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:3  %empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_5: m_6 (65)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:362
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:4  %m_6 = add i2 %m, 1

ST_5: StgValue_67 (66)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:362
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:5  br i1 %exitcond8, label %_ifconv1, label %.preheader.preheader

ST_5: tmp_102_cast (68)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:364
.preheader.preheader:0  %tmp_102_cast = zext i2 %m to i9

ST_5: tmp_170 (69)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:364
.preheader.preheader:1  %tmp_170 = add i9 %tmp_174_cast, %tmp_102_cast

ST_5: tmp2 (72)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:364
.preheader.preheader:4  %tmp2 = add i2 -1, %m

ST_5: tmp2_cast (73)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:364
.preheader.preheader:5  %tmp2_cast = sext i2 %tmp2 to i5

ST_5: tmp_103 (74)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:364
.preheader.preheader:6  %tmp_103 = add i5 %h, %tmp2_cast

ST_5: tmp_104_cast (75)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:364
.preheader.preheader:7  %tmp_104_cast = zext i5 %tmp_103 to i7

ST_5: tmp_173 (76)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:358
.preheader.preheader:8  %tmp_173 = add i7 %tmp_165, %tmp_104_cast

ST_5: p_Val2_46 (161)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:367
_ifconv1:1  %p_Val2_46 = load i8* %bias_V_addr, align 1


 <State 6>: 2.33ns
ST_6: tmp_171 (70)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:364 (grouped into LUT with out node tmp_172)
.preheader.preheader:2  %tmp_171 = shl i9 %tmp_170, 2

ST_6: tmp_172 (71)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:364 (out node of the LUT)
.preheader.preheader:3  %tmp_172 = sub i9 %tmp_171, %tmp_170

ST_6: p_shl7_cast (77)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:358
.preheader.preheader:9  %p_shl7_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_173, i4 0)

ST_6: tmp_174 (78)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:358
.preheader.preheader:10  %tmp_174 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_173, i1 false)

ST_6: p_shl8_cast (79)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:358
.preheader.preheader:11  %p_shl8_cast = zext i8 %tmp_174 to i11

ST_6: tmp_175 (80)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:358
.preheader.preheader:12  %tmp_175 = add i11 %p_shl8_cast, %p_shl7_cast

ST_6: StgValue_82 (81)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:363
.preheader.preheader:13  br label %.preheader


 <State 7>: 6.83ns
ST_7: p_Val2_49 (83)  [1/1] 0.00ns
.preheader:0  %p_Val2_49 = phi i8 [ %p_Val2_s, %.preheader.preheader ], [ %sum_V, %_ifconv ]

ST_7: n (84)  [1/1] 0.00ns
.preheader:1  %n = phi i2 [ 0, %.preheader.preheader ], [ %n_6, %_ifconv ]

ST_7: exitcond (85)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:363
.preheader:2  %exitcond = icmp eq i2 %n, -1

ST_7: empty_60 (86)  [1/1] 0.00ns
.preheader:3  %empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_7: n_6 (87)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:363
.preheader:4  %n_6 = add i2 %n, 1

ST_7: StgValue_88 (88)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:363
.preheader:5  br i1 %exitcond, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit, label %_ifconv

ST_7: tmp_105_cast (90)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:0  %tmp_105_cast = zext i2 %n to i9

ST_7: tmp_176 (91)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:1  %tmp_176 = add i9 %tmp_105_cast, %tmp_172

ST_7: tmp_193_cast (92)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:2  %tmp_193_cast = zext i9 %tmp_176 to i64

ST_7: weight_V_addr (93)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:3  %weight_V_addr = getelementptr [216 x i8]* %weight_V, i64 0, i64 %tmp_193_cast

ST_7: tmp3 (94)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:4  %tmp3 = add i2 %n, -1

ST_7: tmp3_cast (95)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:5  %tmp3_cast = sext i2 %tmp3 to i5

ST_7: tmp_106 (96)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:6  %tmp_106 = add i5 %tmp3_cast, %w

ST_7: tmp_107_cast (97)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:7  %tmp_107_cast = zext i5 %tmp_106 to i11

ST_7: tmp_177 (98)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:8  %tmp_177 = add i11 %tmp_107_cast, %tmp_175

ST_7: weight_V_load (108)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:18  %weight_V_load = load i8* %weight_V_addr, align 1

ST_7: StgValue_99 (158)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i


 <State 8>: 3.25ns
ST_8: tmp_194_cast (99)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:9  %tmp_194_cast = zext i11 %tmp_177 to i64

ST_8: buffer1_1_24_16x16_p (100)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:10  %buffer1_1_24_16x16_p = getelementptr [972 x i8]* @buffer1_1_24_16x16_p_2, i64 0, i64 %tmp_194_cast

ST_8: buffer1_1_24_16x16_p_9 (101)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:11  %buffer1_1_24_16x16_p_9 = getelementptr [972 x i8]* @buffer1_1_24_16x16_p_7, i64 0, i64 %tmp_194_cast

ST_8: buffer1_1_24_16x16_p_10 (102)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:12  %buffer1_1_24_16x16_p_10 = getelementptr [972 x i8]* @buffer1_1_24_16x16_p_3, i64 0, i64 %tmp_194_cast

ST_8: buffer1_1_24_16x16_p_11 (103)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:13  %buffer1_1_24_16x16_p_11 = getelementptr [972 x i8]* @buffer1_1_24_16x16_p_4, i64 0, i64 %tmp_194_cast

ST_8: buffer1_1_24_16x16_p_12 (104)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:14  %buffer1_1_24_16x16_p_12 = getelementptr [972 x i8]* @buffer1_1_24_16x16_p, i64 0, i64 %tmp_194_cast

ST_8: buffer1_1_24_16x16_p_13 (105)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:15  %buffer1_1_24_16x16_p_13 = getelementptr [972 x i8]* @buffer1_1_24_16x16_p_5, i64 0, i64 %tmp_194_cast

ST_8: buffer1_1_24_16x16_p_14 (106)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:16  %buffer1_1_24_16x16_p_14 = getelementptr [972 x i8]* @buffer1_1_24_16x16_p_1, i64 0, i64 %tmp_194_cast

ST_8: buffer1_1_24_16x16_p_15 (107)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:17  %buffer1_1_24_16x16_p_15 = getelementptr [972 x i8]* @buffer1_1_24_16x16_p_6, i64 0, i64 %tmp_194_cast

ST_8: weight_V_load (108)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:18  %weight_V_load = load i8* %weight_V_addr, align 1

ST_8: buffer1_1_24_16x16_p_16 (110)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:20  %buffer1_1_24_16x16_p_16 = load i8* %buffer1_1_24_16x16_p_9, align 1

ST_8: buffer1_1_24_16x16_p_17 (111)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:21  %buffer1_1_24_16x16_p_17 = load i8* %buffer1_1_24_16x16_p_15, align 1

ST_8: buffer1_1_24_16x16_p_18 (112)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:22  %buffer1_1_24_16x16_p_18 = load i8* %buffer1_1_24_16x16_p_13, align 1

ST_8: buffer1_1_24_16x16_p_19 (113)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:23  %buffer1_1_24_16x16_p_19 = load i8* %buffer1_1_24_16x16_p_11, align 1

ST_8: buffer1_1_24_16x16_p_20 (114)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:24  %buffer1_1_24_16x16_p_20 = load i8* %buffer1_1_24_16x16_p_10, align 1

ST_8: buffer1_1_24_16x16_p_21 (115)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:25  %buffer1_1_24_16x16_p_21 = load i8* %buffer1_1_24_16x16_p, align 1

ST_8: buffer1_1_24_16x16_p_22 (116)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:26  %buffer1_1_24_16x16_p_22 = load i8* %buffer1_1_24_16x16_p_14, align 1

ST_8: buffer1_1_24_16x16_p_23 (117)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:27  %buffer1_1_24_16x16_p_23 = load i8* %buffer1_1_24_16x16_p_12, align 1


 <State 9>: 5.73ns
ST_9: buffer1_1_24_16x16_p_16 (110)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:20  %buffer1_1_24_16x16_p_16 = load i8* %buffer1_1_24_16x16_p_9, align 1

ST_9: buffer1_1_24_16x16_p_17 (111)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:21  %buffer1_1_24_16x16_p_17 = load i8* %buffer1_1_24_16x16_p_15, align 1

ST_9: buffer1_1_24_16x16_p_18 (112)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:22  %buffer1_1_24_16x16_p_18 = load i8* %buffer1_1_24_16x16_p_13, align 1

ST_9: buffer1_1_24_16x16_p_19 (113)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:23  %buffer1_1_24_16x16_p_19 = load i8* %buffer1_1_24_16x16_p_11, align 1

ST_9: buffer1_1_24_16x16_p_20 (114)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:24  %buffer1_1_24_16x16_p_20 = load i8* %buffer1_1_24_16x16_p_10, align 1

ST_9: buffer1_1_24_16x16_p_21 (115)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:25  %buffer1_1_24_16x16_p_21 = load i8* %buffer1_1_24_16x16_p, align 1

ST_9: buffer1_1_24_16x16_p_22 (116)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:26  %buffer1_1_24_16x16_p_22 = load i8* %buffer1_1_24_16x16_p_14, align 1

ST_9: buffer1_1_24_16x16_p_23 (117)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:27  %buffer1_1_24_16x16_p_23 = load i8* %buffer1_1_24_16x16_p_12, align 1

ST_9: tmp_108 (118)  [1/1] 2.48ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:28  %tmp_108 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %buffer1_1_24_16x16_p_16, i8 %buffer1_1_24_16x16_p_17, i8 %buffer1_1_24_16x16_p_18, i8 %buffer1_1_24_16x16_p_19, i8 %buffer1_1_24_16x16_p_20, i8 %buffer1_1_24_16x16_p_21, i8 %buffer1_1_24_16x16_p_22, i8 %buffer1_1_24_16x16_p_23, i3 %tmp_163)


 <State 10>: 6.43ns
ST_10: OP1_V (109)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:19  %OP1_V = sext i8 %weight_V_load to i16

ST_10: OP2_V (119)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:29  %OP2_V = sext i8 %tmp_108 to i16

ST_10: p_Val2_6 (120)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:30  %p_Val2_6 = mul i16 %OP1_V, %OP2_V

ST_10: tmp_179 (126)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:36  %tmp_179 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_6, i32 5)


 <State 11>: 6.78ns
ST_11: tmp_109 (121)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:31  %tmp_109 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %p_Val2_49, i6 0)

ST_11: tmp_159_cast (122)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:32  %tmp_159_cast = sext i14 %tmp_109 to i16

ST_11: p_Val2_50 (123)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:33  %p_Val2_50 = add i16 %tmp_159_cast, %p_Val2_6

ST_11: signbit (124)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:34  %signbit = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_50, i32 15)

ST_11: p_Val2_51 (125)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:35  %p_Val2_51 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_50, i32 6, i32 13)

ST_11: tmp_110 (127)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:37  %tmp_110 = zext i1 %tmp_179 to i8

ST_11: tmp_180 (128)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:364 (grouped into LUT with out node carry)
_ifconv:38  %tmp_180 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_50, i32 13)

ST_11: p_Val2_52 (129)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:39  %p_Val2_52 = add i8 %p_Val2_51, %tmp_110

ST_11: newsignbit (130)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:40  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_52, i32 7)

ST_11: tmp_111 (131)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:364 (grouped into LUT with out node carry)
_ifconv:41  %tmp_111 = xor i1 %newsignbit, true

ST_11: carry (132)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:364 (out node of the LUT)
_ifconv:42  %carry = and i1 %tmp_180, %tmp_111

ST_11: tmp_112 (134)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:44  %tmp_112 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_50, i32 14, i32 15)


 <State 12>: 8.28ns
ST_12: tmp_182 (133)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:364 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:43  %tmp_182 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_50, i32 14)

ST_12: Range1_all_ones (135)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:45  %Range1_all_ones = icmp eq i2 %tmp_112, -1

ST_12: Range1_all_zeros (136)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:46  %Range1_all_zeros = icmp eq i2 %tmp_112, 0

ST_12: deleted_zeros (137)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:364 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:47  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_12: tmp_113 (138)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:364 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:48  %tmp_113 = xor i1 %tmp_182, true

ST_12: p_41_i_i (139)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:364 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:49  %p_41_i_i = and i1 %signbit, %tmp_113

ST_12: deleted_ones (140)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:364 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:50  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

ST_12: p_38_i_i (141)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:51  %p_38_i_i = and i1 %carry, %Range1_all_ones

ST_12: p_not_i_i (142)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:364 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:52  %p_not_i_i = xor i1 %deleted_zeros, true

ST_12: brmerge_i_i6 (143)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:364 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:53  %brmerge_i_i6 = or i1 %newsignbit, %p_not_i_i

ST_12: tmp_114 (144)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:364
_ifconv:54  %tmp_114 = xor i1 %signbit, true

ST_12: overflow (145)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:364 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:55  %overflow = and i1 %brmerge_i_i6, %tmp_114

ST_12: brmerge40_demorgan_i (146)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:364 (out node of the LUT)
_ifconv:56  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

ST_12: tmp4_demorgan (147)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:364 (grouped into LUT with out node underflow)
_ifconv:57  %tmp4_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

ST_12: tmp4 (148)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:364 (grouped into LUT with out node underflow)
_ifconv:58  %tmp4 = xor i1 %tmp4_demorgan, true

ST_12: underflow (149)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:364 (out node of the LUT)
_ifconv:59  %underflow = and i1 %signbit, %tmp4

ST_12: brmerge_i_i_i (150)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:364 (out node of the LUT)
_ifconv:60  %brmerge_i_i_i = or i1 %underflow, %overflow


 <State 13>: 4.14ns
ST_13: tmp5 (151)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:364 (grouped into LUT with out node sum_V)
_ifconv:61  %tmp5 = or i1 %brmerge40_demorgan_i, %tmp_114

ST_13: underflow_not (152)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:364 (grouped into LUT with out node sum_V)
_ifconv:62  %underflow_not = or i1 %tmp5, %p_38_i_i

ST_13: p_Val2_48_mux (153)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:364 (out node of the LUT)
_ifconv:63  %p_Val2_48_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_52

ST_13: p_Val2_s_61 (154)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:364 (grouped into LUT with out node sum_V)
_ifconv:64  %p_Val2_s_61 = select i1 %underflow, i8 -128, i8 %p_Val2_52

ST_13: sum_V (155)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:364 (out node of the LUT)
_ifconv:65  %sum_V = select i1 %underflow_not, i8 %p_Val2_48_mux, i8 %p_Val2_s_61

ST_13: StgValue_165 (156)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:363
_ifconv:66  br label %.preheader


 <State 14>: 4.64ns
ST_14: tmp_98 (160)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:367
_ifconv1:0  %tmp_98 = sext i8 %p_Val2_s to i9

ST_14: p_Val2_46 (161)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:367
_ifconv1:1  %p_Val2_46 = load i8* %bias_V_addr, align 1

ST_14: tmp_99 (162)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:367
_ifconv1:2  %tmp_99 = sext i8 %p_Val2_46 to i9

ST_14: p_Val2_47 (163)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:367
_ifconv1:3  %p_Val2_47 = add i9 %tmp_98, %tmp_99

ST_14: isneg (164)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:367
_ifconv1:4  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_47, i32 8)

ST_14: result_V (165)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:367
_ifconv1:5  %result_V = add i8 %p_Val2_s, %p_Val2_46

ST_14: newsignbit_8 (166)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:367
_ifconv1:6  %newsignbit_8 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %result_V, i32 7)


 <State 15>: 7.39ns
ST_15: tmp_100 (167)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:367 (grouped into LUT with out node p_result_V)
_ifconv1:7  %tmp_100 = xor i1 %newsignbit_8, true

ST_15: underflow_8 (168)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:367 (grouped into LUT with out node p_result_V)
_ifconv1:8  %underflow_8 = and i1 %isneg, %tmp_100

ST_15: brmerge_i_i (169)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:367 (grouped into LUT with out node result_1)
_ifconv1:9  %brmerge_i_i = xor i1 %isneg, %newsignbit_8

ST_15: isneg_not (170)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:367 (grouped into LUT with out node result_1)
_ifconv1:10  %isneg_not = xor i1 %isneg, true

ST_15: brmerge9 (171)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:367 (grouped into LUT with out node result_1)
_ifconv1:11  %brmerge9 = or i1 %newsignbit_8, %isneg_not

ST_15: result_V_mux (172)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:367 (grouped into LUT with out node result_1)
_ifconv1:12  %result_V_mux = select i1 %brmerge_i_i, i8 127, i8 %result_V

ST_15: p_result_V (173)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:367 (out node of the LUT)
_ifconv1:13  %p_result_V = select i1 %underflow_8, i8 -128, i8 %result_V

ST_15: result_1 (174)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:367 (out node of the LUT)
_ifconv1:14  %result_1 = select i1 %brmerge9, i8 %result_V_mux, i8 %p_result_V

ST_15: tmp_101_cast (175)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:368
_ifconv1:15  %tmp_101_cast = zext i5 %w to i14

ST_15: tmp_169 (176)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:368
_ifconv1:16  %tmp_169 = add i14 %tmp_168, %tmp_101_cast

ST_15: tmp_185_cast (177)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:368
_ifconv1:17  %tmp_185_cast = zext i14 %tmp_169 to i64

ST_15: output_V_addr (178)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:368
_ifconv1:18  %output_V_addr = getelementptr [7776 x i8]* %output_V, i64 0, i64 %tmp_185_cast

ST_15: StgValue_185 (179)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:368
_ifconv1:19  store i8 %result_1, i8* %output_V_addr, align 1

ST_15: w_6 (180)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:360
_ifconv1:20  %w_6 = add i5 %w, 1

ST_15: StgValue_187 (181)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:360
_ifconv1:21  br label %.preheader46



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:358) [14]  (1.59 ns)

 <State 2>: 3.31ns
The critical path consists of the following:
	'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:358) [14]  (0 ns)
	'icmp' operation ('exitcond5', acceleartor_hls_padding/components.cpp:358) [15]  (3.31 ns)

 <State 3>: 4.67ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', acceleartor_hls_padding/components.cpp:359) [41]  (0 ns)
	'add' operation ('tmp_166', acceleartor_hls_padding/components.cpp:368) [47]  (2.32 ns)
	'add' operation ('tmp_168', acceleartor_hls_padding/components.cpp:368) [51]  (2.34 ns)

 <State 4>: 3.31ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', acceleartor_hls_padding/components.cpp:360) [54]  (0 ns)
	'icmp' operation ('exitcond7', acceleartor_hls_padding/components.cpp:360) [55]  (3.31 ns)

 <State 5>: 6.82ns
The critical path consists of the following:
	'phi' operation ('m') with incoming values : ('m', acceleartor_hls_padding/components.cpp:362) [62]  (0 ns)
	'add' operation ('tmp2', acceleartor_hls_padding/components.cpp:364) [72]  (2.17 ns)
	'add' operation ('tmp_103', acceleartor_hls_padding/components.cpp:364) [74]  (2.33 ns)
	'add' operation ('tmp_173', acceleartor_hls_padding/components.cpp:358) [76]  (2.32 ns)

 <State 6>: 2.33ns
The critical path consists of the following:
	'add' operation ('tmp_175', acceleartor_hls_padding/components.cpp:358) [80]  (2.33 ns)

 <State 7>: 6.83ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', acceleartor_hls_padding/components.cpp:363) [84]  (0 ns)
	'add' operation ('tmp3', acceleartor_hls_padding/components.cpp:364) [94]  (2.17 ns)
	'add' operation ('tmp_106', acceleartor_hls_padding/components.cpp:364) [96]  (2.33 ns)
	'add' operation ('tmp_177', acceleartor_hls_padding/components.cpp:364) [98]  (2.33 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('buffer1_1_24_16x16_p_9', acceleartor_hls_padding/components.cpp:364) [101]  (0 ns)
	'load' operation ('buffer1_1_24_16x16_p_16', acceleartor_hls_padding/components.cpp:364) on array 'buffer1_1_24_16x16_p_7' [110]  (3.25 ns)

 <State 9>: 5.73ns
The critical path consists of the following:
	'load' operation ('buffer1_1_24_16x16_p_16', acceleartor_hls_padding/components.cpp:364) on array 'buffer1_1_24_16x16_p_7' [110]  (3.25 ns)
	'mux' operation ('tmp_108', acceleartor_hls_padding/components.cpp:364) [118]  (2.48 ns)

 <State 10>: 6.43ns
The critical path consists of the following:
	'mul' operation ('__Val2__', acceleartor_hls_padding/components.cpp:364) [120]  (6.43 ns)

 <State 11>: 6.78ns
The critical path consists of the following:
	'add' operation ('__Val2__', acceleartor_hls_padding/components.cpp:364) [123]  (2.39 ns)
	'add' operation ('__Val2__', acceleartor_hls_padding/components.cpp:364) [129]  (2.32 ns)
	'xor' operation ('tmp_111', acceleartor_hls_padding/components.cpp:364) [131]  (0 ns)
	'and' operation ('carry', acceleartor_hls_padding/components.cpp:364) [132]  (2.07 ns)

 <State 12>: 8.28ns
The critical path consists of the following:
	'icmp' operation ('Range1_all_ones', acceleartor_hls_padding/components.cpp:364) [135]  (2.07 ns)
	'and' operation ('p_38_i_i', acceleartor_hls_padding/components.cpp:364) [141]  (2.07 ns)
	'or' operation ('tmp4_demorgan', acceleartor_hls_padding/components.cpp:364) [147]  (0 ns)
	'xor' operation ('tmp4', acceleartor_hls_padding/components.cpp:364) [148]  (0 ns)
	'and' operation ('underflow', acceleartor_hls_padding/components.cpp:364) [149]  (2.07 ns)
	'or' operation ('brmerge_i_i_i', acceleartor_hls_padding/components.cpp:364) [150]  (2.07 ns)

 <State 13>: 4.14ns
The critical path consists of the following:
	'select' operation ('p_Val2_48_mux', acceleartor_hls_padding/components.cpp:364) [153]  (2.07 ns)
	'select' operation ('sum.V', acceleartor_hls_padding/components.cpp:364) [155]  (2.07 ns)

 <State 14>: 4.64ns
The critical path consists of the following:
	'load' operation ('__Val2__', acceleartor_hls_padding/components.cpp:367) on array 'bias_V' [161]  (2.32 ns)
	'add' operation ('__Val2__', acceleartor_hls_padding/components.cpp:367) [163]  (2.32 ns)

 <State 15>: 7.39ns
The critical path consists of the following:
	'xor' operation ('tmp_100', acceleartor_hls_padding/components.cpp:367) [167]  (0 ns)
	'and' operation ('underflow', acceleartor_hls_padding/components.cpp:367) [168]  (0 ns)
	'select' operation ('p_result_V', acceleartor_hls_padding/components.cpp:367) [173]  (2.07 ns)
	'select' operation ('result_1', acceleartor_hls_padding/components.cpp:367) [174]  (2.07 ns)
	'store' operation (acceleartor_hls_padding/components.cpp:368) of variable 'result_1', acceleartor_hls_padding/components.cpp:367 on array 'output_V' [179]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
