Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/brett/Builds/vivado/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto 2f17d5f280b3405ebc1bf2f5da894be1 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Binary_to_BCD_SIM_behav xil_defaultlib.Binary_to_BCD_SIM -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture arch_binary_to_bcd of entity xil_defaultlib.Binary_to_BCD [binary_to_bcd_default]
Compiling architecture behavioral of entity xil_defaultlib.binary_to_bcd_sim
Built simulation snapshot Binary_to_BCD_SIM_behav
