// Seed: 3611679087
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_8;
  assign module_1.id_12 = 0;
endmodule
module module_0 (
    output wor id_0,
    output tri1 id_1,
    input supply1 id_2,
    input supply1 id_3,
    output wor id_4,
    output wire id_5,
    input uwire id_6,
    input supply0 id_7,
    output tri1 id_8,
    input tri0 id_9,
    input wor id_10
    , id_23,
    input wand id_11,
    input wand id_12,
    input tri id_13,
    input supply0 id_14,
    input supply0 id_15,
    input wire id_16,
    input tri1 id_17,
    input wor id_18,
    input uwire id_19,
    input tri0 id_20,
    input tri1 id_21
);
  assign module_1 = 1'b0;
  module_0 modCall_1 (
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23
  );
  assign id_0 = 1;
  or primCall (
      id_0,
      id_7,
      id_21,
      id_20,
      id_3,
      id_6,
      id_17,
      id_10,
      id_19,
      id_11,
      id_16,
      id_18,
      id_2,
      id_9,
      id_23,
      id_12,
      id_15
  );
  assign id_5 = 1'b0 & id_15;
  assign id_4 = id_21;
endmodule
