<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Resets</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part47.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part49.htm">Next &gt;</a></p><p class="s7" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark51">&zwnj;</a>Resets</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The design makes use of the PLL lock signals for reset handling.</p><p style="padding-top: 6pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Good design practice requires that resets are carefully synchronized and processed. The reference design uses</p><p style="text-indent: 0pt;text-align: left;"><span><img width="152" height="21" alt="image" src="Image_405.png"/></span></p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">reset_processor_v2</p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">reset_processor_v2</p><p style="text-indent: 0pt;text-align: left;"/><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">reset_processor_v2</p><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">multiple instances of the              module which combines multiple sources, correctly</p><p style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">synchronizes them to the specified clock domains and subsequently pipelines the resets to allow for fan-out</p><p style="text-indent: 0pt;text-align: left;"><span><img width="152" height="21" alt="image" src="Image_406.png"/></span></p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">reset_processor_v2</p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">reset_processor_v2</p><p style="text-indent: 0pt;text-align: left;"/><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">reset_processor_v2</p><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;line-height: 117%;text-align: left;">control and re-timing. The output from the clock domain.</p><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The design consists of five instances of the reset_processor:</p><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">module is a synchronous reset signal per</p><p style="text-indent: 0pt;text-align: left;"><span><img width="80" height="21" alt="image" src="Image_407.png"/></span></p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">i_reg_clk</p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">i_reg_clk</p><p style="text-indent: 0pt;text-align: left;"/><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">i_reg_clk</p><p style="padding-top: 6pt;padding-left: 22pt;text-indent: 0pt;text-align: left;">• One instance is for the 2D NoC circuits, which uses the PLL lock signals as asynchronous resets and generates</p><p style="text-indent: 0pt;text-align: left;"><span><img width="72" height="21" alt="image" src="Image_408.png"/></span></p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">reg_rstn</p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">reg_rstn</p><p style="text-indent: 0pt;text-align: left;"/><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">reg_rstn</p><p style="padding-top: 4pt;padding-left: 31pt;text-indent: 0pt;text-align: left;">a reset,</p><p style="padding-top: 2pt;padding-left: 31pt;text-indent: 0pt;text-align: left;">clock domain.</p><p style="padding-top: 4pt;padding-left: 26pt;text-indent: 0pt;text-align: left;">, that is synchronous to</p><p style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: center;">. This output also gets synchronized to the NAP</p><p style="padding-top: 4pt;padding-left: 22pt;text-indent: 0pt;text-align: left;">• Instances are instantiated for each DC interface, resulting in four instances in total. Each instance also uses</p><p style="text-indent: 0pt;text-align: left;"><span><img width="120" height="21" alt="image" src="Image_409.png"/></span></p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">dci_input_rstn</p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">dci_input_rstn</p><p style="text-indent: 0pt;text-align: left;"/><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">dci_input_rstn</p><p style="padding-top: 4pt;padding-left: 31pt;text-indent: 0pt;text-align: left;">the PLL lock signals as asynchronous resets, along with their respective DC interface,          ,</p><p style="text-indent: 0pt;text-align: left;"><span><img width="128" height="21" alt="image" src="Image_410.png"/></span></p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">dci_output_rstn</p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">dci_output_rstn</p><p style="text-indent: 0pt;text-align: left;"/><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">dci_output_rstn</p><p style="padding-top: 5pt;padding-left: 31pt;text-indent: 0pt;text-align: left;">producing a local signal,           .</p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part47.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part49.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
