Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jan 28 11:39:35 2022
| Host         : skilletLaptop running 64-bit Debian GNU/Linux 11 (bullseye)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'lab9VGA_xlconstant_0_0'

1. Summary
----------

SUCCESS in the upgrade of lab9VGA_xlconstant_0_0 (xilinx.com:ip:xlconstant:1.1) from (Rev. 2) to (Rev. 6)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jan 28 11:39:35 2022
| Host         : skilletLaptop running 64-bit Debian GNU/Linux 11 (bullseye)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'lab9VGA_processing_system7_0_axi_periph_1'

1. Summary
----------

SUCCESS in the upgrade of lab9VGA_processing_system7_0_axi_periph_1 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 10) to (Rev. 21)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jan 28 11:39:35 2022
| Host         : skilletLaptop running 64-bit Debian GNU/Linux 11 (bullseye)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'lab9VGA_processing_system7_0_1'

1. Summary
----------

SUCCESS in the upgrade of lab9VGA_processing_system7_0_1 (xilinx.com:ip:processing_system7:5.5) from (Rev. 3) to (Rev. 6)

2. Upgrade messages
-------------------

WARNING: upgrade cannot add parameter PCW_TRACE_INTERNAL_WIDTH with default value 32 : a parameter called PCW_TRACE_INTERNAL_WIDTH already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_USE_AXI_NONSECURE with default value 0 : a parameter called PCW_USE_AXI_NONSECURE already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_EN_PTP_ENET0 with default value 1 : a parameter called PCW_EN_PTP_ENET0 already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_EN_PTP_ENET0 with default value 1 : a parameter called PCW_EN_PTP_ENET0 already exists in processing_system7_v5_5
Added parameter PCW_GP0_NUM_WRITE_THREADS with value 4 (source 'default')
Added parameter PCW_GP0_NUM_READ_THREADS with value 4 (source 'default')
Added parameter PCW_GP1_NUM_WRITE_THREADS with value 4 (source 'default')
Added parameter PCW_GP1_NUM_READ_THREADS with value 4 (source 'default')
Added parameter PCW_GP0_EN_MODIFIABLE_TXN with value 0 (source 'default')
Added parameter PCW_GP1_EN_MODIFIABLE_TXN with value 0 (source 'default')






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jan 28 11:39:35 2022
| Host         : skilletLaptop running 64-bit Debian GNU/Linux 11 (bullseye)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'lab9VGA_axi_vdma_0_1'

1. Summary
----------

SUCCESS in the upgrade of lab9VGA_axi_vdma_0_1 from xilinx.com:ip:axi_vdma:6.2 (Rev. 8) to xilinx.com:ip:axi_vdma:6.3 (Rev. 8)

2. Upgrade messages
-------------------

Added parameter c_enable_all with value 1 (source 'default')
Added parameter c_enable_mm2s_rst_out with value 1 (source 'default')
Added parameter c_enable_mm2s_buf_empty with value 1 (source 'default')
Added parameter c_enable_mm2s_param_updt with value 1 (source 'default')
Added parameter c_enable_mm2s_fsync_out with value 1 (source 'default')
Added parameter c_enable_tstvec with value 1 (source 'default')
Added parameter c_enable_mm2s_frmstr_reg with value 1 (source 'default')
Added parameter c_enable_mm2s_delay_counter with value 1 (source 'default')
Added parameter c_enable_mm2s_frm_counter with value 1 (source 'default')
Added parameter c_enable_s2mm_rst_out with value 1 (source 'default')
Added parameter c_enable_s2mm_buf_full with value 1 (source 'default')
Added parameter c_enable_s2mm_param_updt with value 1 (source 'default')
Added parameter c_enable_s2mm_fsync_out with value 1 (source 'default')
Added parameter c_enable_s2mm_sts_reg with value 1 (source 'default')
Added parameter c_enable_s2mm_frmstr_reg with value 1 (source 'default')
Added parameter c_enable_s2mm_delay_counter with value 1 (source 'default')
Added parameter c_enable_s2mm_frm_counter with value 1 (source 'default')
Set parameter c_enable_all to value 0 (source 'default')
Set parameter c_enable_mm2s_rst_out to value 0 (source 'default')
Set parameter c_enable_mm2s_buf_empty to value 0 (source 'default')
Set parameter c_enable_mm2s_param_updt to value 0 (source 'default')
Set parameter c_enable_mm2s_fsync_out to value 0 (source 'default')
Set parameter c_enable_tstvec to value 0 (source 'default')
Set parameter c_enable_mm2s_frmstr_reg to value 0 (source 'default')
Set parameter c_enable_mm2s_delay_counter to value 1 (source 'default')
Set parameter c_enable_mm2s_frm_counter to value 1 (source 'default')
Set parameter c_enable_s2mm_rst_out to value 0 (source 'default')
Set parameter c_enable_s2mm_buf_full to value 0 (source 'default')
Set parameter c_enable_s2mm_param_updt to value 0 (source 'default')
Set parameter c_enable_s2mm_fsync_out to value 0 (source 'default')
Set parameter c_enable_s2mm_sts_reg to value 0 (source 'default')
Set parameter c_enable_s2mm_frmstr_reg to value 0 (source 'default')
Set parameter c_enable_s2mm_delay_counter to value 1 (source 'default')
Set parameter c_enable_s2mm_frm_counter to value 1 (source 'default')
Removed parameter c_enable_debug_all
Removed parameter c_enable_debug_info_0
Removed parameter c_enable_debug_info_1
Removed parameter c_enable_debug_info_2
Removed parameter c_enable_debug_info_3
Removed parameter c_enable_debug_info_4
Removed parameter c_enable_debug_info_5
Removed parameter c_enable_debug_info_6
Removed parameter c_enable_debug_info_7
Removed parameter c_enable_debug_info_8
Removed parameter c_enable_debug_info_9
Removed parameter c_enable_debug_info_10
Removed parameter c_enable_debug_info_11
Removed parameter c_enable_debug_info_12
Removed parameter c_enable_debug_info_13
Removed parameter c_enable_debug_info_14
Removed parameter c_enable_debug_info_15






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jan 28 11:39:35 2022
| Host         : skilletLaptop running 64-bit Debian GNU/Linux 11 (bullseye)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'lab9VGA_axi_mem_intercon_1'

1. Summary
----------

SUCCESS in the upgrade of lab9VGA_axi_mem_intercon_1 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 10) to (Rev. 21)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Dec 08 15:16:02 2020
| Host         : RHIT-R90XZ2Q6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'lab9VGA_xlconstant_0_0'

1. Summary
----------

SUCCESS in the upgrade of lab9VGA_xlconstant_0_0 (xilinx.com:ip:xlconstant:1.1) from (Rev. 1) to (Rev. 2)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Dec 08 15:16:02 2020
| Host         : RHIT-R90XZ2Q6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'lab9VGA_processing_system7_0_axi_periph_1'

1. Summary
----------

SUCCESS in the upgrade of lab9VGA_processing_system7_0_axi_periph_1 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 6) to (Rev. 10)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Dec 08 15:16:02 2020
| Host         : RHIT-R90XZ2Q6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'lab9VGA_processing_system7_0_1'

1. Summary
----------

SUCCESS in the upgrade of lab9VGA_processing_system7_0_1 (xilinx.com:ip:processing_system7:5.5) from (Rev. 1) to (Rev. 3)

2. Upgrade messages
-------------------

WARNING: upgrade cannot add parameter PCW_TRACE_INTERNAL_WIDTH with default value 32 : a parameter called PCW_TRACE_INTERNAL_WIDTH already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_USE_AXI_NONSECURE with default value 0 : a parameter called PCW_USE_AXI_NONSECURE already exists in processing_system7_v5_5
Added parameter PCW_EN_PTP_ENET0 with value 1 (source 'default')
WARNING: upgrade cannot add parameter PCW_EN_PTP_ENET0 with default value 1 : a parameter called PCW_EN_PTP_ENET0 already exists in processing_system7_v5_5






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Dec 08 15:16:02 2020
| Host         : RHIT-R90XZ2Q6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'lab9VGA_axi_vdma_0_1'

1. Summary
----------

SUCCESS in the upgrade of lab9VGA_axi_vdma_0_1 (xilinx.com:ip:axi_vdma:6.2) from (Rev. 4) to (Rev. 8)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Dec 08 15:16:02 2020
| Host         : RHIT-R90XZ2Q6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'lab9VGA_axi_mem_intercon_1'

1. Summary
----------

SUCCESS in the upgrade of lab9VGA_axi_mem_intercon_1 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 6) to (Rev. 10)

