/*
 * Zynq XADC configuration
*/

&xadc {
        compatible = "xlnx,axi-xadc-1.00.a";
        clocks = <&clkc 18>;
        xlnx,channels {
                #address-cells = <1>;
                #size-cells = <0>;
                channel@0 {
                        reg = <0>;
                };
                channel@1 {
                        reg = <1>;
                };
                channel@2 {
                        reg = <2>;
                };
                channel@9 {
                        reg = <9>;
                };
                channel@10 {
                        reg = <10>;
                };
        };
};

&overlay2 {
        hwid: hwid@40000000 {
				compatible = "generic-uio";
				reg = <0x40000000 0x1000>;
		                reg-names = "regset";
        };
        mgmt: mgmt@40010000 {
            compatible = "generic-uio";
            reg = <0x40010000 0x1000>;
                    reg-names = "regset";
        };
        pdm: pdm@40020000 {
            compatible = "generic-uio";
            reg = <0x40020000 0x1000>;
                    reg-names = "regset";
        };
        clb: clb@40030000 {
            compatible = "generic-uio";
            reg = <0x40030000 0x1000>;
                    reg-names = "regset";
        };
        gen0: gen0@40040000 {
            compatible = "generic-uio";
            reg = <0x40040000 0x01000>,
                    <0x40050000 0x10000>;  // 2**14 * sizeof(int32_t), TODO: int16_t
            reg-names = "regset", "buffer";
            interrupt-parent = <&axi_intc_0>;
            interrupts = <0 1>;
        };
        gen1: gen1@40060000 {
            compatible = "generic-uio";
            reg = <0x40060000 0x01000>,
                    <0x40070000 0x10000>;  // 2**14 * sizeof(int32_t), TODO: int16_t
            reg-names = "regset", "buffer";
            interrupt-parent = <&axi_intc_0>;
            interrupts = <1 1>;
        };
        osc0: osc0@40080000 {
            compatible = "generic-uio";
            reg = <0x40080000 0x01000>,
                    <0x40090000 0x10000>;  // 2**14 * sizeof(int16_t) * 2 (magic ring buffer)
            reg-names = "regset", "buffer";
            interrupt-parent = <&axi_intc_0>;
            interrupts = <2 1>;
        };
        osc1: osc1@400a0000 {
            compatible = "generic-uio";
            reg = <0x400a0000 0x01000>,
                    <0x400b0000 0x10000>;  // 2**14 * sizeof(int16_t) * 2 (magic ring buffer)
            reg-names = "regset", "buffer";
            interrupt-parent = <&axi_intc_0>;
            interrupts = <3 1>;
        };
        lg: lg@400c0000 {
            compatible = "generic-uio";
            reg = <0x400c0000 0x01000>,
                    <0x400d0000 0x10000>;  // 2**14 * sizeof(uint32_t), TODO: uint16_t
            reg-names = "regset", "buffer";
            interrupt-parent = <&axi_intc_0>;
            interrupts = <4 1>;
        };
        la: la@400e0000 {
            compatible = "generic-uio";
            reg = <0x400e0000 0x01000>,
                    <0x400f0000 0x10000>;  // 2**14 * sizeof(uint16_t) * 2 (magic ring buffer)
            reg-names = "regset", "buffer";
            interrupt-parent = <&axi_intc_0>;
            interrupts = <5 1>;
        };
        ctrg: ctrg@40100000 {
            compatible = "generic-uio";
            reg = <0x40100000 0x01000>;
            reg-names = "regset";
            interrupt-parent = <&axi_intc_0>;
            interrupts = <6 1>;
        };
};