#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_000001b5345fe2b0 .scope module, "reg_file_tb" "reg_file_tb" 2 6;
 .timescale 0 0;
v000001b5345f8db0_0 .var "CLK", 0 0;
v000001b53466e310_0 .var "READREG1", 2 0;
v000001b53466e8b0_0 .var "READREG2", 2 0;
v000001b53466f8f0_0 .net "REGOUT1", 7 0, v000001b5345f9210_0;  1 drivers
v000001b53466f530_0 .net "REGOUT2", 7 0, v000001b5345f8b30_0;  1 drivers
v000001b53466ec70_0 .var "RESET", 0 0;
v000001b53466eef0_0 .var "WRITEDATA", 7 0;
v000001b53466f2b0_0 .var "WRITEENABLE", 0 0;
v000001b53466e090_0 .var "WRITEREG", 2 0;
S_000001b53460e840 .scope module, "regfile" "reg_file" 2 13, 3 16 0, S_000001b5345fe2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
v000001b5345f89f0_0 .net "CLK", 0 0, v000001b5345f8db0_0;  1 drivers
v000001b5345f9170_0 .net "IN", 7 0, v000001b53466eef0_0;  1 drivers
v000001b5345f8f90_0 .net "INADDRESS", 2 0, v000001b53466e090_0;  1 drivers
v000001b5345f9210_0 .var "OUT1", 7 0;
v000001b5345f9670_0 .net "OUT1ADDRESS", 2 0, v000001b53466e310_0;  1 drivers
v000001b5345f8b30_0 .var "OUT2", 7 0;
v000001b5345f9850_0 .net "OUT2ADDRESS", 2 0, v000001b53466e8b0_0;  1 drivers
v000001b5345f93f0_0 .net "RESET", 0 0, v000001b53466ec70_0;  1 drivers
v000001b5345f92b0_0 .net "WRITE", 0 0, v000001b53466f2b0_0;  1 drivers
v000001b5345f8a90_0 .var "register0", 7 0;
v000001b5345f8950_0 .var "register1", 7 0;
v000001b5345f9490_0 .var "register2", 7 0;
v000001b5345f8ef0_0 .var "register3", 7 0;
v000001b5345f8bd0_0 .var "register4", 7 0;
v000001b5345f9350_0 .var "register5", 7 0;
v000001b5345f8c70_0 .var "register6", 7 0;
v000001b5345f8d10_0 .var "register7", 7 0;
E_000001b5345facf0 .event posedge, v000001b5345f89f0_0;
E_000001b5345fb570/0 .event anyedge, v000001b5345f8d10_0, v000001b5345f8c70_0, v000001b5345f9350_0, v000001b5345f8bd0_0;
E_000001b5345fb570/1 .event anyedge, v000001b5345f8ef0_0, v000001b5345f9490_0, v000001b5345f8950_0, v000001b5345f8a90_0;
E_000001b5345fb570/2 .event anyedge, v000001b5345f9850_0;
E_000001b5345fb570 .event/or E_000001b5345fb570/0, E_000001b5345fb570/1, E_000001b5345fb570/2;
E_000001b5345faa70/0 .event anyedge, v000001b5345f8d10_0, v000001b5345f8c70_0, v000001b5345f9350_0, v000001b5345f8bd0_0;
E_000001b5345faa70/1 .event anyedge, v000001b5345f8ef0_0, v000001b5345f9490_0, v000001b5345f8950_0, v000001b5345f8a90_0;
E_000001b5345faa70/2 .event anyedge, v000001b5345f9670_0;
E_000001b5345faa70 .event/or E_000001b5345faa70/0, E_000001b5345faa70/1, E_000001b5345faa70/2;
    .scope S_000001b53460e840;
T_0 ;
    %wait E_000001b5345faa70;
    %load/vec4 v000001b5345f9670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %delay 2, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001b5345f9210_0, 0, 8;
    %jmp T_0.9;
T_0.0 ;
    %delay 2, 0;
    %load/vec4 v000001b5345f8a90_0;
    %store/vec4 v000001b5345f9210_0, 0, 8;
    %jmp T_0.9;
T_0.1 ;
    %delay 2, 0;
    %load/vec4 v000001b5345f8950_0;
    %store/vec4 v000001b5345f9210_0, 0, 8;
    %jmp T_0.9;
T_0.2 ;
    %delay 2, 0;
    %load/vec4 v000001b5345f9490_0;
    %store/vec4 v000001b5345f9210_0, 0, 8;
    %jmp T_0.9;
T_0.3 ;
    %delay 2, 0;
    %load/vec4 v000001b5345f8ef0_0;
    %store/vec4 v000001b5345f9210_0, 0, 8;
    %jmp T_0.9;
T_0.4 ;
    %delay 2, 0;
    %load/vec4 v000001b5345f8bd0_0;
    %store/vec4 v000001b5345f9210_0, 0, 8;
    %jmp T_0.9;
T_0.5 ;
    %delay 2, 0;
    %load/vec4 v000001b5345f9350_0;
    %store/vec4 v000001b5345f9210_0, 0, 8;
    %jmp T_0.9;
T_0.6 ;
    %delay 2, 0;
    %load/vec4 v000001b5345f8c70_0;
    %store/vec4 v000001b5345f9210_0, 0, 8;
    %jmp T_0.9;
T_0.7 ;
    %delay 2, 0;
    %load/vec4 v000001b5345f8d10_0;
    %store/vec4 v000001b5345f9210_0, 0, 8;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001b53460e840;
T_1 ;
    %wait E_000001b5345fb570;
    %load/vec4 v000001b5345f9850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %delay 2, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001b5345f8b30_0, 0, 8;
    %jmp T_1.9;
T_1.0 ;
    %delay 2, 0;
    %load/vec4 v000001b5345f8a90_0;
    %store/vec4 v000001b5345f8b30_0, 0, 8;
    %jmp T_1.9;
T_1.1 ;
    %delay 2, 0;
    %load/vec4 v000001b5345f8950_0;
    %store/vec4 v000001b5345f8b30_0, 0, 8;
    %jmp T_1.9;
T_1.2 ;
    %delay 2, 0;
    %load/vec4 v000001b5345f9490_0;
    %store/vec4 v000001b5345f8b30_0, 0, 8;
    %jmp T_1.9;
T_1.3 ;
    %delay 2, 0;
    %load/vec4 v000001b5345f8ef0_0;
    %store/vec4 v000001b5345f8b30_0, 0, 8;
    %jmp T_1.9;
T_1.4 ;
    %delay 2, 0;
    %load/vec4 v000001b5345f8bd0_0;
    %store/vec4 v000001b5345f8b30_0, 0, 8;
    %jmp T_1.9;
T_1.5 ;
    %delay 2, 0;
    %load/vec4 v000001b5345f9350_0;
    %store/vec4 v000001b5345f8b30_0, 0, 8;
    %jmp T_1.9;
T_1.6 ;
    %delay 2, 0;
    %load/vec4 v000001b5345f8c70_0;
    %store/vec4 v000001b5345f8b30_0, 0, 8;
    %jmp T_1.9;
T_1.7 ;
    %delay 2, 0;
    %load/vec4 v000001b5345f8d10_0;
    %store/vec4 v000001b5345f8b30_0, 0, 8;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001b53460e840;
T_2 ;
    %wait E_000001b5345facf0;
    %load/vec4 v000001b5345f92b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v000001b5345f93f0_0;
    %inv;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000001b5345f8f90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %delay 1, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001b5345f8a90_0, 0, 8;
    %jmp T_2.12;
T_2.3 ;
    %delay 1, 0;
    %load/vec4 v000001b5345f9170_0;
    %store/vec4 v000001b5345f8a90_0, 0, 8;
    %jmp T_2.12;
T_2.4 ;
    %delay 1, 0;
    %load/vec4 v000001b5345f9170_0;
    %store/vec4 v000001b5345f8950_0, 0, 8;
    %jmp T_2.12;
T_2.5 ;
    %delay 1, 0;
    %load/vec4 v000001b5345f9170_0;
    %store/vec4 v000001b5345f9490_0, 0, 8;
    %jmp T_2.12;
T_2.6 ;
    %delay 1, 0;
    %load/vec4 v000001b5345f9170_0;
    %store/vec4 v000001b5345f8ef0_0, 0, 8;
    %jmp T_2.12;
T_2.7 ;
    %delay 1, 0;
    %load/vec4 v000001b5345f9170_0;
    %store/vec4 v000001b5345f8bd0_0, 0, 8;
    %jmp T_2.12;
T_2.8 ;
    %delay 1, 0;
    %load/vec4 v000001b5345f9170_0;
    %store/vec4 v000001b5345f9350_0, 0, 8;
    %jmp T_2.12;
T_2.9 ;
    %delay 1, 0;
    %load/vec4 v000001b5345f9170_0;
    %store/vec4 v000001b5345f8c70_0, 0, 8;
    %jmp T_2.12;
T_2.10 ;
    %delay 1, 0;
    %load/vec4 v000001b5345f9170_0;
    %store/vec4 v000001b5345f8d10_0, 0, 8;
    %jmp T_2.12;
T_2.12 ;
    %pop/vec4 1;
T_2.0 ;
    %load/vec4 v000001b5345f93f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.13, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001b5345f8a90_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001b5345f8950_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001b5345f9490_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001b5345f8ef0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001b5345f8bd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001b5345f9350_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001b5345f8c70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001b5345f8d10_0, 0, 8;
T_2.13 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001b5345fe2b0;
T_3 ;
    %vpi_call 2 16 "$monitor", $time, "WRITEDATA = %d | REGOUT1 = %d, REGOUT2 = %d | WRITEREG =  %d, READREG1 = %d, READREG2 = %d | WRITEENABLE = %d, CLK = %d, RESET %d", v000001b53466eef0_0, v000001b53466f8f0_0, v000001b53466f530_0, v000001b53466e090_0, v000001b53466e310_0, v000001b53466e8b0_0, v000001b53466f2b0_0, v000001b5345f8db0_0, v000001b53466ec70_0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001b5345fe2b0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b5345f8db0_0, 0, 1;
    %vpi_call 2 23 "$dumpfile", "reg_file_wavedata.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001b5345fe2b0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b53466ec70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b53466f2b0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b53466ec70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001b53466e310_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001b53466e8b0_0, 0, 3;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b53466ec70_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001b53466e090_0, 0, 3;
    %pushi/vec4 95, 0, 8;
    %store/vec4 v000001b53466eef0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b53466f2b0_0, 0, 1;
    %delay 7, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b53466f2b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001b53466e310_0, 0, 3;
    %delay 7, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001b53466e090_0, 0, 3;
    %pushi/vec4 28, 0, 8;
    %store/vec4 v000001b53466eef0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b53466f2b0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001b53466e310_0, 0, 3;
    %delay 8, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b53466f2b0_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001b53466e090_0, 0, 3;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v000001b53466eef0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b53466f2b0_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v000001b53466eef0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b53466f2b0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b53466f2b0_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001b53466e090_0, 0, 3;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v000001b53466eef0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b53466f2b0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b53466f2b0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 79 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001b5345fe2b0;
T_5 ;
    %delay 4, 0;
    %load/vec4 v000001b5345f8db0_0;
    %inv;
    %store/vec4 v000001b5345f8db0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "reg_file_tb.v";
    "./reg_file.v";
