[
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.552093",
        "publicationYear": "1996",
        "publicationDate": "Dec. 1996",
        "articleNumber": "552093",
        "articleTitle": "Notes on \"Complexity of the lookup-table minimization problem for FPGA technology mapping\"",
        "volume": "15",
        "issue": "12",
        "startPage": "1588",
        "endPage": "1590",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Notes on \"Complexity of the lookup-table minimization problem for FPGA technology mapping\"",
        "authors": [
            {
                "id": 37087144507,
                "preferredName": "Shujian Zhang",
                "firstName": null,
                "lastName": "Shujian Zhang"
            },
            {
                "id": 37277088800,
                "preferredName": "D.M. Miller",
                "firstName": "D.M.",
                "lastName": "Miller"
            },
            {
                "id": 37268060800,
                "preferredName": "J.C. Muzio",
                "firstName": "J.C.",
                "lastName": "Muzio"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.552084",
        "publicationYear": "1996",
        "publicationDate": "Dec. 1996",
        "articleNumber": "552084",
        "articleTitle": "VLSI module placement based on rectangle-packing by the sequence-pair",
        "volume": "15",
        "issue": "12",
        "startPage": "1518",
        "endPage": "1524",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "VLSI module placement based on rectangle-packing by the sequence-pair",
        "authors": [
            {
                "id": 37069697000,
                "preferredName": "H. Murata",
                "firstName": "H.",
                "lastName": "Murata"
            },
            {
                "id": 37265657900,
                "preferredName": "K. Fujiyoshi",
                "firstName": "K.",
                "lastName": "Fujiyoshi"
            },
            {
                "id": 37269691600,
                "preferredName": "S. Nakatake",
                "firstName": "S.",
                "lastName": "Nakatake"
            },
            {
                "id": 37265748600,
                "preferredName": "Y. Kajitani",
                "firstName": "Y.",
                "lastName": "Kajitani"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.486267",
        "publicationYear": "1996",
        "publicationDate": "Jan. 1996",
        "articleNumber": "486267",
        "articleTitle": "Unified complete MOSFET model for analysis of digital and analog circuits",
        "volume": "15",
        "issue": "1",
        "startPage": "1",
        "endPage": "7",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Unified complete MOSFET model for analysis of digital and analog circuits",
        "authors": [
            {
                "id": 38274669000,
                "preferredName": "M. Miura-Mattausch",
                "firstName": "M.",
                "lastName": "Miura-Mattausch"
            },
            {
                "id": 37331629700,
                "preferredName": "U. Feldmann",
                "firstName": "U.",
                "lastName": "Feldmann"
            },
            {
                "id": 38272026500,
                "preferredName": "A. Rahm",
                "firstName": "A.",
                "lastName": "Rahm"
            },
            {
                "id": 37351941600,
                "preferredName": "M. Bollu",
                "firstName": "M.",
                "lastName": "Bollu"
            },
            {
                "id": 38272068000,
                "preferredName": "D. Savignac",
                "firstName": "D.",
                "lastName": "Savignac"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.552087",
        "publicationYear": "1996",
        "publicationDate": "Dec. 1996",
        "articleNumber": "552087",
        "articleTitle": "Enhanced multipole acceleration technique for the solution of large Poisson computations",
        "volume": "15",
        "issue": "12",
        "startPage": "1541",
        "endPage": "1546",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Enhanced multipole acceleration technique for the solution of large Poisson computations",
        "authors": [
            {
                "id": 37354507200,
                "preferredName": "M. Bachtold",
                "firstName": "M.",
                "lastName": "Bachtold"
            },
            {
                "id": 37271471200,
                "preferredName": "J.G. Korvink",
                "firstName": "J.G.",
                "lastName": "Korvink"
            },
            {
                "id": 37274215600,
                "preferredName": "H. Baltes",
                "firstName": "H.",
                "lastName": "Baltes"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.552085",
        "publicationYear": "1996",
        "publicationDate": "Dec. 1996",
        "articleNumber": "552085",
        "articleTitle": "A fast algorithm for area minimization of slicing floorplans",
        "volume": "15",
        "issue": "12",
        "startPage": "1525",
        "endPage": "1532",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A fast algorithm for area minimization of slicing floorplans",
        "authors": [
            {
                "id": 37087145833,
                "preferredName": "Weiping Shi",
                "firstName": null,
                "lastName": "Weiping Shi"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.543775",
        "publicationYear": "1996",
        "publicationDate": "Nov. 1996",
        "articleNumber": "543775",
        "articleTitle": "On the complexity of minimizing the OBDD size for incompletely specified functions",
        "volume": "15",
        "issue": "11",
        "startPage": "1435",
        "endPage": "1437",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "On the complexity of minimizing the OBDD size for incompletely specified functions",
        "authors": [
            {
                "id": 37347330700,
                "preferredName": "M. Sauerhoff",
                "firstName": "M.",
                "lastName": "Sauerhoff"
            },
            {
                "id": 37347331300,
                "preferredName": "I. Wegener",
                "firstName": "I.",
                "lastName": "Wegener"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.552086",
        "publicationYear": "1996",
        "publicationDate": "Dec. 1996",
        "articleNumber": "552086",
        "articleTitle": "Balanced partitioning",
        "volume": "15",
        "issue": "12",
        "startPage": "1533",
        "endPage": "1540",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Balanced partitioning",
        "authors": [
            {
                "id": 37087512505,
                "preferredName": "Hannah Honghua Yang",
                "firstName": null,
                "lastName": "Hannah Honghua Yang"
            },
            {
                "id": 37279776500,
                "preferredName": "D.F. Wong",
                "firstName": "D.F.",
                "lastName": "Wong"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.552089",
        "publicationYear": "1996",
        "publicationDate": "Dec. 1996",
        "articleNumber": "552089",
        "articleTitle": "Charge-based fault simulation for CMOS network breaks",
        "volume": "15",
        "issue": "12",
        "startPage": "1555",
        "endPage": "1567",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Charge-based fault simulation for CMOS network breaks",
        "authors": [
            {
                "id": 37330274100,
                "preferredName": "H. Konuk",
                "firstName": "H.",
                "lastName": "Konuk"
            },
            {
                "id": 37442133300,
                "preferredName": "F.J. Ferguson",
                "firstName": "F.J.",
                "lastName": "Ferguson"
            },
            {
                "id": 37330621300,
                "preferredName": "T. Larrabee",
                "firstName": "T.",
                "lastName": "Larrabee"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.486278",
        "publicationYear": "1996",
        "publicationDate": "Jan. 1996",
        "articleNumber": "486278",
        "articleTitle": "Some heuristics for generating tree-like FBDD types",
        "volume": "15",
        "issue": "1",
        "startPage": "127",
        "endPage": "130",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Some heuristics for generating tree-like FBDD types",
        "authors": [
            {
                "id": 37658325700,
                "preferredName": "J. Bern",
                "firstName": "J.",
                "lastName": "Bern"
            },
            {
                "id": 37268306500,
                "preferredName": "C. Meinel",
                "firstName": "C.",
                "lastName": "Meinel"
            },
            {
                "id": 37352607000,
                "preferredName": "A. Slobodova",
                "firstName": "A.",
                "lastName": "Slobodova"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.503946",
        "publicationYear": "1996",
        "publicationDate": "July 1996",
        "articleNumber": "503946",
        "articleTitle": "Valid clock frequencies and their computation in wavepipelined circuits",
        "volume": "15",
        "issue": "7",
        "startPage": "791",
        "endPage": "807",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Valid clock frequencies and their computation in wavepipelined circuits",
        "authors": [
            {
                "id": 38245425400,
                "preferredName": "W.K.C. Lam",
                "firstName": "W.K.C.",
                "lastName": "Lam"
            },
            {
                "id": 37275814500,
                "preferredName": "R.K. Brayton",
                "firstName": "R.K.",
                "lastName": "Brayton"
            },
            {
                "id": 38271978500,
                "preferredName": "A.L. Sangiovanni-Vincentelli",
                "firstName": "A.L.",
                "lastName": "Sangiovanni-Vincentelli"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.552090",
        "publicationYear": "1996",
        "publicationDate": "Dec. 1996",
        "articleNumber": "552090",
        "articleTitle": "Design of efficient BIST test pattern generators for delay testing",
        "volume": "15",
        "issue": "12",
        "startPage": "1568",
        "endPage": "1575",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Design of efficient BIST test pattern generators for delay testing",
        "authors": [
            {
                "id": 37087191287,
                "preferredName": "Chih-Ang Chen",
                "firstName": null,
                "lastName": "Chih-Ang Chen"
            },
            {
                "id": 37279066900,
                "preferredName": "S.K. Gupta",
                "firstName": "S.K.",
                "lastName": "Gupta"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.511576",
        "publicationYear": "1996",
        "publicationDate": "Aug. 1996",
        "articleNumber": "511576",
        "articleTitle": "Comparison of temperature models for the drain current of MESFET's",
        "volume": "15",
        "issue": "8",
        "startPage": "968",
        "endPage": "976",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Comparison of temperature models for the drain current of MESFET's",
        "authors": [
            {
                "id": 38276321500,
                "preferredName": "J. Rodriguez Tellez",
                "firstName": "J.",
                "lastName": "Rodriguez Tellez"
            },
            {
                "id": 38287672100,
                "preferredName": "B.P. Stothard",
                "firstName": "B.P.",
                "lastName": "Stothard"
            },
            {
                "id": 38558509200,
                "preferredName": "C. Galvan",
                "firstName": "C.",
                "lastName": "Galvan"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.552091",
        "publicationYear": "1996",
        "publicationDate": "Dec. 1996",
        "articleNumber": "552091",
        "articleTitle": "Pin assignment with global routing for VLSI building block layout",
        "volume": "15",
        "issue": "12",
        "startPage": "1575",
        "endPage": "1583",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Pin assignment with global routing for VLSI building block layout",
        "authors": [
            {
                "id": 37269157900,
                "preferredName": "T. Koide",
                "firstName": "T.",
                "lastName": "Koide"
            },
            {
                "id": 37373522600,
                "preferredName": "S. Wakabayashi",
                "firstName": "S.",
                "lastName": "Wakabayashi"
            },
            {
                "id": 37347051300,
                "preferredName": "N. Yoshida",
                "firstName": "N.",
                "lastName": "Yoshida"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.494709",
        "publicationYear": "1996",
        "publicationDate": "April 1996",
        "articleNumber": "494709",
        "articleTitle": "MOSFET global modeling for deep submicron devices with a modified BSIM1 SPICE model",
        "volume": "15",
        "issue": "4",
        "startPage": "446",
        "endPage": "451",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "MOSFET global modeling for deep submicron devices with a modified BSIM1 SPICE model",
        "authors": [
            {
                "id": 37326499000,
                "preferredName": "M.A. Imam",
                "firstName": "M.A.",
                "lastName": "Imam"
            },
            {
                "id": 37416525400,
                "preferredName": "M.A. Osman",
                "firstName": "M.A.",
                "lastName": "Osman"
            },
            {
                "id": 37362080300,
                "preferredName": "A.A. Osman",
                "firstName": "A.A.",
                "lastName": "Osman"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.486279",
        "publicationYear": "1996",
        "publicationDate": "Jan. 1996",
        "articleNumber": "486279",
        "articleTitle": "Global rebuilding of OBDD's avoiding memory requirement maxima",
        "volume": "15",
        "issue": "1",
        "startPage": "131",
        "endPage": "134",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Global rebuilding of OBDD's avoiding memory requirement maxima",
        "authors": [
            {
                "id": 37658325700,
                "preferredName": "J. Bern",
                "firstName": "J.",
                "lastName": "Bern"
            },
            {
                "id": 37268306500,
                "preferredName": "C. Meinel",
                "firstName": "C.",
                "lastName": "Meinel"
            },
            {
                "id": 37352607000,
                "preferredName": "A. Slobodova",
                "firstName": "A.",
                "lastName": "Slobodova"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.486670",
        "publicationYear": "1996",
        "publicationDate": "Feb. 1996",
        "articleNumber": "486670",
        "articleTitle": "A unified triode/saturation model with an improved continuity in the output conductance suitable for CAD of VLSI circuits using deep sub-0.1 /spl mu/m NMOS devices",
        "volume": "15",
        "issue": "2",
        "startPage": "256",
        "endPage": "258",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A unified triode/saturation model with an improved continuity in the output conductance suitable for CAD of VLSI circuits using deep sub-0.1 /spl mu/m NMOS devices",
        "authors": [
            {
                "id": 38241660800,
                "preferredName": "Y.G. Chen",
                "firstName": "Y.G.",
                "lastName": "Chen"
            },
            {
                "id": 37275496400,
                "preferredName": "J.B. Kuo",
                "firstName": "J.B.",
                "lastName": "Kuo"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.503941",
        "publicationYear": "1996",
        "publicationDate": "July 1996",
        "articleNumber": "503941",
        "articleTitle": "EARTH: combined state assignment of PLA-based FSM's targeting area and testability",
        "volume": "15",
        "issue": "7",
        "startPage": "727",
        "endPage": "731",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "EARTH: combined state assignment of PLA-based FSM's targeting area and testability",
        "authors": [
            {
                "id": 37931089100,
                "preferredName": "C.R. Mohan",
                "firstName": "C.R.",
                "lastName": "Mohan"
            },
            {
                "id": 37296150200,
                "preferredName": "P.P. Chakrabarti",
                "firstName": "P.P.",
                "lastName": "Chakrabarti"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.552092",
        "publicationYear": "1996",
        "publicationDate": "Dec. 1996",
        "articleNumber": "552092",
        "articleTitle": "Register minimization beyond sharing among variables",
        "volume": "15",
        "issue": "12",
        "startPage": "1583",
        "endPage": "1587",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Register minimization beyond sharing among variables",
        "authors": [
            {
                "id": 37087287067,
                "preferredName": "Tsung-Yi Wu",
                "firstName": null,
                "lastName": "Tsung-Yi Wu"
            },
            {
                "id": 37087146652,
                "preferredName": "Youn-Long Lin",
                "firstName": null,
                "lastName": "Youn-Long Lin"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.511582",
        "publicationYear": "1996",
        "publicationDate": "Aug. 1996",
        "articleNumber": "511582",
        "articleTitle": "Fast and simple method for calculating the minority-carrier current in arbitrarily doped semiconductors",
        "volume": "15",
        "issue": "8",
        "startPage": "1025",
        "endPage": "1026",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Fast and simple method for calculating the minority-carrier current in arbitrarily doped semiconductors",
        "authors": [
            {
                "id": 37283009000,
                "preferredName": "N.F. Rinaldi",
                "firstName": "N.F.",
                "lastName": "Rinaldi"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.489106",
        "publicationYear": "1996",
        "publicationDate": "March 1996",
        "articleNumber": "489106",
        "articleTitle": "An /spl Omega/(k/sup 2/) lower bound for area optimization of spiral floorplans",
        "volume": "15",
        "issue": "3",
        "startPage": "358",
        "endPage": "360",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "An /spl Omega/(k/sup 2/) lower bound for area optimization of spiral floorplans",
        "authors": [
            {
                "id": 37087173903,
                "preferredName": "Cheng-Hsi Chen",
                "firstName": null,
                "lastName": "Cheng-Hsi Chen"
            },
            {
                "id": 37356017600,
                "preferredName": "I.G. Tollis",
                "firstName": "I.G.",
                "lastName": "Tollis"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.494708",
        "publicationYear": "1996",
        "publicationDate": "April 1996",
        "articleNumber": "494708",
        "articleTitle": "Addendum to \"Synthesis of robust delay-fault testable circuits: Theory\"",
        "volume": "15",
        "issue": "4",
        "startPage": "445",
        "endPage": "446",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Addendum to \"Synthesis of robust delay-fault testable circuits: Theory\"",
        "authors": [
            {
                "id": 37283553100,
                "preferredName": "S. Devadas",
                "firstName": "S.",
                "lastName": "Devadas"
            },
            {
                "id": 37267034900,
                "preferredName": "K. Keutzer",
                "firstName": "K.",
                "lastName": "Keutzer"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.486662",
        "publicationYear": "1996",
        "publicationDate": "Feb. 1996",
        "articleNumber": "486662",
        "articleTitle": "Multiple constant multiplications: efficient and versatile framework and algorithms for exploring common subexpression elimination",
        "volume": "15",
        "issue": "2",
        "startPage": "151",
        "endPage": "165",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Multiple constant multiplications: efficient and versatile framework and algorithms for exploring common subexpression elimination",
        "authors": [
            {
                "id": 37279233100,
                "preferredName": "M. Potkonjak",
                "firstName": "M.",
                "lastName": "Potkonjak"
            },
            {
                "id": 37272238500,
                "preferredName": "M.B. Srivastava",
                "firstName": "M.B.",
                "lastName": "Srivastava"
            },
            {
                "id": 37269179400,
                "preferredName": "A.P. Chandrakasan",
                "firstName": "A.P.",
                "lastName": "Chandrakasan"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.489099",
        "publicationYear": "1996",
        "publicationDate": "March 1996",
        "articleNumber": "489099",
        "articleTitle": "Synthesis of high-performance analog circuits in ASTRX/OBLX",
        "volume": "15",
        "issue": "3",
        "startPage": "273",
        "endPage": "294",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Synthesis of high-performance analog circuits in ASTRX/OBLX",
        "authors": [
            {
                "id": 38152431300,
                "preferredName": "E.S. Ochotta",
                "firstName": "E.S.",
                "lastName": "Ochotta"
            },
            {
                "id": 37282471300,
                "preferredName": "R.A. Rutenbar",
                "firstName": "R.A.",
                "lastName": "Rutenbar"
            },
            {
                "id": 37319273200,
                "preferredName": "L.R. Carley",
                "firstName": "L.R.",
                "lastName": "Carley"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.536723",
        "publicationYear": "1996",
        "publicationDate": "Sept. 1996",
        "articleNumber": "536723",
        "articleTitle": "Combinational test generation using satisfiability",
        "volume": "15",
        "issue": "9",
        "startPage": "1167",
        "endPage": "1176",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Combinational test generation using satisfiability",
        "authors": [
            {
                "id": 37344217000,
                "preferredName": "P. Stephan",
                "firstName": "P.",
                "lastName": "Stephan"
            },
            {
                "id": 37275814500,
                "preferredName": "R.K. Brayton",
                "firstName": "R.K.",
                "lastName": "Brayton"
            },
            {
                "id": 38271978500,
                "preferredName": "A.L. Sangiovanni-Vincentelli",
                "firstName": "A.L.",
                "lastName": "Sangiovanni-Vincentelli"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.503933",
        "publicationYear": "1996",
        "publicationDate": "June 1996",
        "articleNumber": "503933",
        "articleTitle": "Automatic synthesis of low-power gated-clock finite-state machines",
        "volume": "15",
        "issue": "6",
        "startPage": "630",
        "endPage": "643",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Automatic synthesis of low-power gated-clock finite-state machines",
        "authors": [
            {
                "id": 37274443600,
                "preferredName": "L. Benini",
                "firstName": "L.",
                "lastName": "Benini"
            },
            {
                "id": 37274174300,
                "preferredName": "G. De Micheli",
                "firstName": "G.",
                "lastName": "De Micheli"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.536711",
        "publicationYear": "1996",
        "publicationDate": "Sept. 1996",
        "articleNumber": "536711",
        "articleTitle": "HOPE: an efficient parallel fault simulator for synchronous sequential circuits",
        "volume": "15",
        "issue": "9",
        "startPage": "1048",
        "endPage": "1058",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "HOPE: an efficient parallel fault simulator for synchronous sequential circuits",
        "authors": [
            {
                "id": 37087483958,
                "preferredName": "Hyung Ki Lee",
                "firstName": null,
                "lastName": "Hyung Ki Lee"
            },
            {
                "id": 37087152239,
                "preferredName": "Dong Sam Ha",
                "firstName": null,
                "lastName": "Dong Sam Ha"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.511572",
        "publicationYear": "1996",
        "publicationDate": "Aug. 1996",
        "articleNumber": "511572",
        "articleTitle": "Automation of IC layout with analog constraints",
        "volume": "15",
        "issue": "8",
        "startPage": "923",
        "endPage": "942",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Automation of IC layout with analog constraints",
        "authors": [
            {
                "id": 37351945900,
                "preferredName": "E. Malavasi",
                "firstName": "E.",
                "lastName": "Malavasi"
            },
            {
                "id": 37271353200,
                "preferredName": "E. Charbon",
                "firstName": "E.",
                "lastName": "Charbon"
            },
            {
                "id": 38271852300,
                "preferredName": "E. Felt",
                "firstName": "E.",
                "lastName": "Felt"
            },
            {
                "id": 38271978500,
                "preferredName": "A. Sangiovanni-Vincentelli",
                "firstName": "A.",
                "lastName": "Sangiovanni-Vincentelli"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.486272",
        "publicationYear": "1996",
        "publicationDate": "Jan. 1996",
        "articleNumber": "486272",
        "articleTitle": "Modeling and extraction of interconnect capacitances for multilayer VLSI circuits",
        "volume": "15",
        "issue": "1",
        "startPage": "58",
        "endPage": "67",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Modeling and extraction of interconnect capacitances for multilayer VLSI circuits",
        "authors": [
            {
                "id": 37267822200,
                "preferredName": "N.D. Arora",
                "firstName": "N.D.",
                "lastName": "Arora"
            },
            {
                "id": 37376986500,
                "preferredName": "K.V. Raol",
                "firstName": "K.V.",
                "lastName": "Raol"
            },
            {
                "id": 37087783141,
                "preferredName": "R. Schumann",
                "firstName": "R.",
                "lastName": "Schumann"
            },
            {
                "id": 38152985300,
                "preferredName": "L.M. Richardson",
                "firstName": "L.M.",
                "lastName": "Richardson"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.511566",
        "publicationYear": "1996",
        "publicationDate": "Aug. 1996",
        "articleNumber": "511566",
        "articleTitle": "Classification and identification of nonrobust untestable path delay faults",
        "volume": "15",
        "issue": "8",
        "startPage": "845",
        "endPage": "853",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Classification and identification of nonrobust untestable path delay faults",
        "authors": [
            {
                "id": 37275533100,
                "preferredName": "K.-T. Cheng",
                "firstName": "K.-T.",
                "lastName": "Cheng"
            },
            {
                "id": 37089068718,
                "preferredName": "H.-C. Chen",
                "firstName": "H.-C.",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.503929",
        "publicationYear": "1996",
        "publicationDate": "June 1996",
        "articleNumber": "503929",
        "articleTitle": "Towards a high-level power estimation capability [digital ICs]",
        "volume": "15",
        "issue": "6",
        "startPage": "588",
        "endPage": "598",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Towards a high-level power estimation capability [digital ICs]",
        "authors": [
            {
                "id": 37351857500,
                "preferredName": "M. Nemani",
                "firstName": "M.",
                "lastName": "Nemani"
            },
            {
                "id": 37276317600,
                "preferredName": "F.N. Najm",
                "firstName": "F.N.",
                "lastName": "Najm"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.506141",
        "publicationYear": "1996",
        "publicationDate": "May 1996",
        "articleNumber": "506141",
        "articleTitle": "Performance computation for precharacterized CMOS gates with RC loads",
        "volume": "15",
        "issue": "5",
        "startPage": "544",
        "endPage": "553",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Performance computation for precharacterized CMOS gates with RC loads",
        "authors": [
            {
                "id": 37282514300,
                "preferredName": "F. Dartu",
                "firstName": "F.",
                "lastName": "Dartu"
            },
            {
                "id": 37282522300,
                "preferredName": "N. Menezes",
                "firstName": "N.",
                "lastName": "Menezes"
            },
            {
                "id": 37273687500,
                "preferredName": "L.T. Pileggi",
                "firstName": "L.T.",
                "lastName": "Pileggi"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.489103",
        "publicationYear": "1996",
        "publicationDate": "March 1996",
        "articleNumber": "489103",
        "articleTitle": "Synthesis of one-dimensional linear hybrid cellular automata",
        "volume": "15",
        "issue": "3",
        "startPage": "325",
        "endPage": "335",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Synthesis of one-dimensional linear hybrid cellular automata",
        "authors": [
            {
                "id": 37350854600,
                "preferredName": "K. Cattell",
                "firstName": "K.",
                "lastName": "Cattell"
            },
            {
                "id": 37268060800,
                "preferredName": "J.C. Muzio",
                "firstName": "J.C.",
                "lastName": "Muzio"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.506137",
        "publicationYear": "1996",
        "publicationDate": "May 1996",
        "articleNumber": "506137",
        "articleTitle": "Time-domain non-Monte Carlo noise simulation for nonlinear dynamic circuits with arbitrary excitations",
        "volume": "15",
        "issue": "5",
        "startPage": "493",
        "endPage": "505",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Time-domain non-Monte Carlo noise simulation for nonlinear dynamic circuits with arbitrary excitations",
        "authors": [
            {
                "id": 37356760600,
                "preferredName": "A. Demir",
                "firstName": "A.",
                "lastName": "Demir"
            },
            {
                "id": 37341730900,
                "preferredName": "E.W.Y. Liu",
                "firstName": "E.W.Y.",
                "lastName": "Liu"
            },
            {
                "id": 38271978500,
                "preferredName": "A.L. Sangiovanni-Vincentelli",
                "firstName": "A.L.",
                "lastName": "Sangiovanni-Vincentelli"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.503928",
        "publicationYear": "1996",
        "publicationDate": "June 1996",
        "articleNumber": "503928",
        "articleTitle": "Activity-sensitive architectural power analysis",
        "volume": "15",
        "issue": "6",
        "startPage": "571",
        "endPage": "587",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Activity-sensitive architectural power analysis",
        "authors": [
            {
                "id": 37331558900,
                "preferredName": "P.E. Landman",
                "firstName": "P.E.",
                "lastName": "Landman"
            },
            {
                "id": 37276611300,
                "preferredName": "J.M. Rabaey",
                "firstName": "J.M.",
                "lastName": "Rabaey"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.552081",
        "publicationYear": "1996",
        "publicationDate": "Dec. 1996",
        "articleNumber": "552081",
        "articleTitle": "Markovian analysis of large finite state machines",
        "volume": "15",
        "issue": "12",
        "startPage": "1479",
        "endPage": "1493",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Markovian analysis of large finite state machines",
        "authors": [
            {
                "id": 37274843000,
                "preferredName": "G.D. Hachtel",
                "firstName": "G.D.",
                "lastName": "Hachtel"
            },
            {
                "id": 37267985100,
                "preferredName": "E. Macii",
                "firstName": "E.",
                "lastName": "Macii"
            },
            {
                "id": 37355643200,
                "preferredName": "A. Pardo",
                "firstName": "A.",
                "lastName": "Pardo"
            },
            {
                "id": 37274843600,
                "preferredName": "F. Somenzi",
                "firstName": "F.",
                "lastName": "Somenzi"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.503930",
        "publicationYear": "1996",
        "publicationDate": "June 1996",
        "articleNumber": "503930",
        "articleTitle": "Information theoretic measures for power analysis [logic design]",
        "volume": "15",
        "issue": "6",
        "startPage": "599",
        "endPage": "610",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Information theoretic measures for power analysis [logic design]",
        "authors": [
            {
                "id": 37273684500,
                "preferredName": "D. Marculescu",
                "firstName": "D.",
                "lastName": "Marculescu"
            },
            {
                "id": 37273691800,
                "preferredName": "R. Marculescu",
                "firstName": "R.",
                "lastName": "Marculescu"
            },
            {
                "id": 37278158100,
                "preferredName": "M. Pedram",
                "firstName": "M.",
                "lastName": "Pedram"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.511578",
        "publicationYear": "1996",
        "publicationDate": "Aug. 1996",
        "articleNumber": "511578",
        "articleTitle": "GATTO: a genetic algorithm for automatic test pattern generation for large synchronous sequential circuits",
        "volume": "15",
        "issue": "8",
        "startPage": "991",
        "endPage": "1000",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "GATTO: a genetic algorithm for automatic test pattern generation for large synchronous sequential circuits",
        "authors": [
            {
                "id": 37275850500,
                "preferredName": "F. Corno",
                "firstName": "F.",
                "lastName": "Corno"
            },
            {
                "id": 37323155800,
                "preferredName": "P. Prinetto",
                "firstName": "P.",
                "lastName": "Prinetto"
            },
            {
                "id": 37274070800,
                "preferredName": "M. Rebaudengo",
                "firstName": "M.",
                "lastName": "Rebaudengo"
            },
            {
                "id": 38304725200,
                "preferredName": "M. Sonza Reorda",
                "firstName": "M.",
                "lastName": "Sonza Reorda"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.541442",
        "publicationYear": "1996",
        "publicationDate": "Oct. 1996",
        "articleNumber": "541442",
        "articleTitle": "Technology mapping for TLU FPGAs based on decomposition of binary decision diagrams",
        "volume": "15",
        "issue": "10",
        "startPage": "1226",
        "endPage": "1236",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Technology mapping for TLU FPGAs based on decomposition of binary decision diagrams",
        "authors": [
            {
                "id": 37087163529,
                "preferredName": "Shih-Chieh Chang",
                "firstName": null,
                "lastName": "Shih-Chieh Chang"
            },
            {
                "id": 37086988683,
                "preferredName": "M. Marek-Sadowdka",
                "firstName": "M.",
                "lastName": "Marek-Sadowdka"
            },
            {
                "id": 37087195449,
                "preferredName": "TingTing Hwang",
                "firstName": null,
                "lastName": "TingTing Hwang"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.552082",
        "publicationYear": "1996",
        "publicationDate": "Dec. 1996",
        "articleNumber": "552082",
        "articleTitle": "Perturb and simplify: multilevel Boolean network optimizer",
        "volume": "15",
        "issue": "12",
        "startPage": "1494",
        "endPage": "1504",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Perturb and simplify: multilevel Boolean network optimizer",
        "authors": [
            {
                "id": 37087163529,
                "preferredName": "Shih-Chieh Chang",
                "firstName": null,
                "lastName": "Shih-Chieh Chang"
            },
            {
                "id": 37274844200,
                "preferredName": "M. Marek-Sadowska",
                "firstName": "M.",
                "lastName": "Marek-Sadowska"
            },
            {
                "id": 37087149426,
                "preferredName": "Kwang-Ting Cheng",
                "firstName": null,
                "lastName": "Kwang-Ting Cheng"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.511568",
        "publicationYear": "1996",
        "publicationDate": "Aug. 1996",
        "articleNumber": "511568",
        "articleTitle": "Performance optimization using template mapping for datapath-intensive high-level synthesis",
        "volume": "15",
        "issue": "8",
        "startPage": "877",
        "endPage": "888",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Performance optimization using template mapping for datapath-intensive high-level synthesis",
        "authors": [
            {
                "id": 37351828000,
                "preferredName": "M.R. Corazao",
                "firstName": "M.R.",
                "lastName": "Corazao"
            },
            {
                "id": 37351800600,
                "preferredName": "M.A. Khalaf",
                "firstName": "M.A.",
                "lastName": "Khalaf"
            },
            {
                "id": 37351800000,
                "preferredName": "L.M. Guerra",
                "firstName": "L.M.",
                "lastName": "Guerra"
            },
            {
                "id": 37279233100,
                "preferredName": "M. Potkonjak",
                "firstName": "M.",
                "lastName": "Potkonjak"
            },
            {
                "id": 37276611300,
                "preferredName": "J.M. Rabaey",
                "firstName": "J.M.",
                "lastName": "Rabaey"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.541443",
        "publicationYear": "1996",
        "publicationDate": "Oct. 1996",
        "articleNumber": "541443",
        "articleTitle": "Utilizing the retiming-skew equivalence in a practical algorithm for retiming large circuits",
        "volume": "15",
        "issue": "10",
        "startPage": "1237",
        "endPage": "1248",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Utilizing the retiming-skew equivalence in a practical algorithm for retiming large circuits",
        "authors": [
            {
                "id": 37276061900,
                "preferredName": "S.S. Sapatnekar",
                "firstName": "S.S.",
                "lastName": "Sapatnekar"
            },
            {
                "id": 37355166300,
                "preferredName": "R.B. Deokar",
                "firstName": "R.B.",
                "lastName": "Deokar"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.541446",
        "publicationYear": "1996",
        "publicationDate": "Oct. 1996",
        "articleNumber": "541446",
        "articleTitle": "On particle-mesh coupling in Monte Carlo semiconductor device simulation",
        "volume": "15",
        "issue": "10",
        "startPage": "1266",
        "endPage": "1277",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "On particle-mesh coupling in Monte Carlo semiconductor device simulation",
        "authors": [
            {
                "id": 37269300600,
                "preferredName": "S.E. Laux",
                "firstName": "S.E.",
                "lastName": "Laux"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.503939",
        "publicationYear": "1996",
        "publicationDate": "July 1996",
        "articleNumber": "503939",
        "articleTitle": "FASY: a fuzzy-logic based tool for analog synthesis",
        "volume": "15",
        "issue": "7",
        "startPage": "705",
        "endPage": "715",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "FASY: a fuzzy-logic based tool for analog synthesis",
        "authors": [
            {
                "id": 37275503200,
                "preferredName": "A. Torralba",
                "firstName": "A.",
                "lastName": "Torralba"
            },
            {
                "id": 37346193500,
                "preferredName": "J. Chavez",
                "firstName": "J.",
                "lastName": "Chavez"
            },
            {
                "id": 37277650800,
                "preferredName": "L.G. Franquelo",
                "firstName": "L.G.",
                "lastName": "Franquelo"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.511573",
        "publicationYear": "1996",
        "publicationDate": "Aug. 1996",
        "articleNumber": "511573",
        "articleTitle": "GALLO: a genetic algorithm for floorplan area optimization",
        "volume": "15",
        "issue": "8",
        "startPage": "943",
        "endPage": "951",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "GALLO: a genetic algorithm for floorplan area optimization",
        "authors": [
            {
                "id": 37274070800,
                "preferredName": "M. Rebaudengo",
                "firstName": "M.",
                "lastName": "Rebaudengo"
            },
            {
                "id": 38182799400,
                "preferredName": "M.S. Reorda",
                "firstName": "M.S.",
                "lastName": "Reorda"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.511577",
        "publicationYear": "1996",
        "publicationDate": "Aug. 1996",
        "articleNumber": "511577",
        "articleTitle": "OBDD-based function decomposition: algorithms and implementation",
        "volume": "15",
        "issue": "8",
        "startPage": "977",
        "endPage": "990",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "OBDD-based function decomposition: algorithms and implementation",
        "authors": [
            {
                "id": 37087607407,
                "preferredName": "Yung-Te Lai",
                "firstName": null,
                "lastName": "Yung-Te Lai"
            },
            {
                "id": 37357993900,
                "preferredName": "K.-R.R. Pan",
                "firstName": "K.-R.R.",
                "lastName": "Pan"
            },
            {
                "id": 37278158100,
                "preferredName": "M. Pedram",
                "firstName": "M.",
                "lastName": "Pedram"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.489100",
        "publicationYear": "1996",
        "publicationDate": "March 1996",
        "articleNumber": "489100",
        "articleTitle": "Sampled data simulation of linear and nonlinear circuits",
        "volume": "15",
        "issue": "3",
        "startPage": "295",
        "endPage": "307",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Sampled data simulation of linear and nonlinear circuits",
        "authors": [
            {
                "id": 37271585300,
                "preferredName": "A. Opal",
                "firstName": "A.",
                "lastName": "Opal"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.503935",
        "publicationYear": "1996",
        "publicationDate": "June 1996",
        "articleNumber": "503935",
        "articleTitle": "Transistor sizing for low power CMOS circuits",
        "volume": "15",
        "issue": "6",
        "startPage": "665",
        "endPage": "671",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Transistor sizing for low power CMOS circuits",
        "authors": [
            {
                "id": 37294072600,
                "preferredName": "M. Borah",
                "firstName": "M.",
                "lastName": "Borah"
            },
            {
                "id": 37357925500,
                "preferredName": "R.M. Owens",
                "firstName": "R.M.",
                "lastName": "Owens"
            },
            {
                "id": 37274590200,
                "preferredName": "M.J. Irwin",
                "firstName": "M.J.",
                "lastName": "Irwin"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.543772",
        "publicationYear": "1996",
        "publicationDate": "Nov. 1996",
        "articleNumber": "543772",
        "articleTitle": "Test response compaction using multiplexed parity trees",
        "volume": "15",
        "issue": "11",
        "startPage": "1399",
        "endPage": "1408",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Test response compaction using multiplexed parity trees",
        "authors": [
            {
                "id": 37273459000,
                "preferredName": "K. Chakrabarty",
                "firstName": "K.",
                "lastName": "Chakrabarty"
            },
            {
                "id": 37275743400,
                "preferredName": "J.P. Hayes",
                "firstName": "J.P.",
                "lastName": "Hayes"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.494702",
        "publicationYear": "1996",
        "publicationDate": "April 1996",
        "articleNumber": "494702",
        "articleTitle": "Minimization of exclusive sum-of-products expressions for multiple-valued input, incompletely specified functions",
        "volume": "15",
        "issue": "4",
        "startPage": "385",
        "endPage": "395",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Minimization of exclusive sum-of-products expressions for multiple-valued input, incompletely specified functions",
        "authors": [
            {
                "id": 37089070636,
                "preferredName": "N. Song",
                "firstName": "N.",
                "lastName": "Song"
            },
            {
                "id": 37282422900,
                "preferredName": "M.A. Perkowski",
                "firstName": "M.A.",
                "lastName": "Perkowski"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.486666",
        "publicationYear": "1996",
        "publicationDate": "Feb. 1996",
        "articleNumber": "486666",
        "articleTitle": "A global router with a theoretical bound on the optimal solution",
        "volume": "15",
        "issue": "2",
        "startPage": "208",
        "endPage": "216",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A global router with a theoretical bound on the optimal solution",
        "authors": [
            {
                "id": 37387173000,
                "preferredName": "R.C. Carden",
                "firstName": "R.C.",
                "lastName": "Carden"
            },
            {
                "id": 37087248127,
                "preferredName": "Jianmin Li",
                "firstName": null,
                "lastName": "Jianmin Li"
            },
            {
                "id": 37087149838,
                "preferredName": "Chung-Kuan Cheng",
                "firstName": null,
                "lastName": "Chung-Kuan Cheng"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.486276",
        "publicationYear": "1996",
        "publicationDate": "Jan. 1996",
        "articleNumber": "486276",
        "articleTitle": "Finding obstacle-avoiding shortest paths using implicit connection graphs",
        "volume": "15",
        "issue": "1",
        "startPage": "103",
        "endPage": "110",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Finding obstacle-avoiding shortest paths using implicit connection graphs",
        "authors": [
            {
                "id": 37279312300,
                "preferredName": "S.Q. Zheng",
                "firstName": "S.Q.",
                "lastName": "Zheng"
            },
            {
                "id": 37088114316,
                "preferredName": "Joon Shink Lim",
                "firstName": null,
                "lastName": "Joon Shink Lim"
            },
            {
                "id": 37279757900,
                "preferredName": "S.S. Iyengar",
                "firstName": "S.S.",
                "lastName": "Iyengar"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.552080",
        "publicationYear": "1996",
        "publicationDate": "Dec. 1996",
        "articleNumber": "552080",
        "articleTitle": "Algorithms for approximate FSM traversal based on state space decomposition",
        "volume": "15",
        "issue": "12",
        "startPage": "1465",
        "endPage": "1478",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Algorithms for approximate FSM traversal based on state space decomposition",
        "authors": [
            {
                "id": 37087360839,
                "preferredName": "Hyunwoo Cho",
                "firstName": null,
                "lastName": "Hyunwoo Cho"
            },
            {
                "id": 37274843000,
                "preferredName": "G.D. Hachtel",
                "firstName": "G.D.",
                "lastName": "Hachtel"
            },
            {
                "id": 37267985100,
                "preferredName": "E. Macii",
                "firstName": "E.",
                "lastName": "Macii"
            },
            {
                "id": 37354425300,
                "preferredName": "B. Plessier",
                "firstName": "B.",
                "lastName": "Plessier"
            },
            {
                "id": 37274843600,
                "preferredName": "F. Somenzi",
                "firstName": "F.",
                "lastName": "Somenzi"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.489105",
        "publicationYear": "1996",
        "publicationDate": "March 1996",
        "articleNumber": "489105",
        "articleTitle": "Retiming revisited and reversed",
        "volume": "15",
        "issue": "3",
        "startPage": "348",
        "endPage": "357",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Retiming revisited and reversed",
        "authors": [
            {
                "id": 37283089400,
                "preferredName": "G. Even",
                "firstName": "G.",
                "lastName": "Even"
            },
            {
                "id": 37373768300,
                "preferredName": "I.Y. Spillinger",
                "firstName": "I.Y.",
                "lastName": "Spillinger"
            },
            {
                "id": 37370198100,
                "preferredName": "L. Stok",
                "firstName": "L.",
                "lastName": "Stok"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.486271",
        "publicationYear": "1996",
        "publicationDate": "Jan. 1996",
        "articleNumber": "486271",
        "articleTitle": "A new symbolic technique for control-dependent scheduling",
        "volume": "15",
        "issue": "1",
        "startPage": "45",
        "endPage": "57",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A new symbolic technique for control-dependent scheduling",
        "authors": [
            {
                "id": 37349589600,
                "preferredName": "I. Radivojevic",
                "firstName": "I.",
                "lastName": "Radivojevic"
            },
            {
                "id": 37326038700,
                "preferredName": "F. Brewer",
                "firstName": "F.",
                "lastName": "Brewer"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.506134",
        "publicationYear": "1996",
        "publicationDate": "May 1996",
        "articleNumber": "506134",
        "articleTitle": "Minimum crosstalk channel routing",
        "volume": "15",
        "issue": "5",
        "startPage": "465",
        "endPage": "474",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Minimum crosstalk channel routing",
        "authors": [
            {
                "id": 37087309119,
                "preferredName": "Tong Gao",
                "firstName": null,
                "lastName": "Tong Gao"
            },
            {
                "id": 37280619500,
                "preferredName": "C.L. Liu",
                "firstName": "C.L.",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.536716",
        "publicationYear": "1996",
        "publicationDate": "Sept. 1996",
        "articleNumber": "536716",
        "articleTitle": "High-speed clock network sizing optimization based on distributed RC and lossy RLC interconnect models",
        "volume": "15",
        "issue": "9",
        "startPage": "1106",
        "endPage": "1118",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "High-speed clock network sizing optimization based on distributed RC and lossy RLC interconnect models",
        "authors": [
            {
                "id": 37087142841,
                "preferredName": "Qing Zhu",
                "firstName": null,
                "lastName": "Qing Zhu"
            },
            {
                "id": 37275529500,
                "preferredName": "W.W.M. Dai",
                "firstName": "W.W.M.",
                "lastName": "Dai"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.552083",
        "publicationYear": "1996",
        "publicationDate": "Dec. 1996",
        "articleNumber": "552083",
        "articleTitle": "New performance-driven FPGA routing algorithms",
        "volume": "15",
        "issue": "12",
        "startPage": "1505",
        "endPage": "1517",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "New performance-driven FPGA routing algorithms",
        "authors": [
            {
                "id": 37341687900,
                "preferredName": "M.J. Alexander",
                "firstName": "M.J.",
                "lastName": "Alexander"
            },
            {
                "id": 37299670500,
                "preferredName": "G. Robins",
                "firstName": "G.",
                "lastName": "Robins"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.541448",
        "publicationYear": "1996",
        "publicationDate": "Oct. 1996",
        "articleNumber": "541448",
        "articleTitle": "Defect level evaluation in an IC design environment",
        "volume": "15",
        "issue": "10",
        "startPage": "1286",
        "endPage": "1293",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Defect level evaluation in an IC design environment",
        "authors": [
            {
                "id": 37086128411,
                "preferredName": "J.T. De Sousa",
                "firstName": "J.T.",
                "lastName": "De Sousa"
            },
            {
                "id": 37342203700,
                "preferredName": "F.M. Goncalves",
                "firstName": "F.M.",
                "lastName": "Goncalves"
            },
            {
                "id": 37282576600,
                "preferredName": "J.P. Teixeira",
                "firstName": "J.P.",
                "lastName": "Teixeira"
            },
            {
                "id": 37283500300,
                "preferredName": "C. Marzocca",
                "firstName": "C.",
                "lastName": "Marzocca"
            },
            {
                "id": 37283501100,
                "preferredName": "F. Corsi",
                "firstName": "F.",
                "lastName": "Corsi"
            },
            {
                "id": 37288093700,
                "preferredName": "T.W. Williams",
                "firstName": "T.W.",
                "lastName": "Williams"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.541447",
        "publicationYear": "1996",
        "publicationDate": "Oct. 1996",
        "articleNumber": "541447",
        "articleTitle": "Automatic test vector cultivation for sequential VLSI circuits using genetic algorithms",
        "volume": "15",
        "issue": "10",
        "startPage": "1278",
        "endPage": "1285",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Automatic test vector cultivation for sequential VLSI circuits using genetic algorithms",
        "authors": [
            {
                "id": 37293809600,
                "preferredName": "D.G. Saab",
                "firstName": "D.G.",
                "lastName": "Saab"
            },
            {
                "id": 37351784400,
                "preferredName": "Y.G. Saab",
                "firstName": "Y.G.",
                "lastName": "Saab"
            },
            {
                "id": 37276152300,
                "preferredName": "J.A. Abraham",
                "firstName": "J.A.",
                "lastName": "Abraham"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.552078",
        "publicationYear": "1996",
        "publicationDate": "Dec. 1996",
        "articleNumber": "552078",
        "articleTitle": "A Parallel Multipole Accelerated 3-D Capacitance Simulator Based on an Improved Model",
        "volume": "15",
        "issue": "12",
        "startPage": "1441",
        "endPage": "1450",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A Parallel Multipole Accelerated 3-D Capacitance Simulator Based on an Improved Model",
        "authors": []
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.506139",
        "publicationYear": "1996",
        "publicationDate": "May 1996",
        "articleNumber": "506139",
        "articleTitle": "An analysis of fault partitioned parallel test generation",
        "volume": "15",
        "issue": "5",
        "startPage": "517",
        "endPage": "534",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "An analysis of fault partitioned parallel test generation",
        "authors": [
            {
                "id": 37350123900,
                "preferredName": "J.M. Wolf",
                "firstName": "J.M.",
                "lastName": "Wolf"
            },
            {
                "id": 37355278100,
                "preferredName": "L.M. Kaufman",
                "firstName": "L.M.",
                "lastName": "Kaufman"
            },
            {
                "id": 37350438900,
                "preferredName": "R.H. Klenke",
                "firstName": "R.H.",
                "lastName": "Klenke"
            },
            {
                "id": 37284248400,
                "preferredName": "J.H. Aylor",
                "firstName": "J.H.",
                "lastName": "Aylor"
            },
            {
                "id": 37355414800,
                "preferredName": "R. Waxman",
                "firstName": "R.",
                "lastName": "Waxman"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.486273",
        "publicationYear": "1996",
        "publicationDate": "Jan. 1996",
        "articleNumber": "486273",
        "articleTitle": "Multilevel and mixed-domain simulation of analog circuits and systems",
        "volume": "15",
        "issue": "1",
        "startPage": "68",
        "endPage": "82",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Multilevel and mixed-domain simulation of analog circuits and systems",
        "authors": [
            {
                "id": 37280016100,
                "preferredName": "R.A. Saleh",
                "firstName": "R.A.",
                "lastName": "Saleh"
            },
            {
                "id": 37351773500,
                "preferredName": "B.A.A. Antao",
                "firstName": "B.A.A.",
                "lastName": "Antao"
            },
            {
                "id": 37416025800,
                "preferredName": "J. Singh",
                "firstName": "J.",
                "lastName": "Singh"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.511579",
        "publicationYear": "1996",
        "publicationDate": "Aug. 1996",
        "articleNumber": "511579",
        "articleTitle": "Wire sizing as a convex optimization problem: exploring the area-delay tradeoff",
        "volume": "15",
        "issue": "8",
        "startPage": "1001",
        "endPage": "1011",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Wire sizing as a convex optimization problem: exploring the area-delay tradeoff",
        "authors": [
            {
                "id": 37276061900,
                "preferredName": "S.S. Sapatnekar",
                "firstName": "S.S.",
                "lastName": "Sapatnekar"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.511581",
        "publicationYear": "1996",
        "publicationDate": "Aug. 1996",
        "articleNumber": "511581",
        "articleTitle": "A weighted random pattern test generation system",
        "volume": "15",
        "issue": "8",
        "startPage": "1020",
        "endPage": "1025",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A weighted random pattern test generation system",
        "authors": [
            {
                "id": 37336169800,
                "preferredName": "R. Kapur",
                "firstName": "R.",
                "lastName": "Kapur"
            },
            {
                "id": 37348297400,
                "preferredName": "S. Patil",
                "firstName": "S.",
                "lastName": "Patil"
            },
            {
                "id": 37351768000,
                "preferredName": "T.J. Snethen",
                "firstName": "T.J.",
                "lastName": "Snethen"
            },
            {
                "id": 37288093700,
                "preferredName": "T.W. Williams",
                "firstName": "T.W.",
                "lastName": "Williams"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.486661",
        "publicationYear": "1996",
        "publicationDate": "Feb. 1996",
        "articleNumber": "486661",
        "articleTitle": "An efficient multigrid Poisson solver for device simulations",
        "volume": "15",
        "issue": "2",
        "startPage": "141",
        "endPage": "150",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "An efficient multigrid Poisson solver for device simulations",
        "authors": [
            {
                "id": 37268700100,
                "preferredName": "M. Saraniti",
                "firstName": "M.",
                "lastName": "Saraniti"
            },
            {
                "id": 37411835800,
                "preferredName": "A. Rein",
                "firstName": "A.",
                "lastName": "Rein"
            },
            {
                "id": 37320855000,
                "preferredName": "G. Zandler",
                "firstName": "G.",
                "lastName": "Zandler"
            },
            {
                "id": 37319476000,
                "preferredName": "P. Vogl",
                "firstName": "P.",
                "lastName": "Vogl"
            },
            {
                "id": 37274485500,
                "preferredName": "P. Lugli",
                "firstName": "P.",
                "lastName": "Lugli"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.541439",
        "publicationYear": "1996",
        "publicationDate": "Oct. 1996",
        "articleNumber": "541439",
        "articleTitle": "Simulation of semiconductor devices using a Galerkin/spherical harmonic expansion approach to solving the coupled Poisson-Boltzmann system",
        "volume": "15",
        "issue": "10",
        "startPage": "1181",
        "endPage": "1196",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Simulation of semiconductor devices using a Galerkin/spherical harmonic expansion approach to solving the coupled Poisson-Boltzmann system",
        "authors": [
            {
                "id": 37351862100,
                "preferredName": "K. Rahmat",
                "firstName": "K.",
                "lastName": "Rahmat"
            },
            {
                "id": 37274428400,
                "preferredName": "J. White",
                "firstName": "J.",
                "lastName": "White"
            },
            {
                "id": 37275120500,
                "preferredName": "D.A. Antoniadis",
                "firstName": "D.A.",
                "lastName": "Antoniadis"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.506138",
        "publicationYear": "1996",
        "publicationDate": "May 1996",
        "articleNumber": "506138",
        "articleTitle": "Hierarchical tolerance analysis using statistical behavioral models",
        "volume": "15",
        "issue": "5",
        "startPage": "506",
        "endPage": "516",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Hierarchical tolerance analysis using statistical behavioral models",
        "authors": [
            {
                "id": 37380056000,
                "preferredName": "T. Koskinen",
                "firstName": "T.",
                "lastName": "Koskinen"
            },
            {
                "id": 37272281900,
                "preferredName": "P.Y.K. Cheung",
                "firstName": "P.Y.K.",
                "lastName": "Cheung"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.486269",
        "publicationYear": "1996",
        "publicationDate": "Jan. 1996",
        "articleNumber": "486269",
        "articleTitle": "A novel framework for logic verification in a synthesis environment",
        "volume": "15",
        "issue": "1",
        "startPage": "20",
        "endPage": "32",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A novel framework for logic verification in a synthesis environment",
        "authors": [
            {
                "id": 37274539900,
                "preferredName": "W. Kunz",
                "firstName": "W.",
                "lastName": "Kunz"
            },
            {
                "id": 37276263100,
                "preferredName": "D.K. Pradhan",
                "firstName": "D.K.",
                "lastName": "Pradhan"
            },
            {
                "id": 37276068300,
                "preferredName": "S.M. Reddy",
                "firstName": "S.M.",
                "lastName": "Reddy"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.503932",
        "publicationYear": "1996",
        "publicationDate": "June 1996",
        "articleNumber": "503932",
        "articleTitle": "Transforming set data types to power optimal data structures",
        "volume": "15",
        "issue": "6",
        "startPage": "619",
        "endPage": "629",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Transforming set data types to power optimal data structures",
        "authors": [
            {
                "id": 37351824700,
                "preferredName": "S. Wuytack",
                "firstName": "S.",
                "lastName": "Wuytack"
            },
            {
                "id": 37275971400,
                "preferredName": "F.V.M. Catthoor",
                "firstName": "F.V.M.",
                "lastName": "Catthoor"
            },
            {
                "id": 37275981200,
                "preferredName": "H.J. De Man",
                "firstName": "H.J.",
                "lastName": "De Man"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.552079",
        "publicationYear": "1996",
        "publicationDate": "Dec. 1996",
        "articleNumber": "552079",
        "articleTitle": "Automatic state space decomposition for approximate FSM traversal based on circuit analysis",
        "volume": "15",
        "issue": "12",
        "startPage": "1451",
        "endPage": "1464",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Automatic state space decomposition for approximate FSM traversal based on circuit analysis",
        "authors": [
            {
                "id": 37087360839,
                "preferredName": "Hyunwoo Cho",
                "firstName": null,
                "lastName": "Hyunwoo Cho"
            },
            {
                "id": 37274843000,
                "preferredName": "G.D. Hachtel",
                "firstName": "G.D.",
                "lastName": "Hachtel"
            },
            {
                "id": 37267985100,
                "preferredName": "E. Macii",
                "firstName": "E.",
                "lastName": "Macii"
            },
            {
                "id": 37274445600,
                "preferredName": "M. Poncino",
                "firstName": "M.",
                "lastName": "Poncino"
            },
            {
                "id": 37274843600,
                "preferredName": "F. Somenzi",
                "firstName": "F.",
                "lastName": "Somenzi"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.486664",
        "publicationYear": "1996",
        "publicationDate": "Feb. 1996",
        "articleNumber": "486664",
        "articleTitle": "Domain characterization of transmission line models and analyses",
        "volume": "15",
        "issue": "2",
        "startPage": "184",
        "endPage": "193",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Domain characterization of transmission line models and analyses",
        "authors": [
            {
                "id": 37345523100,
                "preferredName": "R. Gupta",
                "firstName": "R.",
                "lastName": "Gupta"
            },
            {
                "id": 37087456785,
                "preferredName": "Seok-Yoon Kim",
                "firstName": null,
                "lastName": "Seok-Yoon Kim"
            },
            {
                "id": 37273687500,
                "preferredName": "L.T. Pileggi",
                "firstName": "L.T.",
                "lastName": "Pileggi"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.536713",
        "publicationYear": "1996",
        "publicationDate": "Sept. 1996",
        "articleNumber": "536713",
        "articleTitle": "An efficient CMOS bridging fault simulator: with SPICE accuracy",
        "volume": "15",
        "issue": "9",
        "startPage": "1071",
        "endPage": "1080",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "An efficient CMOS bridging fault simulator: with SPICE accuracy",
        "authors": [
            {
                "id": 37357558000,
                "preferredName": "C. Di",
                "firstName": "C.",
                "lastName": "Di"
            },
            {
                "id": 37352292600,
                "preferredName": "J.A.G. Jess",
                "firstName": "J.A.G.",
                "lastName": "Jess"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.486268",
        "publicationYear": "1996",
        "publicationDate": "Jan. 1996",
        "articleNumber": "486268",
        "articleTitle": "Planar-DME: a single-layer zero-skew clock tree router",
        "volume": "15",
        "issue": "1",
        "startPage": "8",
        "endPage": "19",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Planar-DME: a single-layer zero-skew clock tree router",
        "authors": [
            {
                "id": 37273666400,
                "preferredName": "A.B. Kahng",
                "firstName": "A.B.",
                "lastName": "Kahng"
            },
            {
                "id": 37087337862,
                "preferredName": "Chung-Wen Albert Tsao",
                "firstName": null,
                "lastName": "Chung-Wen Albert Tsao"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.494701",
        "publicationYear": "1996",
        "publicationDate": "April 1996",
        "articleNumber": "494701",
        "articleTitle": "Fast factorization method for implicit cube set representation",
        "volume": "15",
        "issue": "4",
        "startPage": "377",
        "endPage": "384",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Fast factorization method for implicit cube set representation",
        "authors": [
            {
                "id": 37297032500,
                "preferredName": "S.-I. Minato",
                "firstName": "S.-I.",
                "lastName": "Minato"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.486270",
        "publicationYear": "1996",
        "publicationDate": "Jan. 1996",
        "articleNumber": "486270",
        "articleTitle": "Graph based analysis of 2-D FPGA routing",
        "volume": "15",
        "issue": "1",
        "startPage": "33",
        "endPage": "44",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Graph based analysis of 2-D FPGA routing",
        "authors": [
            {
                "id": 37087284656,
                "preferredName": "Yu-Liang Wu",
                "firstName": null,
                "lastName": "Yu-Liang Wu"
            },
            {
                "id": 37266998000,
                "preferredName": "S. Tsukiyama",
                "firstName": "S.",
                "lastName": "Tsukiyama"
            },
            {
                "id": 37274844200,
                "preferredName": "M. Marek-Sadowska",
                "firstName": "M.",
                "lastName": "Marek-Sadowska"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.543774",
        "publicationYear": "1996",
        "publicationDate": "Nov. 1996",
        "articleNumber": "543774",
        "articleTitle": "Computing the entire active area/power consumption versus delay tradeoff curve for gate sizing with a piecewise linear simulator",
        "volume": "15",
        "issue": "11",
        "startPage": "1424",
        "endPage": "1434",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Computing the entire active area/power consumption versus delay tradeoff curve for gate sizing with a piecewise linear simulator",
        "authors": [
            {
                "id": 38225237100,
                "preferredName": "M.R.C.M. Berkelaar",
                "firstName": "M.R.C.M.",
                "lastName": "Berkelaar"
            },
            {
                "id": 37347188800,
                "preferredName": "P.H.W. Buurman",
                "firstName": "P.H.W.",
                "lastName": "Buurman"
            },
            {
                "id": 37352292600,
                "preferredName": "J.A.G. Jess",
                "firstName": "J.A.G.",
                "lastName": "Jess"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.541449",
        "publicationYear": "1996",
        "publicationDate": "Oct. 1996",
        "articleNumber": "541449",
        "articleTitle": "An optimal test compression procedure for combinational circuits",
        "volume": "15",
        "issue": "10",
        "startPage": "1294",
        "endPage": "1299",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "An optimal test compression procedure for combinational circuits",
        "authors": [
            {
                "id": 37355132400,
                "preferredName": "D.S. Hochbaum",
                "firstName": "D.S.",
                "lastName": "Hochbaum"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.541440",
        "publicationYear": "1996",
        "publicationDate": "Oct. 1996",
        "articleNumber": "541440",
        "articleTitle": "A formal basis for design process planning and management",
        "volume": "15",
        "issue": "10",
        "startPage": "1197",
        "endPage": "1210",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A formal basis for design process planning and management",
        "authors": [
            {
                "id": 37087533310,
                "preferredName": "M.G. Jacome",
                "firstName": "M.G.",
                "lastName": "Jacome"
            },
            {
                "id": 37325266600,
                "preferredName": "S.W. Director",
                "firstName": "S.W.",
                "lastName": "Director"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.486275",
        "publicationYear": "1996",
        "publicationDate": "Jan. 1996",
        "articleNumber": "486275",
        "articleTitle": "A fast electron beam lithography simulator based on the Boltzmann transport equation",
        "volume": "15",
        "issue": "1",
        "startPage": "92",
        "endPage": "102",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A fast electron beam lithography simulator based on the Boltzmann transport equation",
        "authors": [
            {
                "id": 37641616300,
                "preferredName": "N. Glezos",
                "firstName": "N.",
                "lastName": "Glezos"
            },
            {
                "id": 37300408500,
                "preferredName": "I. Raptis",
                "firstName": "I.",
                "lastName": "Raptis"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.503940",
        "publicationYear": "1996",
        "publicationDate": "July 1996",
        "articleNumber": "503940",
        "articleTitle": "Accelerated waveform methods for parallel transient simulation of semiconductor devices",
        "volume": "15",
        "issue": "7",
        "startPage": "716",
        "endPage": "726",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Accelerated waveform methods for parallel transient simulation of semiconductor devices",
        "authors": [
            {
                "id": 37282650000,
                "preferredName": "A. Lumsdaine",
                "firstName": "A.",
                "lastName": "Lumsdaine"
            },
            {
                "id": 37351648300,
                "preferredName": "M.W. Reichelt",
                "firstName": "M.W.",
                "lastName": "Reichelt"
            },
            {
                "id": 37351650100,
                "preferredName": "J.M. Squyres",
                "firstName": "J.M.",
                "lastName": "Squyres"
            },
            {
                "id": 37274428400,
                "preferredName": "J.K. White",
                "firstName": "J.K.",
                "lastName": "White"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.511569",
        "publicationYear": "1996",
        "publicationDate": "Aug. 1996",
        "articleNumber": "511569",
        "articleTitle": "An approach for multilevel logic optimization targeting low power",
        "volume": "15",
        "issue": "8",
        "startPage": "889",
        "endPage": "901",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "An approach for multilevel logic optimization targeting low power",
        "authors": [
            {
                "id": 37283781200,
                "preferredName": "S. Iman",
                "firstName": "S.",
                "lastName": "Iman"
            },
            {
                "id": 37278158100,
                "preferredName": "M. Pedram",
                "firstName": "M.",
                "lastName": "Pedram"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.486671",
        "publicationYear": "1996",
        "publicationDate": "Feb. 1996",
        "articleNumber": "486671",
        "articleTitle": "A method for area estimation of data-path in high level synthesis",
        "volume": "15",
        "issue": "2",
        "startPage": "258",
        "endPage": "265",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A method for area estimation of data-path in high level synthesis",
        "authors": [
            {
                "id": 37573158400,
                "preferredName": "H. Mecha",
                "firstName": "H.",
                "lastName": "Mecha"
            },
            {
                "id": 37270484100,
                "preferredName": "M. Fernandez",
                "firstName": "M.",
                "lastName": "Fernandez"
            },
            {
                "id": 37331004200,
                "preferredName": "F. Tirado",
                "firstName": "F.",
                "lastName": "Tirado"
            },
            {
                "id": 37374074600,
                "preferredName": "J. Septien",
                "firstName": "J.",
                "lastName": "Septien"
            },
            {
                "id": 37282472600,
                "preferredName": "D. Mozos",
                "firstName": "D.",
                "lastName": "Mozos"
            },
            {
                "id": 37373841600,
                "preferredName": "K. Olcoz",
                "firstName": "K.",
                "lastName": "Olcoz"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.536720",
        "publicationYear": "1996",
        "publicationDate": "Sept. 1996",
        "articleNumber": "536720",
        "articleTitle": "Hierarchical test generation under architectural level functional constraints",
        "volume": "15",
        "issue": "9",
        "startPage": "1144",
        "endPage": "1151",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Hierarchical test generation under architectural level functional constraints",
        "authors": [
            {
                "id": 37087146534,
                "preferredName": "Jaushin Lee",
                "firstName": null,
                "lastName": "Jaushin Lee"
            },
            {
                "id": 37273471900,
                "preferredName": "J.H. Patel",
                "firstName": "J.H.",
                "lastName": "Patel"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.489107",
        "publicationYear": "1996",
        "publicationDate": "March 1996",
        "articleNumber": "489107",
        "articleTitle": "Reducing power dissipation in CMOS circuits by signal probability based transistor reordering",
        "volume": "15",
        "issue": "3",
        "startPage": "361",
        "endPage": "368",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Reducing power dissipation in CMOS circuits by signal probability based transistor reordering",
        "authors": [
            {
                "id": 37337505800,
                "preferredName": "R. Hossain",
                "firstName": "R.",
                "lastName": "Hossain"
            },
            {
                "id": 37348017100,
                "preferredName": "M. Zheng",
                "firstName": "M.",
                "lastName": "Zheng"
            },
            {
                "id": 37332905300,
                "preferredName": "A. Albicki",
                "firstName": "A.",
                "lastName": "Albicki"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.511567",
        "publicationYear": "1996",
        "publicationDate": "Aug. 1996",
        "articleNumber": "511567",
        "articleTitle": "Analysis and synthesis of concurrent digital circuits using control-flow expressions",
        "volume": "15",
        "issue": "8",
        "startPage": "854",
        "endPage": "876",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Analysis and synthesis of concurrent digital circuits using control-flow expressions",
        "authors": [
            {
                "id": 37265055500,
                "preferredName": "C.N. Coelho",
                "firstName": "C.N.",
                "lastName": "Coelho"
            },
            {
                "id": 37274174300,
                "preferredName": "G. De Micheli",
                "firstName": "G.",
                "lastName": "De Micheli"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.503942",
        "publicationYear": "1996",
        "publicationDate": "July 1996",
        "articleNumber": "503942",
        "articleTitle": "Permissible functions for multioutput components in combinational logic optimization",
        "volume": "15",
        "issue": "7",
        "startPage": "732",
        "endPage": "744",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Permissible functions for multioutput components in combinational logic optimization",
        "authors": [
            {
                "id": 37089096334,
                "preferredName": "Y. Watanabe",
                "firstName": "Y.",
                "lastName": "Watanabe"
            },
            {
                "id": 37351800000,
                "preferredName": "L.M. Guerra",
                "firstName": "L.M.",
                "lastName": "Guerra"
            },
            {
                "id": 37275814500,
                "preferredName": "R.K. Brayton",
                "firstName": "R.K.",
                "lastName": "Brayton"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.543768",
        "publicationYear": "1996",
        "publicationDate": "Nov. 1996",
        "articleNumber": "543768",
        "articleTitle": "Elimination of redundant memory traffic in high-level synthesis",
        "volume": "15",
        "issue": "11",
        "startPage": "1354",
        "endPage": "1364",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Elimination of redundant memory traffic in high-level synthesis",
        "authors": [
            {
                "id": 37350396400,
                "preferredName": "D.J. Kolson",
                "firstName": "D.J.",
                "lastName": "Kolson"
            },
            {
                "id": 37271711300,
                "preferredName": "A. Nicolau",
                "firstName": "A.",
                "lastName": "Nicolau"
            },
            {
                "id": 37265889400,
                "preferredName": "N. Dutt",
                "firstName": "N.",
                "lastName": "Dutt"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.494705",
        "publicationYear": "1996",
        "publicationDate": "April 1996",
        "articleNumber": "494705",
        "articleTitle": "COP: a Crosstalk OPtimizer for gridded channel routing",
        "volume": "15",
        "issue": "4",
        "startPage": "424",
        "endPage": "429",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "COP: a Crosstalk OPtimizer for gridded channel routing",
        "authors": [
            {
                "id": 37087801851,
                "preferredName": "K.-S. Jhang",
                "firstName": "K.-S.",
                "lastName": "Jhang"
            },
            {
                "id": 37089108261,
                "preferredName": "S. Ha",
                "firstName": "S.",
                "lastName": "Ha"
            },
            {
                "id": 37270133500,
                "preferredName": "C.S. Jhon",
                "firstName": "C.S.",
                "lastName": "Jhon"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.541445",
        "publicationYear": "1996",
        "publicationDate": "Oct. 1996",
        "articleNumber": "541445",
        "articleTitle": "Estimation of activity for static and domino CMOS circuits considering signal correlations and simultaneous switching",
        "volume": "15",
        "issue": "10",
        "startPage": "1257",
        "endPage": "1265",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Estimation of activity for static and domino CMOS circuits considering signal correlations and simultaneous switching",
        "authors": [
            {
                "id": 37087149417,
                "preferredName": "Tan-Li Chou",
                "firstName": null,
                "lastName": "Tan-Li Chou"
            },
            {
                "id": 37274519700,
                "preferredName": "K. Roy",
                "firstName": "K.",
                "lastName": "Roy"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.511571",
        "publicationYear": "1996",
        "publicationDate": "Aug. 1996",
        "articleNumber": "511571",
        "articleTitle": "A wire length estimation technique utilizing neighborhood density equations",
        "volume": "15",
        "issue": "8",
        "startPage": "912",
        "endPage": "922",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A wire length estimation technique utilizing neighborhood density equations",
        "authors": [
            {
                "id": 37347186300,
                "preferredName": "T. Hamada",
                "firstName": "T.",
                "lastName": "Hamada"
            },
            {
                "id": 37087149838,
                "preferredName": "Chung-Kuan Cheng",
                "firstName": null,
                "lastName": "Chung-Kuan Cheng"
            },
            {
                "id": 37273134300,
                "preferredName": "P.M. Chau",
                "firstName": "P.M.",
                "lastName": "Chau"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.543773",
        "publicationYear": "1996",
        "publicationDate": "Nov. 1996",
        "articleNumber": "543773",
        "articleTitle": "A complexity analysis of sequential ATPG",
        "volume": "15",
        "issue": "11",
        "startPage": "1409",
        "endPage": "1423",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A complexity analysis of sequential ATPG",
        "authors": [
            {
                "id": 37347358100,
                "preferredName": "T.E. Marchok",
                "firstName": "T.E.",
                "lastName": "Marchok"
            },
            {
                "id": 38276302700,
                "preferredName": "A. El-Maleh",
                "firstName": "A.",
                "lastName": "El-Maleh"
            },
            {
                "id": 37284393300,
                "preferredName": "W. Maly",
                "firstName": "W.",
                "lastName": "Maly"
            },
            {
                "id": 37273805300,
                "preferredName": "J. Rajski",
                "firstName": "J.",
                "lastName": "Rajski"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.503944",
        "publicationYear": "1996",
        "publicationDate": "July 1996",
        "articleNumber": "503944",
        "articleTitle": "Layout to circuit extraction for three-dimensional thermal-electrical circuit simulation of device structures",
        "volume": "15",
        "issue": "7",
        "startPage": "765",
        "endPage": "774",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Layout to circuit extraction for three-dimensional thermal-electrical circuit simulation of device structures",
        "authors": [
            {
                "id": 37284232200,
                "preferredName": "B.H. Krabbenborg",
                "firstName": "B.H.",
                "lastName": "Krabbenborg"
            },
            {
                "id": 37089114977,
                "preferredName": "A. Bosma",
                "firstName": "A.",
                "lastName": "Bosma"
            },
            {
                "id": 37285090700,
                "preferredName": "H.C. de Graaff",
                "firstName": "H.C.",
                "lastName": "de Graaff"
            },
            {
                "id": 37284232800,
                "preferredName": "A.J. Mouthaan",
                "firstName": "A.J.",
                "lastName": "Mouthaan"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.506143",
        "publicationYear": "1996",
        "publicationDate": "May 1996",
        "articleNumber": "506143",
        "articleTitle": "A performance-driven logic emulation system: FPGA network design and performance-driven partitioning",
        "volume": "15",
        "issue": "5",
        "startPage": "560",
        "endPage": "568",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A performance-driven logic emulation system: FPGA network design and performance-driven partitioning",
        "authors": [
            {
                "id": 37087403113,
                "preferredName": "Chunghee Kim",
                "firstName": null,
                "lastName": "Chunghee Kim"
            },
            {
                "id": 37087202452,
                "preferredName": "Hyunchul Shin",
                "firstName": null,
                "lastName": "Hyunchul Shin"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.536714",
        "publicationYear": "1996",
        "publicationDate": "Sept. 1996",
        "articleNumber": "536714",
        "articleTitle": "Testing reconfigured RAM's and scrambled address RAM's for pattern sensitive faults",
        "volume": "15",
        "issue": "9",
        "startPage": "1081",
        "endPage": "1087",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Testing reconfigured RAM's and scrambled address RAM's for pattern sensitive faults",
        "authors": [
            {
                "id": 37274417300,
                "preferredName": "M. Franklin",
                "firstName": "M.",
                "lastName": "Franklin"
            },
            {
                "id": 37273588500,
                "preferredName": "K.K. Saluja",
                "firstName": "K.K.",
                "lastName": "Saluja"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.503943",
        "publicationYear": "1996",
        "publicationDate": "July 1996",
        "articleNumber": "503943",
        "articleTitle": "Process compilation of thin film microdevices",
        "volume": "15",
        "issue": "7",
        "startPage": "745",
        "endPage": "764",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Process compilation of thin film microdevices",
        "authors": [
            {
                "id": 37089050176,
                "preferredName": "M. Hasanuzzaman",
                "firstName": "M.",
                "lastName": "Hasanuzzaman"
            },
            {
                "id": 37267154700,
                "preferredName": "C.H. Mastrangelo",
                "firstName": "C.H.",
                "lastName": "Mastrangelo"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.494707",
        "publicationYear": "1996",
        "publicationDate": "April 1996",
        "articleNumber": "494707",
        "articleTitle": "Incremental layout placement modification algorithms",
        "volume": "15",
        "issue": "4",
        "startPage": "437",
        "endPage": "445",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Incremental layout placement modification algorithms",
        "authors": [
            {
                "id": 37270085300,
                "preferredName": "C.-S. Choy",
                "firstName": "C.-S.",
                "lastName": "Choy"
            },
            {
                "id": 37270916800,
                "preferredName": "T.-S. Cheung",
                "firstName": "T.-S.",
                "lastName": "Cheung"
            },
            {
                "id": 37087799441,
                "preferredName": "K.-K. Wong",
                "firstName": "K.-K.",
                "lastName": "Wong"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.543771",
        "publicationYear": "1996",
        "publicationDate": "Nov. 1996",
        "articleNumber": "543771",
        "articleTitle": "Circuit performance modeling by means of fuzzy logic",
        "volume": "15",
        "issue": "11",
        "startPage": "1391",
        "endPage": "1398",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Circuit performance modeling by means of fuzzy logic",
        "authors": [
            {
                "id": 37275503200,
                "preferredName": "A. Torralba",
                "firstName": "A.",
                "lastName": "Torralba"
            },
            {
                "id": 37346193500,
                "preferredName": "J. Chavez",
                "firstName": "J.",
                "lastName": "Chavez"
            },
            {
                "id": 37277650800,
                "preferredName": "L.G. Franquelo",
                "firstName": "L.G.",
                "lastName": "Franquelo"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.503937",
        "publicationYear": "1996",
        "publicationDate": "June 1996",
        "articleNumber": "503937",
        "articleTitle": "Minimum fault coverage in memory arrays: a fast algorithm and probabilistic analysis",
        "volume": "15",
        "issue": "6",
        "startPage": "681",
        "endPage": "690",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Minimum fault coverage in memory arrays: a fast algorithm and probabilistic analysis",
        "authors": [
            {
                "id": 37087269936,
                "preferredName": "Chor-Ping Low",
                "firstName": null,
                "lastName": "Chor-Ping Low"
            },
            {
                "id": 37087374926,
                "preferredName": "Hon Wai Leong",
                "firstName": null,
                "lastName": "Hon Wai Leong"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.503936",
        "publicationYear": "1996",
        "publicationDate": "June 1996",
        "articleNumber": "503936",
        "articleTitle": "Estimation of energy consumption in speed-independent control circuits",
        "volume": "15",
        "issue": "6",
        "startPage": "672",
        "endPage": "680",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Estimation of energy consumption in speed-independent control circuits",
        "authors": [
            {
                "id": 37298735900,
                "preferredName": "P.A. Beerel",
                "firstName": "P.A.",
                "lastName": "Beerel"
            },
            {
                "id": 37087171881,
                "preferredName": "Cheng-Ta Hsieh",
                "firstName": null,
                "lastName": "Cheng-Ta Hsieh"
            },
            {
                "id": 37351770400,
                "preferredName": "S. Wadekar",
                "firstName": "S.",
                "lastName": "Wadekar"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.486663",
        "publicationYear": "1996",
        "publicationDate": "Feb. 1996",
        "articleNumber": "486663",
        "articleTitle": "Scheduling and control generation with environmental constraints based on automata representations",
        "volume": "15",
        "issue": "2",
        "startPage": "166",
        "endPage": "183",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Scheduling and control generation with environmental constraints based on automata representations",
        "authors": [
            {
                "id": 37384421400,
                "preferredName": "J.C.-Y. Yang",
                "firstName": "J.C.-Y.",
                "lastName": "Yang"
            },
            {
                "id": 37274174300,
                "preferredName": "G. de Micheli",
                "firstName": "G.",
                "lastName": "de Micheli"
            },
            {
                "id": 37346812600,
                "preferredName": "M. Damiani",
                "firstName": "M.",
                "lastName": "Damiani"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.536710",
        "publicationYear": "1996",
        "publicationDate": "Sept. 1996",
        "articleNumber": "536710",
        "articleTitle": "Simulation of the hydrodynamic device model on distributed memory parallel computers",
        "volume": "15",
        "issue": "9",
        "startPage": "1029",
        "endPage": "1047",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Simulation of the hydrodynamic device model on distributed memory parallel computers",
        "authors": [
            {
                "id": 37284646200,
                "preferredName": "N.R. Aluru",
                "firstName": "N.R.",
                "lastName": "Aluru"
            },
            {
                "id": 38181921600,
                "preferredName": "K.H. Law",
                "firstName": "K.H.",
                "lastName": "Law"
            },
            {
                "id": 37272814600,
                "preferredName": "R.W. Dutton",
                "firstName": "R.W.",
                "lastName": "Dutton"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.543766",
        "publicationYear": "1996",
        "publicationDate": "Nov. 1996",
        "articleNumber": "543766",
        "articleTitle": "Extraction of SPICE BJT model parameters in BIPOLE3 using optimization methods",
        "volume": "15",
        "issue": "11",
        "startPage": "1332",
        "endPage": "1339",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Extraction of SPICE BJT model parameters in BIPOLE3 using optimization methods",
        "authors": [
            {
                "id": 37296718800,
                "preferredName": "A.D. Sadovnikov",
                "firstName": "A.D.",
                "lastName": "Sadovnikov"
            },
            {
                "id": 37325294800,
                "preferredName": "D.J. Roulston",
                "firstName": "D.J.",
                "lastName": "Roulston"
            },
            {
                "id": 37316258200,
                "preferredName": "D. Celi",
                "firstName": "D.",
                "lastName": "Celi"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.494703",
        "publicationYear": "1996",
        "publicationDate": "April 1996",
        "articleNumber": "494703",
        "articleTitle": "Multiway VLSI circuit partitioning based on dual net representation",
        "volume": "15",
        "issue": "4",
        "startPage": "396",
        "endPage": "409",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Multiway VLSI circuit partitioning based on dual net representation",
        "authors": [
            {
                "id": 37276009100,
                "preferredName": "J. Cong",
                "firstName": "J.",
                "lastName": "Cong"
            },
            {
                "id": 37087697272,
                "preferredName": "W. Juan Labio",
                "firstName": "W.",
                "lastName": "Juan Labio"
            },
            {
                "id": 37844920100,
                "preferredName": "N. Shivakumar",
                "firstName": "N.",
                "lastName": "Shivakumar"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.503938",
        "publicationYear": "1996",
        "publicationDate": "June 1996",
        "articleNumber": "503938",
        "articleTitle": "Post-processing of clock trees via wiresizing and buffering for robust design",
        "volume": "15",
        "issue": "6",
        "startPage": "691",
        "endPage": "701",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Post-processing of clock trees via wiresizing and buffering for robust design",
        "authors": [
            {
                "id": 37351779100,
                "preferredName": "S. Pullela",
                "firstName": "S.",
                "lastName": "Pullela"
            },
            {
                "id": 37282522300,
                "preferredName": "N. Menezes",
                "firstName": "N.",
                "lastName": "Menezes"
            },
            {
                "id": 37273687500,
                "preferredName": "L.T. Pileggi",
                "firstName": "L.T.",
                "lastName": "Pileggi"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.494704",
        "publicationYear": "1996",
        "publicationDate": "April 1996",
        "articleNumber": "494704",
        "articleTitle": "Mixed level test generation for synchronous sequential circuits using the FOGBUSTER algorithm",
        "volume": "15",
        "issue": "4",
        "startPage": "410",
        "endPage": "423",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Mixed level test generation for synchronous sequential circuits using the FOGBUSTER algorithm",
        "authors": [
            {
                "id": 37357250600,
                "preferredName": "U. Glaser",
                "firstName": "U.",
                "lastName": "Glaser"
            },
            {
                "id": 37267110200,
                "preferredName": "H.T. Vierhaus",
                "firstName": "H.T.",
                "lastName": "Vierhaus"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.541441",
        "publicationYear": "1996",
        "publicationDate": "Oct. 1996",
        "articleNumber": "541441",
        "articleTitle": "Incorporating performance and testability constraints during binding in high-level synthesis",
        "volume": "15",
        "issue": "10",
        "startPage": "1212",
        "endPage": "1225",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Incorporating performance and testability constraints during binding in high-level synthesis",
        "authors": [
            {
                "id": 37354709600,
                "preferredName": "A. Mujumdar",
                "firstName": "A.",
                "lastName": "Mujumdar"
            },
            {
                "id": 37279812500,
                "preferredName": "R. Jain",
                "firstName": "R.",
                "lastName": "Jain"
            },
            {
                "id": 37273588500,
                "preferredName": "K. Saluja",
                "firstName": "K.",
                "lastName": "Saluja"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.511580",
        "publicationYear": "1996",
        "publicationDate": "Aug. 1996",
        "articleNumber": "511580",
        "articleTitle": "A neural network model for multilayer topological via minimization in a switchbox",
        "volume": "15",
        "issue": "8",
        "startPage": "1012",
        "endPage": "1020",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A neural network model for multilayer topological via minimization in a switchbox",
        "authors": [
            {
                "id": 37089148935,
                "preferredName": "N. Funabiki",
                "firstName": "N.",
                "lastName": "Funabiki"
            },
            {
                "id": 37342650700,
                "preferredName": "S. Nishikawa",
                "firstName": "S.",
                "lastName": "Nishikawa"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.541444",
        "publicationYear": "1996",
        "publicationDate": "Oct. 1996",
        "articleNumber": "541444",
        "articleTitle": "Exploiting communication complexity for Boolean matching",
        "volume": "15",
        "issue": "10",
        "startPage": "1249",
        "endPage": "1256",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Exploiting communication complexity for Boolean matching",
        "authors": [
            {
                "id": 37087195575,
                "preferredName": "Kuo-Hua Wang",
                "firstName": null,
                "lastName": "Kuo-Hua Wang"
            },
            {
                "id": 37087195449,
                "preferredName": "TingTing Hwang",
                "firstName": null,
                "lastName": "TingTing Hwang"
            },
            {
                "id": 37087254321,
                "preferredName": "Cheng Chen",
                "firstName": null,
                "lastName": "Cheng Chen"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.543767",
        "publicationYear": "1996",
        "publicationDate": "Nov. 1996",
        "articleNumber": "543767",
        "articleTitle": "The complexity of generalized retiming problems",
        "volume": "15",
        "issue": "11",
        "startPage": "1340",
        "endPage": "1353",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "The complexity of generalized retiming problems",
        "authors": [
            {
                "id": 37088120674,
                "preferredName": "B. de Fluiter",
                "firstName": "B.",
                "lastName": "de Fluiter"
            },
            {
                "id": 37268258500,
                "preferredName": "E.H.L. Aarts",
                "firstName": "E.H.L.",
                "lastName": "Aarts"
            },
            {
                "id": 37346805800,
                "preferredName": "J.H.M. Korst",
                "firstName": "J.H.M.",
                "lastName": "Korst"
            },
            {
                "id": 37282463900,
                "preferredName": "W.F.J. Verhaegh",
                "firstName": "W.F.J.",
                "lastName": "Verhaegh"
            },
            {
                "id": 37346799100,
                "preferredName": "A. van der Werf",
                "firstName": "A.",
                "lastName": "van der Werf"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.486665",
        "publicationYear": "1996",
        "publicationDate": "Feb. 1996",
        "articleNumber": "486665",
        "articleTitle": "2-D mesh adaption and flux discretizations for dopant diffusion modeling",
        "volume": "15",
        "issue": "2",
        "startPage": "194",
        "endPage": "207",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "2-D mesh adaption and flux discretizations for dopant diffusion modeling",
        "authors": [
            {
                "id": 37087155036,
                "preferredName": "Chih-Chuan Lin",
                "firstName": null,
                "lastName": "Chih-Chuan Lin"
            },
            {
                "id": 37310210900,
                "preferredName": "M.E. Law",
                "firstName": "M.E.",
                "lastName": "Law"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.494706",
        "publicationYear": "1996",
        "publicationDate": "April 1996",
        "articleNumber": "494706",
        "articleTitle": "Performance driven bus buffer insertion",
        "volume": "15",
        "issue": "4",
        "startPage": "429",
        "endPage": "437",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Performance driven bus buffer insertion",
        "authors": [
            {
                "id": 37089096766,
                "preferredName": "C.-C. Tsai",
                "firstName": "C.-C.",
                "lastName": "Tsai"
            },
            {
                "id": 38139784100,
                "preferredName": "D.-Y. Kao",
                "firstName": "D.-Y.",
                "lastName": "Kao"
            },
            {
                "id": 37277345600,
                "preferredName": "C.-K. Cheng",
                "firstName": "C.-K.",
                "lastName": "Cheng"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.503949",
        "publicationYear": "1996",
        "publicationDate": "July 1996",
        "articleNumber": "503949",
        "articleTitle": "Analysis of convergence properties of a stochastic evolution algorithm",
        "volume": "15",
        "issue": "7",
        "startPage": "826",
        "endPage": "831",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Analysis of convergence properties of a stochastic evolution algorithm",
        "authors": [
            {
                "id": 37087630959,
                "preferredName": "Chi-Yu Mao",
                "firstName": null,
                "lastName": "Chi-Yu Mao"
            },
            {
                "id": 37087142555,
                "preferredName": "Yu Hen Hu",
                "firstName": null,
                "lastName": "Yu Hen Hu"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.543765",
        "publicationYear": "1996",
        "publicationDate": "Nov. 1996",
        "articleNumber": "543765",
        "articleTitle": "AC analysis of amorphous silicon devices",
        "volume": "15",
        "issue": "11",
        "startPage": "1324",
        "endPage": "1331",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "AC analysis of amorphous silicon devices",
        "authors": [
            {
                "id": 37353791400,
                "preferredName": "A. Pellegrini",
                "firstName": "A.",
                "lastName": "Pellegrini"
            },
            {
                "id": 37268856500,
                "preferredName": "L. Colalongo",
                "firstName": "L.",
                "lastName": "Colalongo"
            },
            {
                "id": 37313423400,
                "preferredName": "M. Valdinoci",
                "firstName": "M.",
                "lastName": "Valdinoci"
            },
            {
                "id": 37268259800,
                "preferredName": "M. Rudan",
                "firstName": "M.",
                "lastName": "Rudan"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.511575",
        "publicationYear": "1996",
        "publicationDate": "Aug. 1996",
        "articleNumber": "511575",
        "articleTitle": "Automatic layout recycling based on layout description and linear programming",
        "volume": "15",
        "issue": "8",
        "startPage": "959",
        "endPage": "967",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Automatic layout recycling based on layout description and linear programming",
        "authors": [
            {
                "id": 37275954800,
                "preferredName": "Y. Shigehiro",
                "firstName": "Y.",
                "lastName": "Shigehiro"
            },
            {
                "id": 37087854195,
                "preferredName": "T. Nagata",
                "firstName": "T.",
                "lastName": "Nagata"
            },
            {
                "id": 37270891800,
                "preferredName": "I. Shirakawa",
                "firstName": "I.",
                "lastName": "Shirakawa"
            },
            {
                "id": 37332018500,
                "preferredName": "I. Arungsrisangchai",
                "firstName": "I.",
                "lastName": "Arungsrisangchai"
            },
            {
                "id": 37933356100,
                "preferredName": "H. Takahashi",
                "firstName": "H.",
                "lastName": "Takahashi"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.506135",
        "publicationYear": "1996",
        "publicationDate": "May 1996",
        "articleNumber": "506135",
        "articleTitle": "A new approach for modeling the MOSFET using a simple, continuous analytical expression for drain conductance which includes velocity-saturation in a fundamental way",
        "volume": "15",
        "issue": "5",
        "startPage": "475",
        "endPage": "483",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A new approach for modeling the MOSFET using a simple, continuous analytical expression for drain conductance which includes velocity-saturation in a fundamental way",
        "authors": [
            {
                "id": 37329473600,
                "preferredName": "W.R. Bandy",
                "firstName": "W.R.",
                "lastName": "Bandy"
            },
            {
                "id": 37355389600,
                "preferredName": "R.S. Winton",
                "firstName": "R.S.",
                "lastName": "Winton"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.543764",
        "publicationYear": "1996",
        "publicationDate": "Nov. 1996",
        "articleNumber": "543764",
        "articleTitle": "Analytical device modeling for MOS analog IC's based on regularization and Bayesian estimation",
        "volume": "15",
        "issue": "11",
        "startPage": "1309",
        "endPage": "1323",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Analytical device modeling for MOS analog IC's based on regularization and Bayesian estimation",
        "authors": [
            {
                "id": 37270935700,
                "preferredName": "M. Conti",
                "firstName": "M.",
                "lastName": "Conti"
            },
            {
                "id": 37282451300,
                "preferredName": "S. Orcioni",
                "firstName": "S.",
                "lastName": "Orcioni"
            },
            {
                "id": 37282450700,
                "preferredName": "C. Turchetti",
                "firstName": "C.",
                "lastName": "Turchetti"
            },
            {
                "id": 37281648300,
                "preferredName": "G. Soncini",
                "firstName": "G.",
                "lastName": "Soncini"
            },
            {
                "id": 37277804000,
                "preferredName": "N. Zorzi",
                "firstName": "N.",
                "lastName": "Zorzi"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.486667",
        "publicationYear": "1996",
        "publicationDate": "Feb. 1996",
        "articleNumber": "486667",
        "articleTitle": "A faster algorithm for rubber-band equivalent transformation for planar VLSI layouts",
        "volume": "15",
        "issue": "2",
        "startPage": "217",
        "endPage": "227",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A faster algorithm for rubber-band equivalent transformation for planar VLSI layouts",
        "authors": [
            {
                "id": 37089068568,
                "preferredName": "H.-F.S. Chen",
                "firstName": "H.-F.S.",
                "lastName": "Chen"
            },
            {
                "id": 38184402500,
                "preferredName": "D.T. Lee",
                "firstName": "D.T.",
                "lastName": "Lee"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.511574",
        "publicationYear": "1996",
        "publicationDate": "Aug. 1996",
        "articleNumber": "511574",
        "articleTitle": "An improved linear placement algorithm using node compaction",
        "volume": "15",
        "issue": "8",
        "startPage": "952",
        "endPage": "958",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "An improved linear placement algorithm using node compaction",
        "authors": [
            {
                "id": 37351784400,
                "preferredName": "Y.G. Saab",
                "firstName": "Y.G.",
                "lastName": "Saab"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.536718",
        "publicationYear": "1996",
        "publicationDate": "Sept. 1996",
        "articleNumber": "536718",
        "articleTitle": "Echelon: a multilayer detailed area router",
        "volume": "15",
        "issue": "9",
        "startPage": "1126",
        "endPage": "1136",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Echelon: a multilayer detailed area router",
        "authors": [
            {
                "id": 37350840600,
                "preferredName": "M. Guruswamy",
                "firstName": "M.",
                "lastName": "Guruswamy"
            },
            {
                "id": 37279776500,
                "preferredName": "D.F. Wong",
                "firstName": "D.F.",
                "lastName": "Wong"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.536722",
        "publicationYear": "1996",
        "publicationDate": "Sept. 1996",
        "articleNumber": "536722",
        "articleTitle": "Optimal design of macrocells for low power and high speed",
        "volume": "15",
        "issue": "9",
        "startPage": "1160",
        "endPage": "1166",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Optimal design of macrocells for low power and high speed",
        "authors": [
            {
                "id": 37351327500,
                "preferredName": "P.K. Sancheti",
                "firstName": "P.K.",
                "lastName": "Sancheti"
            },
            {
                "id": 37276061900,
                "preferredName": "S.S. Sapatnekar",
                "firstName": "S.S.",
                "lastName": "Sapatnekar"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.506136",
        "publicationYear": "1996",
        "publicationDate": "May 1996",
        "articleNumber": "506136",
        "articleTitle": "Exponentially fitted discretization schemes for diffusion process simulation on coarse grids",
        "volume": "15",
        "issue": "5",
        "startPage": "484",
        "endPage": "492",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Exponentially fitted discretization schemes for diffusion process simulation on coarse grids",
        "authors": [
            {
                "id": 37086990584,
                "preferredName": "S. Mijalkovic",
                "firstName": "S.",
                "lastName": "Mijalkovic"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.506142",
        "publicationYear": "1996",
        "publicationDate": "May 1996",
        "articleNumber": "506142",
        "articleTitle": "Spectral-based multiway FPGA partitioning",
        "volume": "15",
        "issue": "5",
        "startPage": "554",
        "endPage": "560",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Spectral-based multiway FPGA partitioning",
        "authors": [
            {
                "id": 37273877700,
                "preferredName": "P.K. Chan",
                "firstName": "P.K.",
                "lastName": "Chan"
            },
            {
                "id": 37284020900,
                "preferredName": "M.D.F. Schlag",
                "firstName": "M.D.F.",
                "lastName": "Schlag"
            },
            {
                "id": 37284020500,
                "preferredName": "J.Y. Zien",
                "firstName": "J.Y.",
                "lastName": "Zien"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.489101",
        "publicationYear": "1996",
        "publicationDate": "March 1996",
        "articleNumber": "489101",
        "articleTitle": "A parallel implementation of an electrothermal simulation for GaAs MESFET devices",
        "volume": "15",
        "issue": "3",
        "startPage": "308",
        "endPage": "316",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A parallel implementation of an electrothermal simulation for GaAs MESFET devices",
        "authors": [
            {
                "id": 37087178072,
                "preferredName": "Chow Sit Tsang-Ping",
                "firstName": null,
                "lastName": "Chow Sit Tsang-Ping"
            },
            {
                "id": 37283171400,
                "preferredName": "C.M. Snowden",
                "firstName": "C.M.",
                "lastName": "Snowden"
            },
            {
                "id": 37697875200,
                "preferredName": "D.M. Barry",
                "firstName": "D.M.",
                "lastName": "Barry"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.503947",
        "publicationYear": "1996",
        "publicationDate": "July 1996",
        "articleNumber": "503947",
        "articleTitle": "Modeling and simulation of broken connections in CMOS IC's",
        "volume": "15",
        "issue": "7",
        "startPage": "808",
        "endPage": "814",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Modeling and simulation of broken connections in CMOS IC's",
        "authors": [
            {
                "id": 37273990600,
                "preferredName": "M. Favalli",
                "firstName": "M.",
                "lastName": "Favalli"
            },
            {
                "id": 37329180200,
                "preferredName": "M. Dalpasso",
                "firstName": "M.",
                "lastName": "Dalpasso"
            },
            {
                "id": 37282751100,
                "preferredName": "P. Olivo",
                "firstName": "P.",
                "lastName": "Olivo"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.486668",
        "publicationYear": "1996",
        "publicationDate": "Feb. 1996",
        "articleNumber": "486668",
        "articleTitle": "Synthesis for parallel scan: applications to partial scan and robust path-delay fault testability",
        "volume": "15",
        "issue": "2",
        "startPage": "228",
        "endPage": "243",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Synthesis for parallel scan: applications to partial scan and robust path-delay fault testability",
        "authors": [
            {
                "id": 37350679600,
                "preferredName": "S. Bhatia",
                "firstName": "S.",
                "lastName": "Bhatia"
            },
            {
                "id": 37278972600,
                "preferredName": "N.J. Jha",
                "firstName": "N.J.",
                "lastName": "Jha"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.536715",
        "publicationYear": "1996",
        "publicationDate": "Sept. 1996",
        "articleNumber": "536715",
        "articleTitle": "Fast true delay estimation during high level synthesis",
        "volume": "15",
        "issue": "9",
        "startPage": "1088",
        "endPage": "1105",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Fast true delay estimation during high level synthesis",
        "authors": [
            {
                "id": 37418860400,
                "preferredName": "S. Bhattacharya",
                "firstName": "S.",
                "lastName": "Bhattacharya"
            },
            {
                "id": 37278573500,
                "preferredName": "S. Dey",
                "firstName": "S.",
                "lastName": "Dey"
            },
            {
                "id": 37351102500,
                "preferredName": "F. Brglez",
                "firstName": "F.",
                "lastName": "Brglez"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.503934",
        "publicationYear": "1996",
        "publicationDate": "June 1996",
        "articleNumber": "503934",
        "articleTitle": "On estimation accuracy for guiding low-power resynthesis",
        "volume": "15",
        "issue": "6",
        "startPage": "644",
        "endPage": "664",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "On estimation accuracy for guiding low-power resynthesis",
        "authors": [
            {
                "id": 37089052969,
                "preferredName": "C.K. Lennard",
                "firstName": "C.K.",
                "lastName": "Lennard"
            },
            {
                "id": 38559623600,
                "preferredName": "A.R. Newton",
                "firstName": "A.R.",
                "lastName": "Newton"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.506133",
        "publicationYear": "1996",
        "publicationDate": "May 1996",
        "articleNumber": "506133",
        "articleTitle": "Computer-aided redesign of VLSI circuits for hot-carrier reliability",
        "volume": "15",
        "issue": "5",
        "startPage": "453",
        "endPage": "464",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Computer-aided redesign of VLSI circuits for hot-carrier reliability",
        "authors": [
            {
                "id": 37087311025,
                "preferredName": "Ping-Chung Li",
                "firstName": null,
                "lastName": "Ping-Chung Li"
            },
            {
                "id": 37276038600,
                "preferredName": "I.N. Hajj",
                "firstName": "I.N.",
                "lastName": "Hajj"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.536721",
        "publicationYear": "1996",
        "publicationDate": "Sept. 1996",
        "articleNumber": "536721",
        "articleTitle": "Efficient net extraction for restricted orientation designs [VLSI layout]",
        "volume": "15",
        "issue": "9",
        "startPage": "1151",
        "endPage": "1159",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Efficient net extraction for restricted orientation designs [VLSI layout]",
        "authors": [
            {
                "id": 37345416500,
                "preferredName": "M.A. Lopez",
                "firstName": "M.A.",
                "lastName": "Lopez"
            },
            {
                "id": 37283577300,
                "preferredName": "R. Janardan",
                "firstName": "R.",
                "lastName": "Janardan"
            },
            {
                "id": 37272304600,
                "preferredName": "S. Sahni",
                "firstName": "S.",
                "lastName": "Sahni"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.489102",
        "publicationYear": "1996",
        "publicationDate": "March 1996",
        "articleNumber": "489102",
        "articleTitle": "Hinted quad trees for VLSI geometry DRC based on efficient searching for neighbors",
        "volume": "15",
        "issue": "3",
        "startPage": "317",
        "endPage": "324",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Hinted quad trees for VLSI geometry DRC based on efficient searching for neighbors",
        "authors": [
            {
                "id": 37089040245,
                "preferredName": "G.G. Lai",
                "firstName": "G.G.",
                "lastName": "Lai"
            },
            {
                "id": 37300594200,
                "preferredName": "D.S. Fussell",
                "firstName": "D.S.",
                "lastName": "Fussell"
            },
            {
                "id": 37279776500,
                "preferredName": "D.F. Wong",
                "firstName": "D.F.",
                "lastName": "Wong"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.503950",
        "publicationYear": "1996",
        "publicationDate": "July 1996",
        "articleNumber": "503950",
        "articleTitle": "Functional test generation for synchronous sequential circuits",
        "volume": "15",
        "issue": "7",
        "startPage": "831",
        "endPage": "843",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Functional test generation for synchronous sequential circuits",
        "authors": [
            {
                "id": 37355044900,
                "preferredName": "M.K. Srinivas",
                "firstName": "M.K.",
                "lastName": "Srinivas"
            },
            {
                "id": 37348096800,
                "preferredName": "J. Jacob",
                "firstName": "J.",
                "lastName": "Jacob"
            },
            {
                "id": 37285278500,
                "preferredName": "V.D. Agrawal",
                "firstName": "V.D.",
                "lastName": "Agrawal"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.489104",
        "publicationYear": "1996",
        "publicationDate": "March 1996",
        "articleNumber": "489104",
        "articleTitle": "Minimizing the number of switchboxes for region definition and ordering assignment",
        "volume": "15",
        "issue": "3",
        "startPage": "336",
        "endPage": "347",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Minimizing the number of switchboxes for region definition and ordering assignment",
        "authors": [
            {
                "id": 37087150656,
                "preferredName": "Jin-Tai Yan",
                "firstName": null,
                "lastName": "Jin-Tai Yan"
            },
            {
                "id": 37087196989,
                "preferredName": "Pei-Yung Hsiao",
                "firstName": null,
                "lastName": "Pei-Yung Hsiao"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.503931",
        "publicationYear": "1996",
        "publicationDate": "June 1996",
        "articleNumber": "503931",
        "articleTitle": "Determining accuracy bounds for simulation-based switching activity estimation",
        "volume": "15",
        "issue": "6",
        "startPage": "611",
        "endPage": "618",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Determining accuracy bounds for simulation-based switching activity estimation",
        "authors": [
            {
                "id": 37333957100,
                "preferredName": "A.M. Hill",
                "firstName": "A.M.",
                "lastName": "Hill"
            },
            {
                "id": 37087165235,
                "preferredName": "Sung-Mo Kang",
                "firstName": null,
                "lastName": "Sung-Mo Kang"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.506140",
        "publicationYear": "1996",
        "publicationDate": "May 1996",
        "articleNumber": "506140",
        "articleTitle": "A timing analysis algorithm for circuits with level-sensitive latches",
        "volume": "15",
        "issue": "5",
        "startPage": "535",
        "endPage": "543",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A timing analysis algorithm for circuits with level-sensitive latches",
        "authors": [
            {
                "id": 37087156450,
                "preferredName": "Jin-Fuw Lee",
                "firstName": null,
                "lastName": "Jin-Fuw Lee"
            },
            {
                "id": 38183017800,
                "preferredName": "D.T. Tang",
                "firstName": "D.T.",
                "lastName": "Tang"
            },
            {
                "id": 37280665100,
                "preferredName": "C.K. Wong",
                "firstName": "C.K.",
                "lastName": "Wong"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.541450",
        "publicationYear": "1996",
        "publicationDate": "Oct. 1996",
        "articleNumber": "541450",
        "articleTitle": "A neural network approach to PLA folding problems",
        "volume": "15",
        "issue": "10",
        "startPage": "1299",
        "endPage": "1305",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A neural network approach to PLA folding problems",
        "authors": [
            {
                "id": 37344777900,
                "preferredName": "K. Tsuchiya",
                "firstName": "K.",
                "lastName": "Tsuchiya"
            },
            {
                "id": 37355165300,
                "preferredName": "Y. Takefuji",
                "firstName": "Y.",
                "lastName": "Takefuji"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.489108",
        "publicationYear": "1996",
        "publicationDate": "March 1996",
        "articleNumber": "489108",
        "articleTitle": "A new method for nonlinear circuit simulation in time domain: NOWE",
        "volume": "15",
        "issue": "3",
        "startPage": "368",
        "endPage": "374",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A new method for nonlinear circuit simulation in time domain: NOWE",
        "authors": [
            {
                "id": 37086965839,
                "preferredName": "O. Ocah",
                "firstName": "O.",
                "lastName": "Ocah"
            },
            {
                "id": 37346536000,
                "preferredName": "M.A. Tan",
                "firstName": "M.A.",
                "lastName": "Tan"
            },
            {
                "id": 37300343600,
                "preferredName": "A. Atalar",
                "firstName": "A.",
                "lastName": "Atalar"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.543770",
        "publicationYear": "1996",
        "publicationDate": "Nov. 1996",
        "articleNumber": "543770",
        "articleTitle": "Transient simulation of integrated circuits in the charge-voltage plane",
        "volume": "15",
        "issue": "11",
        "startPage": "1379",
        "endPage": "1390",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Transient simulation of integrated circuits in the charge-voltage plane",
        "authors": [
            {
                "id": 37275733700,
                "preferredName": "A. Devgan",
                "firstName": "A.",
                "lastName": "Devgan"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.486669",
        "publicationYear": "1996",
        "publicationDate": "Feb. 1996",
        "articleNumber": "486669",
        "articleTitle": "Timing analysis speed-up using a hierarchical and a multimode approach",
        "volume": "15",
        "issue": "2",
        "startPage": "244",
        "endPage": "255",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Timing analysis speed-up using a hierarchical and a multimode approach",
        "authors": [
            {
                "id": 37352099300,
                "preferredName": "Y. Blaquiere",
                "firstName": "Y.",
                "lastName": "Blaquiere"
            },
            {
                "id": 37333929400,
                "preferredName": "M. Dagenais",
                "firstName": "M.",
                "lastName": "Dagenais"
            },
            {
                "id": 37276922900,
                "preferredName": "Y. Savaria",
                "firstName": "Y.",
                "lastName": "Savaria"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.503948",
        "publicationYear": "1996",
        "publicationDate": "July 1996",
        "articleNumber": "503948",
        "articleTitle": "Pseudorandom test-length analysis using differential solutions",
        "volume": "15",
        "issue": "7",
        "startPage": "815",
        "endPage": "825",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Pseudorandom test-length analysis using differential solutions",
        "authors": [
            {
                "id": 37088066907,
                "preferredName": "Dan Li",
                "firstName": null,
                "lastName": "Dan Li"
            },
            {
                "id": 37087156902,
                "preferredName": "Wen-Ben Jone",
                "firstName": null,
                "lastName": "Wen-Ben Jone"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.511570",
        "publicationYear": "1996",
        "publicationDate": "Aug. 1996",
        "articleNumber": "511570",
        "articleTitle": "Solving the net matching problem in high-performance chip design",
        "volume": "15",
        "issue": "8",
        "startPage": "902",
        "endPage": "911",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Solving the net matching problem in high-performance chip design",
        "authors": [
            {
                "id": 37351798700,
                "preferredName": "R.J. Carragher",
                "firstName": "R.J.",
                "lastName": "Carragher"
            },
            {
                "id": 37087149838,
                "preferredName": "Chung-Kuan Cheng",
                "firstName": null,
                "lastName": "Chung-Kuan Cheng"
            },
            {
                "id": 37087852382,
                "preferredName": "Xiao-Ming Xiong",
                "firstName": null,
                "lastName": "Xiao-Ming Xiong"
            },
            {
                "id": 37087727017,
                "preferredName": "M. Fujita",
                "firstName": "M.",
                "lastName": "Fujita"
            },
            {
                "id": 37351802600,
                "preferredName": "R. Paturi",
                "firstName": "R.",
                "lastName": "Paturi"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.503945",
        "publicationYear": "1996",
        "publicationDate": "July 1996",
        "articleNumber": "503945",
        "articleTitle": "A multifrequency technique for frequency response computation with application to switched-capacitor circuits with nonlinearities",
        "volume": "15",
        "issue": "7",
        "startPage": "775",
        "endPage": "790",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A multifrequency technique for frequency response computation with application to switched-capacitor circuits with nonlinearities",
        "authors": [
            {
                "id": 37089104849,
                "preferredName": "J.G. Mueller",
                "firstName": "J.G.",
                "lastName": "Mueller"
            },
            {
                "id": 37351773500,
                "preferredName": "B.A.A. Antao",
                "firstName": "B.A.A.",
                "lastName": "Antao"
            },
            {
                "id": 37280016100,
                "preferredName": "R.A. Saleh",
                "firstName": "R.A.",
                "lastName": "Saleh"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.543769",
        "publicationYear": "1996",
        "publicationDate": "Nov. 1996",
        "articleNumber": "543769",
        "articleTitle": "Optimal algorithms for planar over-the-cell routing problems",
        "volume": "15",
        "issue": "11",
        "startPage": "1365",
        "endPage": "1378",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Optimal algorithms for planar over-the-cell routing problems",
        "authors": [
            {
                "id": 37353063400,
                "preferredName": "S. Danda",
                "firstName": "S.",
                "lastName": "Danda"
            },
            {
                "id": 37087560628,
                "preferredName": "Xiaolin Liu",
                "firstName": null,
                "lastName": "Xiaolin Liu"
            },
            {
                "id": 37347837800,
                "preferredName": "S. Madhwapathy",
                "firstName": "S.",
                "lastName": "Madhwapathy"
            },
            {
                "id": 37347361500,
                "preferredName": "A. Panyam",
                "firstName": "A.",
                "lastName": "Panyam"
            },
            {
                "id": 37347844900,
                "preferredName": "N. Sherwani",
                "firstName": "N.",
                "lastName": "Sherwani"
            },
            {
                "id": 37356017600,
                "preferredName": "I.G. Tollis",
                "firstName": "I.G.",
                "lastName": "Tollis"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.536717",
        "publicationYear": "1996",
        "publicationDate": "Sept. 1996",
        "articleNumber": "536717",
        "articleTitle": "Efficient generation of diagonal constraints for 2-D mask compaction",
        "volume": "15",
        "issue": "9",
        "startPage": "1119",
        "endPage": "1126",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Efficient generation of diagonal constraints for 2-D mask compaction",
        "authors": [
            {
                "id": 37268395800,
                "preferredName": "G. Bois",
                "firstName": "G.",
                "lastName": "Bois"
            },
            {
                "id": 37318796600,
                "preferredName": "E. Cerny",
                "firstName": "E.",
                "lastName": "Cerny"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.552088",
        "publicationYear": "1996",
        "publicationDate": "Dec. 1996",
        "articleNumber": "552088",
        "articleTitle": "Bit-parallel multidelay simulation",
        "volume": "15",
        "issue": "12",
        "startPage": "1547",
        "endPage": "1554",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Bit-parallel multidelay simulation",
        "authors": [
            {
                "id": 37087219993,
                "preferredName": "Yun Sik Lee",
                "firstName": null,
                "lastName": "Yun Sik Lee"
            },
            {
                "id": 37354707600,
                "preferredName": "P.M. Maurer",
                "firstName": "P.M.",
                "lastName": "Maurer"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.486274",
        "publicationYear": "1996",
        "publicationDate": "Jan. 1996",
        "articleNumber": "486274",
        "articleTitle": "On the integration of partitioning and global routing for rectilinear placement problems",
        "volume": "15",
        "issue": "1",
        "startPage": "83",
        "endPage": "91",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "On the integration of partitioning and global routing for rectilinear placement problems",
        "authors": [
            {
                "id": 37087181629,
                "preferredName": "Chingwei Yeh",
                "firstName": null,
                "lastName": "Chingwei Yeh"
            },
            {
                "id": 37087781972,
                "preferredName": "Chi-Shong Wang",
                "firstName": null,
                "lastName": "Chi-Shong Wang"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.536712",
        "publicationYear": "1996",
        "publicationDate": "Sept. 1996",
        "articleNumber": "536712",
        "articleTitle": "A new triple-layer OTC channel router",
        "volume": "15",
        "issue": "9",
        "startPage": "1059",
        "endPage": "1070",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A new triple-layer OTC channel router",
        "authors": [
            {
                "id": 37087446869,
                "preferredName": "Jaewon Kim",
                "firstName": null,
                "lastName": "Jaewon Kim"
            },
            {
                "id": 37087165235,
                "preferredName": "Sung-Mo Kang",
                "firstName": null,
                "lastName": "Sung-Mo Kang"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.486277",
        "publicationYear": "1996",
        "publicationDate": "Jan. 1996",
        "articleNumber": "486277",
        "articleTitle": "A discrete syntax for level-sensitive latched circuits having n clocks and m phases",
        "volume": "15",
        "issue": "1",
        "startPage": "111",
        "endPage": "126",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "A discrete syntax for level-sensitive latched circuits having n clocks and m phases",
        "authors": [
            {
                "id": 37341904000,
                "preferredName": "G. Jennings",
                "firstName": "G.",
                "lastName": "Jennings"
            },
            {
                "id": 37087898063,
                "preferredName": "E. Jennings",
                "firstName": "E.",
                "lastName": "Jennings"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.536719",
        "publicationYear": "1996",
        "publicationDate": "Sept. 1996",
        "articleNumber": "536719",
        "articleTitle": "Technology mapping onto very-high-speed standard CMOS hardware",
        "volume": "15",
        "issue": "9",
        "startPage": "1137",
        "endPage": "1144",
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Technology mapping onto very-high-speed standard CMOS hardware",
        "authors": [
            {
                "id": 38273921500,
                "preferredName": "P. Larsson-Edefors",
                "firstName": "P.",
                "lastName": "Larsson-Edefors"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.1996.536724",
        "publicationYear": "1996",
        "publicationDate": "Sept. 1996",
        "articleNumber": "536724",
        "articleTitle": "Correction to \"An Approach for Multilevel Logic Optimization Targeting Low Power\"",
        "volume": "15",
        "issue": "9",
        "startPage": "1176",
        "endPage": null,
        "publisher": "IEEE",
        "contentType": "IEEE Journals",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "highlightedTitle": "Correction to \"An Approach for Multilevel Logic Optimization Targeting Low Power\"",
        "authors": [
            {
                "id": 37278158100,
                "preferredName": "M. Pedram",
                "firstName": "M.",
                "lastName": "Pedram"
            },
            {
                "id": 37283781200,
                "preferredName": "S. Iman",
                "firstName": "S.",
                "lastName": "Iman"
            }
        ]
    }
]