INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/CUM_LAB/lab_11/LowPass/lab_11.srcs/sources_1/new/main.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/CUM_LAB/lab_11/LowPass/lab_11.srcs/sim_1/new/LOW_PASS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LOW_PASS
