// Seed: 3597756337
`define pp_18 0
`define pp_19 0
`define pp_20 0
module module_0 (
    input logic id_0,
    output id_1,
    input logic id_2,
    input id_3,
    input id_4,
    input id_5,
    input id_6,
    output logic id_7,
    input logic id_8,
    input id_9,
    input id_10,
    output id_11,
    output id_12,
    input logic id_13,
    output id_14,
    input id_15,
    output id_16,
    input id_17
);
  logic id_18;
  always @(posedge 1 & id_15) begin
    id_14 <= id_10;
  end
  logic id_19;
  assign id_16 = id_2;
endmodule
