//IP Functional Simulation Model
//VERSION_BEGIN 18.0 cbx_mgl 2018:04:24:18:08:49:SJ cbx_simgen 2018:04:24:18:04:18:SJ  VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463



// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// You may only use these simulation model output files for simulation
// purposes and expressly not for synthesis or any other purposes (in which
// event Intel disclaims all warranties of any kind).


//synopsys translate_off

//synthesis_resources = altsyncram 5 lut 830 mux21 368 oper_add 10 oper_less_than 1 oper_selector 39 
`timescale 1 ps / 1 ps
module  RS_DE_LANE_QUATUS
	( 
	bypass,
	clk,
	decfail,
	num_err_sym,
	reset,
	rserr,
	rsin,
	rsout,
	sink_ena,
	sink_eop,
	sink_sop,
	sink_val,
	source_ena,
	source_eop,
	source_sop,
	source_val) /* synthesis synthesis_clearbox=1 */;
	input   bypass;
	input   clk;
	output   decfail;
	output   [3:0]  num_err_sym;
	input   reset;
	output   [7:0]  rserr;
	input   [7:0]  rsin;
	output   [7:0]  rsout;
	output   sink_ena;
	input   sink_eop;
	input   sink_sop;
	input   sink_val;
	input   source_ena;
	output   source_eop;
	output   source_sop;
	output   source_val;

	wire  [7:0]   wire_n011iO_q_a;
	wire  [7:0]   wire_ni0i0i_q_b;
	wire  [7:0]   wire_ni0i1l_q_b;
	wire  [7:0]   wire_ni0i1O_q_b;
	wire  [7:0]   wire_nl0i01l_q_a;
	reg	nilii1i79;
	reg	nilii1i80;
	reg	niliill77;
	reg	niliill78;
	reg	niliiOi75;
	reg	niliiOi76;
	reg	nilli0i71;
	reg	nilli0i72;
	reg	nilli1O73;
	reg	nilli1O74;
	reg	nilliiO69;
	reg	nilliiO70;
	reg	nillO0i67;
	reg	nillO0i68;
	reg	nilO11i65;
	reg	nilO11i66;
	reg	nilO1iO63;
	reg	nilO1iO64;
	reg	nilOiOi61;
	reg	nilOiOi62;
	reg	nilOiOl59;
	reg	nilOiOl60;
	reg	nilOO0l57;
	reg	nilOO0l58;
	reg	nilOOii55;
	reg	nilOOii56;
	reg	nilOOil53;
	reg	nilOOil54;
	reg	nilOOiO51;
	reg	nilOOiO52;
	reg	niO10ll49;
	reg	niO10ll50;
	reg	niO10Oi47;
	reg	niO10Oi48;
	reg	niO10OO45;
	reg	niO10OO46;
	reg	niO1i0i41;
	reg	niO1i0i42;
	reg	niO1i0O39;
	reg	niO1i0O40;
	reg	niO1i1l43;
	reg	niO1i1l44;
	reg	niO1iil37;
	reg	niO1iil38;
	reg	niO1ili35;
	reg	niO1ili36;
	reg	niO1ilO33;
	reg	niO1ilO34;
	reg	niO1iOl31;
	reg	niO1iOl32;
	reg	niO1l0l25;
	reg	niO1l0l26;
	reg	niO1l1i29;
	reg	niO1l1i30;
	reg	niO1l1O27;
	reg	niO1l1O28;
	reg	niO1lii23;
	reg	niO1lii24;
	reg	niO1liO21;
	reg	niO1liO22;
	reg	niO1lll19;
	reg	niO1lll20;
	reg	niO1lOi17;
	reg	niO1lOi18;
	reg	niO1lOl15;
	reg	niO1lOl16;
	reg	niO1lOO13;
	reg	niO1lOO14;
	reg	niO1O0l7;
	reg	niO1O0l8;
	reg	niO1O1i11;
	reg	niO1O1i12;
	reg	niO1O1O10;
	reg	niO1O1O9;
	reg	niO1OiO5;
	reg	niO1OiO6;
	reg	niO1Oli3;
	reg	niO1Oli4;
	reg	niO1Oll1;
	reg	niO1Oll2;
	reg	n00Ol;
	reg	n00OO;
	reg	n0i1i;
	reg	n0i1l;
	reg	n0iiO;
	reg	n0ill;
	reg	ni0lOi;
	reg	ni0lOl;
	reg	ni0lOO;
	reg	ni0O0i;
	reg	ni0O0l;
	reg	ni0O0O;
	reg	ni0O1i;
	reg	ni0O1l;
	reg	ni0O1O;
	reg	ni0Oii;
	reg	ni0Oil;
	reg	ni0OiO;
	reg	ni0Oli;
	reg	ni0Oll;
	reg	ni0OlO;
	reg	ni0OOO;
	reg	nii0Ol;
	reg	nii10i;
	reg	nii10l;
	reg	nii10O;
	reg	nii11i;
	reg	nii11l;
	reg	niOlOi;
	reg	nl001i;
	reg	nl01li;
	reg	nl01ll;
	reg	nl01lO;
	reg	nl01Oi;
	reg	nl01Ol;
	reg	nl01OO;
	reg	nl0Oii;
	reg	nlil1l;
	reg	nlilii;
	reg	nlilil;
	reg	n0ili_clk_prev;
	wire	wire_n0ili_PRN;
	reg	n0i1O;
	reg	n0iOi;
	reg	n0ilO_clk_prev;
	wire	wire_n0ilO_CLRN;
	wire	wire_n0ilO_PRN;
	reg	n00li;
	reg	n00Oi;
	reg	n0iii;
	reg	n0l1O;
	reg	n0lii;
	reg	n1O10O;
	reg	nilOii;
	reg	niOi1i;
	reg	niOl0i;
	reg	nl0l0l;
	reg	nll1il;
	reg	nlll0i;
	reg	nllliO;
	reg	n0l0O_clk_prev;
	wire	wire_n0l0O_CLRN;
	reg	n0lO1i;
	reg	n0O01i;
	reg	n0O01O;
	reg	n0O1ll;
	reg	n0O1lO;
	reg	n0O1Oi;
	reg	n0O1Ol;
	reg	n0O1OO;
	wire	wire_n0O01l_CLRN;
	reg	n1100i;
	reg	n1100l;
	reg	n1100O;
	reg	n1101O;
	reg	n110ii;
	reg	n110il;
	reg	n110iO;
	reg	n110li;
	reg	n11l0l;
	reg	n11l0O;
	reg	n11lii;
	reg	n11lil;
	reg	n11liO;
	reg	n11lli;
	reg	n11llO;
	reg	nlOO00O;
	reg	nlOO01i;
	reg	nlOO0ii;
	reg	nlOO0il;
	reg	nlOO0iO;
	reg	nlOO0li;
	reg	nlOO0ll;
	reg	nlOO0lO;
	reg	nlOO0Oi;
	reg	nlOO0Ol;
	reg	nlOO0OO;
	reg	nlOOi0i;
	reg	nlOOi0l;
	reg	nlOOi0O;
	reg	nlOOi1i;
	reg	nlOOi1l;
	reg	nlOOi1O;
	reg	nlOOO0i;
	reg	nlOOO0l;
	reg	nlOOO0O;
	reg	nlOOO1i;
	reg	nlOOO1l;
	reg	nlOOO1O;
	reg	nlOOOii;
	reg	nlOOOil;
	reg	n101il;
	reg	n101iO;
	reg	n101li;
	reg	n101ll;
	reg	n101lO;
	reg	n101Oi;
	reg	n101Ol;
	reg	n101OO;
	reg	n10O0i;
	reg	n10O0l;
	reg	n10O0O;
	reg	n10Oii;
	reg	n10Oil;
	reg	n10OiO;
	reg	n10Oli;
	reg	n10Oll;
	reg	n11lOi;
	reg	n1iiOO;
	reg	n1il0i;
	reg	n1il0l;
	reg	n1il1i;
	reg	n1il1l;
	reg	n1il1O;
	reg	n1ilii;
	reg	n1il0O_clk_prev;
	wire	wire_n1il0O_CLRN;
	wire	wire_n1il0O_PRN;
	reg	n1lllO;
	reg	nl0O00l;
	reg	nl0O00O;
	reg	nl0O0ii;
	reg	nllO11l;
	reg	nlOiiOO;
	reg	nlOil1l;
	wire	wire_n1llll_CLRN;
	reg	ni0l;
	reg	nlliO;
	reg	nllli;
	reg	nllll;
	reg	nlllO;
	reg	nllOi;
	reg	nllOl;
	reg	nllOO;
	reg	nlOll;
	reg	nlOOl;
	reg	ni0i_clk_prev;
	wire	wire_ni0i_CLRN;
	wire	wire_ni0i_PRN;
	reg	nii00O;
	reg	nii0ii;
	reg	nii0il;
	reg	nii0iO;
	reg	nii0li;
	reg	nii0ll;
	reg	nii0lO;
	reg	nii0Oi;
	reg	nii11O;
	reg	nii1ii;
	reg	nii1il;
	reg	niilll;
	reg	niillO;
	reg	niilOi;
	reg	niilOl;
	reg	niilOO;
	reg	niiO0i;
	reg	niiO1i;
	reg	niiO1l;
	reg	niiO1O_clk_prev;
	wire	wire_niiO1O_PRN;
	reg	niO00i;
	reg	niO00O;
	reg	niO01l;
	reg	niO01O;
	reg	niO11i;
	reg	niO0il;
	wire	wire_niO0ii_CLRN;
	wire	wire_niO0ii_ENA;
	reg	nl0O0il;
	reg	nl0Oi0i;
	reg	nl0Oi1i;
	reg	nl0Oi1l;
	reg	nl0Oi0l;
	reg	nl0Ol0i;
	reg	nl0Ol1i;
	reg	nl0Ol1l;
	reg	nl0OOll;
	reg	nli11ii;
	reg	nli11il;
	reg	nli11iO;
	reg	nli11li;
	reg	nli11ll;
	reg	nli11lO;
	reg	nli11Ol;
	reg	nliliO;
	reg	nlilll;
	wire	wire_nlilli_CLRN;
	reg	nlillO;
	reg	nlilOl;
	reg	nlilOi_clk_prev;
	wire	wire_nlilOi_PRN;
	reg	nll1lll;
	reg	nllii0l;
	reg	nllii0O;
	reg	nlliiii;
	reg	nlliiil;
	reg	nlliiiO;
	reg	nlliili;
	reg	nlliill;
	reg	nllil0l;
	reg	nlliOli;
	reg	nlliOll;
	reg	nlliOlO;
	reg	nlliOOi;
	reg	nlliOOl;
	reg	nlliOOO;
	reg	nlll0lO;
	reg	nlll0Oi;
	reg	nlll0Ol;
	reg	nlll0OO;
	reg	nlll11i;
	reg	nlll1li;
	reg	nllli1i;
	reg	nllli1l;
	reg	nllli1O;
	reg	nlllilO;
	reg	nllllOO;
	reg	nlllO0i;
	reg	nlllO0l;
	reg	nlllO1i;
	reg	nlllO1l;
	reg	nlllO1O;
	reg	nlllOii;
	reg	nlliilO;
	reg	nlliiOi;
	reg	nlliiOl;
	reg	nlliiOO;
	reg	nllil0i;
	reg	nllil1i;
	reg	nllil1l;
	reg	nllil1O;
	reg	nlll10i;
	reg	nlll10l;
	reg	nlll10O;
	reg	nlll11l;
	reg	nlll11O;
	reg	nlll1ii;
	reg	nlll1il;
	reg	nlll1iO;
	reg	nllli0i;
	reg	nllli0l;
	reg	nllli0O;
	reg	nllliii;
	reg	nllliil;
	reg	nllliiO;
	reg	nlllili;
	reg	nlllill;
	reg	nlllOil;
	reg	nlllOiO;
	reg	nlllOli;
	reg	nlllOll;
	reg	nlllOlO;
	reg	nlllOOi;
	reg	nlllOOl;
	reg	nllO11i;
	reg	nlOil0l;
	reg	nlOilii;
	reg	nlOilil;
	reg	nlOiliO;
	reg	nlOilli;
	reg	nlOilll;
	reg	nlOillO;
	reg	nlOilOi;
	reg	nlOilOO;
	reg	nlOli;
	reg	nlOiO1i;
	reg	nlOl10O;
	reg	nlOl1ii;
	reg	nlOl1il;
	reg	nlOl1iO;
	reg	nlOl1li;
	reg	nlOl1ll;
	reg	nlOl1Oi;
	reg	nlOl1Ol;
	reg	nlOli0i;
	reg	nlOli0l;
	reg	nlOli0O;
	reg	nlOliii;
	reg	nlOliil;
	reg	nlOliiO;
	reg	nlOlill;
	wire	wire_nlOlili_CLRN;
	reg	n000i;
	reg	n000l;
	reg	n000O;
	reg	n00ii;
	reg	n00il;
	reg	n00iO;
	reg	n00ll;
	reg	n00lO;
	reg	n0i00i;
	reg	n0i00l;
	reg	n0i00O;
	reg	n0i01l;
	reg	n0i01O;
	reg	n0i0i;
	reg	n0i0ii;
	reg	n0i0il;
	reg	n0i0iO;
	reg	n0i0l;
	reg	n0i0li;
	reg	n0i0ll;
	reg	n0i0lO;
	reg	n0i0O;
	reg	n0i0Oi;
	reg	n0i0Ol;
	reg	n0i0OO;
	reg	n0i10i;
	reg	n0i10l;
	reg	n0i10O;
	reg	n0i11i;
	reg	n0i11l;
	reg	n0i11O;
	reg	n0i1ii;
	reg	n0i1il;
	reg	n0ii0i;
	reg	n0ii0l;
	reg	n0ii0O;
	reg	n0ii1i;
	reg	n0ii1l;
	reg	n0ii1O;
	reg	n0iiii;
	reg	n0iiil;
	reg	n0iiiO;
	reg	n0iil;
	reg	n0iili;
	reg	n0iO0l;
	reg	n0iO0O;
	reg	n0iOii;
	reg	n0iOil;
	reg	n0iOiO;
	reg	n0iOl;
	reg	n0iOli;
	reg	n0iOll;
	reg	n0iOlO;
	reg	n0iOO;
	reg	n0l0i;
	reg	n0l0ii;
	reg	n0l0il;
	reg	n0l0iO;
	reg	n0l0l;
	reg	n0l0li;
	reg	n0l0ll;
	reg	n0l0lO;
	reg	n0l0Oi;
	reg	n0l0Ol;
	reg	n0l1i;
	reg	n0l1l;
	reg	n0lil;
	reg	n0lliO;
	reg	n0llli;
	reg	n0llll;
	reg	n0lllO;
	reg	n0llOi;
	reg	n0llOl;
	reg	n0llOO;
	reg	n0O00i;
	reg	n0O00l;
	reg	n0O00O;
	reg	n0O0ii;
	reg	n0OliO;
	reg	n0Olli;
	reg	n0Olll;
	reg	n0OllO;
	reg	n0OlOi;
	reg	n0OlOl;
	reg	n0OlOO;
	reg	n0OO1i;
	reg	n1ilil;
	reg	n1lOil;
	reg	n1lOiO;
	reg	n1lOli;
	reg	n1lOll;
	reg	n1lOlO;
	reg	n1lOOi;
	reg	n1lOOl;
	reg	n1lOOO;
	reg	n1O10i;
	reg	n1O10l;
	reg	n1O11i;
	reg	n1O11l;
	reg	n1O11O;
	reg	n1Oii;
	reg	n1Oil;
	reg	n1OiO;
	reg	n1Oli;
	reg	n1Oll;
	reg	n1OlO;
	reg	n1OOi;
	reg	n1OOl;
	reg	n1OOO;
	reg	ni010i;
	reg	ni010l;
	reg	ni010O;
	reg	ni011i;
	reg	ni011l;
	reg	ni011O;
	reg	ni0i1i;
	reg	ni0OOi;
	reg	ni0OOl;
	reg	ni101i;
	reg	ni101l;
	reg	ni101O;
	reg	ni11ll;
	reg	ni11lO;
	reg	ni11Oi;
	reg	ni11Ol;
	reg	ni11OO;
	reg	ni1iOi;
	reg	ni1iOl;
	reg	ni1iOO;
	reg	ni1l0i;
	reg	ni1l0l;
	reg	ni1l1i;
	reg	ni1l1l;
	reg	ni1l1O;
	reg	ni1OOO;
	reg	nii00i;
	reg	nii00l;
	reg	nii01i;
	reg	nii01l;
	reg	nii01O;
	reg	nii0OO;
	reg	nii1iO;
	reg	nii1li;
	reg	nii1ll;
	reg	nii1lO;
	reg	nii1Oi;
	reg	nii1Ol;
	reg	nii1OO;
	reg	niil0i;
	reg	niil0l;
	reg	niil0O;
	reg	niilii;
	reg	niilil;
	reg	niiliO;
	reg	niilli;
	reg	niiO0l;
	reg	nilO0l;
	reg	nilO0O;
	reg	nilOil;
	reg	nilOOi;
	reg	nilOOl;
	reg	nilOOO;
	reg	niO0iO;
	reg	niO0Ol;
	reg	niO0OO;
	reg	niOi0i;
	reg	niOi0l;
	reg	niOi0O;
	reg	niOi1l;
	reg	niOi1O;
	reg	niOii;
	reg	niOiii;
	reg	niOiil;
	reg	niOiiO;
	reg	niOili;
	reg	niOill;
	reg	niOilO;
	reg	niOiOi;
	reg	niOiOl;
	reg	niOiOO;
	reg	niOl0l;
	reg	niOl0O;
	reg	niOl1i;
	reg	niOl1l;
	reg	niOl1O;
	reg	niOlii;
	reg	niOlil;
	reg	niOliO;
	reg	niOlli;
	reg	niOlll;
	reg	niOllO;
	reg	nl000i;
	reg	nl000l;
	reg	nl001l;
	reg	nl001O;
	reg	nl0l0i;
	reg	nl0l0O;
	reg	nl0lii;
	reg	nl0lil;
	reg	nl0liO;
	reg	nl0lli;
	reg	nl0lll;
	reg	nl0llO;
	reg	nl0lOi;
	reg	nl0lOl;
	reg	nl0lOO;
	reg	nl0O01i;
	reg	nl0O0i;
	reg	nl0O0l;
	reg	nl0O0O;
	reg	nl0O1i;
	reg	nl0O1iO;
	reg	nl0O1l;
	reg	nl0O1li;
	reg	nl0O1ll;
	reg	nl0O1lO;
	reg	nl0O1O;
	reg	nl0O1Oi;
	reg	nl0O1Ol;
	reg	nl0O1OO;
	reg	nl0Ol0l;
	reg	nl0OO0i;
	reg	nl0OO0l;
	reg	nl0OO0O;
	reg	nl0OOii;
	reg	nl0OOil;
	reg	nl0OOiO;
	reg	nl0OOli;
	reg	nli11OO;
	reg	nli1l0i;
	reg	nli1l0l;
	reg	nli1l0O;
	reg	nli1l1O;
	reg	nli1lii;
	reg	nli1lil;
	reg	nli1liO;
	reg	nli1lli;
	reg	nli1lll;
	reg	nli1llO;
	reg	nli1lOi;
	reg	nli1lOl;
	reg	nli1lOO;
	reg	nli1O0i;
	reg	nli1O0l;
	reg	nli1O0O;
	reg	nli1O1i;
	reg	nli1O1l;
	reg	nli1O1O;
	reg	nli1Oii;
	reg	nli1Oil;
	reg	nli1OiO;
	reg	nli1Oli;
	reg	nli1Oll;
	reg	nlii00i;
	reg	nlii00l;
	reg	nlii00O;
	reg	nlii01O;
	reg	nlii0ii;
	reg	nlii0il;
	reg	nlii0iO;
	reg	nlii0li;
	reg	nlii0ll;
	reg	nlii0lO;
	reg	nlii0Oi;
	reg	nlii0Ol;
	reg	nlii0OO;
	reg	nliii0i;
	reg	nliii0l;
	reg	nliii0O;
	reg	nliii1i;
	reg	nliii1l;
	reg	nliii1O;
	reg	nliiiii;
	reg	nliiiil;
	reg	nliiiiO;
	reg	nliiili;
	reg	nliiill;
	reg	nlil0i;
	reg	nlil0l;
	reg	nlil1O;
	reg	nlilO0i;
	reg	nlilO0l;
	reg	nlilO0O;
	reg	nlilO1O;
	reg	nlilOii;
	reg	nlilOil;
	reg	nlilOiO;
	reg	nlilOli;
	reg	nlilOll;
	reg	nlilOlO;
	reg	nlilOO;
	reg	nlilOOi;
	reg	nlilOOl;
	reg	nlilOOO;
	reg	nliO10i;
	reg	nliO10l;
	reg	nliO10O;
	reg	nliO11i;
	reg	nliO11l;
	reg	nliO11O;
	reg	nliO1ii;
	reg	nliO1il;
	reg	nliO1iO;
	reg	nliO1li;
	reg	nliO1ll;
	reg	nliOil;
	reg	nliOiO;
	reg	nliOli;
	reg	nliOll;
	reg	nliOlO;
	reg	nliOOi;
	reg	nliOOl;
	reg	nliOOO;
	reg	nll10i;
	reg	nll10l;
	reg	nll10O;
	reg	nll11i;
	reg	nll11l;
	reg	nll11O;
	reg	nll1i0i;
	reg	nll1i0l;
	reg	nll1i0O;
	reg	nll1i1O;
	reg	nll1ii;
	reg	nll1iii;
	reg	nll1iil;
	reg	nll1iiO;
	reg	nll1ili;
	reg	nll1ill;
	reg	nll1ilO;
	reg	nll1iOi;
	reg	nll1iOl;
	reg	nll1iOO;
	reg	nll1l0i;
	reg	nll1l0l;
	reg	nll1l0O;
	reg	nll1l1i;
	reg	nll1l1l;
	reg	nll1l1O;
	reg	nll1lii;
	reg	nll1lil;
	reg	nll1liO;
	reg	nll1lli;
	reg	nlliOO;
	reg	nlll0l;
	reg	nlll0O;
	reg	nlll1i;
	reg	nlll1l;
	reg	nlll1O;
	reg	nlllii;
	reg	nlllil;
	reg	nlllli;
	reg	nlllll;
	reg	nllllO;
	reg	nlllOi;
	reg	nlllOl;
	reg	nlllOO;
	reg	nllO0i;
	reg	nllO0l;
	reg	nllO0O;
	reg	nllO1i;
	reg	nllO1l;
	reg	nllO1O;
	reg	nllOii;
	reg	nllOil;
	reg	nllOiO;
	reg	nllOli;
	reg	nllOll;
	reg	nllOlO;
	reg	nllOOi;
	reg	nllOOl;
	reg	nllOOO;
	reg	nlO01i;
	reg	nlO10i;
	reg	nlO10l;
	reg	nlO10O;
	reg	nlO11i;
	reg	nlO11l;
	reg	nlO11O;
	reg	nlO1ii;
	reg	nlO1il;
	reg	nlO1iO;
	reg	nlO1li;
	reg	nlO1ll;
	reg	nlO1lO;
	reg	nlO1Oi;
	reg	nlO1Ol;
	reg	nlO1OO;
	reg	nlOOi;
	wire	wire_nlOlO_CLRN;
	reg	nlOlilO;
	reg	nlOlO0i;
	reg	nlOlO0l;
	reg	nlOlO0O;
	reg	nlOlO1l;
	reg	nlOlO1O;
	reg	nlOlOii;
	reg	nlOlOiO;
	reg	nlOlOil_clk_prev;
	wire	wire_nlOlOil_PRN;
	reg	nlOlOll;
	reg	nlOlOli_clk_prev;
	wire	wire_nlOlOli_PRN;
	wire	wire_nlOlOli_ENA;
	reg	n11i;
	reg	niOi0lO;
	reg	niOi0Oi;
	reg	niOi0Ol;
	reg	niOi0OO;
	reg	niOii0i;
	reg	niOii1i;
	reg	niOii1l;
	reg	niOii1O;
	reg	niOil0O;
	reg	niOilii;
	reg	niOilil;
	reg	niOiliO;
	reg	niOilli;
	reg	niOilll;
	reg	niOillO;
	reg	niOilOi;
	reg	niOiOOO;
	reg	niOl0iO;
	reg	niOl0li;
	reg	niOl0ll;
	reg	niOl0lO;
	reg	niOl0Oi;
	reg	niOl0Ol;
	reg	niOl0OO;
	reg	niOl10i;
	reg	niOl10l;
	reg	niOl10O;
	reg	niOl11i;
	reg	niOl11l;
	reg	niOl11O;
	reg	niOl1ii;
	reg	niOli1i;
	reg	niOll0i;
	reg	niOll0l;
	reg	niOll0O;
	reg	niOll1O;
	reg	niOllii;
	reg	niOllil;
	reg	niOlliO;
	reg	niOllli;
	reg	niOlOlO;
	reg	niOlOOi;
	reg	niOlOOl;
	reg	niOlOOO;
	reg	niOO00O;
	reg	niOO0ii;
	reg	niOO0il;
	reg	niOO0iO;
	reg	niOO0li;
	reg	niOO0ll;
	reg	niOO0lO;
	reg	niOO0Oi;
	reg	niOO10i;
	reg	niOO11i;
	reg	niOO11l;
	reg	niOO11O;
	reg	niOOiOO;
	reg	niOOl0i;
	reg	niOOl0l;
	reg	niOOl0O;
	reg	niOOl1i;
	reg	niOOl1l;
	reg	niOOl1O;
	reg	niOOlii;
	reg	nlO0i;
	reg	nlO0l;
	reg	nlO0O;
	reg	nlO1i;
	reg	nlO1l;
	reg	nlO1O;
	reg	nlOii;
	reg	nlOil;
	reg	nlOOO_clk_prev;
	wire	wire_nlOOO_CLRN;
	wire	wire_nlOOO_PRN;
	wire	wire_n001i_dataout;
	wire	wire_n010i_dataout;
	wire	wire_n010l_dataout;
	wire	wire_n010O_dataout;
	wire	wire_n011i_dataout;
	wire	wire_n011l_dataout;
	wire	wire_n011O_dataout;
	wire	wire_n01ii_dataout;
	wire	wire_n01il_dataout;
	wire	wire_n01iO_dataout;
	wire	wire_n01li_dataout;
	wire	wire_n01ll_dataout;
	wire	wire_n01lO_dataout;
	wire	wire_n01Oi_dataout;
	wire	wire_n01Ol_dataout;
	wire	wire_n01OO_dataout;
	wire	wire_n0liO_dataout;
	wire	wire_n0lOi_dataout;
	wire	wire_n0Oil_dataout;
	wire	wire_n100i_dataout;
	wire	wire_n100l_dataout;
	wire	wire_n100O_dataout;
	wire	wire_n101i_dataout;
	wire	wire_n101l_dataout;
	wire	wire_n101O_dataout;
	wire	wire_n10ii_dataout;
	wire	wire_n10il_dataout;
	wire	wire_n10iO_dataout;
	wire	wire_n10li_dataout;
	wire	wire_n10ll_dataout;
	wire	wire_n10lO_dataout;
	wire	wire_n10Oi_dataout;
	wire	wire_n10Ol_dataout;
	wire	wire_n10OO_dataout;
	wire	wire_n110i_dataout;
	wire	wire_n110l_dataout;
	wire	wire_n110O_dataout;
	wire	wire_n111i_dataout;
	wire	wire_n111l_dataout;
	wire	wire_n111O_dataout;
	wire	wire_n11ii_dataout;
	wire	wire_n11il_dataout;
	wire	wire_n11iO_dataout;
	wire	wire_n11l_dataout;
	wire	wire_n11li_dataout;
	wire	wire_n11ll_dataout;
	wire	wire_n11O_dataout;
	wire	wire_n1i1i_dataout;
	wire	wire_n1iil_dataout;
	wire	wire_n1iiO_dataout;
	wire	wire_n1ili_dataout;
	wire	wire_n1ill_dataout;
	wire	wire_n1ilO_dataout;
	wire	wire_n1iOi_dataout;
	wire	wire_n1iOl_dataout;
	wire	wire_n1iOO_dataout;
	wire	wire_n1l1i_dataout;
	wire	wire_n1l1l_dataout;
	wire	wire_n1lii_dataout;
	wire	wire_n1lil_dataout;
	wire	wire_n1liO_dataout;
	wire	wire_n1lli_dataout;
	wire	wire_n1llil_dataout;
	wire	wire_n1lliO_dataout;
	wire	wire_n1lll_dataout;
	wire	wire_n1llO_dataout;
	wire	wire_n1lOi_dataout;
	wire	wire_n1lOl_dataout;
	wire	wire_n1lOO_dataout;
	wire	wire_n1O01i_dataout;
	wire	wire_n1O01l_dataout;
	wire	wire_n1O0li_dataout;
	wire	wire_n1O0ll_dataout;
	wire	wire_n1O0lO_dataout;
	wire	wire_n1O0Oi_dataout;
	wire	wire_n1O0Ol_dataout;
	wire	wire_n1O1i_dataout;
	wire	wire_n1O1lO_dataout;
	wire	wire_n1O1OO_dataout;
	wire	wire_ni00i_dataout;
	wire	wire_ni01i_dataout;
	wire	wire_ni01l_dataout;
	wire	wire_ni01O_dataout;
	wire	wire_ni0li_dataout;
	wire	wire_ni0ll_dataout;
	wire	wire_ni11l_dataout;
	wire	wire_ni1li_dataout;
	wire	wire_ni1ll_dataout;
	wire	wire_ni1OO_dataout;
	wire	wire_nii1l_dataout;
	wire	wire_nii1O_dataout;
	wire	wire_niii0i_dataout;
	wire	wire_niii1l_dataout;
	wire	wire_niii1O_dataout;
	wire	wire_niiiii_dataout;
	wire	wire_niiiil_dataout;
	wire	wire_niiiiO_dataout;
	wire	wire_niiili_dataout;
	wire	wire_niiill_dataout;
	wire	wire_niiilO_dataout;
	wire	wire_niiiOi_dataout;
	wire	wire_niiiOl_dataout;
	wire	wire_niiiOO_dataout;
	wire	wire_niil1i_dataout;
	wire	wire_niil1l_dataout;
	wire	wire_niil1O_dataout;
	wire	wire_niiO0O_dataout;
	wire	wire_niiOii_dataout;
	wire	wire_niiOil_dataout;
	wire	wire_niiOiO_dataout;
	wire	wire_niiOli_dataout;
	wire	wire_niiOll_dataout;
	wire	wire_niiOlO_dataout;
	wire	wire_niiOO_dataout;
	wire	wire_niiOOi_dataout;
	wire	wire_niliil_dataout;
	wire	wire_niliiO_dataout;
	wire	wire_nilili_dataout;
	wire	wire_nilill_dataout;
	wire	wire_nililO_dataout;
	wire	wire_niliOi_dataout;
	wire	wire_niliOl_dataout;
	wire	wire_niliOO_dataout;
	wire	wire_nill0i_dataout;
	wire	wire_nill0l_dataout;
	wire	wire_nill0O_dataout;
	wire	wire_nill1i_dataout;
	wire	wire_nill1l_dataout;
	wire	wire_nill1O_dataout;
	wire	wire_nillii_dataout;
	wire	wire_nillil_dataout;
	wire	wire_nillli_dataout;
	wire	wire_nillll_dataout;
	wire	wire_nilllO_dataout;
	wire	wire_nillOi_dataout;
	wire	wire_nillOl_dataout;
	wire	wire_nillOO_dataout;
	wire	wire_nilO1i_dataout;
	wire	wire_nilO1l_dataout;
	wire	wire_nilOi_dataout;
	wire	wire_nilOiO_dataout;
	wire	wire_nilOli_dataout;
	wire	wire_niO10i_dataout;
	wire	wire_niO10l_dataout;
	wire	wire_niO10O_dataout;
	wire	wire_niO11l_dataout;
	wire	wire_niO11O_dataout;
	wire	wire_niO1ii_dataout;
	wire	wire_niO1il_dataout;
	wire	wire_niO1iO_dataout;
	wire	wire_niO1l_dataout;
	wire	wire_niO1li_dataout;
	wire	wire_niO1ll_dataout;
	wire	wire_niO1lO_dataout;
	wire	wire_niO1O_dataout;
	wire	wire_niO1Oi_dataout;
	wire	wire_niOil_dataout;
	wire	wire_niOiO_dataout;
	wire	wire_niOlOl_dataout;
	wire	wire_niOlOO_dataout;
	wire	wire_niOO0i_dataout;
	wire	wire_niOO0l_dataout;
	wire	wire_niOO0O_dataout;
	wire	wire_niOO1i_dataout;
	wire	wire_niOO1l_dataout;
	wire	wire_niOO1O_dataout;
	wire	wire_niOOii_dataout;
	wire	wire_niOOil_dataout;
	wire	wire_niOOOO_dataout;
	wire	wire_nl00i_dataout;
	wire	wire_nl00l_dataout;
	wire	wire_nl00O_dataout;
	wire	wire_nl011i_dataout;
	wire	wire_nl011l_dataout;
	wire	wire_nl01i_dataout;
	wire	wire_nl0ii_dataout;
	wire	wire_nl0il_dataout;
	wire	wire_nl0iO_dataout;
	wire	wire_nl0li_dataout;
	wire	wire_nl0ll_dataout;
	wire	wire_nl0lO_dataout;
	wire	wire_nl0O0iO_dataout;
	wire	wire_nl0O0li_dataout;
	wire	wire_nl0O0ll_dataout;
	wire	wire_nl0O0lO_dataout;
	wire	wire_nl0Oil_dataout;
	wire	wire_nl0OiO_dataout;
	wire	wire_nl0Ol0O_dataout;
	wire	wire_nl0Oli_dataout;
	wire	wire_nl0Olii_dataout;
	wire	wire_nl0Olil_dataout;
	wire	wire_nl0OliO_dataout;
	wire	wire_nl0Oll_dataout;
	wire	wire_nl0OlO_dataout;
	wire	wire_nl0OOi_dataout;
	wire	wire_nl0OOl_dataout;
	wire	wire_nl0OOO_dataout;
	wire	wire_nl100i_dataout;
	wire	wire_nl100l_dataout;
	wire	wire_nl100O_dataout;
	wire	wire_nl101i_dataout;
	wire	wire_nl101l_dataout;
	wire	wire_nl101O_dataout;
	wire	wire_nl10ii_dataout;
	wire	wire_nl10il_dataout;
	wire	wire_nl10Oi_dataout;
	wire	wire_nl10Ol_dataout;
	wire	wire_nl10OO_dataout;
	wire	wire_nl110i_dataout;
	wire	wire_nl110l_dataout;
	wire	wire_nl110O_dataout;
	wire	wire_nl111i_dataout;
	wire	wire_nl111l_dataout;
	wire	wire_nl111O_dataout;
	wire	wire_nl11ii_dataout;
	wire	wire_nl11il_dataout;
	wire	wire_nl11iO_dataout;
	wire	wire_nl11Ol_dataout;
	wire	wire_nl11OO_dataout;
	wire	wire_nl1i0i_dataout;
	wire	wire_nl1i0l_dataout;
	wire	wire_nl1i1i_dataout;
	wire	wire_nl1i1l_dataout;
	wire	wire_nl1i1O_dataout;
	wire	wire_nl1ili_dataout;
	wire	wire_nl1ill_dataout;
	wire	wire_nl1ilO_dataout;
	wire	wire_nl1iOi_dataout;
	wire	wire_nl1iOl_dataout;
	wire	wire_nl1iOO_dataout;
	wire	wire_nl1l1i_dataout;
	wire	wire_nl1l1l_dataout;
	wire	wire_nl1li_dataout;
	wire	wire_nl1liO_dataout;
	wire	wire_nl1ll_dataout;
	wire	wire_nl1lli_dataout;
	wire	wire_nl1lll_dataout;
	wire	wire_nl1llO_dataout;
	wire	wire_nl1lO_dataout;
	wire	wire_nl1lOi_dataout;
	wire	wire_nl1lOl_dataout;
	wire	wire_nl1lOO_dataout;
	wire	wire_nl1O0O_dataout;
	wire	wire_nl1O1i_dataout;
	wire	wire_nl1Oi_dataout;
	wire	wire_nl1Oii_dataout;
	wire	wire_nl1Oil_dataout;
	wire	wire_nl1OiO_dataout;
	wire	wire_nl1Ol_dataout;
	wire	wire_nl1Oli_dataout;
	wire	wire_nl1Oll_dataout;
	wire	wire_nl1OO_dataout;
	wire	wire_nl1OOl_dataout;
	wire	wire_nl1OOO_dataout;
	wire	wire_nli00i_dataout;
	wire	wire_nli00l_dataout;
	wire	wire_nli00O_dataout;
	wire	wire_nli01i_dataout;
	wire	wire_nli01l_dataout;
	wire	wire_nli01O_dataout;
	wire	wire_nli0ii_dataout;
	wire	wire_nli0il_dataout;
	wire	wire_nli0iO_dataout;
	wire	wire_nli0li_dataout;
	wire	wire_nli0ll_dataout;
	wire	wire_nli0lO_dataout;
	wire	wire_nli0Oi_dataout;
	wire	wire_nli0Ol_dataout;
	wire	wire_nli10i_dataout;
	wire	wire_nli10l_dataout;
	wire	wire_nli10O_dataout;
	wire	wire_nli11i_dataout;
	wire	wire_nli11l_dataout;
	wire	wire_nli11O_dataout;
	wire	wire_nli1ii_dataout;
	wire	wire_nli1il_dataout;
	wire	wire_nli1Ol_dataout;
	wire	wire_nli1OO_dataout;
	wire	wire_nlii0O_dataout;
	wire	wire_nliiii_dataout;
	wire	wire_nliiil_dataout;
	wire	wire_nliiiO_dataout;
	wire	wire_nliili_dataout;
	wire	wire_nliill_dataout;
	wire	wire_nliO1i_dataout;
	wire	wire_nliO1l_dataout;
	wire	wire_nll00i_dataout;
	wire	wire_nll00l_dataout;
	wire	wire_nll00O_dataout;
	wire	wire_nll01i_dataout;
	wire	wire_nll01l_dataout;
	wire	wire_nll01O_dataout;
	wire	wire_nll0ii_dataout;
	wire	wire_nll0il_dataout;
	wire	wire_nll0iO_dataout;
	wire	wire_nll0Oi_dataout;
	wire	wire_nll0Ol_dataout;
	wire	wire_nll0OO_dataout;
	wire	wire_nll1iO_dataout;
	wire	wire_nll1li_dataout;
	wire	wire_nll1ll_dataout;
	wire	wire_nll1lO_dataout;
	wire	wire_nll1Oi_dataout;
	wire	wire_nll1Ol_dataout;
	wire	wire_nll1OO_dataout;
	wire	wire_nlli0i_dataout;
	wire	wire_nlli0l_dataout;
	wire	wire_nlli0O_dataout;
	wire	wire_nlli1i_dataout;
	wire	wire_nlli1l_dataout;
	wire	wire_nlli1O_dataout;
	wire	wire_nlliii_dataout;
	wire	wire_nlliil_dataout;
	wire	wire_nlliiO_dataout;
	wire	wire_nllili_dataout;
	wire	wire_nllill_dataout;
	wire	wire_nllilO_dataout;
	wire	wire_nlliOi_dataout;
	wire	wire_nlO00i_dataout;
	wire	wire_nlO00l_dataout;
	wire	wire_nlO00O_dataout;
	wire	wire_nlO01l_dataout;
	wire	wire_nlO01O_dataout;
	wire	wire_nlO0ii_dataout;
	wire	wire_nlO0il_dataout;
	wire	wire_nlO0iO_dataout;
	wire	wire_nlO0li_dataout;
	wire	wire_nlO0ll_dataout;
	wire	wire_nlOi0i_dataout;
	wire	wire_nlOi0l_dataout;
	wire	wire_nlOi0O_dataout;
	wire	wire_nlOi1i_dataout;
	wire	wire_nlOi1l_dataout;
	wire	wire_nlOi1O_dataout;
	wire	wire_nlOiii_dataout;
	wire	wire_nlOiil_dataout;
	wire	wire_nlOiiO_dataout;
	wire	wire_nlOil0O_dataout;
	wire	wire_nlOil1i_dataout;
	wire	wire_nlOil1O_dataout;
	wire	wire_nlOili_dataout;
	wire	wire_nlOill_dataout;
	wire	wire_nlOilO_dataout;
	wire	wire_nlOiOi_dataout;
	wire	wire_nlOiOl_dataout;
	wire	wire_nlOiOO_dataout;
	wire	wire_nlOl0O_dataout;
	wire	wire_nlOl1i_dataout;
	wire	wire_nlOlii_dataout;
	wire	wire_nlOlil_dataout;
	wire	wire_nlOliO_dataout;
	wire	wire_nlOlli_dataout;
	wire	wire_nlOlll_dataout;
	wire	wire_nlOllO_dataout;
	wire	wire_nlOlOi_dataout;
	wire	wire_nlOlOl_dataout;
	wire	wire_nlOlOO_dataout;
	wire	wire_nlOO0i_dataout;
	wire	wire_nlOO0l_dataout;
	wire	wire_nlOO0O_dataout;
	wire	wire_nlOO1i_dataout;
	wire	wire_nlOO1l_dataout;
	wire	wire_nlOO1O_dataout;
	wire	wire_nlOOll_dataout;
	wire	wire_nlOOlO_dataout;
	wire	wire_nlOOOi_dataout;
	wire	wire_nlOOOl_dataout;
	wire	wire_nlOOOO_dataout;
	wire  [7:0]   wire_n001l_o;
	wire  [3:0]   wire_nilOll_o;
	wire  [3:0]   wire_nl0O0Oi_o;
	wire  [3:0]   wire_nl0Oill_o;
	wire  [4:0]   wire_nl0OilO_o;
	wire  [3:0]   wire_nl0Olli_o;
	wire  [1:0]   wire_nliO0l_o;
	wire  [1:0]   wire_nliO0O_o;
	wire  [7:0]   wire_nll0li_o;
	wire  [8:0]   wire_nlliOl_o;
	wire  wire_nl0O0OO_o;
	wire  wire_n0lll_o;
	wire  wire_n0llO_o;
	wire  wire_n1O00i_o;
	wire  wire_n1O00O_o;
	wire  wire_n1O0il_o;
	wire  wire_n1O1ii_o;
	wire  wire_n1O1iO_o;
	wire  wire_n1O1li_o;
	wire  wire_n1O1Oi_o;
	wire  wire_ni0Ol_o;
	wire  wire_ni0OO_o;
	wire  wire_ni10i_o;
	wire  wire_ni10O_o;
	wire  wire_ni11O_o;
	wire  wire_ni1ii_o;
	wire  wire_ni1iO_o;
	wire  wire_nii1i_o;
	wire  wire_niiii_o;
	wire  wire_niiiO_o;
	wire  wire_niill_o;
	wire  wire_niiOi_o;
	wire  wire_nil0l_o;
	wire  wire_nili0i_o;
	wire  wire_nili0l_o;
	wire  wire_nili0O_o;
	wire  wire_nili1l_o;
	wire  wire_nilii_o;
	wire  wire_niliii_o;
	wire  wire_niliO_o;
	wire  wire_nilll_o;
	wire  wire_nilOl_o;
	wire  wire_nilOO_o;
	wire  wire_niO1i_o;
	wire  wire_niOOl_o;
	wire  wire_nl10l_o;
	wire  wire_nl11i_o;
	wire  wire_nl11O_o;
	wire  wire_nl1ii_o;
	wire  wire_nl1iO_o;
	wire  nil0i0i;
	wire  nil0i0l;
	wire  nil0i0O;
	wire  nil0iii;
	wire  nil0iil;
	wire  nil0iiO;
	wire  nil0ili;
	wire  nil0ill;
	wire  nil0ilO;
	wire  nil0iOi;
	wire  nil0iOl;
	wire  nil0iOO;
	wire  nil0l0i;
	wire  nil0l0l;
	wire  nil0l0O;
	wire  nil0l1i;
	wire  nil0l1l;
	wire  nil0l1O;
	wire  nil0lii;
	wire  nil0lil;
	wire  nil0liO;
	wire  nil0lli;
	wire  nil0lll;
	wire  nil0llO;
	wire  nil0lOi;
	wire  nil0lOl;
	wire  nil0lOO;
	wire  nil0O0i;
	wire  nil0O0l;
	wire  nil0O0O;
	wire  nil0O1i;
	wire  nil0O1l;
	wire  nil0O1O;
	wire  nil0Oii;
	wire  nil0Oil;
	wire  nil0OiO;
	wire  nil0Oli;
	wire  nil0Oll;
	wire  nil0OlO;
	wire  nil0OOi;
	wire  nil0OOl;
	wire  nil0OOO;
	wire  nili00i;
	wire  nili00l;
	wire  nili00O;
	wire  nili01i;
	wire  nili01l;
	wire  nili01O;
	wire  nili0ii;
	wire  nili0il;
	wire  nili0iO;
	wire  nili0li;
	wire  nili0ll;
	wire  nili0lO;
	wire  nili0Oi;
	wire  nili0Ol;
	wire  nili0OO;
	wire  nili10i;
	wire  nili10l;
	wire  nili10O;
	wire  nili11i;
	wire  nili11l;
	wire  nili11O;
	wire  nili1ii;
	wire  nili1il;
	wire  nili1iO;
	wire  nili1li;
	wire  nili1ll;
	wire  nili1lO;
	wire  nili1Oi;
	wire  nili1Ol;
	wire  nili1OO;
	wire  nilii0i;
	wire  nilii0l;
	wire  nilii0O;
	wire  nilii1l;
	wire  nilii1O;
	wire  niliiii;
	wire  niliiil;
	wire  niliiiO;
	wire  niliili;
	wire  niliilO;
	wire  niliiOl;
	wire  niliiOO;
	wire  nilil0i;
	wire  nilil0l;
	wire  nilil0O;
	wire  nilil1i;
	wire  nilil1l;
	wire  nilil1O;
	wire  nililii;
	wire  nililil;
	wire  nililiO;
	wire  nililli;
	wire  nililll;
	wire  nilillO;
	wire  nililOi;
	wire  nililOl;
	wire  nililOO;
	wire  niliO0i;
	wire  niliO0l;
	wire  niliO0O;
	wire  niliO1i;
	wire  niliO1l;
	wire  niliO1O;
	wire  niliOii;
	wire  niliOil;
	wire  niliOiO;
	wire  niliOli;
	wire  niliOll;
	wire  niliOlO;
	wire  niliOOi;
	wire  niliOOl;
	wire  niliOOO;
	wire  nill00i;
	wire  nill00l;
	wire  nill00O;
	wire  nill01i;
	wire  nill01l;
	wire  nill01O;
	wire  nill0ii;
	wire  nill0il;
	wire  nill0iO;
	wire  nill0li;
	wire  nill0ll;
	wire  nill0lO;
	wire  nill0Oi;
	wire  nill0Ol;
	wire  nill0OO;
	wire  nill10i;
	wire  nill10l;
	wire  nill10O;
	wire  nill11i;
	wire  nill11l;
	wire  nill11O;
	wire  nill1ii;
	wire  nill1il;
	wire  nill1iO;
	wire  nill1li;
	wire  nill1ll;
	wire  nill1lO;
	wire  nill1Oi;
	wire  nill1Ol;
	wire  nill1OO;
	wire  nilli0l;
	wire  nilli0O;
	wire  nilli1i;
	wire  nilli1l;
	wire  nilliii;
	wire  nilliil;
	wire  nillili;
	wire  nillill;
	wire  nillilO;
	wire  nilliOi;
	wire  nilliOl;
	wire  nilliOO;
	wire  nilll0i;
	wire  nilll0l;
	wire  nilll0O;
	wire  nilll1i;
	wire  nilll1l;
	wire  nilll1O;
	wire  nilllii;
	wire  nilllil;
	wire  nillliO;
	wire  nilllli;
	wire  nilllll;
	wire  nillllO;
	wire  nilllOi;
	wire  nilllOl;
	wire  nilllOO;
	wire  nillO0l;
	wire  nillO0O;
	wire  nillO1i;
	wire  nillO1l;
	wire  nillO1O;
	wire  nillOii;
	wire  nillOil;
	wire  nillOiO;
	wire  nillOli;
	wire  nillOll;
	wire  nillOlO;
	wire  nillOOi;
	wire  nillOOl;
	wire  nillOOO;
	wire  nilO00i;
	wire  nilO00l;
	wire  nilO00O;
	wire  nilO01i;
	wire  nilO01l;
	wire  nilO01O;
	wire  nilO0ii;
	wire  nilO0il;
	wire  nilO0iO;
	wire  nilO0li;
	wire  nilO0ll;
	wire  nilO0lO;
	wire  nilO0Oi;
	wire  nilO0Ol;
	wire  nilO0OO;
	wire  nilO10i;
	wire  nilO10l;
	wire  nilO10O;
	wire  nilO11l;
	wire  nilO11O;
	wire  nilO1ii;
	wire  nilO1il;
	wire  nilO1li;
	wire  nilO1ll;
	wire  nilO1lO;
	wire  nilO1Oi;
	wire  nilO1Ol;
	wire  nilO1OO;
	wire  nilOi0i;
	wire  nilOi0l;
	wire  nilOi0O;
	wire  nilOi1i;
	wire  nilOi1l;
	wire  nilOi1O;
	wire  nilOiii;
	wire  nilOiil;
	wire  nilOiiO;
	wire  nilOili;
	wire  nilOill;
	wire  nilOilO;
	wire  nilOiOO;
	wire  nilOl0i;
	wire  nilOl0l;
	wire  nilOl0O;
	wire  nilOl1i;
	wire  nilOl1l;
	wire  nilOl1O;
	wire  nilOlii;
	wire  nilOlil;
	wire  nilOliO;
	wire  nilOlli;
	wire  nilOlll;
	wire  nilOllO;
	wire  nilOlOi;
	wire  nilOlOl;
	wire  nilOlOO;
	wire  nilOO0i;
	wire  nilOO0O;
	wire  nilOO1i;
	wire  nilOO1l;
	wire  nilOO1O;
	wire  nilOOli;
	wire  nilOOll;
	wire  nilOOlO;
	wire  nilOOOi;
	wire  nilOOOl;
	wire  nilOOOO;
	wire  niO100i;
	wire  niO100l;
	wire  niO100O;
	wire  niO101i;
	wire  niO101l;
	wire  niO101O;
	wire  niO10ii;
	wire  niO10il;
	wire  niO10iO;
	wire  niO10li;
	wire  niO110i;
	wire  niO110l;
	wire  niO110O;
	wire  niO111i;
	wire  niO111l;
	wire  niO111O;
	wire  niO11ii;
	wire  niO11il;
	wire  niO11iO;
	wire  niO11li;
	wire  niO11ll;
	wire  niO11lO;
	wire  niO11Oi;
	wire  niO11Ol;
	wire  niO11OO;
	wire  niO1Oii;
	wire  niO1Oil;

	altsyncram   n011iO
	( 
	.address_a({nillO0l, nillO0O, nillOii, nillOil, nillOiO, nillOli, nillOll, nillOlO}),
	.clock0(clk),
	.clocken0(1'b1),
	.eccstatus(),
	.q_a(wire_n011iO_q_a),
	.q_b(),
	.aclr0(),
	.aclr1(),
	.address_b(),
	.addressstall_a(),
	.addressstall_b(),
	.byteena_a(),
	.byteena_b(),
	.clock1(),
	.clocken1(),
	.clocken2(),
	.clocken3(),
	.data_a(),
	.data_b(),
	.rden_a(),
	.rden_b(),
	.wren_a(),
	.wren_b()
	);
	defparam
		n011iO.address_aclr_a = "NONE",
		n011iO.address_aclr_b = "NONE",
		n011iO.address_reg_b = "CLOCK1",
		n011iO.byte_size = 8,
		n011iO.byteena_aclr_a = "NONE",
		n011iO.byteena_aclr_b = "NONE",
		n011iO.byteena_reg_b = "CLOCK1",
		n011iO.clock_enable_core_a = "USE_INPUT_CLKEN",
		n011iO.clock_enable_core_b = "USE_INPUT_CLKEN",
		n011iO.clock_enable_input_a = "NORMAL",
		n011iO.clock_enable_input_b = "NORMAL",
		n011iO.clock_enable_output_a = "NORMAL",
		n011iO.clock_enable_output_b = "NORMAL",
		n011iO.ecc_pipeline_stage_enabled = "FALSE",
		n011iO.enable_ecc = "FALSE",
		n011iO.indata_aclr_a = "NONE",
		n011iO.indata_aclr_b = "NONE",
		n011iO.indata_reg_b = "CLOCK1",
		n011iO.init_file = "RS_DE_LANE_QUATUS_inv_8_285.hex",
		n011iO.init_file_layout = "PORT_A",
		n011iO.intended_device_family = "Cyclone IV E",
		n011iO.numwords_a = 256,
		n011iO.numwords_b = 0,
		n011iO.operation_mode = "ROM",
		n011iO.outdata_aclr_a = "NONE",
		n011iO.outdata_aclr_b = "NONE",
		n011iO.outdata_reg_a = "UNREGISTERED",
		n011iO.outdata_reg_b = "UNREGISTERED",
		n011iO.ram_block_type = "AUTO",
		n011iO.rdcontrol_aclr_b = "NONE",
		n011iO.rdcontrol_reg_b = "CLOCK1",
		n011iO.read_during_write_mode_mixed_ports = "DONT_CARE",
		n011iO.read_during_write_mode_port_a = "NEW_DATA_NO_NBE_READ",
		n011iO.read_during_write_mode_port_b = "NEW_DATA_NO_NBE_READ",
		n011iO.width_a = 8,
		n011iO.width_b = 1,
		n011iO.width_byteena_a = 1,
		n011iO.width_byteena_b = 1,
		n011iO.width_eccstatus = 3,
		n011iO.widthad_a = 8,
		n011iO.widthad_b = 1,
		n011iO.wrcontrol_aclr_a = "NONE",
		n011iO.wrcontrol_aclr_b = "NONE",
		n011iO.wrcontrol_wraddress_reg_b = "CLOCK1",
		n011iO.lpm_hint = "WIDTH_BYTEENA=1";
	altsyncram   ni0i0i
	( 
	.address_a({nlilOl, nlillO, nll1ii, nll10O, nll10l, nll10i, nll11O, nll11l, nll11i, nliOOO}),
	.address_b({nlilll, nliliO, nliOOl, nliOOi, nliOlO, nliOll, nliOli, nliOiO, nliOil, nlilOO}),
	.clock0(clk),
	.clock1(clk),
	.clocken1((~ nilOO0O)),
	.data_a({(n0O00O & n0i0il), (n0O00O & n0i0ii), (n0O00O & n0i00O), (n0O00O & n0i00l), (n0O00O & n0i00i), (n0O00O & n0i01O), (n0O00O & n0i01l), (ni0i1i & n0O00O)}),
	.eccstatus(),
	.q_a(),
	.q_b(wire_ni0i0i_q_b),
	.wren_a(n0iil),
	.aclr0(),
	.aclr1(),
	.addressstall_a(),
	.addressstall_b(),
	.byteena_a(),
	.byteena_b(),
	.clocken0(),
	.clocken2(),
	.clocken3(),
	.data_b(),
	.rden_a(),
	.rden_b(),
	.wren_b()
	);
	defparam
		ni0i0i.address_aclr_a = "NONE",
		ni0i0i.address_aclr_b = "NONE",
		ni0i0i.address_reg_b = "CLOCK1",
		ni0i0i.byte_size = 8,
		ni0i0i.byteena_aclr_a = "NONE",
		ni0i0i.byteena_aclr_b = "NONE",
		ni0i0i.byteena_reg_b = "CLOCK1",
		ni0i0i.clock_enable_core_a = "USE_INPUT_CLKEN",
		ni0i0i.clock_enable_core_b = "USE_INPUT_CLKEN",
		ni0i0i.clock_enable_input_a = "NORMAL",
		ni0i0i.clock_enable_input_b = "NORMAL",
		ni0i0i.clock_enable_output_a = "NORMAL",
		ni0i0i.clock_enable_output_b = "NORMAL",
		ni0i0i.ecc_pipeline_stage_enabled = "FALSE",
		ni0i0i.enable_ecc = "FALSE",
		ni0i0i.indata_aclr_a = "NONE",
		ni0i0i.indata_aclr_b = "NONE",
		ni0i0i.indata_reg_b = "CLOCK1",
		ni0i0i.init_file_layout = "PORT_A",
		ni0i0i.intended_device_family = "Cyclone IV E",
		ni0i0i.numwords_a = 1024,
		ni0i0i.numwords_b = 1024,
		ni0i0i.operation_mode = "DUAL_PORT",
		ni0i0i.outdata_aclr_a = "NONE",
		ni0i0i.outdata_aclr_b = "NONE",
		ni0i0i.outdata_reg_a = "UNREGISTERED",
		ni0i0i.outdata_reg_b = "CLOCK1",
		ni0i0i.ram_block_type = "AUTO",
		ni0i0i.rdcontrol_aclr_b = "NONE",
		ni0i0i.rdcontrol_reg_b = "CLOCK1",
		ni0i0i.read_during_write_mode_mixed_ports = "DONT_CARE",
		ni0i0i.read_during_write_mode_port_a = "NEW_DATA_NO_NBE_READ",
		ni0i0i.read_during_write_mode_port_b = "NEW_DATA_NO_NBE_READ",
		ni0i0i.width_a = 8,
		ni0i0i.width_b = 8,
		ni0i0i.width_byteena_a = 1,
		ni0i0i.width_byteena_b = 1,
		ni0i0i.width_eccstatus = 3,
		ni0i0i.widthad_a = 10,
		ni0i0i.widthad_b = 10,
		ni0i0i.wrcontrol_aclr_a = "NONE",
		ni0i0i.wrcontrol_aclr_b = "NONE",
		ni0i0i.wrcontrol_wraddress_reg_b = "CLOCK1",
		ni0i0i.lpm_hint = "WIDTH_BYTEENA=1";
	altsyncram   ni0i1l
	( 
	.address_a({n0i0O, n1OOl, n1OOi, n1OlO, n1Oll, n1Oli, n1OiO, n1Oil, n1Oii}),
	.address_b({n0i1i, nliOOl, nliOOi, nliOlO, nliOll, nliOli, nliOiO, nliOil, nlilOO}),
	.clock0(clk),
	.clock1(clk),
	.clocken1((~ nilOO0O)),
	.data_a({nlOil, nlOii, nlO0O, nlO0l, nlO0i, nlO1O, nlO1l, nlO1i}),
	.eccstatus(),
	.q_a(),
	.q_b(wire_ni0i1l_q_b),
	.wren_a(((n0iii & nlO01i) | (n0i0O & nlO01i))),
	.aclr0(),
	.aclr1(),
	.addressstall_a(),
	.addressstall_b(),
	.byteena_a(),
	.byteena_b(),
	.clocken0(),
	.clocken2(),
	.clocken3(),
	.data_b(),
	.rden_a(),
	.rden_b(),
	.wren_b()
	);
	defparam
		ni0i1l.address_aclr_a = "NONE",
		ni0i1l.address_aclr_b = "NONE",
		ni0i1l.address_reg_b = "CLOCK1",
		ni0i1l.byte_size = 8,
		ni0i1l.byteena_aclr_a = "NONE",
		ni0i1l.byteena_aclr_b = "NONE",
		ni0i1l.byteena_reg_b = "CLOCK1",
		ni0i1l.clock_enable_core_a = "USE_INPUT_CLKEN",
		ni0i1l.clock_enable_core_b = "USE_INPUT_CLKEN",
		ni0i1l.clock_enable_input_a = "NORMAL",
		ni0i1l.clock_enable_input_b = "NORMAL",
		ni0i1l.clock_enable_output_a = "NORMAL",
		ni0i1l.clock_enable_output_b = "NORMAL",
		ni0i1l.ecc_pipeline_stage_enabled = "FALSE",
		ni0i1l.enable_ecc = "FALSE",
		ni0i1l.indata_aclr_a = "NONE",
		ni0i1l.indata_aclr_b = "NONE",
		ni0i1l.indata_reg_b = "CLOCK1",
		ni0i1l.init_file_layout = "PORT_A",
		ni0i1l.intended_device_family = "Cyclone IV E",
		ni0i1l.numwords_a = 512,
		ni0i1l.numwords_b = 512,
		ni0i1l.operation_mode = "DUAL_PORT",
		ni0i1l.outdata_aclr_a = "NONE",
		ni0i1l.outdata_aclr_b = "NONE",
		ni0i1l.outdata_reg_a = "UNREGISTERED",
		ni0i1l.outdata_reg_b = "CLOCK1",
		ni0i1l.ram_block_type = "AUTO",
		ni0i1l.rdcontrol_aclr_b = "NONE",
		ni0i1l.rdcontrol_reg_b = "CLOCK1",
		ni0i1l.read_during_write_mode_mixed_ports = "DONT_CARE",
		ni0i1l.read_during_write_mode_port_a = "NEW_DATA_NO_NBE_READ",
		ni0i1l.read_during_write_mode_port_b = "NEW_DATA_NO_NBE_READ",
		ni0i1l.width_a = 8,
		ni0i1l.width_b = 8,
		ni0i1l.width_byteena_a = 1,
		ni0i1l.width_byteena_b = 1,
		ni0i1l.width_eccstatus = 3,
		ni0i1l.widthad_a = 9,
		ni0i1l.widthad_b = 9,
		ni0i1l.wrcontrol_aclr_a = "NONE",
		ni0i1l.wrcontrol_aclr_b = "NONE",
		ni0i1l.wrcontrol_wraddress_reg_b = "CLOCK1",
		ni0i1l.lpm_hint = "WIDTH_BYTEENA=1";
	altsyncram   ni0i1O
	( 
	.address_a({n0i0i, n1OOl, n1OOi, n1OlO, n1Oll, n1Oli, n1OiO, n1Oil, n1Oii}),
	.address_b({n00Ol, nliOOl, nliOOi, nliOlO, nliOll, nliOli, nliOiO, nliOil, nlilOO}),
	.clock0(clk),
	.clock1(clk),
	.clocken1((~ nilOO0O)),
	.data_a({nlOil, nlOii, nlO0O, nlO0l, nlO0i, nlO1O, nlO1l, nlO1i}),
	.eccstatus(),
	.q_a(),
	.q_b(wire_ni0i1O_q_b),
	.wren_a(((n0i0l & nlO01i) | (n0i0i & nlO01i))),
	.aclr0(),
	.aclr1(),
	.addressstall_a(),
	.addressstall_b(),
	.byteena_a(),
	.byteena_b(),
	.clocken0(),
	.clocken2(),
	.clocken3(),
	.data_b(),
	.rden_a(),
	.rden_b(),
	.wren_b()
	);
	defparam
		ni0i1O.address_aclr_a = "NONE",
		ni0i1O.address_aclr_b = "NONE",
		ni0i1O.address_reg_b = "CLOCK1",
		ni0i1O.byte_size = 8,
		ni0i1O.byteena_aclr_a = "NONE",
		ni0i1O.byteena_aclr_b = "NONE",
		ni0i1O.byteena_reg_b = "CLOCK1",
		ni0i1O.clock_enable_core_a = "USE_INPUT_CLKEN",
		ni0i1O.clock_enable_core_b = "USE_INPUT_CLKEN",
		ni0i1O.clock_enable_input_a = "NORMAL",
		ni0i1O.clock_enable_input_b = "NORMAL",
		ni0i1O.clock_enable_output_a = "NORMAL",
		ni0i1O.clock_enable_output_b = "NORMAL",
		ni0i1O.ecc_pipeline_stage_enabled = "FALSE",
		ni0i1O.enable_ecc = "FALSE",
		ni0i1O.indata_aclr_a = "NONE",
		ni0i1O.indata_aclr_b = "NONE",
		ni0i1O.indata_reg_b = "CLOCK1",
		ni0i1O.init_file_layout = "PORT_A",
		ni0i1O.intended_device_family = "Cyclone IV E",
		ni0i1O.numwords_a = 512,
		ni0i1O.numwords_b = 512,
		ni0i1O.operation_mode = "DUAL_PORT",
		ni0i1O.outdata_aclr_a = "NONE",
		ni0i1O.outdata_aclr_b = "NONE",
		ni0i1O.outdata_reg_a = "UNREGISTERED",
		ni0i1O.outdata_reg_b = "CLOCK1",
		ni0i1O.ram_block_type = "AUTO",
		ni0i1O.rdcontrol_aclr_b = "NONE",
		ni0i1O.rdcontrol_reg_b = "CLOCK1",
		ni0i1O.read_during_write_mode_mixed_ports = "DONT_CARE",
		ni0i1O.read_during_write_mode_port_a = "NEW_DATA_NO_NBE_READ",
		ni0i1O.read_during_write_mode_port_b = "NEW_DATA_NO_NBE_READ",
		ni0i1O.width_a = 8,
		ni0i1O.width_b = 8,
		ni0i1O.width_byteena_a = 1,
		ni0i1O.width_byteena_b = 1,
		ni0i1O.width_eccstatus = 3,
		ni0i1O.widthad_a = 9,
		ni0i1O.widthad_b = 9,
		ni0i1O.wrcontrol_aclr_a = "NONE",
		ni0i1O.wrcontrol_aclr_b = "NONE",
		ni0i1O.wrcontrol_wraddress_reg_b = "CLOCK1",
		ni0i1O.lpm_hint = "WIDTH_BYTEENA=1";
	altsyncram   nl0i01l
	( 
	.address_a({((~ wire_n1llil_dataout) & nli11Ol), ((~ wire_n1llil_dataout) & nli11lO), ((~ wire_n1llil_dataout) & nli11ll), ((~ wire_n1llil_dataout) & nli11li), ((~ wire_n1llil_dataout) & nli11iO), ((~ wire_n1llil_dataout) & nli11il), ((~ wire_n1llil_dataout) & nli11ii), (wire_n1llil_dataout | nl0OOll)}),
	.clock0(clk),
	.clocken0((wire_n1llil_dataout | (n1lOOl & (~ wire_nl0O0OO_o)))),
	.eccstatus(),
	.q_a(wire_nl0i01l_q_a),
	.q_b(),
	.aclr0(),
	.aclr1(),
	.address_b(),
	.addressstall_a(),
	.addressstall_b(),
	.byteena_a(),
	.byteena_b(),
	.clock1(),
	.clocken1(),
	.clocken2(),
	.clocken3(),
	.data_a(),
	.data_b(),
	.rden_a(),
	.rden_b(),
	.wren_a(),
	.wren_b()
	);
	defparam
		nl0i01l.address_aclr_a = "NONE",
		nl0i01l.address_aclr_b = "NONE",
		nl0i01l.address_reg_b = "CLOCK1",
		nl0i01l.byte_size = 8,
		nl0i01l.byteena_aclr_a = "NONE",
		nl0i01l.byteena_aclr_b = "NONE",
		nl0i01l.byteena_reg_b = "CLOCK1",
		nl0i01l.clock_enable_core_a = "USE_INPUT_CLKEN",
		nl0i01l.clock_enable_core_b = "USE_INPUT_CLKEN",
		nl0i01l.clock_enable_input_a = "NORMAL",
		nl0i01l.clock_enable_input_b = "NORMAL",
		nl0i01l.clock_enable_output_a = "NORMAL",
		nl0i01l.clock_enable_output_b = "NORMAL",
		nl0i01l.ecc_pipeline_stage_enabled = "FALSE",
		nl0i01l.enable_ecc = "FALSE",
		nl0i01l.indata_aclr_a = "NONE",
		nl0i01l.indata_aclr_b = "NONE",
		nl0i01l.indata_reg_b = "CLOCK1",
		nl0i01l.init_file = "RS_DE_LANE_QUATUS_inv_8_285.hex",
		nl0i01l.init_file_layout = "PORT_A",
		nl0i01l.intended_device_family = "Cyclone IV E",
		nl0i01l.numwords_a = 256,
		nl0i01l.numwords_b = 0,
		nl0i01l.operation_mode = "ROM",
		nl0i01l.outdata_aclr_a = "NONE",
		nl0i01l.outdata_aclr_b = "NONE",
		nl0i01l.outdata_reg_a = "UNREGISTERED",
		nl0i01l.outdata_reg_b = "UNREGISTERED",
		nl0i01l.ram_block_type = "AUTO",
		nl0i01l.rdcontrol_aclr_b = "NONE",
		nl0i01l.rdcontrol_reg_b = "CLOCK1",
		nl0i01l.read_during_write_mode_mixed_ports = "DONT_CARE",
		nl0i01l.read_during_write_mode_port_a = "NEW_DATA_NO_NBE_READ",
		nl0i01l.read_during_write_mode_port_b = "NEW_DATA_NO_NBE_READ",
		nl0i01l.width_a = 8,
		nl0i01l.width_b = 1,
		nl0i01l.width_byteena_a = 1,
		nl0i01l.width_byteena_b = 1,
		nl0i01l.width_eccstatus = 3,
		nl0i01l.widthad_a = 8,
		nl0i01l.widthad_b = 1,
		nl0i01l.wrcontrol_aclr_a = "NONE",
		nl0i01l.wrcontrol_aclr_b = "NONE",
		nl0i01l.wrcontrol_wraddress_reg_b = "CLOCK1",
		nl0i01l.lpm_hint = "WIDTH_BYTEENA=1";
	initial
		nilii1i79 = 0;
	always @ ( posedge clk)
		  nilii1i79 <= nilii1i80;
	event nilii1i79_event;
	initial
		#1 ->nilii1i79_event;
	always @(nilii1i79_event)
		nilii1i79 <= {1{1'b1}};
	initial
		nilii1i80 = 0;
	always @ ( posedge clk)
		  nilii1i80 <= nilii1i79;
	initial
		niliill77 = 0;
	always @ ( posedge clk)
		  niliill77 <= niliill78;
	event niliill77_event;
	initial
		#1 ->niliill77_event;
	always @(niliill77_event)
		niliill77 <= {1{1'b1}};
	initial
		niliill78 = 0;
	always @ ( posedge clk)
		  niliill78 <= niliill77;
	initial
		niliiOi75 = 0;
	always @ ( posedge clk)
		  niliiOi75 <= niliiOi76;
	event niliiOi75_event;
	initial
		#1 ->niliiOi75_event;
	always @(niliiOi75_event)
		niliiOi75 <= {1{1'b1}};
	initial
		niliiOi76 = 0;
	always @ ( posedge clk)
		  niliiOi76 <= niliiOi75;
	initial
		nilli0i71 = 0;
	always @ ( posedge clk)
		  nilli0i71 <= nilli0i72;
	event nilli0i71_event;
	initial
		#1 ->nilli0i71_event;
	always @(nilli0i71_event)
		nilli0i71 <= {1{1'b1}};
	initial
		nilli0i72 = 0;
	always @ ( posedge clk)
		  nilli0i72 <= nilli0i71;
	initial
		nilli1O73 = 0;
	always @ ( posedge clk)
		  nilli1O73 <= nilli1O74;
	event nilli1O73_event;
	initial
		#1 ->nilli1O73_event;
	always @(nilli1O73_event)
		nilli1O73 <= {1{1'b1}};
	initial
		nilli1O74 = 0;
	always @ ( posedge clk)
		  nilli1O74 <= nilli1O73;
	initial
		nilliiO69 = 0;
	always @ ( posedge clk)
		  nilliiO69 <= nilliiO70;
	event nilliiO69_event;
	initial
		#1 ->nilliiO69_event;
	always @(nilliiO69_event)
		nilliiO69 <= {1{1'b1}};
	initial
		nilliiO70 = 0;
	always @ ( posedge clk)
		  nilliiO70 <= nilliiO69;
	initial
		nillO0i67 = 0;
	always @ ( posedge clk)
		  nillO0i67 <= nillO0i68;
	event nillO0i67_event;
	initial
		#1 ->nillO0i67_event;
	always @(nillO0i67_event)
		nillO0i67 <= {1{1'b1}};
	initial
		nillO0i68 = 0;
	always @ ( posedge clk)
		  nillO0i68 <= nillO0i67;
	initial
		nilO11i65 = 0;
	always @ ( posedge clk)
		  nilO11i65 <= nilO11i66;
	event nilO11i65_event;
	initial
		#1 ->nilO11i65_event;
	always @(nilO11i65_event)
		nilO11i65 <= {1{1'b1}};
	initial
		nilO11i66 = 0;
	always @ ( posedge clk)
		  nilO11i66 <= nilO11i65;
	initial
		nilO1iO63 = 0;
	always @ ( posedge clk)
		  nilO1iO63 <= nilO1iO64;
	event nilO1iO63_event;
	initial
		#1 ->nilO1iO63_event;
	always @(nilO1iO63_event)
		nilO1iO63 <= {1{1'b1}};
	initial
		nilO1iO64 = 0;
	always @ ( posedge clk)
		  nilO1iO64 <= nilO1iO63;
	initial
		nilOiOi61 = 0;
	always @ ( posedge clk)
		  nilOiOi61 <= nilOiOi62;
	event nilOiOi61_event;
	initial
		#1 ->nilOiOi61_event;
	always @(nilOiOi61_event)
		nilOiOi61 <= {1{1'b1}};
	initial
		nilOiOi62 = 0;
	always @ ( posedge clk)
		  nilOiOi62 <= nilOiOi61;
	initial
		nilOiOl59 = 0;
	always @ ( posedge clk)
		  nilOiOl59 <= nilOiOl60;
	event nilOiOl59_event;
	initial
		#1 ->nilOiOl59_event;
	always @(nilOiOl59_event)
		nilOiOl59 <= {1{1'b1}};
	initial
		nilOiOl60 = 0;
	always @ ( posedge clk)
		  nilOiOl60 <= nilOiOl59;
	initial
		nilOO0l57 = 0;
	always @ ( posedge clk)
		  nilOO0l57 <= nilOO0l58;
	event nilOO0l57_event;
	initial
		#1 ->nilOO0l57_event;
	always @(nilOO0l57_event)
		nilOO0l57 <= {1{1'b1}};
	initial
		nilOO0l58 = 0;
	always @ ( posedge clk)
		  nilOO0l58 <= nilOO0l57;
	initial
		nilOOii55 = 0;
	always @ ( posedge clk)
		  nilOOii55 <= nilOOii56;
	event nilOOii55_event;
	initial
		#1 ->nilOOii55_event;
	always @(nilOOii55_event)
		nilOOii55 <= {1{1'b1}};
	initial
		nilOOii56 = 0;
	always @ ( posedge clk)
		  nilOOii56 <= nilOOii55;
	initial
		nilOOil53 = 0;
	always @ ( posedge clk)
		  nilOOil53 <= nilOOil54;
	event nilOOil53_event;
	initial
		#1 ->nilOOil53_event;
	always @(nilOOil53_event)
		nilOOil53 <= {1{1'b1}};
	initial
		nilOOil54 = 0;
	always @ ( posedge clk)
		  nilOOil54 <= nilOOil53;
	initial
		nilOOiO51 = 0;
	always @ ( posedge clk)
		  nilOOiO51 <= nilOOiO52;
	event nilOOiO51_event;
	initial
		#1 ->nilOOiO51_event;
	always @(nilOOiO51_event)
		nilOOiO51 <= {1{1'b1}};
	initial
		nilOOiO52 = 0;
	always @ ( posedge clk)
		  nilOOiO52 <= nilOOiO51;
	initial
		niO10ll49 = 0;
	always @ ( posedge clk)
		  niO10ll49 <= niO10ll50;
	event niO10ll49_event;
	initial
		#1 ->niO10ll49_event;
	always @(niO10ll49_event)
		niO10ll49 <= {1{1'b1}};
	initial
		niO10ll50 = 0;
	always @ ( posedge clk)
		  niO10ll50 <= niO10ll49;
	initial
		niO10Oi47 = 0;
	always @ ( posedge clk)
		  niO10Oi47 <= niO10Oi48;
	event niO10Oi47_event;
	initial
		#1 ->niO10Oi47_event;
	always @(niO10Oi47_event)
		niO10Oi47 <= {1{1'b1}};
	initial
		niO10Oi48 = 0;
	always @ ( posedge clk)
		  niO10Oi48 <= niO10Oi47;
	initial
		niO10OO45 = 0;
	always @ ( posedge clk)
		  niO10OO45 <= niO10OO46;
	event niO10OO45_event;
	initial
		#1 ->niO10OO45_event;
	always @(niO10OO45_event)
		niO10OO45 <= {1{1'b1}};
	initial
		niO10OO46 = 0;
	always @ ( posedge clk)
		  niO10OO46 <= niO10OO45;
	initial
		niO1i0i41 = 0;
	always @ ( posedge clk)
		  niO1i0i41 <= niO1i0i42;
	event niO1i0i41_event;
	initial
		#1 ->niO1i0i41_event;
	always @(niO1i0i41_event)
		niO1i0i41 <= {1{1'b1}};
	initial
		niO1i0i42 = 0;
	always @ ( posedge clk)
		  niO1i0i42 <= niO1i0i41;
	initial
		niO1i0O39 = 0;
	always @ ( posedge clk)
		  niO1i0O39 <= niO1i0O40;
	event niO1i0O39_event;
	initial
		#1 ->niO1i0O39_event;
	always @(niO1i0O39_event)
		niO1i0O39 <= {1{1'b1}};
	initial
		niO1i0O40 = 0;
	always @ ( posedge clk)
		  niO1i0O40 <= niO1i0O39;
	initial
		niO1i1l43 = 0;
	always @ ( posedge clk)
		  niO1i1l43 <= niO1i1l44;
	event niO1i1l43_event;
	initial
		#1 ->niO1i1l43_event;
	always @(niO1i1l43_event)
		niO1i1l43 <= {1{1'b1}};
	initial
		niO1i1l44 = 0;
	always @ ( posedge clk)
		  niO1i1l44 <= niO1i1l43;
	initial
		niO1iil37 = 0;
	always @ ( posedge clk)
		  niO1iil37 <= niO1iil38;
	event niO1iil37_event;
	initial
		#1 ->niO1iil37_event;
	always @(niO1iil37_event)
		niO1iil37 <= {1{1'b1}};
	initial
		niO1iil38 = 0;
	always @ ( posedge clk)
		  niO1iil38 <= niO1iil37;
	initial
		niO1ili35 = 0;
	always @ ( posedge clk)
		  niO1ili35 <= niO1ili36;
	event niO1ili35_event;
	initial
		#1 ->niO1ili35_event;
	always @(niO1ili35_event)
		niO1ili35 <= {1{1'b1}};
	initial
		niO1ili36 = 0;
	always @ ( posedge clk)
		  niO1ili36 <= niO1ili35;
	initial
		niO1ilO33 = 0;
	always @ ( posedge clk)
		  niO1ilO33 <= niO1ilO34;
	event niO1ilO33_event;
	initial
		#1 ->niO1ilO33_event;
	always @(niO1ilO33_event)
		niO1ilO33 <= {1{1'b1}};
	initial
		niO1ilO34 = 0;
	always @ ( posedge clk)
		  niO1ilO34 <= niO1ilO33;
	initial
		niO1iOl31 = 0;
	always @ ( posedge clk)
		  niO1iOl31 <= niO1iOl32;
	event niO1iOl31_event;
	initial
		#1 ->niO1iOl31_event;
	always @(niO1iOl31_event)
		niO1iOl31 <= {1{1'b1}};
	initial
		niO1iOl32 = 0;
	always @ ( posedge clk)
		  niO1iOl32 <= niO1iOl31;
	initial
		niO1l0l25 = 0;
	always @ ( posedge clk)
		  niO1l0l25 <= niO1l0l26;
	event niO1l0l25_event;
	initial
		#1 ->niO1l0l25_event;
	always @(niO1l0l25_event)
		niO1l0l25 <= {1{1'b1}};
	initial
		niO1l0l26 = 0;
	always @ ( posedge clk)
		  niO1l0l26 <= niO1l0l25;
	initial
		niO1l1i29 = 0;
	always @ ( posedge clk)
		  niO1l1i29 <= niO1l1i30;
	event niO1l1i29_event;
	initial
		#1 ->niO1l1i29_event;
	always @(niO1l1i29_event)
		niO1l1i29 <= {1{1'b1}};
	initial
		niO1l1i30 = 0;
	always @ ( posedge clk)
		  niO1l1i30 <= niO1l1i29;
	initial
		niO1l1O27 = 0;
	always @ ( posedge clk)
		  niO1l1O27 <= niO1l1O28;
	event niO1l1O27_event;
	initial
		#1 ->niO1l1O27_event;
	always @(niO1l1O27_event)
		niO1l1O27 <= {1{1'b1}};
	initial
		niO1l1O28 = 0;
	always @ ( posedge clk)
		  niO1l1O28 <= niO1l1O27;
	initial
		niO1lii23 = 0;
	always @ ( posedge clk)
		  niO1lii23 <= niO1lii24;
	event niO1lii23_event;
	initial
		#1 ->niO1lii23_event;
	always @(niO1lii23_event)
		niO1lii23 <= {1{1'b1}};
	initial
		niO1lii24 = 0;
	always @ ( posedge clk)
		  niO1lii24 <= niO1lii23;
	initial
		niO1liO21 = 0;
	always @ ( posedge clk)
		  niO1liO21 <= niO1liO22;
	event niO1liO21_event;
	initial
		#1 ->niO1liO21_event;
	always @(niO1liO21_event)
		niO1liO21 <= {1{1'b1}};
	initial
		niO1liO22 = 0;
	always @ ( posedge clk)
		  niO1liO22 <= niO1liO21;
	initial
		niO1lll19 = 0;
	always @ ( posedge clk)
		  niO1lll19 <= niO1lll20;
	event niO1lll19_event;
	initial
		#1 ->niO1lll19_event;
	always @(niO1lll19_event)
		niO1lll19 <= {1{1'b1}};
	initial
		niO1lll20 = 0;
	always @ ( posedge clk)
		  niO1lll20 <= niO1lll19;
	initial
		niO1lOi17 = 0;
	always @ ( posedge clk)
		  niO1lOi17 <= niO1lOi18;
	event niO1lOi17_event;
	initial
		#1 ->niO1lOi17_event;
	always @(niO1lOi17_event)
		niO1lOi17 <= {1{1'b1}};
	initial
		niO1lOi18 = 0;
	always @ ( posedge clk)
		  niO1lOi18 <= niO1lOi17;
	initial
		niO1lOl15 = 0;
	always @ ( posedge clk)
		  niO1lOl15 <= niO1lOl16;
	event niO1lOl15_event;
	initial
		#1 ->niO1lOl15_event;
	always @(niO1lOl15_event)
		niO1lOl15 <= {1{1'b1}};
	initial
		niO1lOl16 = 0;
	always @ ( posedge clk)
		  niO1lOl16 <= niO1lOl15;
	initial
		niO1lOO13 = 0;
	always @ ( posedge clk)
		  niO1lOO13 <= niO1lOO14;
	event niO1lOO13_event;
	initial
		#1 ->niO1lOO13_event;
	always @(niO1lOO13_event)
		niO1lOO13 <= {1{1'b1}};
	initial
		niO1lOO14 = 0;
	always @ ( posedge clk)
		  niO1lOO14 <= niO1lOO13;
	initial
		niO1O0l7 = 0;
	always @ ( posedge clk)
		  niO1O0l7 <= niO1O0l8;
	event niO1O0l7_event;
	initial
		#1 ->niO1O0l7_event;
	always @(niO1O0l7_event)
		niO1O0l7 <= {1{1'b1}};
	initial
		niO1O0l8 = 0;
	always @ ( posedge clk)
		  niO1O0l8 <= niO1O0l7;
	initial
		niO1O1i11 = 0;
	always @ ( posedge clk)
		  niO1O1i11 <= niO1O1i12;
	event niO1O1i11_event;
	initial
		#1 ->niO1O1i11_event;
	always @(niO1O1i11_event)
		niO1O1i11 <= {1{1'b1}};
	initial
		niO1O1i12 = 0;
	always @ ( posedge clk)
		  niO1O1i12 <= niO1O1i11;
	initial
		niO1O1O10 = 0;
	always @ ( posedge clk)
		  niO1O1O10 <= niO1O1O9;
	initial
		niO1O1O9 = 0;
	always @ ( posedge clk)
		  niO1O1O9 <= niO1O1O10;
	event niO1O1O9_event;
	initial
		#1 ->niO1O1O9_event;
	always @(niO1O1O9_event)
		niO1O1O9 <= {1{1'b1}};
	initial
		niO1OiO5 = 0;
	always @ ( posedge clk)
		  niO1OiO5 <= niO1OiO6;
	event niO1OiO5_event;
	initial
		#1 ->niO1OiO5_event;
	always @(niO1OiO5_event)
		niO1OiO5 <= {1{1'b1}};
	initial
		niO1OiO6 = 0;
	always @ ( posedge clk)
		  niO1OiO6 <= niO1OiO5;
	initial
		niO1Oli3 = 0;
	always @ ( posedge clk)
		  niO1Oli3 <= niO1Oli4;
	event niO1Oli3_event;
	initial
		#1 ->niO1Oli3_event;
	always @(niO1Oli3_event)
		niO1Oli3 <= {1{1'b1}};
	initial
		niO1Oli4 = 0;
	always @ ( posedge clk)
		  niO1Oli4 <= niO1Oli3;
	initial
		niO1Oll1 = 0;
	always @ ( posedge clk)
		  niO1Oll1 <= niO1Oll2;
	event niO1Oll1_event;
	initial
		#1 ->niO1Oll1_event;
	always @(niO1Oll1_event)
		niO1Oll1 <= {1{1'b1}};
	initial
		niO1Oll2 = 0;
	always @ ( posedge clk)
		  niO1Oll2 <= niO1Oll1;
	initial
	begin
		n00Ol = 0;
		n00OO = 0;
		n0i1i = 0;
		n0i1l = 0;
		n0iiO = 0;
		n0ill = 0;
		ni0lOi = 0;
		ni0lOl = 0;
		ni0lOO = 0;
		ni0O0i = 0;
		ni0O0l = 0;
		ni0O0O = 0;
		ni0O1i = 0;
		ni0O1l = 0;
		ni0O1O = 0;
		ni0Oii = 0;
		ni0Oil = 0;
		ni0OiO = 0;
		ni0Oli = 0;
		ni0Oll = 0;
		ni0OlO = 0;
		ni0OOO = 0;
		nii0Ol = 0;
		nii10i = 0;
		nii10l = 0;
		nii10O = 0;
		nii11i = 0;
		nii11l = 0;
		niOlOi = 0;
		nl001i = 0;
		nl01li = 0;
		nl01ll = 0;
		nl01lO = 0;
		nl01Oi = 0;
		nl01Ol = 0;
		nl01OO = 0;
		nl0Oii = 0;
		nlil1l = 0;
		nlilii = 0;
		nlilil = 0;
	end
	always @ (clk or wire_n0ili_PRN or reset)
	begin
		if (wire_n0ili_PRN == 1'b0) 
		begin
			n00Ol <= 1;
			n00OO <= 1;
			n0i1i <= 1;
			n0i1l <= 1;
			n0iiO <= 1;
			n0ill <= 1;
			ni0lOi <= 1;
			ni0lOl <= 1;
			ni0lOO <= 1;
			ni0O0i <= 1;
			ni0O0l <= 1;
			ni0O0O <= 1;
			ni0O1i <= 1;
			ni0O1l <= 1;
			ni0O1O <= 1;
			ni0Oii <= 1;
			ni0Oil <= 1;
			ni0OiO <= 1;
			ni0Oli <= 1;
			ni0Oll <= 1;
			ni0OlO <= 1;
			ni0OOO <= 1;
			nii0Ol <= 1;
			nii10i <= 1;
			nii10l <= 1;
			nii10O <= 1;
			nii11i <= 1;
			nii11l <= 1;
			niOlOi <= 1;
			nl001i <= 1;
			nl01li <= 1;
			nl01ll <= 1;
			nl01lO <= 1;
			nl01Oi <= 1;
			nl01Ol <= 1;
			nl01OO <= 1;
			nl0Oii <= 1;
			nlil1l <= 1;
			nlilii <= 1;
			nlilil <= 1;
		end
		else if  (reset == 1'b1) 
		begin
			n00Ol <= 0;
			n00OO <= 0;
			n0i1i <= 0;
			n0i1l <= 0;
			n0iiO <= 0;
			n0ill <= 0;
			ni0lOi <= 0;
			ni0lOl <= 0;
			ni0lOO <= 0;
			ni0O0i <= 0;
			ni0O0l <= 0;
			ni0O0O <= 0;
			ni0O1i <= 0;
			ni0O1l <= 0;
			ni0O1O <= 0;
			ni0Oii <= 0;
			ni0Oil <= 0;
			ni0OiO <= 0;
			ni0Oli <= 0;
			ni0Oll <= 0;
			ni0OlO <= 0;
			ni0OOO <= 0;
			nii0Ol <= 0;
			nii10i <= 0;
			nii10l <= 0;
			nii10O <= 0;
			nii11i <= 0;
			nii11l <= 0;
			niOlOi <= 0;
			nl001i <= 0;
			nl01li <= 0;
			nl01ll <= 0;
			nl01lO <= 0;
			nl01Oi <= 0;
			nl01Ol <= 0;
			nl01OO <= 0;
			nl0Oii <= 0;
			nlil1l <= 0;
			nlilii <= 0;
			nlilil <= 0;
		end
		else if  (nilOO0O == 1'b0) 
		if (clk != n0ili_clk_prev && clk == 1'b1) 
		begin
			n00Ol <= wire_niiii_o;
			n00OO <= wire_niiiO_o;
			n0i1i <= wire_niill_o;
			n0i1l <= wire_niiOi_o;
			n0iiO <= wire_n0lll_o;
			n0ill <= wire_n0llO_o;
			ni0lOi <= wire_ni0i0i_q_b[1];
			ni0lOl <= wire_ni0i0i_q_b[2];
			ni0lOO <= wire_ni0i0i_q_b[3];
			ni0O0i <= wire_ni0i0i_q_b[7];
			ni0O0l <= (((~ nilO1li) & (nilOi1O ^ wire_ni0i0i_q_b[0])) | (nilOi1O & nilO1li));
			ni0O0O <= (((~ nilO1li) & (nilOi1l ^ wire_ni0i0i_q_b[1])) | (nilOi1l & nilO1li));
			ni0O1i <= wire_ni0i0i_q_b[4];
			ni0O1l <= wire_ni0i0i_q_b[5];
			ni0O1O <= wire_ni0i0i_q_b[6];
			ni0Oii <= (((~ nilO1li) & (nilOi1i ^ wire_ni0i0i_q_b[2])) | (nilOi1i & nilO1li));
			ni0Oil <= (((~ nilO1li) & (nilO0OO ^ wire_ni0i0i_q_b[3])) | (nilO0OO & nilO1li));
			ni0OiO <= (((~ nilO1li) & (nilO0Ol ^ wire_ni0i0i_q_b[4])) | (nilO0Ol & nilO1li));
			ni0Oli <= (((~ nilO1li) & (nilO0Oi ^ wire_ni0i0i_q_b[5])) | (nilO0Oi & nilO1li));
			ni0Oll <= (((~ nilO1li) & (nilO0lO ^ wire_ni0i0i_q_b[6])) | (nilO0lO & nilO1li));
			ni0OlO <= (((~ nilO1li) & (nilO0ll ^ wire_ni0i0i_q_b[7])) | (nilO0ll & nilO1li));
			ni0OOO <= (n0iiO & nillOOl);
			nii0Ol <= wire_ni0i0i_q_b[0];
			nii10i <= niO11iO;
			nii10l <= nii10i;
			nii10O <= nii10l;
			nii11i <= ni0OOO;
			nii11l <= nii11i;
			niOlOi <= nl001i;
			nl001i <= n00Ol;
			nl01li <= nl01OO;
			nl01ll <= nl01Ol;
			nl01lO <= nl01Oi;
			nl01Oi <= n0i1l;
			nl01Ol <= n0i1i;
			nl01OO <= n00OO;
			nl0Oii <= nilOili;
			nlil1l <= nilOili;
			nlilii <= nlil0l;
			nlilil <= nlilii;
		end
		n0ili_clk_prev <= clk;
	end
	assign
		wire_n0ili_PRN = (nilOO0l58 ^ nilOO0l57);
	initial
	begin
		n0i1O = 0;
		n0iOi = 0;
	end
	always @ (clk or wire_n0ilO_PRN or wire_n0ilO_CLRN)
	begin
		if (wire_n0ilO_PRN == 1'b0) 
		begin
			n0i1O <= 1;
			n0iOi <= 1;
		end
		else if  (wire_n0ilO_CLRN == 1'b0) 
		begin
			n0i1O <= 0;
			n0iOi <= 0;
		end
		else if  (nilOO0O == 1'b0) 
		if (clk != n0ilO_clk_prev && clk == 1'b1) 
		begin
			n0i1O <= wire_niiOO_dataout;
			n0iOi <= wire_n0lOi_dataout;
		end
		n0ilO_clk_prev <= clk;
	end
	assign
		wire_n0ilO_CLRN = (nilOOil54 ^ nilOOil53),
		wire_n0ilO_PRN = ((nilOOii56 ^ nilOOii55) & (~ reset));
	event n0i1O_event;
	event n0iOi_event;
	initial
		#1 ->n0i1O_event;
	initial
		#1 ->n0iOi_event;
	always @(n0i1O_event)
		n0i1O <= 1;
	always @(n0iOi_event)
		n0iOi <= 1;
	initial
	begin
		n00li = 0;
		n00Oi = 0;
		n0iii = 0;
		n0l1O = 0;
		n0lii = 0;
		n1O10O = 0;
		nilOii = 0;
		niOi1i = 0;
		niOl0i = 0;
		nl0l0l = 0;
		nll1il = 0;
		nlll0i = 0;
		nllliO = 0;
	end
	always @ (clk or reset or wire_n0l0O_CLRN)
	begin
		if (reset == 1'b1) 
		begin
			n00li <= 1;
			n00Oi <= 1;
			n0iii <= 1;
			n0l1O <= 1;
			n0lii <= 1;
			n1O10O <= 1;
			nilOii <= 1;
			niOi1i <= 1;
			niOl0i <= 1;
			nl0l0l <= 1;
			nll1il <= 1;
			nlll0i <= 1;
			nllliO <= 1;
		end
		else if  (wire_n0l0O_CLRN == 1'b0) 
		begin
			n00li <= 0;
			n00Oi <= 0;
			n0iii <= 0;
			n0l1O <= 0;
			n0lii <= 0;
			n1O10O <= 0;
			nilOii <= 0;
			niOi1i <= 0;
			niOl0i <= 0;
			nl0l0l <= 0;
			nll1il <= 0;
			nlll0i <= 0;
			nllliO <= 0;
		end
		else 
		if (clk != n0l0O_clk_prev && clk == 1'b1) 
		begin
			n00li <= nilOO0i;
			n00Oi <= wire_nilOO_o;
			n0iii <= wire_nilll_o;
			n0l1O <= wire_ni1ii_o;
			n0lii <= wire_nii1i_o;
			n1O10O <= wire_n1O0il_o;
			nilOii <= wire_niliii_o;
			niOi1i <= wire_nl1i1i_dataout;
			niOl0i <= wire_nl1Oil_dataout;
			nl0l0l <= wire_nliiil_dataout;
			nll1il <= wire_nlO01l_dataout;
			nlll0i <= wire_n1iil_dataout;
			nllliO <= wire_n1lii_dataout;
		end
		n0l0O_clk_prev <= clk;
	end
	assign
		wire_n0l0O_CLRN = (nilOOiO52 ^ nilOOiO51);
	event n00li_event;
	event n00Oi_event;
	event n0iii_event;
	event n0l1O_event;
	event n0lii_event;
	event n1O10O_event;
	event nilOii_event;
	event niOi1i_event;
	event niOl0i_event;
	event nl0l0l_event;
	event nll1il_event;
	event nlll0i_event;
	event nllliO_event;
	initial
		#1 ->n00li_event;
	initial
		#1 ->n00Oi_event;
	initial
		#1 ->n0iii_event;
	initial
		#1 ->n0l1O_event;
	initial
		#1 ->n0lii_event;
	initial
		#1 ->n1O10O_event;
	initial
		#1 ->nilOii_event;
	initial
		#1 ->niOi1i_event;
	initial
		#1 ->niOl0i_event;
	initial
		#1 ->nl0l0l_event;
	initial
		#1 ->nll1il_event;
	initial
		#1 ->nlll0i_event;
	initial
		#1 ->nllliO_event;
	always @(n00li_event)
		n00li <= 1;
	always @(n00Oi_event)
		n00Oi <= 1;
	always @(n0iii_event)
		n0iii <= 1;
	always @(n0l1O_event)
		n0l1O <= 1;
	always @(n0lii_event)
		n0lii <= 1;
	always @(n1O10O_event)
		n1O10O <= 1;
	always @(nilOii_event)
		nilOii <= 1;
	always @(niOi1i_event)
		niOi1i <= 1;
	always @(niOl0i_event)
		niOl0i <= 1;
	always @(nl0l0l_event)
		nl0l0l <= 1;
	always @(nll1il_event)
		nll1il <= 1;
	always @(nlll0i_event)
		nlll0i <= 1;
	always @(nllliO_event)
		nllliO <= 1;
	initial
	begin
		n0lO1i = 0;
		n0O01i = 0;
		n0O01O = 0;
		n0O1ll = 0;
		n0O1lO = 0;
		n0O1Oi = 0;
		n0O1Ol = 0;
		n0O1OO = 0;
	end
	always @ ( posedge clk or  negedge wire_n0O01l_CLRN)
	begin
		if (wire_n0O01l_CLRN == 1'b0) 
		begin
			n0lO1i <= 0;
			n0O01i <= 0;
			n0O01O <= 0;
			n0O1ll <= 0;
			n0O1lO <= 0;
			n0O1Oi <= 0;
			n0O1Ol <= 0;
			n0O1OO <= 0;
		end
		else if  (wire_ni1iO_o == 1'b1) 
		begin
			n0lO1i <= nlOlilO;
			n0O01i <= nlOlOii;
			n0O01O <= nlOlOiO;
			n0O1ll <= nlOlO1l;
			n0O1lO <= nlOlO1O;
			n0O1Oi <= nlOlO0i;
			n0O1Ol <= nlOlO0l;
			n0O1OO <= nlOlO0O;
		end
	end
	assign
		wire_n0O01l_CLRN = ((nillO0i68 ^ nillO0i67) & (~ reset));
	event n0lO1i_event;
	event n0O01i_event;
	event n0O01O_event;
	event n0O1ll_event;
	event n0O1lO_event;
	event n0O1Oi_event;
	event n0O1Ol_event;
	event n0O1OO_event;
	initial
		#1 ->n0lO1i_event;
	initial
		#1 ->n0O01i_event;
	initial
		#1 ->n0O01O_event;
	initial
		#1 ->n0O1ll_event;
	initial
		#1 ->n0O1lO_event;
	initial
		#1 ->n0O1Oi_event;
	initial
		#1 ->n0O1Ol_event;
	initial
		#1 ->n0O1OO_event;
	always @(n0lO1i_event)
		n0lO1i <= 1;
	always @(n0O01i_event)
		n0O01i <= 1;
	always @(n0O01O_event)
		n0O01O <= 1;
	always @(n0O1ll_event)
		n0O1ll <= 1;
	always @(n0O1lO_event)
		n0O1lO <= 1;
	always @(n0O1Oi_event)
		n0O1Oi <= 1;
	always @(n0O1Ol_event)
		n0O1Ol <= 1;
	always @(n0O1OO_event)
		n0O1OO <= 1;
	initial
	begin
		n1100i = 0;
		n1100l = 0;
		n1100O = 0;
		n1101O = 0;
		n110ii = 0;
		n110il = 0;
		n110iO = 0;
		n110li = 0;
		n11l0l = 0;
		n11l0O = 0;
		n11lii = 0;
		n11lil = 0;
		n11liO = 0;
		n11lli = 0;
		n11llO = 0;
		nlOO00O = 0;
		nlOO01i = 0;
		nlOO0ii = 0;
		nlOO0il = 0;
		nlOO0iO = 0;
		nlOO0li = 0;
		nlOO0ll = 0;
		nlOO0lO = 0;
		nlOO0Oi = 0;
		nlOO0Ol = 0;
		nlOO0OO = 0;
		nlOOi0i = 0;
		nlOOi0l = 0;
		nlOOi0O = 0;
		nlOOi1i = 0;
		nlOOi1l = 0;
		nlOOi1O = 0;
		nlOOO0i = 0;
		nlOOO0l = 0;
		nlOOO0O = 0;
		nlOOO1i = 0;
		nlOOO1l = 0;
		nlOOO1O = 0;
		nlOOOii = 0;
		nlOOOil = 0;
	end
	always @ ( posedge clk or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			n1100i <= 0;
			n1100l <= 0;
			n1100O <= 0;
			n1101O <= 0;
			n110ii <= 0;
			n110il <= 0;
			n110iO <= 0;
			n110li <= 0;
			n11l0l <= 0;
			n11l0O <= 0;
			n11lii <= 0;
			n11lil <= 0;
			n11liO <= 0;
			n11lli <= 0;
			n11llO <= 0;
			nlOO00O <= 0;
			nlOO01i <= 0;
			nlOO0ii <= 0;
			nlOO0il <= 0;
			nlOO0iO <= 0;
			nlOO0li <= 0;
			nlOO0ll <= 0;
			nlOO0lO <= 0;
			nlOO0Oi <= 0;
			nlOO0Ol <= 0;
			nlOO0OO <= 0;
			nlOOi0i <= 0;
			nlOOi0l <= 0;
			nlOOi0O <= 0;
			nlOOi1i <= 0;
			nlOOi1l <= 0;
			nlOOi1O <= 0;
			nlOOO0i <= 0;
			nlOOO0l <= 0;
			nlOOO0O <= 0;
			nlOOO1i <= 0;
			nlOOO1l <= 0;
			nlOOO1O <= 0;
			nlOOOii <= 0;
			nlOOOil <= 0;
		end
		else if  (nilliii == 1'b1) 
		begin
			n1100i <= ((niliOll & (~ n1O11i)) | (n1O11i & nlOOO1l));
			n1100l <= ((niliOlO & (~ n1O11i)) | (n1O11i & nlOOO1O));
			n1100O <= ((niliOOi & (~ n1O11i)) | (n1O11i & nlOOO0i));
			n1101O <= ((niliOli & (~ n1O11i)) | (n1O11i & nlOOO1i));
			n110ii <= ((niliOOl & (~ n1O11i)) | (n1O11i & nlOOO0l));
			n110il <= ((niliOOO & (~ n1O11i)) | (n1O11i & nlOOO0O));
			n110iO <= ((nill11i & (~ n1O11i)) | (n1O11i & nlOOOii));
			n110li <= ((nill11l & (~ n1O11i)) | (n1O11i & nlOOOil));
			n11l0l <= ((nill11O & (~ n1O11i)) | (n1O11i & n1101O));
			n11l0O <= ((nill10i & (~ n1O11i)) | (n1O11i & n1100i));
			n11lii <= ((nill10l & (~ n1O11i)) | (n1O11i & n1100l));
			n11lil <= ((nill10O & (~ n1O11i)) | (n1O11i & n1100O));
			n11liO <= ((nill1ii & (~ n1O11i)) | (n1O11i & n110ii));
			n11lli <= ((nill1il & (~ n1O11i)) | (n1O11i & n110il));
			n11llO <= ((nill1iO & (~ n1O11i)) | (n1O11i & n110iO));
			nlOO00O <= ((nilil1i & (~ n1O11i)) | (n1O11i & n1iiOO));
			nlOO01i <= ((niliiOO & (~ n1O11i)) | (n1O11i & n10Oll));
			nlOO0ii <= ((nilil1l & (~ n1O11i)) | (n1O11i & n1il1i));
			nlOO0il <= ((nilil1O & (~ n1O11i)) | (n1O11i & n1il1l));
			nlOO0iO <= ((nilil0i & (~ n1O11i)) | (n1O11i & n1il1O));
			nlOO0li <= ((nilil0l & (~ n1O11i)) | (n1O11i & n1il0i));
			nlOO0ll <= ((nilil0O & (~ n1O11i)) | (n1O11i & n1il0l));
			nlOO0lO <= ((nililii & (~ n1O11i)) | (n1O11i & n1ilii));
			nlOO0Oi <= ((nililil & (~ n1O11i)) | (n1O11i & nlOO01i));
			nlOO0Ol <= ((nililiO & (~ n1O11i)) | (n1O11i & nlOO00O));
			nlOO0OO <= ((nililli & (~ n1O11i)) | (n1O11i & nlOO0ii));
			nlOOi0i <= ((nililOl & (~ n1O11i)) | (n1O11i & nlOO0ll));
			nlOOi0l <= ((nililOO & (~ n1O11i)) | (n1O11i & nlOO0lO));
			nlOOi0O <= ((niliO1i & (~ n1O11i)) | (n1O11i & nlOO0Oi));
			nlOOi1i <= ((nililll & (~ n1O11i)) | (n1O11i & nlOO0il));
			nlOOi1l <= ((nilillO & (~ n1O11i)) | (n1O11i & nlOO0iO));
			nlOOi1O <= ((nililOi & (~ n1O11i)) | (n1O11i & nlOO0li));
			nlOOO0i <= ((niliO0l & (~ n1O11i)) | (n1O11i & nlOOi1l));
			nlOOO0l <= ((niliO0O & (~ n1O11i)) | (n1O11i & nlOOi1O));
			nlOOO0O <= ((niliOii & (~ n1O11i)) | (n1O11i & nlOOi0i));
			nlOOO1i <= ((niliO1l & (~ n1O11i)) | (n1O11i & nlOO0Ol));
			nlOOO1l <= ((niliO1O & (~ n1O11i)) | (n1O11i & nlOO0OO));
			nlOOO1O <= ((niliO0i & (~ n1O11i)) | (n1O11i & nlOOi1i));
			nlOOOii <= ((niliOil & (~ n1O11i)) | (n1O11i & nlOOi0l));
			nlOOOil <= ((niliOiO & (~ n1O11i)) | (n1O11i & nlOOi0O));
		end
	end
	event n1100i_event;
	event n1100l_event;
	event n1100O_event;
	event n1101O_event;
	event n110ii_event;
	event n110il_event;
	event n110iO_event;
	event n110li_event;
	event n11l0l_event;
	event n11l0O_event;
	event n11lii_event;
	event n11lil_event;
	event n11liO_event;
	event n11lli_event;
	event n11llO_event;
	event nlOO00O_event;
	event nlOO01i_event;
	event nlOO0ii_event;
	event nlOO0il_event;
	event nlOO0iO_event;
	event nlOO0li_event;
	event nlOO0ll_event;
	event nlOO0lO_event;
	event nlOO0Oi_event;
	event nlOO0Ol_event;
	event nlOO0OO_event;
	event nlOOi0i_event;
	event nlOOi0l_event;
	event nlOOi0O_event;
	event nlOOi1i_event;
	event nlOOi1l_event;
	event nlOOi1O_event;
	event nlOOO0i_event;
	event nlOOO0l_event;
	event nlOOO0O_event;
	event nlOOO1i_event;
	event nlOOO1l_event;
	event nlOOO1O_event;
	event nlOOOii_event;
	event nlOOOil_event;
	initial
		#1 ->n1100i_event;
	initial
		#1 ->n1100l_event;
	initial
		#1 ->n1100O_event;
	initial
		#1 ->n1101O_event;
	initial
		#1 ->n110ii_event;
	initial
		#1 ->n110il_event;
	initial
		#1 ->n110iO_event;
	initial
		#1 ->n110li_event;
	initial
		#1 ->n11l0l_event;
	initial
		#1 ->n11l0O_event;
	initial
		#1 ->n11lii_event;
	initial
		#1 ->n11lil_event;
	initial
		#1 ->n11liO_event;
	initial
		#1 ->n11lli_event;
	initial
		#1 ->n11llO_event;
	initial
		#1 ->nlOO00O_event;
	initial
		#1 ->nlOO01i_event;
	initial
		#1 ->nlOO0ii_event;
	initial
		#1 ->nlOO0il_event;
	initial
		#1 ->nlOO0iO_event;
	initial
		#1 ->nlOO0li_event;
	initial
		#1 ->nlOO0ll_event;
	initial
		#1 ->nlOO0lO_event;
	initial
		#1 ->nlOO0Oi_event;
	initial
		#1 ->nlOO0Ol_event;
	initial
		#1 ->nlOO0OO_event;
	initial
		#1 ->nlOOi0i_event;
	initial
		#1 ->nlOOi0l_event;
	initial
		#1 ->nlOOi0O_event;
	initial
		#1 ->nlOOi1i_event;
	initial
		#1 ->nlOOi1l_event;
	initial
		#1 ->nlOOi1O_event;
	initial
		#1 ->nlOOO0i_event;
	initial
		#1 ->nlOOO0l_event;
	initial
		#1 ->nlOOO0O_event;
	initial
		#1 ->nlOOO1i_event;
	initial
		#1 ->nlOOO1l_event;
	initial
		#1 ->nlOOO1O_event;
	initial
		#1 ->nlOOOii_event;
	initial
		#1 ->nlOOOil_event;
	always @(n1100i_event)
		n1100i <= 1;
	always @(n1100l_event)
		n1100l <= 1;
	always @(n1100O_event)
		n1100O <= 1;
	always @(n1101O_event)
		n1101O <= 1;
	always @(n110ii_event)
		n110ii <= 1;
	always @(n110il_event)
		n110il <= 1;
	always @(n110iO_event)
		n110iO <= 1;
	always @(n110li_event)
		n110li <= 1;
	always @(n11l0l_event)
		n11l0l <= 1;
	always @(n11l0O_event)
		n11l0O <= 1;
	always @(n11lii_event)
		n11lii <= 1;
	always @(n11lil_event)
		n11lil <= 1;
	always @(n11liO_event)
		n11liO <= 1;
	always @(n11lli_event)
		n11lli <= 1;
	always @(n11llO_event)
		n11llO <= 1;
	always @(nlOO00O_event)
		nlOO00O <= 1;
	always @(nlOO01i_event)
		nlOO01i <= 1;
	always @(nlOO0ii_event)
		nlOO0ii <= 1;
	always @(nlOO0il_event)
		nlOO0il <= 1;
	always @(nlOO0iO_event)
		nlOO0iO <= 1;
	always @(nlOO0li_event)
		nlOO0li <= 1;
	always @(nlOO0ll_event)
		nlOO0ll <= 1;
	always @(nlOO0lO_event)
		nlOO0lO <= 1;
	always @(nlOO0Oi_event)
		nlOO0Oi <= 1;
	always @(nlOO0Ol_event)
		nlOO0Ol <= 1;
	always @(nlOO0OO_event)
		nlOO0OO <= 1;
	always @(nlOOi0i_event)
		nlOOi0i <= 1;
	always @(nlOOi0l_event)
		nlOOi0l <= 1;
	always @(nlOOi0O_event)
		nlOOi0O <= 1;
	always @(nlOOi1i_event)
		nlOOi1i <= 1;
	always @(nlOOi1l_event)
		nlOOi1l <= 1;
	always @(nlOOi1O_event)
		nlOOi1O <= 1;
	always @(nlOOO0i_event)
		nlOOO0i <= 1;
	always @(nlOOO0l_event)
		nlOOO0l <= 1;
	always @(nlOOO0O_event)
		nlOOO0O <= 1;
	always @(nlOOO1i_event)
		nlOOO1i <= 1;
	always @(nlOOO1l_event)
		nlOOO1l <= 1;
	always @(nlOOO1O_event)
		nlOOO1O <= 1;
	always @(nlOOOii_event)
		nlOOOii <= 1;
	always @(nlOOOil_event)
		nlOOOil <= 1;
	initial
	begin
		n101il = 0;
		n101iO = 0;
		n101li = 0;
		n101ll = 0;
		n101lO = 0;
		n101Oi = 0;
		n101Ol = 0;
		n101OO = 0;
		n10O0i = 0;
		n10O0l = 0;
		n10O0O = 0;
		n10Oii = 0;
		n10Oil = 0;
		n10OiO = 0;
		n10Oli = 0;
		n10Oll = 0;
		n11lOi = 0;
		n1iiOO = 0;
		n1il0i = 0;
		n1il0l = 0;
		n1il1i = 0;
		n1il1l = 0;
		n1il1O = 0;
		n1ilii = 0;
	end
	always @ (clk or wire_n1il0O_PRN or wire_n1il0O_CLRN)
	begin
		if (wire_n1il0O_PRN == 1'b0) 
		begin
			n101il <= 1;
			n101iO <= 1;
			n101li <= 1;
			n101ll <= 1;
			n101lO <= 1;
			n101Oi <= 1;
			n101Ol <= 1;
			n101OO <= 1;
			n10O0i <= 1;
			n10O0l <= 1;
			n10O0O <= 1;
			n10Oii <= 1;
			n10Oil <= 1;
			n10OiO <= 1;
			n10Oli <= 1;
			n10Oll <= 1;
			n11lOi <= 1;
			n1iiOO <= 1;
			n1il0i <= 1;
			n1il0l <= 1;
			n1il1i <= 1;
			n1il1l <= 1;
			n1il1O <= 1;
			n1ilii <= 1;
		end
		else if  (wire_n1il0O_CLRN == 1'b0) 
		begin
			n101il <= 0;
			n101iO <= 0;
			n101li <= 0;
			n101ll <= 0;
			n101lO <= 0;
			n101Oi <= 0;
			n101Ol <= 0;
			n101OO <= 0;
			n10O0i <= 0;
			n10O0l <= 0;
			n10O0O <= 0;
			n10Oii <= 0;
			n10Oil <= 0;
			n10OiO <= 0;
			n10Oli <= 0;
			n10Oll <= 0;
			n11lOi <= 0;
			n1iiOO <= 0;
			n1il0i <= 0;
			n1il0l <= 0;
			n1il1i <= 0;
			n1il1l <= 0;
			n1il1O <= 0;
			n1ilii <= 0;
		end
		else if  (nilli0O == 1'b1) 
		if (clk != n1il0O_clk_prev && clk == 1'b1) 
		begin
			n101il <= ((((~ nilliOi) & (nill1ll & (~ n1O11i))) | (n1O11i & n11l0l)) | (nilliOi & n10O0i));
			n101iO <= ((((~ nilliOi) & (nill1lO & (~ n1O11i))) | (n1O11i & n11l0O)) | (nilliOi & n10O0l));
			n101li <= ((((~ nilliOi) & (nill1Oi & (~ n1O11i))) | (n1O11i & n11lii)) | (nilliOi & n10O0O));
			n101ll <= ((((~ nilliOi) & (nill1Ol & (~ n1O11i))) | (n1O11i & n11lil)) | (nilliOi & n10Oii));
			n101lO <= ((((~ nilliOi) & (nill1OO & (~ n1O11i))) | (n1O11i & n11liO)) | (nilliOi & n10Oil));
			n101Oi <= ((((~ nilliOi) & (nill01i & (~ n1O11i))) | (n1O11i & n11lli)) | (nilliOi & n10OiO));
			n101Ol <= ((((~ nilliOi) & (nill01l & (~ n1O11i))) | (n1O11i & n11llO)) | (nilliOi & n10Oli));
			n101OO <= ((((~ nilliOi) & (nill01O & (~ n1O11i))) | (n1O11i & n11lOi)) | (nilliOi & n10Oll));
			n10O0i <= ((((~ nilliOi) & (nill00i & (~ n1O11i))) | (n1O11i & n101il)) | (nilliOi & n1iiOO));
			n10O0l <= ((((~ nilliOi) & (nill00l & (~ n1O11i))) | (n1O11i & n101iO)) | (nilliOi & n1il1i));
			n10O0O <= ((((~ nilliOi) & (nill00O & (~ n1O11i))) | (n1O11i & n101li)) | (nilliOi & n1il1l));
			n10Oii <= ((((~ nilliOi) & (nill0ii & (~ n1O11i))) | (n1O11i & n101ll)) | (nilliOi & n1il1O));
			n10Oil <= ((((~ nilliOi) & (nill0il & (~ n1O11i))) | (n1O11i & n101lO)) | (nilliOi & n1il0i));
			n10OiO <= ((((~ nilliOi) & (nill0iO & (~ n1O11i))) | (n1O11i & n101Oi)) | (nilliOi & n1il0l));
			n10Oli <= ((((~ nilliOi) & (nill0li & (~ n1O11i))) | (n1O11i & n101Ol)) | (nilliOi & n1ilii));
			n10Oll <= ((((~ nilliOi) & (nill0ll & (~ n1O11i))) | (n1O11i & n101OO)) | (nilliOi & nlOO01i));
			n11lOi <= ((((~ nilliOi) & (nill1li & (~ n1O11i))) | (n1O11i & n110li)) | (nilliOi & n101OO));
			n1iiOO <= ((((~ nilliOi) & (nill0lO & (~ n1O11i))) | (n1O11i & n10O0i)) | (nilliOi & nlOO00O));
			n1il0i <= ((((~ nilliOi) & (nilli1i & (~ n1O11i))) | (n1O11i & n10Oil)) | (nilliOi & nlOO0li));
			n1il0l <= ((((~ nilliOi) & (nilli1l & (~ n1O11i))) | (n1O11i & n10OiO)) | (nilliOi & nlOO0ll));
			n1il1i <= ((((~ nilliOi) & (nill0Oi & (~ n1O11i))) | (n1O11i & n10O0l)) | (nilliOi & nlOO0ii));
			n1il1l <= ((((~ nilliOi) & (nill0Ol & (~ n1O11i))) | (n1O11i & n10O0O)) | (nilliOi & nlOO0il));
			n1il1O <= ((((~ nilliOi) & (nill0OO & (~ n1O11i))) | (n1O11i & n10Oii)) | (nilliOi & nlOO0iO));
			n1ilii <= ((((~ nilliOi) & (nilli0l & (~ n1O11i))) | (n1O11i & n10Oli)) | (nilliOi & nlOO0lO));
		end
		n1il0O_clk_prev <= clk;
	end
	assign
		wire_n1il0O_CLRN = ((nilli0i72 ^ nilli0i71) & (~ reset)),
		wire_n1il0O_PRN = (nilli1O74 ^ nilli1O73);
	event n101il_event;
	event n101iO_event;
	event n101li_event;
	event n101ll_event;
	event n101lO_event;
	event n101Oi_event;
	event n101Ol_event;
	event n101OO_event;
	event n10O0i_event;
	event n10O0l_event;
	event n10O0O_event;
	event n10Oii_event;
	event n10Oil_event;
	event n10OiO_event;
	event n10Oli_event;
	event n10Oll_event;
	event n11lOi_event;
	event n1iiOO_event;
	event n1il0i_event;
	event n1il0l_event;
	event n1il1i_event;
	event n1il1l_event;
	event n1il1O_event;
	event n1ilii_event;
	initial
		#1 ->n101il_event;
	initial
		#1 ->n101iO_event;
	initial
		#1 ->n101li_event;
	initial
		#1 ->n101ll_event;
	initial
		#1 ->n101lO_event;
	initial
		#1 ->n101Oi_event;
	initial
		#1 ->n101Ol_event;
	initial
		#1 ->n101OO_event;
	initial
		#1 ->n10O0i_event;
	initial
		#1 ->n10O0l_event;
	initial
		#1 ->n10O0O_event;
	initial
		#1 ->n10Oii_event;
	initial
		#1 ->n10Oil_event;
	initial
		#1 ->n10OiO_event;
	initial
		#1 ->n10Oli_event;
	initial
		#1 ->n10Oll_event;
	initial
		#1 ->n11lOi_event;
	initial
		#1 ->n1iiOO_event;
	initial
		#1 ->n1il0i_event;
	initial
		#1 ->n1il0l_event;
	initial
		#1 ->n1il1i_event;
	initial
		#1 ->n1il1l_event;
	initial
		#1 ->n1il1O_event;
	initial
		#1 ->n1ilii_event;
	always @(n101il_event)
		n101il <= 1;
	always @(n101iO_event)
		n101iO <= 1;
	always @(n101li_event)
		n101li <= 1;
	always @(n101ll_event)
		n101ll <= 1;
	always @(n101lO_event)
		n101lO <= 1;
	always @(n101Oi_event)
		n101Oi <= 1;
	always @(n101Ol_event)
		n101Ol <= 1;
	always @(n101OO_event)
		n101OO <= 1;
	always @(n10O0i_event)
		n10O0i <= 1;
	always @(n10O0l_event)
		n10O0l <= 1;
	always @(n10O0O_event)
		n10O0O <= 1;
	always @(n10Oii_event)
		n10Oii <= 1;
	always @(n10Oil_event)
		n10Oil <= 1;
	always @(n10OiO_event)
		n10OiO <= 1;
	always @(n10Oli_event)
		n10Oli <= 1;
	always @(n10Oll_event)
		n10Oll <= 1;
	always @(n11lOi_event)
		n11lOi <= 1;
	always @(n1iiOO_event)
		n1iiOO <= 1;
	always @(n1il0i_event)
		n1il0i <= 1;
	always @(n1il0l_event)
		n1il0l <= 1;
	always @(n1il1i_event)
		n1il1i <= 1;
	always @(n1il1l_event)
		n1il1l <= 1;
	always @(n1il1O_event)
		n1il1O <= 1;
	always @(n1ilii_event)
		n1ilii <= 1;
	initial
	begin
		n1lllO = 0;
		nl0O00l = 0;
		nl0O00O = 0;
		nl0O0ii = 0;
		nllO11l = 0;
		nlOiiOO = 0;
		nlOil1l = 0;
	end
	always @ ( posedge clk or  negedge wire_n1llll_CLRN)
	begin
		if (wire_n1llll_CLRN == 1'b0) 
		begin
			n1lllO <= 0;
			nl0O00l <= 0;
			nl0O00O <= 0;
			nl0O0ii <= 0;
			nllO11l <= 0;
			nlOiiOO <= 0;
			nlOil1l <= 0;
		end
		else if  (nilliil == 1'b1) 
		begin
			n1lllO <= wire_nl0O0iO_dataout;
			nl0O00l <= wire_nl0O0li_dataout;
			nl0O00O <= wire_nl0O0ll_dataout;
			nl0O0ii <= wire_nl0O0lO_dataout;
			nllO11l <= wire_nlOil1i_dataout;
			nlOiiOO <= wire_nlOil1O_dataout;
			nlOil1l <= wire_nlOil0O_dataout;
		end
	end
	assign
		wire_n1llll_CLRN = ((nilliiO70 ^ nilliiO69) & (~ reset));
	initial
	begin
		ni0l = 0;
		nlliO = 0;
		nllli = 0;
		nllll = 0;
		nlllO = 0;
		nllOi = 0;
		nllOl = 0;
		nllOO = 0;
		nlOll = 0;
		nlOOl = 0;
	end
	always @ (clk or wire_ni0i_PRN or wire_ni0i_CLRN)
	begin
		if (wire_ni0i_PRN == 1'b0) 
		begin
			ni0l <= 1;
			nlliO <= 1;
			nllli <= 1;
			nllll <= 1;
			nlllO <= 1;
			nllOi <= 1;
			nllOl <= 1;
			nllOO <= 1;
			nlOll <= 1;
			nlOOl <= 1;
		end
		else if  (wire_ni0i_CLRN == 1'b0) 
		begin
			ni0l <= 0;
			nlliO <= 0;
			nllli <= 0;
			nllll <= 0;
			nlllO <= 0;
			nllOi <= 0;
			nllOl <= 0;
			nllOO <= 0;
			nlOll <= 0;
			nlOOl <= 0;
		end
		else if  (sink_val == 1'b1) 
		if (clk != ni0i_clk_prev && clk == 1'b1) 
		begin
			ni0l <= rsin[0];
			nlliO <= rsin[1];
			nllli <= rsin[2];
			nllll <= rsin[3];
			nlllO <= rsin[4];
			nllOi <= rsin[5];
			nllOl <= rsin[6];
			nllOO <= rsin[7];
			nlOll <= sink_eop;
			nlOOl <= sink_sop;
		end
		ni0i_clk_prev <= clk;
	end
	assign
		wire_ni0i_CLRN = ((niO1Oli4 ^ niO1Oli3) & (~ reset)),
		wire_ni0i_PRN = (niO1OiO6 ^ niO1OiO5);
	event ni0l_event;
	event nlliO_event;
	event nllli_event;
	event nllll_event;
	event nlllO_event;
	event nllOi_event;
	event nllOl_event;
	event nllOO_event;
	event nlOll_event;
	event nlOOl_event;
	initial
		#1 ->ni0l_event;
	initial
		#1 ->nlliO_event;
	initial
		#1 ->nllli_event;
	initial
		#1 ->nllll_event;
	initial
		#1 ->nlllO_event;
	initial
		#1 ->nllOi_event;
	initial
		#1 ->nllOl_event;
	initial
		#1 ->nllOO_event;
	initial
		#1 ->nlOll_event;
	initial
		#1 ->nlOOl_event;
	always @(ni0l_event)
		ni0l <= 1;
	always @(nlliO_event)
		nlliO <= 1;
	always @(nllli_event)
		nllli <= 1;
	always @(nllll_event)
		nllll <= 1;
	always @(nlllO_event)
		nlllO <= 1;
	always @(nllOi_event)
		nllOi <= 1;
	always @(nllOl_event)
		nllOl <= 1;
	always @(nllOO_event)
		nllOO <= 1;
	always @(nlOll_event)
		nlOll <= 1;
	always @(nlOOl_event)
		nlOOl <= 1;
	initial
	begin
		nii00O = 0;
		nii0ii = 0;
		nii0il = 0;
		nii0iO = 0;
		nii0li = 0;
		nii0ll = 0;
		nii0lO = 0;
		nii0Oi = 0;
		nii11O = 0;
		nii1ii = 0;
		nii1il = 0;
		niilll = 0;
		niillO = 0;
		niilOi = 0;
		niilOl = 0;
		niilOO = 0;
		niiO0i = 0;
		niiO1i = 0;
		niiO1l = 0;
	end
	always @ (clk or wire_niiO1O_PRN or reset)
	begin
		if (wire_niiO1O_PRN == 1'b0) 
		begin
			nii00O <= 1;
			nii0ii <= 1;
			nii0il <= 1;
			nii0iO <= 1;
			nii0li <= 1;
			nii0ll <= 1;
			nii0lO <= 1;
			nii0Oi <= 1;
			nii11O <= 1;
			nii1ii <= 1;
			nii1il <= 1;
			niilll <= 1;
			niillO <= 1;
			niilOi <= 1;
			niilOl <= 1;
			niilOO <= 1;
			niiO0i <= 1;
			niiO1i <= 1;
			niiO1l <= 1;
		end
		else if  (reset == 1'b1) 
		begin
			nii00O <= 0;
			nii0ii <= 0;
			nii0il <= 0;
			nii0iO <= 0;
			nii0li <= 0;
			nii0ll <= 0;
			nii0lO <= 0;
			nii0Oi <= 0;
			nii11O <= 0;
			nii1ii <= 0;
			nii1il <= 0;
			niilll <= 0;
			niillO <= 0;
			niilOi <= 0;
			niilOl <= 0;
			niilOO <= 0;
			niiO0i <= 0;
			niiO1i <= 0;
			niiO1l <= 0;
		end
		else if  (source_ena == 1'b1) 
		if (clk != niiO1O_clk_prev && clk == 1'b1) 
		begin
			nii00O <= wire_niiill_dataout;
			nii0ii <= wire_niiilO_dataout;
			nii0il <= wire_niiiOi_dataout;
			nii0iO <= wire_niiiOl_dataout;
			nii0li <= wire_niiiOO_dataout;
			nii0ll <= wire_niil1i_dataout;
			nii0lO <= wire_niil1l_dataout;
			nii0Oi <= wire_niil1O_dataout;
			nii11O <= wire_niiiiO_dataout;
			nii1ii <= wire_niiili_dataout;
			nii1il <= wire_niii1l_dataout;
			niilll <= wire_niiO0O_dataout;
			niillO <= wire_niiOii_dataout;
			niilOi <= wire_niiOil_dataout;
			niilOl <= wire_niiOiO_dataout;
			niilOO <= wire_niiOli_dataout;
			niiO0i <= wire_niiOOi_dataout;
			niiO1i <= wire_niiOll_dataout;
			niiO1l <= wire_niiOlO_dataout;
		end
		niiO1O_clk_prev <= clk;
	end
	assign
		wire_niiO1O_PRN = (nilO11i66 ^ nilO11i65);
	initial
	begin
		niO00i = 0;
		niO00O = 0;
		niO01l = 0;
		niO01O = 0;
		niO11i = 0;
	end
	always @ ( posedge clk or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			niO00i <= 0;
			niO00O <= 0;
			niO01l <= 0;
			niO01O <= 0;
			niO11i <= 0;
		end
		else if  (nilO00i == 1'b1) 
		begin
			niO00i <= niOl1i;
			niO00O <= niOi0i;
			niO01l <= niOiOl;
			niO01O <= niOiOO;
			niO11i <= niOiOi;
		end
	end
	event niO00i_event;
	event niO00O_event;
	event niO01l_event;
	event niO01O_event;
	event niO11i_event;
	initial
		#1 ->niO00i_event;
	initial
		#1 ->niO00O_event;
	initial
		#1 ->niO01l_event;
	initial
		#1 ->niO01O_event;
	initial
		#1 ->niO11i_event;
	always @(niO00i_event)
		niO00i <= 1;
	always @(niO00O_event)
		niO00O <= 1;
	always @(niO01l_event)
		niO01l <= 1;
	always @(niO01O_event)
		niO01O <= 1;
	always @(niO11i_event)
		niO11i <= 1;
	initial
	begin
		niO0il = 0;
	end
	always @ ( posedge clk or  negedge wire_niO0ii_CLRN)
	begin
		if (wire_niO0ii_CLRN == 1'b0) 
		begin
			niO0il <= 0;
		end
		else if  (wire_niO0ii_ENA == 1'b1) 
		begin
			niO0il <= niOi0i;
		end
	end
	assign
		wire_niO0ii_ENA = ((ni0OOO | ni0OOl) & (~ nilOO0O)),
		wire_niO0ii_CLRN = ((nilO1iO64 ^ nilO1iO63) & (~ reset));
	initial
	begin
		nl0O0il = 0;
		nl0Oi0i = 0;
		nl0Oi1i = 0;
		nl0Oi1l = 0;
	end
	always @ ( posedge clk or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			nl0O0il <= 0;
			nl0Oi0i <= 0;
			nl0Oi1i <= 0;
			nl0Oi1l <= 0;
		end
		else if  (nil0O1l == 1'b1) 
		begin
			nl0O0il <= ((~ wire_n1llil_dataout) & wire_nl0Oill_o[0]);
			nl0Oi0i <= ((~ wire_n1llil_dataout) & wire_nl0Oill_o[3]);
			nl0Oi1i <= ((~ wire_n1llil_dataout) & wire_nl0Oill_o[1]);
			nl0Oi1l <= ((~ wire_n1llil_dataout) & wire_nl0Oill_o[2]);
		end
	end
	event nl0O0il_event;
	event nl0Oi0i_event;
	event nl0Oi1i_event;
	event nl0Oi1l_event;
	initial
		#1 ->nl0O0il_event;
	initial
		#1 ->nl0Oi0i_event;
	initial
		#1 ->nl0Oi1i_event;
	initial
		#1 ->nl0Oi1l_event;
	always @(nl0O0il_event)
		nl0O0il <= 1;
	always @(nl0Oi0i_event)
		nl0Oi0i <= 1;
	always @(nl0Oi1i_event)
		nl0Oi1i <= 1;
	always @(nl0Oi1l_event)
		nl0Oi1l <= 1;
	initial
	begin
		nl0Oi0l = 0;
		nl0Ol0i = 0;
		nl0Ol1i = 0;
		nl0Ol1l = 0;
	end
	always @ ( posedge clk or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			nl0Oi0l <= 0;
			nl0Ol0i <= 0;
			nl0Ol1i <= 0;
			nl0Ol1l <= 0;
		end
		else if  (nil0O1O == 1'b1) 
		begin
			nl0Oi0l <= wire_nl0Ol0O_dataout;
			nl0Ol0i <= wire_nl0OliO_dataout;
			nl0Ol1i <= wire_nl0Olii_dataout;
			nl0Ol1l <= wire_nl0Olil_dataout;
		end
	end
	initial
	begin
		nl0OOll = 0;
		nli11ii = 0;
		nli11il = 0;
		nli11iO = 0;
		nli11li = 0;
		nli11ll = 0;
		nli11lO = 0;
		nli11Ol = 0;
	end
	always @ ( posedge clk or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			nl0OOll <= 0;
			nli11ii <= 0;
			nli11il <= 0;
			nli11iO <= 0;
			nli11li <= 0;
			nli11ll <= 0;
			nli11lO <= 0;
			nli11Ol <= 0;
		end
		else if  (n1O11l == 1'b1) 
		begin
			nl0OOll <= ((nli1Oll ^ (nliiill ^ (nlOO01i ^ nliO1ll))) ^ nli11OO);
			nli11ii <= (nli1l1O ^ (nlii01O ^ (nlilO1O ^ (nlOO00O ^ nll1i1O))));
			nli11il <= (nli1l0i ^ (nlii00i ^ (nlilO0i ^ (nlOO0ii ^ nll1i0i))));
			nli11iO <= (nli1l0l ^ (nlii00l ^ (nlilO0l ^ (nlOO0il ^ nll1i0l))));
			nli11li <= (nli1l0O ^ (nlii00O ^ (nlilO0O ^ (nlOO0iO ^ nll1i0O))));
			nli11ll <= (nli1lii ^ (nlii0ii ^ (nlilOii ^ (nlOO0li ^ nll1iii))));
			nli11lO <= (nli1lil ^ (nlii0il ^ (nlilOil ^ (nlOO0ll ^ nll1iil))));
			nli11Ol <= (nli1liO ^ (nlii0iO ^ (nlilOiO ^ (nlOO0lO ^ nll1iiO))));
		end
	end
	event nl0OOll_event;
	event nli11ii_event;
	event nli11il_event;
	event nli11iO_event;
	event nli11li_event;
	event nli11ll_event;
	event nli11lO_event;
	event nli11Ol_event;
	initial
		#1 ->nl0OOll_event;
	initial
		#1 ->nli11ii_event;
	initial
		#1 ->nli11il_event;
	initial
		#1 ->nli11iO_event;
	initial
		#1 ->nli11li_event;
	initial
		#1 ->nli11ll_event;
	initial
		#1 ->nli11lO_event;
	initial
		#1 ->nli11Ol_event;
	always @(nl0OOll_event)
		nl0OOll <= 1;
	always @(nli11ii_event)
		nli11ii <= 1;
	always @(nli11il_event)
		nli11il <= 1;
	always @(nli11iO_event)
		nli11iO <= 1;
	always @(nli11li_event)
		nli11li <= 1;
	always @(nli11ll_event)
		nli11ll <= 1;
	always @(nli11lO_event)
		nli11lO <= 1;
	always @(nli11Ol_event)
		nli11Ol <= 1;
	initial
	begin
		nliliO = 0;
		nlilll = 0;
	end
	always @ ( posedge clk or  negedge wire_nlilli_CLRN)
	begin
		if (wire_nlilli_CLRN == 1'b0) 
		begin
			nliliO <= 0;
			nlilll <= 0;
		end
		else if  (nilOO1l == 1'b1) 
		begin
			nliliO <= wire_nliO0l_o[0];
			nlilll <= wire_nliO0l_o[1];
		end
	end
	assign
		wire_nlilli_CLRN = ((nilOiOi62 ^ nilOiOi61) & (~ reset));
	initial
	begin
		nlillO = 0;
		nlilOl = 0;
	end
	always @ (clk or wire_nlilOi_PRN or reset)
	begin
		if (wire_nlilOi_PRN == 1'b0) 
		begin
			nlillO <= 1;
			nlilOl <= 1;
		end
		else if  (reset == 1'b1) 
		begin
			nlillO <= 0;
			nlilOl <= 0;
		end
		else if  (nilOOll == 1'b1) 
		if (clk != nlilOi_clk_prev && clk == 1'b1) 
		begin
			nlillO <= wire_nliO0O_o[0];
			nlilOl <= wire_nliO0O_o[1];
		end
		nlilOi_clk_prev <= clk;
	end
	assign
		wire_nlilOi_PRN = (nilOiOl60 ^ nilOiOl59);
	event nlillO_event;
	event nlilOl_event;
	initial
		#1 ->nlillO_event;
	initial
		#1 ->nlilOl_event;
	always @(nlillO_event)
		nlillO <= 1;
	always @(nlilOl_event)
		nlilOl <= 1;
	initial
	begin
		nll1lll = 0;
		nllii0l = 0;
		nllii0O = 0;
		nlliiii = 0;
		nlliiil = 0;
		nlliiiO = 0;
		nlliili = 0;
		nlliill = 0;
		nllil0l = 0;
		nlliOli = 0;
		nlliOll = 0;
		nlliOlO = 0;
		nlliOOi = 0;
		nlliOOl = 0;
		nlliOOO = 0;
		nlll0lO = 0;
		nlll0Oi = 0;
		nlll0Ol = 0;
		nlll0OO = 0;
		nlll11i = 0;
		nlll1li = 0;
		nllli1i = 0;
		nllli1l = 0;
		nllli1O = 0;
		nlllilO = 0;
		nllllOO = 0;
		nlllO0i = 0;
		nlllO0l = 0;
		nlllO1i = 0;
		nlllO1l = 0;
		nlllO1O = 0;
		nlllOii = 0;
	end
	always @ ( posedge clk or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			nll1lll <= 0;
			nllii0l <= 0;
			nllii0O <= 0;
			nlliiii <= 0;
			nlliiil <= 0;
			nlliiiO <= 0;
			nlliili <= 0;
			nlliill <= 0;
			nllil0l <= 0;
			nlliOli <= 0;
			nlliOll <= 0;
			nlliOlO <= 0;
			nlliOOi <= 0;
			nlliOOl <= 0;
			nlliOOO <= 0;
			nlll0lO <= 0;
			nlll0Oi <= 0;
			nlll0Ol <= 0;
			nlll0OO <= 0;
			nlll11i <= 0;
			nlll1li <= 0;
			nllli1i <= 0;
			nllli1l <= 0;
			nllli1O <= 0;
			nlllilO <= 0;
			nllllOO <= 0;
			nlllO0i <= 0;
			nlllO0l <= 0;
			nlllO1i <= 0;
			nlllO1l <= 0;
			nlllO1O <= 0;
			nlllOii <= 0;
		end
		else if  (nillilO == 1'b1) 
		begin
			nll1lll <= nlOilii;
			nllii0l <= nlOilil;
			nllii0O <= nlOiliO;
			nlliiii <= nlOilli;
			nlliiil <= nlOilll;
			nlliiiO <= nlOillO;
			nlliili <= nlOilOi;
			nlliill <= nlOilOO;
			nllil0l <= nlOiO1i;
			nlliOli <= nlOl10O;
			nlliOll <= nlOl1ii;
			nlliOlO <= nlOl1il;
			nlliOOi <= nlOl1iO;
			nlliOOl <= nlOl1li;
			nlliOOO <= nlOl1ll;
			nlll0lO <= nlOli0i;
			nlll0Oi <= nlOli0l;
			nlll0Ol <= nlOli0O;
			nlll0OO <= nlOliii;
			nlll11i <= nlOl1Oi;
			nlll1li <= nlOl1Ol;
			nllli1i <= nlOliil;
			nllli1l <= nlOliiO;
			nllli1O <= nlOlill;
			nlllilO <= nlOlilO;
			nllllOO <= nlOlO1l;
			nlllO0i <= nlOlO0O;
			nlllO0l <= nlOlOii;
			nlllO1i <= nlOlO1O;
			nlllO1l <= nlOlO0i;
			nlllO1O <= nlOlO0l;
			nlllOii <= nlOlOiO;
		end
	end
	event nll1lll_event;
	event nllii0l_event;
	event nllii0O_event;
	event nlliiii_event;
	event nlliiil_event;
	event nlliiiO_event;
	event nlliili_event;
	event nlliill_event;
	event nllil0l_event;
	event nlliOli_event;
	event nlliOll_event;
	event nlliOlO_event;
	event nlliOOi_event;
	event nlliOOl_event;
	event nlliOOO_event;
	event nlll0lO_event;
	event nlll0Oi_event;
	event nlll0Ol_event;
	event nlll0OO_event;
	event nlll11i_event;
	event nlll1li_event;
	event nllli1i_event;
	event nllli1l_event;
	event nllli1O_event;
	event nlllilO_event;
	event nllllOO_event;
	event nlllO0i_event;
	event nlllO0l_event;
	event nlllO1i_event;
	event nlllO1l_event;
	event nlllO1O_event;
	event nlllOii_event;
	initial
		#1 ->nll1lll_event;
	initial
		#1 ->nllii0l_event;
	initial
		#1 ->nllii0O_event;
	initial
		#1 ->nlliiii_event;
	initial
		#1 ->nlliiil_event;
	initial
		#1 ->nlliiiO_event;
	initial
		#1 ->nlliili_event;
	initial
		#1 ->nlliill_event;
	initial
		#1 ->nllil0l_event;
	initial
		#1 ->nlliOli_event;
	initial
		#1 ->nlliOll_event;
	initial
		#1 ->nlliOlO_event;
	initial
		#1 ->nlliOOi_event;
	initial
		#1 ->nlliOOl_event;
	initial
		#1 ->nlliOOO_event;
	initial
		#1 ->nlll0lO_event;
	initial
		#1 ->nlll0Oi_event;
	initial
		#1 ->nlll0Ol_event;
	initial
		#1 ->nlll0OO_event;
	initial
		#1 ->nlll11i_event;
	initial
		#1 ->nlll1li_event;
	initial
		#1 ->nllli1i_event;
	initial
		#1 ->nllli1l_event;
	initial
		#1 ->nllli1O_event;
	initial
		#1 ->nlllilO_event;
	initial
		#1 ->nllllOO_event;
	initial
		#1 ->nlllO0i_event;
	initial
		#1 ->nlllO0l_event;
	initial
		#1 ->nlllO1i_event;
	initial
		#1 ->nlllO1l_event;
	initial
		#1 ->nlllO1O_event;
	initial
		#1 ->nlllOii_event;
	always @(nll1lll_event)
		nll1lll <= 1;
	always @(nllii0l_event)
		nllii0l <= 1;
	always @(nllii0O_event)
		nllii0O <= 1;
	always @(nlliiii_event)
		nlliiii <= 1;
	always @(nlliiil_event)
		nlliiil <= 1;
	always @(nlliiiO_event)
		nlliiiO <= 1;
	always @(nlliili_event)
		nlliili <= 1;
	always @(nlliill_event)
		nlliill <= 1;
	always @(nllil0l_event)
		nllil0l <= 1;
	always @(nlliOli_event)
		nlliOli <= 1;
	always @(nlliOll_event)
		nlliOll <= 1;
	always @(nlliOlO_event)
		nlliOlO <= 1;
	always @(nlliOOi_event)
		nlliOOi <= 1;
	always @(nlliOOl_event)
		nlliOOl <= 1;
	always @(nlliOOO_event)
		nlliOOO <= 1;
	always @(nlll0lO_event)
		nlll0lO <= 1;
	always @(nlll0Oi_event)
		nlll0Oi <= 1;
	always @(nlll0Ol_event)
		nlll0Ol <= 1;
	always @(nlll0OO_event)
		nlll0OO <= 1;
	always @(nlll11i_event)
		nlll11i <= 1;
	always @(nlll1li_event)
		nlll1li <= 1;
	always @(nllli1i_event)
		nllli1i <= 1;
	always @(nllli1l_event)
		nllli1l <= 1;
	always @(nllli1O_event)
		nllli1O <= 1;
	always @(nlllilO_event)
		nlllilO <= 1;
	always @(nllllOO_event)
		nllllOO <= 1;
	always @(nlllO0i_event)
		nlllO0i <= 1;
	always @(nlllO0l_event)
		nlllO0l <= 1;
	always @(nlllO1i_event)
		nlllO1i <= 1;
	always @(nlllO1l_event)
		nlllO1l <= 1;
	always @(nlllO1O_event)
		nlllO1O <= 1;
	always @(nlllOii_event)
		nlllOii <= 1;
	initial
	begin
		nlliilO = 0;
		nlliiOi = 0;
		nlliiOl = 0;
		nlliiOO = 0;
		nllil0i = 0;
		nllil1i = 0;
		nllil1l = 0;
		nllil1O = 0;
		nlll10i = 0;
		nlll10l = 0;
		nlll10O = 0;
		nlll11l = 0;
		nlll11O = 0;
		nlll1ii = 0;
		nlll1il = 0;
		nlll1iO = 0;
		nllli0i = 0;
		nllli0l = 0;
		nllli0O = 0;
		nllliii = 0;
		nllliil = 0;
		nllliiO = 0;
		nlllili = 0;
		nlllill = 0;
		nlllOil = 0;
		nlllOiO = 0;
		nlllOli = 0;
		nlllOll = 0;
		nlllOlO = 0;
		nlllOOi = 0;
		nlllOOl = 0;
		nllO11i = 0;
	end
	always @ ( posedge clk or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			nlliilO <= 0;
			nlliiOi <= 0;
			nlliiOl <= 0;
			nlliiOO <= 0;
			nllil0i <= 0;
			nllil1i <= 0;
			nllil1l <= 0;
			nllil1O <= 0;
			nlll10i <= 0;
			nlll10l <= 0;
			nlll10O <= 0;
			nlll11l <= 0;
			nlll11O <= 0;
			nlll1ii <= 0;
			nlll1il <= 0;
			nlll1iO <= 0;
			nllli0i <= 0;
			nllli0l <= 0;
			nllli0O <= 0;
			nllliii <= 0;
			nllliil <= 0;
			nllliiO <= 0;
			nlllili <= 0;
			nlllill <= 0;
			nlllOil <= 0;
			nlllOiO <= 0;
			nlllOli <= 0;
			nlllOll <= 0;
			nlllOlO <= 0;
			nlllOOi <= 0;
			nlllOOl <= 0;
			nllO11i <= 0;
		end
		else if  (nili10l == 1'b1) 
		begin
			nlliilO <= ((~ wire_n1llil_dataout) & ((((~ n1O11O) & ((~ n1lOiO) & nll1lll)) | (n1O11O & ((~ n1lOiO) & nlll11l))) | ((~ n1O11O) & (n1lOiO & nlllOil))));
			nlliiOi <= ((~ wire_n1llil_dataout) & ((((~ n1O11O) & ((~ n1lOiO) & nllii0l)) | (n1O11O & ((~ n1lOiO) & nlll11O))) | ((~ n1O11O) & (n1lOiO & nlllOiO))));
			nlliiOl <= ((~ wire_n1llil_dataout) & ((((~ n1O11O) & ((~ n1lOiO) & nllii0O)) | (n1O11O & ((~ n1lOiO) & nlll10i))) | ((~ n1O11O) & (n1lOiO & nlllOli))));
			nlliiOO <= ((~ wire_n1llil_dataout) & ((((~ n1O11O) & ((~ n1lOiO) & nlliiii)) | (n1O11O & ((~ n1lOiO) & nlll10l))) | ((~ n1O11O) & (n1lOiO & nlllOll))));
			nllil0i <= ((~ wire_n1llil_dataout) & ((((~ n1O11O) & ((~ n1lOiO) & nlliill)) | (n1O11O & ((~ n1lOiO) & nlll1iO))) | ((~ n1O11O) & (n1lOiO & nllO11i))));
			nllil1i <= ((~ wire_n1llil_dataout) & ((((~ n1O11O) & ((~ n1lOiO) & nlliiil)) | (n1O11O & ((~ n1lOiO) & nlll10O))) | ((~ n1O11O) & (n1lOiO & nlllOlO))));
			nllil1l <= ((~ wire_n1llil_dataout) & ((((~ n1O11O) & ((~ n1lOiO) & nlliiiO)) | (n1O11O & ((~ n1lOiO) & nlll1ii))) | ((~ n1O11O) & (n1lOiO & nlllOOi))));
			nllil1O <= ((~ wire_n1llil_dataout) & ((((~ n1O11O) & ((~ n1lOiO) & nlliili)) | (n1O11O & ((~ n1lOiO) & nlll1il))) | ((~ n1O11O) & (n1lOiO & nlllOOl))));
			nlll10i <= ((~ wire_n1llil_dataout) & ((((~ n1O11O) & ((~ n1lOiO) & nlliOll)) | (n1O11O & ((~ n1lOiO) & nllli0O))) | ((~ n1O11O) & (n1lOiO & nlliiOl))));
			nlll10l <= ((~ wire_n1llil_dataout) & ((((~ n1O11O) & ((~ n1lOiO) & nlliOlO)) | (n1O11O & ((~ n1lOiO) & nllliii))) | ((~ n1O11O) & (n1lOiO & nlliiOO))));
			nlll10O <= ((~ wire_n1llil_dataout) & ((((~ n1O11O) & ((~ n1lOiO) & nlliOOi)) | (n1O11O & ((~ n1lOiO) & nllliil))) | ((~ n1O11O) & (n1lOiO & nllil1i))));
			nlll11l <= ((~ wire_n1llil_dataout) & ((((~ n1O11O) & ((~ n1lOiO) & nllil0l)) | (n1O11O & ((~ n1lOiO) & nllli0i))) | ((~ n1O11O) & (n1lOiO & nlliilO))));
			nlll11O <= ((~ wire_n1llil_dataout) & ((((~ n1O11O) & ((~ n1lOiO) & nlliOli)) | (n1O11O & ((~ n1lOiO) & nllli0l))) | ((~ n1O11O) & (n1lOiO & nlliiOi))));
			nlll1ii <= ((~ wire_n1llil_dataout) & ((((~ n1O11O) & ((~ n1lOiO) & nlliOOl)) | (n1O11O & ((~ n1lOiO) & nllliiO))) | ((~ n1O11O) & (n1lOiO & nllil1l))));
			nlll1il <= ((~ wire_n1llil_dataout) & ((((~ n1O11O) & ((~ n1lOiO) & nlliOOO)) | (n1O11O & ((~ n1lOiO) & nlllili))) | ((~ n1O11O) & (n1lOiO & nllil1O))));
			nlll1iO <= ((~ wire_n1llil_dataout) & ((((~ n1O11O) & ((~ n1lOiO) & nlll11i)) | (n1O11O & ((~ n1lOiO) & nlllill))) | ((~ n1O11O) & (n1lOiO & nllil0i))));
			nllli0i <= ((~ wire_n1llil_dataout) & ((((~ n1O11O) & ((~ n1lOiO) & nlll1li)) | (n1O11O & ((~ n1lOiO) & nlllOil))) | ((~ n1O11O) & (n1lOiO & nlll11l))));
			nllli0l <= ((~ wire_n1llil_dataout) & ((((~ n1O11O) & ((~ n1lOiO) & nlll0lO)) | (n1O11O & ((~ n1lOiO) & nlllOiO))) | ((~ n1O11O) & (n1lOiO & nlll11O))));
			nllli0O <= ((~ wire_n1llil_dataout) & ((((~ n1O11O) & ((~ n1lOiO) & nlll0Oi)) | (n1O11O & ((~ n1lOiO) & nlllOli))) | ((~ n1O11O) & (n1lOiO & nlll10i))));
			nllliii <= ((~ wire_n1llil_dataout) & ((((~ n1O11O) & ((~ n1lOiO) & nlll0Ol)) | (n1O11O & ((~ n1lOiO) & nlllOll))) | ((~ n1O11O) & (n1lOiO & nlll10l))));
			nllliil <= ((~ wire_n1llil_dataout) & ((((~ n1O11O) & ((~ n1lOiO) & nlll0OO)) | (n1O11O & ((~ n1lOiO) & nlllOlO))) | ((~ n1O11O) & (n1lOiO & nlll10O))));
			nllliiO <= ((~ wire_n1llil_dataout) & ((((~ n1O11O) & ((~ n1lOiO) & nllli1i)) | (n1O11O & ((~ n1lOiO) & nlllOOi))) | ((~ n1O11O) & (n1lOiO & nlll1ii))));
			nlllili <= ((~ wire_n1llil_dataout) & ((((~ n1O11O) & ((~ n1lOiO) & nllli1l)) | (n1O11O & ((~ n1lOiO) & nlllOOl))) | ((~ n1O11O) & (n1lOiO & nlll1il))));
			nlllill <= ((~ wire_n1llil_dataout) & ((((~ n1O11O) & ((~ n1lOiO) & nllli1O)) | (n1O11O & ((~ n1lOiO) & nllO11i))) | ((~ n1O11O) & (n1lOiO & nlll1iO))));
			nlllOil <= ((~ wire_n1llil_dataout) & ((((~ n1O11O) & ((~ n1lOiO) & nlllilO)) | (n1O11O & ((~ n1lOiO) & nlOlOll))) | ((~ n1O11O) & (n1lOiO & nllli0i))));
			nlllOiO <= ((~ wire_n1llil_dataout) & (((~ n1O11O) & ((~ n1lOiO) & nllllOO)) | ((~ n1O11O) & (n1lOiO & nllli0l))));
			nlllOli <= ((~ wire_n1llil_dataout) & (((~ n1O11O) & ((~ n1lOiO) & nlllO1i)) | ((~ n1O11O) & (n1lOiO & nllli0O))));
			nlllOll <= ((~ wire_n1llil_dataout) & (((~ n1O11O) & ((~ n1lOiO) & nlllO1l)) | ((~ n1O11O) & (n1lOiO & nllliii))));
			nlllOlO <= ((~ wire_n1llil_dataout) & (((~ n1O11O) & ((~ n1lOiO) & nlllO1O)) | ((~ n1O11O) & (n1lOiO & nllliil))));
			nlllOOi <= ((~ wire_n1llil_dataout) & (((~ n1O11O) & ((~ n1lOiO) & nlllO0i)) | ((~ n1O11O) & (n1lOiO & nllliiO))));
			nlllOOl <= ((~ wire_n1llil_dataout) & (((~ n1O11O) & ((~ n1lOiO) & nlllO0l)) | ((~ n1O11O) & (n1lOiO & nlllili))));
			nllO11i <= ((~ wire_n1llil_dataout) & (((~ n1O11O) & ((~ n1lOiO) & nlllOii)) | ((~ n1O11O) & (n1lOiO & nlllill))));
		end
	end
	initial
	begin
		nlOil0l = 0;
	end
	always @ ( posedge clk or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			nlOil0l <= 1;
		end
		else if  (nilliil == 1'b1) 
		begin
			nlOil0l <= (~ wire_n1llil_dataout);
		end
	end
	event nlOil0l_event;
	initial
		#1 ->nlOil0l_event;
	always @(nlOil0l_event)
		nlOil0l <= 1;
	initial
	begin
		nlOilii = 0;
		nlOilil = 0;
		nlOiliO = 0;
		nlOilli = 0;
		nlOilll = 0;
		nlOillO = 0;
		nlOilOi = 0;
		nlOilOO = 0;
	end
	always @ ( posedge clk or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			nlOilii <= 0;
			nlOilil <= 0;
			nlOiliO <= 0;
			nlOilli <= 0;
			nlOilll <= 0;
			nlOillO <= 0;
			nlOilOi <= 0;
			nlOilOO <= 0;
		end
		else if  (nili1OO == 1'b1) 
		begin
			nlOilii <= ((~ wire_n1llil_dataout) & ((~ n1lOll) & (nlOilii ^ nili10O)));
			nlOilil <= ((~ wire_n1llil_dataout) & ((~ n1lOll) & (nlOilil ^ nili1ii)));
			nlOiliO <= ((~ wire_n1llil_dataout) & ((~ n1lOll) & (nlOiliO ^ nili1il)));
			nlOilli <= ((~ wire_n1llil_dataout) & ((~ n1lOll) & (nlOilli ^ nili1iO)));
			nlOilll <= ((~ wire_n1llil_dataout) & ((~ n1lOll) & (nlOilll ^ nili1li)));
			nlOillO <= ((~ wire_n1llil_dataout) & ((~ n1lOll) & (nlOillO ^ nili1ll)));
			nlOilOi <= ((~ wire_n1llil_dataout) & ((~ n1lOll) & (nlOilOi ^ nili1lO)));
			nlOilOO <= ((~ wire_n1llil_dataout) & ((~ n1lOll) & (nlOilOO ^ nili1Oi)));
		end
	end
	event nlOilii_event;
	event nlOilil_event;
	event nlOiliO_event;
	event nlOilli_event;
	event nlOilll_event;
	event nlOillO_event;
	event nlOilOi_event;
	event nlOilOO_event;
	initial
		#1 ->nlOilii_event;
	initial
		#1 ->nlOilil_event;
	initial
		#1 ->nlOiliO_event;
	initial
		#1 ->nlOilli_event;
	initial
		#1 ->nlOilll_event;
	initial
		#1 ->nlOillO_event;
	initial
		#1 ->nlOilOi_event;
	initial
		#1 ->nlOilOO_event;
	always @(nlOilii_event)
		nlOilii <= 1;
	always @(nlOilil_event)
		nlOilil <= 1;
	always @(nlOiliO_event)
		nlOiliO <= 1;
	always @(nlOilli_event)
		nlOilli <= 1;
	always @(nlOilll_event)
		nlOilll <= 1;
	always @(nlOillO_event)
		nlOillO <= 1;
	always @(nlOilOi_event)
		nlOilOi <= 1;
	always @(nlOilOO_event)
		nlOilOO <= 1;
	initial
	begin
		nlOli = 0;
	end
	always @ ( posedge clk or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			nlOli <= 0;
		end
		else if  (niO1Oii == 1'b1) 
		begin
			nlOli <= bypass;
		end
	end
	initial
	begin
		nlOiO1i = 0;
		nlOl10O = 0;
		nlOl1ii = 0;
		nlOl1il = 0;
		nlOl1iO = 0;
		nlOl1li = 0;
		nlOl1ll = 0;
		nlOl1Oi = 0;
	end
	always @ ( posedge clk or  posedge reset)
	begin
		if (reset == 1'b1) 
		begin
			nlOiO1i <= 0;
			nlOl10O <= 0;
			nlOl1ii <= 0;
			nlOl1il <= 0;
			nlOl1iO <= 0;
			nlOl1li <= 0;
			nlOl1ll <= 0;
			nlOl1Oi <= 0;
		end
		else if  (nili0iO == 1'b1) 
		begin
			nlOiO1i <= ((~ wire_n1llil_dataout) & ((~ n1lOll) & (nlOiO1i ^ nili1Ol)));
			nlOl10O <= ((~ wire_n1llil_dataout) & ((~ n1lOll) & (nlOl10O ^ nili01i)));
			nlOl1ii <= ((~ wire_n1llil_dataout) & ((~ n1lOll) & (nlOl1ii ^ nili01l)));
			nlOl1il <= ((~ wire_n1llil_dataout) & ((~ n1lOll) & (nlOl1il ^ nili01O)));
			nlOl1iO <= ((~ wire_n1llil_dataout) & ((~ n1lOll) & (nlOl1iO ^ nili00i)));
			nlOl1li <= ((~ wire_n1llil_dataout) & ((~ n1lOll) & (nlOl1li ^ nili00l)));
			nlOl1ll <= ((~ wire_n1llil_dataout) & ((~ n1lOll) & (nlOl1ll ^ nili00O)));
			nlOl1Oi <= ((~ wire_n1llil_dataout) & ((~ n1lOll) & (nlOl1Oi ^ nili0ii)));
		end
	end
	initial
	begin
		nlOl1Ol = 0;
		nlOli0i = 0;
		nlOli0l = 0;
		nlOli0O = 0;
		nlOliii = 0;
		nlOliil = 0;
		nlOliiO = 0;
		nlOlill = 0;
	end
	always @ ( posedge clk or  negedge wire_nlOlili_CLRN)
	begin
		if (wire_nlOlili_CLRN == 1'b0) 
		begin
			nlOl1Ol <= 0;
			nlOli0i <= 0;
			nlOli0l <= 0;
			nlOli0O <= 0;
			nlOliii <= 0;
			nlOliil <= 0;
			nlOliiO <= 0;
			nlOlill <= 0;
		end
		else if  (nilii0i == 1'b1) 
		begin
			nlOl1Ol <= ((~ wire_n1llil_dataout) & ((~ n1lOll) & (nlOl1Ol ^ nili0il)));
			nlOli0i <= ((~ wire_n1llil_dataout) & ((~ n1lOll) & (nlOli0i ^ nili0li)));
			nlOli0l <= ((~ wire_n1llil_dataout) & ((~ n1lOll) & (nlOli0l ^ nili0ll)));
			nlOli0O <= ((~ wire_n1llil_dataout) & ((~ n1lOll) & (nlOli0O ^ nili0lO)));
			nlOliii <= ((~ wire_n1llil_dataout) & ((~ n1lOll) & (nlOliii ^ nili0Oi)));
			nlOliil <= ((~ wire_n1llil_dataout) & ((~ n1lOll) & (nlOliil ^ nili0Ol)));
			nlOliiO <= ((~ wire_n1llil_dataout) & ((~ n1lOll) & (nlOliiO ^ nili0OO)));
			nlOlill <= ((~ wire_n1llil_dataout) & ((~ n1lOll) & (nlOlill ^ nilii1l)));
		end
	end
	assign
		wire_nlOlili_CLRN = ((nilii1i80 ^ nilii1i79) & (~ reset));
	initial
	begin
		n000i = 0;
		n000l = 0;
		n000O = 0;
		n00ii = 0;
		n00il = 0;
		n00iO = 0;
		n00ll = 0;
		n00lO = 0;
		n0i00i = 0;
		n0i00l = 0;
		n0i00O = 0;
		n0i01l = 0;
		n0i01O = 0;
		n0i0i = 0;
		n0i0ii = 0;
		n0i0il = 0;
		n0i0iO = 0;
		n0i0l = 0;
		n0i0li = 0;
		n0i0ll = 0;
		n0i0lO = 0;
		n0i0O = 0;
		n0i0Oi = 0;
		n0i0Ol = 0;
		n0i0OO = 0;
		n0i10i = 0;
		n0i10l = 0;
		n0i10O = 0;
		n0i11i = 0;
		n0i11l = 0;
		n0i11O = 0;
		n0i1ii = 0;
		n0i1il = 0;
		n0ii0i = 0;
		n0ii0l = 0;
		n0ii0O = 0;
		n0ii1i = 0;
		n0ii1l = 0;
		n0ii1O = 0;
		n0iiii = 0;
		n0iiil = 0;
		n0iiiO = 0;
		n0iil = 0;
		n0iili = 0;
		n0iO0l = 0;
		n0iO0O = 0;
		n0iOii = 0;
		n0iOil = 0;
		n0iOiO = 0;
		n0iOl = 0;
		n0iOli = 0;
		n0iOll = 0;
		n0iOlO = 0;
		n0iOO = 0;
		n0l0i = 0;
		n0l0ii = 0;
		n0l0il = 0;
		n0l0iO = 0;
		n0l0l = 0;
		n0l0li = 0;
		n0l0ll = 0;
		n0l0lO = 0;
		n0l0Oi = 0;
		n0l0Ol = 0;
		n0l1i = 0;
		n0l1l = 0;
		n0lil = 0;
		n0lliO = 0;
		n0llli = 0;
		n0llll = 0;
		n0lllO = 0;
		n0llOi = 0;
		n0llOl = 0;
		n0llOO = 0;
		n0O00i = 0;
		n0O00l = 0;
		n0O00O = 0;
		n0O0ii = 0;
		n0OliO = 0;
		n0Olli = 0;
		n0Olll = 0;
		n0OllO = 0;
		n0OlOi = 0;
		n0OlOl = 0;
		n0OlOO = 0;
		n0OO1i = 0;
		n1ilil = 0;
		n1lOil = 0;
		n1lOiO = 0;
		n1lOli = 0;
		n1lOll = 0;
		n1lOlO = 0;
		n1lOOi = 0;
		n1lOOl = 0;
		n1lOOO = 0;
		n1O10i = 0;
		n1O10l = 0;
		n1O11i = 0;
		n1O11l = 0;
		n1O11O = 0;
		n1Oii = 0;
		n1Oil = 0;
		n1OiO = 0;
		n1Oli = 0;
		n1Oll = 0;
		n1OlO = 0;
		n1OOi = 0;
		n1OOl = 0;
		n1OOO = 0;
		ni010i = 0;
		ni010l = 0;
		ni010O = 0;
		ni011i = 0;
		ni011l = 0;
		ni011O = 0;
		ni0i1i = 0;
		ni0OOi = 0;
		ni0OOl = 0;
		ni101i = 0;
		ni101l = 0;
		ni101O = 0;
		ni11ll = 0;
		ni11lO = 0;
		ni11Oi = 0;
		ni11Ol = 0;
		ni11OO = 0;
		ni1iOi = 0;
		ni1iOl = 0;
		ni1iOO = 0;
		ni1l0i = 0;
		ni1l0l = 0;
		ni1l1i = 0;
		ni1l1l = 0;
		ni1l1O = 0;
		ni1OOO = 0;
		nii00i = 0;
		nii00l = 0;
		nii01i = 0;
		nii01l = 0;
		nii01O = 0;
		nii0OO = 0;
		nii1iO = 0;
		nii1li = 0;
		nii1ll = 0;
		nii1lO = 0;
		nii1Oi = 0;
		nii1Ol = 0;
		nii1OO = 0;
		niil0i = 0;
		niil0l = 0;
		niil0O = 0;
		niilii = 0;
		niilil = 0;
		niiliO = 0;
		niilli = 0;
		niiO0l = 0;
		nilO0l = 0;
		nilO0O = 0;
		nilOil = 0;
		nilOOi = 0;
		nilOOl = 0;
		nilOOO = 0;
		niO0iO = 0;
		niO0Ol = 0;
		niO0OO = 0;
		niOi0i = 0;
		niOi0l = 0;
		niOi0O = 0;
		niOi1l = 0;
		niOi1O = 0;
		niOii = 0;
		niOiii = 0;
		niOiil = 0;
		niOiiO = 0;
		niOili = 0;
		niOill = 0;
		niOilO = 0;
		niOiOi = 0;
		niOiOl = 0;
		niOiOO = 0;
		niOl0l = 0;
		niOl0O = 0;
		niOl1i = 0;
		niOl1l = 0;
		niOl1O = 0;
		niOlii = 0;
		niOlil = 0;
		niOliO = 0;
		niOlli = 0;
		niOlll = 0;
		niOllO = 0;
		nl000i = 0;
		nl000l = 0;
		nl001l = 0;
		nl001O = 0;
		nl0l0i = 0;
		nl0l0O = 0;
		nl0lii = 0;
		nl0lil = 0;
		nl0liO = 0;
		nl0lli = 0;
		nl0lll = 0;
		nl0llO = 0;
		nl0lOi = 0;
		nl0lOl = 0;
		nl0lOO = 0;
		nl0O01i = 0;
		nl0O0i = 0;
		nl0O0l = 0;
		nl0O0O = 0;
		nl0O1i = 0;
		nl0O1iO = 0;
		nl0O1l = 0;
		nl0O1li = 0;
		nl0O1ll = 0;
		nl0O1lO = 0;
		nl0O1O = 0;
		nl0O1Oi = 0;
		nl0O1Ol = 0;
		nl0O1OO = 0;
		nl0Ol0l = 0;
		nl0OO0i = 0;
		nl0OO0l = 0;
		nl0OO0O = 0;
		nl0OOii = 0;
		nl0OOil = 0;
		nl0OOiO = 0;
		nl0OOli = 0;
		nli11OO = 0;
		nli1l0i = 0;
		nli1l0l = 0;
		nli1l0O = 0;
		nli1l1O = 0;
		nli1lii = 0;
		nli1lil = 0;
		nli1liO = 0;
		nli1lli = 0;
		nli1lll = 0;
		nli1llO = 0;
		nli1lOi = 0;
		nli1lOl = 0;
		nli1lOO = 0;
		nli1O0i = 0;
		nli1O0l = 0;
		nli1O0O = 0;
		nli1O1i = 0;
		nli1O1l = 0;
		nli1O1O = 0;
		nli1Oii = 0;
		nli1Oil = 0;
		nli1OiO = 0;
		nli1Oli = 0;
		nli1Oll = 0;
		nlii00i = 0;
		nlii00l = 0;
		nlii00O = 0;
		nlii01O = 0;
		nlii0ii = 0;
		nlii0il = 0;
		nlii0iO = 0;
		nlii0li = 0;
		nlii0ll = 0;
		nlii0lO = 0;
		nlii0Oi = 0;
		nlii0Ol = 0;
		nlii0OO = 0;
		nliii0i = 0;
		nliii0l = 0;
		nliii0O = 0;
		nliii1i = 0;
		nliii1l = 0;
		nliii1O = 0;
		nliiiii = 0;
		nliiiil = 0;
		nliiiiO = 0;
		nliiili = 0;
		nliiill = 0;
		nlil0i = 0;
		nlil0l = 0;
		nlil1O = 0;
		nlilO0i = 0;
		nlilO0l = 0;
		nlilO0O = 0;
		nlilO1O = 0;
		nlilOii = 0;
		nlilOil = 0;
		nlilOiO = 0;
		nlilOli = 0;
		nlilOll = 0;
		nlilOlO = 0;
		nlilOO = 0;
		nlilOOi = 0;
		nlilOOl = 0;
		nlilOOO = 0;
		nliO10i = 0;
		nliO10l = 0;
		nliO10O = 0;
		nliO11i = 0;
		nliO11l = 0;
		nliO11O = 0;
		nliO1ii = 0;
		nliO1il = 0;
		nliO1iO = 0;
		nliO1li = 0;
		nliO1ll = 0;
		nliOil = 0;
		nliOiO = 0;
		nliOli = 0;
		nliOll = 0;
		nliOlO = 0;
		nliOOi = 0;
		nliOOl = 0;
		nliOOO = 0;
		nll10i = 0;
		nll10l = 0;
		nll10O = 0;
		nll11i = 0;
		nll11l = 0;
		nll11O = 0;
		nll1i0i = 0;
		nll1i0l = 0;
		nll1i0O = 0;
		nll1i1O = 0;
		nll1ii = 0;
		nll1iii = 0;
		nll1iil = 0;
		nll1iiO = 0;
		nll1ili = 0;
		nll1ill = 0;
		nll1ilO = 0;
		nll1iOi = 0;
		nll1iOl = 0;
		nll1iOO = 0;
		nll1l0i = 0;
		nll1l0l = 0;
		nll1l0O = 0;
		nll1l1i = 0;
		nll1l1l = 0;
		nll1l1O = 0;
		nll1lii = 0;
		nll1lil = 0;
		nll1liO = 0;
		nll1lli = 0;
		nlliOO = 0;
		nlll0l = 0;
		nlll0O = 0;
		nlll1i = 0;
		nlll1l = 0;
		nlll1O = 0;
		nlllii = 0;
		nlllil = 0;
		nlllli = 0;
		nlllll = 0;
		nllllO = 0;
		nlllOi = 0;
		nlllOl = 0;
		nlllOO = 0;
		nllO0i = 0;
		nllO0l = 0;
		nllO0O = 0;
		nllO1i = 0;
		nllO1l = 0;
		nllO1O = 0;
		nllOii = 0;
		nllOil = 0;
		nllOiO = 0;
		nllOli = 0;
		nllOll = 0;
		nllOlO = 0;
		nllOOi = 0;
		nllOOl = 0;
		nllOOO = 0;
		nlO01i = 0;
		nlO10i = 0;
		nlO10l = 0;
		nlO10O = 0;
		nlO11i = 0;
		nlO11l = 0;
		nlO11O = 0;
		nlO1ii = 0;
		nlO1il = 0;
		nlO1iO = 0;
		nlO1li = 0;
		nlO1ll = 0;
		nlO1lO = 0;
		nlO1Oi = 0;
		nlO1Ol = 0;
		nlO1OO = 0;
		nlOOi = 0;
	end
	always @ ( posedge clk or  negedge wire_nlOlO_CLRN)
	begin
		if (wire_nlOlO_CLRN == 1'b0) 
		begin
			n000i <= 0;
			n000l <= 0;
			n000O <= 0;
			n00ii <= 0;
			n00il <= 0;
			n00iO <= 0;
			n00ll <= 0;
			n00lO <= 0;
			n0i00i <= 0;
			n0i00l <= 0;
			n0i00O <= 0;
			n0i01l <= 0;
			n0i01O <= 0;
			n0i0i <= 0;
			n0i0ii <= 0;
			n0i0il <= 0;
			n0i0iO <= 0;
			n0i0l <= 0;
			n0i0li <= 0;
			n0i0ll <= 0;
			n0i0lO <= 0;
			n0i0O <= 0;
			n0i0Oi <= 0;
			n0i0Ol <= 0;
			n0i0OO <= 0;
			n0i10i <= 0;
			n0i10l <= 0;
			n0i10O <= 0;
			n0i11i <= 0;
			n0i11l <= 0;
			n0i11O <= 0;
			n0i1ii <= 0;
			n0i1il <= 0;
			n0ii0i <= 0;
			n0ii0l <= 0;
			n0ii0O <= 0;
			n0ii1i <= 0;
			n0ii1l <= 0;
			n0ii1O <= 0;
			n0iiii <= 0;
			n0iiil <= 0;
			n0iiiO <= 0;
			n0iil <= 0;
			n0iili <= 0;
			n0iO0l <= 0;
			n0iO0O <= 0;
			n0iOii <= 0;
			n0iOil <= 0;
			n0iOiO <= 0;
			n0iOl <= 0;
			n0iOli <= 0;
			n0iOll <= 0;
			n0iOlO <= 0;
			n0iOO <= 0;
			n0l0i <= 0;
			n0l0ii <= 0;
			n0l0il <= 0;
			n0l0iO <= 0;
			n0l0l <= 0;
			n0l0li <= 0;
			n0l0ll <= 0;
			n0l0lO <= 0;
			n0l0Oi <= 0;
			n0l0Ol <= 0;
			n0l1i <= 0;
			n0l1l <= 0;
			n0lil <= 0;
			n0lliO <= 0;
			n0llli <= 0;
			n0llll <= 0;
			n0lllO <= 0;
			n0llOi <= 0;
			n0llOl <= 0;
			n0llOO <= 0;
			n0O00i <= 0;
			n0O00l <= 0;
			n0O00O <= 0;
			n0O0ii <= 0;
			n0OliO <= 0;
			n0Olli <= 0;
			n0Olll <= 0;
			n0OllO <= 0;
			n0OlOi <= 0;
			n0OlOl <= 0;
			n0OlOO <= 0;
			n0OO1i <= 0;
			n1ilil <= 0;
			n1lOil <= 0;
			n1lOiO <= 0;
			n1lOli <= 0;
			n1lOll <= 0;
			n1lOlO <= 0;
			n1lOOi <= 0;
			n1lOOl <= 0;
			n1lOOO <= 0;
			n1O10i <= 0;
			n1O10l <= 0;
			n1O11i <= 0;
			n1O11l <= 0;
			n1O11O <= 0;
			n1Oii <= 0;
			n1Oil <= 0;
			n1OiO <= 0;
			n1Oli <= 0;
			n1Oll <= 0;
			n1OlO <= 0;
			n1OOi <= 0;
			n1OOl <= 0;
			n1OOO <= 0;
			ni010i <= 0;
			ni010l <= 0;
			ni010O <= 0;
			ni011i <= 0;
			ni011l <= 0;
			ni011O <= 0;
			ni0i1i <= 0;
			ni0OOi <= 0;
			ni0OOl <= 0;
			ni101i <= 0;
			ni101l <= 0;
			ni101O <= 0;
			ni11ll <= 0;
			ni11lO <= 0;
			ni11Oi <= 0;
			ni11Ol <= 0;
			ni11OO <= 0;
			ni1iOi <= 0;
			ni1iOl <= 0;
			ni1iOO <= 0;
			ni1l0i <= 0;
			ni1l0l <= 0;
			ni1l1i <= 0;
			ni1l1l <= 0;
			ni1l1O <= 0;
			ni1OOO <= 0;
			nii00i <= 0;
			nii00l <= 0;
			nii01i <= 0;
			nii01l <= 0;
			nii01O <= 0;
			nii0OO <= 0;
			nii1iO <= 0;
			nii1li <= 0;
			nii1ll <= 0;
			nii1lO <= 0;
			nii1Oi <= 0;
			nii1Ol <= 0;
			nii1OO <= 0;
			niil0i <= 0;
			niil0l <= 0;
			niil0O <= 0;
			niilii <= 0;
			niilil <= 0;
			niiliO <= 0;
			niilli <= 0;
			niiO0l <= 0;
			nilO0l <= 0;
			nilO0O <= 0;
			nilOil <= 0;
			nilOOi <= 0;
			nilOOl <= 0;
			nilOOO <= 0;
			niO0iO <= 0;
			niO0Ol <= 0;
			niO0OO <= 0;
			niOi0i <= 0;
			niOi0l <= 0;
			niOi0O <= 0;
			niOi1l <= 0;
			niOi1O <= 0;
			niOii <= 0;
			niOiii <= 0;
			niOiil <= 0;
			niOiiO <= 0;
			niOili <= 0;
			niOill <= 0;
			niOilO <= 0;
			niOiOi <= 0;
			niOiOl <= 0;
			niOiOO <= 0;
			niOl0l <= 0;
			niOl0O <= 0;
			niOl1i <= 0;
			niOl1l <= 0;
			niOl1O <= 0;
			niOlii <= 0;
			niOlil <= 0;
			niOliO <= 0;
			niOlli <= 0;
			niOlll <= 0;
			niOllO <= 0;
			nl000i <= 0;
			nl000l <= 0;
			nl001l <= 0;
			nl001O <= 0;
			nl0l0i <= 0;
			nl0l0O <= 0;
			nl0lii <= 0;
			nl0lil <= 0;
			nl0liO <= 0;
			nl0lli <= 0;
			nl0lll <= 0;
			nl0llO <= 0;
			nl0lOi <= 0;
			nl0lOl <= 0;
			nl0lOO <= 0;
			nl0O01i <= 0;
			nl0O0i <= 0;
			nl0O0l <= 0;
			nl0O0O <= 0;
			nl0O1i <= 0;
			nl0O1iO <= 0;
			nl0O1l <= 0;
			nl0O1li <= 0;
			nl0O1ll <= 0;
			nl0O1lO <= 0;
			nl0O1O <= 0;
			nl0O1Oi <= 0;
			nl0O1Ol <= 0;
			nl0O1OO <= 0;
			nl0Ol0l <= 0;
			nl0OO0i <= 0;
			nl0OO0l <= 0;
			nl0OO0O <= 0;
			nl0OOii <= 0;
			nl0OOil <= 0;
			nl0OOiO <= 0;
			nl0OOli <= 0;
			nli11OO <= 0;
			nli1l0i <= 0;
			nli1l0l <= 0;
			nli1l0O <= 0;
			nli1l1O <= 0;
			nli1lii <= 0;
			nli1lil <= 0;
			nli1liO <= 0;
			nli1lli <= 0;
			nli1lll <= 0;
			nli1llO <= 0;
			nli1lOi <= 0;
			nli1lOl <= 0;
			nli1lOO <= 0;
			nli1O0i <= 0;
			nli1O0l <= 0;
			nli1O0O <= 0;
			nli1O1i <= 0;
			nli1O1l <= 0;
			nli1O1O <= 0;
			nli1Oii <= 0;
			nli1Oil <= 0;
			nli1OiO <= 0;
			nli1Oli <= 0;
			nli1Oll <= 0;
			nlii00i <= 0;
			nlii00l <= 0;
			nlii00O <= 0;
			nlii01O <= 0;
			nlii0ii <= 0;
			nlii0il <= 0;
			nlii0iO <= 0;
			nlii0li <= 0;
			nlii0ll <= 0;
			nlii0lO <= 0;
			nlii0Oi <= 0;
			nlii0Ol <= 0;
			nlii0OO <= 0;
			nliii0i <= 0;
			nliii0l <= 0;
			nliii0O <= 0;
			nliii1i <= 0;
			nliii1l <= 0;
			nliii1O <= 0;
			nliiiii <= 0;
			nliiiil <= 0;
			nliiiiO <= 0;
			nliiili <= 0;
			nliiill <= 0;
			nlil0i <= 0;
			nlil0l <= 0;
			nlil1O <= 0;
			nlilO0i <= 0;
			nlilO0l <= 0;
			nlilO0O <= 0;
			nlilO1O <= 0;
			nlilOii <= 0;
			nlilOil <= 0;
			nlilOiO <= 0;
			nlilOli <= 0;
			nlilOll <= 0;
			nlilOlO <= 0;
			nlilOO <= 0;
			nlilOOi <= 0;
			nlilOOl <= 0;
			nlilOOO <= 0;
			nliO10i <= 0;
			nliO10l <= 0;
			nliO10O <= 0;
			nliO11i <= 0;
			nliO11l <= 0;
			nliO11O <= 0;
			nliO1ii <= 0;
			nliO1il <= 0;
			nliO1iO <= 0;
			nliO1li <= 0;
			nliO1ll <= 0;
			nliOil <= 0;
			nliOiO <= 0;
			nliOli <= 0;
			nliOll <= 0;
			nliOlO <= 0;
			nliOOi <= 0;
			nliOOl <= 0;
			nliOOO <= 0;
			nll10i <= 0;
			nll10l <= 0;
			nll10O <= 0;
			nll11i <= 0;
			nll11l <= 0;
			nll11O <= 0;
			nll1i0i <= 0;
			nll1i0l <= 0;
			nll1i0O <= 0;
			nll1i1O <= 0;
			nll1ii <= 0;
			nll1iii <= 0;
			nll1iil <= 0;
			nll1iiO <= 0;
			nll1ili <= 0;
			nll1ill <= 0;
			nll1ilO <= 0;
			nll1iOi <= 0;
			nll1iOl <= 0;
			nll1iOO <= 0;
			nll1l0i <= 0;
			nll1l0l <= 0;
			nll1l0O <= 0;
			nll1l1i <= 0;
			nll1l1l <= 0;
			nll1l1O <= 0;
			nll1lii <= 0;
			nll1lil <= 0;
			nll1liO <= 0;
			nll1lli <= 0;
			nlliOO <= 0;
			nlll0l <= 0;
			nlll0O <= 0;
			nlll1i <= 0;
			nlll1l <= 0;
			nlll1O <= 0;
			nlllii <= 0;
			nlllil <= 0;
			nlllli <= 0;
			nlllll <= 0;
			nllllO <= 0;
			nlllOi <= 0;
			nlllOl <= 0;
			nlllOO <= 0;
			nllO0i <= 0;
			nllO0l <= 0;
			nllO0O <= 0;
			nllO1i <= 0;
			nllO1l <= 0;
			nllO1O <= 0;
			nllOii <= 0;
			nllOil <= 0;
			nllOiO <= 0;
			nllOli <= 0;
			nllOll <= 0;
			nllOlO <= 0;
			nllOOi <= 0;
			nllOOl <= 0;
			nllOOO <= 0;
			nlO01i <= 0;
			nlO10i <= 0;
			nlO10l <= 0;
			nlO10O <= 0;
			nlO11i <= 0;
			nlO11l <= 0;
			nlO11O <= 0;
			nlO1ii <= 0;
			nlO1il <= 0;
			nlO1iO <= 0;
			nlO1li <= 0;
			nlO1ll <= 0;
			nlO1lO <= 0;
			nlO1Oi <= 0;
			nlO1Ol <= 0;
			nlO1OO <= 0;
			nlOOi <= 0;
		end
		else 
		begin
			n000i <= wire_niOOl_o;
			n000l <= wire_nl11i_o;
			n000O <= wire_nl11O_o;
			n00ii <= wire_nl10l_o;
			n00il <= wire_nl1ii_o;
			n00iO <= wire_nl1iO_o;
			n00ll <= wire_nilOi_dataout;
			n00lO <= wire_nilOl_o;
			n0i00i <= (nillOOi ^ (nilllOi ^ (((((n0ii0l & n0i11i) ^ (n0ii0i & n0i11l)) ^ (n0ii1O & n0i11O)) ^ (n0ii1l & n0i10i)) ^ nillO1O)));
			n0i00l <= (nillOOi ^ (nilllOi ^ (nilllOO ^ ((((((n0ii0O & n0i11i) ^ (n0ii0l & n0i11l)) ^ (n0ii0i & n0i11O)) ^ (n0ii1O & n0i10i)) ^ (n0ii1l & n0i10l)) ^ nillO1l))));
			n0i00O <= (nilllOi ^ (nilllOO ^ (nillO1O ^ (((((((n0iiii & n0i11i) ^ (n0ii0O & n0i11l)) ^ (n0ii0l & n0i11O)) ^ (n0ii0i & n0i10i)) ^ (n0ii1O & n0i10l)) ^ (n0ii1l & n0i10O)) ^ nillO1i))));
			n0i01l <= (((n0ii1O & n0i11i) ^ (n0ii1l & n0i11l)) ^ nilllOi);
			n0i01O <= (nillOOi ^ ((((n0ii0i & n0i11i) ^ (n0ii1O & n0i11l)) ^ (n0ii1l & n0i11O)) ^ nilllOO));
			n0i0i <= wire_nil0l_o;
			n0i0ii <= (nilllOO ^ (nillO1O ^ (nillO1l ^ ((((((((n0iiil & n0i11i) ^ (n0iiii & n0i11l)) ^ (n0ii0O & n0i11O)) ^ (n0ii0l & n0i10i)) ^ (n0ii0i & n0i10l)) ^ (n0ii1O & n0i10O)) ^ (n0ii1l & n0i1ii)) ^ nilllOl))));
			n0i0il <= (nillO1O ^ (nillO1l ^ (((((((((n0iiiO & n0i11i) ^ (n0iiil & n0i11l)) ^ (n0iiii & n0i11O)) ^ (n0ii0O & n0i10i)) ^ (n0ii0l & n0i10l)) ^ (n0ii0i & n0i10O)) ^ (n0ii1O & n0i1ii)) ^ (n0ii1l & n0i1il)) ^ nillO1i)));
			n0i0iO <= (n0lO1i ^ ((n0l0Ol ^ n0iOlO) ^ n0iili));
			n0i0l <= wire_nilii_o;
			n0i0li <= (n0O1ll ^ (n0iO0l ^ (n0lliO ^ n0l0ii)));
			n0i0ll <= (n0O1lO ^ (n0iO0O ^ (n0llli ^ n0l0il)));
			n0i0lO <= (n0O1Oi ^ (n0iOii ^ (n0llll ^ n0l0iO)));
			n0i0O <= wire_niliO_o;
			n0i0Oi <= (n0O1Ol ^ (n0iOil ^ (n0lllO ^ n0l0li)));
			n0i0Ol <= (n0O1OO ^ (n0iOiO ^ (n0llOi ^ n0l0ll)));
			n0i0OO <= (n0O01i ^ (n0iOli ^ (n0llOl ^ n0l0lO)));
			n0i10i <= wire_n011iO_q_a[3];
			n0i10l <= wire_n011iO_q_a[4];
			n0i10O <= wire_n011iO_q_a[5];
			n0i11i <= wire_n011iO_q_a[0];
			n0i11l <= wire_n011iO_q_a[1];
			n0i11O <= wire_n011iO_q_a[2];
			n0i1ii <= wire_n011iO_q_a[6];
			n0i1il <= wire_n011iO_q_a[7];
			n0ii0i <= n0i0ll;
			n0ii0l <= n0i0lO;
			n0ii0O <= n0i0Oi;
			n0ii1i <= (n0O01O ^ (n0iOll ^ (n0llOO ^ n0l0Oi)));
			n0ii1l <= n0i0iO;
			n0ii1O <= n0i0li;
			n0iiii <= n0i0Ol;
			n0iiil <= n0i0OO;
			n0iiiO <= n0ii1i;
			n0iil <= wire_n0Oil_dataout;
			n0iili <= (((n0iOii ^ (n0iO0l ^ n0iili)) & (~ wire_ni1iO_o)) | (nlOilii & wire_ni1iO_o));
			n0iO0l <= (((n0iOil ^ (n0iO0O ^ n0iO0l)) & (~ wire_ni1iO_o)) | (nlOilil & wire_ni1iO_o));
			n0iO0O <= (((n0iOiO ^ (n0iO0O ^ (n0iO0l ^ n0iili))) & (~ wire_ni1iO_o)) | (nlOiliO & wire_ni1iO_o));
			n0iOii <= (((n0iOli ^ (n0iO0O ^ n0iili)) & (~ wire_ni1iO_o)) | (nlOilli & wire_ni1iO_o));
			n0iOil <= ((n0iOll & (~ wire_ni1iO_o)) | (nlOilll & wire_ni1iO_o));
			n0iOiO <= ((n0iili & (~ wire_ni1iO_o)) | (nlOillO & wire_ni1iO_o));
			n0iOl <= wire_ni11l_dataout;
			n0iOli <= ((n0iO0l & (~ wire_ni1iO_o)) | (nlOilOi & wire_ni1iO_o));
			n0iOll <= (((n0iO0O ^ n0iili) & (~ wire_ni1iO_o)) | (nlOilOO & wire_ni1iO_o));
			n0iOlO <= (((n0l0il ^ n0iOlO) & (~ wire_ni1iO_o)) | (nlOiO1i & wire_ni1iO_o));
			n0iOO <= wire_ni11O_o;
			n0l0i <= wire_ni0Ol_o;
			n0l0ii <= (((n0l0iO ^ (n0l0ii ^ n0iOlO)) & (~ wire_ni1iO_o)) | (nlOl10O & wire_ni1iO_o));
			n0l0il <= (((n0l0li ^ (n0l0ii ^ n0iOlO)) & (~ wire_ni1iO_o)) | (nlOl1ii & wire_ni1iO_o));
			n0l0iO <= (((n0l0ll ^ n0l0ii) & (~ wire_ni1iO_o)) | (nlOl1il & wire_ni1iO_o));
			n0l0l <= wire_ni0OO_o;
			n0l0li <= ((n0l0lO & (~ wire_ni1iO_o)) | (nlOl1iO & wire_ni1iO_o));
			n0l0ll <= ((n0l0Oi & (~ wire_ni1iO_o)) | (nlOl1li & wire_ni1iO_o));
			n0l0lO <= ((n0iOlO & (~ wire_ni1iO_o)) | (nlOl1ll & wire_ni1iO_o));
			n0l0Oi <= ((n0l0ii & (~ wire_ni1iO_o)) | (nlOl1Oi & wire_ni1iO_o));
			n0l0Ol <= ((n0lliO & (~ wire_ni1iO_o)) | (nlOl1Ol & wire_ni1iO_o));
			n0l1i <= wire_ni10i_o;
			n0l1l <= wire_ni10O_o;
			n0lil <= sink_eop;
			n0lliO <= (((n0llli ^ n0l0Ol) & (~ wire_ni1iO_o)) | (nlOli0i & wire_ni1iO_o));
			n0llli <= (((n0llll ^ n0l0Ol) & (~ wire_ni1iO_o)) | (nlOli0l & wire_ni1iO_o));
			n0llll <= (((n0lllO ^ n0l0Ol) & (~ wire_ni1iO_o)) | (nlOli0O & wire_ni1iO_o));
			n0lllO <= ((n0llOi & (~ wire_ni1iO_o)) | (nlOliii & wire_ni1iO_o));
			n0llOi <= ((n0llOl & (~ wire_ni1iO_o)) | (nlOliil & wire_ni1iO_o));
			n0llOl <= ((n0llOO & (~ wire_ni1iO_o)) | (nlOliiO & wire_ni1iO_o));
			n0llOO <= ((n0l0Ol & (~ wire_ni1iO_o)) | (nlOlill & wire_ni1iO_o));
			n0O00i <= (~ nilO1il);
			n0O00l <= n0O00i;
			n0O00O <= n0O00l;
			n0O0ii <= (((n0OllO ^ (n0Olli ^ n0OliO)) & (~ wire_ni1iO_o)) | (nlliilO & wire_ni1iO_o));
			n0OliO <= (((n0OlOi ^ (n0Olll ^ n0Olli)) & (~ wire_ni1iO_o)) | (nlliiOi & wire_ni1iO_o));
			n0Olli <= (((n0OlOl ^ (n0Olll ^ (n0Olli ^ n0OliO))) & (~ wire_ni1iO_o)) | (nlliiOl & wire_ni1iO_o));
			n0Olll <= (((n0OlOO ^ (n0Olll ^ (n0OliO ^ n0O0ii))) & (~ wire_ni1iO_o)) | (nlliiOO & wire_ni1iO_o));
			n0OllO <= ((n0O0ii & (~ wire_ni1iO_o)) | (nllil1i & wire_ni1iO_o));
			n0OlOi <= ((n0OliO & (~ wire_ni1iO_o)) | (nllil1l & wire_ni1iO_o));
			n0OlOl <= (((n0Olli ^ n0O0ii) & (~ wire_ni1iO_o)) | (nllil1O & wire_ni1iO_o));
			n0OlOO <= (((n0Olll ^ (n0OliO ^ n0O0ii)) & (~ wire_ni1iO_o)) | (nllil0i & wire_ni1iO_o));
			n0OO1i <= (((ni11Oi ^ (ni11ll ^ n0OO1i)) & (~ wire_ni1iO_o)) | (nlll11l & wire_ni1iO_o));
			n1ilil <= wire_n1O1ii_o;
			n1lOil <= wire_n1O1iO_o;
			n1lOiO <= wire_n1O1li_o;
			n1lOli <= n1lOll;
			n1lOll <= wire_n1O1lO_dataout;
			n1lOlO <= wire_n1O1Oi_o;
			n1lOOi <= wire_n1O1OO_dataout;
			n1lOOl <= n1lOOO;
			n1lOOO <= wire_n1O01i_dataout;
			n1O10i <= wire_n1O00i_o;
			n1O10l <= wire_n1O00O_o;
			n1O11i <= n1O11l;
			n1O11l <= wire_n1O01l_dataout;
			n1O11O <= (n1O10i | n1lOlO);
			n1Oii <= wire_n011i_dataout;
			n1Oil <= wire_n011l_dataout;
			n1OiO <= wire_n011O_dataout;
			n1Oli <= wire_n010i_dataout;
			n1Oll <= wire_n010l_dataout;
			n1OlO <= wire_n010O_dataout;
			n1OOi <= wire_n01ii_dataout;
			n1OOl <= wire_n01il_dataout;
			n1OOO <= wire_n0liO_dataout;
			ni010i <= ((ni010l & (~ wire_ni1iO_o)) | (nlllOOi & wire_ni1iO_o));
			ni010l <= ((ni010O & (~ wire_ni1iO_o)) | (nlllOOl & wire_ni1iO_o));
			ni010O <= ((ni1l0l & (~ wire_ni1iO_o)) | (nllO11i & wire_ni1iO_o));
			ni011i <= (((ni011l ^ ni1l0l) & (~ wire_ni1iO_o)) | (nlllOli & wire_ni1iO_o));
			ni011l <= (((ni011O ^ ni1l0l) & (~ wire_ni1iO_o)) | (nlllOll & wire_ni1iO_o));
			ni011O <= ((ni010i & (~ wire_ni1iO_o)) | (nlllOlO & wire_ni1iO_o));
			ni0i1i <= ((n0ii1l & n0i11i) ^ nillOOi);
			ni0OOi <= wire_niiiii_dataout;
			ni0OOl <= wire_niii1O_dataout;
			ni101i <= ((ni11ll & (~ wire_ni1iO_o)) | (nlll1il & wire_ni1iO_o));
			ni101l <= (((ni11lO ^ n0OO1i) & (~ wire_ni1iO_o)) | (nlll1iO & wire_ni1iO_o));
			ni101O <= (((ni1iOl ^ ni101O) & (~ wire_ni1iO_o)) | (nllli0i & wire_ni1iO_o));
			ni11ll <= (((ni11Ol ^ (ni11lO ^ ni11ll)) & (~ wire_ni1iO_o)) | (nlll11O & wire_ni1iO_o));
			ni11lO <= (((ni11OO ^ (ni11lO ^ (ni11ll ^ n0OO1i))) & (~ wire_ni1iO_o)) | (nlll10i & wire_ni1iO_o));
			ni11Oi <= (((ni101i ^ (ni11lO ^ n0OO1i)) & (~ wire_ni1iO_o)) | (nlll10l & wire_ni1iO_o));
			ni11Ol <= ((ni101l & (~ wire_ni1iO_o)) | (nlll10O & wire_ni1iO_o));
			ni11OO <= ((n0OO1i & (~ wire_ni1iO_o)) | (nlll1ii & wire_ni1iO_o));
			ni1iOi <= (((ni1iOO ^ (ni1iOi ^ ni101O)) & (~ wire_ni1iO_o)) | (nllli0l & wire_ni1iO_o));
			ni1iOl <= (((ni1l1i ^ (ni1iOi ^ ni101O)) & (~ wire_ni1iO_o)) | (nllli0O & wire_ni1iO_o));
			ni1iOO <= (((ni1l1l ^ ni1iOi) & (~ wire_ni1iO_o)) | (nllliii & wire_ni1iO_o));
			ni1l0i <= ((ni1iOi & (~ wire_ni1iO_o)) | (nlllill & wire_ni1iO_o));
			ni1l0l <= ((ni1OOO & (~ wire_ni1iO_o)) | (nlllOil & wire_ni1iO_o));
			ni1l1i <= ((ni1l1O & (~ wire_ni1iO_o)) | (nllliil & wire_ni1iO_o));
			ni1l1l <= ((ni1l0i & (~ wire_ni1iO_o)) | (nllliiO & wire_ni1iO_o));
			ni1l1O <= ((ni101O & (~ wire_ni1iO_o)) | (nlllili & wire_ni1iO_o));
			ni1OOO <= (((ni011i ^ ni1l0l) & (~ wire_ni1iO_o)) | (nlllOiO & wire_ni1iO_o));
			nii00i <= wire_niil1l_dataout;
			nii00l <= wire_niil1O_dataout;
			nii01i <= wire_niiiOl_dataout;
			nii01l <= wire_niiiOO_dataout;
			nii01O <= wire_niil1i_dataout;
			nii0OO <= wire_niiO0O_dataout;
			nii1iO <= wire_niiiiO_dataout;
			nii1li <= wire_niiili_dataout;
			nii1ll <= (source_ena & wire_nili1l_o);
			nii1lO <= wire_niii1l_dataout;
			nii1Oi <= wire_niiill_dataout;
			nii1Ol <= wire_niiilO_dataout;
			nii1OO <= wire_niiiOi_dataout;
			niil0i <= wire_niiOii_dataout;
			niil0l <= wire_niiOil_dataout;
			niil0O <= wire_niiOiO_dataout;
			niilii <= wire_niiOli_dataout;
			niilil <= wire_niiOll_dataout;
			niiliO <= wire_niiOlO_dataout;
			niilli <= wire_niiOOi_dataout;
			niiO0l <= wire_nili0i_o;
			nilO0l <= wire_nili0l_o;
			nilO0O <= wire_nili0O_o;
			nilOil <= wire_niO11l_dataout;
			nilOOi <= wire_niO11O_dataout;
			nilOOl <= wire_niO10i_dataout;
			nilOOO <= wire_niO10l_dataout;
			niO0iO <= wire_nl10Oi_dataout;
			niO0Ol <= wire_nl10Ol_dataout;
			niO0OO <= wire_nl10OO_dataout;
			niOi0i <= wire_niOlOl_dataout;
			niOi0l <= wire_nl101i_dataout;
			niOi0O <= wire_nl101l_dataout;
			niOi1l <= wire_nl11Ol_dataout;
			niOi1O <= wire_niOOOO_dataout;
			niOii <= wire_niOil_dataout;
			niOiii <= wire_nl101O_dataout;
			niOiil <= wire_nl100i_dataout;
			niOiiO <= wire_nl111l_dataout;
			niOili <= wire_nl111O_dataout;
			niOill <= wire_nl110i_dataout;
			niOilO <= wire_nl110l_dataout;
			niOiOi <= wire_niOO1i_dataout;
			niOiOl <= wire_niOO1l_dataout;
			niOiOO <= wire_niOO1O_dataout;
			niOl0l <= wire_nl1liO_dataout;
			niOl0O <= wire_nl1lli_dataout;
			niOl1i <= wire_niOO0i_dataout;
			niOl1l <= wire_nl1O0O_dataout;
			niOl1O <= wire_nl1Oii_dataout;
			niOlii <= wire_nl1lll_dataout;
			niOlil <= wire_nl1llO_dataout;
			niOliO <= wire_nl1ili_dataout;
			niOlli <= wire_nl1ill_dataout;
			niOlll <= wire_nl1ilO_dataout;
			niOllO <= wire_nl1iOi_dataout;
			nl000i <= nl001O;
			nl000l <= wire_nlii0O_dataout;
			nl001l <= wire_ni1iO_o;
			nl001O <= nl001l;
			nl0l0i <= wire_nliiii_dataout;
			nl0l0O <= wire_nli1Ol_dataout;
			nl0lii <= wire_nli1OO_dataout;
			nl0lil <= wire_nli01i_dataout;
			nl0liO <= wire_nli01l_dataout;
			nl0lli <= wire_nli01O_dataout;
			nl0lll <= wire_nli00i_dataout;
			nl0llO <= wire_nli00l_dataout;
			nl0lOi <= wire_nli00O_dataout;
			nl0lOl <= wire_nl0Oil_dataout;
			nl0lOO <= wire_nl0OiO_dataout;
			nl0O01i <= wire_nl0i01l_q_a[7];
			nl0O0i <= wire_nl0OOi_dataout;
			nl0O0l <= wire_nl0OOl_dataout;
			nl0O0O <= wire_nl0OOO_dataout;
			nl0O1i <= wire_nl0Oli_dataout;
			nl0O1iO <= wire_nl0i01l_q_a[0];
			nl0O1l <= wire_nl0Oll_dataout;
			nl0O1li <= wire_nl0i01l_q_a[1];
			nl0O1ll <= wire_nl0i01l_q_a[2];
			nl0O1lO <= wire_nl0i01l_q_a[3];
			nl0O1O <= wire_nl0OlO_dataout;
			nl0O1Oi <= wire_nl0i01l_q_a[4];
			nl0O1Ol <= wire_nl0i01l_q_a[5];
			nl0O1OO <= wire_nl0i01l_q_a[6];
			nl0Ol0l <= ((nl0OOll & nl0O1iO) ^ nil0O0i);
			nl0OO0i <= (((nli11ii & nl0O1iO) ^ (nl0OOll & nl0O1li)) ^ nil0O0l);
			nl0OO0l <= (nil0O0i ^ ((((nli11il & nl0O1iO) ^ (nli11ii & nl0O1li)) ^ (nl0OOll & nl0O1ll)) ^ nil0Oii));
			nl0OO0O <= (nil0O0i ^ (nil0O0l ^ (((((nli11iO & nl0O1iO) ^ (nli11il & nl0O1li)) ^ (nli11ii & nl0O1ll)) ^ (nl0OOll & nl0O1lO)) ^ nil0Oli)));
			nl0OOii <= (nil0O0i ^ (nil0O0l ^ (nil0Oii ^ ((((((nli11li & nl0O1iO) ^ (nli11iO & nl0O1li)) ^ (nli11il & nl0O1ll)) ^ (nli11ii & nl0O1lO)) ^ (nl0OOll & nl0O1Oi)) ^ nil0OiO))));
			nl0OOil <= (nil0O0l ^ (nil0Oii ^ (nil0Oli ^ (((((((nli11ll & nl0O1iO) ^ (nli11li & nl0O1li)) ^ (nli11iO & nl0O1ll)) ^ (nli11il & nl0O1lO)) ^ (nli11ii & nl0O1Oi)) ^ (nl0OOll & nl0O1Ol)) ^ nil0Oil))));
			nl0OOiO <= (nil0Oii ^ (nil0Oli ^ (nil0OiO ^ ((((((((nli11lO & nl0O1iO) ^ (nli11ll & nl0O1li)) ^ (nli11li & nl0O1ll)) ^ (nli11iO & nl0O1lO)) ^ (nli11il & nl0O1Oi)) ^ (nli11ii & nl0O1Ol)) ^ (nl0OOll & nl0O1OO)) ^ nil0O0O))));
			nl0OOli <= (nil0Oli ^ (nil0OiO ^ (((((((((nli11Ol & nl0O1iO) ^ (nli11lO & nl0O1li)) ^ (nli11ll & nl0O1ll)) ^ (nli11li & nl0O1lO)) ^ (nli11iO & nl0O1Oi)) ^ (nli11il & nl0O1Ol)) ^ (nli11ii & nl0O1OO)) ^ (nl0OOll & nl0O01i)) ^ nil0Oil)));
			nli11OO <= nili10O;
			nli1l0i <= nili1il;
			nli1l0l <= nili1iO;
			nli1l0O <= nili1li;
			nli1l1O <= nili1ii;
			nli1lii <= nili1ll;
			nli1lil <= nili1lO;
			nli1liO <= nili1Oi;
			nli1lli <= ((nilliOl & nlOilii) | (nili11O | (nilliOO & ((~ nilliOl) & (n1lOll | nili10i)))));
			nli1lll <= ((nilliOl & nlOilil) | (nili11l | (nilliOO & ((~ nilliOl) & ((~ n1lOll) & nlllOiO)))));
			nli1llO <= ((nilliOl & nlOiliO) | (nili11i | (nilliOO & ((~ nilliOl) & ((~ n1lOll) & nlllOli)))));
			nli1lOi <= ((nilliOl & nlOilli) | (nil0OOO | (nilliOO & ((~ nilliOl) & ((~ n1lOll) & nlllOll)))));
			nli1lOl <= ((nilliOl & nlOilll) | (nil0OOl | (nilliOO & ((~ nilliOl) & ((~ n1lOll) & nlllOlO)))));
			nli1lOO <= ((nilliOl & nlOillO) | (nil0OOi | (nilliOO & ((~ nilliOl) & ((~ n1lOll) & nlllOOi)))));
			nli1O0i <= ((nilliOl & n11l0l) | (((~ nilliOO) & ((~ nilliOl) & nlliiOi)) | (nilliOO & ((~ nilliOl) & n101il))));
			nli1O0l <= ((nilliOl & n11l0O) | (((~ nilliOO) & ((~ nilliOl) & nlliiOl)) | (nilliOO & ((~ nilliOl) & n101iO))));
			nli1O0O <= ((nilliOl & n11lii) | (((~ nilliOO) & ((~ nilliOl) & nlliiOO)) | (nilliOO & ((~ nilliOl) & n101li))));
			nli1O1i <= ((nilliOl & nlOilOi) | (nil0OlO | (nilliOO & ((~ nilliOl) & ((~ n1lOll) & nlllOOl)))));
			nli1O1l <= ((nilliOl & nlOilOO) | (nil0Oll | (nilliOO & ((~ nilliOl) & ((~ n1lOll) & nllO11i)))));
			nli1O1O <= ((nilliOl & n110li) | (((~ nilliOO) & ((~ nilliOl) & nlliilO)) | (nilliOO & ((~ nilliOl) & n11lOi))));
			nli1Oii <= ((nilliOl & n11lil) | (((~ nilliOO) & ((~ nilliOl) & nllil1i)) | (nilliOO & ((~ nilliOl) & n101ll))));
			nli1Oil <= ((nilliOl & n11liO) | (((~ nilliOO) & ((~ nilliOl) & nllil1l)) | (nilliOO & ((~ nilliOl) & n101lO))));
			nli1OiO <= ((nilliOl & n11lli) | (((~ nilliOO) & ((~ nilliOl) & nllil1O)) | (nilliOO & ((~ nilliOl) & n101Oi))));
			nli1Oli <= ((nilliOl & n11llO) | (((~ nilliOO) & ((~ nilliOl) & nllil0i)) | (nilliOO & ((~ nilliOl) & n101Ol))));
			nli1Oll <= nili1Ol;
			nlii00i <= nili01l;
			nlii00l <= nili01O;
			nlii00O <= nili00i;
			nlii01O <= nili01i;
			nlii0ii <= nili00l;
			nlii0il <= nili00O;
			nlii0iO <= nili0ii;
			nlii0li <= ((nilliOl & nlOiO1i) | (nili11O | (nilliOO & ((~ nilliOl) & (n1lOll | nili10i)))));
			nlii0ll <= ((nilliOl & nlOl10O) | (nili11l | (nilliOO & ((~ nilliOl) & ((~ n1lOll) & nlllOiO)))));
			nlii0lO <= ((nilliOl & nlOl1ii) | (nili11i | (nilliOO & ((~ nilliOl) & ((~ n1lOll) & nlllOli)))));
			nlii0Oi <= ((nilliOl & nlOl1il) | (nil0OOO | (nilliOO & ((~ nilliOl) & ((~ n1lOll) & nlllOll)))));
			nlii0Ol <= ((nilliOl & nlOl1iO) | (nil0OOl | (nilliOO & ((~ nilliOl) & ((~ n1lOll) & nlllOlO)))));
			nlii0OO <= ((nilliOl & nlOl1li) | (nil0OOi | (nilliOO & ((~ nilliOl) & ((~ n1lOll) & nlllOOi)))));
			nliii0i <= ((nilliOl & n1101O) | (((~ nilliOO) & ((~ nilliOl) & nlll11O)) | (nilliOO & ((~ nilliOl) & n10O0i))));
			nliii0l <= ((nilliOl & n1100i) | (((~ nilliOO) & ((~ nilliOl) & nlll10i)) | (nilliOO & ((~ nilliOl) & n10O0l))));
			nliii0O <= ((nilliOl & n1100l) | (((~ nilliOO) & ((~ nilliOl) & nlll10l)) | (nilliOO & ((~ nilliOl) & n10O0O))));
			nliii1i <= ((nilliOl & nlOl1ll) | (nil0OlO | (nilliOO & ((~ nilliOl) & ((~ n1lOll) & nlllOOl)))));
			nliii1l <= ((nilliOl & nlOl1Oi) | (nil0Oll | (nilliOO & ((~ nilliOl) & ((~ n1lOll) & nllO11i)))));
			nliii1O <= ((nilliOl & nlOOOil) | (((~ nilliOO) & ((~ nilliOl) & nlll11l)) | (nilliOO & ((~ nilliOl) & n101OO))));
			nliiiii <= ((nilliOl & n1100O) | (((~ nilliOO) & ((~ nilliOl) & nlll10O)) | (nilliOO & ((~ nilliOl) & n10Oii))));
			nliiiil <= ((nilliOl & n110ii) | (((~ nilliOO) & ((~ nilliOl) & nlll1ii)) | (nilliOO & ((~ nilliOl) & n10Oil))));
			nliiiiO <= ((nilliOl & n110il) | (((~ nilliOO) & ((~ nilliOl) & nlll1il)) | (nilliOO & ((~ nilliOl) & n10OiO))));
			nliiili <= ((nilliOl & n110iO) | (((~ nilliOO) & ((~ nilliOl) & nlll1iO)) | (nilliOO & ((~ nilliOl) & n10Oli))));
			nliiill <= nili0il;
			nlil0i <= nilOilO;
			nlil0l <= wire_nliO1i_dataout;
			nlil1O <= nilOill;
			nlilO0i <= nili0ll;
			nlilO0l <= nili0lO;
			nlilO0O <= nili0Oi;
			nlilO1O <= nili0li;
			nlilOii <= nili0Ol;
			nlilOil <= nili0OO;
			nlilOiO <= nilii1l;
			nlilOli <= ((nilliOl & nlOl1Ol) | (nili11O | (nilliOO & ((~ nilliOl) & (n1lOll | nili10i)))));
			nlilOll <= ((nilliOl & nlOli0i) | (nili11l | (nilliOO & ((~ nilliOl) & ((~ n1lOll) & nlllOiO)))));
			nlilOlO <= ((nilliOl & nlOli0l) | (nili11i | (nilliOO & ((~ nilliOl) & ((~ n1lOll) & nlllOli)))));
			nlilOO <= wire_nll1iO_dataout;
			nlilOOi <= ((nilliOl & nlOli0O) | (nil0OOO | (nilliOO & ((~ nilliOl) & ((~ n1lOll) & nlllOll)))));
			nlilOOl <= ((nilliOl & nlOliii) | (nil0OOl | (nilliOO & ((~ nilliOl) & ((~ n1lOll) & nlllOlO)))));
			nlilOOO <= ((nilliOl & nlOliil) | (nil0OOi | (nilliOO & ((~ nilliOl) & ((~ n1lOll) & nlllOOi)))));
			nliO10i <= ((nilliOl & nlOOO1i) | (((~ nilliOO) & ((~ nilliOl) & nllli0l)) | (nilliOO & ((~ nilliOl) & n1iiOO))));
			nliO10l <= ((nilliOl & nlOOO1l) | (((~ nilliOO) & ((~ nilliOl) & nllli0O)) | (nilliOO & ((~ nilliOl) & n1il1i))));
			nliO10O <= ((nilliOl & nlOOO1O) | (((~ nilliOO) & ((~ nilliOl) & nllliii)) | (nilliOO & ((~ nilliOl) & n1il1l))));
			nliO11i <= ((nilliOl & nlOliiO) | (nil0OlO | (nilliOO & ((~ nilliOl) & ((~ n1lOll) & nlllOOl)))));
			nliO11l <= ((nilliOl & nlOlill) | (nil0Oll | (nilliOO & ((~ nilliOl) & ((~ n1lOll) & nllO11i)))));
			nliO11O <= ((nilliOl & nlOOi0O) | (((~ nilliOO) & ((~ nilliOl) & nllli0i)) | (nilliOO & ((~ nilliOl) & n10Oll))));
			nliO1ii <= ((nilliOl & nlOOO0i) | (((~ nilliOO) & ((~ nilliOl) & nllliil)) | (nilliOO & ((~ nilliOl) & n1il1O))));
			nliO1il <= ((nilliOl & nlOOO0l) | (((~ nilliOO) & ((~ nilliOl) & nllliiO)) | (nilliOO & ((~ nilliOl) & n1il0i))));
			nliO1iO <= ((nilliOl & nlOOO0O) | (((~ nilliOO) & ((~ nilliOl) & nlllili)) | (nilliOO & ((~ nilliOl) & n1il0l))));
			nliO1li <= ((nilliOl & nlOOOii) | (((~ nilliOO) & ((~ nilliOl) & nlllill)) | (nilliOO & ((~ nilliOl) & n1ilii))));
			nliO1ll <= nilii1O;
			nliOil <= wire_nll1li_dataout;
			nliOiO <= wire_nll1ll_dataout;
			nliOli <= wire_nll1lO_dataout;
			nliOll <= wire_nll1Oi_dataout;
			nliOlO <= wire_nll1Ol_dataout;
			nliOOi <= wire_nll1OO_dataout;
			nliOOl <= wire_nll01i_dataout;
			nliOOO <= wire_nll0Oi_dataout;
			nll10i <= wire_nlli1l_dataout;
			nll10l <= wire_nlli1O_dataout;
			nll10O <= wire_nlli0i_dataout;
			nll11i <= wire_nll0Ol_dataout;
			nll11l <= wire_nll0OO_dataout;
			nll11O <= wire_nlli1i_dataout;
			nll1i0i <= nilii0O;
			nll1i0l <= niliiii;
			nll1i0O <= niliiil;
			nll1i1O <= nilii0l;
			nll1ii <= wire_nlli0l_dataout;
			nll1iii <= niliiiO;
			nll1iil <= niliili;
			nll1iiO <= niliilO;
			nll1ili <= ((nilliOl & nlOlilO) | (nili11O | (nilliOO & ((~ nilliOl) & (n1lOll | nili10i)))));
			nll1ill <= ((nilliOl & nlOlO1l) | (nili11l | (nilliOO & ((~ nilliOl) & ((~ n1lOll) & nlllOiO)))));
			nll1ilO <= ((nilliOl & nlOlO1O) | (nili11i | (nilliOO & ((~ nilliOl) & ((~ n1lOll) & nlllOli)))));
			nll1iOi <= ((nilliOl & nlOlO0i) | (nil0OOO | (nilliOO & ((~ nilliOl) & ((~ n1lOll) & nlllOll)))));
			nll1iOl <= ((nilliOl & nlOlO0l) | (nil0OOl | (nilliOO & ((~ nilliOl) & ((~ n1lOll) & nlllOlO)))));
			nll1iOO <= ((nilliOl & nlOlO0O) | (nil0OOi | (nilliOO & ((~ nilliOl) & ((~ n1lOll) & nlllOOi)))));
			nll1l0i <= ((nilliOl & nlOO0Ol) | (((~ nilliOO) & ((~ nilliOl) & nlllOiO)) | (nilliOO & ((~ nilliOl) & nlOO00O))));
			nll1l0l <= ((nilliOl & nlOO0OO) | (((~ nilliOO) & ((~ nilliOl) & nlllOli)) | (nilliOO & ((~ nilliOl) & nlOO0ii))));
			nll1l0O <= ((nilliOl & nlOOi1i) | (((~ nilliOO) & ((~ nilliOl) & nlllOll)) | (nilliOO & ((~ nilliOl) & nlOO0il))));
			nll1l1i <= ((nilliOl & nlOlOii) | (nil0OlO | (nilliOO & ((~ nilliOl) & ((~ n1lOll) & nlllOOl)))));
			nll1l1l <= ((nilliOl & nlOlOiO) | (nil0Oll | (nilliOO & ((~ nilliOl) & ((~ n1lOll) & nllO11i)))));
			nll1l1O <= ((nilliOl & nlOO0Oi) | (((~ nilliOO) & ((~ nilliOl) & nlllOil)) | (nilliOO & ((~ nilliOl) & nlOO01i))));
			nll1lii <= ((nilliOl & nlOOi1l) | (((~ nilliOO) & ((~ nilliOl) & nlllOlO)) | (nilliOO & ((~ nilliOl) & nlOO0iO))));
			nll1lil <= ((nilliOl & nlOOi1O) | (((~ nilliOO) & ((~ nilliOl) & nlllOOi)) | (nilliOO & ((~ nilliOl) & nlOO0li))));
			nll1liO <= ((nilliOl & nlOOi0i) | (((~ nilliOO) & ((~ nilliOl) & nlllOOl)) | (nilliOO & ((~ nilliOl) & nlOO0ll))));
			nll1lli <= ((nilliOl & nlOOi0l) | (((~ nilliOO) & ((~ nilliOl) & nllO11i)) | (nilliOO & ((~ nilliOl) & nlOO0lO))));
			nlliOO <= wire_nlO01O_dataout;
			nlll0l <= wire_n1iiO_dataout;
			nlll0O <= wire_n1ili_dataout;
			nlll1i <= wire_nlO00i_dataout;
			nlll1l <= wire_nlO00l_dataout;
			nlll1O <= wire_nlO00O_dataout;
			nlllii <= wire_n1ill_dataout;
			nlllil <= wire_n1ilO_dataout;
			nlllli <= wire_n1lil_dataout;
			nlllll <= wire_n1liO_dataout;
			nllllO <= wire_n1lli_dataout;
			nlllOi <= wire_n1lll_dataout;
			nlllOl <= wire_nlOi1i_dataout;
			nlllOO <= wire_nlOi1l_dataout;
			nllO0i <= wire_nlOi0O_dataout;
			nllO0l <= wire_nlOiii_dataout;
			nllO0O <= wire_nlOiil_dataout;
			nllO1i <= wire_nlOi1O_dataout;
			nllO1l <= wire_nlOi0i_dataout;
			nllO1O <= wire_nlOi0l_dataout;
			nllOii <= wire_nlOl0O_dataout;
			nllOil <= wire_nlOlii_dataout;
			nllOiO <= wire_nlOlil_dataout;
			nllOli <= wire_nlOliO_dataout;
			nllOll <= wire_nlOlli_dataout;
			nllOlO <= wire_nlOlll_dataout;
			nllOOi <= wire_nlOllO_dataout;
			nllOOl <= wire_nlOlOi_dataout;
			nllOOO <= wire_nlOOll_dataout;
			nlO01i <= wire_niO1i_o;
			nlO10i <= wire_nlOOOO_dataout;
			nlO10l <= wire_n111i_dataout;
			nlO10O <= wire_n111l_dataout;
			nlO11i <= wire_nlOOlO_dataout;
			nlO11l <= wire_nlOOOi_dataout;
			nlO11O <= wire_nlOOOl_dataout;
			nlO1ii <= wire_n111O_dataout;
			nlO1il <= wire_n101i_dataout;
			nlO1iO <= wire_n101l_dataout;
			nlO1li <= wire_n101O_dataout;
			nlO1ll <= wire_n100i_dataout;
			nlO1lO <= wire_n100l_dataout;
			nlO1Oi <= wire_n100O_dataout;
			nlO1Ol <= wire_n10ii_dataout;
			nlO1OO <= wire_n10il_dataout;
			nlOOi <= wire_n11l_dataout;
		end
	end
	assign
		wire_nlOlO_CLRN = ((niO1lOi18 ^ niO1lOi17) & (~ reset));
	initial
	begin
		nlOlilO = 0;
		nlOlO0i = 0;
		nlOlO0l = 0;
		nlOlO0O = 0;
		nlOlO1l = 0;
		nlOlO1O = 0;
		nlOlOii = 0;
		nlOlOiO = 0;
	end
	always @ (clk or wire_nlOlOil_PRN or reset)
	begin
		if (wire_nlOlOil_PRN == 1'b0) 
		begin
			nlOlilO <= 1;
			nlOlO0i <= 1;
			nlOlO0l <= 1;
			nlOlO0O <= 1;
			nlOlO1l <= 1;
			nlOlO1O <= 1;
			nlOlOii <= 1;
			nlOlOiO <= 1;
		end
		else if  (reset == 1'b1) 
		begin
			nlOlilO <= 0;
			nlOlO0i <= 0;
			nlOlO0l <= 0;
			nlOlO0O <= 0;
			nlOlO1l <= 0;
			nlOlO1O <= 0;
			nlOlOii <= 0;
			nlOlOiO <= 0;
		end
		else if  (niliiOl == 1'b1) 
		if (clk != nlOlOil_clk_prev && clk == 1'b1) 
		begin
			nlOlilO <= ((~ wire_n1llil_dataout) & ((~ n1lOll) & (nlOlilO ^ nilii1O)));
			nlOlO0i <= ((~ wire_n1llil_dataout) & ((~ n1lOll) & (nlOlO0i ^ niliiii)));
			nlOlO0l <= ((~ wire_n1llil_dataout) & ((~ n1lOll) & (nlOlO0l ^ niliiil)));
			nlOlO0O <= ((~ wire_n1llil_dataout) & ((~ n1lOll) & (nlOlO0O ^ niliiiO)));
			nlOlO1l <= ((~ wire_n1llil_dataout) & ((~ n1lOll) & (nlOlO1l ^ nilii0l)));
			nlOlO1O <= ((~ wire_n1llil_dataout) & ((~ n1lOll) & (nlOlO1O ^ nilii0O)));
			nlOlOii <= ((~ wire_n1llil_dataout) & ((~ n1lOll) & (nlOlOii ^ niliili)));
			nlOlOiO <= ((~ wire_n1llil_dataout) & ((~ n1lOll) & (nlOlOiO ^ niliilO)));
		end
		nlOlOil_clk_prev <= clk;
	end
	assign
		wire_nlOlOil_PRN = (niliill78 ^ niliill77);
	event nlOlilO_event;
	event nlOlO0i_event;
	event nlOlO0l_event;
	event nlOlO0O_event;
	event nlOlO1l_event;
	event nlOlO1O_event;
	event nlOlOii_event;
	event nlOlOiO_event;
	initial
		#1 ->nlOlilO_event;
	initial
		#1 ->nlOlO0i_event;
	initial
		#1 ->nlOlO0l_event;
	initial
		#1 ->nlOlO0O_event;
	initial
		#1 ->nlOlO1l_event;
	initial
		#1 ->nlOlO1O_event;
	initial
		#1 ->nlOlOii_event;
	initial
		#1 ->nlOlOiO_event;
	always @(nlOlilO_event)
		nlOlilO <= 1;
	always @(nlOlO0i_event)
		nlOlO0i <= 1;
	always @(nlOlO0l_event)
		nlOlO0l <= 1;
	always @(nlOlO0O_event)
		nlOlO0O <= 1;
	always @(nlOlO1l_event)
		nlOlO1l <= 1;
	always @(nlOlO1O_event)
		nlOlO1O <= 1;
	always @(nlOlOii_event)
		nlOlOii <= 1;
	always @(nlOlOiO_event)
		nlOlOiO <= 1;
	initial
	begin
		nlOlOll = 0;
	end
	always @ (clk or wire_nlOlOli_PRN or reset)
	begin
		if (wire_nlOlOli_PRN == 1'b0) 
		begin
			nlOlOll <= 1;
		end
		else if  (reset == 1'b1) 
		begin
			nlOlOll <= 0;
		end
		else if  (wire_nlOlOli_ENA == 1'b1) 
		if (clk != nlOlOli_clk_prev && clk == 1'b1) 
		begin
			nlOlOll <= ((~ wire_n1llil_dataout) & (nillill | wire_n1llil_dataout));
		end
		nlOlOli_clk_prev <= clk;
	end
	assign
		wire_nlOlOli_ENA = (nillill | (n1O11O | wire_n1llil_dataout)),
		wire_nlOlOli_PRN = (niliiOi76 ^ niliiOi75);
	event nlOlOll_event;
	initial
		#1 ->nlOlOll_event;
	always @(nlOlOll_event)
		nlOlOll <= 1;
	initial
	begin
		n11i = 0;
		niOi0lO = 0;
		niOi0Oi = 0;
		niOi0Ol = 0;
		niOi0OO = 0;
		niOii0i = 0;
		niOii1i = 0;
		niOii1l = 0;
		niOii1O = 0;
		niOil0O = 0;
		niOilii = 0;
		niOilil = 0;
		niOiliO = 0;
		niOilli = 0;
		niOilll = 0;
		niOillO = 0;
		niOilOi = 0;
		niOiOOO = 0;
		niOl0iO = 0;
		niOl0li = 0;
		niOl0ll = 0;
		niOl0lO = 0;
		niOl0Oi = 0;
		niOl0Ol = 0;
		niOl0OO = 0;
		niOl10i = 0;
		niOl10l = 0;
		niOl10O = 0;
		niOl11i = 0;
		niOl11l = 0;
		niOl11O = 0;
		niOl1ii = 0;
		niOli1i = 0;
		niOll0i = 0;
		niOll0l = 0;
		niOll0O = 0;
		niOll1O = 0;
		niOllii = 0;
		niOllil = 0;
		niOlliO = 0;
		niOllli = 0;
		niOlOlO = 0;
		niOlOOi = 0;
		niOlOOl = 0;
		niOlOOO = 0;
		niOO00O = 0;
		niOO0ii = 0;
		niOO0il = 0;
		niOO0iO = 0;
		niOO0li = 0;
		niOO0ll = 0;
		niOO0lO = 0;
		niOO0Oi = 0;
		niOO10i = 0;
		niOO11i = 0;
		niOO11l = 0;
		niOO11O = 0;
		niOOiOO = 0;
		niOOl0i = 0;
		niOOl0l = 0;
		niOOl0O = 0;
		niOOl1i = 0;
		niOOl1l = 0;
		niOOl1O = 0;
		niOOlii = 0;
		nlO0i = 0;
		nlO0l = 0;
		nlO0O = 0;
		nlO1i = 0;
		nlO1l = 0;
		nlO1O = 0;
		nlOii = 0;
		nlOil = 0;
	end
	always @ (clk or wire_nlOOO_PRN or wire_nlOOO_CLRN)
	begin
		if (wire_nlOOO_PRN == 1'b0) 
		begin
			n11i <= 1;
			niOi0lO <= 1;
			niOi0Oi <= 1;
			niOi0Ol <= 1;
			niOi0OO <= 1;
			niOii0i <= 1;
			niOii1i <= 1;
			niOii1l <= 1;
			niOii1O <= 1;
			niOil0O <= 1;
			niOilii <= 1;
			niOilil <= 1;
			niOiliO <= 1;
			niOilli <= 1;
			niOilll <= 1;
			niOillO <= 1;
			niOilOi <= 1;
			niOiOOO <= 1;
			niOl0iO <= 1;
			niOl0li <= 1;
			niOl0ll <= 1;
			niOl0lO <= 1;
			niOl0Oi <= 1;
			niOl0Ol <= 1;
			niOl0OO <= 1;
			niOl10i <= 1;
			niOl10l <= 1;
			niOl10O <= 1;
			niOl11i <= 1;
			niOl11l <= 1;
			niOl11O <= 1;
			niOl1ii <= 1;
			niOli1i <= 1;
			niOll0i <= 1;
			niOll0l <= 1;
			niOll0O <= 1;
			niOll1O <= 1;
			niOllii <= 1;
			niOllil <= 1;
			niOlliO <= 1;
			niOllli <= 1;
			niOlOlO <= 1;
			niOlOOi <= 1;
			niOlOOl <= 1;
			niOlOOO <= 1;
			niOO00O <= 1;
			niOO0ii <= 1;
			niOO0il <= 1;
			niOO0iO <= 1;
			niOO0li <= 1;
			niOO0ll <= 1;
			niOO0lO <= 1;
			niOO0Oi <= 1;
			niOO10i <= 1;
			niOO11i <= 1;
			niOO11l <= 1;
			niOO11O <= 1;
			niOOiOO <= 1;
			niOOl0i <= 1;
			niOOl0l <= 1;
			niOOl0O <= 1;
			niOOl1i <= 1;
			niOOl1l <= 1;
			niOOl1O <= 1;
			niOOlii <= 1;
			nlO0i <= 1;
			nlO0l <= 1;
			nlO0O <= 1;
			nlO1i <= 1;
			nlO1l <= 1;
			nlO1O <= 1;
			nlOii <= 1;
			nlOil <= 1;
		end
		else if  (wire_nlOOO_CLRN == 1'b0) 
		begin
			n11i <= 0;
			niOi0lO <= 0;
			niOi0Oi <= 0;
			niOi0Ol <= 0;
			niOi0OO <= 0;
			niOii0i <= 0;
			niOii1i <= 0;
			niOii1l <= 0;
			niOii1O <= 0;
			niOil0O <= 0;
			niOilii <= 0;
			niOilil <= 0;
			niOiliO <= 0;
			niOilli <= 0;
			niOilll <= 0;
			niOillO <= 0;
			niOilOi <= 0;
			niOiOOO <= 0;
			niOl0iO <= 0;
			niOl0li <= 0;
			niOl0ll <= 0;
			niOl0lO <= 0;
			niOl0Oi <= 0;
			niOl0Ol <= 0;
			niOl0OO <= 0;
			niOl10i <= 0;
			niOl10l <= 0;
			niOl10O <= 0;
			niOl11i <= 0;
			niOl11l <= 0;
			niOl11O <= 0;
			niOl1ii <= 0;
			niOli1i <= 0;
			niOll0i <= 0;
			niOll0l <= 0;
			niOll0O <= 0;
			niOll1O <= 0;
			niOllii <= 0;
			niOllil <= 0;
			niOlliO <= 0;
			niOllli <= 0;
			niOlOlO <= 0;
			niOlOOi <= 0;
			niOlOOl <= 0;
			niOlOOO <= 0;
			niOO00O <= 0;
			niOO0ii <= 0;
			niOO0il <= 0;
			niOO0iO <= 0;
			niOO0li <= 0;
			niOO0ll <= 0;
			niOO0lO <= 0;
			niOO0Oi <= 0;
			niOO10i <= 0;
			niOO11i <= 0;
			niOO11l <= 0;
			niOO11O <= 0;
			niOOiOO <= 0;
			niOOl0i <= 0;
			niOOl0l <= 0;
			niOOl0O <= 0;
			niOOl1i <= 0;
			niOOl1l <= 0;
			niOOl1O <= 0;
			niOOlii <= 0;
			nlO0i <= 0;
			nlO0l <= 0;
			nlO0O <= 0;
			nlO1i <= 0;
			nlO1l <= 0;
			nlO1O <= 0;
			nlOii <= 0;
			nlOil <= 0;
		end
		else if  (wire_niO1i_o == 1'b1) 
		if (clk != nlOOO_clk_prev && clk == 1'b1) 
		begin
			n11i <= ((niO1Oii | (((~ sink_val) & nlOOl) & (niO1O1O10 ^ niO1O1O9))) | (~ (niO1O1i12 ^ niO1O1i11)));
			niOi0lO <= nililiO;
			niOi0Oi <= nililli;
			niOi0Ol <= nililll;
			niOi0OO <= nilillO;
			niOii0i <= niliO1i;
			niOii1i <= nililOi;
			niOii1l <= nililOl;
			niOii1O <= nililOO;
			niOil0O <= niliO1l;
			niOilii <= niliO1O;
			niOilil <= niliO0i;
			niOiliO <= niliO0l;
			niOilli <= niliO0O;
			niOilll <= niliOii;
			niOillO <= niliOil;
			niOilOi <= niliOiO;
			niOiOOO <= niliOli;
			niOl0iO <= nill11O;
			niOl0li <= nill10i;
			niOl0ll <= nill10l;
			niOl0lO <= nill10O;
			niOl0Oi <= nill1ii;
			niOl0Ol <= nill1il;
			niOl0OO <= nill1iO;
			niOl10i <= niliOOl;
			niOl10l <= niliOOO;
			niOl10O <= nill11i;
			niOl11i <= niliOll;
			niOl11l <= niliOlO;
			niOl11O <= niliOOi;
			niOl1ii <= nill11l;
			niOli1i <= nill1li;
			niOll0i <= nill1lO;
			niOll0l <= nill1Oi;
			niOll0O <= nill1Ol;
			niOll1O <= nill1ll;
			niOllii <= nill1OO;
			niOllil <= nill01i;
			niOlliO <= nill01l;
			niOllli <= nill01O;
			niOlOlO <= nill00i;
			niOlOOi <= nill00l;
			niOlOOl <= nill00O;
			niOlOOO <= nill0ii;
			niOO00O <= nill0lO;
			niOO0ii <= nill0Oi;
			niOO0il <= nill0Ol;
			niOO0iO <= nill0OO;
			niOO0li <= nilli1i;
			niOO0ll <= nilli1l;
			niOO0lO <= nilli0l;
			niOO0Oi <= niliiOO;
			niOO10i <= nill0ll;
			niOO11i <= nill0il;
			niOO11l <= nill0iO;
			niOO11O <= nill0li;
			niOOiOO <= nilil1i;
			niOOl0i <= nilil0l;
			niOOl0l <= nilil0O;
			niOOl0O <= nililii;
			niOOl1i <= nilil1l;
			niOOl1l <= nilil1O;
			niOOl1O <= nilil0i;
			niOOlii <= nililil;
			nlO0i <= ((((rsin[3] & sink_val) & (niO1ili36 ^ niO1ili35)) | ((~ sink_val) & nllll)) | (~ (niO1iil38 ^ niO1iil37)));
			nlO0l <= ((((rsin[4] & sink_val) & (niO1iOl32 ^ niO1iOl31)) | ((~ sink_val) & nlllO)) | (~ (niO1ilO34 ^ niO1ilO33)));
			nlO0O <= (((rsin[5] & sink_val) & (niO1l1O28 ^ niO1l1O27)) | (((~ sink_val) & nllOi) & (niO1l1i30 ^ niO1l1i29)));
			nlO1i <= ((((rsin[0] & sink_val) & (niO10OO46 ^ niO10OO45)) | ((~ sink_val) & ni0l)) | (~ (niO10Oi48 ^ niO10Oi47)));
			nlO1l <= (((rsin[1] & sink_val) | ((~ sink_val) & nlliO)) | (~ (niO1i1l44 ^ niO1i1l43)));
			nlO1O <= (((rsin[2] & sink_val) & (niO1i0O40 ^ niO1i0O39)) | (((~ sink_val) & nllli) & (niO1i0i42 ^ niO1i0i41)));
			nlOii <= (((rsin[6] & sink_val) | (((~ sink_val) & nllOl) & (niO1lii24 ^ niO1lii23))) | (~ (niO1l0l26 ^ niO1l0l25)));
			nlOil <= (((rsin[7] & sink_val) | (((~ sink_val) & nllOO) & (niO1lll20 ^ niO1lll19))) | (~ (niO1liO22 ^ niO1liO21)));
		end
		nlOOO_clk_prev <= clk;
	end
	assign
		wire_nlOOO_CLRN = ((niO1lOO14 ^ niO1lOO13) & (~ reset)),
		wire_nlOOO_PRN = (niO1lOl16 ^ niO1lOl15);
	assign		wire_n001i_dataout = (nilOO1O === 1'b1) ? wire_n001l_o[7] : n1OOl;
	and(wire_n010i_dataout, wire_n01lO_dataout, ~(nlOOi));
	and(wire_n010l_dataout, wire_n01Oi_dataout, ~(nlOOi));
	and(wire_n010O_dataout, wire_n01Ol_dataout, ~(nlOOi));
	and(wire_n011i_dataout, wire_n01iO_dataout, ~(nlOOi));
	and(wire_n011l_dataout, wire_n01li_dataout, ~(nlOOi));
	and(wire_n011O_dataout, wire_n01ll_dataout, ~(nlOOi));
	and(wire_n01ii_dataout, wire_n01OO_dataout, ~(nlOOi));
	and(wire_n01il_dataout, wire_n001i_dataout, ~(nlOOi));
	assign		wire_n01iO_dataout = (nilOO1O === 1'b1) ? wire_n001l_o[0] : n1Oii;
	assign		wire_n01li_dataout = (nilOO1O === 1'b1) ? wire_n001l_o[1] : n1Oil;
	assign		wire_n01ll_dataout = (nilOO1O === 1'b1) ? wire_n001l_o[2] : n1OiO;
	assign		wire_n01lO_dataout = (nilOO1O === 1'b1) ? wire_n001l_o[3] : n1Oli;
	assign		wire_n01Oi_dataout = (nilOO1O === 1'b1) ? wire_n001l_o[4] : n1Oll;
	assign		wire_n01Ol_dataout = (nilOO1O === 1'b1) ? wire_n001l_o[5] : n1OlO;
	assign		wire_n01OO_dataout = (nilOO1O === 1'b1) ? wire_n001l_o[6] : n1OOi;
	assign		wire_n0liO_dataout = ((~ n1OOO) === 1'b1) ? nilOOOO : (~ ((~ nilOOOO) & nlil1O));
	and(wire_n0lOi_dataout, (~ nilOOOi), n0iOi);
	assign		wire_n0Oil_dataout = (n0iil === 1'b1) ? (~ (nlil1O & (~ nl000i))) : nl000i;
	assign		wire_n100i_dataout = (nilOlli === 1'b1) ? nl0O1l : wire_n10lO_dataout;
	assign		wire_n100l_dataout = (nilOlli === 1'b1) ? nl0O1O : wire_n10Oi_dataout;
	assign		wire_n100O_dataout = (nilOlli === 1'b1) ? nl0O0i : wire_n10Ol_dataout;
	assign		wire_n101i_dataout = (nilOlli === 1'b1) ? nl0lOl : wire_n10iO_dataout;
	assign		wire_n101l_dataout = (nilOlli === 1'b1) ? nl0lOO : wire_n10li_dataout;
	assign		wire_n101O_dataout = (nilOlli === 1'b1) ? nl0O1i : wire_n10ll_dataout;
	assign		wire_n10ii_dataout = (nilOlli === 1'b1) ? nl0O0l : wire_n10OO_dataout;
	assign		wire_n10il_dataout = (nilOlli === 1'b1) ? nl0O0O : wire_n1i1i_dataout;
	assign		wire_n10iO_dataout = (nilOliO === 1'b1) ? nllOOO : nlO1il;
	assign		wire_n10li_dataout = (nilOliO === 1'b1) ? nlO11i : nlO1iO;
	assign		wire_n10ll_dataout = (nilOliO === 1'b1) ? nlO11l : nlO1li;
	assign		wire_n10lO_dataout = (nilOliO === 1'b1) ? nlO11O : nlO1ll;
	assign		wire_n10Oi_dataout = (nilOliO === 1'b1) ? nlO10i : nlO1lO;
	assign		wire_n10Ol_dataout = (nilOliO === 1'b1) ? nlO10l : nlO1Oi;
	assign		wire_n10OO_dataout = (nilOliO === 1'b1) ? nlO10O : nlO1Ol;
	assign		wire_n110i_dataout = (nilOliO === 1'b1) ? nllOii : nllOOO;
	assign		wire_n110l_dataout = (nilOliO === 1'b1) ? nllOil : nlO11i;
	assign		wire_n110O_dataout = (nilOliO === 1'b1) ? nllOiO : nlO11l;
	assign		wire_n111i_dataout = (nilOlii === 1'b1) ? nl0O0i : wire_n11iO_dataout;
	assign		wire_n111l_dataout = (nilOlii === 1'b1) ? nl0O0l : wire_n11li_dataout;
	assign		wire_n111O_dataout = (nilOlii === 1'b1) ? nl0O0O : wire_n11ll_dataout;
	assign		wire_n11ii_dataout = (nilOliO === 1'b1) ? nllOli : nlO11O;
	assign		wire_n11il_dataout = (nilOliO === 1'b1) ? nllOll : nlO10i;
	assign		wire_n11iO_dataout = (nilOliO === 1'b1) ? nllOlO : nlO10l;
	and(wire_n11l_dataout, wire_n11O_dataout, ~(nlOOi));
	assign		wire_n11li_dataout = (nilOliO === 1'b1) ? nllOOi : nlO10O;
	assign		wire_n11ll_dataout = (nilOliO === 1'b1) ? nllOOl : nlO1ii;
	assign		wire_n11O_dataout = (wire_niO1i_o === 1'b1) ? (((sink_val & sink_eop) | ((~ sink_val) & nlOll)) | (~ (niO1O0l8 ^ niO1O0l7))) : nlOOi;
	assign		wire_n1i1i_dataout = (nilOliO === 1'b1) ? nlO1ii : nlO1OO;
	and(wire_n1iil_dataout, wire_n1iOi_dataout, ~(nilOlOi));
	assign		wire_n1iiO_dataout = (nilOlOi === 1'b1) ? nlll0i : wire_n1iOl_dataout;
	assign		wire_n1ili_dataout = (nilOlOi === 1'b1) ? nlll0l : wire_n1iOO_dataout;
	assign		wire_n1ill_dataout = (nilOlOi === 1'b1) ? nlll0O : wire_n1l1i_dataout;
	assign		wire_n1ilO_dataout = (nilOlOi === 1'b1) ? nlllii : wire_n1l1l_dataout;
	assign		wire_n1iOi_dataout = (nilOllO === 1'b1) ? nlll0l : nlll0i;
	assign		wire_n1iOl_dataout = (nilOllO === 1'b1) ? nlll0O : nlll0l;
	assign		wire_n1iOO_dataout = (nilOllO === 1'b1) ? nlllii : nlll0O;
	assign		wire_n1l1i_dataout = (nilOllO === 1'b1) ? nlllil : nlllii;
	and(wire_n1l1l_dataout, nlllil, ~(nilOllO));
	and(wire_n1lii_dataout, wire_n1llO_dataout, ~(nilOlOO));
	assign		wire_n1lil_dataout = (nilOlOO === 1'b1) ? nllliO : wire_n1lOi_dataout;
	assign		wire_n1liO_dataout = (nilOlOO === 1'b1) ? nlllli : wire_n1lOl_dataout;
	assign		wire_n1lli_dataout = (nilOlOO === 1'b1) ? nlllll : wire_n1lOO_dataout;
	or(wire_n1llil_dataout, wire_n1lliO_dataout, (((n1lOil | n1ilil) & wire_nl1OOl_dataout) & wire_ni1iO_o));
	or(wire_n1lliO_dataout, (n1O10l & wire_ni1iO_o), (n1O10O & wire_nl1OOl_dataout));
	assign		wire_n1lll_dataout = (nilOlOO === 1'b1) ? nllllO : wire_n1O1i_dataout;
	assign		wire_n1llO_dataout = (nilOlOl === 1'b1) ? nlllli : nllliO;
	assign		wire_n1lOi_dataout = (nilOlOl === 1'b1) ? nlllll : nlllli;
	assign		wire_n1lOl_dataout = (nilOlOl === 1'b1) ? nllllO : nlllll;
	assign		wire_n1lOO_dataout = (nilOlOl === 1'b1) ? nlllOi : nllllO;
	and(wire_n1O01i_dataout, nilll0l, n1O11i);
	and(wire_n1O01l_dataout, nilll0O, n1O11O);
	and(wire_n1O0li_dataout, wire_n1O0Oi_dataout, ~(nillllO));
	and(wire_n1O0ll_dataout, wire_n1O0Ol_dataout, ~(nillllO));
	and(wire_n1O0lO_dataout, nilllll, ~(nillllO));
	and(wire_n1O0Oi_dataout, (~ nilllli), ~(nilllll));
	and(wire_n1O0Ol_dataout, nilllli, ~(nilllll));
	and(wire_n1O1i_dataout, nlllOi, ~(nilOlOl));
	and(wire_n1O1lO_dataout, (~ nilll0O), n1O11O);
	and(wire_n1O1OO_dataout, (~ wire_nl0O0OO_o), n1lOOl);
	and(wire_ni00i_dataout, (~ niO111O), ~(niO101l));
	and(wire_ni01i_dataout, niO101l, ~(niO101i));
	and(wire_ni01l_dataout, wire_ni00i_dataout, ~(niO101i));
	and(wire_ni01O_dataout, niO111O, ~(niO101l));
	and(wire_ni0li_dataout, niO110i, ~(niO110l));
	and(wire_ni0ll_dataout, (~ niO110i), ~(niO110l));
	and(wire_ni11l_dataout, (~ nlllil), n0iOO);
	and(wire_ni1li_dataout, (~ niO111l), ~(niO111i));
	and(wire_ni1ll_dataout, niO111l, ~(niO111i));
	and(wire_ni1OO_dataout, wire_ni01O_dataout, ~(niO101i));
	and(wire_nii1l_dataout, (~ niO110O), ~(niO11ii));
	and(wire_nii1O_dataout, niO110O, ~(niO11ii));
	or(wire_niii0i_dataout, ni0OOl, nillOOO);
	assign		wire_niii1l_dataout = ((~ nilOO0O) === 1'b1) ? nlilil : nii1lO;
	and(wire_niii1O_dataout, wire_niii0i_dataout, ~(((~ nilOO0O) & ni0OOl)));
	and(wire_niiiii_dataout, wire_niiiil_dataout, ~(nillOOO));
	or(wire_niiiil_dataout, ni0OOi, nilOl1i);
	assign		wire_niiiiO_dataout = ((~ nilOO0O) === 1'b1) ? nii11l : nii1iO;
	assign		wire_niiili_dataout = ((~ nilOO0O) === 1'b1) ? nii10O : nii1li;
	assign		wire_niiill_dataout = ((~ nilOO0O) === 1'b1) ? ni0O0l : nii1Oi;
	assign		wire_niiilO_dataout = ((~ nilOO0O) === 1'b1) ? ni0O0O : nii1Ol;
	assign		wire_niiiOi_dataout = ((~ nilOO0O) === 1'b1) ? ni0Oii : nii1OO;
	assign		wire_niiiOl_dataout = ((~ nilOO0O) === 1'b1) ? ni0Oil : nii01i;
	assign		wire_niiiOO_dataout = ((~ nilOO0O) === 1'b1) ? ni0OiO : nii01l;
	assign		wire_niil1i_dataout = ((~ nilOO0O) === 1'b1) ? ni0Oli : nii01O;
	assign		wire_niil1l_dataout = ((~ nilOO0O) === 1'b1) ? ni0Oll : nii00i;
	assign		wire_niil1O_dataout = ((~ nilOO0O) === 1'b1) ? ni0OlO : nii00l;
	assign		wire_niiO0O_dataout = ((~ nilOO0O) === 1'b1) ? nii0Ol : nii0OO;
	assign		wire_niiOii_dataout = ((~ nilOO0O) === 1'b1) ? ni0lOi : niil0i;
	assign		wire_niiOil_dataout = ((~ nilOO0O) === 1'b1) ? ni0lOl : niil0l;
	assign		wire_niiOiO_dataout = ((~ nilOO0O) === 1'b1) ? ni0lOO : niil0O;
	assign		wire_niiOli_dataout = ((~ nilOO0O) === 1'b1) ? ni0O1i : niilii;
	assign		wire_niiOll_dataout = ((~ nilOO0O) === 1'b1) ? ni0O1l : niilil;
	assign		wire_niiOlO_dataout = ((~ nilOO0O) === 1'b1) ? ni0O1O : niiliO;
	and(wire_niiOO_dataout, (~ nlil0i), n0i1O);
	assign		wire_niiOOi_dataout = ((~ nilOO0O) === 1'b1) ? ni0O0i : niilli;
	or(wire_niliil_dataout, wire_nililO_dataout, (~ source_ena));
	and(wire_niliiO_dataout, wire_niliOi_dataout, ~((~ source_ena)));
	and(wire_nilili_dataout, wire_niliOl_dataout, ~((~ source_ena)));
	and(wire_nilill_dataout, wire_niliOO_dataout, ~((~ source_ena)));
	and(wire_nililO_dataout, niiO0l, ~((~ nlilil)));
	and(wire_niliOi_dataout, nilO0l, ~((~ nlilil)));
	or(wire_niliOl_dataout, nilO0O, (~ nlilil));
	and(wire_niliOO_dataout, nilOii, ~((~ nlilil)));
	and(wire_nill0i_dataout, wire_nillil_dataout, ~(nilO10i));
	and(wire_nill0l_dataout, niiO0l, ~(nilO11l));
	and(wire_nill0O_dataout, nilO0l, ~(nilO11l));
	and(wire_nill1i_dataout, wire_nill0l_dataout, ~(nilO10i));
	or(wire_nill1l_dataout, wire_nill0O_dataout, nilO10i);
	and(wire_nill1O_dataout, wire_nillii_dataout, ~(nilO10i));
	or(wire_nillii_dataout, nilO0O, nilO11l);
	and(wire_nillil_dataout, nilOii, ~(nilO11l));
	and(wire_nillli_dataout, wire_nillOl_dataout, ~(nilO10i));
	or(wire_nillll_dataout, wire_nillOO_dataout, nilO10i);
	and(wire_nilllO_dataout, wire_nilO1i_dataout, ~(nilO10i));
	and(wire_nillOi_dataout, wire_nilO1l_dataout, ~(nilO10i));
	or(wire_nillOl_dataout, niiO0l, nilO11O);
	and(wire_nillOO_dataout, nilO0l, ~(nilO11O));
	and(wire_nilO1i_dataout, nilO0O, ~(nilO11O));
	and(wire_nilO1l_dataout, nilOii, ~(nilO11O));
	assign		wire_nilOi_dataout = (n00ll === 1'b1) ? wire_niO1l_dataout : wire_nl1li_dataout;
	and(wire_nilOiO_dataout, wire_nilOli_dataout, ((~ n0l1O) & nlil0i));
	assign		wire_nilOli_dataout = (nilO1il === 1'b1) ? (~ ((((~ (niOliO ^ nilOil)) & (~ (niOlli ^ nilOOi))) & (~ (niOlll ^ nilOOl))) & (~ (niOllO ^ nilOOO)))) : (~ ((((~ (niOliO ^ wire_nilOll_o[0])) & (~ (niOlli ^ wire_nilOll_o[1]))) & (~ (niOlll ^ wire_nilOll_o[2]))) & (~ (niOllO ^ wire_nilOll_o[3]))));
	and(wire_niO10i_dataout, wire_niO1il_dataout, ~(nilO1ii));
	and(wire_niO10l_dataout, wire_niO1iO_dataout, ~(nilO1ii));
	or(wire_niO10O_dataout, wire_niO1li_dataout, nilO10O);
	and(wire_niO11l_dataout, wire_niO10O_dataout, ~(nilO1ii));
	and(wire_niO11O_dataout, wire_niO1ii_dataout, ~(nilO1ii));
	and(wire_niO1ii_dataout, wire_niO1ll_dataout, ~(nilO10O));
	and(wire_niO1il_dataout, wire_niO1lO_dataout, ~(nilO10O));
	and(wire_niO1iO_dataout, wire_niO1Oi_dataout, ~(nilO10O));
	and(wire_niO1l_dataout, (~ niO11li), ~(niO11ll));
	assign		wire_niO1li_dataout = (nilO10l === 1'b1) ? wire_nilOll_o[0] : nilOil;
	assign		wire_niO1ll_dataout = (nilO10l === 1'b1) ? wire_nilOll_o[1] : nilOOi;
	assign		wire_niO1lO_dataout = (nilO10l === 1'b1) ? wire_nilOll_o[2] : nilOOl;
	and(wire_niO1O_dataout, niO11li, ~(niO11ll));
	assign		wire_niO1Oi_dataout = (nilO10l === 1'b1) ? wire_nilOll_o[3] : nilOOO;
	or(wire_niOil_dataout, wire_niOiO_dataout, ((nlOOi & (~ wire_nl1OOl_dataout)) & (~ niOii)));
	and(wire_niOiO_dataout, niOii, ~((((~ nlOOi) & wire_nl1OOl_dataout) & niOii)));
	assign		wire_niOlOl_dataout = (nilO1ll === 1'b1) ? wire_nilOiO_dataout : wire_niOlOO_dataout;
	assign		wire_niOlOO_dataout = (nilO1Ol === 1'b1) ? niOi1O : niOi0i;
	assign		wire_niOO0i_dataout = (nilO1ll === 1'b1) ? niOllO : wire_niOOil_dataout;
	assign		wire_niOO0l_dataout = (nilO1Ol === 1'b1) ? niOiiO : niOiOi;
	assign		wire_niOO0O_dataout = (nilO1Ol === 1'b1) ? niOili : niOiOl;
	assign		wire_niOO1i_dataout = (nilO1ll === 1'b1) ? niOliO : wire_niOO0l_dataout;
	assign		wire_niOO1l_dataout = (nilO1ll === 1'b1) ? niOlli : wire_niOO0O_dataout;
	assign		wire_niOO1O_dataout = (nilO1ll === 1'b1) ? niOlll : wire_niOOii_dataout;
	assign		wire_niOOii_dataout = (nilO1Ol === 1'b1) ? niOill : niOiOO;
	assign		wire_niOOil_dataout = (nilO1Ol === 1'b1) ? niOilO : niOl1i;
	assign		wire_niOOOO_dataout = (nilO1lO === 1'b1) ? wire_nilOiO_dataout : wire_nl111i_dataout;
	and(wire_nl00i_dataout, wire_nl0il_dataout, ~(niO10il));
	and(wire_nl00l_dataout, wire_nl0iO_dataout, ~(niO10il));
	and(wire_nl00O_dataout, niO10ii, ~(niO10il));
	assign		wire_nl011i_dataout = ((niOii & n00il) === 1'b1) ? n1lOil : wire_nl011l_dataout;
	and(wire_nl011l_dataout, niO11OO, (niOii & n000O));
	and(wire_nl01i_dataout, (~ niO101O), ~(niO100i));
	and(wire_nl0ii_dataout, wire_nl0li_dataout, ~(niO10il));
	and(wire_nl0il_dataout, wire_nl0ll_dataout, ~(niO10ii));
	and(wire_nl0iO_dataout, niO100O, ~(niO10ii));
	and(wire_nl0li_dataout, wire_nl0lO_dataout, ~(niO10ii));
	and(wire_nl0ll_dataout, niO100l, ~(niO100O));
	and(wire_nl0lO_dataout, (~ niO100l), ~(niO100O));
	and(wire_nl0O0iO_dataout, wire_nl0O0Oi_o[0], (~ wire_n1llil_dataout));
	and(wire_nl0O0li_dataout, wire_nl0O0Oi_o[1], (~ wire_n1llil_dataout));
	and(wire_nl0O0ll_dataout, wire_nl0O0Oi_o[2], (~ wire_n1llil_dataout));
	and(wire_nl0O0lO_dataout, wire_nl0O0Oi_o[3], (~ wire_n1llil_dataout));
	assign		wire_nl0Oil_dataout = (nilOi0O === 1'b1) ? n1Oii : wire_nli11i_dataout;
	assign		wire_nl0OiO_dataout = (nilOi0O === 1'b1) ? n1Oil : wire_nli11l_dataout;
	and(wire_nl0Ol0O_dataout, wire_nl0Olli_o[0], (~ wire_n1llil_dataout));
	assign		wire_nl0Oli_dataout = (nilOi0O === 1'b1) ? n1OiO : wire_nli11O_dataout;
	and(wire_nl0Olii_dataout, wire_nl0Olli_o[1], (~ wire_n1llil_dataout));
	and(wire_nl0Olil_dataout, wire_nl0Olli_o[2], (~ wire_n1llil_dataout));
	and(wire_nl0OliO_dataout, wire_nl0Olli_o[3], (~ wire_n1llil_dataout));
	assign		wire_nl0Oll_dataout = (nilOi0O === 1'b1) ? n1Oli : wire_nli10i_dataout;
	assign		wire_nl0OlO_dataout = (nilOi0O === 1'b1) ? n1Oll : wire_nli10l_dataout;
	assign		wire_nl0OOi_dataout = (nilOi0O === 1'b1) ? n1OlO : wire_nli10O_dataout;
	assign		wire_nl0OOl_dataout = (nilOi0O === 1'b1) ? n1OOi : wire_nli1ii_dataout;
	assign		wire_nl0OOO_dataout = (nilOi0O === 1'b1) ? n1OOl : wire_nli1il_dataout;
	assign		wire_nl100i_dataout = (nilO1OO === 1'b1) ? niOllO : wire_nl10il_dataout;
	and(wire_nl100l_dataout, niOi0l, ~(nilO1Ol));
	and(wire_nl100O_dataout, niOi0O, ~(nilO1Ol));
	assign		wire_nl101i_dataout = (nilO1OO === 1'b1) ? niOliO : wire_nl100l_dataout;
	assign		wire_nl101l_dataout = (nilO1OO === 1'b1) ? niOlli : wire_nl100O_dataout;
	assign		wire_nl101O_dataout = (nilO1OO === 1'b1) ? niOlll : wire_nl10ii_dataout;
	and(wire_nl10ii_dataout, niOiii, ~(nilO1Ol));
	and(wire_nl10il_dataout, niOiil, ~(nilO1Ol));
	assign		wire_nl10Oi_dataout = (nilO01O === 1'b1) ? niO0Ol : wire_nl1i1l_dataout;
	assign		wire_nl10Ol_dataout = (nilO01O === 1'b1) ? niO0OO : wire_nl1i1O_dataout;
	assign		wire_nl10OO_dataout = (nilO01O === 1'b1) ? niOi1i : wire_nl1i0i_dataout;
	assign		wire_nl110i_dataout = (nilO1lO === 1'b1) ? niOlll : wire_nl11il_dataout;
	assign		wire_nl110l_dataout = (nilO1lO === 1'b1) ? niOllO : wire_nl11iO_dataout;
	assign		wire_nl110O_dataout = (nilO1Ol === 1'b1) ? niOi0l : niOiiO;
	assign		wire_nl111i_dataout = (nilO1Ol === 1'b1) ? niOi1l : niOi1O;
	assign		wire_nl111l_dataout = (nilO1lO === 1'b1) ? niOliO : wire_nl110O_dataout;
	assign		wire_nl111O_dataout = (nilO1lO === 1'b1) ? niOlli : wire_nl11ii_dataout;
	assign		wire_nl11ii_dataout = (nilO1Ol === 1'b1) ? niOi0O : niOili;
	assign		wire_nl11il_dataout = (nilO1Ol === 1'b1) ? niOiii : niOill;
	assign		wire_nl11iO_dataout = (nilO1Ol === 1'b1) ? niOiil : niOilO;
	assign		wire_nl11Ol_dataout = (nilO1OO === 1'b1) ? wire_nilOiO_dataout : wire_nl11OO_dataout;
	and(wire_nl11OO_dataout, niOi1l, ~(nilO1Ol));
	assign		wire_nl1i0i_dataout = (nilO01l === 1'b1) ? niO0Ol : niO0OO;
	assign		wire_nl1i0l_dataout = (nilO01l === 1'b1) ? niO0OO : niOi1i;
	and(wire_nl1i1i_dataout, wire_nl1i0l_dataout, ~(nilO01O));
	and(wire_nl1i1l_dataout, niO0iO, ~(nilO01l));
	assign		wire_nl1i1O_dataout = (nilO01l === 1'b1) ? niO0iO : niO0Ol;
	assign		wire_nl1ili_dataout = (nilO00l === 1'b1) ? nl0O0il : wire_nl1iOl_dataout;
	assign		wire_nl1ill_dataout = (nilO00l === 1'b1) ? nl0Oi1i : wire_nl1iOO_dataout;
	assign		wire_nl1ilO_dataout = (nilO00l === 1'b1) ? nl0Oi1l : wire_nl1l1i_dataout;
	assign		wire_nl1iOi_dataout = (nilO00l === 1'b1) ? nl0Oi0i : wire_nl1l1l_dataout;
	assign		wire_nl1iOl_dataout = (nilO00O === 1'b1) ? niOl0l : niOliO;
	assign		wire_nl1iOO_dataout = (nilO00O === 1'b1) ? niOl0O : niOlli;
	assign		wire_nl1l1i_dataout = (nilO00O === 1'b1) ? niOlii : niOlll;
	assign		wire_nl1l1l_dataout = (nilO00O === 1'b1) ? niOlil : niOllO;
	and(wire_nl1li_dataout, (~ ((nlllOi | nlll1O) | (nlOOi & nlll1l))), n00iO);
	assign		wire_nl1liO_dataout = (nilO0ii === 1'b1) ? nl0O0il : wire_nl1lOi_dataout;
	and(wire_nl1ll_dataout, wire_nl1Ol_dataout, ~(niO11OO));
	assign		wire_nl1lli_dataout = (nilO0ii === 1'b1) ? nl0Oi1i : wire_nl1lOl_dataout;
	assign		wire_nl1lll_dataout = (nilO0ii === 1'b1) ? nl0Oi1l : wire_nl1lOO_dataout;
	assign		wire_nl1llO_dataout = (nilO0ii === 1'b1) ? nl0Oi0i : wire_nl1O1i_dataout;
	and(wire_nl1lO_dataout, wire_ni01i_dataout, ~(niO11OO));
	and(wire_nl1lOi_dataout, niOl0l, ~(nilO00O));
	and(wire_nl1lOl_dataout, niOl0O, ~(nilO00O));
	and(wire_nl1lOO_dataout, niOlii, ~(nilO00O));
	assign		wire_nl1O0O_dataout = (nilO0li === 1'b1) ? niOl1O : wire_nl1OiO_dataout;
	and(wire_nl1O1i_dataout, niOlil, ~(nilO00O));
	and(wire_nl1Oi_dataout, niO101i, ~(niO11OO));
	assign		wire_nl1Oii_dataout = (nilO0li === 1'b1) ? niOl0i : wire_nl1Oli_dataout;
	and(wire_nl1Oil_dataout, wire_nl1Oll_dataout, ~(nilO0li));
	and(wire_nl1OiO_dataout, niOl1l, ~(nilO0iO));
	and(wire_nl1Ol_dataout, (~ niO101l), ~(niO101i));
	assign		wire_nl1Oli_dataout = (nilO0iO === 1'b1) ? niOl1l : niOl1O;
	assign		wire_nl1Oll_dataout = (nilO0iO === 1'b1) ? niOl1O : niOl0i;
	and(wire_nl1OO_dataout, niO101O, ~(niO100i));
	or(wire_nl1OOl_dataout, wire_nl1OOO_dataout, (nlOOi & (n0lii | niO10li)));
	assign		wire_nl1OOO_dataout = ((niOii & n00ii) === 1'b1) ? nlil0i : wire_nl011i_dataout;
	assign		wire_nli00i_dataout = (nilOiii === 1'b1) ? n1OlO : wire_nli0lO_dataout;
	assign		wire_nli00l_dataout = (nilOiii === 1'b1) ? n1OOi : wire_nli0Oi_dataout;
	assign		wire_nli00O_dataout = (nilOiii === 1'b1) ? n1OOl : wire_nli0Ol_dataout;
	assign		wire_nli01i_dataout = (nilOiii === 1'b1) ? n1OiO : wire_nli0iO_dataout;
	assign		wire_nli01l_dataout = (nilOiii === 1'b1) ? n1Oli : wire_nli0li_dataout;
	assign		wire_nli01O_dataout = (nilOiii === 1'b1) ? n1Oll : wire_nli0ll_dataout;
	and(wire_nli0ii_dataout, nl0l0O, ~(nilOOOO));
	and(wire_nli0il_dataout, nl0lii, ~(nilOOOO));
	and(wire_nli0iO_dataout, nl0lil, ~(nilOOOO));
	and(wire_nli0li_dataout, nl0liO, ~(nilOOOO));
	and(wire_nli0ll_dataout, nl0lli, ~(nilOOOO));
	and(wire_nli0lO_dataout, nl0lll, ~(nilOOOO));
	and(wire_nli0Oi_dataout, nl0llO, ~(nilOOOO));
	and(wire_nli0Ol_dataout, nl0lOi, ~(nilOOOO));
	assign		wire_nli10i_dataout = (nilOOOO === 1'b1) ? nl0liO : nl0O1l;
	assign		wire_nli10l_dataout = (nilOOOO === 1'b1) ? nl0lli : nl0O1O;
	assign		wire_nli10O_dataout = (nilOOOO === 1'b1) ? nl0lll : nl0O0i;
	assign		wire_nli11i_dataout = (nilOOOO === 1'b1) ? nl0l0O : nl0lOl;
	assign		wire_nli11l_dataout = (nilOOOO === 1'b1) ? nl0lii : nl0lOO;
	assign		wire_nli11O_dataout = (nilOOOO === 1'b1) ? nl0lil : nl0O1i;
	assign		wire_nli1ii_dataout = (nilOOOO === 1'b1) ? nl0llO : nl0O0l;
	assign		wire_nli1il_dataout = (nilOOOO === 1'b1) ? nl0lOi : nl0O0O;
	assign		wire_nli1Ol_dataout = (nilOiii === 1'b1) ? n1Oii : wire_nli0ii_dataout;
	assign		wire_nli1OO_dataout = (nilOiii === 1'b1) ? n1Oil : wire_nli0il_dataout;
	assign		wire_nlii0O_dataout = (nilOiiO === 1'b1) ? nl0l0i : wire_nliiiO_dataout;
	assign		wire_nliiii_dataout = (nilOiiO === 1'b1) ? nl0l0l : wire_nliili_dataout;
	and(wire_nliiil_dataout, wire_nliill_dataout, ~(nilOiiO));
	and(wire_nliiiO_dataout, nl000l, ~(nilOiil));
	assign		wire_nliili_dataout = (nilOiil === 1'b1) ? nl000l : nl0l0i;
	assign		wire_nliill_dataout = (nilOiil === 1'b1) ? nl0l0i : nl0l0l;
	or(wire_nliO1i_dataout, wire_nliO1l_dataout, nilOiOO);
	and(wire_nliO1l_dataout, nlil0l, ~(((n0iOi | n0ill) & (~ nilOO0O))));
	assign		wire_nll00i_dataout = (nilOiOO === 1'b1) ? wire_nll0li_o[2] : nliOiO;
	assign		wire_nll00l_dataout = (nilOiOO === 1'b1) ? wire_nll0li_o[3] : nliOli;
	assign		wire_nll00O_dataout = (nilOiOO === 1'b1) ? wire_nll0li_o[4] : nliOll;
	and(wire_nll01i_dataout, wire_nll0iO_dataout, ~(nilOl1i));
	assign		wire_nll01l_dataout = (nilOiOO === 1'b1) ? wire_nll0li_o[0] : nlilOO;
	assign		wire_nll01O_dataout = (nilOiOO === 1'b1) ? wire_nll0li_o[1] : nliOil;
	assign		wire_nll0ii_dataout = (nilOiOO === 1'b1) ? wire_nll0li_o[5] : nliOlO;
	assign		wire_nll0il_dataout = (nilOiOO === 1'b1) ? wire_nll0li_o[6] : nliOOi;
	assign		wire_nll0iO_dataout = (nilOiOO === 1'b1) ? wire_nll0li_o[7] : nliOOl;
	assign		wire_nll0Oi_dataout = (nilOOOO === 1'b1) ? nl0lOl : wire_nlli0O_dataout;
	assign		wire_nll0Ol_dataout = (nilOOOO === 1'b1) ? nl0lOO : wire_nlliii_dataout;
	assign		wire_nll0OO_dataout = (nilOOOO === 1'b1) ? nl0O1i : wire_nlliil_dataout;
	and(wire_nll1iO_dataout, wire_nll01l_dataout, ~(nilOl1i));
	and(wire_nll1li_dataout, wire_nll01O_dataout, ~(nilOl1i));
	and(wire_nll1ll_dataout, wire_nll00i_dataout, ~(nilOl1i));
	and(wire_nll1lO_dataout, wire_nll00l_dataout, ~(nilOl1i));
	and(wire_nll1Oi_dataout, wire_nll00O_dataout, ~(nilOl1i));
	and(wire_nll1Ol_dataout, wire_nll0ii_dataout, ~(nilOl1i));
	and(wire_nll1OO_dataout, wire_nll0il_dataout, ~(nilOl1i));
	assign		wire_nlli0i_dataout = (nilOOOO === 1'b1) ? nl0O0l : wire_nllilO_dataout;
	assign		wire_nlli0l_dataout = (nilOOOO === 1'b1) ? nl0O0O : wire_nlliOi_dataout;
	assign		wire_nlli0O_dataout = (n0iil === 1'b1) ? wire_nlliOl_o[1] : nliOOO;
	assign		wire_nlli1i_dataout = (nilOOOO === 1'b1) ? nl0O1l : wire_nlliiO_dataout;
	assign		wire_nlli1l_dataout = (nilOOOO === 1'b1) ? nl0O1O : wire_nllili_dataout;
	assign		wire_nlli1O_dataout = (nilOOOO === 1'b1) ? nl0O0i : wire_nllill_dataout;
	assign		wire_nlliii_dataout = (n0iil === 1'b1) ? wire_nlliOl_o[2] : nll11i;
	assign		wire_nlliil_dataout = (n0iil === 1'b1) ? wire_nlliOl_o[3] : nll11l;
	assign		wire_nlliiO_dataout = (n0iil === 1'b1) ? wire_nlliOl_o[4] : nll11O;
	assign		wire_nllili_dataout = (n0iil === 1'b1) ? wire_nlliOl_o[5] : nll10i;
	assign		wire_nllill_dataout = (n0iil === 1'b1) ? wire_nlliOl_o[6] : nll10l;
	assign		wire_nllilO_dataout = (n0iil === 1'b1) ? wire_nlliOl_o[7] : nll10O;
	assign		wire_nlliOi_dataout = (n0iil === 1'b1) ? wire_nlliOl_o[8] : nll1ii;
	assign		wire_nlO00i_dataout = (nilOl1O === 1'b1) ? nlliOO : wire_nlO0iO_dataout;
	assign		wire_nlO00l_dataout = (nilOl1O === 1'b1) ? nlll1i : wire_nlO0li_dataout;
	assign		wire_nlO00O_dataout = (nilOl1O === 1'b1) ? nlll1l : wire_nlO0ll_dataout;
	and(wire_nlO01l_dataout, wire_nlO0ii_dataout, ~(nilOl1O));
	assign		wire_nlO01O_dataout = (nilOl1O === 1'b1) ? nll1il : wire_nlO0il_dataout;
	assign		wire_nlO0ii_dataout = (nilOl1l === 1'b1) ? nlliOO : nll1il;
	assign		wire_nlO0il_dataout = (nilOl1l === 1'b1) ? nlll1i : nlliOO;
	assign		wire_nlO0iO_dataout = (nilOl1l === 1'b1) ? nlll1l : nlll1i;
	assign		wire_nlO0li_dataout = (nilOl1l === 1'b1) ? nlll1O : nlll1l;
	and(wire_nlO0ll_dataout, nlll1O, ~(nilOl1l));
	assign		wire_nlOi0i_dataout = (nilOl0i === 1'b1) ? nl0O1l : wire_nlOilO_dataout;
	assign		wire_nlOi0l_dataout = (nilOl0i === 1'b1) ? nl0O1O : wire_nlOiOi_dataout;
	assign		wire_nlOi0O_dataout = (nilOl0i === 1'b1) ? nl0O0i : wire_nlOiOl_dataout;
	assign		wire_nlOi1i_dataout = (nilOl0i === 1'b1) ? nl0lOl : wire_nlOiiO_dataout;
	assign		wire_nlOi1l_dataout = (nilOl0i === 1'b1) ? nl0lOO : wire_nlOili_dataout;
	assign		wire_nlOi1O_dataout = (nilOl0i === 1'b1) ? nl0O1i : wire_nlOill_dataout;
	assign		wire_nlOiii_dataout = (nilOl0i === 1'b1) ? nl0O0l : wire_nlOiOO_dataout;
	assign		wire_nlOiil_dataout = (nilOl0i === 1'b1) ? nl0O0O : wire_nlOl1i_dataout;
	and(wire_nlOiiO_dataout, nlllOl, ~(nilOliO));
	and(wire_nlOil0O_dataout, nlOil0l, ~(wire_n1llil_dataout));
	and(wire_nlOil1i_dataout, nlOiiOO, ~(wire_n1llil_dataout));
	and(wire_nlOil1O_dataout, nlOil1l, ~(wire_n1llil_dataout));
	and(wire_nlOili_dataout, nlllOO, ~(nilOliO));
	and(wire_nlOill_dataout, nllO1i, ~(nilOliO));
	and(wire_nlOilO_dataout, nllO1l, ~(nilOliO));
	and(wire_nlOiOi_dataout, nllO1O, ~(nilOliO));
	and(wire_nlOiOl_dataout, nllO0i, ~(nilOliO));
	and(wire_nlOiOO_dataout, nllO0l, ~(nilOliO));
	assign		wire_nlOl0O_dataout = (nilOl0l === 1'b1) ? nl0lOl : wire_nlOlOl_dataout;
	and(wire_nlOl1i_dataout, nllO0O, ~(nilOliO));
	assign		wire_nlOlii_dataout = (nilOl0l === 1'b1) ? nl0lOO : wire_nlOlOO_dataout;
	assign		wire_nlOlil_dataout = (nilOl0l === 1'b1) ? nl0O1i : wire_nlOO1i_dataout;
	assign		wire_nlOliO_dataout = (nilOl0l === 1'b1) ? nl0O1l : wire_nlOO1l_dataout;
	assign		wire_nlOlli_dataout = (nilOl0l === 1'b1) ? nl0O1O : wire_nlOO1O_dataout;
	assign		wire_nlOlll_dataout = (nilOl0l === 1'b1) ? nl0O0i : wire_nlOO0i_dataout;
	assign		wire_nlOllO_dataout = (nilOl0l === 1'b1) ? nl0O0l : wire_nlOO0l_dataout;
	assign		wire_nlOlOi_dataout = (nilOl0l === 1'b1) ? nl0O0O : wire_nlOO0O_dataout;
	assign		wire_nlOlOl_dataout = (nilOliO === 1'b1) ? nlllOl : nllOii;
	assign		wire_nlOlOO_dataout = (nilOliO === 1'b1) ? nlllOO : nllOil;
	assign		wire_nlOO0i_dataout = (nilOliO === 1'b1) ? nllO0i : nllOlO;
	assign		wire_nlOO0l_dataout = (nilOliO === 1'b1) ? nllO0l : nllOOi;
	assign		wire_nlOO0O_dataout = (nilOliO === 1'b1) ? nllO0O : nllOOl;
	assign		wire_nlOO1i_dataout = (nilOliO === 1'b1) ? nllO1i : nllOiO;
	assign		wire_nlOO1l_dataout = (nilOliO === 1'b1) ? nllO1l : nllOli;
	assign		wire_nlOO1O_dataout = (nilOliO === 1'b1) ? nllO1O : nllOll;
	assign		wire_nlOOll_dataout = (nilOlii === 1'b1) ? nl0lOl : wire_n110i_dataout;
	assign		wire_nlOOlO_dataout = (nilOlii === 1'b1) ? nl0lOO : wire_n110l_dataout;
	assign		wire_nlOOOi_dataout = (nilOlii === 1'b1) ? nl0O1i : wire_n110O_dataout;
	assign		wire_nlOOOl_dataout = (nilOlii === 1'b1) ? nl0O1l : wire_n11ii_dataout;
	assign		wire_nlOOOO_dataout = (nilOlii === 1'b1) ? nl0O1O : wire_n11il_dataout;
	oper_add   n001l
	( 
	.a({n1OOl, n1OOi, n1OlO, n1Oll, n1Oli, n1OiO, n1Oil, n1Oii}),
	.b({{7{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_n001l_o));
	defparam
		n001l.sgate_representation = 0,
		n001l.width_a = 8,
		n001l.width_b = 8,
		n001l.width_o = 8;
	oper_add   nilOll
	( 
	.a({nilOOO, nilOOl, nilOOi, nilOil}),
	.b({{3{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_nilOll_o));
	defparam
		nilOll.sgate_representation = 0,
		nilOll.width_a = 4,
		nilOll.width_b = 4,
		nilOll.width_o = 4;
	oper_add   nl0O0Oi
	( 
	.a({nl0O0ii, nl0O00O, nl0O00l, n1lllO}),
	.b({{3{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_nl0O0Oi_o));
	defparam
		nl0O0Oi.sgate_representation = 0,
		nl0O0Oi.width_a = 4,
		nl0O0Oi.width_b = 4,
		nl0O0Oi.width_o = 4;
	oper_add   nl0Oill
	( 
	.a({wire_nl0OilO_o[4:1]}),
	.b({{3{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_nl0Oill_o));
	defparam
		nl0Oill.sgate_representation = 0,
		nl0Oill.width_a = 4,
		nl0Oill.width_b = 4,
		nl0Oill.width_o = 4;
	oper_add   nl0OilO
	( 
	.a({nl0Ol0i, nl0Ol1l, nl0Ol1i, nl0Oi0l, 1'b1}),
	.b({(~ nl0Oi0i), (~ nl0Oi1l), (~ nl0Oi1i), (~ nl0O0il), 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_nl0OilO_o));
	defparam
		nl0OilO.sgate_representation = 0,
		nl0OilO.width_a = 5,
		nl0OilO.width_b = 5,
		nl0OilO.width_o = 5;
	oper_add   nl0Olli
	( 
	.a({nl0Ol0i, nl0Ol1l, nl0Ol1i, nl0Oi0l}),
	.b({{3{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_nl0Olli_o));
	defparam
		nl0Olli.sgate_representation = 0,
		nl0Olli.width_a = 4,
		nl0Olli.width_b = 4,
		nl0Olli.width_o = 4;
	oper_add   nliO0l
	( 
	.a({nlilll, nliliO}),
	.b({1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_nliO0l_o));
	defparam
		nliO0l.sgate_representation = 0,
		nliO0l.width_a = 2,
		nliO0l.width_b = 2,
		nliO0l.width_o = 2;
	oper_add   nliO0O
	( 
	.a({nlilOl, nlillO}),
	.b({1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_nliO0O_o));
	defparam
		nliO0O.sgate_representation = 0,
		nliO0O.width_a = 2,
		nliO0O.width_b = 2,
		nliO0O.width_o = 2;
	oper_add   nll0li
	( 
	.a({nliOOl, nliOOi, nliOlO, nliOll, nliOli, nliOiO, nliOil, nlilOO}),
	.b({{7{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_nll0li_o));
	defparam
		nll0li.sgate_representation = 0,
		nll0li.width_a = 8,
		nll0li.width_b = 8,
		nll0li.width_o = 8;
	oper_add   nlliOl
	( 
	.a({nll1ii, nll10O, nll10l, nll10i, nll11O, nll11l, nll11i, nliOOO, 1'b1}),
	.b({{7{1'b1}}, 1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_nlliOl_o));
	defparam
		nlliOl.sgate_representation = 0,
		nlliOl.width_a = 9,
		nlliOl.width_b = 9,
		nlliOl.width_o = 9;
	oper_less_than   nl0O0OO
	( 
	.a({1'b0, nl0Ol0i, nl0Ol1l, nl0Ol1i, nl0Oi0l}),
	.b({nl0Oi0i, nl0Oi1l, nl0Oi1i, nl0O0il, 1'b0}),
	.cin(1'b0),
	.o(wire_nl0O0OO_o));
	defparam
		nl0O0OO.sgate_representation = 0,
		nl0O0OO.width_a = 5,
		nl0O0OO.width_b = 5;
	oper_selector   n0lll
	( 
	.data({nilOOOi, (~ nilOOlO), nilOOli}),
	.o(wire_n0lll_o),
	.sel({n0iOi, n0iiO, n0ill}));
	defparam
		n0lll.width_data = 3,
		n0lll.width_sel = 3;
	oper_selector   n0llO
	( 
	.data({1'b0, nilOOlO, (~ nilOOli)}),
	.o(wire_n0llO_o),
	.sel({n0iOi, n0iiO, n0ill}));
	defparam
		n0llO.width_data = 3,
		n0llO.width_sel = 3;
	oper_selector   n1O00i
	( 
	.data({wire_nl1OOl_dataout, wire_ni1iO_o, 1'b0, {2{wire_n1O0ll_dataout}}}),
	.o(wire_n1O00i_o),
	.sel({n1O10O, n1O10l, nilllii, n1lOil, n1ilil}));
	defparam
		n1O00i.width_data = 5,
		n1O00i.width_sel = 5;
	oper_selector   n1O00O
	( 
	.data({1'b0, (~ wire_ni1iO_o), {2{wire_n1O0lO_dataout}}}),
	.o(wire_n1O00O_o),
	.sel({nilllil, n1O10l, n1lOil, n1ilil}));
	defparam
		n1O00O.width_data = 4,
		n1O00O.width_sel = 4;
	oper_selector   n1O0il
	( 
	.data({(~ wire_nl1OOl_dataout), 1'b0, {2{nillllO}}, 1'b1}),
	.o(wire_n1O0il_o),
	.sel({n1O10O, nillliO, n1lOil, n1ilil, 1'b0}));
	defparam
		n1O0il.width_data = 5,
		n1O0il.width_sel = 5;
	oper_selector   n1O1ii
	( 
	.data({1'b0, wire_n1O0li_dataout}),
	.o(wire_n1O1ii_o),
	.sel({nilll1i, (~ nilll1i)}));
	defparam
		n1O1ii.width_data = 2,
		n1O1ii.width_sel = 2;
	oper_selector   n1O1iO
	( 
	.data({(~ nilll1l), 1'b0}),
	.o(wire_n1O1iO_o),
	.sel({n1lOiO, (~ n1lOiO)}));
	defparam
		n1O1iO.width_data = 2,
		n1O1iO.width_sel = 2;
	oper_selector   n1O1li
	( 
	.data({1'b0, 1'b1, nilll1l}),
	.o(wire_n1O1li_o),
	.sel({nilll1O, n1lOli, n1lOiO}));
	defparam
		n1O1li.width_data = 3,
		n1O1li.width_sel = 3;
	oper_selector   n1O1Oi
	( 
	.data({1'b0, (~ nilll0l), wire_nl0O0OO_o, 1'b1}),
	.o(wire_n1O1Oi_o),
	.sel({nilll0i, n1O11i, n1lOOl, n1lOOi}));
	defparam
		n1O1Oi.width_data = 4,
		n1O1Oi.width_sel = 4;
	oper_selector   ni0Ol
	( 
	.data({1'b0, niO11ii, (~ n1lOil)}),
	.o(wire_ni0Ol_o),
	.sel({n0lii, n0l0l, n0l0i}));
	defparam
		ni0Ol.width_data = 3,
		ni0Ol.width_sel = 3;
	oper_selector   ni0OO
	( 
	.data({niO11il, wire_nii1l_dataout, n1lOil}),
	.o(wire_ni0OO_o),
	.sel({n0lii, n0l0l, n0l0i}));
	defparam
		ni0OO.width_data = 3,
		ni0OO.width_sel = 3;
	oper_selector   ni10i
	( 
	.data({1'b0, wire_ni01i_dataout, wire_ni1li_dataout}),
	.o(wire_ni10i_o),
	.sel({((n0l1O | n0iOO) | n0iOl), n0l1l, n0l1i}));
	defparam
		ni10i.width_data = 3,
		ni10i.width_sel = 3;
	oper_selector   ni10O
	( 
	.data({niO110l, wire_ni01l_dataout, wire_ni1ll_dataout, 1'b0, 1'b1}),
	.o(wire_ni10O_o),
	.sel({n0l1O, n0l1l, n0l1i, n0iOO, n0iOl}));
	defparam
		ni10O.width_data = 5,
		ni10O.width_sel = 5;
	oper_selector   ni11O
	( 
	.data({wire_ni0li_dataout, wire_ni1OO_dataout, niO111i, nlllil, 1'b0}),
	.o(wire_ni11O_o),
	.sel({n0l1O, n0l1l, n0l1i, n0iOO, n0iOl}));
	defparam
		ni11O.width_data = 5,
		ni11O.width_sel = 5;
	oper_selector   ni1ii
	( 
	.data({wire_ni0ll_dataout, niO101i, 1'b0}),
	.o(wire_ni1ii_o),
	.sel({n0l1O, n0l1l, ((n0l1i | n0iOO) | n0iOl)}));
	defparam
		ni1ii.width_data = 3,
		ni1ii.width_sel = 3;
	oper_selector   ni1iO
	( 
	.data({niO110l, (((~ nlllil) & niO11OO) & (~ nlllii)), niO111l, 1'b0, 1'b1}),
	.o(wire_ni1iO_o),
	.sel({n0l1O, n0l1l, n0l1i, n0iOO, n0iOl}));
	defparam
		ni1iO.width_data = 5,
		ni1iO.width_sel = 5;
	oper_selector   nii1i
	( 
	.data({(~ niO11il), wire_nii1O_dataout, 1'b0}),
	.o(wire_nii1i_o),
	.sel({n0lii, n0l0l, n0l0i}));
	defparam
		nii1i.width_data = 3,
		nii1i.width_sel = 3;
	oper_selector   niiii
	( 
	.data({1'b0, niO11iO, (~ niO11iO)}),
	.o(wire_niiii_o),
	.sel({((n0i1O | n0i1l) | n0i1i), n00OO, n00Ol}));
	defparam
		niiii.width_data = 3,
		niiii.width_sel = 3;
	oper_selector   niiiO
	( 
	.data({1'b0, niO11iO, (~ niO11iO)}),
	.o(wire_niiiO_o),
	.sel({((n0i1O | n0i1l) | n00Ol), n0i1i, n00OO}));
	defparam
		niiiO.width_data = 3,
		niiiO.width_sel = 3;
	oper_selector   niill
	( 
	.data({1'b0, niO11iO, (~ niO11iO)}),
	.o(wire_niill_o),
	.sel({((n0i1O | n00OO) | n00Ol), n0i1l, n0i1i}));
	defparam
		niill.width_data = 3,
		niill.width_sel = 3;
	oper_selector   niiOi
	( 
	.data({nlil0i, (~ niO11iO), 1'b0, niO11iO}),
	.o(wire_niiOi_o),
	.sel({n0i1O, n0i1l, (n0i1i | n00OO), n00Ol}));
	defparam
		niiOi.width_data = 4,
		niiOi.width_sel = 4;
	oper_selector   nil0l
	( 
	.data({1'b0, nlOOi, (~ nlOOi)}),
	.o(wire_nil0l_o),
	.sel({(n0iii | n0i0O), n0i0l, n0i0i}));
	defparam
		nil0l.width_data = 3,
		nil0l.width_sel = 3;
	oper_selector   nili0i
	( 
	.data({1'b0, wire_nillli_dataout, wire_nill1i_dataout, wire_niliil_dataout}),
	.o(wire_nili0i_o),
	.sel({nilOii, nilO0O, niiO0l, nilO0l}));
	defparam
		nili0i.width_data = 4,
		nili0i.width_sel = 4;
	oper_selector   nili0l
	( 
	.data({1'b0, wire_nillll_dataout, wire_nill1l_dataout, wire_niliiO_dataout}),
	.o(wire_nili0l_o),
	.sel({nilOii, nilO0O, niiO0l, nilO0l}));
	defparam
		nili0l.width_data = 4,
		nili0l.width_sel = 4;
	oper_selector   nili0O
	( 
	.data({1'b1, wire_nilllO_dataout, wire_nill1O_dataout, wire_nilili_dataout}),
	.o(wire_nili0O_o),
	.sel({nilOii, nilO0O, niiO0l, nilO0l}));
	defparam
		nili0O.width_data = 4,
		nili0O.width_sel = 4;
	oper_selector   nili1l
	( 
	.data({1'b0, nlilil, 1'b1}),
	.o(wire_nili1l_o),
	.sel({nilOii, (nilO0O | nilO0l), niiO0l}));
	defparam
		nili1l.width_data = 3,
		nili1l.width_sel = 3;
	oper_selector   nilii
	( 
	.data({1'b0, nlOOi, (~ nlOOi)}),
	.o(wire_nilii_o),
	.sel({(n0iii | n0i0i), n0i0O, n0i0l}));
	defparam
		nilii.width_data = 3,
		nilii.width_sel = 3;
	oper_selector   niliii
	( 
	.data({1'b0, wire_nillOi_dataout, wire_nill0i_dataout, wire_nilill_dataout}),
	.o(wire_niliii_o),
	.sel({nilOii, nilO0O, niiO0l, nilO0l}));
	defparam
		niliii.width_data = 4,
		niliii.width_sel = 4;
	oper_selector   niliO
	( 
	.data({nlOOi, (~ nlOOi), 1'b0}),
	.o(wire_niliO_o),
	.sel({n0iii, n0i0O, (n0i0l | n0i0i)}));
	defparam
		niliO.width_data = 3,
		niliO.width_sel = 3;
	oper_selector   nilll
	( 
	.data({(~ nlOOi), 1'b0, nlOOi}),
	.o(wire_nilll_o),
	.sel({n0iii, (n0i0O | n0i0l), n0i0i}));
	defparam
		nilll.width_data = 3,
		nilll.width_sel = 3;
	oper_selector   nilOl
	( 
	.data({1'b0, wire_niO1O_dataout, (~ wire_nl1li_dataout)}),
	.o(wire_nilOl_o),
	.sel({n00Oi, n00ll, n00lO}));
	defparam
		nilOl.width_data = 3,
		nilOl.width_sel = 3;
	oper_selector   nilOO
	( 
	.data({(~ wire_nl1li_dataout), niO11ll, 1'b0}),
	.o(wire_nilOO_o),
	.sel({n00Oi, n00ll, n00lO}));
	defparam
		nilOO.width_data = 3,
		nilOO.width_sel = 3;
	oper_selector   niO1i
	( 
	.data({1'b0, (sink_val & wire_nl1li_dataout), wire_nl1li_dataout}),
	.o(wire_niO1i_o),
	.sel({n00Oi, n00ll, n00lO}));
	defparam
		niO1i.width_data = 3,
		niO1i.width_sel = 3;
	oper_selector   niOOl
	( 
	.data({1'b0, wire_nl00i_dataout, nlllil}),
	.o(wire_niOOl_o),
	.sel({niO11lO, n00iO, n000i}));
	defparam
		niOOl.width_data = 3,
		niOOl.width_sel = 3;
	oper_selector   nl10l
	( 
	.data({1'b0, niO10il, (~ nlil0i), wire_nl1lO_dataout}),
	.o(wire_nl10l_o),
	.sel({(((n00li | n00il) | n000l) | n000i), n00iO, n00ii, n000O}));
	defparam
		nl10l.width_data = 4,
		nl10l.width_sel = 4;
	oper_selector   nl11i
	( 
	.data({1'b0, wire_nl1OO_dataout, nl000l}),
	.o(wire_nl11i_o),
	.sel({niO11Oi, n00il, n000l}));
	defparam
		nl11i.width_data = 3,
		nl11i.width_sel = 3;
	oper_selector   nl11O
	( 
	.data({1'b0, wire_nl00l_dataout, wire_nl1ll_dataout}),
	.o(wire_nl11O_o),
	.sel({niO11Ol, n00iO, n000O}));
	defparam
		nl11O.width_data = 3,
		nl11O.width_sel = 3;
	oper_selector   nl1ii
	( 
	.data({1'b0, wire_nl00O_dataout, wire_nl01i_dataout, wire_nl1Oi_dataout}),
	.o(wire_nl1ii_o),
	.sel({(((n00li | n00ii) | n000l) | n000i), n00iO, n00il, n000O}));
	defparam
		nl1ii.width_data = 4,
		nl1ii.width_sel = 4;
	oper_selector   nl1iO
	( 
	.data({1'b1, wire_nl0ii_dataout, niO100i, (~ nlllil), (~ nl000l), nlil0i, niO11OO}),
	.o(wire_nl1iO_o),
	.sel({n00li, n00iO, n00il, n000i, n000l, n00ii, n000O}));
	defparam
		nl1iO.width_data = 7,
		nl1iO.width_sel = 7;
	assign
		decfail = niO00O,
		nil0i0i = (nil0iil ^ (nil0iii ^ (nil0ili ^ (((((((nll1lli & nll1ill) ^ (nll1liO & nll1ilO)) ^ (nll1lil & nll1iOi)) ^ (nll1lii & nll1iOl)) ^ (nll1l0O & nll1iOO)) ^ (nll1l0l & nll1l1i)) ^ (nll1l0i & nll1l1l))))),
		nil0i0l = (nil0iii ^ (nil0ili ^ ((((((nll1lli & nll1ilO) ^ (nll1liO & nll1iOi)) ^ (nll1lil & nll1iOl)) ^ (nll1lii & nll1iOO)) ^ (nll1l0O & nll1l1i)) ^ (nll1l0l & nll1l1l)))),
		nil0i0O = (nil0ili ^ (((((nll1lli & nll1iOi) ^ (nll1liO & nll1iOl)) ^ (nll1lil & nll1iOO)) ^ (nll1lii & nll1l1i)) ^ (nll1l0O & nll1l1l))),
		nil0iii = ((nll1lli & nll1l1i) ^ (nll1liO & nll1l1l)),
		nil0iil = (((nll1lli & nll1iOO) ^ (nll1liO & nll1l1i)) ^ (nll1lil & nll1l1l)),
		nil0iiO = ((((nll1lli & nll1iOl) ^ (nll1liO & nll1iOO)) ^ (nll1lil & nll1l1i)) ^ (nll1lii & nll1l1l)),
		nil0ili = (nll1lli & nll1l1l),
		nil0ill = (nil0iOO ^ (nil0iOl ^ (nil0l1l ^ (((((((nliO1li & nlilOll) ^ (nliO1iO & nlilOlO)) ^ (nliO1il & nlilOOi)) ^ (nliO1ii & nlilOOl)) ^ (nliO10O & nlilOOO)) ^ (nliO10l & nliO11i)) ^ (nliO10i & nliO11l))))),
		nil0ilO = (nil0iOl ^ (nil0l1l ^ ((((((nliO1li & nlilOlO) ^ (nliO1iO & nlilOOi)) ^ (nliO1il & nlilOOl)) ^ (nliO1ii & nlilOOO)) ^ (nliO10O & nliO11i)) ^ (nliO10l & nliO11l)))),
		nil0iOi = (nil0l1l ^ (((((nliO1li & nlilOOi) ^ (nliO1iO & nlilOOl)) ^ (nliO1il & nlilOOO)) ^ (nliO1ii & nliO11i)) ^ (nliO10O & nliO11l))),
		nil0iOl = ((nliO1li & nliO11i) ^ (nliO1iO & nliO11l)),
		nil0iOO = (((nliO1li & nlilOOO) ^ (nliO1iO & nliO11i)) ^ (nliO1il & nliO11l)),
		nil0l0i = (nil0l0O ^ (nil0liO ^ ((((((nliiili & nlii0lO) ^ (nliiiiO & nlii0Oi)) ^ (nliiiil & nlii0Ol)) ^ (nliiiii & nlii0OO)) ^ (nliii0O & nliii1i)) ^ (nliii0l & nliii1l)))),
		nil0l0l = (nil0liO ^ (((((nliiili & nlii0Oi) ^ (nliiiiO & nlii0Ol)) ^ (nliiiil & nlii0OO)) ^ (nliiiii & nliii1i)) ^ (nliii0O & nliii1l))),
		nil0l0O = ((nliiili & nliii1i) ^ (nliiiiO & nliii1l)),
		nil0l1i = ((((nliO1li & nlilOOl) ^ (nliO1iO & nlilOOO)) ^ (nliO1il & nliO11i)) ^ (nliO1ii & nliO11l)),
		nil0l1l = (nliO1li & nliO11l),
		nil0l1O = (nil0lii ^ (nil0l0O ^ (nil0liO ^ (((((((nliiili & nlii0ll) ^ (nliiiiO & nlii0lO)) ^ (nliiiil & nlii0Oi)) ^ (nliiiii & nlii0Ol)) ^ (nliii0O & nlii0OO)) ^ (nliii0l & nliii1i)) ^ (nliii0i & nliii1l))))),
		nil0lii = (((nliiili & nlii0OO) ^ (nliiiiO & nliii1i)) ^ (nliiiil & nliii1l)),
		nil0lil = ((((nliiili & nlii0Ol) ^ (nliiiiO & nlii0OO)) ^ (nliiiil & nliii1i)) ^ (nliiiii & nliii1l)),
		nil0liO = (nliiili & nliii1l),
		nil0lli = (nil0lOl ^ (nil0lOi ^ (nil0O1i ^ (((((((nli1Oli & nli1lll) ^ (nli1OiO & nli1llO)) ^ (nli1Oil & nli1lOi)) ^ (nli1Oii & nli1lOl)) ^ (nli1O0O & nli1lOO)) ^ (nli1O0l & nli1O1i)) ^ (nli1O0i & nli1O1l))))),
		nil0lll = (nil0lOi ^ (nil0O1i ^ ((((((nli1Oli & nli1llO) ^ (nli1OiO & nli1lOi)) ^ (nli1Oil & nli1lOl)) ^ (nli1Oii & nli1lOO)) ^ (nli1O0O & nli1O1i)) ^ (nli1O0l & nli1O1l)))),
		nil0llO = (nil0O1i ^ (((((nli1Oli & nli1lOi) ^ (nli1OiO & nli1lOl)) ^ (nli1Oil & nli1lOO)) ^ (nli1Oii & nli1O1i)) ^ (nli1O0O & nli1O1l))),
		nil0lOi = ((nli1Oli & nli1O1i) ^ (nli1OiO & nli1O1l)),
		nil0lOl = (((nli1Oli & nli1lOO) ^ (nli1OiO & nli1O1i)) ^ (nli1Oil & nli1O1l)),
		nil0lOO = ((((nli1Oli & nli1lOl) ^ (nli1OiO & nli1lOO)) ^ (nli1Oil & nli1O1i)) ^ (nli1Oii & nli1O1l)),
		nil0O0i = (nil0OiO ^ (nil0Oil ^ (nil0O0O ^ (((((((nli11Ol & nl0O1li) ^ (nli11lO & nl0O1ll)) ^ (nli11ll & nl0O1lO)) ^ (nli11li & nl0O1Oi)) ^ (nli11iO & nl0O1Ol)) ^ (nli11il & nl0O1OO)) ^ (nli11ii & nl0O01i))))),
		nil0O0l = (nil0Oil ^ (nil0O0O ^ ((((((nli11Ol & nl0O1ll) ^ (nli11lO & nl0O1lO)) ^ (nli11ll & nl0O1Oi)) ^ (nli11li & nl0O1Ol)) ^ (nli11iO & nl0O1OO)) ^ (nli11il & nl0O01i)))),
		nil0O0O = (nli11Ol & nl0O01i),
		nil0O1i = (nli1Oli & nli1O1l),
		nil0O1l = (n1lOOi | wire_n1llil_dataout),
		nil0O1O = (n1lOlO | wire_n1llil_dataout),
		nil0Oii = (nil0O0O ^ (((((nli11Ol & nl0O1lO) ^ (nli11lO & nl0O1Oi)) ^ (nli11ll & nl0O1Ol)) ^ (nli11li & nl0O1OO)) ^ (nli11iO & nl0O01i))),
		nil0Oil = ((nli11Ol & nl0O1OO) ^ (nli11lO & nl0O01i)),
		nil0OiO = (((nli11Ol & nl0O1Ol) ^ (nli11lO & nl0O1OO)) ^ (nli11ll & nl0O01i)),
		nil0Oli = ((((nli11Ol & nl0O1Oi) ^ (nli11lO & nl0O1Ol)) ^ (nli11ll & nl0O1OO)) ^ (nli11li & nl0O01i)),
		nil0Oll = ((~ nilliOO) & ((~ nilliOl) & nl0OOli)),
		nil0OlO = ((~ nilliOO) & ((~ nilliOl) & nl0OOiO)),
		nil0OOi = ((~ nilliOO) & ((~ nilliOl) & nl0OOil)),
		nil0OOl = ((~ nilliOO) & ((~ nilliOl) & nl0OOii)),
		nil0OOO = ((~ nilliOO) & ((~ nilliOl) & nl0OO0O)),
		nili00i = (nil0l1O ^ (nil0l0i ^ (nil0l0l ^ ((((((nliiiii & nlii0li) ^ (nliii0O & nlii0ll)) ^ (nliii0l & nlii0lO)) ^ (nliii0i & nlii0Oi)) ^ (nliii1O & nlii0Ol)) ^ nil0lii)))),
		nili00l = (nil0l0i ^ (nil0l0l ^ (nil0lil ^ (((((((nliiiil & nlii0li) ^ (nliiiii & nlii0ll)) ^ (nliii0O & nlii0lO)) ^ (nliii0l & nlii0Oi)) ^ (nliii0i & nlii0Ol)) ^ (nliii1O & nlii0OO)) ^ nil0l0O)))),
		nili00O = (nil0l0l ^ (nil0lil ^ (nil0lii ^ ((((((((nliiiiO & nlii0li) ^ (nliiiil & nlii0ll)) ^ (nliiiii & nlii0lO)) ^ (nliii0O & nlii0Oi)) ^ (nliii0l & nlii0Ol)) ^ (nliii0i & nlii0OO)) ^ (nliii1O & nliii1i)) ^ nil0liO)))),
		nili01i = (((nliii0i & nlii0li) ^ (nliii1O & nlii0ll)) ^ nil0l0i),
		nili01l = (nil0l1O ^ ((((nliii0l & nlii0li) ^ (nliii0i & nlii0ll)) ^ (nliii1O & nlii0lO)) ^ nil0l0l)),
		nili01O = (nil0l1O ^ (nil0l0i ^ (((((nliii0O & nlii0li) ^ (nliii0l & nlii0ll)) ^ (nliii0i & nlii0lO)) ^ (nliii1O & nlii0Oi)) ^ nil0lil))),
		nili0ii = (nil0lil ^ (nil0lii ^ (((((((((nliiili & nlii0li) ^ (nliiiiO & nlii0ll)) ^ (nliiiil & nlii0lO)) ^ (nliiiii & nlii0Oi)) ^ (nliii0O & nlii0Ol)) ^ (nliii0l & nlii0OO)) ^ (nliii0i & nliii1i)) ^ (nliii1O & nliii1l)) ^ nil0l0O))),
		nili0il = ((nliO11O & nlilOli) ^ nil0ill),
		nili0iO = (wire_n1llil_dataout | (n1lOll | (nillili & (~ nlOiiOO)))),
		nili0li = (((nliO10i & nlilOli) ^ (nliO11O & nlilOll)) ^ nil0ilO),
		nili0ll = (nil0ill ^ ((((nliO10l & nlilOli) ^ (nliO10i & nlilOll)) ^ (nliO11O & nlilOlO)) ^ nil0iOi)),
		nili0lO = (nil0ill ^ (nil0ilO ^ (((((nliO10O & nlilOli) ^ (nliO10l & nlilOll)) ^ (nliO10i & nlilOlO)) ^ (nliO11O & nlilOOi)) ^ nil0l1i))),
		nili0Oi = (nil0ill ^ (nil0ilO ^ (nil0iOi ^ ((((((nliO1ii & nlilOli) ^ (nliO10O & nlilOll)) ^ (nliO10l & nlilOlO)) ^ (nliO10i & nlilOOi)) ^ (nliO11O & nlilOOl)) ^ nil0iOO)))),
		nili0Ol = (nil0ilO ^ (nil0iOi ^ (nil0l1i ^ (((((((nliO1il & nlilOli) ^ (nliO1ii & nlilOll)) ^ (nliO10O & nlilOlO)) ^ (nliO10l & nlilOOi)) ^ (nliO10i & nlilOOl)) ^ (nliO11O & nlilOOO)) ^ nil0iOl)))),
		nili0OO = (nil0iOi ^ (nil0l1i ^ (nil0iOO ^ ((((((((nliO1iO & nlilOli) ^ (nliO1il & nlilOll)) ^ (nliO1ii & nlilOlO)) ^ (nliO10O & nlilOOi)) ^ (nliO10l & nlilOOl)) ^ (nliO10i & nlilOOO)) ^ (nliO11O & nliO11i)) ^ nil0l1l)))),
		nili10i = ((~ n1lOll) & nlllOil),
		nili10l = (wire_n1llil_dataout | (n1O11O | (n1lOiO | nillill))),
		nili10O = ((nli1O1O & nli1lli) ^ nil0lli),
		nili11i = ((~ nilliOO) & ((~ nilliOl) & nl0OO0l)),
		nili11l = ((~ nilliOO) & ((~ nilliOl) & nl0OO0i)),
		nili11O = ((~ nilliOO) & ((~ nilliOl) & nl0Ol0l)),
		nili1ii = (((nli1O0i & nli1lli) ^ (nli1O1O & nli1lll)) ^ nil0lll),
		nili1il = (nil0lli ^ ((((nli1O0l & nli1lli) ^ (nli1O0i & nli1lll)) ^ (nli1O1O & nli1llO)) ^ nil0llO)),
		nili1iO = (nil0lli ^ (nil0lll ^ (((((nli1O0O & nli1lli) ^ (nli1O0l & nli1lll)) ^ (nli1O0i & nli1llO)) ^ (nli1O1O & nli1lOi)) ^ nil0lOO))),
		nili1li = (nil0lli ^ (nil0lll ^ (nil0llO ^ ((((((nli1Oii & nli1lli) ^ (nli1O0O & nli1lll)) ^ (nli1O0l & nli1llO)) ^ (nli1O0i & nli1lOi)) ^ (nli1O1O & nli1lOl)) ^ nil0lOl)))),
		nili1ll = (nil0lll ^ (nil0llO ^ (nil0lOO ^ (((((((nli1Oil & nli1lli) ^ (nli1Oii & nli1lll)) ^ (nli1O0O & nli1llO)) ^ (nli1O0l & nli1lOi)) ^ (nli1O0i & nli1lOl)) ^ (nli1O1O & nli1lOO)) ^ nil0lOi)))),
		nili1lO = (nil0llO ^ (nil0lOO ^ (nil0lOl ^ ((((((((nli1OiO & nli1lli) ^ (nli1Oil & nli1lll)) ^ (nli1Oii & nli1llO)) ^ (nli1O0O & nli1lOi)) ^ (nli1O0l & nli1lOl)) ^ (nli1O0i & nli1lOO)) ^ (nli1O1O & nli1O1i)) ^ nil0O1i)))),
		nili1Oi = (nil0lOO ^ (nil0lOl ^ (((((((((nli1Oli & nli1lli) ^ (nli1OiO & nli1lll)) ^ (nli1Oil & nli1llO)) ^ (nli1Oii & nli1lOi)) ^ (nli1O0O & nli1lOl)) ^ (nli1O0l & nli1lOO)) ^ (nli1O0i & nli1O1i)) ^ (nli1O1O & nli1O1l)) ^ nil0lOi))),
		nili1Ol = ((nliii1O & nlii0li) ^ nil0l1O),
		nili1OO = (wire_n1llil_dataout | (n1lOll | (nillili & (~ nllO11l)))),
		nilii0i = (wire_n1llil_dataout | (n1lOll | (nillili & (~ nlOil1l)))),
		nilii0l = (((nll1l0i & nll1ili) ^ (nll1l1O & nll1ill)) ^ nil0i0l),
		nilii0O = (nil0i0i ^ ((((nll1l0l & nll1ili) ^ (nll1l0i & nll1ill)) ^ (nll1l1O & nll1ilO)) ^ nil0i0O)),
		nilii1l = (nil0l1i ^ (nil0iOO ^ (((((((((nliO1li & nlilOli) ^ (nliO1iO & nlilOll)) ^ (nliO1il & nlilOlO)) ^ (nliO1ii & nlilOOi)) ^ (nliO10O & nlilOOl)) ^ (nliO10l & nlilOOO)) ^ (nliO10i & nliO11i)) ^ (nliO11O & nliO11l)) ^ nil0iOl))),
		nilii1O = ((nll1l1O & nll1ili) ^ nil0i0i),
		niliiii = (nil0i0i ^ (nil0i0l ^ (((((nll1l0O & nll1ili) ^ (nll1l0l & nll1ill)) ^ (nll1l0i & nll1ilO)) ^ (nll1l1O & nll1iOi)) ^ nil0iiO))),
		niliiil = (nil0i0i ^ (nil0i0l ^ (nil0i0O ^ ((((((nll1lii & nll1ili) ^ (nll1l0O & nll1ill)) ^ (nll1l0l & nll1ilO)) ^ (nll1l0i & nll1iOi)) ^ (nll1l1O & nll1iOl)) ^ nil0iil)))),
		niliiiO = (nil0i0l ^ (nil0i0O ^ (nil0iiO ^ (((((((nll1lil & nll1ili) ^ (nll1lii & nll1ill)) ^ (nll1l0O & nll1ilO)) ^ (nll1l0l & nll1iOi)) ^ (nll1l0i & nll1iOl)) ^ (nll1l1O & nll1iOO)) ^ nil0iii)))),
		niliili = (nil0i0O ^ (nil0iiO ^ (nil0iil ^ ((((((((nll1liO & nll1ili) ^ (nll1lil & nll1ill)) ^ (nll1lii & nll1ilO)) ^ (nll1l0O & nll1iOi)) ^ (nll1l0l & nll1iOl)) ^ (nll1l0i & nll1iOO)) ^ (nll1l1O & nll1l1i)) ^ nil0ili)))),
		niliilO = (nil0iiO ^ (nil0iil ^ (((((((((nll1lli & nll1ili) ^ (nll1liO & nll1ill)) ^ (nll1lil & nll1ilO)) ^ (nll1lii & nll1iOi)) ^ (nll1l0O & nll1iOl)) ^ (nll1l0l & nll1iOO)) ^ (nll1l0i & nll1l1i)) ^ (nll1l1O & nll1l1l)) ^ nil0iii))),
		niliiOl = (wire_n1llil_dataout | (n1lOll | (nillili & (~ nlOil0l)))),
		niliiOO = (nlO1i ^ ((~ n11i) & niOO0Oi)),
		nilil0i = (nlO0l ^ ((~ n11i) & niOOl1O)),
		nilil0l = (nlO0O ^ ((~ n11i) & niOOl0i)),
		nilil0O = (nlOii ^ ((~ n11i) & niOOl0l)),
		nilil1i = (nlO1l ^ ((~ n11i) & niOOiOO)),
		nilil1l = (nlO1O ^ ((~ n11i) & niOOl1i)),
		nilil1O = (nlO0i ^ ((~ n11i) & niOOl1l)),
		nililii = (nlOil ^ ((~ n11i) & niOOl0O)),
		nililil = (nlO1i ^ ((~ n11i) & (niOii1O ^ (niOii1l ^ (niOii1i ^ niOi0lO))))),
		nililiO = (nlO1l ^ ((~ n11i) & (niOii1O ^ (niOii1l ^ niOi0Oi)))),
		nililli = (nlO1O ^ ((~ n11i) & (niOii1l ^ (niOii1i ^ (niOi0Ol ^ niOi0lO))))),
		nililll = (nlO0i ^ ((~ n11i) & (niOii1i ^ (niOi0OO ^ (niOi0Oi ^ niOi0lO))))),
		nilillO = (nlO0l ^ ((~ n11i) & (niOii1O ^ (niOi0Ol ^ (niOi0Oi ^ niOi0lO))))),
		nililOi = (nlO0O ^ ((~ n11i) & (niOi0OO ^ (niOi0Ol ^ niOi0Oi)))),
		nililOl = (nlOii ^ ((~ n11i) & (niOii1i ^ (niOi0OO ^ niOi0Ol)))),
		nililOO = (nlOil ^ ((~ n11i) & (niOii1l ^ (niOii1i ^ (niOOlii ^ niOi0OO))))),
		niliO0i = (nlO0i ^ ((~ n11i) & (niOilll ^ (niOilli ^ (niOilil ^ niOilii))))),
		niliO0l = (nlO0l ^ ((~ n11i) & (niOiliO ^ (niOilil ^ niOilii)))),
		niliO0O = (nlO0O ^ ((~ n11i) & (niOilli ^ (niOiliO ^ niOilil)))),
		niliO1i = (nlO1i ^ ((~ n11i) & (niOillO ^ (niOilll ^ niOilii)))),
		niliO1l = (nlO1l ^ ((~ n11i) & (niOillO ^ niOilil))),
		niliO1O = (nlO1O ^ ((~ n11i) & (niOillO ^ (niOilll ^ (niOiliO ^ niOilii))))),
		niliOii = (nlOii ^ ((~ n11i) & (niOilll ^ (niOilli ^ (niOiliO ^ niOii0i))))),
		niliOil = (nlOil ^ ((~ n11i) & (niOillO ^ (niOilll ^ (niOilli ^ niOil0O))))),
		niliOiO = (nlO1i ^ ((~ n11i) & (niOl10O ^ niOl11l))),
		niliOli = (nlO1l ^ ((~ n11i) & niOl11O)),
		niliOll = (nlO1O ^ ((~ n11i) & (niOl10O ^ (niOl10i ^ niOl11l)))),
		niliOlO = (nlO0i ^ ((~ n11i) & (niOl10O ^ (niOl10l ^ (niOl11O ^ niOl11l))))),
		niliOOi = (nlO0l ^ ((~ n11i) & (niOl10i ^ (niOl11O ^ niOl11l)))),
		niliOOl = (nlO0O ^ ((~ n11i) & (niOl10l ^ (niOl10i ^ (niOl11O ^ niOilOi))))),
		niliOOO = (nlOii ^ ((~ n11i) & (niOl10O ^ (niOl10l ^ (niOl10i ^ niOiOOO))))),
		nill00i = (nlO1l ^ ((~ n11i) & niOO11O)),
		nill00l = (nlO1O ^ ((~ n11i) & (niOO11l ^ niOllli))),
		nill00O = (nlO0i ^ ((~ n11i) & (niOO11O ^ (niOO11l ^ niOlOlO)))),
		nill01i = (nlOii ^ ((~ n11i) & (niOlliO ^ niOll0l))),
		nill01l = (nlOil ^ ((~ n11i) & niOll0O)),
		nill01O = (nlO1i ^ ((~ n11i) & niOO11l)),
		nill0ii = (nlO0l ^ ((~ n11i) & (niOO11O ^ (niOO11l ^ niOlOOi)))),
		nill0il = (nlO0O ^ ((~ n11i) & (niOO11O ^ niOlOOl))),
		nill0iO = (nlOii ^ ((~ n11i) & niOlOOO)),
		nill0li = (nlOil ^ ((~ n11i) & niOO11i)),
		nill0ll = (nlO1i ^ ((~ n11i) & niOO0lO)),
		nill0lO = (nlO1l ^ ((~ n11i) & niOO10i)),
		nill0Oi = (nlO1O ^ ((~ n11i) & (niOO0lO ^ niOO00O))),
		nill0Ol = (nlO0i ^ ((~ n11i) & (niOO0lO ^ niOO0ii))),
		nill0OO = (nlO0l ^ ((~ n11i) & (niOO0lO ^ niOO0il))),
		nill10i = (nlO1O ^ ((~ n11i) & (niOl0Ol ^ niOl0lO))),
		nill10l = (nlO0i ^ ((~ n11i) & (niOl0OO ^ (niOl0Oi ^ niOl0lO)))),
		nill10O = (nlO0l ^ ((~ n11i) & (niOl0Ol ^ (niOl0Oi ^ (niOl0lO ^ niOl1ii))))),
		nill11i = (nlOil ^ ((~ n11i) & (niOl10O ^ (niOl10l ^ niOl11i)))),
		nill11l = (nlO1i ^ ((~ n11i) & niOl0lO)),
		nill11O = (nlO1l ^ ((~ n11i) & niOl0Oi)),
		nill1ii = (nlO0O ^ ((~ n11i) & (niOl0OO ^ (niOl0Ol ^ (niOl0Oi ^ niOl0iO))))),
		nill1il = (nlOii ^ ((~ n11i) & (niOl0OO ^ (niOl0Ol ^ niOl0li)))),
		nill1iO = (nlOil ^ ((~ n11i) & (niOl0OO ^ niOl0ll))),
		nill1li = (nlO1i ^ ((~ n11i) & niOllii)),
		nill1ll = (nlO1l ^ ((~ n11i) & niOllil)),
		nill1lO = (nlO1O ^ ((~ n11i) & (niOlliO ^ niOllii))),
		nill1Oi = (nlO0i ^ ((~ n11i) & (niOllil ^ (niOllii ^ niOli1i)))),
		nill1Ol = (nlO0l ^ ((~ n11i) & (niOlliO ^ (niOllil ^ (niOllii ^ niOll1O))))),
		nill1OO = (nlO0O ^ ((~ n11i) & (niOlliO ^ (niOllil ^ niOll0i)))),
		nilli0l = (nlOil ^ ((~ n11i) & niOO0ll)),
		nilli0O = (nilliOi | nilliii),
		nilli1i = (nlO0O ^ ((~ n11i) & niOO0iO)),
		nilli1l = (nlOii ^ ((~ n11i) & niOO0li)),
		nilliii = (n1O11i | wire_nl1OOl_dataout),
		nilliil = (n1lOiO | wire_n1llil_dataout),
		nillili = ((n1lOOl | n1lOli) | n1lOiO),
		nillill = (n1lOOi | n1lOli),
		nillilO = ((n1O10i | n1lOOO) | n1lOll),
		nilliOi = (n1lOli | n1lOiO),
		nilliOl = (n1O10i | n1lOlO),
		nilliOO = ((n1lOll | n1lOli) | n1lOiO),
		nilll0i = (((((((((((n1O10O | n1O10l) | n1O10i) | n1O11O) | n1O11l) | n1lOOO) | n1lOlO) | n1lOll) | n1lOli) | n1lOiO) | n1lOil) | n1ilil),
		nilll0l = (nli11Ol | (nli11lO | (nli11ll | (nli11li | (nli11iO | (nli11il | (nli11ii | nl0OOll))))))),
		nilll0O = ((~ nl0Ol0i) | (nl0Ol1l | (nl0Ol1i | nl0Oi0l))),
		nilll1i = ((((((((((((n1O10O | n1O10l) | n1O10i) | n1O11O) | n1O11l) | n1O11i) | n1lOOO) | n1lOOl) | n1lOOi) | n1lOlO) | n1lOll) | n1lOli) | n1lOiO),
		nilll1l = (nl0O0ii | (nl0O00O | ((~ n1lllO) | (~ nl0O00l)))),
		nilll1O = ((((((((((((n1O10O | n1O10l) | n1O10i) | n1O11O) | n1O11l) | n1O11i) | n1lOOO) | n1lOOl) | n1lOOi) | n1lOlO) | n1lOll) | n1lOil) | n1ilil),
		nilllii = ((((((((((n1O10i | n1O11O) | n1O11l) | n1O11i) | n1lOOO) | n1lOOl) | n1lOOi) | n1lOlO) | n1lOll) | n1lOli) | n1lOiO),
		nilllil = (((((((((((n1O10O | n1O10i) | n1O11O) | n1O11l) | n1O11i) | n1lOOO) | n1lOOl) | n1lOOi) | n1lOlO) | n1lOll) | n1lOli) | n1lOiO),
		nillliO = (((((((((((n1O10l | n1O10i) | n1O11O) | n1O11l) | n1O11i) | n1lOOO) | n1lOOl) | n1lOOi) | n1lOlO) | n1lOll) | n1lOli) | n1lOiO),
		nilllli = (wire_ni1iO_o & wire_nl1OOl_dataout),
		nilllll = ((~ wire_ni1iO_o) & wire_nl1OOl_dataout),
		nillllO = (wire_ni1iO_o & (~ wire_nl1OOl_dataout)),
		nilllOi = (nillO1i ^ (nilllOl ^ ((((((n0iiiO & n0i11O) ^ (n0iiil & n0i10i)) ^ (n0iiii & n0i10l)) ^ (n0ii0O & n0i10O)) ^ (n0ii0l & n0i1ii)) ^ (n0ii0i & n0i1il)))),
		nilllOl = (n0iiiO & n0i1il),
		nilllOO = (nilllOl ^ (((((n0iiiO & n0i10i) ^ (n0iiil & n0i10l)) ^ (n0iiii & n0i10O)) ^ (n0ii0O & n0i1ii)) ^ (n0ii0l & n0i1il))),
		nillO0l = (ni010O ^ ni101l),
		nillO0O = (ni010l ^ ni101i),
		nillO1i = ((n0iiiO & n0i1ii) ^ (n0iiil & n0i1il)),
		nillO1l = (((n0iiiO & n0i10O) ^ (n0iiil & n0i1ii)) ^ (n0iiii & n0i1il)),
		nillO1O = ((((n0iiiO & n0i10l) ^ (n0iiil & n0i10O)) ^ (n0iiii & n0i1ii)) ^ (n0ii0O & n0i1il)),
		nillOii = (ni010i ^ ni11OO),
		nillOil = (ni011O ^ ni11Ol),
		nillOiO = (ni011l ^ ni11Oi),
		nillOli = (ni011i ^ ni11lO),
		nillOll = (ni1OOO ^ ni11ll),
		nillOlO = (ni1l0l ^ n0OO1i),
		nillOOi = (nillO1l ^ (nillO1i ^ (nilllOl ^ (((((((n0iiiO & n0i11l) ^ (n0iiil & n0i11O)) ^ (n0iiii & n0i10i)) ^ (n0ii0O & n0i10l)) ^ (n0ii0l & n0i10O)) ^ (n0ii0i & n0i1ii)) ^ (n0ii1O & n0i1il))))),
		nillOOl = ((((((((~ nliOOl) & (~ nliOOi)) & (~ nliOlO)) & (~ nliOll)) & (~ nliOli)) & (~ nliOiO)) & (~ nliOil)) & (~ nlilOO)),
		nillOOO = ((~ nilOO0O) & ni0OOi),
		nilO00i = ((~ nilOO0O) & nii11l),
		nilO00l = (((~ nlil0i) & (n1lOil & niOl0i)) | (nlil0i & nilO0il)),
		nilO00O = (nlil0i & (~ niOl0i)),
		nilO01i = (nlil0i & niO0Ol),
		nilO01l = (((~ nlil0i) & nilO00i) & (~ niOi1i)),
		nilO01O = ((nlil0i & (~ nilO00i)) & (~ niO0iO)),
		nilO0ii = (((~ nlil0i) & nilO0il) | (nlil0i & (n1lOil & niOl1l))),
		nilO0il = (n1lOil & niOl1O),
		nilO0iO = (niO101i & (~ niOl0i)),
		nilO0li = (niO101l & (~ niOl1l)),
		nilO0ll = ((nilOi0l & wire_ni0i1l_q_b[7]) | (nilOi0i & wire_ni0i1O_q_b[7])),
		nilO0lO = ((nilOi0l & wire_ni0i1l_q_b[6]) | (nilOi0i & wire_ni0i1O_q_b[6])),
		nilO0Oi = ((nilOi0l & wire_ni0i1l_q_b[5]) | (nilOi0i & wire_ni0i1O_q_b[5])),
		nilO0Ol = ((nilOi0l & wire_ni0i1l_q_b[4]) | (nilOi0i & wire_ni0i1O_q_b[4])),
		nilO0OO = ((nilOi0l & wire_ni0i1l_q_b[3]) | (nilOi0i & wire_ni0i1O_q_b[3])),
		nilO10i = (source_ena & nlilil),
		nilO10l = ((~ nilO1il) & (~ n0l1O)),
		nilO10O = ((~ nilO1il) & nl001l),
		nilO11l = (source_ena & (~ nlilil)),
		nilO11O = ((~ source_ena) & nlilil),
		nilO1ii = (nilO1il & nl001l),
		nilO1il = (((ni1l0i ^ n0OlOO) ^ nillO0l) | (((ni1l1O ^ n0OlOl) ^ nillO0O) | (((ni1l1l ^ n0OlOi) ^ nillOii) | (((ni1l1i ^ n0OllO) ^ nillOil) | (((ni1iOO ^ n0Olll) ^ nillOiO) | (((ni1iOl ^ n0Olli) ^ nillOli) | ((~ ((ni101O ^ n0O0ii) ^ nillOlO)) | ((ni1iOi ^ n0OliO) ^ nillOll)))))))),
		nilO1li = (nlOli | niO0il),
		nilO1ll = (((nlil0i & niOi1i) & (~ nilO00i)) | (nilO1Oi & nilO00i)),
		nilO1lO = ((nilO1Oi & (~ nilO00i)) | (nilO01i & nilO00i)),
		nilO1Oi = (nlil0i & niO0OO),
		nilO1Ol = ((~ niO0OO) & nilO00i),
		nilO1OO = ((nilO01i & (~ nilO00i)) | ((nlil0i & niO0iO) & nilO00i)),
		nilOi0i = (nl01li | niOlOi),
		nilOi0l = (nl01lO | nl01ll),
		nilOi0O = (((~ nilOOOO) & (nlOOi & nl0l0l)) | (nilOOOO & (nlOOi & nl0l0i))),
		nilOi1i = ((nilOi0l & wire_ni0i1l_q_b[2]) | (nilOi0i & wire_ni0i1O_q_b[2])),
		nilOi1l = ((nilOi0l & wire_ni0i1l_q_b[1]) | (nilOi0i & wire_ni0i1O_q_b[1])),
		nilOi1O = ((nilOi0l & wire_ni0i1l_q_b[0]) | (nilOi0i & wire_ni0i1O_q_b[0])),
		nilOiii = (((~ nilOOOO) & (nlOOi & (nl0l0l | nl0l0i))) | (nilOOOO & (nlOOi & nl000l))),
		nilOiil = (((~ nlOOi) & nilOOOO) & (~ nl0l0l)),
		nilOiiO = ((nlOOi & (~ nilOOOO)) & (~ nl000l)),
		nilOili = ((((((((~ (nlO1il ^ wire_nll0li_o[0])) & (~ (nlO1iO ^ wire_nll0li_o[1]))) & (~ (nlO1li ^ wire_nll0li_o[2]))) & (~ (nlO1ll ^ wire_nll0li_o[3]))) & (~ (nlO1lO ^ wire_nll0li_o[4]))) & (~ (nlO1Oi ^ wire_nll0li_o[5]))) & (~ (nlO1Ol ^ wire_nll0li_o[6]))) & (~ (nlO1OO ^ wire_nll0li_o[7]))),
		nilOill = ((((((((~ nll1ii) & (~ nll10O)) & (~ nll10l)) & (~ nll10i)) & (~ nll11O)) & (~ nll11l)) & (~ nll11i)) & nliOOO),
		nilOilO = ((((((((~ nll1ii) & (~ nll10O)) & (~ nll10l)) & (~ nll10i)) & (~ nll11O)) & nll11l) & (~ nll11i)) & (~ nliOOO)),
		nilOiOO = (n0iiO & (~ nilOO0O)),
		nilOl0i = ((nilOl0O & (~ nilOO1i)) | ((nilOOOO & nlllOi) & nilOO1i)),
		nilOl0l = ((nilOlil & (~ nilOO1i)) | (nilOl0O & nilOO1i)),
		nilOl0O = (nilOOOO & nllllO),
		nilOl1i = (nilOOOl & (~ nilOO0O)),
		nilOl1l = (((~ nlOOi) & nilOO1l) & (~ nll1il)),
		nilOl1O = ((nlOOi & (~ nilOO1l)) & (~ nlll1O)),
		nilOlii = ((nilOlll & (~ nilOO1i)) | (nilOlil & nilOO1i)),
		nilOlil = (nilOOOO & nlllll),
		nilOliO = ((~ nllliO) & nilOO1i),
		nilOlli = (((nilOOOO & nllliO) & (~ nilOO1i)) | (nilOlll & nilOO1i)),
		nilOlll = (nilOOOO & nlllli),
		nilOllO = (((~ nlil0i) & nilOO1i) & (~ nlll0i)),
		nilOlOi = ((nlil0i & (~ nilOO1i)) & (~ nlllil)),
		nilOlOl = (((~ nilOOOO) & nilOO1i) & (~ nllliO)),
		nilOlOO = ((nilOOOO & (~ nilOO1i)) & (~ nlllOi)),
		nilOO0i = 1'b0,
		nilOO0O = (nilOii | niiO0l),
		nilOO1i = (nl0Oii & (~ nilOO0O)),
		nilOO1l = (niO11iO & (~ nilOO0O)),
		nilOO1O = ((~ nlOOi) & nlO01i),
		nilOOli = ((nilOOll | (~ n0iil)) & (~ nlll0i)),
		nilOOll = (n0iil & nlil1O),
		nilOOlO = ((((n0iil & nlll0O) & (~ nlil1O)) | nlll0l) & nilOOOl),
		nilOOOi = ((~ nlll0i) & nlil1O),
		nilOOOl = (nlil1l & (~ nilOO0O)),
		nilOOOO = ((((((nlil1O | nl000i) & (~ n1OOO)) | (nlil1O & nl000i)) | nlil1O) & (~ nl0l0l)) & (~ nlllOi)),
		niO100i = (n1lOil & (~ nl000l)),
		niO100l = ((sink_eop & (~ n0lil)) & nlllil),
		niO100O = ((((sink_eop & ((~ n1lOil) & n0l0l)) & niO10iO) & (~ n0lil)) & (~ nlil0i)),
		niO101i = ((~ n1lOil) & nlil0i),
		niO101l = (n1lOil & (~ nlil0i)),
		niO101O = (n1lOil & nl000l),
		niO10ii = ((((~ n1lOil) & (sink_eop & n0l0l)) & (~ n0lil)) & (n0l1O | nlil0i)),
		niO10il = (((((sink_eop & ((n1lOil | n0lii) | (~ (niO10ll50 ^ niO10ll49)))) & n0l1i) & (~ n0lil)) & (~ nlil0i)) | ((((sink_eop & niO10li) & niO10iO) & (~ n0lil)) & (~ nlil0i))),
		niO10iO = (n0l1l | n0l1i),
		niO10li = (n1lOil & n0l0l),
		niO110i = (n1lOil & nlllil),
		niO110l = (n1lOil & (~ nlllil)),
		niO110O = ((~ nlOOi) & n1lOil),
		niO111i = (nlllii & nlil0i),
		niO111l = (((~ nlllil) & nlil0i) & (~ nlllii)),
		niO111O = (nlllii & niO11OO),
		niO11ii = (nlOOi & (~ n1lOil)),
		niO11il = (nlOOi | wire_nl1OOl_dataout),
		niO11iO = (n0iiO & nilOOOl),
		niO11li = (sink_val & (~ wire_nl1li_dataout)),
		niO11ll = ((~ sink_val) & (~ wire_nl1li_dataout)),
		niO11lO = ((((n00li | n00il) | n00ii) | n000O) | n000l),
		niO11Oi = ((((n00li | n00iO) | n00ii) | n000O) | n000i),
		niO11Ol = ((((n00li | n00il) | n00ii) | n000l) | n000i),
		niO11OO = (n1lOil & nlil0i),
		niO1Oii = (sink_val & sink_sop),
		niO1Oil = 1'b1,
		num_err_sym = {niO00i, niO01O, niO01l, niO11i},
		rserr = {niiO0i, niiO1l, niiO1i, niilOO, niilOl, niilOi, niillO, niilll},
		rsout = {nii0Oi, nii0lO, nii0ll, nii0li, nii0iO, nii0il, nii0ii, nii00O},
		sink_ena = wire_nl1li_dataout,
		source_eop = nii1ii,
		source_sop = nii11O,
		source_val = ((nii1ll & nii1il) & (niO1Oll2 ^ niO1Oll1));
endmodule //RS_DE_LANE_QUATUS
//synopsys translate_on
//VALID FILE
