vendor_name = ModelSim
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array.qsys
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/Beamformer_Adder.vhd
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/FIFO_Mic.vhd
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/FIFO_Streaming.vhd
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/SPI_Controller.vhd
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/SPI_DMA.vhd
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/SPI_Slave.vhd
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/SPI_Streaming.vhd
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/SPI_System.vhd
source_file = 1, output_files/Filters_Test.stp
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/output_files/DMA_Test.stp
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/Output_Buffer_Driver.vhd
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/output_files/Output_Buffer_Test.stp
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/output_files/Prog.cdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/Pyramic_Array.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Beamformer_Adder.vhd
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Output_Buffer_Driver.vhd
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_FIR_LEFT.vhd
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_FIR_LEFT_ast.vhd
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_FIR_LEFT_rtl_core_u0_m0_wo0_cm0_lutmem.hex
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_FIR_LEFT_rtl_core_u0_m0_wo0_cm1_lutmem.hex
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_FIR_LEFT_rtl_core_u0_m0_wo0_cm2_lutmem.hex
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_Primary_PLL.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_Secondary_PLL.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_audio_and_video_config_0.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_audio_controller.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_audio_pll_0.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_audio_pll_0_audio_pll.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_avalon_st_adapter.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_avalon_st_adapter_error_adapter_0.sv
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_avalon_st_adapter_timing_adapter_0.sv
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_fpga_interfaces.sv
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sdc
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_hps_0_hps_io_border.sv
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_jtag_uart_0.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_mm_interconnect_0.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_mm_interconnect_0_cmd_demux.sv
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_mm_interconnect_0_cmd_mux.sv
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_mm_interconnect_0_router.sv
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_mm_interconnect_0_router_002.sv
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_mm_interconnect_0_rsp_demux.sv
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_mm_interconnect_0_rsp_mux.sv
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_mm_interconnect_1.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_mm_interconnect_1_cmd_demux.sv
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_mm_interconnect_1_cmd_mux.sv
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_mm_interconnect_1_router.sv
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_mm_interconnect_1_router_002.sv
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_mm_interconnect_1_rsp_demux.sv
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_mm_interconnect_1_rsp_mux.sv
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/Pyramic_Array_sysid.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/SPI_System.vhd
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_avalon_sc_fifo.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_avalon_st_clock_crosser.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_avalon_st_handshake_clock_crosser.sdc
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_avalon_st_handshake_clock_crosser.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_default_burst_converter.sv
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_incr_burst_converter.sv
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_mem_if_dll_cyclonev.sv
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_mem_if_hhp_qseq_synth_top.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_mem_if_oct_cyclonev.sv
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_merlin_address_alignment.sv
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_merlin_arbitrator.sv
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_merlin_axi_master_ni.sv
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_merlin_burst_adapter.sv
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_merlin_burst_adapter_uncmpr.sv
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_merlin_master_agent.sv
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_merlin_master_translator.sv
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_merlin_reorder_memory.sv
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_merlin_slave_agent.sv
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_merlin_slave_translator.sv
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_merlin_traffic_limiter.sv
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_reset_controller.sdc
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_reset_controller.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_reset_synchronizer.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_std_synchronizer_nocut.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_up_audio_bit_counter.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_up_audio_in_deserializer.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_up_audio_out_serializer.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_up_av_config_auto_init.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_up_av_config_auto_init_d5m.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_up_av_config_auto_init_dc2.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_up_av_config_auto_init_lcm.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_up_av_config_auto_init_ltm.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_up_av_config_auto_init_ob_adv7180.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_up_av_config_auto_init_ob_adv7181.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_up_av_config_auto_init_ob_audio.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_up_av_config_auto_init_ob_de1_soc.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_up_av_config_auto_init_ob_de2_115.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_up_av_config_serial_bus_controller.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_up_avalon_reset_from_locked_signal.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_up_clock_edge.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_up_slow_clock_generator.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_up_sync_fifo.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/altera_wrap_burst_converter.sv
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/auk_dspip_lib_pkg_hpfir.vhd
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/auk_dspip_math_pkg_hpfir.vhd
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/auk_dspip_roundsat_hpfir.vhd
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/dspba_library.vhd
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/dspba_library_package.vhd
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/hps.pre.xml
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/hps_AC_ROM.hex
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/hps_inst_ROM.hex
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/hps_sdram.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/hps_sdram_p0.ppf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/hps_sdram_p0.sdc
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/hps_sdram_p0.sv
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/hps_sdram_p0_acv_hard_io_pads.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/hps_sdram_p0_acv_hard_memphy.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/hps_sdram_p0_acv_ldc.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/hps_sdram_p0_altdqdqs.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/hps_sdram_p0_clock_pair_generator.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/hps_sdram_p0_generic_ddio.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/hps_sdram_p0_iss_probe.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/hps_sdram_p0_parameters.tcl
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/hps_sdram_p0_phy_csr.sv
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/hps_sdram_p0_pin_assignments.tcl
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/hps_sdram_p0_pin_map.tcl
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/hps_sdram_p0_report_timing.tcl
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/hps_sdram_p0_report_timing_core.tcl
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/hps_sdram_p0_reset.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/hps_sdram_p0_reset_sync.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/hps_sdram_p0_timing.tcl
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/hps_sdram_pll.sv
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/sequencer/alt_types.pre.h
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/sequencer/emif.pre.xml
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/sequencer/sdram_io.pre.h
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/sequencer/sequencer.pre.c
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/sequencer/sequencer.pre.h
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/sequencer/sequencer_auto.pre.h
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/sequencer/sequencer_auto_ac_init.pre.c
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/sequencer/sequencer_auto_inst_init.pre.c
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/sequencer/sequencer_defines.pre.h
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/sequencer/system.pre.h
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/sequencer/tclrpt.pre.c
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/Pyramic_Array/submodules/sequencer/tclrpt.pre.h
source_file = 1, /opt/altera/16.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/altera/16.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/altera/16.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/altera/16.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/altera_syncram.tdf
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altera_syncram_6pu3.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_9tb4.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altera_syncram_liu3.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_omb4.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altera_syncram_als3.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_dp94.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altera_syncram_4h34.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_i6e4.tdf
source_file = 1, Pyramic_Array_FIR_LEFT_rtl_core_u0_m0_wo0_cm1_lutmem.hex
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altera_syncram_6us3.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_92a4.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altera_syncram_3h34.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_h6e4.tdf
source_file = 1, Pyramic_Array_FIR_LEFT_rtl_core_u0_m0_wo0_cm0_lutmem.hex
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altera_syncram_aus3.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_d2a4.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altera_syncram_5h34.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_j6e4.tdf
source_file = 1, Pyramic_Array_FIR_LEFT_rtl_core_u0_m0_wo0_cm2_lutmem.hex
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/altera_pll.v
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/altera_pll_dps_lcell_comb.v
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/aglobal160.inc
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_ii81.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_po81.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_fefifo_m4f.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/cntr_sg7.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_mns1.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/cntr_ggb.tdf
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/dcfifo_ucm1.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_gray2bin_e9b.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_graycounter_ag6.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_graycounter_7ub.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_j671.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/alt_synch_pipe_f9l.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/dffpipe_0v8.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/dffpipe_vu8.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/alt_synch_pipe_g9l.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/dffpipe_1v8.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/cmpr_vu5.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/cntr_aed.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_9ba1.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_s2a1.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_r3i1.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/cmpr_6l8.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/cntr_h2b.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/cntr_u27.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/cntr_i2b.tdf
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/altddio_out.tdf
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/stratix_ddio.inc
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/cyclone_ddio.inc
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/stratix_lcell.inc
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ddio_out_uqe.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_3291.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_5771.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_fefifo_7cf.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/cntr_vg7.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_7pu1.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/cntr_jgb.tdf
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/sld_signaltap.vhd
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/sld_ela_control.vhd
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/sld_mbpmg.vhd
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_t784.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/decode_8la.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/mux_7hb.tdf
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/altdpram.tdf
source_file = 1, /opt/altera/16.0/quartus/libraries/others/maxplus2/memmodes.inc
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/a_hdffe.inc
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/altsyncram.inc
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/altshift.inc
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/mux_clc.tdf
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/lpm_decode.tdf
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/declut.inc
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/decode_vnf.tdf
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/lpm_counter.tdf
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/cmpconst.inc
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/alt_counter_stratix.inc
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/cntr_59i.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/cmpr_e9c.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/cntr_24j.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/cntr_19i.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/cmpr_d9c.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/cntr_kri.tdf
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/cmpr_99c.tdf
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/sld2238b668/alt_sld_fab.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/sld2238b668/submodules/alt_sld_fab_alt_sld_fab.v
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/sld2238b668/submodules/alt_sld_fab_alt_sld_fab_ident.sv
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/sld2238b668/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/sld2238b668/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/sld2238b668/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
source_file = 1, /opt/altera/16.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd
source_file = 1, /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_a3n1.tdf
design_name = DE1_SoC_top_level
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0, DE1_SoC_top_level, 1
instance = comp, \ADC_CS_n~output\, ADC_CS_n~output, DE1_SoC_top_level, 1
instance = comp, \ADC_DIN~output\, ADC_DIN~output, DE1_SoC_top_level, 1
instance = comp, \ADC_SCLK~output\, ADC_SCLK~output, DE1_SoC_top_level, 1
instance = comp, \AUD_DACDAT~output\, AUD_DACDAT~output, DE1_SoC_top_level, 1
instance = comp, \AUD_XCK~output\, AUD_XCK~output, DE1_SoC_top_level, 1
instance = comp, \FPGA_I2C_SCLK~output\, FPGA_I2C_SCLK~output, DE1_SoC_top_level, 1
instance = comp, \LEDR[0]~output\, LEDR[0]~output, DE1_SoC_top_level, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, DE1_SoC_top_level, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, DE1_SoC_top_level, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, DE1_SoC_top_level, 1
instance = comp, \LEDR[4]~output\, LEDR[4]~output, DE1_SoC_top_level, 1
instance = comp, \LEDR[5]~output\, LEDR[5]~output, DE1_SoC_top_level, 1
instance = comp, \LEDR[6]~output\, LEDR[6]~output, DE1_SoC_top_level, 1
instance = comp, \LEDR[7]~output\, LEDR[7]~output, DE1_SoC_top_level, 1
instance = comp, \LEDR[8]~output\, LEDR[8]~output, DE1_SoC_top_level, 1
instance = comp, \LEDR[9]~output\, LEDR[9]~output, DE1_SoC_top_level, 1
instance = comp, \HPS_DDR3_ADDR[0]~output\, HPS_DDR3_ADDR[0]~output, DE1_SoC_top_level, 1
instance = comp, \HPS_DDR3_ADDR[1]~output\, HPS_DDR3_ADDR[1]~output, DE1_SoC_top_level, 1
instance = comp, \HPS_DDR3_ADDR[2]~output\, HPS_DDR3_ADDR[2]~output, DE1_SoC_top_level, 1
instance = comp, \HPS_DDR3_ADDR[3]~output\, HPS_DDR3_ADDR[3]~output, DE1_SoC_top_level, 1
instance = comp, \HPS_DDR3_ADDR[4]~output\, HPS_DDR3_ADDR[4]~output, DE1_SoC_top_level, 1
instance = comp, \HPS_DDR3_ADDR[5]~output\, HPS_DDR3_ADDR[5]~output, DE1_SoC_top_level, 1
instance = comp, \HPS_DDR3_ADDR[6]~output\, HPS_DDR3_ADDR[6]~output, DE1_SoC_top_level, 1
instance = comp, \HPS_DDR3_ADDR[7]~output\, HPS_DDR3_ADDR[7]~output, DE1_SoC_top_level, 1
instance = comp, \HPS_DDR3_ADDR[8]~output\, HPS_DDR3_ADDR[8]~output, DE1_SoC_top_level, 1
instance = comp, \HPS_DDR3_ADDR[9]~output\, HPS_DDR3_ADDR[9]~output, DE1_SoC_top_level, 1
instance = comp, \HPS_DDR3_ADDR[10]~output\, HPS_DDR3_ADDR[10]~output, DE1_SoC_top_level, 1
instance = comp, \HPS_DDR3_ADDR[11]~output\, HPS_DDR3_ADDR[11]~output, DE1_SoC_top_level, 1
instance = comp, \HPS_DDR3_ADDR[12]~output\, HPS_DDR3_ADDR[12]~output, DE1_SoC_top_level, 1
instance = comp, \HPS_DDR3_ADDR[13]~output\, HPS_DDR3_ADDR[13]~output, DE1_SoC_top_level, 1
instance = comp, \HPS_DDR3_ADDR[14]~output\, HPS_DDR3_ADDR[14]~output, DE1_SoC_top_level, 1
instance = comp, \HPS_DDR3_BA[0]~output\, HPS_DDR3_BA[0]~output, DE1_SoC_top_level, 1
instance = comp, \HPS_DDR3_BA[1]~output\, HPS_DDR3_BA[1]~output, DE1_SoC_top_level, 1
instance = comp, \HPS_DDR3_BA[2]~output\, HPS_DDR3_BA[2]~output, DE1_SoC_top_level, 1
instance = comp, \HPS_DDR3_CAS_N~output\, HPS_DDR3_CAS_N~output, DE1_SoC_top_level, 1
instance = comp, \HPS_DDR3_CKE~output\, HPS_DDR3_CKE~output, DE1_SoC_top_level, 1
instance = comp, \HPS_DDR3_CS_N~output\, HPS_DDR3_CS_N~output, DE1_SoC_top_level, 1
instance = comp, \HPS_DDR3_ODT~output\, HPS_DDR3_ODT~output, DE1_SoC_top_level, 1
instance = comp, \HPS_DDR3_RAS_N~output\, HPS_DDR3_RAS_N~output, DE1_SoC_top_level, 1
instance = comp, \HPS_DDR3_RESET_N~output\, HPS_DDR3_RESET_N~output, DE1_SoC_top_level, 1
instance = comp, \HPS_DDR3_WE_N~output\, HPS_DDR3_WE_N~output, DE1_SoC_top_level, 1
instance = comp, \HPS_ENET_GTX_CLK~output\, HPS_ENET_GTX_CLK~output, DE1_SoC_top_level, 1
instance = comp, \HPS_ENET_MDC~output\, HPS_ENET_MDC~output, DE1_SoC_top_level, 1
instance = comp, \HPS_ENET_TX_DATA[0]~output\, HPS_ENET_TX_DATA[0]~output, DE1_SoC_top_level, 1
instance = comp, \HPS_ENET_TX_DATA[1]~output\, HPS_ENET_TX_DATA[1]~output, DE1_SoC_top_level, 1
instance = comp, \HPS_ENET_TX_DATA[2]~output\, HPS_ENET_TX_DATA[2]~output, DE1_SoC_top_level, 1
instance = comp, \HPS_ENET_TX_DATA[3]~output\, HPS_ENET_TX_DATA[3]~output, DE1_SoC_top_level, 1
instance = comp, \HPS_ENET_TX_EN~output\, HPS_ENET_TX_EN~output, DE1_SoC_top_level, 1
instance = comp, \HPS_SD_CLK~output\, HPS_SD_CLK~output, DE1_SoC_top_level, 1
instance = comp, \HPS_UART_TX~output\, HPS_UART_TX~output, DE1_SoC_top_level, 1
instance = comp, \AUD_ADCLRCK~output\, AUD_ADCLRCK~output, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[0]~output\, GPIO_0[0]~output, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[1]~output\, GPIO_0[1]~output, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[2]~output\, GPIO_0[2]~output, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[3]~output\, GPIO_0[3]~output, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[4]~output\, GPIO_0[4]~output, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[5]~output\, GPIO_0[5]~output, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[6]~output\, GPIO_0[6]~output, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[7]~output\, GPIO_0[7]~output, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[9]~output\, GPIO_0[9]~output, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[30]~output\, GPIO_0[30]~output, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[31]~output\, GPIO_0[31]~output, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[32]~output\, GPIO_0[32]~output, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[33]~output\, GPIO_0[33]~output, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[34]~output\, GPIO_0[34]~output, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[35]~output\, GPIO_0[35]~output, DE1_SoC_top_level, 1
instance = comp, \HPS_CONV_USB_N~output\, HPS_CONV_USB_N~output, DE1_SoC_top_level, 1
instance = comp, \HPS_GPIO[0]~output\, HPS_GPIO[0]~output, DE1_SoC_top_level, 1
instance = comp, \HPS_GPIO[1]~output\, HPS_GPIO[1]~output, DE1_SoC_top_level, 1
instance = comp, \HPS_GSENSOR_INT~output\, HPS_GSENSOR_INT~output, DE1_SoC_top_level, 1
instance = comp, \HPS_I2C_CONTROL~output\, HPS_I2C_CONTROL~output, DE1_SoC_top_level, 1
instance = comp, \HPS_I2C1_SCLK~output\, HPS_I2C1_SCLK~output, DE1_SoC_top_level, 1
instance = comp, \HPS_I2C1_SDAT~output\, HPS_I2C1_SDAT~output, DE1_SoC_top_level, 1
instance = comp, \HPS_I2C2_SCLK~output\, HPS_I2C2_SCLK~output, DE1_SoC_top_level, 1
instance = comp, \HPS_I2C2_SDAT~output\, HPS_I2C2_SDAT~output, DE1_SoC_top_level, 1
instance = comp, \AUD_BCLK~output\, AUD_BCLK~output, DE1_SoC_top_level, 1
instance = comp, \AUD_DACLRCK~output\, AUD_DACLRCK~output, DE1_SoC_top_level, 1
instance = comp, \FPGA_I2C_SDAT~output\, FPGA_I2C_SDAT~output, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[8]~output\, GPIO_0[8]~output, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[10]~output\, GPIO_0[10]~output, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[11]~output\, GPIO_0[11]~output, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[12]~output\, GPIO_0[12]~output, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[13]~output\, GPIO_0[13]~output, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[14]~output\, GPIO_0[14]~output, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[15]~output\, GPIO_0[15]~output, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[16]~output\, GPIO_0[16]~output, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[17]~output\, GPIO_0[17]~output, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[18]~output\, GPIO_0[18]~output, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[19]~output\, GPIO_0[19]~output, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[20]~output\, GPIO_0[20]~output, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[21]~output\, GPIO_0[21]~output, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[22]~output\, GPIO_0[22]~output, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[23]~output\, GPIO_0[23]~output, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[24]~output\, GPIO_0[24]~output, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[25]~output\, GPIO_0[25]~output, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[26]~output\, GPIO_0[26]~output, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[27]~output\, GPIO_0[27]~output, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[28]~output\, GPIO_0[28]~output, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[29]~output\, GPIO_0[29]~output, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO35[0]~output\, u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO35[0]~output, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~output\, u0|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~output, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO54[0]~output\, u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO54[0]~output, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO53[0]~output\, u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO53[0]~output, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~output\, u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~output, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~output\, u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~output, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~output\, u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~output, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~output\, u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~output, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~output\, u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~output, DE1_SoC_top_level, 1
instance = comp, \altera_reserved_tdo~output\, altera_reserved_tdo~output, DE1_SoC_top_level, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, DE1_SoC_top_level, 1
instance = comp, \u0|primary_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT\, u0|primary_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|fpga_interfaces|clocks_resets\, u0|hps_0|fpga_interfaces|clocks_resets, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0\, u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0, DE1_SoC_top_level, 1
instance = comp, \u0|primary_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll\, u0|primary_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll, DE1_SoC_top_level, 1
instance = comp, \u0|primary_pll|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG\, u0|primary_pll|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG, DE1_SoC_top_level, 1
instance = comp, \u0|primary_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter\, u0|primary_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter, DE1_SoC_top_level, 1
instance = comp, \u0|primary_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0\, u0|primary_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0, DE1_SoC_top_level, 1
instance = comp, \u0|secondary_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT\, u0|secondary_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT, DE1_SoC_top_level, 1
instance = comp, \u0|secondary_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll\, u0|secondary_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll, DE1_SoC_top_level, 1
instance = comp, \u0|secondary_pll|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG\, u0|secondary_pll|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG, DE1_SoC_top_level, 1
instance = comp, \u0|secondary_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter\, u0|secondary_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter, DE1_SoC_top_level, 1
instance = comp, \u0|secondary_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0\, u0|secondary_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|waitrequest_reset_override~feeder\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|waitrequest_reset_override~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\, u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|waitrequest_reset_override\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|waitrequest_reset_override, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|arb|top_priority_reg[0]~1\, u0|mm_interconnect_1|cmd_mux|arb|top_priority_reg[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][59]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][59], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|waitrequest_reset_override~DUPLICATE\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|waitrequest_reset_override~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[6]~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[6]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][59]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][59], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem~2\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][60]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][60], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem~3\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][57]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][57], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][94]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][94], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[1][69]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[1][69], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[1][98]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[1][98], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][99]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][99], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][100]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][100], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][101]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][101], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|always4~0\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|always4~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~13\, u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~13, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[1]\, u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[1], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~29\, u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~29, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[2]\, u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[2], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~25\, u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~25, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[3]\, u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[3], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~21\, u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~21, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[4]\, u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[4], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~17\, u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~17, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[5]\, u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[5], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~0\, u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~41\, u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~41, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[6]\, u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[6], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~9\, u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~9, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[7]\, u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[7], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~37\, u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~37, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[8]\, u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[8], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~33\, u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~33, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[9]\, u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[9], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~5\, u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~5, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[10]\, u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[10], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~1\, u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~1, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~2\, u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~2, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~1\, u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|Add0~1, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[11]\, u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[11], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~3\, u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~3, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level\, u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~0\, u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level\, u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE\, u0|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|m0_write~1\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|m0_write~1, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|start_external_transfer~0\, u0|audio_and_video_config_0|start_external_transfer~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Equal1~0\, u0|audio_and_video_config_0|Equal1~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~1\, u0|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[0]\, u0|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[0], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|AV_Config_Auto_Init|rom_address~0\, u0|audio_and_video_config_0|AV_Config_Auto_Init|rom_address~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[0]~DUPLICATE\, u0|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[0]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|AV_Config_Auto_Init|Add0~3\, u0|audio_and_video_config_0|AV_Config_Auto_Init|Add0~3, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]\, u0|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|AV_Config_Auto_Init|Add0~4\, u0|audio_and_video_config_0|AV_Config_Auto_Init|Add0~4, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]\, u0|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|AV_Config_Auto_Init|Add0~2\, u0|audio_and_video_config_0|AV_Config_Auto_Init|Add0~2, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3]\, u0|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[3], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|AV_Config_Auto_Init|always3~0\, u0|audio_and_video_config_0|AV_Config_Auto_Init|always3~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE\, u0|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[2]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]\, u0|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|AV_Config_Auto_Init|Add0~0\, u0|audio_and_video_config_0|AV_Config_Auto_Init|Add0~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~DUPLICATE\, u0|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[4]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE\, u0|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|AV_Config_Auto_Init|Add0~1\, u0|audio_and_video_config_0|AV_Config_Auto_Init|Add0~1, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5]\, u0|audio_and_video_config_0|AV_Config_Auto_Init|rom_address[5], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~0\, u0|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete\, u0|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_complete, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[6]~6\, u0|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[6]~6, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|AV_Config_Auto_Init|data_out[6]\, u0|audio_and_video_config_0|AV_Config_Auto_Init|data_out[6], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|Selector2~0\, u0|audio_and_video_config_0|Serial_Bus_Controller|Selector2~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_3_START_BIT\, u0|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_3_START_BIT, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~27\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~27, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[0]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[0], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~26\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~26, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[1]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[1], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~25\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~25, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[2]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[2], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~24\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~24, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[3]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[3], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~23\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~23, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[4]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[4], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~22\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~22, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[5]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[5], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~21\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~21, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[6]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[6], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~20\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~20, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[7]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[7], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~19\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~19, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[8]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[8], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~18\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~18, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[9]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[9], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~17\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~17, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[10]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[10], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~16\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~16, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[11]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[11], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~15\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~15, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[12]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[12], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~14\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~14, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[13]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[13], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~13\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~13, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[14]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[14], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~12\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~12, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[15]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[15], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~11\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~11, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[16], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~10\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~10, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[17]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[17], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~9\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~9, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[18]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[18], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~8\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~8, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[19]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[19], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~7\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~7, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[20]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[20], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~6\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~6, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[21]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[21], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~5\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~5, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[22]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[22], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~4\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~4, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[23]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[23], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~3\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~3, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[24]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[24], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~2\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~2, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[25]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[25], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~1\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask~1, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[26]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[26], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|device_for_transfer~2\, u0|audio_and_video_config_0|device_for_transfer~2, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|device_for_transfer[1]~1\, u0|audio_and_video_config_0|device_for_transfer[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|device_for_transfer[0]\, u0|audio_and_video_config_0|device_for_transfer[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[1][60]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[1][60], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem~2\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[1][59]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[1][59], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem~1\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[0][59]~DUPLICATE\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[0][59]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|local_write\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|local_write, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[1][114]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[1][114], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|m0_read~0\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|m0_read~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem~0\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[0][114]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[0][114], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|m0_write\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|m0_write, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|wait_latency_counter~0\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|wait_latency_counter~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|wait_latency_counter[1]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|wait_latency_counter[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|read_latency_shift_reg~0\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|read_latency_shift_reg~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|read_latency_shift_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|read~0\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|read~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|always4~0\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|always4~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem_used[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem_used[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem_used[1]~DUPLICATE\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem_used[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][7]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem_used[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem_used[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~16\, u0|mm_interconnect_1|cmd_mux_002|src_payload~16, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_payload~29\, u0|mm_interconnect_1|cmd_mux_001|src_payload~29, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|m0_read~0\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|m0_read~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|m0_read~1\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|m0_read~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|wait_latency_counter~0\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|wait_latency_counter~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|wait_latency_counter[1]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|wait_latency_counter[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|wait_latency_counter~1\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|wait_latency_counter~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|wait_latency_counter[0]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|wait_latency_counter[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~7\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~7, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][20]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][30]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][30], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][91]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][91], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][92]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][92], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][94]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][94], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][96]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][96], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][98]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][98], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][100]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][100], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[1][101]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[1][101], DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|fpga_interfaces|hps2fpga_light_weight\, u0|hps_0|fpga_interfaces|hps2fpga_light_weight, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[101]\, u0|mm_interconnect_1|cmd_mux_002|src_data[101], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem~20\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem~20, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[0][101]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[0][101], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][101]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][101], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_data[101]\, u0|mm_interconnect_1|cmd_mux_001|src_data[101], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem~20\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem~20, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|rp_valid\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|rp_valid, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|always0~0\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|always0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][101]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][101], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[101]\, u0|mm_interconnect_1|rsp_mux_001|src_data[101], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_data[100]\, u0|mm_interconnect_1|cmd_mux_001|src_data[100], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem~19\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem~19, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][100]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][100], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[100]\, u0|mm_interconnect_1|cmd_mux_002|src_data[100], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[1][100]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[1][100], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem~19\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem~19, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[0][100]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[0][100], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[100]\, u0|mm_interconnect_1|rsp_mux_001|src_data[100], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[99]\, u0|mm_interconnect_1|cmd_mux_002|src_data[99], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[1][99]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[1][99], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem~18\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem~18, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[0][99]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[0][99], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][99]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][99], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_data[99]\, u0|mm_interconnect_1|cmd_mux_001|src_data[99], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem~18\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem~18, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][99]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][99], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[99]\, u0|mm_interconnect_1|rsp_mux_001|src_data[99], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_data[98]\, u0|mm_interconnect_1|cmd_mux_001|src_data[98], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem~17\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem~17, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][98]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][98], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][98]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][98], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[98]\, u0|mm_interconnect_1|cmd_mux|src_data[98], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem~18\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem~18, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][98]~feeder\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][98]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][98]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][98], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[98]\, u0|mm_interconnect_1|rsp_mux_001|src_data[98], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[97]\, u0|mm_interconnect_1|cmd_mux|src_data[97], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][97]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][97], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem~17\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem~17, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][97]~feeder\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][97]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][97]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][97], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][97]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][97], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_data[97]\, u0|mm_interconnect_1|cmd_mux_001|src_data[97], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem~16\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem~16, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][97]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][97], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[97]\, u0|mm_interconnect_1|rsp_mux_001|src_data[97], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_data[96]\, u0|mm_interconnect_1|cmd_mux_001|src_data[96], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem~15\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem~15, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][96]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][96], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[96]\, u0|mm_interconnect_1|cmd_mux_002|src_data[96], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[1][96]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[1][96], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem~15\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem~15, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[0][96]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[0][96], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[96]\, u0|mm_interconnect_1|rsp_mux_001|src_data[96], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_data[95]\, u0|mm_interconnect_1|cmd_mux_001|src_data[95], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][95]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][95], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem~14\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem~14, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][95]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][95], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[95]\, u0|mm_interconnect_1|cmd_mux_002|src_data[95], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[1][95]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[1][95], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem~14\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem~14, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[0][95]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[0][95], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[95]\, u0|mm_interconnect_1|rsp_mux_001|src_data[95], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_data[94]\, u0|mm_interconnect_1|cmd_mux_001|src_data[94], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem~13\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem~13, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][94]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][94], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[1][94]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[1][94], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[94]\, u0|mm_interconnect_1|cmd_mux_002|src_data[94], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem~13\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem~13, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[0][94]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[0][94], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[94]\, u0|mm_interconnect_1|rsp_mux_001|src_data[94], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_data[93]\, u0|mm_interconnect_1|cmd_mux_001|src_data[93], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][93]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][93], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem~12\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem~12, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][93]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][93], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[93]\, u0|mm_interconnect_1|cmd_mux_002|src_data[93], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[1][93]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[1][93], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem~12\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem~12, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[0][93]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[0][93], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[93]\, u0|mm_interconnect_1|cmd_mux|src_data[93], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][93]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][93], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem~13\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem~13, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][93]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][93], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[93]\, u0|mm_interconnect_1|rsp_mux_001|src_data[93], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[92]\, u0|mm_interconnect_1|cmd_mux|src_data[92], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem~12\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem~12, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][92]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][92], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_data[92]\, u0|mm_interconnect_1|cmd_mux_001|src_data[92], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][92]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][92], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem~11\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem~11, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][92]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][92], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[92]\, u0|mm_interconnect_1|rsp_mux_001|src_data[92], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_data[91]\, u0|mm_interconnect_1|cmd_mux_001|src_data[91], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem~10\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem~10, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][91]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][91], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[91]\, u0|mm_interconnect_1|cmd_mux_002|src_data[91], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[1][91]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[1][91], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem~10\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem~10, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[0][91]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[0][91], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][91]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][91], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[91]\, u0|mm_interconnect_1|cmd_mux|src_data[91], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem~11\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem~11, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][91]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][91], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[91]\, u0|mm_interconnect_1|rsp_mux_001|src_data[91], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[90]\, u0|mm_interconnect_1|cmd_mux_002|src_data[90], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[1][90]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[1][90], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem~9\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[0][90]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[0][90], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][90]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][90], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_data[90]\, u0|mm_interconnect_1|cmd_mux_001|src_data[90], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem~9\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][90]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][90], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[90]\, u0|mm_interconnect_1|rsp_mux_001|src_data[90], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~31\, u0|mm_interconnect_1|cmd_mux_002|src_payload~31, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|sound_len[31]\, u0|output_switcher|sound_len[31], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[31]~feeder\, u0|output_switcher|Cfg_Avalon_ReadData[31]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~0\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~1\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder1~4\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder1~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder1~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder1~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder1~1\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder1~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder1~2\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder1~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder1~3\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder1~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add5~17\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add5~17, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add5~9\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add5~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add5~5\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add5~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add5~1\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add5~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add5~13\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add5~13, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|log2ceil~3\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|log2ceil~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|log2ceil~1\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|log2ceil~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector9~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector9~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector9~1\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector9~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~1\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~5\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~6\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add4~17\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add4~17, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add4~9\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add4~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add4~5\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add4~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add4~1\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add4~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add4~13\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add4~13, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|log2ceil~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|log2ceil~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|log2ceil~2\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|log2ceil~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|LessThan14~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|LessThan14~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector2~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector2~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[74]\, u0|mm_interconnect_1|cmd_mux_002|src_data[74], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[4]~0\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[4]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[79]\, u0|mm_interconnect_1|cmd_mux_002|src_data[79], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[78]\, u0|mm_interconnect_1|cmd_mux_002|src_data[78], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[77]\, u0|mm_interconnect_1|cmd_mux_002|src_data[77], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~7\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~7, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~5\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~21\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~21, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector6~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector6~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~25\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~25, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, u0|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, u0|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\, u0|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, u0|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, u0|rst_controller_003|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~4\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~11\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~11, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector6~1\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector6~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector13~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector13~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector13~1\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector13~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[70]\, u0|mm_interconnect_1|cmd_mux_002|src_data[70], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~12\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~12, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~13\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~13, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~17\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~17, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add1~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add1~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector5~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector5~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~21\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~21, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~3\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~9\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector5~1\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector5~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add3~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add3~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector12~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector12~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector12~1\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector12~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[71]\, u0|mm_interconnect_1|cmd_mux_002|src_data[71], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[1]~3\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[1]~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~10\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~10, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector11~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector11~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector11~1\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector11~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector4~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector4~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector4~1\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector4~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[72]\, u0|mm_interconnect_1|cmd_mux_002|src_data[72], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[2]~2\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~6\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~8\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~8, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~2\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|sound_len[0]~0\, u0|output_switcher|sound_len[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[0]~0\, u0|output_switcher|base_read_addr[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[31]\, u0|output_switcher|base_read_addr[31], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[14]~3\, u0|output_switcher|Cfg_Avalon_ReadData[14]~3, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[0]~0\, u0|output_switcher|Cfg_Avalon_ReadData[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[31]\, u0|output_switcher|Cfg_Avalon_ReadData[31], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[31]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[31], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_payload~8\, u0|mm_interconnect_1|cmd_mux_001|src_payload~8, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_length[31]\, u0|spi_system_0|Slave|sig_length[31], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[31]~feeder\, u0|spi_system_0|Slave|AS_ReadData[31]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~17\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~17, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~13\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~13, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~13\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~13, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~9\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~1\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[3]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[3]~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[3]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_valid~1\, u0|mm_interconnect_1|cmd_mux_001|src_valid~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[1]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|suppress_change_dest_id~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|suppress_change_dest_id~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|internal_valid~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|internal_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[1]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_001|src1_valid~0\, u0|mm_interconnect_1|cmd_demux_001|src1_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_valid~0\, u0|mm_interconnect_1|cmd_mux_001|src_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|write~0\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|write~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|burst_bytecount[2]~4\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|burst_bytecount[2]~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|burst_bytecount[2]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|burst_bytecount[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add7~3\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add7~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|burst_bytecount[3]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|burst_bytecount[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~0\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~11\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~11, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add7~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add7~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|burst_bytecount[4]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|burst_bytecount[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add7~1\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add7~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|burst_bytecount[5]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|burst_bytecount[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~1\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~1\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~4\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add7~2\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add7~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|burst_bytecount[6]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|burst_bytecount[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~2\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~5\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~6\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_payload[0]\, u0|mm_interconnect_1|cmd_mux_001|src_payload[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~5\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector3~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector3~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_data[73]\, u0|mm_interconnect_1|cmd_mux_001|src_data[73], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[3]~0\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[3]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_data[77]\, u0|mm_interconnect_1|cmd_mux_001|src_data[77], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_data[78]\, u0|mm_interconnect_1|cmd_mux_001|src_data[78], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_data[79]\, u0|mm_interconnect_1|cmd_mux_001|src_data[79], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~5\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~11\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~11, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_data[70]\, u0|mm_interconnect_1|cmd_mux_001|src_data[70], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~12\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~12, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~13\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~13, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~9\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_data[71]\, u0|mm_interconnect_1|cmd_mux_001|src_data[71], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[1]~3\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[1]~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~10\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~10, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~4\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_data[72]\, u0|mm_interconnect_1|cmd_mux_001|src_data[72], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[2]~1\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[2]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~5\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~2\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_BaseAddress[0]~0\, u0|spi_system_0|Slave|sig_BaseAddress[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_BaseAddress[31]\, u0|spi_system_0|Slave|sig_BaseAddress[31], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[27]~3\, u0|spi_system_0|Slave|AS_ReadData[27]~3, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[0]~0\, u0|spi_system_0|Slave|AS_ReadData[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[31]\, u0|spi_system_0|Slave|AS_ReadData[31], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[31]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[31], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][31]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][31], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~31\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~31, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|always0~0\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|always0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][31]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][31], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[31]~73\, u0|mm_interconnect_1|rsp_mux_001|src_data[31]~73, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][31]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][31], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~31\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~31, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|always0~0\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|always0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][31]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][31], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[31]~74\, u0|mm_interconnect_1|rsp_mux_001|src_data[31]~74, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_payload~1\, u0|mm_interconnect_1|cmd_mux_001|src_payload~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_length[30]~feeder\, u0|spi_system_0|Slave|sig_length[30]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_length[30]~DUPLICATE\, u0|spi_system_0|Slave|sig_length[30]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[30]~feeder\, u0|spi_system_0|Slave|AS_ReadData[30]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_BaseAddress[30]~feeder\, u0|spi_system_0|Slave|sig_BaseAddress[30]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_BaseAddress[30]\, u0|spi_system_0|Slave|sig_BaseAddress[30], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[30]\, u0|spi_system_0|Slave|AS_ReadData[30], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[30]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[30], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~30\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~30, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][30]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][30], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[30]~71\, u0|mm_interconnect_1|rsp_mux_001|src_data[30]~71, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~30\, u0|mm_interconnect_1|cmd_mux_002|src_payload~30, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|sound_len[30]\, u0|output_switcher|sound_len[30], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[30]~feeder\, u0|output_switcher|Cfg_Avalon_ReadData[30]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[30]~DUPLICATE\, u0|output_switcher|base_read_addr[30]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[30]\, u0|output_switcher|Cfg_Avalon_ReadData[30], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[30]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[30], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][30]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][30], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~30\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~30, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][30]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][30], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[30]~72\, u0|mm_interconnect_1|rsp_mux_001|src_data[30]~72, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_payload~7\, u0|mm_interconnect_1|cmd_mux_001|src_payload~7, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_length[29]\, u0|spi_system_0|Slave|sig_length[29], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[29]~feeder\, u0|spi_system_0|Slave|AS_ReadData[29]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_BaseAddress[29]\, u0|spi_system_0|Slave|sig_BaseAddress[29], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[29]\, u0|spi_system_0|Slave|AS_ReadData[29], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[29]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[29], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][29]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][29], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~29\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~29, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][29]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][29], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[29]~69\, u0|mm_interconnect_1|rsp_mux_001|src_data[29]~69, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][29]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][29], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~29\, u0|mm_interconnect_1|cmd_mux_002|src_payload~29, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|sound_len[29]\, u0|output_switcher|sound_len[29], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[29]~feeder\, u0|output_switcher|Cfg_Avalon_ReadData[29]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[29]~4\, u0|output_switcher|base_read_addr[29]~4, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[29]\, u0|output_switcher|base_read_addr[29], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[29]~_wirecell\, u0|output_switcher|base_read_addr[29]~_wirecell, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[29]\, u0|output_switcher|Cfg_Avalon_ReadData[29], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[29]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[29], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~29\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~29, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][29]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][29], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[29]~70\, u0|mm_interconnect_1|rsp_mux_001|src_data[29]~70, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_payload~6\, u0|mm_interconnect_1|cmd_mux_001|src_payload~6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_length[28]\, u0|spi_system_0|Slave|sig_length[28], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[28]~feeder\, u0|spi_system_0|Slave|AS_ReadData[28]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_BaseAddress[28]\, u0|spi_system_0|Slave|sig_BaseAddress[28], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[28]\, u0|spi_system_0|Slave|AS_ReadData[28], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[28]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[28], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][28]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][28], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~28\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~28, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][28]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][28], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[28]~67\, u0|mm_interconnect_1|rsp_mux_001|src_data[28]~67, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][28]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][28], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~28\, u0|mm_interconnect_1|cmd_mux_002|src_payload~28, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|sound_len[28]\, u0|output_switcher|sound_len[28], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[28]~feeder\, u0|output_switcher|Cfg_Avalon_ReadData[28]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[28]~3\, u0|output_switcher|base_read_addr[28]~3, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[28]\, u0|output_switcher|base_read_addr[28], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[28]~_wirecell\, u0|output_switcher|base_read_addr[28]~_wirecell, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[28]\, u0|output_switcher|Cfg_Avalon_ReadData[28], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[28]~feeder\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[28]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[28]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[28], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~28\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~28, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][28]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][28], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[28]~68\, u0|mm_interconnect_1|rsp_mux_001|src_data[28]~68, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_payload~5\, u0|mm_interconnect_1|cmd_mux_001|src_payload~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_length[27]~feeder\, u0|spi_system_0|Slave|sig_length[27]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_length[27]\, u0|spi_system_0|Slave|sig_length[27], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[27]~feeder\, u0|spi_system_0|Slave|AS_ReadData[27]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_BaseAddress[27]~feeder\, u0|spi_system_0|Slave|sig_BaseAddress[27]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_BaseAddress[27]\, u0|spi_system_0|Slave|sig_BaseAddress[27], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[27]\, u0|spi_system_0|Slave|AS_ReadData[27], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[27]~feeder\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[27]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[27]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[27], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][27]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][27], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~27\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~27, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][27]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][27], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[27]~65\, u0|mm_interconnect_1|rsp_mux_001|src_data[27]~65, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~27\, u0|mm_interconnect_1|cmd_mux_002|src_payload~27, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|sound_len[27]\, u0|output_switcher|sound_len[27], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[27]~feeder\, u0|output_switcher|Cfg_Avalon_ReadData[27]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[27]~2\, u0|output_switcher|base_read_addr[27]~2, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[27]~DUPLICATE\, u0|output_switcher|base_read_addr[27]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[27]~_wirecell\, u0|output_switcher|base_read_addr[27]~_wirecell, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[27]\, u0|output_switcher|Cfg_Avalon_ReadData[27], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[27]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[27], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][27]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][27], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~27\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~27, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][27]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][27], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[27]~66\, u0|mm_interconnect_1|rsp_mux_001|src_data[27]~66, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_payload~4\, u0|mm_interconnect_1|cmd_mux_001|src_payload~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_length[26]\, u0|spi_system_0|Slave|sig_length[26], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[26]~feeder\, u0|spi_system_0|Slave|AS_ReadData[26]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_BaseAddress[26]~feeder\, u0|spi_system_0|Slave|sig_BaseAddress[26]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_BaseAddress[26]\, u0|spi_system_0|Slave|sig_BaseAddress[26], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[26]\, u0|spi_system_0|Slave|AS_ReadData[26], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[26]~feeder\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[26]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[26]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[26], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][26]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][26], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~26\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~26, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][26]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][26], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[26]~63\, u0|mm_interconnect_1|rsp_mux_001|src_data[26]~63, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~26\, u0|mm_interconnect_1|cmd_mux_002|src_payload~26, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|sound_len[26]~4\, u0|output_switcher|sound_len[26]~4, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|sound_len[26]\, u0|output_switcher|sound_len[26], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|sound_len[26]~_wirecell\, u0|output_switcher|sound_len[26]~_wirecell, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[26]\, u0|output_switcher|base_read_addr[26], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[26]\, u0|output_switcher|Cfg_Avalon_ReadData[26], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[26]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[26], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][26]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][26], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~26\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~26, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][26]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][26], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[26]~64\, u0|mm_interconnect_1|rsp_mux_001|src_data[26]~64, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~25\, u0|mm_interconnect_1|cmd_mux_002|src_payload~25, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|sound_len[25]~3\, u0|output_switcher|sound_len[25]~3, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|sound_len[25]\, u0|output_switcher|sound_len[25], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|sound_len[25]~_wirecell\, u0|output_switcher|sound_len[25]~_wirecell, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[25]\, u0|output_switcher|base_read_addr[25], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[25]\, u0|output_switcher|Cfg_Avalon_ReadData[25], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[25]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[25], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][25]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][25], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~25\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~25, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][25]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][25], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_payload~3\, u0|mm_interconnect_1|cmd_mux_001|src_payload~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_length[25]~feeder\, u0|spi_system_0|Slave|sig_length[25]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_length[25]\, u0|spi_system_0|Slave|sig_length[25], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[25]~feeder\, u0|spi_system_0|Slave|AS_ReadData[25]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_BaseAddress[25]~feeder\, u0|spi_system_0|Slave|sig_BaseAddress[25]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_BaseAddress[25]\, u0|spi_system_0|Slave|sig_BaseAddress[25], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[25]\, u0|spi_system_0|Slave|AS_ReadData[25], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[25]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[25], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][25]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][25], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~25\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~25, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][25]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][25], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[25]~61\, u0|mm_interconnect_1|rsp_mux_001|src_data[25]~61, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[25]~62\, u0|mm_interconnect_1|rsp_mux_001|src_data[25]~62, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_payload~2\, u0|mm_interconnect_1|cmd_mux_001|src_payload~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_length[24]\, u0|spi_system_0|Slave|sig_length[24], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[24]~feeder\, u0|spi_system_0|Slave|AS_ReadData[24]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_BaseAddress[24]\, u0|spi_system_0|Slave|sig_BaseAddress[24], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[24]\, u0|spi_system_0|Slave|AS_ReadData[24], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[24]~feeder\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[24]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[24]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[24], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][24]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][24], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~24\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~24, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][24]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][24], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[24]~59\, u0|mm_interconnect_1|rsp_mux_001|src_data[24]~59, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~24\, u0|mm_interconnect_1|cmd_mux_002|src_payload~24, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|sound_len[24]\, u0|output_switcher|sound_len[24], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[24]~feeder\, u0|output_switcher|Cfg_Avalon_ReadData[24]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[24]\, u0|output_switcher|base_read_addr[24], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[24]\, u0|output_switcher|Cfg_Avalon_ReadData[24], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[24]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[24], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][24]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][24], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~24\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~24, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][24]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][24], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[24]~60\, u0|mm_interconnect_1|rsp_mux_001|src_data[24]~60, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_payload~24\, u0|mm_interconnect_1|cmd_mux_001|src_payload~24, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_length[23]\, u0|spi_system_0|Slave|sig_length[23], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[23]~feeder\, u0|spi_system_0|Slave|AS_ReadData[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_BaseAddress[23]~feeder\, u0|spi_system_0|Slave|sig_BaseAddress[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_BaseAddress[23]\, u0|spi_system_0|Slave|sig_BaseAddress[23], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[23]\, u0|spi_system_0|Slave|AS_ReadData[23], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[23]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[23], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][23]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][23], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~23\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~23, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][23]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][23], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[23]~57\, u0|mm_interconnect_1|rsp_mux_001|src_data[23]~57, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][23]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][23], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~23\, u0|mm_interconnect_1|cmd_mux_002|src_payload~23, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]~feeder\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|sound_len[23]\, u0|output_switcher|sound_len[23], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[23]~feeder\, u0|output_switcher|Cfg_Avalon_ReadData[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[23]\, u0|output_switcher|base_read_addr[23], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[23]\, u0|output_switcher|Cfg_Avalon_ReadData[23], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[23]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[23], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~23\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~23, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][23]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][23], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[23]~58\, u0|mm_interconnect_1|rsp_mux_001|src_data[23]~58, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~22\, u0|mm_interconnect_1|cmd_mux_002|src_payload~22, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|sound_len[22]~2\, u0|output_switcher|sound_len[22]~2, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|sound_len[22]\, u0|output_switcher|sound_len[22], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|sound_len[22]~_wirecell\, u0|output_switcher|sound_len[22]~_wirecell, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[22]~1\, u0|output_switcher|base_read_addr[22]~1, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[22]\, u0|output_switcher|base_read_addr[22], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[22]~_wirecell\, u0|output_switcher|base_read_addr[22]~_wirecell, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[22]\, u0|output_switcher|Cfg_Avalon_ReadData[22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[22]~feeder\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[22]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[22]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][22]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~22\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~22, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][22]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_payload~22\, u0|mm_interconnect_1|cmd_mux_001|src_payload~22, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_length[22]\, u0|spi_system_0|Slave|sig_length[22], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[22]~feeder\, u0|spi_system_0|Slave|AS_ReadData[22]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_BaseAddress[22]\, u0|spi_system_0|Slave|sig_BaseAddress[22], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[22]\, u0|spi_system_0|Slave|AS_ReadData[22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[22]~feeder\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[22]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[22]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][22]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~22\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~22, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][22]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[22]~55\, u0|mm_interconnect_1|rsp_mux_001|src_data[22]~55, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[22]~56\, u0|mm_interconnect_1|rsp_mux_001|src_data[22]~56, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_payload~25\, u0|mm_interconnect_1|cmd_mux_001|src_payload~25, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_length[21]~feeder\, u0|spi_system_0|Slave|sig_length[21]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_length[21]\, u0|spi_system_0|Slave|sig_length[21], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[21]~feeder\, u0|spi_system_0|Slave|AS_ReadData[21]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_BaseAddress[21]\, u0|spi_system_0|Slave|sig_BaseAddress[21], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[21]\, u0|spi_system_0|Slave|AS_ReadData[21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[21]~feeder\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[21]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[21]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][21]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~21\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~21, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][21]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[21]~53\, u0|mm_interconnect_1|rsp_mux_001|src_data[21]~53, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][21]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~21\, u0|mm_interconnect_1|cmd_mux_002|src_payload~21, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|sound_len[21]\, u0|output_switcher|sound_len[21], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[21]~feeder\, u0|output_switcher|Cfg_Avalon_ReadData[21]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[21]\, u0|output_switcher|base_read_addr[21], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[21]\, u0|output_switcher|Cfg_Avalon_ReadData[21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[21]~feeder\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[21]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[21]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~21\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~21, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][21]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[21]~54\, u0|mm_interconnect_1|rsp_mux_001|src_data[21]~54, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_payload~26\, u0|mm_interconnect_1|cmd_mux_001|src_payload~26, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_length[20]\, u0|spi_system_0|Slave|sig_length[20], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[20]~feeder\, u0|spi_system_0|Slave|AS_ReadData[20]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_BaseAddress[20]\, u0|spi_system_0|Slave|sig_BaseAddress[20], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[20]\, u0|spi_system_0|Slave|AS_ReadData[20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[20]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~20\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~20, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][20]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[20]~51\, u0|mm_interconnect_1|rsp_mux_001|src_data[20]~51, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][20]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~20\, u0|mm_interconnect_1|cmd_mux_002|src_payload~20, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|sound_len[20]\, u0|output_switcher|sound_len[20], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[20]~feeder\, u0|output_switcher|Cfg_Avalon_ReadData[20]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[20]\, u0|output_switcher|base_read_addr[20], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[20]\, u0|output_switcher|Cfg_Avalon_ReadData[20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[20]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~20\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~20, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][20]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[20]~52\, u0|mm_interconnect_1|rsp_mux_001|src_data[20]~52, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~19\, u0|mm_interconnect_1|cmd_mux_002|src_payload~19, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|sound_len[19]\, u0|output_switcher|sound_len[19], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[19]~feeder\, u0|output_switcher|Cfg_Avalon_ReadData[19]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[19]~feeder\, u0|output_switcher|base_read_addr[19]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[19]\, u0|output_switcher|base_read_addr[19], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[19]\, u0|output_switcher|Cfg_Avalon_ReadData[19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[19]~feeder\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[19]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[19]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][19]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~19\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~19, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][19]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_payload~27\, u0|mm_interconnect_1|cmd_mux_001|src_payload~27, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_length[19]\, u0|spi_system_0|Slave|sig_length[19], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[19]~feeder\, u0|spi_system_0|Slave|AS_ReadData[19]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_BaseAddress[19]~feeder\, u0|spi_system_0|Slave|sig_BaseAddress[19]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_BaseAddress[19]\, u0|spi_system_0|Slave|sig_BaseAddress[19], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[19]\, u0|spi_system_0|Slave|AS_ReadData[19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[19]~feeder\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[19]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[19]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][19]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~19\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~19, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][19]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[19]~49\, u0|mm_interconnect_1|rsp_mux_001|src_data[19]~49, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[19]~50\, u0|mm_interconnect_1|rsp_mux_001|src_data[19]~50, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~18\, u0|mm_interconnect_1|cmd_mux_002|src_payload~18, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|sound_len[18]~feeder\, u0|output_switcher|sound_len[18]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|sound_len[18]\, u0|output_switcher|sound_len[18], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[18]~feeder\, u0|output_switcher|Cfg_Avalon_ReadData[18]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[18]\, u0|output_switcher|base_read_addr[18], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[18]\, u0|output_switcher|Cfg_Avalon_ReadData[18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[18]~feeder\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[18]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[18]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][18]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~18\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~18, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][18]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_payload~28\, u0|mm_interconnect_1|cmd_mux_001|src_payload~28, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_length[18]\, u0|spi_system_0|Slave|sig_length[18], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[18]~feeder\, u0|spi_system_0|Slave|AS_ReadData[18]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_BaseAddress[18]\, u0|spi_system_0|Slave|sig_BaseAddress[18], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[18]\, u0|spi_system_0|Slave|AS_ReadData[18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[18]~feeder\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[18]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[18]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][18]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~18\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~18, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][18]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[18]~47\, u0|mm_interconnect_1|rsp_mux_001|src_data[18]~47, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[18]~48\, u0|mm_interconnect_1|rsp_mux_001|src_data[18]~48, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~9\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector16~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector16~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[4]~2\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[4]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~6\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_data[74]\, u0|mm_interconnect_1|cmd_mux_001|src_data[74], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[4]~2\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[4]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~8\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~8, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_length[2]~0\, u0|spi_system_0|Slave|sig_length[2]~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_length[2]~1\, u0|spi_system_0|Slave|sig_length[2]~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_length[17]~DUPLICATE\, u0|spi_system_0|Slave|sig_length[17]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[17]~feeder\, u0|spi_system_0|Slave|AS_ReadData[17]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_BaseAddress[17]\, u0|spi_system_0|Slave|sig_BaseAddress[17], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[17]\, u0|spi_system_0|Slave|AS_ReadData[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[17]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][17]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~17\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~17, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][17]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[17]~44\, u0|mm_interconnect_1|rsp_mux_001|src_data[17]~44, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~17\, u0|mm_interconnect_1|cmd_mux_002|src_payload~17, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|sound_len[17]\, u0|output_switcher|sound_len[17], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[17]~feeder\, u0|output_switcher|Cfg_Avalon_ReadData[17]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[17]\, u0|output_switcher|base_read_addr[17], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[17]\, u0|output_switcher|Cfg_Avalon_ReadData[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[17]~feeder\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[17]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[17]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][17]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~17\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~17, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][17]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[17]~45\, u0|mm_interconnect_1|rsp_mux_001|src_data[17]~45, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem_used[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem_used[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][17]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][17], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|readdata~11\, u0|audio_and_video_config_0|readdata~11, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|readdata[6]~4\, u0|audio_and_video_config_0|readdata[6]~4, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|readdata[17]\, u0|audio_and_video_config_0|readdata[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem~10\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem~10, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|always0~0\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|always0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][17]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[17]~46\, u0|mm_interconnect_1|rsp_mux_001|src_data[17]~46, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector10~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector10~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector10~1\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Selector10~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[73]\, u0|mm_interconnect_1|cmd_mux_002|src_data[73], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[3]~1\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[3]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~3\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~4\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~5\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|sound_len[0]~1\, u0|output_switcher|sound_len[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|sound_len[16]\, u0|output_switcher|sound_len[16], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[16]~feeder\, u0|output_switcher|Cfg_Avalon_ReadData[16]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[16]\, u0|output_switcher|base_read_addr[16], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[16]\, u0|output_switcher|Cfg_Avalon_ReadData[16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[16]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][16]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~16\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~16, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][16]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[16]~42\, u0|mm_interconnect_1|rsp_mux_001|src_data[16]~42, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|readdata~10\, u0|audio_and_video_config_0|readdata~10, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|readdata[16]\, u0|audio_and_video_config_0|readdata[16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][16]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem~9\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][16]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][16]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_payload~30\, u0|mm_interconnect_1|cmd_mux_001|src_payload~30, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_length[16]~feeder\, u0|spi_system_0|Slave|sig_length[16]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_length[16]\, u0|spi_system_0|Slave|sig_length[16], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[16]~feeder\, u0|spi_system_0|Slave|AS_ReadData[16]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_BaseAddress[16]~feeder\, u0|spi_system_0|Slave|sig_BaseAddress[16]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_BaseAddress[16]\, u0|spi_system_0|Slave|sig_BaseAddress[16], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[16]\, u0|spi_system_0|Slave|AS_ReadData[16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[16]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~16\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~16, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][16]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[16]~41\, u0|mm_interconnect_1|rsp_mux_001|src_data[16]~41, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[16]~43\, u0|mm_interconnect_1|rsp_mux_001|src_data[16]~43, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~15\, u0|mm_interconnect_1|cmd_mux_002|src_payload~15, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|sound_len[15]\, u0|output_switcher|sound_len[15], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[15]~feeder\, u0|output_switcher|Cfg_Avalon_ReadData[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[15]\, u0|output_switcher|base_read_addr[15], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[15]\, u0|output_switcher|Cfg_Avalon_ReadData[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[15]~feeder\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[15]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][15]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~15\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~15, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][15]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_payload~31\, u0|mm_interconnect_1|cmd_mux_001|src_payload~31, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_length[15]~feeder\, u0|spi_system_0|Slave|sig_length[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_length[15]\, u0|spi_system_0|Slave|sig_length[15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[15]~feeder\, u0|spi_system_0|Slave|AS_ReadData[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_BaseAddress[15]~feeder\, u0|spi_system_0|Slave|sig_BaseAddress[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_BaseAddress[15]\, u0|spi_system_0|Slave|sig_BaseAddress[15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[15]\, u0|spi_system_0|Slave|AS_ReadData[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[15]~feeder\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[15]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][15]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~15\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~15, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][15]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[15]~39\, u0|mm_interconnect_1|rsp_mux_001|src_data[15]~39, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[15]~40\, u0|mm_interconnect_1|rsp_mux_001|src_data[15]~40, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~14\, u0|mm_interconnect_1|cmd_mux_002|src_payload~14, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|sound_len[14]\, u0|output_switcher|sound_len[14], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[14]~feeder\, u0|output_switcher|Cfg_Avalon_ReadData[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[14]~DUPLICATE\, u0|output_switcher|base_read_addr[14]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[14]\, u0|output_switcher|Cfg_Avalon_ReadData[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[14]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][14]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~14\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~14, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][14]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_payload~14\, u0|mm_interconnect_1|cmd_mux_001|src_payload~14, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_length[14]\, u0|spi_system_0|Slave|sig_length[14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[14]~feeder\, u0|spi_system_0|Slave|AS_ReadData[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_BaseAddress[14]~feeder\, u0|spi_system_0|Slave|sig_BaseAddress[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_BaseAddress[14]\, u0|spi_system_0|Slave|sig_BaseAddress[14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[14]\, u0|spi_system_0|Slave|AS_ReadData[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[14]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][14]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~14\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~14, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][14]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[14]~37\, u0|mm_interconnect_1|rsp_mux_001|src_data[14]~37, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[14]~38\, u0|mm_interconnect_1|rsp_mux_001|src_data[14]~38, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_payload~15\, u0|mm_interconnect_1|cmd_mux_001|src_payload~15, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_length[13]\, u0|spi_system_0|Slave|sig_length[13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[13]~feeder\, u0|spi_system_0|Slave|AS_ReadData[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_BaseAddress[13]\, u0|spi_system_0|Slave|sig_BaseAddress[13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[13]\, u0|spi_system_0|Slave|AS_ReadData[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[13]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][13]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~13\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~13, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][13]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[13]~35\, u0|mm_interconnect_1|rsp_mux_001|src_data[13]~35, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][13]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~13\, u0|mm_interconnect_1|cmd_mux_002|src_payload~13, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|sound_len[13]\, u0|output_switcher|sound_len[13], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[13]~feeder\, u0|output_switcher|Cfg_Avalon_ReadData[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[13]~DUPLICATE\, u0|output_switcher|base_read_addr[13]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[13]\, u0|output_switcher|Cfg_Avalon_ReadData[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[13]~feeder\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[13]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~13\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~13, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][13]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[13]~36\, u0|mm_interconnect_1|rsp_mux_001|src_data[13]~36, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~12\, u0|mm_interconnect_1|cmd_mux_002|src_payload~12, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|sound_len[12]\, u0|output_switcher|sound_len[12], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[12]~feeder\, u0|output_switcher|Cfg_Avalon_ReadData[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[12]~feeder\, u0|output_switcher|base_read_addr[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[12]\, u0|output_switcher|base_read_addr[12], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[12]\, u0|output_switcher|Cfg_Avalon_ReadData[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[12]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][12]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~12\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~12, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][12]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_payload~16\, u0|mm_interconnect_1|cmd_mux_001|src_payload~16, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_length[12]\, u0|spi_system_0|Slave|sig_length[12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[12]~feeder\, u0|spi_system_0|Slave|AS_ReadData[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_BaseAddress[12]\, u0|spi_system_0|Slave|sig_BaseAddress[12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[12]\, u0|spi_system_0|Slave|AS_ReadData[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[12]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][12]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~12\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~12, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][12]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[12]~33\, u0|mm_interconnect_1|rsp_mux_001|src_data[12]~33, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[12]~34\, u0|mm_interconnect_1|rsp_mux_001|src_data[12]~34, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_payload~17\, u0|mm_interconnect_1|cmd_mux_001|src_payload~17, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_length[11]\, u0|spi_system_0|Slave|sig_length[11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[11]~feeder\, u0|spi_system_0|Slave|AS_ReadData[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_BaseAddress[11]~feeder\, u0|spi_system_0|Slave|sig_BaseAddress[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_BaseAddress[11]\, u0|spi_system_0|Slave|sig_BaseAddress[11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[11]\, u0|spi_system_0|Slave|AS_ReadData[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[11]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][11]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~11\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~11, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][11]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[11]~31\, u0|mm_interconnect_1|rsp_mux_001|src_data[11]~31, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][11]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~11\, u0|mm_interconnect_1|cmd_mux_002|src_payload~11, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|sound_len[11]\, u0|output_switcher|sound_len[11], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[11]~feeder\, u0|output_switcher|Cfg_Avalon_ReadData[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]~DUPLICATE\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[11]\, u0|output_switcher|base_read_addr[11], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[11]\, u0|output_switcher|Cfg_Avalon_ReadData[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[11]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~11\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~11, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][11]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[11]~32\, u0|mm_interconnect_1|rsp_mux_001|src_data[11]~32, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_payload~18\, u0|mm_interconnect_1|cmd_mux_001|src_payload~18, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_length[10]\, u0|spi_system_0|Slave|sig_length[10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[10]~feeder\, u0|spi_system_0|Slave|AS_ReadData[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_BaseAddress[10]~feeder\, u0|spi_system_0|Slave|sig_BaseAddress[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_BaseAddress[10]\, u0|spi_system_0|Slave|sig_BaseAddress[10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[10]\, u0|spi_system_0|Slave|AS_ReadData[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[10]~feeder\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[10]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][10]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~10\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~10, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][10]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[10]~29\, u0|mm_interconnect_1|rsp_mux_001|src_data[10]~29, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][10]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~10\, u0|mm_interconnect_1|cmd_mux_002|src_payload~10, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|sound_len[10]~feeder\, u0|output_switcher|sound_len[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|sound_len[10]\, u0|output_switcher|sound_len[10], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[10]~feeder\, u0|output_switcher|Cfg_Avalon_ReadData[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[10]~DUPLICATE\, u0|output_switcher|base_read_addr[10]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[10]\, u0|output_switcher|Cfg_Avalon_ReadData[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[10]~feeder\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[10]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~10\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~10, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][10]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[10]~30\, u0|mm_interconnect_1|rsp_mux_001|src_data[10]~30, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~9\, u0|mm_interconnect_1|cmd_mux_002|src_payload~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|sound_len[9]\, u0|output_switcher|sound_len[9], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[9]~feeder\, u0|output_switcher|Cfg_Avalon_ReadData[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[9]~DUPLICATE\, u0|output_switcher|base_read_addr[9]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[9]\, u0|output_switcher|Cfg_Avalon_ReadData[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[9]~feeder\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[9]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][9]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~9\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][9]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_payload~19\, u0|mm_interconnect_1|cmd_mux_001|src_payload~19, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_length[9]~DUPLICATE\, u0|spi_system_0|Slave|sig_length[9]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[9]~feeder\, u0|spi_system_0|Slave|AS_ReadData[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_BaseAddress[9]\, u0|spi_system_0|Slave|sig_BaseAddress[9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[9]\, u0|spi_system_0|Slave|AS_ReadData[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[9]~feeder\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[9]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][9]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~9\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][9]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[9]~27\, u0|mm_interconnect_1|rsp_mux_001|src_data[9]~27, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[9]~28\, u0|mm_interconnect_1|rsp_mux_001|src_data[9]~28, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_payload~23\, u0|mm_interconnect_1|cmd_mux_001|src_payload~23, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_length[8]\, u0|spi_system_0|Slave|sig_length[8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[8]~feeder\, u0|spi_system_0|Slave|AS_ReadData[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_BaseAddress[8]\, u0|spi_system_0|Slave|sig_BaseAddress[8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[8]\, u0|spi_system_0|Slave|AS_ReadData[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[8]~feeder\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[8]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][8]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~8\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~8, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][8]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[8]~24\, u0|mm_interconnect_1|rsp_mux_001|src_data[8]~24, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|external_read_transfer~0\, u0|audio_and_video_config_0|external_read_transfer~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|external_read_transfer\, u0|audio_and_video_config_0|external_read_transfer, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[10]~3\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[10]~3, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[6]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[6], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[7]~5\, u0|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[7]~5, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|AV_Config_Auto_Init|data_out[7]\, u0|audio_and_video_config_0|AV_Config_Auto_Init|data_out[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~8\, u0|mm_interconnect_1|cmd_mux|src_payload~8, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|data_reg[6]~feeder\, u0|audio_and_video_config_0|data_reg[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|always3~0\, u0|audio_and_video_config_0|always3~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[71]\, u0|mm_interconnect_1|cmd_mux|src_data[71], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|cp_ready~0\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|cp_ready~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload[0]\, u0|mm_interconnect_1|cmd_mux|src_payload[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|waitrequest~1\, u0|audio_and_video_config_0|waitrequest~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~4\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~8\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~8, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~7\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~7, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~9\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~0\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~3\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~1\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|comb~0\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|comb~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~6\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~5\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~2\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][65]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][65], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem~9\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][65]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][65], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][66]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][66], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem~8\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem~8, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][66]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][66], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][68]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][68], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem~6\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem~6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][68]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][68], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][67]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][67], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem~7\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem~7, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][67]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][67], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|uncompressor|Add1~1\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|uncompressor|Add1~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter~4\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter[3]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|uncompressor|Add0~2\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|uncompressor|Add0~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter~3\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter[4]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|uncompressor|Add0~1\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|uncompressor|Add0~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter~2\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter[5]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|uncompressor|Add0~0\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|uncompressor|Add0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][69]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][69], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem~5\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][69]~feeder\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][69]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][69]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][69], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|uncompressor|Add1~0\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|uncompressor|Add1~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter~1\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter[6]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter~6\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter~6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter[7]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|uncompressor|last_packet_beat~3\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|uncompressor|last_packet_beat~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter~0\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter~5\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter[2]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|uncompressor|burst_uncompress_byte_counter[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|uncompressor|last_packet_beat~0\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|uncompressor|last_packet_beat~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|uncompressor|last_packet_beat~2\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|uncompressor|last_packet_beat~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|uncompressor|burst_uncompress_busy\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|uncompressor|burst_uncompress_busy, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|uncompressor|last_packet_beat~1\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|uncompressor|last_packet_beat~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][115]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][115], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem~4\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][115]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][115], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[1][68]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[1][68], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem~5\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[0][68]~feeder\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[0][68]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[0][68]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[0][68], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[1][67]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[1][67], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~6\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~5\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~7\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~7, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem~6\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem~6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[0][67]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[0][67], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[1][66]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[1][66], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem~7\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem~7, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[0][66]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[0][66], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|burst_uncompress_busy\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|burst_uncompress_busy, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[1][65]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[1][65], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem~8\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem~8, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[0][65]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[0][65], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|last_packet_beat~1\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|last_packet_beat~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[1][115]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[1][115], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem~3\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[0][115]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[0][115], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~1\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][115]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][115], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem_used[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem~3\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][115]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][115], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~2\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~3\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~1\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|Add0~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|Add0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|router|Equal2~1\, u0|mm_interconnect_1|router|Equal2~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|write_addr_data_both_valid\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|write_addr_data_both_valid, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[1]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~3\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector15~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector15~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector15~1\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector15~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[5]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|Equal0~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|Equal0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|internal_valid~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|internal_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[1]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux|src0_valid~0\, u0|mm_interconnect_1|cmd_demux|src0_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~4\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~7, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~11\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~11, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~0\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~1\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~4\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~5\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[1]~2\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[1]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[78]\, u0|mm_interconnect_1|cmd_mux|src_data[78], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[79]\, u0|mm_interconnect_1|cmd_mux|src_data[79], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[77]\, u0|mm_interconnect_1|cmd_mux|src_data[77], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~8\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~8, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[70]\, u0|mm_interconnect_1|cmd_mux|src_data[70], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~9\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~10\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~10, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~7\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~7, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[32]~0\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[32]~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|address_reg[3]~0\, u0|audio_and_video_config_0|address_reg[3]~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|data_reg[5]~0\, u0|audio_and_video_config_0|data_reg[5]~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|data_reg[6]\, u0|audio_and_video_config_0|data_reg[6], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~11\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~11, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[7]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[7], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[8]~4\, u0|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[8]~4, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|AV_Config_Auto_Init|data_out[8]\, u0|audio_and_video_config_0|AV_Config_Auto_Init|data_out[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~9\, u0|mm_interconnect_1|cmd_mux|src_payload~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|data_reg[7]\, u0|audio_and_video_config_0|data_reg[7], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~12\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~12, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[8]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[8], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~4\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~4, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[9]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[9], DE1_SoC_top_level, 1
instance = comp, \FPGA_I2C_SDAT~input\, FPGA_I2C_SDAT~input, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|new_data~0\, u0|audio_and_video_config_0|Serial_Bus_Controller|new_data~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|new_data\, u0|audio_and_video_config_0|Serial_Bus_Controller|new_data, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~2\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~2, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[0]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[0], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|address_reg[3]~1\, u0|audio_and_video_config_0|address_reg[3]~1, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|address_reg[6]\, u0|audio_and_video_config_0|address_reg[6], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|address_for_transfer[6]\, u0|audio_and_video_config_0|address_for_transfer[6], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~1\, u0|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~1, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|AV_Config_Auto_Init|data_out[17]\, u0|audio_and_video_config_0|AV_Config_Auto_Init|data_out[17], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|address_reg[7]\, u0|audio_and_video_config_0|address_reg[7], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|address_for_transfer[7]~feeder\, u0|audio_and_video_config_0|address_for_transfer[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|address_for_transfer[7]\, u0|audio_and_video_config_0|address_for_transfer[7], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[10]~13\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[10]~13, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~7\, u0|mm_interconnect_1|cmd_mux|src_payload~7, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|address_reg[5]\, u0|audio_and_video_config_0|address_reg[5], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|address_for_transfer[5]~feeder\, u0|audio_and_video_config_0|address_for_transfer[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|address_for_transfer[5]\, u0|audio_and_video_config_0|address_for_transfer[5], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~3\, u0|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~3, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|AV_Config_Auto_Init|data_out[15]\, u0|audio_and_video_config_0|AV_Config_Auto_Init|data_out[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~6\, u0|mm_interconnect_1|cmd_mux|src_payload~6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|address_reg[4]\, u0|audio_and_video_config_0|address_reg[4], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|address_for_transfer[4]\, u0|audio_and_video_config_0|address_for_transfer[4], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[14]~3\, u0|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[14]~3, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|AV_Config_Auto_Init|data_out[14]\, u0|audio_and_video_config_0|AV_Config_Auto_Init|data_out[14], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[11]~0\, u0|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[11]~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|AV_Config_Auto_Init|data_out[11]\, u0|audio_and_video_config_0|AV_Config_Auto_Init|data_out[11], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|address_for_transfer[0]\, u0|audio_and_video_config_0|address_for_transfer[0], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~0\, u0|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|AV_Config_Auto_Init|data_out[10]\, u0|audio_and_video_config_0|AV_Config_Auto_Init|data_out[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~10\, u0|mm_interconnect_1|cmd_mux|src_payload~10, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[33]~1\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[33]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[33]\, u0|mm_interconnect_1|cmd_mux|src_data[33], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[33]~2\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[33]~2, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|data_reg~1\, u0|audio_and_video_config_0|data_reg~1, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|data_reg[8]\, u0|audio_and_video_config_0|data_reg[8], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~14\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~14, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[10]~15\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[10]~15, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[10]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~3\, u0|mm_interconnect_1|cmd_mux|src_payload~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|address_reg[1]\, u0|audio_and_video_config_0|address_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|address_for_transfer[1]~feeder\, u0|audio_and_video_config_0|address_for_transfer[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|address_for_transfer[1]\, u0|audio_and_video_config_0|address_for_transfer[1], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~32\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~32, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[11]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~4\, u0|mm_interconnect_1|cmd_mux|src_payload~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|address_reg[2]~feeder\, u0|audio_and_video_config_0|address_reg[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|address_reg[2]\, u0|audio_and_video_config_0|address_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|address_for_transfer[2]\, u0|audio_and_video_config_0|address_for_transfer[2], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[12]~1\, u0|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[12]~1, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|AV_Config_Auto_Init|data_out[12]\, u0|audio_and_video_config_0|AV_Config_Auto_Init|data_out[12], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~30\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~30, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[12]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[12], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[13]~2\, u0|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[13]~2, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|AV_Config_Auto_Init|data_out[13]\, u0|audio_and_video_config_0|AV_Config_Auto_Init|data_out[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~5\, u0|mm_interconnect_1|cmd_mux|src_payload~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|address_reg[3]~feeder\, u0|audio_and_video_config_0|address_reg[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|address_reg[3]\, u0|audio_and_video_config_0|address_reg[3], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|address_for_transfer[3]~feeder\, u0|audio_and_video_config_0|address_for_transfer[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|address_for_transfer[3]\, u0|audio_and_video_config_0|address_for_transfer[3], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~28\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~28, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[13]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[13], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~26\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~26, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[14]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[14], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~24\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~24, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[15]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[15], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~2\, u0|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~2, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|AV_Config_Auto_Init|data_out[16]\, u0|audio_and_video_config_0|AV_Config_Auto_Init|data_out[16], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~21\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~21, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[16]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[16], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~17\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~17, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[17]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[17], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~1\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~1, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[18]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[18], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|ack\, u0|audio_and_video_config_0|ack, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_error~0\, u0|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_error~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_error\, u0|audio_and_video_config_0|AV_Config_Auto_Init|auto_init_error, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|readdata~9\, u0|audio_and_video_config_0|readdata~9, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|readdata~12\, u0|audio_and_video_config_0|readdata~12, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|readdata[8]\, u0|audio_and_video_config_0|readdata[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~8\, u0|mm_interconnect_1|cmd_mux_002|src_payload~8, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|sound_len[8]\, u0|output_switcher|sound_len[8], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[8]~feeder\, u0|output_switcher|Cfg_Avalon_ReadData[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[8]~DUPLICATE\, u0|output_switcher|base_read_addr[8]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[8]\, u0|output_switcher|Cfg_Avalon_ReadData[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[8]~feeder\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[8]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][8]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~8\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~8, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][8]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[8]~25\, u0|mm_interconnect_1|rsp_mux_001|src_data[8]~25, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][8]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem~8\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem~8, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][8]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[8]~26\, u0|mm_interconnect_1|rsp_mux_001|src_data[8]~26, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~7\, u0|mm_interconnect_1|cmd_mux_002|src_payload~7, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|sound_len[7]\, u0|output_switcher|sound_len[7], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[7]~feeder\, u0|output_switcher|Cfg_Avalon_ReadData[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]~DUPLICATE\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[7]\, u0|output_switcher|base_read_addr[7], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[7]\, u0|output_switcher|Cfg_Avalon_ReadData[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[7]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~7\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~7, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][7]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[7]~22\, u0|mm_interconnect_1|rsp_mux_001|src_data[7]~22, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_payload~9\, u0|mm_interconnect_1|cmd_mux_001|src_payload~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_length[7]~DUPLICATE\, u0|spi_system_0|Slave|sig_length[7]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[7]~feeder\, u0|spi_system_0|Slave|AS_ReadData[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_BaseAddress[7]\, u0|spi_system_0|Slave|sig_BaseAddress[7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[7]\, u0|spi_system_0|Slave|AS_ReadData[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[7]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][7]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~7\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~7, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][7]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[7]~21\, u0|mm_interconnect_1|rsp_mux_001|src_data[7]~21, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][7]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][7], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|readdata~8\, u0|audio_and_video_config_0|readdata~8, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|readdata[7]\, u0|audio_and_video_config_0|readdata[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem~7\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem~7, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][7]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[7]~23\, u0|mm_interconnect_1|rsp_mux_001|src_data[7]~23, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|read~1\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|read~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem_used[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem_used[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|comb~0\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|comb~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|read~0\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|read~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|rp_valid\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|rp_valid, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|always0~0\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|always0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[0][57]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[0][57], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[0][59]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[0][59], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux_002|src1_valid~0\, u0|mm_interconnect_1|rsp_demux_002|src1_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][6]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~6\, u0|mm_interconnect_1|cmd_mux_002|src_payload~6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|sound_len[6]\, u0|output_switcher|sound_len[6], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[6]~feeder\, u0|output_switcher|Cfg_Avalon_ReadData[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[6]\, u0|output_switcher|base_read_addr[6], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[6]\, u0|output_switcher|Cfg_Avalon_ReadData[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[6]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~6\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][6]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[6]~19\, u0|mm_interconnect_1|rsp_mux_001|src_data[6]~19, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[7]~DUPLICATE\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[7]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|readdata~7\, u0|audio_and_video_config_0|readdata~7, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|readdata[6]\, u0|audio_and_video_config_0|readdata[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_payload~10\, u0|mm_interconnect_1|cmd_mux_001|src_payload~10, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_length[6]\, u0|spi_system_0|Slave|sig_length[6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[6]~feeder\, u0|spi_system_0|Slave|AS_ReadData[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_BaseAddress[6]~feeder\, u0|spi_system_0|Slave|sig_BaseAddress[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_BaseAddress[6]\, u0|spi_system_0|Slave|sig_BaseAddress[6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[6]\, u0|spi_system_0|Slave|AS_ReadData[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[6]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][6]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~6\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][6]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[6]~18\, u0|mm_interconnect_1|rsp_mux_001|src_data[6]~18, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][6]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem~6\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem~6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][6]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[6]~20\, u0|mm_interconnect_1|rsp_mux_001|src_data[6]~20, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~2\, u0|mm_interconnect_1|cmd_mux|src_payload~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|control_reg~4\, u0|audio_and_video_config_0|control_reg~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[34]\, u0|mm_interconnect_1|cmd_mux|src_data[34], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|control_reg[17]~1\, u0|audio_and_video_config_0|control_reg[17]~1, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|control_reg[17]~2\, u0|audio_and_video_config_0|control_reg[17]~2, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|control_reg[17]~3\, u0|audio_and_video_config_0|control_reg[17]~3, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|control_reg[17]\, u0|audio_and_video_config_0|control_reg[17], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|device_for_transfer~0\, u0|audio_and_video_config_0|device_for_transfer~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|device_for_transfer[1]\, u0|audio_and_video_config_0|device_for_transfer[1], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Equal5~0\, u0|audio_and_video_config_0|Equal5~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[4]~19\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[4]~19, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|AV_Config_Auto_Init|data_out~0\, u0|audio_and_video_config_0|AV_Config_Auto_Init|data_out~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|AV_Config_Auto_Init|data_out[24]\, u0|audio_and_video_config_0|AV_Config_Auto_Init|data_out[24], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~22\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~22, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~33\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~33, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[19]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[19], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~31\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~31, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[20]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[20], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[4]~18\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[4]~18, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~29\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~29, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[21]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[21], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~27\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~27, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[22]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[22], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~25\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~25, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[23]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[23], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~23\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~23, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[24]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[24], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~4\, u0|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|Auto_Init_Video_ROM|Ram0~4, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|AV_Config_Auto_Init|data_out[25]\, u0|audio_and_video_config_0|AV_Config_Auto_Init|data_out[25], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~20\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~20, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[25]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[25], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~16\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~16, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[26]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[26], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|Selector3~0\, u0|audio_and_video_config_0|Serial_Bus_Controller|Selector3~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_4_TRANSFER\, u0|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_4_TRANSFER, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[5]~0\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_mask[5]~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[4]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[4], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[5]~7\, u0|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[5]~7, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|AV_Config_Auto_Init|data_out[5]\, u0|audio_and_video_config_0|AV_Config_Auto_Init|data_out[5], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|data_reg[4]\, u0|audio_and_video_config_0|data_reg[4], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~9\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~9, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[5]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[5], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|data_reg[5]~feeder\, u0|audio_and_video_config_0|data_reg[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|data_reg[5]\, u0|audio_and_video_config_0|data_reg[5], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~10\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~10, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[6]~DUPLICATE\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[6]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|readdata~6\, u0|audio_and_video_config_0|readdata~6, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|readdata[5]~DUPLICATE\, u0|audio_and_video_config_0|readdata[5]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~5\, u0|mm_interconnect_1|cmd_mux_002|src_payload~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|sound_len[5]\, u0|output_switcher|sound_len[5], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[5]~feeder\, u0|output_switcher|Cfg_Avalon_ReadData[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[5]\, u0|output_switcher|base_read_addr[5], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[5]\, u0|output_switcher|Cfg_Avalon_ReadData[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[5]~feeder\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[5]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][5]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~5\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][5]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[5]~16\, u0|mm_interconnect_1|rsp_mux_001|src_data[5]~16, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_payload~11\, u0|mm_interconnect_1|cmd_mux_001|src_payload~11, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_length[5]\, u0|spi_system_0|Slave|sig_length[5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[5]~feeder\, u0|spi_system_0|Slave|AS_ReadData[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_BaseAddress[5]~feeder\, u0|spi_system_0|Slave|sig_BaseAddress[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_BaseAddress[5]\, u0|spi_system_0|Slave|sig_BaseAddress[5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[5]\, u0|spi_system_0|Slave|AS_ReadData[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[5]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][5]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~5\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][5]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[5]~15\, u0|mm_interconnect_1|rsp_mux_001|src_data[5]~15, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][5]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][5], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|readdata[5]\, u0|audio_and_video_config_0|readdata[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem~5\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][5]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[5]~17\, u0|mm_interconnect_1|rsp_mux_001|src_data[5]~17, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_payload~12\, u0|mm_interconnect_1|cmd_mux_001|src_payload~12, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_length[4]\, u0|spi_system_0|Slave|sig_length[4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[4]~feeder\, u0|spi_system_0|Slave|AS_ReadData[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_BaseAddress[4]~feeder\, u0|spi_system_0|Slave|sig_BaseAddress[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_BaseAddress[4]\, u0|spi_system_0|Slave|sig_BaseAddress[4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[4]\, u0|spi_system_0|Slave|AS_ReadData[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[4]~feeder\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[4]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][4]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~4\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][4]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[4]~12\, u0|mm_interconnect_1|rsp_mux_001|src_data[4]~12, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~4\, u0|mm_interconnect_1|cmd_mux_002|src_payload~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|sound_len[4]\, u0|output_switcher|sound_len[4], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[4]~feeder\, u0|output_switcher|Cfg_Avalon_ReadData[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[4]~feeder\, u0|output_switcher|base_read_addr[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[4]~DUPLICATE\, u0|output_switcher|base_read_addr[4]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[4]\, u0|output_switcher|Cfg_Avalon_ReadData[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[4]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][4]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~4\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][4]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[4]~13\, u0|mm_interconnect_1|rsp_mux_001|src_data[4]~13, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|readdata~5\, u0|audio_and_video_config_0|readdata~5, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|readdata[4]~DUPLICATE\, u0|audio_and_video_config_0|readdata[4]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][4]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][4], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|readdata[4]\, u0|audio_and_video_config_0|readdata[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem~4\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][4]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[4]~14\, u0|mm_interconnect_1|rsp_mux_001|src_data[4]~14, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~1\, u0|mm_interconnect_1|cmd_mux|src_payload~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|control_reg~0\, u0|audio_and_video_config_0|control_reg~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|control_reg[16]\, u0|audio_and_video_config_0|control_reg[16], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|s_serial_transfer~13\, u0|audio_and_video_config_0|s_serial_transfer~13, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|s_serial_transfer~16\, u0|audio_and_video_config_0|s_serial_transfer~16, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|s_serial_transfer.STATE_4_PRE_READ\, u0|audio_and_video_config_0|s_serial_transfer.STATE_4_PRE_READ, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Selector2~0\, u0|audio_and_video_config_0|Selector2~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|s_serial_transfer.STATE_5_READ_TRANSFER\, u0|audio_and_video_config_0|s_serial_transfer.STATE_5_READ_TRANSFER, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Selector3~0\, u0|audio_and_video_config_0|Selector3~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|s_serial_transfer.STATE_6_POST_READ\, u0|audio_and_video_config_0|s_serial_transfer.STATE_6_POST_READ, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Selector1~0\, u0|audio_and_video_config_0|Selector1~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|s_serial_transfer.STATE_2_WRITE_TRANSFER\, u0|audio_and_video_config_0|s_serial_transfer.STATE_2_WRITE_TRANSFER, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|s_serial_transfer~17\, u0|audio_and_video_config_0|s_serial_transfer~17, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|s_serial_transfer.STATE_3_POST_WRITE\, u0|audio_and_video_config_0|s_serial_transfer.STATE_3_POST_WRITE, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|s_serial_transfer~14\, u0|audio_and_video_config_0|s_serial_transfer~14, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|s_serial_transfer~15\, u0|audio_and_video_config_0|s_serial_transfer~15, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|s_serial_transfer.STATE_0_IDLE\, u0|audio_and_video_config_0|s_serial_transfer.STATE_0_IDLE, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|s_serial_transfer~12\, u0|audio_and_video_config_0|s_serial_transfer~12, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|s_serial_transfer.STATE_1_PRE_WRITE\, u0|audio_and_video_config_0|s_serial_transfer.STATE_1_PRE_WRITE, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|start_external_transfer~1\, u0|audio_and_video_config_0|start_external_transfer~1, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|start_external_transfer~2\, u0|audio_and_video_config_0|start_external_transfer~2, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|start_external_transfer\, u0|audio_and_video_config_0|start_external_transfer, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|Selector4~0\, u0|audio_and_video_config_0|Serial_Bus_Controller|Selector4~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_5_STOP_BIT\, u0|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_5_STOP_BIT, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|transfer_complete~0\, u0|audio_and_video_config_0|Serial_Bus_Controller|transfer_complete~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|transfer_complete\, u0|audio_and_video_config_0|Serial_Bus_Controller|transfer_complete, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|AV_Config_Auto_Init|always1~0\, u0|audio_and_video_config_0|AV_Config_Auto_Init|always1~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|AV_Config_Auto_Init|transfer_data\, u0|audio_and_video_config_0|AV_Config_Auto_Init|transfer_data, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|always1~0\, u0|audio_and_video_config_0|Serial_Bus_Controller|always1~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol~12\, u0|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol~12, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE\, u0|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~0\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|counter~0\, u0|audio_and_video_config_0|Serial_Bus_Controller|counter~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|counter[0]\, u0|audio_and_video_config_0|Serial_Bus_Controller|counter[0], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|counter~2\, u0|audio_and_video_config_0|Serial_Bus_Controller|counter~2, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|counter[1]\, u0|audio_and_video_config_0|Serial_Bus_Controller|counter[1], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|counter~3\, u0|audio_and_video_config_0|Serial_Bus_Controller|counter~3, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|counter[2]\, u0|audio_and_video_config_0|Serial_Bus_Controller|counter[2], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|Add0~0\, u0|audio_and_video_config_0|Serial_Bus_Controller|Add0~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|counter~4\, u0|audio_and_video_config_0|Serial_Bus_Controller|counter~4, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|counter[3]\, u0|audio_and_video_config_0|Serial_Bus_Controller|counter[3], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|counter~1\, u0|audio_and_video_config_0|Serial_Bus_Controller|counter~1, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|counter[4]\, u0|audio_and_video_config_0|Serial_Bus_Controller|counter[4], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|always1~1\, u0|audio_and_video_config_0|Serial_Bus_Controller|always1~1, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|Selector1~0\, u0|audio_and_video_config_0|Serial_Bus_Controller|Selector1~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|Selector1~1\, u0|audio_and_video_config_0|Serial_Bus_Controller|Selector1~1, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT\, u0|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|always4~0\, u0|audio_and_video_config_0|Serial_Bus_Controller|always4~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|data_reg[1]\, u0|audio_and_video_config_0|data_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[1]~11\, u0|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[1]~11, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|AV_Config_Auto_Init|data_out[1]\, u0|audio_and_video_config_0|AV_Config_Auto_Init|data_out[1], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|data_reg[0]~feeder\, u0|audio_and_video_config_0|data_reg[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|data_reg[0]\, u0|audio_and_video_config_0|data_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~5\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~5, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[1]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[1], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[2]~10\, u0|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[2]~10, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|AV_Config_Auto_Init|data_out[2]\, u0|audio_and_video_config_0|AV_Config_Auto_Init|data_out[2], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~6\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~6, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[2]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[2], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[3]~9\, u0|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[3]~9, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|AV_Config_Auto_Init|data_out[3]\, u0|audio_and_video_config_0|AV_Config_Auto_Init|data_out[3], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|data_reg[2]\, u0|audio_and_video_config_0|data_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~7\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~7, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[3]\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[3], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|data_reg[3]~feeder\, u0|audio_and_video_config_0|data_reg[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|data_reg[3]\, u0|audio_and_video_config_0|data_reg[3], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[4]~8\, u0|audio_and_video_config_0|Auto_Init_OB_Devices_ROM|rom_data[4]~8, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|AV_Config_Auto_Init|data_out[4]\, u0|audio_and_video_config_0|AV_Config_Auto_Init|data_out[4], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~8\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data~8, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[4]~DUPLICATE\, u0|audio_and_video_config_0|Serial_Bus_Controller|shiftreg_data[4]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|readdata~3\, u0|audio_and_video_config_0|readdata~3, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|readdata[3]\, u0|audio_and_video_config_0|readdata[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_payload~13\, u0|mm_interconnect_1|cmd_mux_001|src_payload~13, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_length[3]\, u0|spi_system_0|Slave|sig_length[3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[3]~feeder\, u0|spi_system_0|Slave|AS_ReadData[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_BaseAddress[3]\, u0|spi_system_0|Slave|sig_BaseAddress[3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[3]\, u0|spi_system_0|Slave|AS_ReadData[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[3]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][3]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~3\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][3]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[3]~9\, u0|mm_interconnect_1|rsp_mux_001|src_data[3]~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][3]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem~3\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][3]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~3\, u0|mm_interconnect_1|cmd_mux_002|src_payload~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|sound_len[3]~feeder\, u0|output_switcher|sound_len[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|sound_len[3]\, u0|output_switcher|sound_len[3], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[3]~feeder\, u0|output_switcher|Cfg_Avalon_ReadData[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[3]\, u0|output_switcher|base_read_addr[3], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[3]\, u0|output_switcher|Cfg_Avalon_ReadData[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[3]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][3]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~3\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][3]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[3]~10\, u0|mm_interconnect_1|rsp_mux_001|src_data[3]~10, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[3]~11\, u0|mm_interconnect_1|rsp_mux_001|src_data[3]~11, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|router_001|Equal1~0\, u0|mm_interconnect_1|router_001|Equal1~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_001|src1_valid~1\, u0|mm_interconnect_1|cmd_demux_001|src1_valid~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|packet_in_progress~0\, u0|mm_interconnect_1|cmd_mux_001|packet_in_progress~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|packet_in_progress\, u0|mm_interconnect_1|cmd_mux_001|packet_in_progress, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|update_grant~0\, u0|mm_interconnect_1|cmd_mux_001|update_grant~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[0]~0\, u0|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[1]\, u0|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[0]~1\, u0|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[0]\, u0|mm_interconnect_1|cmd_mux_001|arb|top_priority_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|arb|grant[1]~0\, u0|mm_interconnect_1|cmd_mux_001|arb|grant[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|saved_grant[1]\, u0|mm_interconnect_1|cmd_mux_001|saved_grant[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~3\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_data[35]\, u0|mm_interconnect_1|cmd_mux_001|src_data[35], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_data[34]\, u0|mm_interconnect_1|cmd_mux_001|src_data[34], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_data[32]\, u0|mm_interconnect_1|cmd_mux_001|src_data[32], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|WideOr0~0\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|WideOr0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][114]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][114], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem~0\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][114]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][114], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|read~0\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|read~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|read~1\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|read~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem_used[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem_used[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|always4~0\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|always4~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_payload~20\, u0|mm_interconnect_1|cmd_mux_001|src_payload~20, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_length[2]\, u0|spi_system_0|Slave|sig_length[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[2]~feeder\, u0|spi_system_0|Slave|AS_ReadData[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]~DUPLICATE\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_BaseAddress[2]~feeder\, u0|spi_system_0|Slave|sig_BaseAddress[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_BaseAddress[2]\, u0|spi_system_0|Slave|sig_BaseAddress[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[2]\, u0|spi_system_0|Slave|AS_ReadData[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[2]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][2]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~2\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][2]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[2]~6\, u0|mm_interconnect_1|rsp_mux_001|src_data[2]~6, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|control_reg~7\, u0|audio_and_video_config_0|control_reg~7, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|control_reg[2]~6\, u0|audio_and_video_config_0|control_reg[2]~6, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|control_reg[2]\, u0|audio_and_video_config_0|control_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|readdata~16\, u0|audio_and_video_config_0|readdata~16, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|readdata[2]\, u0|audio_and_video_config_0|readdata[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][2]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem~2\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][2]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~2\, u0|mm_interconnect_1|cmd_mux_002|src_payload~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|sound_len[2]~feeder\, u0|output_switcher|sound_len[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|sound_len[2]\, u0|output_switcher|sound_len[2], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[2]~feeder\, u0|output_switcher|Cfg_Avalon_ReadData[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[2]~feeder\, u0|output_switcher|base_read_addr[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[2]\, u0|output_switcher|base_read_addr[2], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[2]\, u0|output_switcher|Cfg_Avalon_ReadData[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[2]~feeder\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[2]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][2]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~2\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][2]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[2]~7\, u0|mm_interconnect_1|rsp_mux_001|src_data[2]~7, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[2]~8\, u0|mm_interconnect_1|rsp_mux_001|src_data[2]~8, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[2]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~1\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|base_address[2]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~4\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[72]\, u0|mm_interconnect_1|cmd_mux|src_data[72], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[2]~1\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[2]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~5\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|control_reg~5\, u0|audio_and_video_config_0|control_reg~5, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|control_reg[1]\, u0|audio_and_video_config_0|control_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|readdata~1\, u0|audio_and_video_config_0|readdata~1, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|readdata~0\, u0|audio_and_video_config_0|readdata~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|readdata~2\, u0|audio_and_video_config_0|readdata~2, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|readdata[1]\, u0|audio_and_video_config_0|readdata[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~1\, u0|mm_interconnect_1|cmd_mux_002|src_payload~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|sound_len[1]\, u0|output_switcher|sound_len[1], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[1]~feeder\, u0|output_switcher|Cfg_Avalon_ReadData[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[1]~feeder\, u0|output_switcher|base_read_addr[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[1]\, u0|output_switcher|base_read_addr[1], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[1]\, u0|output_switcher|Cfg_Avalon_ReadData[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[1]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][1]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~1\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][1]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[1]~4\, u0|mm_interconnect_1|rsp_mux_001|src_data[1]~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][1]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem~1\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][1]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][1]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_payload~21\, u0|mm_interconnect_1|cmd_mux_001|src_payload~21, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_length[1]~feeder\, u0|spi_system_0|Slave|sig_length[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_length[1]\, u0|spi_system_0|Slave|sig_length[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[1]~feeder\, u0|spi_system_0|Slave|AS_ReadData[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_BaseAddress[1]\, u0|spi_system_0|Slave|sig_BaseAddress[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[1]\, u0|spi_system_0|Slave|AS_ReadData[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[1]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~1\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][1]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[1]~3\, u0|mm_interconnect_1|rsp_mux_001|src_data[1]~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[1]~5\, u0|mm_interconnect_1|rsp_mux_001|src_data[1]~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~0\, u0|mm_interconnect_1|cmd_mux|src_payload~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|address_reg[0]\, u0|audio_and_video_config_0|address_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|readdata[0]\, u0|audio_and_video_config_0|readdata[0], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|readdata~20\, u0|audio_and_video_config_0|readdata~20, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|readdata[0]~DUPLICATE\, u0|audio_and_video_config_0|readdata[0]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][0], DE1_SoC_top_level, 1
instance = comp, \u0|secondary_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter\, u0|secondary_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter, DE1_SoC_top_level, 1
instance = comp, \u0|secondary_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0\, u0|secondary_pll|altera_pll_i|cyclonev_pll|divclk[1]~CLKENA0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|StateM.s_writedata\, u0|spi_system_0|DMA|StateM.s_writedata, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntAdd[27]~1\, u0|spi_system_0|DMA|CntAdd[27]~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|StateM.s_idle\, u0|spi_system_0|DMA|StateM.s_idle, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_payload~0\, u0|mm_interconnect_1|cmd_mux_001|src_payload~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_Start~0\, u0|spi_system_0|Slave|sig_Start~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_Start\, u0|spi_system_0|Slave|sig_Start, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntAdd[27]~2\, u0|spi_system_0|DMA|CntAdd[27]~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntLgt[30]\, u0|spi_system_0|DMA|CntLgt[30], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add0~49\, u0|spi_system_0|DMA|Add0~49, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntLgt[3]\, u0|spi_system_0|DMA|CntLgt[3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add0~45\, u0|spi_system_0|DMA|Add0~45, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntLgt[4]\, u0|spi_system_0|DMA|CntLgt[4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add0~41\, u0|spi_system_0|DMA|Add0~41, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntLgt[5]~DUPLICATE\, u0|spi_system_0|DMA|CntLgt[5]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add0~37\, u0|spi_system_0|DMA|Add0~37, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntLgt[6]\, u0|spi_system_0|DMA|CntLgt[6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add0~33\, u0|spi_system_0|DMA|Add0~33, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_length[7]\, u0|spi_system_0|Slave|sig_length[7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntLgt[7]~DUPLICATE\, u0|spi_system_0|DMA|CntLgt[7]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add0~81\, u0|spi_system_0|DMA|Add0~81, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntLgt[8]\, u0|spi_system_0|DMA|CntLgt[8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add0~73\, u0|spi_system_0|DMA|Add0~73, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntLgt[9]\, u0|spi_system_0|DMA|CntLgt[9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add0~69\, u0|spi_system_0|DMA|Add0~69, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntLgt[10]\, u0|spi_system_0|DMA|CntLgt[10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add0~65\, u0|spi_system_0|DMA|Add0~65, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntLgt[11]\, u0|spi_system_0|DMA|CntLgt[11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add0~61\, u0|spi_system_0|DMA|Add0~61, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntLgt[12]~DUPLICATE\, u0|spi_system_0|DMA|CntLgt[12]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add0~57\, u0|spi_system_0|DMA|Add0~57, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntLgt[13]\, u0|spi_system_0|DMA|CntLgt[13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add0~53\, u0|spi_system_0|DMA|Add0~53, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntLgt[14]\, u0|spi_system_0|DMA|CntLgt[14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add0~113\, u0|spi_system_0|DMA|Add0~113, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntLgt[15]\, u0|spi_system_0|DMA|CntLgt[15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add0~109\, u0|spi_system_0|DMA|Add0~109, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntLgt[16]\, u0|spi_system_0|DMA|CntLgt[16], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add0~105\, u0|spi_system_0|DMA|Add0~105, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntLgt[17]\, u0|spi_system_0|DMA|CntLgt[17], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add0~101\, u0|spi_system_0|DMA|Add0~101, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntLgt[18]\, u0|spi_system_0|DMA|CntLgt[18], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add0~97\, u0|spi_system_0|DMA|Add0~97, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntLgt[19]\, u0|spi_system_0|DMA|CntLgt[19], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add0~93\, u0|spi_system_0|DMA|Add0~93, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntLgt[20]\, u0|spi_system_0|DMA|CntLgt[20], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add0~89\, u0|spi_system_0|DMA|Add0~89, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntLgt[21]\, u0|spi_system_0|DMA|CntLgt[21], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add0~77\, u0|spi_system_0|DMA|Add0~77, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntLgt[22]\, u0|spi_system_0|DMA|CntLgt[22], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add0~85\, u0|spi_system_0|DMA|Add0~85, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntLgt[23]\, u0|spi_system_0|DMA|CntLgt[23], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add0~5\, u0|spi_system_0|DMA|Add0~5, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntLgt[24]\, u0|spi_system_0|DMA|CntLgt[24], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add0~9\, u0|spi_system_0|DMA|Add0~9, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntLgt[25]\, u0|spi_system_0|DMA|CntLgt[25], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add0~13\, u0|spi_system_0|DMA|Add0~13, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntLgt[26]\, u0|spi_system_0|DMA|CntLgt[26], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add0~17\, u0|spi_system_0|DMA|Add0~17, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntLgt[27]\, u0|spi_system_0|DMA|CntLgt[27], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add0~21\, u0|spi_system_0|DMA|Add0~21, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntLgt[28]\, u0|spi_system_0|DMA|CntLgt[28], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add0~25\, u0|spi_system_0|DMA|Add0~25, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntLgt[29]\, u0|spi_system_0|DMA|CntLgt[29], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add0~1\, u0|spi_system_0|DMA|Add0~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntLgt[30]~DUPLICATE\, u0|spi_system_0|DMA|CntLgt[30]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntLgt[13]~DUPLICATE\, u0|spi_system_0|DMA|CntLgt[13]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntLgt[12]\, u0|spi_system_0|DMA|CntLgt[12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|LessThan0~2\, u0|spi_system_0|DMA|LessThan0~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntLgt[23]~DUPLICATE\, u0|spi_system_0|DMA|CntLgt[23]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntLgt[8]~DUPLICATE\, u0|spi_system_0|DMA|CntLgt[8]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntLgt[0]~0\, u0|spi_system_0|DMA|CntLgt[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntLgt[2]\, u0|spi_system_0|DMA|CntLgt[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntLgt[1]\, u0|spi_system_0|DMA|CntLgt[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|LessThan0~3\, u0|spi_system_0|DMA|LessThan0~3, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntLgt[19]~DUPLICATE\, u0|spi_system_0|DMA|CntLgt[19]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|LessThan0~4\, u0|spi_system_0|DMA|LessThan0~4, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add0~29\, u0|spi_system_0|DMA|Add0~29, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntLgt[31]\, u0|spi_system_0|DMA|CntLgt[31], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|LessThan0~1\, u0|spi_system_0|DMA|LessThan0~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntLgt[26]~DUPLICATE\, u0|spi_system_0|DMA|CntLgt[26]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntLgt[24]~DUPLICATE\, u0|spi_system_0|DMA|CntLgt[24]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntLgt[28]~DUPLICATE\, u0|spi_system_0|DMA|CntLgt[28]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|LessThan0~0\, u0|spi_system_0|DMA|LessThan0~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|LessThan0~5\, u0|spi_system_0|DMA|LessThan0~5, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector42~0\, u0|spi_system_0|DMA|Selector42~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|array_number[0]\, u0|spi_system_0|DMA|array_number[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector41~0\, u0|spi_system_0|DMA|Selector41~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|array_number[1]\, u0|spi_system_0|DMA|array_number[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector40~0\, u0|spi_system_0|DMA|Selector40~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|array_number[2]\, u0|spi_system_0|DMA|array_number[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|LessThan1~0\, u0|spi_system_0|DMA|LessThan1~0, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[16]~input\, GPIO_0[16]~input, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[8]~input\, GPIO_0[8]~input, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[23]~input\, GPIO_0[23]~input, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|busy_sig1~0\, u0|spi_system_0|Controller|busy_sig1~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|busy_sig1\, u0|spi_system_0|Controller|busy_sig1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|busy_sig2\, u0|spi_system_0|Controller|busy_sig2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|CntBit[0]~2\, u0|spi_system_0|Controller|CntBit[0]~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|SPI_state~37\, u0|spi_system_0|Controller|SPI_state~37, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|SPI_state.Converting\, u0|spi_system_0|Controller|SPI_state.Converting, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|SPI_state~31\, u0|spi_system_0|Controller|SPI_state~31, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|SPI_state~34\, u0|spi_system_0|Controller|SPI_state~34, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|CntChannel[1]~3\, u0|spi_system_0|Controller|CntChannel[1]~3, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|CntChannel[1]\, u0|spi_system_0|Controller|CntChannel[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|CntChannel[2]~4\, u0|spi_system_0|Controller|CntChannel[2]~4, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|CntChannel[2]\, u0|spi_system_0|Controller|CntChannel[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|SPI_state~33\, u0|spi_system_0|Controller|SPI_state~33, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|SPI_state~35\, u0|spi_system_0|Controller|SPI_state~35, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|SPI_state.Transmission\, u0|spi_system_0|Controller|SPI_state.Transmission, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|CS_n_signal~0\, u0|spi_system_0|Controller|CS_n_signal~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|CS_n_signal\, u0|spi_system_0|Controller|CS_n_signal, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|SCLK_counter~2\, u0|spi_system_0|Controller|SCLK_counter~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|SCLK_counter[0]\, u0|spi_system_0|Controller|SCLK_counter[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|SCLK_counter~0\, u0|spi_system_0|Controller|SCLK_counter~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|SCLK_counter[2]\, u0|spi_system_0|Controller|SCLK_counter[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|SCLK_counter~1\, u0|spi_system_0|Controller|SCLK_counter~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|SCLK_counter[1]\, u0|spi_system_0|Controller|SCLK_counter[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Equal0~0\, u0|spi_system_0|Controller|Equal0~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|SCLK_sig~0\, u0|spi_system_0|Controller|SCLK_sig~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|SCLK_sig\, u0|spi_system_0|Controller|SCLK_sig, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|SCLK_falling~0\, u0|spi_system_0|Controller|SCLK_falling~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|SCLK_falling\, u0|spi_system_0|Controller|SCLK_falling, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|CntBit[0]~0\, u0|spi_system_0|Controller|CntBit[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|CntBit[0]\, u0|spi_system_0|Controller|CntBit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|CntBit[1]~1\, u0|spi_system_0|Controller|CntBit[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|CntBit[1]\, u0|spi_system_0|Controller|CntBit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Add1~0\, u0|spi_system_0|Controller|Add1~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|CntBit[2]\, u0|spi_system_0|Controller|CntBit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Add1~1\, u0|spi_system_0|Controller|Add1~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|CntBit[3]\, u0|spi_system_0|Controller|CntBit[3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|CntChannel[0]~0\, u0|spi_system_0|Controller|CntChannel[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|CntChannel[0]~1\, u0|spi_system_0|Controller|CntChannel[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|CntChannel[0]~2\, u0|spi_system_0|Controller|CntChannel[0]~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|CntChannel[0]\, u0|spi_system_0|Controller|CntChannel[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|SPI_state~30\, u0|spi_system_0|Controller|SPI_state~30, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Selector10~0\, u0|spi_system_0|Controller|Selector10~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|SPI_state.Waiting6\, u0|spi_system_0|Controller|SPI_state.Waiting6, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Selector5~0\, u0|spi_system_0|Controller|Selector5~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|SPI_state.Wait_For_Conversion\, u0|spi_system_0|Controller|SPI_state.Wait_For_Conversion, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|SPI_state~29\, u0|spi_system_0|Controller|SPI_state~29, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|SPI_state~32\, u0|spi_system_0|Controller|SPI_state~32, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|SPI_state.Idle\, u0|spi_system_0|Controller|SPI_state.Idle, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|SPI_state~36\, u0|spi_system_0|Controller|SPI_state~36, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|SPI_state.Waiting1\, u0|spi_system_0|Controller|SPI_state.Waiting1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Selector2~0\, u0|spi_system_0|Controller|Selector2~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|SPI_state.Waiting2\, u0|spi_system_0|Controller|SPI_state.Waiting2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Selector3~0\, u0|spi_system_0|Controller|Selector3~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|SPI_state.Waiting3\, u0|spi_system_0|Controller|SPI_state.Waiting3, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Selector4~0\, u0|spi_system_0|Controller|Selector4~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|SPI_state.Waiting4\, u0|spi_system_0|Controller|SPI_state.Waiting4, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Selector9~0\, u0|spi_system_0|Controller|Selector9~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|SPI_state.Waiting5\, u0|spi_system_0|Controller|SPI_state.Waiting5, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|SPI_state.Waiting3~DUPLICATE\, u0|spi_system_0|Controller|SPI_state.Waiting3~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|SPI_state~28\, u0|spi_system_0|Controller|SPI_state~28, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Selector13~0\, u0|spi_system_0|Controller|Selector13~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|wrreq[0]\, u0|spi_system_0|Controller|wrreq[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntAdd[27]~0\, u0|spi_system_0|DMA|CntAdd[27]~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector110~0\, u0|spi_system_0|DMA|Selector110~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector110~1\, u0|spi_system_0|DMA|Selector110~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|StateM.s_waitdata\, u0|spi_system_0|DMA|StateM.s_waitdata, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector0~0\, u0|spi_system_0|DMA|Selector0~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|DataRd\, u0|spi_system_0|DMA|DataRd, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|rdreq[0]\, u0|spi_system_0|Controller|rdreq[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq\, u0|spi_system_0|Controller|\G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, u0|spi_system_0|Controller|\G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|spi_system_0|Controller|\G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|spi_system_0|Controller|\G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|spi_system_0|Controller|\G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, u0|spi_system_0|Controller|\G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, u0|spi_system_0|Controller|\G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_wreq\, u0|spi_system_0|Controller|\G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_wreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data_Available~0\, u0|spi_system_0|Controller|Data_Available~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data_Available\, u0|spi_system_0|Controller|Data_Available, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector113~1\, u0|spi_system_0|DMA|Selector113~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|StateM.s_waitdata2\, u0|spi_system_0|DMA|StateM.s_waitdata2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector118~0\, u0|spi_system_0|DMA|Selector118~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntBurst[1]\, u0|spi_system_0|DMA|CntBurst[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector119~0\, u0|spi_system_0|DMA|Selector119~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntBurst[0]\, u0|spi_system_0|DMA|CntBurst[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector117~0\, u0|spi_system_0|DMA|Selector117~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntBurst[2]\, u0|spi_system_0|DMA|CntBurst[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|AM_ByteEnable~0\, u0|spi_system_0|DMA|AM_ByteEnable~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector113~0\, u0|spi_system_0|DMA|Selector113~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector109~0\, u0|spi_system_0|DMA|Selector109~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|StateM.s_idle~DUPLICATE\, u0|spi_system_0|DMA|StateM.s_idle~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector112~0\, u0|spi_system_0|DMA|Selector112~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector114~0\, u0|spi_system_0|DMA|Selector114~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|StateM.s_waitdata3\, u0|spi_system_0|DMA|StateM.s_waitdata3, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector115~0\, u0|spi_system_0|DMA|Selector115~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|StateM.s_waitdata4\, u0|spi_system_0|DMA|StateM.s_waitdata4, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector112~1\, u0|spi_system_0|DMA|Selector112~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|StateM.s_loaddata\, u0|spi_system_0|DMA|StateM.s_loaddata, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector6~0\, u0|spi_system_0|DMA|Selector6~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|AM_ByteEnable[0]\, u0|spi_system_0|DMA|AM_ByteEnable[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_001|clock_xer|take_in_data, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\, u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0\, u0|mm_interconnect_0|cmd_mux|packet_in_progress~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|packet_in_progress\, u0|mm_interconnect_0|cmd_mux|packet_in_progress, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|update_grant~0\, u0|mm_interconnect_0|cmd_mux|update_grant~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|saved_grant[1]\, u0|mm_interconnect_0|cmd_mux|saved_grant[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|end_begintransfer~0\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|end_begintransfer~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|end_begintransfer\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|end_begintransfer, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|burstcount_register_lint~2\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|burstcount_register_lint~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|burst_stalled~0\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|burst_stalled~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|burst_stalled\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|burst_stalled, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|burstcount_register_lint~0\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|burstcount_register_lint~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[25]~1\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[25]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|burstcount_register_lint[3]\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|burstcount_register_lint[3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector39~0\, u0|spi_system_0|DMA|Selector39~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|AM_BurstCount[2]\, u0|spi_system_0|DMA|AM_BurstCount[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|burstcount_register_lint~3\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|burstcount_register_lint~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|burstcount_register_lint[4]\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|burstcount_register_lint[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|end_beginbursttransfer~0\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|end_beginbursttransfer~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|end_beginbursttransfer\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|end_beginbursttransfer, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|internal_beginbursttransfer~0\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|internal_beginbursttransfer~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[25]~0\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[25]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|first_burst_stalled~feeder\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|first_burst_stalled~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|first_burst_stalled\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|first_burst_stalled, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|always4~0\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|always4~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|burstcount_register_lint~1\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|burstcount_register_lint~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|burstcount_register_lint[2]\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|burstcount_register_lint[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|uav_burstcount[2]~0\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|uav_burstcount[2]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|uav_burstcount[4]~2\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|uav_burstcount[4]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|uav_burstcount[3]~1\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|uav_burstcount[3]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_agent|Equal0~0\, u0|mm_interconnect_0|spi_system_0_avalon_master_agent|Equal0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[109]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[109], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[109]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[109], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[109]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[109]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~DUPLICATE\, u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|take_in_data~0\, u0|mm_interconnect_0|crosser|clock_xer|take_in_data~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|stateDMA.s_idle~3\, u0|output_switcher|stateDMA.s_idle~3, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|stateDMA.s_idle~0\, u0|output_switcher|stateDMA.s_idle~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload~0\, u0|mm_interconnect_1|cmd_mux_002|src_payload~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Use_Memory~0\, u0|output_switcher|Use_Memory~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Use_Memory\, u0|output_switcher|Use_Memory, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add2~13\, u0|output_switcher|Add2~13, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|clockCounter[2]~0\, u0|output_switcher|clockCounter[2]~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|clockCounter[0]\, u0|output_switcher|clockCounter[0], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add2~21\, u0|output_switcher|Add2~21, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|clockCounter[1]\, u0|output_switcher|clockCounter[1], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add2~9\, u0|output_switcher|Add2~9, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|clockCounter[2]\, u0|output_switcher|clockCounter[2], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add2~25\, u0|output_switcher|Add2~25, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|clockCounter[3]\, u0|output_switcher|clockCounter[3], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add2~29\, u0|output_switcher|Add2~29, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|clockCounter[4]\, u0|output_switcher|clockCounter[4], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add2~33\, u0|output_switcher|Add2~33, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|clockCounter[5]\, u0|output_switcher|clockCounter[5], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add2~37\, u0|output_switcher|Add2~37, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|clockCounter[6]\, u0|output_switcher|clockCounter[6], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add2~5\, u0|output_switcher|Add2~5, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|clockCounter[7]\, u0|output_switcher|clockCounter[7], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add2~1\, u0|output_switcher|Add2~1, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|clockCounter[8]\, u0|output_switcher|clockCounter[8], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Equal0~1\, u0|output_switcher|Equal0~1, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add2~17\, u0|output_switcher|Add2~17, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|clockCounter[9]\, u0|output_switcher|clockCounter[9], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Equal0~0\, u0|output_switcher|Equal0~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Equal0~2\, u0|output_switcher|Equal0~2, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|pulse~0\, u0|output_switcher|pulse~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|pulse\, u0|output_switcher|pulse, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|stateDMA.s_idle~1\, u0|output_switcher|stateDMA.s_idle~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|wr_ptr[0]~0\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|wr_ptr[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent|m0_read\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent|m0_read, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[70]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[70]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[70]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[70], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[70]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[70]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[70]~DUPLICATE\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[70]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent|m0_write~0\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent|m0_write~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add1~1\, u0|output_switcher|Add1~1, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add1~5\, u0|output_switcher|Add1~5, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[23]\, u0|output_switcher|SndAddr[23], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add1~81\, u0|output_switcher|Add1~81, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add1~85\, u0|output_switcher|Add1~85, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[23]~DUPLICATE\, u0|output_switcher|SndAddr[23]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[24]\, u0|output_switcher|SndAddr[24], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add1~89\, u0|output_switcher|Add1~89, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[24]~DUPLICATE\, u0|output_switcher|SndAddr[24]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add1~93\, u0|output_switcher|Add1~93, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[25]\, u0|output_switcher|SndAddr[25], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add1~97\, u0|output_switcher|Add1~97, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[26]\, u0|output_switcher|SndAddr[26], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add1~101\, u0|output_switcher|Add1~101, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[27]\, u0|output_switcher|SndAddr[27], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add1~105\, u0|output_switcher|Add1~105, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[28]\, u0|output_switcher|SndAddr[28], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan0~32\, u0|output_switcher|LessThan0~32, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[25]~DUPLICATE\, u0|output_switcher|SndAddr[25]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan0~26\, u0|output_switcher|LessThan0~26, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan0~33\, u0|output_switcher|LessThan0~33, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan0~27\, u0|output_switcher|LessThan0~27, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan0~31\, u0|output_switcher|LessThan0~31, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan0~34\, u0|output_switcher|LessThan0~34, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[10]\, u0|output_switcher|base_read_addr[10], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[13]~DUPLICATE\, u0|output_switcher|SndAddr[13]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[13]\, u0|output_switcher|base_read_addr[13], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[14]\, u0|output_switcher|base_read_addr[14], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[14]~DUPLICATE\, u0|output_switcher|SndAddr[14]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan0~12\, u0|output_switcher|LessThan0~12, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan0~7\, u0|output_switcher|LessThan0~7, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan0~13\, u0|output_switcher|LessThan0~13, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan0~8\, u0|output_switcher|LessThan0~8, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[9]~DUPLICATE\, u0|output_switcher|SndAddr[9]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[9]\, u0|output_switcher|base_read_addr[9], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[8]\, u0|output_switcher|base_read_addr[8], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan0~14\, u0|output_switcher|LessThan0~14, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan0~9\, u0|output_switcher|LessThan0~9, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan0~15\, u0|output_switcher|LessThan0~15, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[4]\, u0|output_switcher|base_read_addr[4], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[6]~DUPLICATE\, u0|output_switcher|SndAddr[6]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan0~0\, u0|output_switcher|LessThan0~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan0~5\, u0|output_switcher|LessThan0~5, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan0~6\, u0|output_switcher|LessThan0~6, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan0~3\, u0|output_switcher|LessThan0~3, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[0]\, u0|output_switcher|base_read_addr[0], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[27]\, u0|output_switcher|base_read_addr[27], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|sound_len[0]\, u0|output_switcher|sound_len[0], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add0~73\, u0|output_switcher|Add0~73, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add0~69\, u0|output_switcher|Add0~69, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add0~65\, u0|output_switcher|Add0~65, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add0~61\, u0|output_switcher|Add0~61, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add0~57\, u0|output_switcher|Add0~57, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add0~85\, u0|output_switcher|Add0~85, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add0~81\, u0|output_switcher|Add0~81, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add0~77\, u0|output_switcher|Add0~77, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add0~29\, u0|output_switcher|Add0~29, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add0~49\, u0|output_switcher|Add0~49, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add0~53\, u0|output_switcher|Add0~53, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add0~45\, u0|output_switcher|Add0~45, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add0~41\, u0|output_switcher|Add0~41, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add0~37\, u0|output_switcher|Add0~37, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add0~33\, u0|output_switcher|Add0~33, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add0~113\, u0|output_switcher|Add0~113, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add0~105\, u0|output_switcher|Add0~105, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add0~109\, u0|output_switcher|Add0~109, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add0~101\, u0|output_switcher|Add0~101, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add0~97\, u0|output_switcher|Add0~97, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add0~93\, u0|output_switcher|Add0~93, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add0~89\, u0|output_switcher|Add0~89, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add0~25\, u0|output_switcher|Add0~25, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add0~17\, u0|output_switcher|Add0~17, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add0~21\, u0|output_switcher|Add0~21, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add0~13\, u0|output_switcher|Add0~13, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add0~9\, u0|output_switcher|Add0~9, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add0~5\, u0|output_switcher|Add0~5, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add0~1\, u0|output_switcher|Add0~1, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add0~125\, u0|output_switcher|Add0~125, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add0~121\, u0|output_switcher|Add0~121, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add0~117\, u0|output_switcher|Add0~117, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add1~109\, u0|output_switcher|Add1~109, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[29]\, u0|output_switcher|SndAddr[29], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add1~113\, u0|output_switcher|Add1~113, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|base_read_addr[30]\, u0|output_switcher|base_read_addr[30], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[30]\, u0|output_switcher|SndAddr[30], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add1~117\, u0|output_switcher|Add1~117, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[31]\, u0|output_switcher|SndAddr[31], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan1~33\, u0|output_switcher|LessThan1~33, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan1~34\, u0|output_switcher|LessThan1~34, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[1]~2\, u0|output_switcher|SndAddr[1]~2, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[18]~DUPLICATE\, u0|output_switcher|SndAddr[18]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan1~24\, u0|output_switcher|LessThan1~24, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[17]~DUPLICATE\, u0|output_switcher|SndAddr[17]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan1~19\, u0|output_switcher|LessThan1~19, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan1~25\, u0|output_switcher|LessThan1~25, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan1~4\, u0|output_switcher|LessThan1~4, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan1~2\, u0|output_switcher|LessThan1~2, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan1~1\, u0|output_switcher|LessThan1~1, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[28]~DUPLICATE\, u0|output_switcher|SndAddr[28]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[27]~DUPLICATE\, u0|output_switcher|SndAddr[27]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan1~0\, u0|output_switcher|LessThan1~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan1~3\, u0|output_switcher|LessThan1~3, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan1~20\, u0|output_switcher|LessThan1~20, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan1~21\, u0|output_switcher|LessThan1~21, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan1~22\, u0|output_switcher|LessThan1~22, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[16]~DUPLICATE\, u0|output_switcher|SndAddr[16]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan1~23\, u0|output_switcher|LessThan1~23, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan1~26\, u0|output_switcher|LessThan1~26, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan1~27\, u0|output_switcher|LessThan1~27, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[1]\, u0|output_switcher|SndAddr[1], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan1~12\, u0|output_switcher|LessThan1~12, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[4]~DUPLICATE\, u0|output_switcher|SndAddr[4]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan1~13\, u0|output_switcher|LessThan1~13, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan1~14\, u0|output_switcher|LessThan1~14, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan1~11\, u0|output_switcher|LessThan1~11, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan1~15\, u0|output_switcher|LessThan1~15, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan1~16\, u0|output_switcher|LessThan1~16, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan1~9\, u0|output_switcher|LessThan1~9, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan1~5\, u0|output_switcher|LessThan1~5, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan1~10\, u0|output_switcher|LessThan1~10, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan1~6\, u0|output_switcher|LessThan1~6, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan1~7\, u0|output_switcher|LessThan1~7, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan1~8\, u0|output_switcher|LessThan1~8, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan1~17\, u0|output_switcher|LessThan1~17, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan1~18\, u0|output_switcher|LessThan1~18, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan1~28\, u0|output_switcher|LessThan1~28, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[1]~3\, u0|output_switcher|SndAddr[1]~3, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[1]~4\, u0|output_switcher|SndAddr[1]~4, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[0]\, u0|output_switcher|SndAddr[0], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan0~1\, u0|output_switcher|LessThan0~1, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan0~2\, u0|output_switcher|LessThan0~2, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan0~4\, u0|output_switcher|LessThan0~4, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan0~17\, u0|output_switcher|LessThan0~17, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan0~19\, u0|output_switcher|LessThan0~19, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan0~18\, u0|output_switcher|LessThan0~18, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan0~16\, u0|output_switcher|LessThan0~16, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan0~20\, u0|output_switcher|LessThan0~20, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan0~10\, u0|output_switcher|LessThan0~10, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan0~11\, u0|output_switcher|LessThan0~11, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan0~21\, u0|output_switcher|LessThan0~21, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan0~29\, u0|output_switcher|LessThan0~29, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan0~28\, u0|output_switcher|LessThan0~28, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan0~30\, u0|output_switcher|LessThan0~30, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan0~36\, u0|output_switcher|LessThan0~36, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan0~23\, u0|output_switcher|LessThan0~23, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan0~24\, u0|output_switcher|LessThan0~24, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan0~22\, u0|output_switcher|LessThan0~22, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan0~25\, u0|output_switcher|LessThan0~25, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan0~35\, u0|output_switcher|LessThan0~35, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan0~37\, u0|output_switcher|LessThan0~37, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[2]~1\, u0|output_switcher|SndAddr[2]~1, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[3]\, u0|output_switcher|SndAddr[3], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add1~9\, u0|output_switcher|Add1~9, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[4]\, u0|output_switcher|SndAddr[4], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add1~13\, u0|output_switcher|Add1~13, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[5]\, u0|output_switcher|SndAddr[5], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add1~17\, u0|output_switcher|Add1~17, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[6]\, u0|output_switcher|SndAddr[6], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add1~21\, u0|output_switcher|Add1~21, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[7]\, u0|output_switcher|SndAddr[7], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add1~25\, u0|output_switcher|Add1~25, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[8]\, u0|output_switcher|SndAddr[8], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add1~29\, u0|output_switcher|Add1~29, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[9]\, u0|output_switcher|SndAddr[9], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add1~33\, u0|output_switcher|Add1~33, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[10]\, u0|output_switcher|SndAddr[10], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add1~37\, u0|output_switcher|Add1~37, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[11]\, u0|output_switcher|SndAddr[11], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add1~41\, u0|output_switcher|Add1~41, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[12]\, u0|output_switcher|SndAddr[12], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add1~45\, u0|output_switcher|Add1~45, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[13]\, u0|output_switcher|SndAddr[13], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add1~49\, u0|output_switcher|Add1~49, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[14]\, u0|output_switcher|SndAddr[14], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add1~53\, u0|output_switcher|Add1~53, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[15]\, u0|output_switcher|SndAddr[15], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add1~57\, u0|output_switcher|Add1~57, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[16]\, u0|output_switcher|SndAddr[16], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add1~61\, u0|output_switcher|Add1~61, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[17]\, u0|output_switcher|SndAddr[17], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add1~65\, u0|output_switcher|Add1~65, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[18]\, u0|output_switcher|SndAddr[18], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add1~69\, u0|output_switcher|Add1~69, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[19]\, u0|output_switcher|SndAddr[19], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add1~73\, u0|output_switcher|Add1~73, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[20]\, u0|output_switcher|SndAddr[20], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Add1~77\, u0|output_switcher|Add1~77, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[21]\, u0|output_switcher|SndAddr[21], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[22]\, u0|output_switcher|SndAddr[22], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan1~31\, u0|output_switcher|LessThan1~31, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan1~29\, u0|output_switcher|LessThan1~29, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan1~30\, u0|output_switcher|LessThan1~30, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|LessThan1~32\, u0|output_switcher|LessThan1~32, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[19]~0\, u0|output_switcher|SndAddr[19]~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[2]\, u0|output_switcher|SndAddr[2], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|SndAddr[2]~DUPLICATE\, u0|output_switcher|SndAddr[2]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|DMA_Addr~1\, u0|output_switcher|DMA_Addr~1, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Selector30~0\, u0|output_switcher|Selector30~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|DMA_Addr[2]\, u0|output_switcher|DMA_Addr[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntAdd[2]~feeder\, u0|spi_system_0|DMA|CntAdd[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntAdd[2]\, u0|spi_system_0|DMA|CntAdd[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector36~0\, u0|spi_system_0|DMA|Selector36~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector7~0\, u0|spi_system_0|DMA|Selector7~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|AM_Addr[2]\, u0|spi_system_0|DMA|AM_Addr[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~1\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[2]\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[38]\, u0|mm_interconnect_0|cmd_mux|src_data[38], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntAdd[3]~feeder\, u0|spi_system_0|DMA|CntAdd[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntAdd[3]\, u0|spi_system_0|DMA|CntAdd[3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector35~0\, u0|spi_system_0|DMA|Selector35~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|AM_Addr[3]\, u0|spi_system_0|DMA|AM_Addr[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[3]\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~5\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[3]~DUPLICATE\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[3]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Selector29~0\, u0|output_switcher|Selector29~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|DMA_Addr[3]\, u0|output_switcher|DMA_Addr[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[39]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[39], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[39]\, u0|mm_interconnect_0|cmd_mux|src_data[39], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add1~1\, u0|spi_system_0|DMA|Add1~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntAdd[4]\, u0|spi_system_0|DMA|CntAdd[4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector34~0\, u0|spi_system_0|DMA|Selector34~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|AM_Addr[4]\, u0|spi_system_0|DMA|AM_Addr[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[4]\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~9\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[4]~DUPLICATE\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[4]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[40]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[40]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[40]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[40], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[40]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[40], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Selector28~0\, u0|output_switcher|Selector28~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|DMA_Addr[4]\, u0|output_switcher|DMA_Addr[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[40]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[40]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[40]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[40], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[40]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[40]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[40]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[40], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[40]\, u0|mm_interconnect_0|cmd_mux|src_data[40], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Selector27~0\, u0|output_switcher|Selector27~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|DMA_Addr[5]\, u0|output_switcher|DMA_Addr[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[41]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[41], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[41]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[41], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add1~5\, u0|spi_system_0|DMA|Add1~5, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntAdd[5]\, u0|spi_system_0|DMA|CntAdd[5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector33~0\, u0|spi_system_0|DMA|Selector33~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|AM_Addr[5]\, u0|spi_system_0|DMA|AM_Addr[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[5]\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~13\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~13, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[5]~DUPLICATE\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[5]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[41]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[41]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[41]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[41], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[41]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[41], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[41]\, u0|mm_interconnect_0|cmd_mux|src_data[41], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add1~9\, u0|spi_system_0|DMA|Add1~9, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntAdd[6]\, u0|spi_system_0|DMA|CntAdd[6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector32~0\, u0|spi_system_0|DMA|Selector32~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|AM_Addr[6]\, u0|spi_system_0|DMA|AM_Addr[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[6]\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~17\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~17, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[6]~DUPLICATE\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[6]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[42]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[42]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[42]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[42], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[42]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[42], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Selector26~0\, u0|output_switcher|Selector26~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|DMA_Addr[6]\, u0|output_switcher|DMA_Addr[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[42]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[42]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[42]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[42], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[42]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[42], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[42]\, u0|mm_interconnect_0|cmd_mux|src_data[42], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add1~13\, u0|spi_system_0|DMA|Add1~13, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntAdd[7]\, u0|spi_system_0|DMA|CntAdd[7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector31~0\, u0|spi_system_0|DMA|Selector31~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|AM_Addr[7]\, u0|spi_system_0|DMA|AM_Addr[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[7]\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~21\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~21, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[7]~DUPLICATE\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[7]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[43]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[43]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[43]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[43], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[43]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[43], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Selector25~0\, u0|output_switcher|Selector25~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|DMA_Addr[7]\, u0|output_switcher|DMA_Addr[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[43]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[43], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[43]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[43], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[43]\, u0|mm_interconnect_0|cmd_mux|src_data[43], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add1~17\, u0|spi_system_0|DMA|Add1~17, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntAdd[8]\, u0|spi_system_0|DMA|CntAdd[8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector30~0\, u0|spi_system_0|DMA|Selector30~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|AM_Addr[8]\, u0|spi_system_0|DMA|AM_Addr[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~25\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~25, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[8]\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[44]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[44]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[44]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[44], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[44]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[44], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Selector24~0\, u0|output_switcher|Selector24~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|DMA_Addr[8]\, u0|output_switcher|DMA_Addr[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[44]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[44], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[44]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[44], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[44]\, u0|mm_interconnect_0|cmd_mux|src_data[44], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add1~21\, u0|spi_system_0|DMA|Add1~21, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntAdd[9]\, u0|spi_system_0|DMA|CntAdd[9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector29~0\, u0|spi_system_0|DMA|Selector29~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|AM_Addr[9]\, u0|spi_system_0|DMA|AM_Addr[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[9]\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~29\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~29, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[9]~DUPLICATE\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[9]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[45]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[45]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[45]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[45], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[45]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[45], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Selector23~0\, u0|output_switcher|Selector23~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|DMA_Addr[9]\, u0|output_switcher|DMA_Addr[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[45]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[45], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[45]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[45]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[45]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[45], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[45]\, u0|mm_interconnect_0|cmd_mux|src_data[45], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add1~25\, u0|spi_system_0|DMA|Add1~25, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntAdd[10]\, u0|spi_system_0|DMA|CntAdd[10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector28~0\, u0|spi_system_0|DMA|Selector28~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|AM_Addr[10]\, u0|spi_system_0|DMA|AM_Addr[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~33\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~33, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[10]\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[46]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[46]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[46]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[46], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[46]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[46], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Selector22~0\, u0|output_switcher|Selector22~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|DMA_Addr[10]\, u0|output_switcher|DMA_Addr[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[46]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[46], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[46]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[46], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[46]\, u0|mm_interconnect_0|cmd_mux|src_data[46], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Selector21~0\, u0|output_switcher|Selector21~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|DMA_Addr[11]\, u0|output_switcher|DMA_Addr[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[47]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[47]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[47]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[47], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[47]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[47]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[47]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[47], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add1~29\, u0|spi_system_0|DMA|Add1~29, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntAdd[11]\, u0|spi_system_0|DMA|CntAdd[11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector27~0\, u0|spi_system_0|DMA|Selector27~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|AM_Addr[11]\, u0|spi_system_0|DMA|AM_Addr[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[11]\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~37\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~37, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[11]~DUPLICATE\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[11]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[47]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[47]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[47]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[47], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[47]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[47], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[47]\, u0|mm_interconnect_0|cmd_mux|src_data[47], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add1~33\, u0|spi_system_0|DMA|Add1~33, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntAdd[12]\, u0|spi_system_0|DMA|CntAdd[12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector26~0\, u0|spi_system_0|DMA|Selector26~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|AM_Addr[12]\, u0|spi_system_0|DMA|AM_Addr[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~41\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~41, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[12]\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[48]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[48]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[48]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[48], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[48]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[48], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Selector20~0\, u0|output_switcher|Selector20~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|DMA_Addr[12]\, u0|output_switcher|DMA_Addr[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[48]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[48], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[48]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[48], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[48]\, u0|mm_interconnect_0|cmd_mux|src_data[48], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Selector19~0\, u0|output_switcher|Selector19~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|DMA_Addr[13]\, u0|output_switcher|DMA_Addr[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[49]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[49], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[49]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[49], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add1~37\, u0|spi_system_0|DMA|Add1~37, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntAdd[13]\, u0|spi_system_0|DMA|CntAdd[13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector25~0\, u0|spi_system_0|DMA|Selector25~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|AM_Addr[13]\, u0|spi_system_0|DMA|AM_Addr[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~45\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~45, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[13]\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[49]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[49]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[49]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[49], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[49]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[49], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[49]\, u0|mm_interconnect_0|cmd_mux|src_data[49], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add1~41\, u0|spi_system_0|DMA|Add1~41, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntAdd[14]\, u0|spi_system_0|DMA|CntAdd[14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector24~0\, u0|spi_system_0|DMA|Selector24~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|AM_Addr[14]\, u0|spi_system_0|DMA|AM_Addr[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[14]\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~49\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~49, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[14]~DUPLICATE\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[14]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[50]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[50]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[50]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[50], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[50]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[50], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Selector18~0\, u0|output_switcher|Selector18~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|DMA_Addr[14]\, u0|output_switcher|DMA_Addr[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[50]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[50], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[50]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[50], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[50]\, u0|mm_interconnect_0|cmd_mux|src_data[50], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Selector17~0\, u0|output_switcher|Selector17~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|DMA_Addr[15]\, u0|output_switcher|DMA_Addr[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[51]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[51], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[51]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[51], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add1~45\, u0|spi_system_0|DMA|Add1~45, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntAdd[15]\, u0|spi_system_0|DMA|CntAdd[15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector23~0\, u0|spi_system_0|DMA|Selector23~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|AM_Addr[15]\, u0|spi_system_0|DMA|AM_Addr[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~53\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~53, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[15]\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[51]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[51]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[51]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[51], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[51]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[51], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[51]\, u0|mm_interconnect_0|cmd_mux|src_data[51], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Selector16~0\, u0|output_switcher|Selector16~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|DMA_Addr[16]\, u0|output_switcher|DMA_Addr[16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[52]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[52], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[52]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[52]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[52]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[52], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add1~49\, u0|spi_system_0|DMA|Add1~49, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntAdd[16]\, u0|spi_system_0|DMA|CntAdd[16], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector22~0\, u0|spi_system_0|DMA|Selector22~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|AM_Addr[16]\, u0|spi_system_0|DMA|AM_Addr[16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[16]\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~57\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~57, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[16]~DUPLICATE\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[16]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[52]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[52]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[52]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[52], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[52]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[52], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[52]\, u0|mm_interconnect_0|cmd_mux|src_data[52], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Selector15~0\, u0|output_switcher|Selector15~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|DMA_Addr[17]\, u0|output_switcher|DMA_Addr[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[53]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[53], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[53]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[53]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[53]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[53], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add1~53\, u0|spi_system_0|DMA|Add1~53, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntAdd[17]\, u0|spi_system_0|DMA|CntAdd[17], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector21~0\, u0|spi_system_0|DMA|Selector21~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|AM_Addr[17]\, u0|spi_system_0|DMA|AM_Addr[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~61\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~61, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[17]\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[53]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[53]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[53]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[53], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[53]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[53], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[53]\, u0|mm_interconnect_0|cmd_mux|src_data[53], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Selector14~0\, u0|output_switcher|Selector14~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|DMA_Addr[18]\, u0|output_switcher|DMA_Addr[18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[54]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[54], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[54]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[54], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add1~57\, u0|spi_system_0|DMA|Add1~57, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntAdd[18]\, u0|spi_system_0|DMA|CntAdd[18], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector20~0\, u0|spi_system_0|DMA|Selector20~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|AM_Addr[18]\, u0|spi_system_0|DMA|AM_Addr[18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[18]\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~65\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~65, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[18]~DUPLICATE\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[18]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[54]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[54]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[54]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[54], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[54]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[54], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[54]\, u0|mm_interconnect_0|cmd_mux|src_data[54], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Selector13~0\, u0|output_switcher|Selector13~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|DMA_Addr[19]\, u0|output_switcher|DMA_Addr[19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[55]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[55], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[55]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[55], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add1~61\, u0|spi_system_0|DMA|Add1~61, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntAdd[19]\, u0|spi_system_0|DMA|CntAdd[19], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector19~0\, u0|spi_system_0|DMA|Selector19~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|AM_Addr[19]\, u0|spi_system_0|DMA|AM_Addr[19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[19]~DUPLICATE\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[19]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~69\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~69, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[19]\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[55]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[55]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[55]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[55], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[55]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[55], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[55]\, u0|mm_interconnect_0|cmd_mux|src_data[55], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Selector12~0\, u0|output_switcher|Selector12~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|DMA_Addr[20]\, u0|output_switcher|DMA_Addr[20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[56]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[56], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[56]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[56]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[56]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[56], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntAdd[20]~DUPLICATE\, u0|spi_system_0|DMA|CntAdd[20]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add1~65\, u0|spi_system_0|DMA|Add1~65, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntAdd[20]\, u0|spi_system_0|DMA|CntAdd[20], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector18~0\, u0|spi_system_0|DMA|Selector18~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|AM_Addr[20]\, u0|spi_system_0|DMA|AM_Addr[20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[20]\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~73\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~73, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[20]~DUPLICATE\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[20]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[56]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[56]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[56]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[56], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[56]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[56], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[56]\, u0|mm_interconnect_0|cmd_mux|src_data[56], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add1~69\, u0|spi_system_0|DMA|Add1~69, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntAdd[21]\, u0|spi_system_0|DMA|CntAdd[21], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector17~0\, u0|spi_system_0|DMA|Selector17~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|AM_Addr[21]\, u0|spi_system_0|DMA|AM_Addr[21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[21]\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~77\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~77, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[21]~DUPLICATE\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[21]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[57]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[57]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[57]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[57], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[57]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[57], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Selector11~0\, u0|output_switcher|Selector11~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|DMA_Addr[21]\, u0|output_switcher|DMA_Addr[21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[57]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[57], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[57]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[57]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[57]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[57], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[57]\, u0|mm_interconnect_0|cmd_mux|src_data[57], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Selector10~0\, u0|output_switcher|Selector10~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|DMA_Addr[22]\, u0|output_switcher|DMA_Addr[22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[58]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[58]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[58]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[58], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[58]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[58]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[58]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[58], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add1~73\, u0|spi_system_0|DMA|Add1~73, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntAdd[22]\, u0|spi_system_0|DMA|CntAdd[22], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector16~0\, u0|spi_system_0|DMA|Selector16~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|AM_Addr[22]\, u0|spi_system_0|DMA|AM_Addr[22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~81\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~81, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[22]\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[58]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[58]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[58]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[58], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[58]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[58], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[58]\, u0|mm_interconnect_0|cmd_mux|src_data[58], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Selector9~0\, u0|output_switcher|Selector9~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|DMA_Addr[23]\, u0|output_switcher|DMA_Addr[23], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[59]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[59]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[59]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[59], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[59]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[59], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add1~77\, u0|spi_system_0|DMA|Add1~77, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntAdd[23]\, u0|spi_system_0|DMA|CntAdd[23], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector15~0\, u0|spi_system_0|DMA|Selector15~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|AM_Addr[23]\, u0|spi_system_0|DMA|AM_Addr[23], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~85\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~85, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|AM_Addr[23]~DUPLICATE\, u0|spi_system_0|DMA|AM_Addr[23]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[23]\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[23], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[59]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[59]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[59]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[59], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[59]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[59], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[59]\, u0|mm_interconnect_0|cmd_mux|src_data[59], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Selector8~0\, u0|output_switcher|Selector8~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|DMA_Addr[24]\, u0|output_switcher|DMA_Addr[24], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[60]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[60]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[60]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[60], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[60]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[60], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add1~81\, u0|spi_system_0|DMA|Add1~81, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntAdd[24]\, u0|spi_system_0|DMA|CntAdd[24], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector14~0\, u0|spi_system_0|DMA|Selector14~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|AM_Addr[24]\, u0|spi_system_0|DMA|AM_Addr[24], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~89\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~89, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|AM_Addr[24]~DUPLICATE\, u0|spi_system_0|DMA|AM_Addr[24]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[24]\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[24], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[60]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[60]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[60]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[60], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[60]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[60], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[60]\, u0|mm_interconnect_0|cmd_mux|src_data[60], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntAdd[25]\, u0|spi_system_0|DMA|CntAdd[25], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add1~85\, u0|spi_system_0|DMA|Add1~85, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntAdd[25]~DUPLICATE\, u0|spi_system_0|DMA|CntAdd[25]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector13~0\, u0|spi_system_0|DMA|Selector13~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|AM_Addr[25]\, u0|spi_system_0|DMA|AM_Addr[25], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~93\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~93, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[25]\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[25], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[61]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[61]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[61]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[61], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[61]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[61], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Selector7~0\, u0|output_switcher|Selector7~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|DMA_Addr[25]\, u0|output_switcher|DMA_Addr[25], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[61]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[61]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[61]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[61], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[61]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[61], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[61]\, u0|mm_interconnect_0|cmd_mux|src_data[61], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntAdd[26]\, u0|spi_system_0|DMA|CntAdd[26], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add1~89\, u0|spi_system_0|DMA|Add1~89, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntAdd[26]~DUPLICATE\, u0|spi_system_0|DMA|CntAdd[26]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector12~0\, u0|spi_system_0|DMA|Selector12~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|AM_Addr[26]~DUPLICATE\, u0|spi_system_0|DMA|AM_Addr[26]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|AM_Addr[26]\, u0|spi_system_0|DMA|AM_Addr[26], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[26]\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[26], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~97\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~97, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[26]~DUPLICATE\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[26]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[62]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[62]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[62]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[62], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[62]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[62], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Selector6~0\, u0|output_switcher|Selector6~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|DMA_Addr[26]\, u0|output_switcher|DMA_Addr[26], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[62]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[62]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[62]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[62], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[62]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[62]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[62]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[62], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[62]\, u0|mm_interconnect_0|cmd_mux|src_data[62], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Selector5~0\, u0|output_switcher|Selector5~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|DMA_Addr[27]\, u0|output_switcher|DMA_Addr[27], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[63]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[63], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[63]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[63]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[63]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[63], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add1~93\, u0|spi_system_0|DMA|Add1~93, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntAdd[27]\, u0|spi_system_0|DMA|CntAdd[27], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector11~0\, u0|spi_system_0|DMA|Selector11~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|AM_Addr[27]\, u0|spi_system_0|DMA|AM_Addr[27], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~101\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~101, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[27]\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[27], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[63]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[63]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[63]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[63], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[63]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[63], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[63]\, u0|mm_interconnect_0|cmd_mux|src_data[63], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add1~97\, u0|spi_system_0|DMA|Add1~97, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntAdd[28]\, u0|spi_system_0|DMA|CntAdd[28], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector10~0\, u0|spi_system_0|DMA|Selector10~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|AM_Addr[28]~DUPLICATE\, u0|spi_system_0|DMA|AM_Addr[28]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|AM_Addr[28]\, u0|spi_system_0|DMA|AM_Addr[28], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[28]\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[28], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~105\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~105, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[28]~DUPLICATE\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[28]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[64]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[64]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[64]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[64], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[64]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[64], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Selector4~0\, u0|output_switcher|Selector4~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|DMA_Addr[28]\, u0|output_switcher|DMA_Addr[28], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[64]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[64]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[64]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[64], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[64]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[64]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[64]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[64], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[64]\, u0|mm_interconnect_0|cmd_mux|src_data[64], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntAdd[29]\, u0|spi_system_0|DMA|CntAdd[29], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add1~101\, u0|spi_system_0|DMA|Add1~101, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntAdd[29]~DUPLICATE\, u0|spi_system_0|DMA|CntAdd[29]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector9~0\, u0|spi_system_0|DMA|Selector9~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|AM_Addr[29]~DUPLICATE\, u0|spi_system_0|DMA|AM_Addr[29]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~109\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~109, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|AM_Addr[29]\, u0|spi_system_0|DMA|AM_Addr[29], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[29]\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[29], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[65]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[65]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[65]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[65], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[65]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[65], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Selector3~0\, u0|output_switcher|Selector3~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|DMA_Addr[29]\, u0|output_switcher|DMA_Addr[29], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[65]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[65]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[65]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[65], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[65]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[65]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[65]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[65], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[65]\, u0|mm_interconnect_0|cmd_mux|src_data[65], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add1~105\, u0|spi_system_0|DMA|Add1~105, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntAdd[30]\, u0|spi_system_0|DMA|CntAdd[30], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector8~0\, u0|spi_system_0|DMA|Selector8~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|AM_Addr[30]\, u0|spi_system_0|DMA|AM_Addr[30], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~113\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~113, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[30]\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[30], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[66]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[66]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[66]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[66], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[66]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[66], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Selector2~0\, u0|output_switcher|Selector2~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|DMA_Addr[30]\, u0|output_switcher|DMA_Addr[30], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[66]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[66], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[66]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[66], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[66]\, u0|mm_interconnect_0|cmd_mux|src_data[66], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Selector1~0\, u0|output_switcher|Selector1~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|DMA_Addr[31]\, u0|output_switcher|DMA_Addr[31], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[67]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[67], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[67]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[67]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[67]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[67], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntAdd[31]\, u0|spi_system_0|DMA|CntAdd[31], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Add1~109\, u0|spi_system_0|DMA|Add1~109, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntAdd[31]~DUPLICATE\, u0|spi_system_0|DMA|CntAdd[31]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector7~1\, u0|spi_system_0|DMA|Selector7~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|AM_Addr[31]~DUPLICATE\, u0|spi_system_0|DMA|AM_Addr[31]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~117\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|Add0~117, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|AM_Addr[31]\, u0|spi_system_0|DMA|AM_Addr[31], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[31]\, u0|mm_interconnect_0|spi_system_0_avalon_master_translator|address_register[31], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[67]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[67]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[67]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[67], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[67]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[67], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[67]\, u0|mm_interconnect_0|cmd_mux|src_data[67], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[76]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[76]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[76]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[76], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[76]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[76], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[71]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[71]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[71]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[71], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[71]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[71], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[76]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[76]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[76]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[76], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[76]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[76], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent|m0_burstcount[2]~0\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent|m0_burstcount[2]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[77]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[77], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[77]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[77], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent|m0_burstcount[3]~1\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent|m0_burstcount[3]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[78]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[78], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[78]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[78], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent|m0_burstcount[4]~2\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent|m0_burstcount[4]~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data[25]~10\, u0|spi_system_0|Controller|Data[25]~10, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|spi_system_0|Controller|\G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|spi_system_0|Controller|\G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|spi_system_0|Controller|\G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq\, u0|spi_system_0|Controller|\G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, u0|spi_system_0|Controller|\G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, u0|spi_system_0|Controller|\G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, u0|spi_system_0|Controller|\G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_wreq\, u0|spi_system_0|Controller|\G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_wreq, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[22]~input\, GPIO_0[22]~input, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[27][0]~feeder\, u0|spi_system_0|Controller|po[27][0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|CntChannel[0]~DUPLICATE\, u0|spi_system_0|Controller|CntChannel[0]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|CntChannel[2]~DUPLICATE\, u0|spi_system_0|Controller|CntChannel[2]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Decoder0~2\, u0|spi_system_0|Controller|Decoder0~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[27][0]\, u0|spi_system_0|Controller|po[27][0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Decoder0~0\, u0|spi_system_0|Controller|Decoder0~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[31][0]\, u0|spi_system_0|Controller|po[31][0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Decoder0~4\, u0|spi_system_0|Controller|Decoder0~4, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[30][0]\, u0|spi_system_0|Controller|po[30][0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Decoder0~7\, u0|spi_system_0|Controller|Decoder0~7, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[28][0]\, u0|spi_system_0|Controller|po[28][0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Decoder0~3\, u0|spi_system_0|Controller|Decoder0~3, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[29][0]\, u0|spi_system_0|Controller|po[29][0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux59~0\, u0|spi_system_0|Controller|Mux59~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Decoder0~5\, u0|spi_system_0|Controller|Decoder0~5, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[24][0]\, u0|spi_system_0|Controller|po[24][0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Decoder0~6\, u0|spi_system_0|Controller|Decoder0~6, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[26][0]\, u0|spi_system_0|Controller|po[26][0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[25][0]~feeder\, u0|spi_system_0|Controller|po[25][0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Decoder0~1\, u0|spi_system_0|Controller|Decoder0~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[25][0]\, u0|spi_system_0|Controller|po[25][0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux59~1\, u0|spi_system_0|Controller|Mux59~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux59~2\, u0|spi_system_0|Controller|Mux59~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[27][1]\, u0|spi_system_0|Controller|po[27][1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[26][1]~feeder\, u0|spi_system_0|Controller|po[26][1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[26][1]\, u0|spi_system_0|Controller|po[26][1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[24][1]~feeder\, u0|spi_system_0|Controller|po[24][1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[24][1]\, u0|spi_system_0|Controller|po[24][1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[25][1]\, u0|spi_system_0|Controller|po[25][1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux58~1\, u0|spi_system_0|Controller|Mux58~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[29][1]\, u0|spi_system_0|Controller|po[29][1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[30][1]\, u0|spi_system_0|Controller|po[30][1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[31][1]\, u0|spi_system_0|Controller|po[31][1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[28][1]\, u0|spi_system_0|Controller|po[28][1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux58~0\, u0|spi_system_0|Controller|Mux58~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux58~2\, u0|spi_system_0|Controller|Mux58~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[27][2]\, u0|spi_system_0|Controller|po[27][2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[26][2]~feeder\, u0|spi_system_0|Controller|po[26][2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[26][2]\, u0|spi_system_0|Controller|po[26][2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[25][2]~feeder\, u0|spi_system_0|Controller|po[25][2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[25][2]\, u0|spi_system_0|Controller|po[25][2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[24][2]~feeder\, u0|spi_system_0|Controller|po[24][2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[24][2]\, u0|spi_system_0|Controller|po[24][2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux57~1\, u0|spi_system_0|Controller|Mux57~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[30][2]\, u0|spi_system_0|Controller|po[30][2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[29][2]~feeder\, u0|spi_system_0|Controller|po[29][2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[29][2]\, u0|spi_system_0|Controller|po[29][2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[31][2]\, u0|spi_system_0|Controller|po[31][2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[28][2]~feeder\, u0|spi_system_0|Controller|po[28][2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[28][2]\, u0|spi_system_0|Controller|po[28][2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux57~0\, u0|spi_system_0|Controller|Mux57~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux57~2\, u0|spi_system_0|Controller|Mux57~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[27][3]\, u0|spi_system_0|Controller|po[27][3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[26][3]~feeder\, u0|spi_system_0|Controller|po[26][3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[26][3]\, u0|spi_system_0|Controller|po[26][3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[24][3]~feeder\, u0|spi_system_0|Controller|po[24][3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[24][3]\, u0|spi_system_0|Controller|po[24][3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[25][3]\, u0|spi_system_0|Controller|po[25][3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux56~1\, u0|spi_system_0|Controller|Mux56~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[28][3]\, u0|spi_system_0|Controller|po[28][3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[29][3]\, u0|spi_system_0|Controller|po[29][3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[31][3]\, u0|spi_system_0|Controller|po[31][3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[30][3]~feeder\, u0|spi_system_0|Controller|po[30][3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[30][3]\, u0|spi_system_0|Controller|po[30][3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux56~0\, u0|spi_system_0|Controller|Mux56~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux56~2\, u0|spi_system_0|Controller|Mux56~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[27][4]\, u0|spi_system_0|Controller|po[27][4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[30][4]~feeder\, u0|spi_system_0|Controller|po[30][4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[30][4]\, u0|spi_system_0|Controller|po[30][4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[28][4]\, u0|spi_system_0|Controller|po[28][4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[31][4]\, u0|spi_system_0|Controller|po[31][4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[29][4]~feeder\, u0|spi_system_0|Controller|po[29][4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[29][4]\, u0|spi_system_0|Controller|po[29][4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux55~0\, u0|spi_system_0|Controller|Mux55~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[26][4]~feeder\, u0|spi_system_0|Controller|po[26][4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[26][4]\, u0|spi_system_0|Controller|po[26][4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[24][4]\, u0|spi_system_0|Controller|po[24][4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[25][4]\, u0|spi_system_0|Controller|po[25][4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux55~1\, u0|spi_system_0|Controller|Mux55~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux55~2\, u0|spi_system_0|Controller|Mux55~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[27][5]\, u0|spi_system_0|Controller|po[27][5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[24][5]~feeder\, u0|spi_system_0|Controller|po[24][5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[24][5]\, u0|spi_system_0|Controller|po[24][5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[25][5]~feeder\, u0|spi_system_0|Controller|po[25][5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[25][5]\, u0|spi_system_0|Controller|po[25][5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[26][5]\, u0|spi_system_0|Controller|po[26][5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux54~1\, u0|spi_system_0|Controller|Mux54~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[30][5]~feeder\, u0|spi_system_0|Controller|po[30][5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[30][5]\, u0|spi_system_0|Controller|po[30][5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[29][5]\, u0|spi_system_0|Controller|po[29][5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[31][5]\, u0|spi_system_0|Controller|po[31][5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[28][5]\, u0|spi_system_0|Controller|po[28][5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux54~0\, u0|spi_system_0|Controller|Mux54~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux54~2\, u0|spi_system_0|Controller|Mux54~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[27][6]\, u0|spi_system_0|Controller|po[27][6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[26][6]~feeder\, u0|spi_system_0|Controller|po[26][6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[26][6]\, u0|spi_system_0|Controller|po[26][6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[25][6]\, u0|spi_system_0|Controller|po[25][6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[24][6]\, u0|spi_system_0|Controller|po[24][6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux53~1\, u0|spi_system_0|Controller|Mux53~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[28][6]~feeder\, u0|spi_system_0|Controller|po[28][6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[28][6]\, u0|spi_system_0|Controller|po[28][6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[29][6]\, u0|spi_system_0|Controller|po[29][6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[30][6]~feeder\, u0|spi_system_0|Controller|po[30][6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[30][6]\, u0|spi_system_0|Controller|po[30][6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[31][6]\, u0|spi_system_0|Controller|po[31][6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux53~0\, u0|spi_system_0|Controller|Mux53~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux53~2\, u0|spi_system_0|Controller|Mux53~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[27][7]\, u0|spi_system_0|Controller|po[27][7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[26][7]~feeder\, u0|spi_system_0|Controller|po[26][7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[26][7]\, u0|spi_system_0|Controller|po[26][7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[24][7]~feeder\, u0|spi_system_0|Controller|po[24][7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[24][7]\, u0|spi_system_0|Controller|po[24][7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[25][7]~feeder\, u0|spi_system_0|Controller|po[25][7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[25][7]\, u0|spi_system_0|Controller|po[25][7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux52~1\, u0|spi_system_0|Controller|Mux52~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[28][7]\, u0|spi_system_0|Controller|po[28][7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[30][7]~feeder\, u0|spi_system_0|Controller|po[30][7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[30][7]\, u0|spi_system_0|Controller|po[30][7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[31][7]\, u0|spi_system_0|Controller|po[31][7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[29][7]\, u0|spi_system_0|Controller|po[29][7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux52~0\, u0|spi_system_0|Controller|Mux52~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux52~2\, u0|spi_system_0|Controller|Mux52~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[27][8]\, u0|spi_system_0|Controller|po[27][8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[28][8]\, u0|spi_system_0|Controller|po[28][8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[29][8]\, u0|spi_system_0|Controller|po[29][8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[31][8]\, u0|spi_system_0|Controller|po[31][8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[30][8]\, u0|spi_system_0|Controller|po[30][8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux51~0\, u0|spi_system_0|Controller|Mux51~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[26][8]~feeder\, u0|spi_system_0|Controller|po[26][8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[26][8]\, u0|spi_system_0|Controller|po[26][8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[24][8]\, u0|spi_system_0|Controller|po[24][8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[25][8]~feeder\, u0|spi_system_0|Controller|po[25][8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[25][8]\, u0|spi_system_0|Controller|po[25][8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux51~1\, u0|spi_system_0|Controller|Mux51~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux51~2\, u0|spi_system_0|Controller|Mux51~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[27][9]\, u0|spi_system_0|Controller|po[27][9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[25][9]~feeder\, u0|spi_system_0|Controller|po[25][9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[25][9]\, u0|spi_system_0|Controller|po[25][9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[24][9]~feeder\, u0|spi_system_0|Controller|po[24][9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[24][9]\, u0|spi_system_0|Controller|po[24][9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[26][9]~feeder\, u0|spi_system_0|Controller|po[26][9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[26][9]\, u0|spi_system_0|Controller|po[26][9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux50~1\, u0|spi_system_0|Controller|Mux50~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[30][9]~feeder\, u0|spi_system_0|Controller|po[30][9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[30][9]\, u0|spi_system_0|Controller|po[30][9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[28][9]~feeder\, u0|spi_system_0|Controller|po[28][9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[28][9]\, u0|spi_system_0|Controller|po[28][9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[29][9]\, u0|spi_system_0|Controller|po[29][9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[31][9]\, u0|spi_system_0|Controller|po[31][9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux50~0\, u0|spi_system_0|Controller|Mux50~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux50~2\, u0|spi_system_0|Controller|Mux50~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[27][10]\, u0|spi_system_0|Controller|po[27][10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[24][10]~feeder\, u0|spi_system_0|Controller|po[24][10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[24][10]\, u0|spi_system_0|Controller|po[24][10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[25][10]~feeder\, u0|spi_system_0|Controller|po[25][10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[25][10]\, u0|spi_system_0|Controller|po[25][10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[26][10]\, u0|spi_system_0|Controller|po[26][10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux49~1\, u0|spi_system_0|Controller|Mux49~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[28][10]~feeder\, u0|spi_system_0|Controller|po[28][10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[28][10]\, u0|spi_system_0|Controller|po[28][10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[31][10]\, u0|spi_system_0|Controller|po[31][10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[30][10]\, u0|spi_system_0|Controller|po[30][10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[29][10]~feeder\, u0|spi_system_0|Controller|po[29][10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[29][10]\, u0|spi_system_0|Controller|po[29][10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux49~0\, u0|spi_system_0|Controller|Mux49~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux49~2\, u0|spi_system_0|Controller|Mux49~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[27][11]~feeder\, u0|spi_system_0|Controller|po[27][11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[27][11]\, u0|spi_system_0|Controller|po[27][11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[31][11]\, u0|spi_system_0|Controller|po[31][11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[28][11]~feeder\, u0|spi_system_0|Controller|po[28][11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[28][11]\, u0|spi_system_0|Controller|po[28][11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[29][11]~feeder\, u0|spi_system_0|Controller|po[29][11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[29][11]\, u0|spi_system_0|Controller|po[29][11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[30][11]\, u0|spi_system_0|Controller|po[30][11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux48~0\, u0|spi_system_0|Controller|Mux48~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[24][11]~feeder\, u0|spi_system_0|Controller|po[24][11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[24][11]\, u0|spi_system_0|Controller|po[24][11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[26][11]\, u0|spi_system_0|Controller|po[26][11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[25][11]\, u0|spi_system_0|Controller|po[25][11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux48~1\, u0|spi_system_0|Controller|Mux48~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux48~2\, u0|spi_system_0|Controller|Mux48~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[27][12]\, u0|spi_system_0|Controller|po[27][12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[24][12]\, u0|spi_system_0|Controller|po[24][12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[26][12]\, u0|spi_system_0|Controller|po[26][12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[25][12]\, u0|spi_system_0|Controller|po[25][12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux47~1\, u0|spi_system_0|Controller|Mux47~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[31][12]~feeder\, u0|spi_system_0|Controller|po[31][12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[31][12]\, u0|spi_system_0|Controller|po[31][12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[29][12]\, u0|spi_system_0|Controller|po[29][12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[30][12]\, u0|spi_system_0|Controller|po[30][12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[28][12]\, u0|spi_system_0|Controller|po[28][12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux47~0\, u0|spi_system_0|Controller|Mux47~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux47~2\, u0|spi_system_0|Controller|Mux47~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[27][13]\, u0|spi_system_0|Controller|po[27][13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[28][13]\, u0|spi_system_0|Controller|po[28][13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[31][13]~feeder\, u0|spi_system_0|Controller|po[31][13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[31][13]\, u0|spi_system_0|Controller|po[31][13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[29][13]\, u0|spi_system_0|Controller|po[29][13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[30][13]\, u0|spi_system_0|Controller|po[30][13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux46~0\, u0|spi_system_0|Controller|Mux46~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[24][13]\, u0|spi_system_0|Controller|po[24][13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[26][13]\, u0|spi_system_0|Controller|po[26][13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[25][13]\, u0|spi_system_0|Controller|po[25][13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux46~1\, u0|spi_system_0|Controller|Mux46~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux46~2\, u0|spi_system_0|Controller|Mux46~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[27][14]~feeder\, u0|spi_system_0|Controller|po[27][14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[27][14]\, u0|spi_system_0|Controller|po[27][14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[25][14]\, u0|spi_system_0|Controller|po[25][14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[24][14]~feeder\, u0|spi_system_0|Controller|po[24][14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[24][14]\, u0|spi_system_0|Controller|po[24][14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[26][14]\, u0|spi_system_0|Controller|po[26][14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux45~1\, u0|spi_system_0|Controller|Mux45~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[29][14]\, u0|spi_system_0|Controller|po[29][14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[31][14]~feeder\, u0|spi_system_0|Controller|po[31][14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[31][14]\, u0|spi_system_0|Controller|po[31][14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[28][14]\, u0|spi_system_0|Controller|po[28][14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[30][14]\, u0|spi_system_0|Controller|po[30][14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux45~0\, u0|spi_system_0|Controller|Mux45~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux45~2\, u0|spi_system_0|Controller|Mux45~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[27][15]\, u0|spi_system_0|Controller|po[27][15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|spi_system_0|Controller|\G1:27:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|spi_system_0|Controller|\G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|spi_system_0|Controller|\G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|spi_system_0|Controller|\G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq\, u0|spi_system_0|Controller|\G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, u0|spi_system_0|Controller|\G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, u0|spi_system_0|Controller|\G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, u0|spi_system_0|Controller|\G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq\, u0|spi_system_0|Controller|\G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[25][15]~feeder\, u0|spi_system_0|Controller|po[25][15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[25][15]\, u0|spi_system_0|Controller|po[25][15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|spi_system_0|Controller|\G1:25:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq\, u0|spi_system_0|Controller|\G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, u0|spi_system_0|Controller|\G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|spi_system_0|Controller|\G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|spi_system_0|Controller|\G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|spi_system_0|Controller|\G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, u0|spi_system_0|Controller|\G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, u0|spi_system_0|Controller|\G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_wreq\, u0|spi_system_0|Controller|\G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_wreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[29][15]~feeder\, u0|spi_system_0|Controller|po[29][15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[29][15]\, u0|spi_system_0|Controller|po[29][15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|spi_system_0|Controller|\G1:29:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|spi_system_0|Controller|\G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|spi_system_0|Controller|\G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|spi_system_0|Controller|\G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq\, u0|spi_system_0|Controller|\G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, u0|spi_system_0|Controller|\G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, u0|spi_system_0|Controller|\G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, u0|spi_system_0|Controller|\G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_wreq\, u0|spi_system_0|Controller|\G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_wreq, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[21]~input\, GPIO_0[21]~input, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[23][0]\, u0|spi_system_0|Controller|po[23][0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[20][0]~feeder\, u0|spi_system_0|Controller|po[20][0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[20][0]\, u0|spi_system_0|Controller|po[20][0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[21][0]~feeder\, u0|spi_system_0|Controller|po[21][0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[21][0]\, u0|spi_system_0|Controller|po[21][0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[22][0]\, u0|spi_system_0|Controller|po[22][0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux44~0\, u0|spi_system_0|Controller|Mux44~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[17][0]\, u0|spi_system_0|Controller|po[17][0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[19][0]~feeder\, u0|spi_system_0|Controller|po[19][0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[19][0]\, u0|spi_system_0|Controller|po[19][0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[16][0]~feeder\, u0|spi_system_0|Controller|po[16][0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[16][0]\, u0|spi_system_0|Controller|po[16][0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[18][0]\, u0|spi_system_0|Controller|po[18][0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux44~1\, u0|spi_system_0|Controller|Mux44~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux44~2\, u0|spi_system_0|Controller|Mux44~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[23][1]\, u0|spi_system_0|Controller|po[23][1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[17][1]~feeder\, u0|spi_system_0|Controller|po[17][1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[17][1]\, u0|spi_system_0|Controller|po[17][1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[18][1]\, u0|spi_system_0|Controller|po[18][1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[19][1]\, u0|spi_system_0|Controller|po[19][1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[16][1]~feeder\, u0|spi_system_0|Controller|po[16][1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[16][1]\, u0|spi_system_0|Controller|po[16][1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux43~1\, u0|spi_system_0|Controller|Mux43~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[20][1]~feeder\, u0|spi_system_0|Controller|po[20][1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[20][1]\, u0|spi_system_0|Controller|po[20][1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[21][1]\, u0|spi_system_0|Controller|po[21][1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[22][1]\, u0|spi_system_0|Controller|po[22][1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux43~0\, u0|spi_system_0|Controller|Mux43~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux43~2\, u0|spi_system_0|Controller|Mux43~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[23][2]\, u0|spi_system_0|Controller|po[23][2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[22][2]\, u0|spi_system_0|Controller|po[22][2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[21][2]\, u0|spi_system_0|Controller|po[21][2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[20][2]~feeder\, u0|spi_system_0|Controller|po[20][2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[20][2]\, u0|spi_system_0|Controller|po[20][2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux42~0\, u0|spi_system_0|Controller|Mux42~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[18][2]\, u0|spi_system_0|Controller|po[18][2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[16][2]~feeder\, u0|spi_system_0|Controller|po[16][2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[16][2]\, u0|spi_system_0|Controller|po[16][2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[19][2]\, u0|spi_system_0|Controller|po[19][2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[17][2]~feeder\, u0|spi_system_0|Controller|po[17][2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[17][2]\, u0|spi_system_0|Controller|po[17][2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux42~1\, u0|spi_system_0|Controller|Mux42~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux42~2\, u0|spi_system_0|Controller|Mux42~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[23][3]~feeder\, u0|spi_system_0|Controller|po[23][3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[23][3]\, u0|spi_system_0|Controller|po[23][3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[20][3]~feeder\, u0|spi_system_0|Controller|po[20][3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[20][3]\, u0|spi_system_0|Controller|po[20][3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[21][3]\, u0|spi_system_0|Controller|po[21][3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[22][3]~feeder\, u0|spi_system_0|Controller|po[22][3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[22][3]\, u0|spi_system_0|Controller|po[22][3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux41~0\, u0|spi_system_0|Controller|Mux41~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[18][3]~DUPLICATE\, u0|spi_system_0|Controller|po[18][3]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[17][3]\, u0|spi_system_0|Controller|po[17][3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[19][3]\, u0|spi_system_0|Controller|po[19][3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[16][3]~feeder\, u0|spi_system_0|Controller|po[16][3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[16][3]\, u0|spi_system_0|Controller|po[16][3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux41~1\, u0|spi_system_0|Controller|Mux41~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux41~2\, u0|spi_system_0|Controller|Mux41~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[23][4]\, u0|spi_system_0|Controller|po[23][4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[20][4]~feeder\, u0|spi_system_0|Controller|po[20][4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[20][4]\, u0|spi_system_0|Controller|po[20][4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[21][4]\, u0|spi_system_0|Controller|po[21][4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[22][4]~feeder\, u0|spi_system_0|Controller|po[22][4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[22][4]\, u0|spi_system_0|Controller|po[22][4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux40~0\, u0|spi_system_0|Controller|Mux40~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[18][4]\, u0|spi_system_0|Controller|po[18][4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[16][4]\, u0|spi_system_0|Controller|po[16][4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[19][4]\, u0|spi_system_0|Controller|po[19][4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[17][4]~feeder\, u0|spi_system_0|Controller|po[17][4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[17][4]\, u0|spi_system_0|Controller|po[17][4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux40~1\, u0|spi_system_0|Controller|Mux40~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux40~2\, u0|spi_system_0|Controller|Mux40~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[23][5]\, u0|spi_system_0|Controller|po[23][5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[17][5]~feeder\, u0|spi_system_0|Controller|po[17][5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[17][5]\, u0|spi_system_0|Controller|po[17][5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[18][5]~feeder\, u0|spi_system_0|Controller|po[18][5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[18][5]\, u0|spi_system_0|Controller|po[18][5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[19][5]\, u0|spi_system_0|Controller|po[19][5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[16][5]~feeder\, u0|spi_system_0|Controller|po[16][5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[16][5]\, u0|spi_system_0|Controller|po[16][5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux39~1\, u0|spi_system_0|Controller|Mux39~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[22][5]~feeder\, u0|spi_system_0|Controller|po[22][5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[22][5]\, u0|spi_system_0|Controller|po[22][5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[21][5]\, u0|spi_system_0|Controller|po[21][5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[20][5]~feeder\, u0|spi_system_0|Controller|po[20][5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[20][5]\, u0|spi_system_0|Controller|po[20][5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux39~0\, u0|spi_system_0|Controller|Mux39~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux39~2\, u0|spi_system_0|Controller|Mux39~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[23][6]\, u0|spi_system_0|Controller|po[23][6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[16][6]~feeder\, u0|spi_system_0|Controller|po[16][6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[16][6]\, u0|spi_system_0|Controller|po[16][6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[17][6]\, u0|spi_system_0|Controller|po[17][6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[19][6]\, u0|spi_system_0|Controller|po[19][6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[18][6]~feeder\, u0|spi_system_0|Controller|po[18][6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[18][6]\, u0|spi_system_0|Controller|po[18][6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux38~1\, u0|spi_system_0|Controller|Mux38~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[20][6]~feeder\, u0|spi_system_0|Controller|po[20][6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[20][6]\, u0|spi_system_0|Controller|po[20][6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[22][6]~feeder\, u0|spi_system_0|Controller|po[22][6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[22][6]\, u0|spi_system_0|Controller|po[22][6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[21][6]\, u0|spi_system_0|Controller|po[21][6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux38~0\, u0|spi_system_0|Controller|Mux38~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux38~2\, u0|spi_system_0|Controller|Mux38~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[23][7]\, u0|spi_system_0|Controller|po[23][7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[22][7]~feeder\, u0|spi_system_0|Controller|po[22][7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[22][7]\, u0|spi_system_0|Controller|po[22][7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[21][7]\, u0|spi_system_0|Controller|po[21][7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[20][7]~feeder\, u0|spi_system_0|Controller|po[20][7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[20][7]\, u0|spi_system_0|Controller|po[20][7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux37~0\, u0|spi_system_0|Controller|Mux37~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[16][7]~feeder\, u0|spi_system_0|Controller|po[16][7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[16][7]\, u0|spi_system_0|Controller|po[16][7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[18][7]~feeder\, u0|spi_system_0|Controller|po[18][7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[18][7]\, u0|spi_system_0|Controller|po[18][7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[19][7]\, u0|spi_system_0|Controller|po[19][7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[17][7]~feeder\, u0|spi_system_0|Controller|po[17][7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[17][7]\, u0|spi_system_0|Controller|po[17][7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux37~1\, u0|spi_system_0|Controller|Mux37~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux37~2\, u0|spi_system_0|Controller|Mux37~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[23][8]\, u0|spi_system_0|Controller|po[23][8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[20][8]~feeder\, u0|spi_system_0|Controller|po[20][8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[20][8]\, u0|spi_system_0|Controller|po[20][8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[22][8]\, u0|spi_system_0|Controller|po[22][8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[21][8]\, u0|spi_system_0|Controller|po[21][8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux36~0\, u0|spi_system_0|Controller|Mux36~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[16][8]~feeder\, u0|spi_system_0|Controller|po[16][8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[16][8]\, u0|spi_system_0|Controller|po[16][8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[17][8]~feeder\, u0|spi_system_0|Controller|po[17][8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[17][8]\, u0|spi_system_0|Controller|po[17][8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[18][8]~feeder\, u0|spi_system_0|Controller|po[18][8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[18][8]\, u0|spi_system_0|Controller|po[18][8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[19][8]\, u0|spi_system_0|Controller|po[19][8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux36~1\, u0|spi_system_0|Controller|Mux36~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux36~2\, u0|spi_system_0|Controller|Mux36~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[23][9]\, u0|spi_system_0|Controller|po[23][9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[18][9]\, u0|spi_system_0|Controller|po[18][9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[17][9]\, u0|spi_system_0|Controller|po[17][9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[16][9]~feeder\, u0|spi_system_0|Controller|po[16][9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[16][9]\, u0|spi_system_0|Controller|po[16][9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[19][9]\, u0|spi_system_0|Controller|po[19][9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux35~1\, u0|spi_system_0|Controller|Mux35~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[22][9]~feeder\, u0|spi_system_0|Controller|po[22][9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[22][9]\, u0|spi_system_0|Controller|po[22][9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[20][9]~feeder\, u0|spi_system_0|Controller|po[20][9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[20][9]\, u0|spi_system_0|Controller|po[20][9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[21][9]\, u0|spi_system_0|Controller|po[21][9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux35~0\, u0|spi_system_0|Controller|Mux35~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux35~2\, u0|spi_system_0|Controller|Mux35~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[23][10]~feeder\, u0|spi_system_0|Controller|po[23][10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[23][10]\, u0|spi_system_0|Controller|po[23][10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[17][10]~feeder\, u0|spi_system_0|Controller|po[17][10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[17][10]\, u0|spi_system_0|Controller|po[17][10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[19][10]~feeder\, u0|spi_system_0|Controller|po[19][10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[19][10]\, u0|spi_system_0|Controller|po[19][10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[16][10]~feeder\, u0|spi_system_0|Controller|po[16][10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[16][10]\, u0|spi_system_0|Controller|po[16][10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[18][10]\, u0|spi_system_0|Controller|po[18][10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux34~1\, u0|spi_system_0|Controller|Mux34~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[22][10]~feeder\, u0|spi_system_0|Controller|po[22][10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[22][10]\, u0|spi_system_0|Controller|po[22][10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[20][10]\, u0|spi_system_0|Controller|po[20][10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[21][10]~feeder\, u0|spi_system_0|Controller|po[21][10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[21][10]\, u0|spi_system_0|Controller|po[21][10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux34~0\, u0|spi_system_0|Controller|Mux34~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux34~2\, u0|spi_system_0|Controller|Mux34~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[23][11]\, u0|spi_system_0|Controller|po[23][11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[21][11]~feeder\, u0|spi_system_0|Controller|po[21][11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[21][11]\, u0|spi_system_0|Controller|po[21][11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[22][11]\, u0|spi_system_0|Controller|po[22][11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[20][11]\, u0|spi_system_0|Controller|po[20][11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux33~0\, u0|spi_system_0|Controller|Mux33~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[19][11]~feeder\, u0|spi_system_0|Controller|po[19][11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[19][11]\, u0|spi_system_0|Controller|po[19][11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[17][11]~feeder\, u0|spi_system_0|Controller|po[17][11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[17][11]\, u0|spi_system_0|Controller|po[17][11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[16][11]\, u0|spi_system_0|Controller|po[16][11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[18][11]\, u0|spi_system_0|Controller|po[18][11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux33~1\, u0|spi_system_0|Controller|Mux33~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux33~2\, u0|spi_system_0|Controller|Mux33~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[23][12]~feeder\, u0|spi_system_0|Controller|po[23][12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[23][12]\, u0|spi_system_0|Controller|po[23][12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[21][12]\, u0|spi_system_0|Controller|po[21][12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[20][12]\, u0|spi_system_0|Controller|po[20][12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[22][12]\, u0|spi_system_0|Controller|po[22][12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux32~0\, u0|spi_system_0|Controller|Mux32~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[16][12]\, u0|spi_system_0|Controller|po[16][12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[17][12]\, u0|spi_system_0|Controller|po[17][12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[18][12]\, u0|spi_system_0|Controller|po[18][12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[19][12]\, u0|spi_system_0|Controller|po[19][12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux32~1\, u0|spi_system_0|Controller|Mux32~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux32~2\, u0|spi_system_0|Controller|Mux32~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[23][13]~feeder\, u0|spi_system_0|Controller|po[23][13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[23][13]\, u0|spi_system_0|Controller|po[23][13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[16][13]~feeder\, u0|spi_system_0|Controller|po[16][13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[16][13]\, u0|spi_system_0|Controller|po[16][13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[17][13]~feeder\, u0|spi_system_0|Controller|po[17][13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[17][13]\, u0|spi_system_0|Controller|po[17][13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[18][13]\, u0|spi_system_0|Controller|po[18][13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[19][13]~feeder\, u0|spi_system_0|Controller|po[19][13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[19][13]\, u0|spi_system_0|Controller|po[19][13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux31~1\, u0|spi_system_0|Controller|Mux31~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[21][13]~feeder\, u0|spi_system_0|Controller|po[21][13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[21][13]\, u0|spi_system_0|Controller|po[21][13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[22][13]\, u0|spi_system_0|Controller|po[22][13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[20][13]\, u0|spi_system_0|Controller|po[20][13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux31~0\, u0|spi_system_0|Controller|Mux31~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux31~2\, u0|spi_system_0|Controller|Mux31~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[23][14]~feeder\, u0|spi_system_0|Controller|po[23][14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[23][14]\, u0|spi_system_0|Controller|po[23][14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[21][14]\, u0|spi_system_0|Controller|po[21][14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[22][14]\, u0|spi_system_0|Controller|po[22][14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[20][14]\, u0|spi_system_0|Controller|po[20][14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux30~0\, u0|spi_system_0|Controller|Mux30~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[19][14]~feeder\, u0|spi_system_0|Controller|po[19][14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[19][14]\, u0|spi_system_0|Controller|po[19][14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[16][14]\, u0|spi_system_0|Controller|po[16][14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[18][14]\, u0|spi_system_0|Controller|po[18][14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[17][14]\, u0|spi_system_0|Controller|po[17][14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux30~1\, u0|spi_system_0|Controller|Mux30~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux30~2\, u0|spi_system_0|Controller|Mux30~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[23][15]\, u0|spi_system_0|Controller|po[23][15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|spi_system_0|Controller|\G1:23:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~8\, u0|spi_system_0|Controller|Data~8, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data[25]~9\, u0|spi_system_0|Controller|Data[25]~9, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Add3~1\, u0|spi_system_0|Controller|Add3~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data[25]~5\, u0|spi_system_0|Controller|Data[25]~5, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|spi_system_0|Controller|\G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|spi_system_0|Controller|\G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|spi_system_0|Controller|\G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq\, u0|spi_system_0|Controller|\G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, u0|spi_system_0|Controller|\G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, u0|spi_system_0|Controller|\G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, u0|spi_system_0|Controller|\G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq\, u0|spi_system_0|Controller|\G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[14]~input\, GPIO_0[14]~input, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[5][0]~feeder\, u0|spi_system_0|Controller|po[5][0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[5][0]\, u0|spi_system_0|Controller|po[5][0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[6][0]~feeder\, u0|spi_system_0|Controller|po[6][0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[6][0]\, u0|spi_system_0|Controller|po[6][0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[7][0]\, u0|spi_system_0|Controller|po[7][0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[4][0]\, u0|spi_system_0|Controller|po[4][0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux14~0\, u0|spi_system_0|Controller|Mux14~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[1][0]\, u0|spi_system_0|Controller|po[1][0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[0][0]\, u0|spi_system_0|Controller|po[0][0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[2][0]\, u0|spi_system_0|Controller|po[2][0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[3][0]\, u0|spi_system_0|Controller|po[3][0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux14~1\, u0|spi_system_0|Controller|Mux14~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux14~2\, u0|spi_system_0|Controller|Mux14~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[5][1]\, u0|spi_system_0|Controller|po[5][1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[6][1]\, u0|spi_system_0|Controller|po[6][1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[7][1]\, u0|spi_system_0|Controller|po[7][1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[4][1]\, u0|spi_system_0|Controller|po[4][1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux13~0\, u0|spi_system_0|Controller|Mux13~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[2][1]\, u0|spi_system_0|Controller|po[2][1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[1][1]\, u0|spi_system_0|Controller|po[1][1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[0][1]\, u0|spi_system_0|Controller|po[0][1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[3][1]\, u0|spi_system_0|Controller|po[3][1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux13~1\, u0|spi_system_0|Controller|Mux13~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux13~2\, u0|spi_system_0|Controller|Mux13~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[5][2]\, u0|spi_system_0|Controller|po[5][2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[2][2]\, u0|spi_system_0|Controller|po[2][2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[1][2]~feeder\, u0|spi_system_0|Controller|po[1][2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[1][2]\, u0|spi_system_0|Controller|po[1][2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[3][2]\, u0|spi_system_0|Controller|po[3][2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[0][2]~feeder\, u0|spi_system_0|Controller|po[0][2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[0][2]\, u0|spi_system_0|Controller|po[0][2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux12~1\, u0|spi_system_0|Controller|Mux12~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[6][2]\, u0|spi_system_0|Controller|po[6][2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[4][2]\, u0|spi_system_0|Controller|po[4][2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[7][2]\, u0|spi_system_0|Controller|po[7][2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux12~0\, u0|spi_system_0|Controller|Mux12~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux12~2\, u0|spi_system_0|Controller|Mux12~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[5][3]~feeder\, u0|spi_system_0|Controller|po[5][3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[5][3]\, u0|spi_system_0|Controller|po[5][3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[4][3]\, u0|spi_system_0|Controller|po[4][3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[6][3]~feeder\, u0|spi_system_0|Controller|po[6][3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[6][3]\, u0|spi_system_0|Controller|po[6][3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[7][3]\, u0|spi_system_0|Controller|po[7][3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux11~0\, u0|spi_system_0|Controller|Mux11~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[2][3]\, u0|spi_system_0|Controller|po[2][3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[1][3]~feeder\, u0|spi_system_0|Controller|po[1][3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[1][3]\, u0|spi_system_0|Controller|po[1][3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[3][3]\, u0|spi_system_0|Controller|po[3][3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[0][3]\, u0|spi_system_0|Controller|po[0][3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux11~1\, u0|spi_system_0|Controller|Mux11~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux11~2\, u0|spi_system_0|Controller|Mux11~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[5][4]\, u0|spi_system_0|Controller|po[5][4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[2][4]\, u0|spi_system_0|Controller|po[2][4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[1][4]~feeder\, u0|spi_system_0|Controller|po[1][4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[1][4]\, u0|spi_system_0|Controller|po[1][4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[3][4]\, u0|spi_system_0|Controller|po[3][4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[0][4]~feeder\, u0|spi_system_0|Controller|po[0][4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[0][4]\, u0|spi_system_0|Controller|po[0][4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux10~1\, u0|spi_system_0|Controller|Mux10~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[4][4]~feeder\, u0|spi_system_0|Controller|po[4][4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[4][4]\, u0|spi_system_0|Controller|po[4][4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[7][4]\, u0|spi_system_0|Controller|po[7][4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[6][4]~feeder\, u0|spi_system_0|Controller|po[6][4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[6][4]\, u0|spi_system_0|Controller|po[6][4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux10~0\, u0|spi_system_0|Controller|Mux10~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux10~2\, u0|spi_system_0|Controller|Mux10~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[5][5]~feeder\, u0|spi_system_0|Controller|po[5][5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[5][5]\, u0|spi_system_0|Controller|po[5][5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[6][5]~feeder\, u0|spi_system_0|Controller|po[6][5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[6][5]\, u0|spi_system_0|Controller|po[6][5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[4][5]\, u0|spi_system_0|Controller|po[4][5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[7][5]\, u0|spi_system_0|Controller|po[7][5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux9~0\, u0|spi_system_0|Controller|Mux9~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[1][5]~feeder\, u0|spi_system_0|Controller|po[1][5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[1][5]\, u0|spi_system_0|Controller|po[1][5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[0][5]\, u0|spi_system_0|Controller|po[0][5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[3][5]\, u0|spi_system_0|Controller|po[3][5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[2][5]~feeder\, u0|spi_system_0|Controller|po[2][5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[2][5]\, u0|spi_system_0|Controller|po[2][5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux9~1\, u0|spi_system_0|Controller|Mux9~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux9~2\, u0|spi_system_0|Controller|Mux9~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[5][6]~feeder\, u0|spi_system_0|Controller|po[5][6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[5][6]\, u0|spi_system_0|Controller|po[5][6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[4][6]~feeder\, u0|spi_system_0|Controller|po[4][6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[4][6]\, u0|spi_system_0|Controller|po[4][6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[7][6]\, u0|spi_system_0|Controller|po[7][6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[6][6]~feeder\, u0|spi_system_0|Controller|po[6][6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[6][6]\, u0|spi_system_0|Controller|po[6][6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux8~0\, u0|spi_system_0|Controller|Mux8~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[1][6]\, u0|spi_system_0|Controller|po[1][6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[2][6]~feeder\, u0|spi_system_0|Controller|po[2][6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[2][6]\, u0|spi_system_0|Controller|po[2][6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[3][6]\, u0|spi_system_0|Controller|po[3][6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[0][6]~feeder\, u0|spi_system_0|Controller|po[0][6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[0][6]\, u0|spi_system_0|Controller|po[0][6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux8~1\, u0|spi_system_0|Controller|Mux8~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux8~2\, u0|spi_system_0|Controller|Mux8~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[5][7]~feeder\, u0|spi_system_0|Controller|po[5][7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[5][7]\, u0|spi_system_0|Controller|po[5][7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[2][7]~feeder\, u0|spi_system_0|Controller|po[2][7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[2][7]\, u0|spi_system_0|Controller|po[2][7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[1][7]~feeder\, u0|spi_system_0|Controller|po[1][7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[1][7]\, u0|spi_system_0|Controller|po[1][7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[3][7]\, u0|spi_system_0|Controller|po[3][7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[0][7]~feeder\, u0|spi_system_0|Controller|po[0][7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[0][7]\, u0|spi_system_0|Controller|po[0][7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux7~1\, u0|spi_system_0|Controller|Mux7~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[6][7]~feeder\, u0|spi_system_0|Controller|po[6][7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[6][7]\, u0|spi_system_0|Controller|po[6][7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[7][7]\, u0|spi_system_0|Controller|po[7][7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[4][7]\, u0|spi_system_0|Controller|po[4][7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux7~0\, u0|spi_system_0|Controller|Mux7~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux7~2\, u0|spi_system_0|Controller|Mux7~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[5][8]\, u0|spi_system_0|Controller|po[5][8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[6][8]\, u0|spi_system_0|Controller|po[6][8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[4][8]~feeder\, u0|spi_system_0|Controller|po[4][8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[4][8]\, u0|spi_system_0|Controller|po[4][8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[7][8]\, u0|spi_system_0|Controller|po[7][8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux6~0\, u0|spi_system_0|Controller|Mux6~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[1][8]~feeder\, u0|spi_system_0|Controller|po[1][8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[1][8]\, u0|spi_system_0|Controller|po[1][8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[2][8]~feeder\, u0|spi_system_0|Controller|po[2][8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[2][8]\, u0|spi_system_0|Controller|po[2][8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[3][8]\, u0|spi_system_0|Controller|po[3][8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[0][8]~feeder\, u0|spi_system_0|Controller|po[0][8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[0][8]\, u0|spi_system_0|Controller|po[0][8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux6~1\, u0|spi_system_0|Controller|Mux6~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux6~2\, u0|spi_system_0|Controller|Mux6~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[5][9]~feeder\, u0|spi_system_0|Controller|po[5][9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[5][9]\, u0|spi_system_0|Controller|po[5][9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[2][9]~feeder\, u0|spi_system_0|Controller|po[2][9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[2][9]\, u0|spi_system_0|Controller|po[2][9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[0][9]~feeder\, u0|spi_system_0|Controller|po[0][9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[0][9]\, u0|spi_system_0|Controller|po[0][9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[3][9]\, u0|spi_system_0|Controller|po[3][9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[1][9]~feeder\, u0|spi_system_0|Controller|po[1][9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[1][9]\, u0|spi_system_0|Controller|po[1][9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux5~1\, u0|spi_system_0|Controller|Mux5~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[6][9]~feeder\, u0|spi_system_0|Controller|po[6][9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[6][9]\, u0|spi_system_0|Controller|po[6][9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[7][9]\, u0|spi_system_0|Controller|po[7][9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[4][9]\, u0|spi_system_0|Controller|po[4][9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux5~0\, u0|spi_system_0|Controller|Mux5~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux5~2\, u0|spi_system_0|Controller|Mux5~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[5][10]~feeder\, u0|spi_system_0|Controller|po[5][10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[5][10]\, u0|spi_system_0|Controller|po[5][10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[7][10]\, u0|spi_system_0|Controller|po[7][10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[4][10]~feeder\, u0|spi_system_0|Controller|po[4][10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[4][10]\, u0|spi_system_0|Controller|po[4][10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[6][10]\, u0|spi_system_0|Controller|po[6][10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux4~0\, u0|spi_system_0|Controller|Mux4~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[1][10]~feeder\, u0|spi_system_0|Controller|po[1][10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[1][10]\, u0|spi_system_0|Controller|po[1][10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[3][10]\, u0|spi_system_0|Controller|po[3][10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[2][10]\, u0|spi_system_0|Controller|po[2][10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[0][10]~feeder\, u0|spi_system_0|Controller|po[0][10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[0][10]\, u0|spi_system_0|Controller|po[0][10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux4~1\, u0|spi_system_0|Controller|Mux4~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux4~2\, u0|spi_system_0|Controller|Mux4~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[5][11]\, u0|spi_system_0|Controller|po[5][11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[1][11]~feeder\, u0|spi_system_0|Controller|po[1][11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[1][11]\, u0|spi_system_0|Controller|po[1][11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[0][11]\, u0|spi_system_0|Controller|po[0][11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[2][11]\, u0|spi_system_0|Controller|po[2][11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[3][11]\, u0|spi_system_0|Controller|po[3][11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux3~1\, u0|spi_system_0|Controller|Mux3~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[7][11]\, u0|spi_system_0|Controller|po[7][11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[6][11]\, u0|spi_system_0|Controller|po[6][11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[4][11]\, u0|spi_system_0|Controller|po[4][11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux3~0\, u0|spi_system_0|Controller|Mux3~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux3~2\, u0|spi_system_0|Controller|Mux3~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[5][12]~feeder\, u0|spi_system_0|Controller|po[5][12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[5][12]\, u0|spi_system_0|Controller|po[5][12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[7][12]~feeder\, u0|spi_system_0|Controller|po[7][12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[7][12]\, u0|spi_system_0|Controller|po[7][12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[4][12]\, u0|spi_system_0|Controller|po[4][12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[6][12]\, u0|spi_system_0|Controller|po[6][12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux2~0\, u0|spi_system_0|Controller|Mux2~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[1][12]~feeder\, u0|spi_system_0|Controller|po[1][12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[1][12]\, u0|spi_system_0|Controller|po[1][12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[3][12]~feeder\, u0|spi_system_0|Controller|po[3][12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[3][12]\, u0|spi_system_0|Controller|po[3][12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[2][12]\, u0|spi_system_0|Controller|po[2][12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[0][12]\, u0|spi_system_0|Controller|po[0][12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux2~1\, u0|spi_system_0|Controller|Mux2~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux2~2\, u0|spi_system_0|Controller|Mux2~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[5][13]~feeder\, u0|spi_system_0|Controller|po[5][13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[5][13]\, u0|spi_system_0|Controller|po[5][13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[3][13]\, u0|spi_system_0|Controller|po[3][13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[0][13]~feeder\, u0|spi_system_0|Controller|po[0][13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[0][13]\, u0|spi_system_0|Controller|po[0][13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[2][13]\, u0|spi_system_0|Controller|po[2][13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[1][13]~feeder\, u0|spi_system_0|Controller|po[1][13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[1][13]\, u0|spi_system_0|Controller|po[1][13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux1~1\, u0|spi_system_0|Controller|Mux1~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[4][13]\, u0|spi_system_0|Controller|po[4][13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[6][13]\, u0|spi_system_0|Controller|po[6][13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[7][13]~feeder\, u0|spi_system_0|Controller|po[7][13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[7][13]\, u0|spi_system_0|Controller|po[7][13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux1~0\, u0|spi_system_0|Controller|Mux1~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux1~2\, u0|spi_system_0|Controller|Mux1~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[5][14]~feeder\, u0|spi_system_0|Controller|po[5][14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[5][14]~DUPLICATE\, u0|spi_system_0|Controller|po[5][14]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[0][14]\, u0|spi_system_0|Controller|po[0][14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[1][14]~feeder\, u0|spi_system_0|Controller|po[1][14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[1][14]\, u0|spi_system_0|Controller|po[1][14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[2][14]\, u0|spi_system_0|Controller|po[2][14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[3][14]\, u0|spi_system_0|Controller|po[3][14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux0~1\, u0|spi_system_0|Controller|Mux0~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[5][14]\, u0|spi_system_0|Controller|po[5][14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[4][14]\, u0|spi_system_0|Controller|po[4][14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[6][14]\, u0|spi_system_0|Controller|po[6][14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[7][14]\, u0|spi_system_0|Controller|po[7][14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux0~0\, u0|spi_system_0|Controller|Mux0~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux0~2\, u0|spi_system_0|Controller|Mux0~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[5][15]\, u0|spi_system_0|Controller|po[5][15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|spi_system_0|Controller|\G1:5:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|spi_system_0|Controller|\G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|spi_system_0|Controller|\G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|spi_system_0|Controller|\G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_rreq\, u0|spi_system_0|Controller|\G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_rreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, u0|spi_system_0|Controller|\G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, u0|spi_system_0|Controller|\G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, u0|spi_system_0|Controller|\G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq\, u0|spi_system_0|Controller|\G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[1][7]~DUPLICATE\, u0|spi_system_0|Controller|po[1][7]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[1][9]~DUPLICATE\, u0|spi_system_0|Controller|po[1][9]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[1][15]\, u0|spi_system_0|Controller|po[1][15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|spi_system_0|Controller|\G1:1:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data[25]~4\, u0|spi_system_0|Controller|Data[25]~4, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|spi_system_0|Controller|\G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|spi_system_0|Controller|\G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|spi_system_0|Controller|\G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE\, u0|spi_system_0|Controller|\G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_rreq\, u0|spi_system_0|Controller|\G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_rreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, u0|spi_system_0|Controller|\G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, u0|spi_system_0|Controller|\G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, u0|spi_system_0|Controller|\G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_wreq\, u0|spi_system_0|Controller|\G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_wreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[3][15]~feeder\, u0|spi_system_0|Controller|po[3][15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[3][15]\, u0|spi_system_0|Controller|po[3][15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|spi_system_0|Controller|\G1:3:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|spi_system_0|Controller|\G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|spi_system_0|Controller|\G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|spi_system_0|Controller|\G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq\, u0|spi_system_0|Controller|\G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, u0|spi_system_0|Controller|\G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, u0|spi_system_0|Controller|\G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, u0|spi_system_0|Controller|\G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq\, u0|spi_system_0|Controller|\G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[15]~input\, GPIO_0[15]~input, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[9][0]\, u0|spi_system_0|Controller|po[9][0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[12][0]~feeder\, u0|spi_system_0|Controller|po[12][0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[12][0]\, u0|spi_system_0|Controller|po[12][0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[13][0]~feeder\, u0|spi_system_0|Controller|po[13][0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[13][0]\, u0|spi_system_0|Controller|po[13][0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[15][0]\, u0|spi_system_0|Controller|po[15][0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[14][0]\, u0|spi_system_0|Controller|po[14][0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux29~0\, u0|spi_system_0|Controller|Mux29~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[11][0]\, u0|spi_system_0|Controller|po[11][0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[10][0]\, u0|spi_system_0|Controller|po[10][0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[8][0]~feeder\, u0|spi_system_0|Controller|po[8][0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[8][0]\, u0|spi_system_0|Controller|po[8][0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux29~1\, u0|spi_system_0|Controller|Mux29~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux29~2\, u0|spi_system_0|Controller|Mux29~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[9][1]~feeder\, u0|spi_system_0|Controller|po[9][1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[9][1]\, u0|spi_system_0|Controller|po[9][1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[8][1]~feeder\, u0|spi_system_0|Controller|po[8][1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[8][1]\, u0|spi_system_0|Controller|po[8][1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[10][1]~feeder\, u0|spi_system_0|Controller|po[10][1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[10][1]\, u0|spi_system_0|Controller|po[10][1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[11][1]\, u0|spi_system_0|Controller|po[11][1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux28~1\, u0|spi_system_0|Controller|Mux28~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[12][1]\, u0|spi_system_0|Controller|po[12][1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[15][1]~feeder\, u0|spi_system_0|Controller|po[15][1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[15][1]\, u0|spi_system_0|Controller|po[15][1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[13][1]\, u0|spi_system_0|Controller|po[13][1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[14][1]\, u0|spi_system_0|Controller|po[14][1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux28~0\, u0|spi_system_0|Controller|Mux28~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux28~2\, u0|spi_system_0|Controller|Mux28~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[9][2]\, u0|spi_system_0|Controller|po[9][2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[14][2]~feeder\, u0|spi_system_0|Controller|po[14][2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[14][2]\, u0|spi_system_0|Controller|po[14][2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[12][2]\, u0|spi_system_0|Controller|po[12][2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[13][2]\, u0|spi_system_0|Controller|po[13][2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[15][2]~feeder\, u0|spi_system_0|Controller|po[15][2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[15][2]\, u0|spi_system_0|Controller|po[15][2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux27~0\, u0|spi_system_0|Controller|Mux27~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[10][2]~feeder\, u0|spi_system_0|Controller|po[10][2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[10][2]\, u0|spi_system_0|Controller|po[10][2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[11][2]\, u0|spi_system_0|Controller|po[11][2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[8][2]\, u0|spi_system_0|Controller|po[8][2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux27~1\, u0|spi_system_0|Controller|Mux27~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux27~2\, u0|spi_system_0|Controller|Mux27~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[9][3]\, u0|spi_system_0|Controller|po[9][3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[15][3]\, u0|spi_system_0|Controller|po[15][3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[14][3]~feeder\, u0|spi_system_0|Controller|po[14][3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[14][3]\, u0|spi_system_0|Controller|po[14][3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[13][3]\, u0|spi_system_0|Controller|po[13][3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[12][3]\, u0|spi_system_0|Controller|po[12][3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux26~0\, u0|spi_system_0|Controller|Mux26~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[8][3]\, u0|spi_system_0|Controller|po[8][3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[11][3]\, u0|spi_system_0|Controller|po[11][3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[10][3]\, u0|spi_system_0|Controller|po[10][3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux26~1\, u0|spi_system_0|Controller|Mux26~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux26~2\, u0|spi_system_0|Controller|Mux26~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[9][4]~feeder\, u0|spi_system_0|Controller|po[9][4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[9][4]\, u0|spi_system_0|Controller|po[9][4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[15][4]\, u0|spi_system_0|Controller|po[15][4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[14][4]~feeder\, u0|spi_system_0|Controller|po[14][4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[14][4]\, u0|spi_system_0|Controller|po[14][4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[13][4]\, u0|spi_system_0|Controller|po[13][4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[12][4]\, u0|spi_system_0|Controller|po[12][4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux25~0\, u0|spi_system_0|Controller|Mux25~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[8][4]\, u0|spi_system_0|Controller|po[8][4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[11][4]\, u0|spi_system_0|Controller|po[11][4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[10][4]~feeder\, u0|spi_system_0|Controller|po[10][4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[10][4]\, u0|spi_system_0|Controller|po[10][4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux25~1\, u0|spi_system_0|Controller|Mux25~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux25~2\, u0|spi_system_0|Controller|Mux25~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[9][5]~feeder\, u0|spi_system_0|Controller|po[9][5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[9][5]\, u0|spi_system_0|Controller|po[9][5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[8][5]\, u0|spi_system_0|Controller|po[8][5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[10][5]~feeder\, u0|spi_system_0|Controller|po[10][5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[10][5]\, u0|spi_system_0|Controller|po[10][5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[11][5]\, u0|spi_system_0|Controller|po[11][5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux24~1\, u0|spi_system_0|Controller|Mux24~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[14][5]\, u0|spi_system_0|Controller|po[14][5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[15][5]\, u0|spi_system_0|Controller|po[15][5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[12][5]\, u0|spi_system_0|Controller|po[12][5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[13][5]\, u0|spi_system_0|Controller|po[13][5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux24~0\, u0|spi_system_0|Controller|Mux24~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux24~2\, u0|spi_system_0|Controller|Mux24~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[9][6]~feeder\, u0|spi_system_0|Controller|po[9][6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[9][6]\, u0|spi_system_0|Controller|po[9][6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[12][6]~feeder\, u0|spi_system_0|Controller|po[12][6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[12][6]\, u0|spi_system_0|Controller|po[12][6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[14][6]\, u0|spi_system_0|Controller|po[14][6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[13][6]\, u0|spi_system_0|Controller|po[13][6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[15][6]\, u0|spi_system_0|Controller|po[15][6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux23~0\, u0|spi_system_0|Controller|Mux23~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[10][6]~feeder\, u0|spi_system_0|Controller|po[10][6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[10][6]\, u0|spi_system_0|Controller|po[10][6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[11][6]\, u0|spi_system_0|Controller|po[11][6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[8][6]~feeder\, u0|spi_system_0|Controller|po[8][6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[8][6]\, u0|spi_system_0|Controller|po[8][6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux23~1\, u0|spi_system_0|Controller|Mux23~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux23~2\, u0|spi_system_0|Controller|Mux23~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[9][7]~feeder\, u0|spi_system_0|Controller|po[9][7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[9][7]\, u0|spi_system_0|Controller|po[9][7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[12][7]~feeder\, u0|spi_system_0|Controller|po[12][7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[12][7]\, u0|spi_system_0|Controller|po[12][7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[14][7]~feeder\, u0|spi_system_0|Controller|po[14][7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[14][7]\, u0|spi_system_0|Controller|po[14][7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[15][7]~feeder\, u0|spi_system_0|Controller|po[15][7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[15][7]\, u0|spi_system_0|Controller|po[15][7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[13][7]\, u0|spi_system_0|Controller|po[13][7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux22~0\, u0|spi_system_0|Controller|Mux22~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[8][7]~feeder\, u0|spi_system_0|Controller|po[8][7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[8][7]\, u0|spi_system_0|Controller|po[8][7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[11][7]\, u0|spi_system_0|Controller|po[11][7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[10][7]~feeder\, u0|spi_system_0|Controller|po[10][7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[10][7]\, u0|spi_system_0|Controller|po[10][7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux22~1\, u0|spi_system_0|Controller|Mux22~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux22~2\, u0|spi_system_0|Controller|Mux22~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[9][8]\, u0|spi_system_0|Controller|po[9][8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[14][8]\, u0|spi_system_0|Controller|po[14][8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[12][8]\, u0|spi_system_0|Controller|po[12][8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[13][8]\, u0|spi_system_0|Controller|po[13][8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[15][8]~feeder\, u0|spi_system_0|Controller|po[15][8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[15][8]\, u0|spi_system_0|Controller|po[15][8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux21~0\, u0|spi_system_0|Controller|Mux21~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[8][8]~feeder\, u0|spi_system_0|Controller|po[8][8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[8][8]\, u0|spi_system_0|Controller|po[8][8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[11][8]\, u0|spi_system_0|Controller|po[11][8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[10][8]\, u0|spi_system_0|Controller|po[10][8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux21~1\, u0|spi_system_0|Controller|Mux21~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux21~2\, u0|spi_system_0|Controller|Mux21~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[9][9]~feeder\, u0|spi_system_0|Controller|po[9][9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[9][9]\, u0|spi_system_0|Controller|po[9][9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[15][9]\, u0|spi_system_0|Controller|po[15][9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[14][9]~feeder\, u0|spi_system_0|Controller|po[14][9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[14][9]\, u0|spi_system_0|Controller|po[14][9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[13][9]\, u0|spi_system_0|Controller|po[13][9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[12][9]\, u0|spi_system_0|Controller|po[12][9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux20~0\, u0|spi_system_0|Controller|Mux20~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[10][9]~feeder\, u0|spi_system_0|Controller|po[10][9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[10][9]\, u0|spi_system_0|Controller|po[10][9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[11][9]\, u0|spi_system_0|Controller|po[11][9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[8][9]\, u0|spi_system_0|Controller|po[8][9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux20~1\, u0|spi_system_0|Controller|Mux20~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux20~2\, u0|spi_system_0|Controller|Mux20~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[9][10]~feeder\, u0|spi_system_0|Controller|po[9][10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[9][10]\, u0|spi_system_0|Controller|po[9][10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[11][10]~feeder\, u0|spi_system_0|Controller|po[11][10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[11][10]\, u0|spi_system_0|Controller|po[11][10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[8][10]\, u0|spi_system_0|Controller|po[8][10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[10][10]\, u0|spi_system_0|Controller|po[10][10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux19~1\, u0|spi_system_0|Controller|Mux19~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[13][10]\, u0|spi_system_0|Controller|po[13][10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[15][10]~feeder\, u0|spi_system_0|Controller|po[15][10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[15][10]\, u0|spi_system_0|Controller|po[15][10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[12][10]\, u0|spi_system_0|Controller|po[12][10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[14][10]\, u0|spi_system_0|Controller|po[14][10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux19~0\, u0|spi_system_0|Controller|Mux19~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux19~2\, u0|spi_system_0|Controller|Mux19~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[9][11]~feeder\, u0|spi_system_0|Controller|po[9][11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[9][11]\, u0|spi_system_0|Controller|po[9][11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[11][11]\, u0|spi_system_0|Controller|po[11][11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[8][11]\, u0|spi_system_0|Controller|po[8][11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[10][11]\, u0|spi_system_0|Controller|po[10][11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux18~1\, u0|spi_system_0|Controller|Mux18~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[13][11]~feeder\, u0|spi_system_0|Controller|po[13][11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[13][11]\, u0|spi_system_0|Controller|po[13][11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[15][11]\, u0|spi_system_0|Controller|po[15][11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[12][11]\, u0|spi_system_0|Controller|po[12][11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[14][11]\, u0|spi_system_0|Controller|po[14][11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux18~0\, u0|spi_system_0|Controller|Mux18~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux18~2\, u0|spi_system_0|Controller|Mux18~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[9][12]\, u0|spi_system_0|Controller|po[9][12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[11][12]\, u0|spi_system_0|Controller|po[11][12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[8][12]~feeder\, u0|spi_system_0|Controller|po[8][12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[8][12]\, u0|spi_system_0|Controller|po[8][12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[10][12]\, u0|spi_system_0|Controller|po[10][12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux17~1\, u0|spi_system_0|Controller|Mux17~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[15][12]~feeder\, u0|spi_system_0|Controller|po[15][12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[15][12]\, u0|spi_system_0|Controller|po[15][12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[13][12]\, u0|spi_system_0|Controller|po[13][12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[12][12]\, u0|spi_system_0|Controller|po[12][12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[14][12]~feeder\, u0|spi_system_0|Controller|po[14][12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[14][12]\, u0|spi_system_0|Controller|po[14][12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux17~0\, u0|spi_system_0|Controller|Mux17~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux17~2\, u0|spi_system_0|Controller|Mux17~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[9][13]~feeder\, u0|spi_system_0|Controller|po[9][13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[9][13]\, u0|spi_system_0|Controller|po[9][13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[13][13]~feeder\, u0|spi_system_0|Controller|po[13][13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[13][13]\, u0|spi_system_0|Controller|po[13][13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[15][13]~feeder\, u0|spi_system_0|Controller|po[15][13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[15][13]\, u0|spi_system_0|Controller|po[15][13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[12][13]\, u0|spi_system_0|Controller|po[12][13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[14][13]~feeder\, u0|spi_system_0|Controller|po[14][13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[14][13]\, u0|spi_system_0|Controller|po[14][13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux16~0\, u0|spi_system_0|Controller|Mux16~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[11][13]~feeder\, u0|spi_system_0|Controller|po[11][13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[11][13]\, u0|spi_system_0|Controller|po[11][13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[8][13]\, u0|spi_system_0|Controller|po[8][13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[10][13]\, u0|spi_system_0|Controller|po[10][13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux16~1\, u0|spi_system_0|Controller|Mux16~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux16~2\, u0|spi_system_0|Controller|Mux16~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[9][14]\, u0|spi_system_0|Controller|po[9][14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[8][14]~feeder\, u0|spi_system_0|Controller|po[8][14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[8][14]\, u0|spi_system_0|Controller|po[8][14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[11][14]~feeder\, u0|spi_system_0|Controller|po[11][14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[11][14]\, u0|spi_system_0|Controller|po[11][14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[10][14]\, u0|spi_system_0|Controller|po[10][14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux15~1\, u0|spi_system_0|Controller|Mux15~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[13][14]\, u0|spi_system_0|Controller|po[13][14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[14][14]\, u0|spi_system_0|Controller|po[14][14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[12][14]\, u0|spi_system_0|Controller|po[12][14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[15][14]\, u0|spi_system_0|Controller|po[15][14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux15~0\, u0|spi_system_0|Controller|Mux15~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux15~2\, u0|spi_system_0|Controller|Mux15~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[9][15]~feeder\, u0|spi_system_0|Controller|po[9][15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[9][15]\, u0|spi_system_0|Controller|po[9][15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|spi_system_0|Controller|\G1:9:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|spi_system_0|Controller|\G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|spi_system_0|Controller|\G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|spi_system_0|Controller|\G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq\, u0|spi_system_0|Controller|\G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, u0|spi_system_0|Controller|\G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, u0|spi_system_0|Controller|\G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, u0|spi_system_0|Controller|\G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_wreq\, u0|spi_system_0|Controller|\G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_wreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[7][15]~feeder\, u0|spi_system_0|Controller|po[7][15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[7][15]\, u0|spi_system_0|Controller|po[7][15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|spi_system_0|Controller|\G1:7:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|spi_system_0|Controller|\G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|spi_system_0|Controller|\G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|spi_system_0|Controller|\G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_rreq\, u0|spi_system_0|Controller|\G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_rreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, u0|spi_system_0|Controller|\G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, u0|spi_system_0|Controller|\G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, u0|spi_system_0|Controller|\G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq\, u0|spi_system_0|Controller|\G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[11][15]\, u0|spi_system_0|Controller|po[11][15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|spi_system_0|Controller|\G1:11:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|spi_system_0|Controller|\G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|spi_system_0|Controller|\G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|spi_system_0|Controller|\G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq\, u0|spi_system_0|Controller|\G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, u0|spi_system_0|Controller|\G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, u0|spi_system_0|Controller|\G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, u0|spi_system_0|Controller|\G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq\, u0|spi_system_0|Controller|\G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[13][12]~DUPLICATE\, u0|spi_system_0|Controller|po[13][12]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[13][15]~feeder\, u0|spi_system_0|Controller|po[13][15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[13][15]\, u0|spi_system_0|Controller|po[13][15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|spi_system_0|Controller|\G1:13:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~3\, u0|spi_system_0|Controller|Data~3, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~6\, u0|spi_system_0|Controller|Data~6, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[29]~input\, GPIO_0[29]~input, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[47][0]\, u0|spi_system_0|Controller|po[47][0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[41][0]~feeder\, u0|spi_system_0|Controller|po[41][0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[41][0]\, u0|spi_system_0|Controller|po[41][0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[43][0]~feeder\, u0|spi_system_0|Controller|po[43][0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[43][0]\, u0|spi_system_0|Controller|po[43][0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[42][0]\, u0|spi_system_0|Controller|po[42][0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[40][0]~feeder\, u0|spi_system_0|Controller|po[40][0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[40][0]\, u0|spi_system_0|Controller|po[40][0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux89~1\, u0|spi_system_0|Controller|Mux89~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[45][0]\, u0|spi_system_0|Controller|po[45][0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[46][0]\, u0|spi_system_0|Controller|po[46][0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[44][0]\, u0|spi_system_0|Controller|po[44][0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux89~0\, u0|spi_system_0|Controller|Mux89~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux89~2\, u0|spi_system_0|Controller|Mux89~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[47][1]\, u0|spi_system_0|Controller|po[47][1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[42][1]\, u0|spi_system_0|Controller|po[42][1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[41][1]\, u0|spi_system_0|Controller|po[41][1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[43][1]\, u0|spi_system_0|Controller|po[43][1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[40][1]\, u0|spi_system_0|Controller|po[40][1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux88~1\, u0|spi_system_0|Controller|Mux88~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[46][1]\, u0|spi_system_0|Controller|po[46][1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[44][1]\, u0|spi_system_0|Controller|po[44][1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[45][1]\, u0|spi_system_0|Controller|po[45][1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux88~0\, u0|spi_system_0|Controller|Mux88~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux88~2\, u0|spi_system_0|Controller|Mux88~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[47][2]\, u0|spi_system_0|Controller|po[47][2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[46][2]~feeder\, u0|spi_system_0|Controller|po[46][2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[46][2]\, u0|spi_system_0|Controller|po[46][2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[45][2]\, u0|spi_system_0|Controller|po[45][2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[44][2]\, u0|spi_system_0|Controller|po[44][2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux87~0\, u0|spi_system_0|Controller|Mux87~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[42][2]~feeder\, u0|spi_system_0|Controller|po[42][2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[42][2]\, u0|spi_system_0|Controller|po[42][2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[41][2]~feeder\, u0|spi_system_0|Controller|po[41][2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[41][2]\, u0|spi_system_0|Controller|po[41][2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[40][2]~feeder\, u0|spi_system_0|Controller|po[40][2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[40][2]\, u0|spi_system_0|Controller|po[40][2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[43][2]\, u0|spi_system_0|Controller|po[43][2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux87~1\, u0|spi_system_0|Controller|Mux87~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux87~2\, u0|spi_system_0|Controller|Mux87~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[47][3]\, u0|spi_system_0|Controller|po[47][3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[46][3]\, u0|spi_system_0|Controller|po[46][3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[45][3]\, u0|spi_system_0|Controller|po[45][3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[44][3]\, u0|spi_system_0|Controller|po[44][3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux86~0\, u0|spi_system_0|Controller|Mux86~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[41][3]~feeder\, u0|spi_system_0|Controller|po[41][3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[41][3]\, u0|spi_system_0|Controller|po[41][3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[42][3]~feeder\, u0|spi_system_0|Controller|po[42][3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[42][3]\, u0|spi_system_0|Controller|po[42][3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[43][3]\, u0|spi_system_0|Controller|po[43][3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[40][3]~feeder\, u0|spi_system_0|Controller|po[40][3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[40][3]\, u0|spi_system_0|Controller|po[40][3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux86~1\, u0|spi_system_0|Controller|Mux86~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux86~2\, u0|spi_system_0|Controller|Mux86~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[47][4]\, u0|spi_system_0|Controller|po[47][4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[41][4]~feeder\, u0|spi_system_0|Controller|po[41][4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[41][4]\, u0|spi_system_0|Controller|po[41][4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[42][4]\, u0|spi_system_0|Controller|po[42][4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[43][4]\, u0|spi_system_0|Controller|po[43][4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[40][4]~feeder\, u0|spi_system_0|Controller|po[40][4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[40][4]\, u0|spi_system_0|Controller|po[40][4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux85~1\, u0|spi_system_0|Controller|Mux85~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[44][4]~feeder\, u0|spi_system_0|Controller|po[44][4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[44][4]\, u0|spi_system_0|Controller|po[44][4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[45][4]\, u0|spi_system_0|Controller|po[45][4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[46][4]~feeder\, u0|spi_system_0|Controller|po[46][4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[46][4]\, u0|spi_system_0|Controller|po[46][4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux85~0\, u0|spi_system_0|Controller|Mux85~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux85~2\, u0|spi_system_0|Controller|Mux85~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[47][5]\, u0|spi_system_0|Controller|po[47][5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[45][5]\, u0|spi_system_0|Controller|po[45][5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[46][5]\, u0|spi_system_0|Controller|po[46][5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[44][5]\, u0|spi_system_0|Controller|po[44][5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux84~0\, u0|spi_system_0|Controller|Mux84~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[40][5]~feeder\, u0|spi_system_0|Controller|po[40][5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[40][5]\, u0|spi_system_0|Controller|po[40][5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[42][5]~feeder\, u0|spi_system_0|Controller|po[42][5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[42][5]\, u0|spi_system_0|Controller|po[42][5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[43][5]\, u0|spi_system_0|Controller|po[43][5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[41][5]~feeder\, u0|spi_system_0|Controller|po[41][5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[41][5]\, u0|spi_system_0|Controller|po[41][5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux84~1\, u0|spi_system_0|Controller|Mux84~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux84~2\, u0|spi_system_0|Controller|Mux84~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[47][6]\, u0|spi_system_0|Controller|po[47][6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[42][6]\, u0|spi_system_0|Controller|po[42][6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[41][6]~feeder\, u0|spi_system_0|Controller|po[41][6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[41][6]\, u0|spi_system_0|Controller|po[41][6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[40][6]\, u0|spi_system_0|Controller|po[40][6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[43][6]\, u0|spi_system_0|Controller|po[43][6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux83~1\, u0|spi_system_0|Controller|Mux83~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[45][6]\, u0|spi_system_0|Controller|po[45][6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[46][6]~feeder\, u0|spi_system_0|Controller|po[46][6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[46][6]\, u0|spi_system_0|Controller|po[46][6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[44][6]~feeder\, u0|spi_system_0|Controller|po[44][6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[44][6]\, u0|spi_system_0|Controller|po[44][6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux83~0\, u0|spi_system_0|Controller|Mux83~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux83~2\, u0|spi_system_0|Controller|Mux83~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[47][7]\, u0|spi_system_0|Controller|po[47][7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[42][7]\, u0|spi_system_0|Controller|po[42][7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[40][7]\, u0|spi_system_0|Controller|po[40][7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[43][7]\, u0|spi_system_0|Controller|po[43][7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[41][7]~feeder\, u0|spi_system_0|Controller|po[41][7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[41][7]\, u0|spi_system_0|Controller|po[41][7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux82~1\, u0|spi_system_0|Controller|Mux82~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[45][7]\, u0|spi_system_0|Controller|po[45][7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[46][7]~feeder\, u0|spi_system_0|Controller|po[46][7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[46][7]\, u0|spi_system_0|Controller|po[46][7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[44][7]~feeder\, u0|spi_system_0|Controller|po[44][7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[44][7]\, u0|spi_system_0|Controller|po[44][7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux82~0\, u0|spi_system_0|Controller|Mux82~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux82~2\, u0|spi_system_0|Controller|Mux82~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[47][8]\, u0|spi_system_0|Controller|po[47][8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[42][8]\, u0|spi_system_0|Controller|po[42][8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[40][8]\, u0|spi_system_0|Controller|po[40][8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[43][8]\, u0|spi_system_0|Controller|po[43][8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[41][8]\, u0|spi_system_0|Controller|po[41][8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux81~1\, u0|spi_system_0|Controller|Mux81~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[46][8]~feeder\, u0|spi_system_0|Controller|po[46][8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[46][8]\, u0|spi_system_0|Controller|po[46][8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[45][8]\, u0|spi_system_0|Controller|po[45][8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[44][8]~feeder\, u0|spi_system_0|Controller|po[44][8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[44][8]\, u0|spi_system_0|Controller|po[44][8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux81~0\, u0|spi_system_0|Controller|Mux81~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux81~2\, u0|spi_system_0|Controller|Mux81~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[47][9]\, u0|spi_system_0|Controller|po[47][9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[40][9]\, u0|spi_system_0|Controller|po[40][9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[42][9]\, u0|spi_system_0|Controller|po[42][9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[43][9]\, u0|spi_system_0|Controller|po[43][9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[41][9]~feeder\, u0|spi_system_0|Controller|po[41][9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[41][9]\, u0|spi_system_0|Controller|po[41][9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux80~1\, u0|spi_system_0|Controller|Mux80~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[44][9]~feeder\, u0|spi_system_0|Controller|po[44][9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[44][9]\, u0|spi_system_0|Controller|po[44][9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[45][9]\, u0|spi_system_0|Controller|po[45][9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[46][9]~feeder\, u0|spi_system_0|Controller|po[46][9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[46][9]\, u0|spi_system_0|Controller|po[46][9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux80~0\, u0|spi_system_0|Controller|Mux80~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux80~2\, u0|spi_system_0|Controller|Mux80~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[47][10]~feeder\, u0|spi_system_0|Controller|po[47][10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[47][10]\, u0|spi_system_0|Controller|po[47][10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[45][10]\, u0|spi_system_0|Controller|po[45][10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[44][10]\, u0|spi_system_0|Controller|po[44][10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[46][10]\, u0|spi_system_0|Controller|po[46][10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux79~0\, u0|spi_system_0|Controller|Mux79~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[43][10]\, u0|spi_system_0|Controller|po[43][10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[41][10]\, u0|spi_system_0|Controller|po[41][10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[42][10]\, u0|spi_system_0|Controller|po[42][10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[40][10]\, u0|spi_system_0|Controller|po[40][10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux79~1\, u0|spi_system_0|Controller|Mux79~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux79~2\, u0|spi_system_0|Controller|Mux79~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[47][11]~feeder\, u0|spi_system_0|Controller|po[47][11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[47][11]\, u0|spi_system_0|Controller|po[47][11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[44][11]\, u0|spi_system_0|Controller|po[44][11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[46][11]\, u0|spi_system_0|Controller|po[46][11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[45][11]\, u0|spi_system_0|Controller|po[45][11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux78~0\, u0|spi_system_0|Controller|Mux78~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[43][11]\, u0|spi_system_0|Controller|po[43][11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[40][11]\, u0|spi_system_0|Controller|po[40][11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[42][11]\, u0|spi_system_0|Controller|po[42][11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[41][11]\, u0|spi_system_0|Controller|po[41][11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux78~1\, u0|spi_system_0|Controller|Mux78~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux78~2\, u0|spi_system_0|Controller|Mux78~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[47][12]~feeder\, u0|spi_system_0|Controller|po[47][12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[47][12]\, u0|spi_system_0|Controller|po[47][12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[45][12]~feeder\, u0|spi_system_0|Controller|po[45][12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[45][12]\, u0|spi_system_0|Controller|po[45][12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[44][12]\, u0|spi_system_0|Controller|po[44][12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[46][12]\, u0|spi_system_0|Controller|po[46][12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux77~0\, u0|spi_system_0|Controller|Mux77~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[40][12]\, u0|spi_system_0|Controller|po[40][12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[43][12]\, u0|spi_system_0|Controller|po[43][12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[42][12]\, u0|spi_system_0|Controller|po[42][12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[41][12]\, u0|spi_system_0|Controller|po[41][12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux77~1\, u0|spi_system_0|Controller|Mux77~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux77~2\, u0|spi_system_0|Controller|Mux77~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[47][13]~feeder\, u0|spi_system_0|Controller|po[47][13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[47][13]\, u0|spi_system_0|Controller|po[47][13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[45][13]\, u0|spi_system_0|Controller|po[45][13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[44][13]\, u0|spi_system_0|Controller|po[44][13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[46][13]\, u0|spi_system_0|Controller|po[46][13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux76~0\, u0|spi_system_0|Controller|Mux76~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[40][13]~feeder\, u0|spi_system_0|Controller|po[40][13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[40][13]\, u0|spi_system_0|Controller|po[40][13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[43][13]\, u0|spi_system_0|Controller|po[43][13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[42][13]\, u0|spi_system_0|Controller|po[42][13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[41][13]~feeder\, u0|spi_system_0|Controller|po[41][13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[41][13]\, u0|spi_system_0|Controller|po[41][13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux76~1\, u0|spi_system_0|Controller|Mux76~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux76~2\, u0|spi_system_0|Controller|Mux76~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[47][14]~feeder\, u0|spi_system_0|Controller|po[47][14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[47][14]\, u0|spi_system_0|Controller|po[47][14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[44][14]\, u0|spi_system_0|Controller|po[44][14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[45][14]~feeder\, u0|spi_system_0|Controller|po[45][14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[45][14]\, u0|spi_system_0|Controller|po[45][14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[46][14]\, u0|spi_system_0|Controller|po[46][14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux75~0\, u0|spi_system_0|Controller|Mux75~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[41][14]~feeder\, u0|spi_system_0|Controller|po[41][14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[41][14]\, u0|spi_system_0|Controller|po[41][14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[40][14]~feeder\, u0|spi_system_0|Controller|po[40][14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[40][14]\, u0|spi_system_0|Controller|po[40][14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[42][14]\, u0|spi_system_0|Controller|po[42][14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[43][14]\, u0|spi_system_0|Controller|po[43][14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux75~1\, u0|spi_system_0|Controller|Mux75~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux75~2\, u0|spi_system_0|Controller|Mux75~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[47][15]\, u0|spi_system_0|Controller|po[47][15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|spi_system_0|Controller|\G1:47:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq\, u0|spi_system_0|Controller|\G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, u0|spi_system_0|Controller|\G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|spi_system_0|Controller|\G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|spi_system_0|Controller|\G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|spi_system_0|Controller|\G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, u0|spi_system_0|Controller|\G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, u0|spi_system_0|Controller|\G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_wreq\, u0|spi_system_0|Controller|\G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_wreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[45][3]~DUPLICATE\, u0|spi_system_0|Controller|po[45][3]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[45][15]~feeder\, u0|spi_system_0|Controller|po[45][15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[45][15]\, u0|spi_system_0|Controller|po[45][15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|spi_system_0|Controller|\G1:45:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|spi_system_0|Controller|\G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|spi_system_0|Controller|\G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|spi_system_0|Controller|\G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_rreq\, u0|spi_system_0|Controller|\G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_rreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, u0|spi_system_0|Controller|\G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE\, u0|spi_system_0|Controller|\G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, u0|spi_system_0|Controller|\G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, u0|spi_system_0|Controller|\G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_wreq\, u0|spi_system_0|Controller|\G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_wreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[43][15]\, u0|spi_system_0|Controller|po[43][15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|spi_system_0|Controller|\G1:43:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|spi_system_0|Controller|\G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|spi_system_0|Controller|\G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|spi_system_0|Controller|\G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq\, u0|spi_system_0|Controller|\G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, u0|spi_system_0|Controller|\G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, u0|spi_system_0|Controller|\G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, u0|spi_system_0|Controller|\G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_wreq\, u0|spi_system_0|Controller|\G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_wreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[41][15]\, u0|spi_system_0|Controller|po[41][15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|spi_system_0|Controller|\G1:41:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|spi_system_0|Controller|\G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|spi_system_0|Controller|\G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|spi_system_0|Controller|\G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_rreq\, u0|spi_system_0|Controller|\G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_rreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, u0|spi_system_0|Controller|\G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, u0|spi_system_0|Controller|\G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, u0|spi_system_0|Controller|\G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq\, u0|spi_system_0|Controller|\G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[28]~input\, GPIO_0[28]~input, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[39][0]\, u0|spi_system_0|Controller|po[39][0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[32][0]~feeder\, u0|spi_system_0|Controller|po[32][0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[32][0]\, u0|spi_system_0|Controller|po[32][0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[33][0]~feeder\, u0|spi_system_0|Controller|po[33][0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[33][0]\, u0|spi_system_0|Controller|po[33][0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[35][0]~feeder\, u0|spi_system_0|Controller|po[35][0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[35][0]\, u0|spi_system_0|Controller|po[35][0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[34][0]\, u0|spi_system_0|Controller|po[34][0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux74~1\, u0|spi_system_0|Controller|Mux74~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[38][0]~feeder\, u0|spi_system_0|Controller|po[38][0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[38][0]\, u0|spi_system_0|Controller|po[38][0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[37][0]\, u0|spi_system_0|Controller|po[37][0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[36][0]\, u0|spi_system_0|Controller|po[36][0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux74~0\, u0|spi_system_0|Controller|Mux74~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux74~2\, u0|spi_system_0|Controller|Mux74~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[39][1]\, u0|spi_system_0|Controller|po[39][1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[33][1]\, u0|spi_system_0|Controller|po[33][1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[32][1]~feeder\, u0|spi_system_0|Controller|po[32][1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[32][1]\, u0|spi_system_0|Controller|po[32][1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[34][1]~feeder\, u0|spi_system_0|Controller|po[34][1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[34][1]\, u0|spi_system_0|Controller|po[34][1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[35][1]\, u0|spi_system_0|Controller|po[35][1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux73~1\, u0|spi_system_0|Controller|Mux73~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[36][1]\, u0|spi_system_0|Controller|po[36][1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[37][1]\, u0|spi_system_0|Controller|po[37][1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[38][1]\, u0|spi_system_0|Controller|po[38][1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux73~0\, u0|spi_system_0|Controller|Mux73~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux73~2\, u0|spi_system_0|Controller|Mux73~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[39][2]\, u0|spi_system_0|Controller|po[39][2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[32][2]~feeder\, u0|spi_system_0|Controller|po[32][2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[32][2]\, u0|spi_system_0|Controller|po[32][2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[33][2]~feeder\, u0|spi_system_0|Controller|po[33][2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[33][2]\, u0|spi_system_0|Controller|po[33][2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[35][2]\, u0|spi_system_0|Controller|po[35][2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[34][2]~feeder\, u0|spi_system_0|Controller|po[34][2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[34][2]\, u0|spi_system_0|Controller|po[34][2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux72~1\, u0|spi_system_0|Controller|Mux72~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[37][2]\, u0|spi_system_0|Controller|po[37][2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[36][2]~feeder\, u0|spi_system_0|Controller|po[36][2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[36][2]\, u0|spi_system_0|Controller|po[36][2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[38][2]~feeder\, u0|spi_system_0|Controller|po[38][2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[38][2]\, u0|spi_system_0|Controller|po[38][2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux72~0\, u0|spi_system_0|Controller|Mux72~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux72~2\, u0|spi_system_0|Controller|Mux72~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[39][3]\, u0|spi_system_0|Controller|po[39][3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[33][3]~feeder\, u0|spi_system_0|Controller|po[33][3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[33][3]\, u0|spi_system_0|Controller|po[33][3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[32][3]\, u0|spi_system_0|Controller|po[32][3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[35][3]\, u0|spi_system_0|Controller|po[35][3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[34][3]~feeder\, u0|spi_system_0|Controller|po[34][3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[34][3]\, u0|spi_system_0|Controller|po[34][3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux71~1\, u0|spi_system_0|Controller|Mux71~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[37][3]\, u0|spi_system_0|Controller|po[37][3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[38][3]~feeder\, u0|spi_system_0|Controller|po[38][3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[38][3]\, u0|spi_system_0|Controller|po[38][3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[36][3]~feeder\, u0|spi_system_0|Controller|po[36][3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[36][3]\, u0|spi_system_0|Controller|po[36][3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux71~0\, u0|spi_system_0|Controller|Mux71~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux71~2\, u0|spi_system_0|Controller|Mux71~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[39][4]\, u0|spi_system_0|Controller|po[39][4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[33][4]\, u0|spi_system_0|Controller|po[33][4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[32][4]~feeder\, u0|spi_system_0|Controller|po[32][4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[32][4]\, u0|spi_system_0|Controller|po[32][4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[35][4]\, u0|spi_system_0|Controller|po[35][4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[34][4]\, u0|spi_system_0|Controller|po[34][4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux70~1\, u0|spi_system_0|Controller|Mux70~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[37][4]\, u0|spi_system_0|Controller|po[37][4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[38][4]~feeder\, u0|spi_system_0|Controller|po[38][4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[38][4]\, u0|spi_system_0|Controller|po[38][4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[36][4]~feeder\, u0|spi_system_0|Controller|po[36][4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[36][4]\, u0|spi_system_0|Controller|po[36][4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux70~0\, u0|spi_system_0|Controller|Mux70~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux70~2\, u0|spi_system_0|Controller|Mux70~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[39][5]\, u0|spi_system_0|Controller|po[39][5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[36][5]~feeder\, u0|spi_system_0|Controller|po[36][5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[36][5]\, u0|spi_system_0|Controller|po[36][5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[37][5]\, u0|spi_system_0|Controller|po[37][5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[38][5]~feeder\, u0|spi_system_0|Controller|po[38][5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[38][5]\, u0|spi_system_0|Controller|po[38][5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux69~0\, u0|spi_system_0|Controller|Mux69~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[33][5]~feeder\, u0|spi_system_0|Controller|po[33][5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[33][5]\, u0|spi_system_0|Controller|po[33][5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[34][5]\, u0|spi_system_0|Controller|po[34][5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[35][5]\, u0|spi_system_0|Controller|po[35][5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[32][5]~feeder\, u0|spi_system_0|Controller|po[32][5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[32][5]\, u0|spi_system_0|Controller|po[32][5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux69~1\, u0|spi_system_0|Controller|Mux69~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux69~2\, u0|spi_system_0|Controller|Mux69~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[39][6]\, u0|spi_system_0|Controller|po[39][6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[37][6]\, u0|spi_system_0|Controller|po[37][6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[36][6]\, u0|spi_system_0|Controller|po[36][6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[38][6]\, u0|spi_system_0|Controller|po[38][6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux68~0\, u0|spi_system_0|Controller|Mux68~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[34][6]~feeder\, u0|spi_system_0|Controller|po[34][6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[34][6]\, u0|spi_system_0|Controller|po[34][6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[32][6]\, u0|spi_system_0|Controller|po[32][6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[35][6]\, u0|spi_system_0|Controller|po[35][6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[33][6]~feeder\, u0|spi_system_0|Controller|po[33][6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[33][6]\, u0|spi_system_0|Controller|po[33][6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux68~1\, u0|spi_system_0|Controller|Mux68~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux68~2\, u0|spi_system_0|Controller|Mux68~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[39][7]\, u0|spi_system_0|Controller|po[39][7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[32][7]~feeder\, u0|spi_system_0|Controller|po[32][7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[32][7]\, u0|spi_system_0|Controller|po[32][7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[34][7]~feeder\, u0|spi_system_0|Controller|po[34][7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[34][7]\, u0|spi_system_0|Controller|po[34][7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[35][7]\, u0|spi_system_0|Controller|po[35][7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[33][7]~feeder\, u0|spi_system_0|Controller|po[33][7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[33][7]\, u0|spi_system_0|Controller|po[33][7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux67~1\, u0|spi_system_0|Controller|Mux67~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[38][7]~feeder\, u0|spi_system_0|Controller|po[38][7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[38][7]\, u0|spi_system_0|Controller|po[38][7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[36][7]~feeder\, u0|spi_system_0|Controller|po[36][7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[36][7]\, u0|spi_system_0|Controller|po[36][7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[37][7]\, u0|spi_system_0|Controller|po[37][7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux67~0\, u0|spi_system_0|Controller|Mux67~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux67~2\, u0|spi_system_0|Controller|Mux67~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[39][8]\, u0|spi_system_0|Controller|po[39][8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[33][8]\, u0|spi_system_0|Controller|po[33][8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[32][8]\, u0|spi_system_0|Controller|po[32][8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[35][8]\, u0|spi_system_0|Controller|po[35][8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[34][8]\, u0|spi_system_0|Controller|po[34][8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux66~1\, u0|spi_system_0|Controller|Mux66~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[38][8]\, u0|spi_system_0|Controller|po[38][8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[37][8]\, u0|spi_system_0|Controller|po[37][8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[36][8]\, u0|spi_system_0|Controller|po[36][8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux66~0\, u0|spi_system_0|Controller|Mux66~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux66~2\, u0|spi_system_0|Controller|Mux66~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[39][9]\, u0|spi_system_0|Controller|po[39][9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[33][9]~feeder\, u0|spi_system_0|Controller|po[33][9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[33][9]\, u0|spi_system_0|Controller|po[33][9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[32][9]~feeder\, u0|spi_system_0|Controller|po[32][9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[32][9]\, u0|spi_system_0|Controller|po[32][9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[35][9]\, u0|spi_system_0|Controller|po[35][9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[34][9]\, u0|spi_system_0|Controller|po[34][9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux65~1\, u0|spi_system_0|Controller|Mux65~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[38][9]\, u0|spi_system_0|Controller|po[38][9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[37][9]\, u0|spi_system_0|Controller|po[37][9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[36][9]\, u0|spi_system_0|Controller|po[36][9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux65~0\, u0|spi_system_0|Controller|Mux65~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux65~2\, u0|spi_system_0|Controller|Mux65~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[39][10]\, u0|spi_system_0|Controller|po[39][10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[36][10]\, u0|spi_system_0|Controller|po[36][10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[38][10]\, u0|spi_system_0|Controller|po[38][10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[37][10]~feeder\, u0|spi_system_0|Controller|po[37][10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[37][10]\, u0|spi_system_0|Controller|po[37][10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux64~0\, u0|spi_system_0|Controller|Mux64~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[35][10]~feeder\, u0|spi_system_0|Controller|po[35][10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[35][10]\, u0|spi_system_0|Controller|po[35][10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[32][10]\, u0|spi_system_0|Controller|po[32][10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[34][10]\, u0|spi_system_0|Controller|po[34][10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[33][10]\, u0|spi_system_0|Controller|po[33][10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux64~1\, u0|spi_system_0|Controller|Mux64~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux64~2\, u0|spi_system_0|Controller|Mux64~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[39][11]\, u0|spi_system_0|Controller|po[39][11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[36][11]\, u0|spi_system_0|Controller|po[36][11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[37][11]\, u0|spi_system_0|Controller|po[37][11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[38][11]\, u0|spi_system_0|Controller|po[38][11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux63~0\, u0|spi_system_0|Controller|Mux63~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[32][11]\, u0|spi_system_0|Controller|po[32][11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[35][11]~feeder\, u0|spi_system_0|Controller|po[35][11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[35][11]\, u0|spi_system_0|Controller|po[35][11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[33][11]~feeder\, u0|spi_system_0|Controller|po[33][11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[33][11]\, u0|spi_system_0|Controller|po[33][11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[34][11]\, u0|spi_system_0|Controller|po[34][11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux63~1\, u0|spi_system_0|Controller|Mux63~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux63~2\, u0|spi_system_0|Controller|Mux63~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[39][12]~feeder\, u0|spi_system_0|Controller|po[39][12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[39][12]\, u0|spi_system_0|Controller|po[39][12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[33][12]~feeder\, u0|spi_system_0|Controller|po[33][12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[33][12]\, u0|spi_system_0|Controller|po[33][12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[32][12]~feeder\, u0|spi_system_0|Controller|po[32][12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[32][12]\, u0|spi_system_0|Controller|po[32][12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[34][12]\, u0|spi_system_0|Controller|po[34][12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[35][12]~feeder\, u0|spi_system_0|Controller|po[35][12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[35][12]\, u0|spi_system_0|Controller|po[35][12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux62~1\, u0|spi_system_0|Controller|Mux62~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[36][12]\, u0|spi_system_0|Controller|po[36][12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[37][12]~feeder\, u0|spi_system_0|Controller|po[37][12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[37][12]\, u0|spi_system_0|Controller|po[37][12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[38][12]\, u0|spi_system_0|Controller|po[38][12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux62~0\, u0|spi_system_0|Controller|Mux62~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux62~2\, u0|spi_system_0|Controller|Mux62~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[39][13]\, u0|spi_system_0|Controller|po[39][13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[32][13]~feeder\, u0|spi_system_0|Controller|po[32][13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[32][13]\, u0|spi_system_0|Controller|po[32][13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[33][13]~feeder\, u0|spi_system_0|Controller|po[33][13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[33][13]\, u0|spi_system_0|Controller|po[33][13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[35][13]\, u0|spi_system_0|Controller|po[35][13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[34][13]\, u0|spi_system_0|Controller|po[34][13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux61~1\, u0|spi_system_0|Controller|Mux61~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[37][13]\, u0|spi_system_0|Controller|po[37][13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[36][13]\, u0|spi_system_0|Controller|po[36][13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[38][13]\, u0|spi_system_0|Controller|po[38][13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux61~0\, u0|spi_system_0|Controller|Mux61~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux61~2\, u0|spi_system_0|Controller|Mux61~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[39][14]~feeder\, u0|spi_system_0|Controller|po[39][14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[39][14]\, u0|spi_system_0|Controller|po[39][14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[33][14]\, u0|spi_system_0|Controller|po[33][14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[32][14]~feeder\, u0|spi_system_0|Controller|po[32][14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[32][14]\, u0|spi_system_0|Controller|po[32][14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[34][14]\, u0|spi_system_0|Controller|po[34][14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[35][14]~feeder\, u0|spi_system_0|Controller|po[35][14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[35][14]\, u0|spi_system_0|Controller|po[35][14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux60~1\, u0|spi_system_0|Controller|Mux60~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[36][14]~feeder\, u0|spi_system_0|Controller|po[36][14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[36][14]\, u0|spi_system_0|Controller|po[36][14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[38][14]\, u0|spi_system_0|Controller|po[38][14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[37][14]~feeder\, u0|spi_system_0|Controller|po[37][14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[37][14]\, u0|spi_system_0|Controller|po[37][14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux60~0\, u0|spi_system_0|Controller|Mux60~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Mux60~2\, u0|spi_system_0|Controller|Mux60~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[39][15]\, u0|spi_system_0|Controller|po[39][15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|spi_system_0|Controller|\G1:39:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~0\, u0|spi_system_0|Controller|Data~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|spi_system_0|Controller|\G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|spi_system_0|Controller|\G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|spi_system_0|Controller|\G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_rreq\, u0|spi_system_0|Controller|\G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_rreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, u0|spi_system_0|Controller|\G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, u0|spi_system_0|Controller|\G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, u0|spi_system_0|Controller|\G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq\, u0|spi_system_0|Controller|\G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[37][15]~feeder\, u0|spi_system_0|Controller|po[37][15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[37][15]\, u0|spi_system_0|Controller|po[37][15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|spi_system_0|Controller|\G1:37:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|spi_system_0|Controller|\G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|spi_system_0|Controller|\G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|spi_system_0|Controller|\G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_rreq\, u0|spi_system_0|Controller|\G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_rreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, u0|spi_system_0|Controller|\G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, u0|spi_system_0|Controller|\G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, u0|spi_system_0|Controller|\G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq\, u0|spi_system_0|Controller|\G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[31][15]\, u0|spi_system_0|Controller|po[31][15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|spi_system_0|Controller|\G1:31:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|spi_system_0|Controller|\G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|spi_system_0|Controller|\G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|spi_system_0|Controller|\G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_rreq\, u0|spi_system_0|Controller|\G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_rreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, u0|spi_system_0|Controller|\G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, u0|spi_system_0|Controller|\G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, u0|spi_system_0|Controller|\G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq\, u0|spi_system_0|Controller|\G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[35][15]~feeder\, u0|spi_system_0|Controller|po[35][15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[35][15]\, u0|spi_system_0|Controller|po[35][15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|spi_system_0|Controller|\G1:35:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|spi_system_0|Controller|\G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|spi_system_0|Controller|\G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|spi_system_0|Controller|\G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_rreq\, u0|spi_system_0|Controller|\G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_rreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, u0|spi_system_0|Controller|\G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, u0|spi_system_0|Controller|\G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, u0|spi_system_0|Controller|\G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq\, u0|spi_system_0|Controller|\G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[33][15]~feeder\, u0|spi_system_0|Controller|po[33][15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[33][15]\, u0|spi_system_0|Controller|po[33][15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|spi_system_0|Controller|\G1:33:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~1\, u0|spi_system_0|Controller|Data~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Add3~0\, u0|spi_system_0|Controller|Add3~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~2\, u0|spi_system_0|Controller|Data~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq\, u0|spi_system_0|Controller|\G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, u0|spi_system_0|Controller|\G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE\, u0|spi_system_0|Controller|\G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|spi_system_0|Controller|\G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|spi_system_0|Controller|\G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|spi_system_0|Controller|\G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, u0|spi_system_0|Controller|\G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, u0|spi_system_0|Controller|\G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq\, u0|spi_system_0|Controller|\G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[17][15]~feeder\, u0|spi_system_0|Controller|po[17][15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[17][15]\, u0|spi_system_0|Controller|po[17][15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|spi_system_0|Controller|\G1:17:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|spi_system_0|Controller|\G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|spi_system_0|Controller|\G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|spi_system_0|Controller|\G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq\, u0|spi_system_0|Controller|\G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, u0|spi_system_0|Controller|\G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, u0|spi_system_0|Controller|\G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, u0|spi_system_0|Controller|\G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_wreq\, u0|spi_system_0|Controller|\G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_wreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[19][11]~DUPLICATE\, u0|spi_system_0|Controller|po[19][11]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[19][14]~DUPLICATE\, u0|spi_system_0|Controller|po[19][14]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[19][15]~feeder\, u0|spi_system_0|Controller|po[19][15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[19][15]\, u0|spi_system_0|Controller|po[19][15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|spi_system_0|Controller|\G1:19:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|spi_system_0|Controller|\G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|spi_system_0|Controller|\G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|spi_system_0|Controller|\G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq\, u0|spi_system_0|Controller|\G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, u0|spi_system_0|Controller|\G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, u0|spi_system_0|Controller|\G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, u0|spi_system_0|Controller|\G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq\, u0|spi_system_0|Controller|\G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[15][15]\, u0|spi_system_0|Controller|po[15][15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|spi_system_0|Controller|\G1:15:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|spi_system_0|Controller|\G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|spi_system_0|Controller|\G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|spi_system_0|Controller|\G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq\, u0|spi_system_0|Controller|\G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, u0|spi_system_0|Controller|\G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, u0|spi_system_0|Controller|\G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, u0|spi_system_0|Controller|\G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_wreq\, u0|spi_system_0|Controller|\G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_wreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[21][15]\, u0|spi_system_0|Controller|po[21][15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|spi_system_0|Controller|\G1:21:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~7\, u0|spi_system_0|Controller|Data~7, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~11\, u0|spi_system_0|Controller|Data~11, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|LessThan4~0\, u0|spi_system_0|Controller|LessThan4~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data[0]~12\, u0|spi_system_0|Controller|Data[0]~12, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data[0]\, u0|spi_system_0|Controller|Data[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~0\, u0|mm_interconnect_0|cmd_mux|src_payload~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~99\, u0|spi_system_0|Controller|Data~99, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~98\, u0|spi_system_0|Controller|Data~98, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~96\, u0|spi_system_0|Controller|Data~96, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~97\, u0|spi_system_0|Controller|Data~97, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~94\, u0|spi_system_0|Controller|Data~94, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~93\, u0|spi_system_0|Controller|Data~93, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~95\, u0|spi_system_0|Controller|Data~95, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~100\, u0|spi_system_0|Controller|Data~100, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data[1]\, u0|spi_system_0|Controller|Data[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~1\, u0|mm_interconnect_0|cmd_mux|src_payload~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~186\, u0|spi_system_0|Controller|Data~186, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~187\, u0|spi_system_0|Controller|Data~187, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~184\, u0|spi_system_0|Controller|Data~184, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~185\, u0|spi_system_0|Controller|Data~185, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~182\, u0|spi_system_0|Controller|Data~182, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~181\, u0|spi_system_0|Controller|Data~181, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~183\, u0|spi_system_0|Controller|Data~183, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~188\, u0|spi_system_0|Controller|Data~188, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data[2]\, u0|spi_system_0|Controller|Data[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~2\, u0|mm_interconnect_0|cmd_mux|src_payload~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~206\, u0|spi_system_0|Controller|Data~206, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~205\, u0|spi_system_0|Controller|Data~205, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~207\, u0|spi_system_0|Controller|Data~207, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~208\, u0|spi_system_0|Controller|Data~208, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~209\, u0|spi_system_0|Controller|Data~209, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~210\, u0|spi_system_0|Controller|Data~210, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~211\, u0|spi_system_0|Controller|Data~211, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~212\, u0|spi_system_0|Controller|Data~212, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data[3]\, u0|spi_system_0|Controller|Data[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~3\, u0|mm_interconnect_0|cmd_mux|src_payload~3, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~219\, u0|spi_system_0|Controller|Data~219, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~218\, u0|spi_system_0|Controller|Data~218, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~216\, u0|spi_system_0|Controller|Data~216, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~217\, u0|spi_system_0|Controller|Data~217, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~214\, u0|spi_system_0|Controller|Data~214, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~213\, u0|spi_system_0|Controller|Data~213, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~215\, u0|spi_system_0|Controller|Data~215, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~220\, u0|spi_system_0|Controller|Data~220, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data[4]\, u0|spi_system_0|Controller|Data[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~4\, u0|mm_interconnect_0|cmd_mux|src_payload~4, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~224\, u0|spi_system_0|Controller|Data~224, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~225\, u0|spi_system_0|Controller|Data~225, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~226\, u0|spi_system_0|Controller|Data~226, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~227\, u0|spi_system_0|Controller|Data~227, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~221\, u0|spi_system_0|Controller|Data~221, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~222\, u0|spi_system_0|Controller|Data~222, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~223\, u0|spi_system_0|Controller|Data~223, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~228\, u0|spi_system_0|Controller|Data~228, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data[5]\, u0|spi_system_0|Controller|Data[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~5\, u0|mm_interconnect_0|cmd_mux|src_payload~5, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~234\, u0|spi_system_0|Controller|Data~234, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~235\, u0|spi_system_0|Controller|Data~235, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~232\, u0|spi_system_0|Controller|Data~232, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~233\, u0|spi_system_0|Controller|Data~233, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~229\, u0|spi_system_0|Controller|Data~229, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~230\, u0|spi_system_0|Controller|Data~230, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~231\, u0|spi_system_0|Controller|Data~231, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~236\, u0|spi_system_0|Controller|Data~236, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data[6]\, u0|spi_system_0|Controller|Data[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~6\, u0|mm_interconnect_0|cmd_mux|src_payload~6, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~242\, u0|spi_system_0|Controller|Data~242, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~238\, u0|spi_system_0|Controller|Data~238, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~237\, u0|spi_system_0|Controller|Data~237, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~239\, u0|spi_system_0|Controller|Data~239, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~240\, u0|spi_system_0|Controller|Data~240, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~241\, u0|spi_system_0|Controller|Data~241, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~243\, u0|spi_system_0|Controller|Data~243, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~244\, u0|spi_system_0|Controller|Data~244, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data[7]\, u0|spi_system_0|Controller|Data[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~7\, u0|mm_interconnect_0|cmd_mux|src_payload~7, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~251\, u0|spi_system_0|Controller|Data~251, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~248\, u0|spi_system_0|Controller|Data~248, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~249\, u0|spi_system_0|Controller|Data~249, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~245\, u0|spi_system_0|Controller|Data~245, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~246\, u0|spi_system_0|Controller|Data~246, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~247\, u0|spi_system_0|Controller|Data~247, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~250\, u0|spi_system_0|Controller|Data~250, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~252\, u0|spi_system_0|Controller|Data~252, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data[8]\, u0|spi_system_0|Controller|Data[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[8]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[8]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[8]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~8\, u0|mm_interconnect_0|cmd_mux|src_payload~8, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~259\, u0|spi_system_0|Controller|Data~259, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~256\, u0|spi_system_0|Controller|Data~256, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~257\, u0|spi_system_0|Controller|Data~257, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~258\, u0|spi_system_0|Controller|Data~258, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~253\, u0|spi_system_0|Controller|Data~253, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~254\, u0|spi_system_0|Controller|Data~254, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~255\, u0|spi_system_0|Controller|Data~255, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~260\, u0|spi_system_0|Controller|Data~260, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data[9]\, u0|spi_system_0|Controller|Data[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[9]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[9]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~9\, u0|mm_interconnect_0|cmd_mux|src_payload~9, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~14\, u0|spi_system_0|Controller|Data~14, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~13\, u0|spi_system_0|Controller|Data~13, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~15\, u0|spi_system_0|Controller|Data~15, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~16\, u0|spi_system_0|Controller|Data~16, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~17\, u0|spi_system_0|Controller|Data~17, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~19\, u0|spi_system_0|Controller|Data~19, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~18\, u0|spi_system_0|Controller|Data~18, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~20\, u0|spi_system_0|Controller|Data~20, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data[10]\, u0|spi_system_0|Controller|Data[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[10]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[10]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[10]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~10\, u0|mm_interconnect_0|cmd_mux|src_payload~10, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~27\, u0|spi_system_0|Controller|Data~27, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~24\, u0|spi_system_0|Controller|Data~24, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~25\, u0|spi_system_0|Controller|Data~25, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~22\, u0|spi_system_0|Controller|Data~22, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~21\, u0|spi_system_0|Controller|Data~21, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~23\, u0|spi_system_0|Controller|Data~23, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~26\, u0|spi_system_0|Controller|Data~26, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~28\, u0|spi_system_0|Controller|Data~28, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data[11]\, u0|spi_system_0|Controller|Data[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[11]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[11]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[11]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~11\, u0|mm_interconnect_0|cmd_mux|src_payload~11, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~32\, u0|spi_system_0|Controller|Data~32, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~33\, u0|spi_system_0|Controller|Data~33, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~29\, u0|spi_system_0|Controller|Data~29, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~30\, u0|spi_system_0|Controller|Data~30, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~31\, u0|spi_system_0|Controller|Data~31, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~34\, u0|spi_system_0|Controller|Data~34, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~35\, u0|spi_system_0|Controller|Data~35, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~36\, u0|spi_system_0|Controller|Data~36, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data[12]\, u0|spi_system_0|Controller|Data[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[12]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[12]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~12\, u0|mm_interconnect_0|cmd_mux|src_payload~12, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~40\, u0|spi_system_0|Controller|Data~40, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~41\, u0|spi_system_0|Controller|Data~41, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~37\, u0|spi_system_0|Controller|Data~37, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~38\, u0|spi_system_0|Controller|Data~38, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~39\, u0|spi_system_0|Controller|Data~39, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~42\, u0|spi_system_0|Controller|Data~42, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~43\, u0|spi_system_0|Controller|Data~43, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~44\, u0|spi_system_0|Controller|Data~44, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data[13]\, u0|spi_system_0|Controller|Data[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[13]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[13]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[13]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~13\, u0|mm_interconnect_0|cmd_mux|src_payload~13, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~46\, u0|spi_system_0|Controller|Data~46, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~45\, u0|spi_system_0|Controller|Data~45, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~47\, u0|spi_system_0|Controller|Data~47, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~48\, u0|spi_system_0|Controller|Data~48, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~49\, u0|spi_system_0|Controller|Data~49, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~51\, u0|spi_system_0|Controller|Data~51, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~50\, u0|spi_system_0|Controller|Data~50, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~52\, u0|spi_system_0|Controller|Data~52, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data[14]\, u0|spi_system_0|Controller|Data[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[14]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[14]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[14]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~14\, u0|mm_interconnect_0|cmd_mux|src_payload~14, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~58\, u0|spi_system_0|Controller|Data~58, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~59\, u0|spi_system_0|Controller|Data~59, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~56\, u0|spi_system_0|Controller|Data~56, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~57\, u0|spi_system_0|Controller|Data~57, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~53\, u0|spi_system_0|Controller|Data~53, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~54\, u0|spi_system_0|Controller|Data~54, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~55\, u0|spi_system_0|Controller|Data~55, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~60\, u0|spi_system_0|Controller|Data~60, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data[15]\, u0|spi_system_0|Controller|Data[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[15]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[15]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[15]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~15\, u0|mm_interconnect_0|cmd_mux|src_payload~15, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|spi_system_0|Controller|\G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|spi_system_0|Controller|\G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|spi_system_0|Controller|\G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_rreq\, u0|spi_system_0|Controller|\G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_rreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, u0|spi_system_0|Controller|\G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, u0|spi_system_0|Controller|\G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, u0|spi_system_0|Controller|\G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_wreq\, u0|spi_system_0|Controller|\G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_wreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[2][15]\, u0|spi_system_0|Controller|po[2][15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|spi_system_0|Controller|\G1:2:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|spi_system_0|Controller|\G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|spi_system_0|Controller|\G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|spi_system_0|Controller|\G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq\, u0|spi_system_0|Controller|\G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, u0|spi_system_0|Controller|\G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, u0|spi_system_0|Controller|\G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, u0|spi_system_0|Controller|\G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_wreq\, u0|spi_system_0|Controller|\G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_wreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[4][15]\, u0|spi_system_0|Controller|po[4][15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|spi_system_0|Controller|\G1:4:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|spi_system_0|Controller|\G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|spi_system_0|Controller|\G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|spi_system_0|Controller|\G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq\, u0|spi_system_0|Controller|\G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, u0|spi_system_0|Controller|\G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, u0|spi_system_0|Controller|\G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, u0|spi_system_0|Controller|\G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_wreq\, u0|spi_system_0|Controller|\G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_wreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[0][15]~feeder\, u0|spi_system_0|Controller|po[0][15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[0][15]\, u0|spi_system_0|Controller|po[0][15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|spi_system_0|Controller|\G1:0:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|spi_system_0|Controller|\G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|spi_system_0|Controller|\G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|spi_system_0|Controller|\G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq\, u0|spi_system_0|Controller|\G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, u0|spi_system_0|Controller|\G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, u0|spi_system_0|Controller|\G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, u0|spi_system_0|Controller|\G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq\, u0|spi_system_0|Controller|\G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[12][3]~DUPLICATE\, u0|spi_system_0|Controller|po[12][3]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[12][6]~DUPLICATE\, u0|spi_system_0|Controller|po[12][6]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[12][9]~DUPLICATE\, u0|spi_system_0|Controller|po[12][9]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[12][15]\, u0|spi_system_0|Controller|po[12][15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|spi_system_0|Controller|\G1:12:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|spi_system_0|Controller|\G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|spi_system_0|Controller|\G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|spi_system_0|Controller|\G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_rreq\, u0|spi_system_0|Controller|\G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_rreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, u0|spi_system_0|Controller|\G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, u0|spi_system_0|Controller|\G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, u0|spi_system_0|Controller|\G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq\, u0|spi_system_0|Controller|\G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[10][15]\, u0|spi_system_0|Controller|po[10][15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|spi_system_0|Controller|\G1:10:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|spi_system_0|Controller|\G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|spi_system_0|Controller|\G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|spi_system_0|Controller|\G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_rreq\, u0|spi_system_0|Controller|\G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_rreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, u0|spi_system_0|Controller|\G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, u0|spi_system_0|Controller|\G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, u0|spi_system_0|Controller|\G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq\, u0|spi_system_0|Controller|\G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[8][6]~DUPLICATE\, u0|spi_system_0|Controller|po[8][6]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[8][15]~feeder\, u0|spi_system_0|Controller|po[8][15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[8][15]\, u0|spi_system_0|Controller|po[8][15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|spi_system_0|Controller|\G1:8:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|spi_system_0|Controller|\G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|spi_system_0|Controller|\G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|spi_system_0|Controller|\G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq\, u0|spi_system_0|Controller|\G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, u0|spi_system_0|Controller|\G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, u0|spi_system_0|Controller|\G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, u0|spi_system_0|Controller|\G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq\, u0|spi_system_0|Controller|\G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[6][15]\, u0|spi_system_0|Controller|po[6][15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|spi_system_0|Controller|\G1:6:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~64\, u0|spi_system_0|Controller|Data~64, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~65\, u0|spi_system_0|Controller|Data~65, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE\, u0|spi_system_0|Controller|\G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|spi_system_0|Controller|\G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|spi_system_0|Controller|\G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|spi_system_0|Controller|\G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq\, u0|spi_system_0|Controller|\G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, u0|spi_system_0|Controller|\G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, u0|spi_system_0|Controller|\G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, u0|spi_system_0|Controller|\G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq\, u0|spi_system_0|Controller|\G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[20][15]\, u0|spi_system_0|Controller|po[20][15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|spi_system_0|Controller|\G1:20:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|spi_system_0|Controller|\G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|spi_system_0|Controller|\G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|spi_system_0|Controller|\G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq\, u0|spi_system_0|Controller|\G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, u0|spi_system_0|Controller|\G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE\, u0|spi_system_0|Controller|\G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, u0|spi_system_0|Controller|\G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, u0|spi_system_0|Controller|\G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq\, u0|spi_system_0|Controller|\G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[14][15]~feeder\, u0|spi_system_0|Controller|po[14][15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[14][15]\, u0|spi_system_0|Controller|po[14][15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|spi_system_0|Controller|\G1:14:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE\, u0|spi_system_0|Controller|\G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|spi_system_0|Controller|\G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|spi_system_0|Controller|\G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|spi_system_0|Controller|\G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq\, u0|spi_system_0|Controller|\G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, u0|spi_system_0|Controller|\G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, u0|spi_system_0|Controller|\G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, u0|spi_system_0|Controller|\G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_wreq\, u0|spi_system_0|Controller|\G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_wreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[18][3]\, u0|spi_system_0|Controller|po[18][3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[18][6]~DUPLICATE\, u0|spi_system_0|Controller|po[18][6]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[18][8]~DUPLICATE\, u0|spi_system_0|Controller|po[18][8]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[18][15]\, u0|spi_system_0|Controller|po[18][15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|spi_system_0|Controller|\G1:18:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|spi_system_0|Controller|\G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|spi_system_0|Controller|\G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|spi_system_0|Controller|\G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_rreq\, u0|spi_system_0|Controller|\G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_rreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, u0|spi_system_0|Controller|\G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, u0|spi_system_0|Controller|\G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, u0|spi_system_0|Controller|\G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq\, u0|spi_system_0|Controller|\G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[16][15]~feeder\, u0|spi_system_0|Controller|po[16][15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[16][15]\, u0|spi_system_0|Controller|po[16][15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|spi_system_0|Controller|\G1:16:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~66\, u0|spi_system_0|Controller|Data~66, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|spi_system_0|Controller|\G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|spi_system_0|Controller|\G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|spi_system_0|Controller|\G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_rreq\, u0|spi_system_0|Controller|\G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_rreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, u0|spi_system_0|Controller|\G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, u0|spi_system_0|Controller|\G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, u0|spi_system_0|Controller|\G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_wreq\, u0|spi_system_0|Controller|\G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_wreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[28][15]\, u0|spi_system_0|Controller|po[28][15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|spi_system_0|Controller|\G1:28:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|spi_system_0|Controller|\G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|spi_system_0|Controller|\G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|spi_system_0|Controller|\G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_rreq\, u0|spi_system_0|Controller|\G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_rreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, u0|spi_system_0|Controller|\G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, u0|spi_system_0|Controller|\G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, u0|spi_system_0|Controller|\G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq\, u0|spi_system_0|Controller|\G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[26][15]\, u0|spi_system_0|Controller|po[26][15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|spi_system_0|Controller|\G1:26:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|spi_system_0|Controller|\G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|spi_system_0|Controller|\G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|spi_system_0|Controller|\G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq\, u0|spi_system_0|Controller|\G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, u0|spi_system_0|Controller|\G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, u0|spi_system_0|Controller|\G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, u0|spi_system_0|Controller|\G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_wreq\, u0|spi_system_0|Controller|\G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_wreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[22][1]~DUPLICATE\, u0|spi_system_0|Controller|po[22][1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[22][9]~DUPLICATE\, u0|spi_system_0|Controller|po[22][9]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[22][13]~DUPLICATE\, u0|spi_system_0|Controller|po[22][13]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[22][15]\, u0|spi_system_0|Controller|po[22][15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|spi_system_0|Controller|\G1:22:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|spi_system_0|Controller|\G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|spi_system_0|Controller|\G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|spi_system_0|Controller|\G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_rreq\, u0|spi_system_0|Controller|\G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_rreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, u0|spi_system_0|Controller|\G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, u0|spi_system_0|Controller|\G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, u0|spi_system_0|Controller|\G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_wreq\, u0|spi_system_0|Controller|\G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_wreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[24][15]\, u0|spi_system_0|Controller|po[24][15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|spi_system_0|Controller|\G1:24:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~67\, u0|spi_system_0|Controller|Data~67, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|spi_system_0|Controller|\G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|spi_system_0|Controller|\G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|spi_system_0|Controller|\G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq\, u0|spi_system_0|Controller|\G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, u0|spi_system_0|Controller|\G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, u0|spi_system_0|Controller|\G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, u0|spi_system_0|Controller|\G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_wreq\, u0|spi_system_0|Controller|\G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_wreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[46][15]\, u0|spi_system_0|Controller|po[46][15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|spi_system_0|Controller|\G1:46:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|spi_system_0|Controller|\G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|spi_system_0|Controller|\G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|spi_system_0|Controller|\G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_rreq\, u0|spi_system_0|Controller|\G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_rreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, u0|spi_system_0|Controller|\G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, u0|spi_system_0|Controller|\G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, u0|spi_system_0|Controller|\G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq\, u0|spi_system_0|Controller|\G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[42][15]\, u0|spi_system_0|Controller|po[42][15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|spi_system_0|Controller|\G1:42:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|spi_system_0|Controller|\G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|spi_system_0|Controller|\G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|spi_system_0|Controller|\G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq\, u0|spi_system_0|Controller|\G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, u0|spi_system_0|Controller|\G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, u0|spi_system_0|Controller|\G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, u0|spi_system_0|Controller|\G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq\, u0|spi_system_0|Controller|\G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[40][13]~DUPLICATE\, u0|spi_system_0|Controller|po[40][13]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[40][15]\, u0|spi_system_0|Controller|po[40][15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|spi_system_0|Controller|\G1:40:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|spi_system_0|Controller|\G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|spi_system_0|Controller|\G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|spi_system_0|Controller|\G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq\, u0|spi_system_0|Controller|\G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, u0|spi_system_0|Controller|\G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, u0|spi_system_0|Controller|\G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, u0|spi_system_0|Controller|\G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_wreq\, u0|spi_system_0|Controller|\G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_wreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[44][11]~DUPLICATE\, u0|spi_system_0|Controller|po[44][11]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[44][15]~feeder\, u0|spi_system_0|Controller|po[44][15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[44][15]\, u0|spi_system_0|Controller|po[44][15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|spi_system_0|Controller|\G1:44:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|spi_system_0|Controller|\G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|spi_system_0|Controller|\G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|spi_system_0|Controller|\G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_rreq\, u0|spi_system_0|Controller|\G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_rreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, u0|spi_system_0|Controller|\G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, u0|spi_system_0|Controller|\G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, u0|spi_system_0|Controller|\G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq\, u0|spi_system_0|Controller|\G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[38][15]~feeder\, u0|spi_system_0|Controller|po[38][15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[38][15]\, u0|spi_system_0|Controller|po[38][15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|spi_system_0|Controller|\G1:38:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~61\, u0|spi_system_0|Controller|Data~61, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|spi_system_0|Controller|\G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|spi_system_0|Controller|\G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|spi_system_0|Controller|\G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_rreq\, u0|spi_system_0|Controller|\G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_rreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, u0|spi_system_0|Controller|\G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, u0|spi_system_0|Controller|\G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, u0|spi_system_0|Controller|\G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq\, u0|spi_system_0|Controller|\G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[30][8]~DUPLICATE\, u0|spi_system_0|Controller|po[30][8]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[30][15]\, u0|spi_system_0|Controller|po[30][15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|spi_system_0|Controller|\G1:30:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|spi_system_0|Controller|\G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|spi_system_0|Controller|\G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|spi_system_0|Controller|\G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq\, u0|spi_system_0|Controller|\G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|valid_rreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, u0|spi_system_0|Controller|\G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, u0|spi_system_0|Controller|\G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, u0|spi_system_0|Controller|\G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_wreq\, u0|spi_system_0|Controller|\G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_wreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[36][14]~DUPLICATE\, u0|spi_system_0|Controller|po[36][14]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[36][15]\, u0|spi_system_0|Controller|po[36][15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|spi_system_0|Controller|\G1:36:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|spi_system_0|Controller|\G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|spi_system_0|Controller|\G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|spi_system_0|Controller|\G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_rreq\, u0|spi_system_0|Controller|\G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_rreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, u0|spi_system_0|Controller|\G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, u0|spi_system_0|Controller|\G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, u0|spi_system_0|Controller|\G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_wreq\, u0|spi_system_0|Controller|\G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_wreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[34][2]~DUPLICATE\, u0|spi_system_0|Controller|po[34][2]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[34][15]\, u0|spi_system_0|Controller|po[34][15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|spi_system_0|Controller|\G1:34:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|spi_system_0|Controller|\G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|spi_system_0|Controller|\G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|spi_system_0|Controller|\G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_rreq\, u0|spi_system_0|Controller|\G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_rreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, u0|spi_system_0|Controller|\G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, u0|spi_system_0|Controller|\G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, u0|spi_system_0|Controller|\G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_wreq\, u0|spi_system_0|Controller|\G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|valid_wreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|spi_system_0|Controller|\G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|spi_system_0|Controller|\G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|spi_system_0|Controller|\G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|spi_system_0|Controller|\G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|spi_system_0|Controller|\G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|spi_system_0|Controller|\G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[32][9]~DUPLICATE\, u0|spi_system_0|Controller|po[32][9]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|po[32][15]\, u0|spi_system_0|Controller|po[32][15], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|spi_system_0|Controller|\G1:32:FIFO_Mic_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~62\, u0|spi_system_0|Controller|Data~62, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~63\, u0|spi_system_0|Controller|Data~63, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~68\, u0|spi_system_0|Controller|Data~68, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data[16]\, u0|spi_system_0|Controller|Data[16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[16]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[16]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[16]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[16]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~16\, u0|mm_interconnect_0|cmd_mux|src_payload~16, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~72\, u0|spi_system_0|Controller|Data~72, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~73\, u0|spi_system_0|Controller|Data~73, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~74\, u0|spi_system_0|Controller|Data~74, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~75\, u0|spi_system_0|Controller|Data~75, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~69\, u0|spi_system_0|Controller|Data~69, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~70\, u0|spi_system_0|Controller|Data~70, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~71\, u0|spi_system_0|Controller|Data~71, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~76\, u0|spi_system_0|Controller|Data~76, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data[17]\, u0|spi_system_0|Controller|Data[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[17]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[17]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[17]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[17]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~17\, u0|mm_interconnect_0|cmd_mux|src_payload~17, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~83\, u0|spi_system_0|Controller|Data~83, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~80\, u0|spi_system_0|Controller|Data~80, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~81\, u0|spi_system_0|Controller|Data~81, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~78\, u0|spi_system_0|Controller|Data~78, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~77\, u0|spi_system_0|Controller|Data~77, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~79\, u0|spi_system_0|Controller|Data~79, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~82\, u0|spi_system_0|Controller|Data~82, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~84\, u0|spi_system_0|Controller|Data~84, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data[18]\, u0|spi_system_0|Controller|Data[18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[18]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[18]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[18]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[18]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~18\, u0|mm_interconnect_0|cmd_mux|src_payload~18, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~91\, u0|spi_system_0|Controller|Data~91, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~90\, u0|spi_system_0|Controller|Data~90, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~88\, u0|spi_system_0|Controller|Data~88, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~89\, u0|spi_system_0|Controller|Data~89, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~86\, u0|spi_system_0|Controller|Data~86, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~85\, u0|spi_system_0|Controller|Data~85, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~87\, u0|spi_system_0|Controller|Data~87, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~92\, u0|spi_system_0|Controller|Data~92, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data[19]\, u0|spi_system_0|Controller|Data[19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[19]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[19]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[19]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[19]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~19\, u0|mm_interconnect_0|cmd_mux|src_payload~19, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~106\, u0|spi_system_0|Controller|Data~106, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~101\, u0|spi_system_0|Controller|Data~101, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~102\, u0|spi_system_0|Controller|Data~102, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~103\, u0|spi_system_0|Controller|Data~103, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~104\, u0|spi_system_0|Controller|Data~104, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~105\, u0|spi_system_0|Controller|Data~105, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~107\, u0|spi_system_0|Controller|Data~107, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~108\, u0|spi_system_0|Controller|Data~108, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data[20]\, u0|spi_system_0|Controller|Data[20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[20]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[20]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~20\, u0|mm_interconnect_0|cmd_mux|src_payload~20, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~109\, u0|spi_system_0|Controller|Data~109, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~110\, u0|spi_system_0|Controller|Data~110, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~111\, u0|spi_system_0|Controller|Data~111, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~115\, u0|spi_system_0|Controller|Data~115, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~114\, u0|spi_system_0|Controller|Data~114, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~112\, u0|spi_system_0|Controller|Data~112, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~113\, u0|spi_system_0|Controller|Data~113, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~116\, u0|spi_system_0|Controller|Data~116, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data[21]\, u0|spi_system_0|Controller|Data[21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[21]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[21]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[21]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[21]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~21\, u0|mm_interconnect_0|cmd_mux|src_payload~21, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~122\, u0|spi_system_0|Controller|Data~122, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~123\, u0|spi_system_0|Controller|Data~123, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~120\, u0|spi_system_0|Controller|Data~120, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~121\, u0|spi_system_0|Controller|Data~121, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~118\, u0|spi_system_0|Controller|Data~118, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~117\, u0|spi_system_0|Controller|Data~117, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~119\, u0|spi_system_0|Controller|Data~119, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~124\, u0|spi_system_0|Controller|Data~124, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data[22]\, u0|spi_system_0|Controller|Data[22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[22]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[22]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~22\, u0|mm_interconnect_0|cmd_mux|src_payload~22, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~131\, u0|spi_system_0|Controller|Data~131, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~130\, u0|spi_system_0|Controller|Data~130, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~128\, u0|spi_system_0|Controller|Data~128, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~129\, u0|spi_system_0|Controller|Data~129, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~126\, u0|spi_system_0|Controller|Data~126, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~125\, u0|spi_system_0|Controller|Data~125, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~127\, u0|spi_system_0|Controller|Data~127, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~132\, u0|spi_system_0|Controller|Data~132, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data[23]\, u0|spi_system_0|Controller|Data[23], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[23]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[23]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[23], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[23]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[23], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~23\, u0|mm_interconnect_0|cmd_mux|src_payload~23, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~139\, u0|spi_system_0|Controller|Data~139, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~136\, u0|spi_system_0|Controller|Data~136, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~137\, u0|spi_system_0|Controller|Data~137, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~138\, u0|spi_system_0|Controller|Data~138, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~134\, u0|spi_system_0|Controller|Data~134, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~133\, u0|spi_system_0|Controller|Data~133, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~135\, u0|spi_system_0|Controller|Data~135, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~140\, u0|spi_system_0|Controller|Data~140, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data[24]\, u0|spi_system_0|Controller|Data[24], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[24]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[24], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[24]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[24], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~24\, u0|mm_interconnect_0|cmd_mux|src_payload~24, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~147\, u0|spi_system_0|Controller|Data~147, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~141\, u0|spi_system_0|Controller|Data~141, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~142\, u0|spi_system_0|Controller|Data~142, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~143\, u0|spi_system_0|Controller|Data~143, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~144\, u0|spi_system_0|Controller|Data~144, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~145\, u0|spi_system_0|Controller|Data~145, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~146\, u0|spi_system_0|Controller|Data~146, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~148\, u0|spi_system_0|Controller|Data~148, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data[25]\, u0|spi_system_0|Controller|Data[25], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[25]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[25]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[25]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[25], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[25]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[25], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~25\, u0|mm_interconnect_0|cmd_mux|src_payload~25, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~154\, u0|spi_system_0|Controller|Data~154, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~155\, u0|spi_system_0|Controller|Data~155, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~152\, u0|spi_system_0|Controller|Data~152, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~153\, u0|spi_system_0|Controller|Data~153, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~150\, u0|spi_system_0|Controller|Data~150, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~149\, u0|spi_system_0|Controller|Data~149, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~151\, u0|spi_system_0|Controller|Data~151, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~156\, u0|spi_system_0|Controller|Data~156, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data[26]\, u0|spi_system_0|Controller|Data[26], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[26]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[26]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[26]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[26], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[26]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[26], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~26\, u0|mm_interconnect_0|cmd_mux|src_payload~26, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~157\, u0|spi_system_0|Controller|Data~157, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~158\, u0|spi_system_0|Controller|Data~158, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~159\, u0|spi_system_0|Controller|Data~159, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~163\, u0|spi_system_0|Controller|Data~163, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~160\, u0|spi_system_0|Controller|Data~160, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~161\, u0|spi_system_0|Controller|Data~161, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~162\, u0|spi_system_0|Controller|Data~162, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~164\, u0|spi_system_0|Controller|Data~164, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data[27]\, u0|spi_system_0|Controller|Data[27], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[27]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[27]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[27]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[27], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[27]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[27], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~27\, u0|mm_interconnect_0|cmd_mux|src_payload~27, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~170\, u0|spi_system_0|Controller|Data~170, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~166\, u0|spi_system_0|Controller|Data~166, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~165\, u0|spi_system_0|Controller|Data~165, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~167\, u0|spi_system_0|Controller|Data~167, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~168\, u0|spi_system_0|Controller|Data~168, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~169\, u0|spi_system_0|Controller|Data~169, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~171\, u0|spi_system_0|Controller|Data~171, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~172\, u0|spi_system_0|Controller|Data~172, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data[28]\, u0|spi_system_0|Controller|Data[28], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[28]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[28]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[28]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[28], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[28]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[28], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~28\, u0|mm_interconnect_0|cmd_mux|src_payload~28, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~176\, u0|spi_system_0|Controller|Data~176, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~177\, u0|spi_system_0|Controller|Data~177, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~179\, u0|spi_system_0|Controller|Data~179, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~178\, u0|spi_system_0|Controller|Data~178, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~173\, u0|spi_system_0|Controller|Data~173, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~174\, u0|spi_system_0|Controller|Data~174, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~175\, u0|spi_system_0|Controller|Data~175, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~180\, u0|spi_system_0|Controller|Data~180, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data[29]\, u0|spi_system_0|Controller|Data[29], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[29]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[29], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[29]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[29], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~29\, u0|mm_interconnect_0|cmd_mux|src_payload~29, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~190\, u0|spi_system_0|Controller|Data~190, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~189\, u0|spi_system_0|Controller|Data~189, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~191\, u0|spi_system_0|Controller|Data~191, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~194\, u0|spi_system_0|Controller|Data~194, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~192\, u0|spi_system_0|Controller|Data~192, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~193\, u0|spi_system_0|Controller|Data~193, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~195\, u0|spi_system_0|Controller|Data~195, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~196\, u0|spi_system_0|Controller|Data~196, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data[30]\, u0|spi_system_0|Controller|Data[30], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[30]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[30], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[30]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[30], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~30\, u0|mm_interconnect_0|cmd_mux|src_payload~30, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~203\, u0|spi_system_0|Controller|Data~203, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~197\, u0|spi_system_0|Controller|Data~197, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~198\, u0|spi_system_0|Controller|Data~198, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~199\, u0|spi_system_0|Controller|Data~199, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~202\, u0|spi_system_0|Controller|Data~202, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~200\, u0|spi_system_0|Controller|Data~200, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~201\, u0|spi_system_0|Controller|Data~201, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data~204\, u0|spi_system_0|Controller|Data~204, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Data[31]\, u0|spi_system_0|Controller|Data[31], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[31]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[31]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[31]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[31], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[31]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[31], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~31\, u0|mm_interconnect_0|cmd_mux|src_payload~31, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[32]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[32], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Selector36~0\, u0|output_switcher|Selector36~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|DMA_ByteEnable[0]\, u0|output_switcher|DMA_ByteEnable[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[32]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[32], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[32]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[32]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[32]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[32], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[32]\, u0|mm_interconnect_0|cmd_mux|src_data[32], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[33]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[33]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[33]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[33], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[33]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[33], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[33]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[33], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[33]\, u0|mm_interconnect_0|cmd_mux|src_data[33], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[34]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[34]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[34]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[34], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[34]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[34]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[34]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[34], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[34]\, u0|mm_interconnect_0|cmd_mux|src_data[34], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[35]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[35]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[35]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[35], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[35]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[35], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[35]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[35], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[35]\, u0|mm_interconnect_0|cmd_mux|src_data[35], DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|fpga_interfaces|f2sdram\, u0|hps_0|fpga_interfaces|f2sdram, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|Add0~1\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|Add0~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|wr_ptr[1]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|wr_ptr[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|Add0~2\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|Add0~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|wr_ptr[2]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|wr_ptr[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|Add0~0\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|Add0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|wr_ptr[3]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|wr_ptr[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[69]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[69]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[69]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[69], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[69]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[69], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent|nonposted_write_endofpacket~0\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent|nonposted_write_endofpacket~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][109]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][109], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~41\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~41, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[70]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[70], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][70]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][70], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~40\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~40, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][70]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][70], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~37\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~37, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|always12~0\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|always12~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][70]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][70], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~34\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~34, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|always11~0\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|always11~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][70]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][70], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~31\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~31, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|always10~0\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|always10~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][70]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][70], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~28\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~28, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|always9~0\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|always9~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][70]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][70], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~25\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~25, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|always0~0\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|always0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][109]~DUPLICATE\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][109]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|always8~0\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|always8~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][70]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][70], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~22\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~22, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|always7~0\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|always7~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][70]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][70], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~19\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~19, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|always6~0\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|always6~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][70]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][70], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~16\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~16, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|always5~0\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|always5~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][70]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][70], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~13\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~13, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|always4~0\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|always4~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][70]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][70], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~10\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~10, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|always3~0\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|always3~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][70]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][70], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~7\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~7, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|always2~0\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|always2~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][70]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][70], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~4\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|always1~0\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|always1~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][70]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][70], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][70]~DUPLICATE\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][70]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[94]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[94]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[94]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[94], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[94]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[94], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][94]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][94], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~39\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~39, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][94]~feeder\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][94]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][94]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][94], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~36\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~36, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][94]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][94], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~33\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~33, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][94]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][94], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~30\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~30, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][94]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][94], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~27\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~27, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][94]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][94], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~24\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~24, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][94]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][94], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~21\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~21, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][94]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][94], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~18\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~18, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][94]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][94], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~15\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~15, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][94]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][94], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~12\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~12, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][94]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][94], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~9\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~9, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][94]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][94], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~6\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][94]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][94], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~3\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][94]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][94], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][94]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][94], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~1\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux|WideOr0~0\, u0|mm_interconnect_0|rsp_demux|WideOr0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|always13~0\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|always13~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][109]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][109], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~38\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~38, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][109]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][109], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~35\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~35, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][109]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][109], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~32\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~32, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][109]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][109], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~29\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~29, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][109]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][109], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~26\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~26, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][109]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][109], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~23\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~23, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][109]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][109], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~20\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~20, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][109]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][109], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~17\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~17, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][109]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][109], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~14\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~14, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][109]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][109], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~11\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~11, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][109]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][109], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~8\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~8, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][109]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][109], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~5\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][109]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][109], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~2\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][109]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][109], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|internal_out_ready~0\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|internal_out_ready~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|mem_rd_ptr[0]~0\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|mem_rd_ptr[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|rd_ptr[0]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|rd_ptr[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|mem_rd_ptr[1]~1\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|mem_rd_ptr[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|rd_ptr[1]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|rd_ptr[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|Add1~1\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|Add1~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|mem_rd_ptr[2]~2\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|mem_rd_ptr[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|rd_ptr[2]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|rd_ptr[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|Add1~2\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|Add1~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|mem_rd_ptr[3]~3\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|mem_rd_ptr[3]~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|rd_ptr[3]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|rd_ptr[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|next_full~0\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|next_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|next_full~1\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|next_full~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|Add1~0\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|Add1~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|mem_rd_ptr[4]~4\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|mem_rd_ptr[4]~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|rd_ptr[4]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|rd_ptr[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|Add1~3\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|Add1~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|mem_rd_ptr[5]~5\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|mem_rd_ptr[5]~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|rd_ptr[5]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|rd_ptr[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|Equal1~0\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|Equal1~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|read~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|next_full~2\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|next_full~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|full\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|full, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|write\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|write, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|wr_ptr[0]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|wr_ptr[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|Add0~3\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|Add0~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|wr_ptr[4]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|wr_ptr[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|Add0~4\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|Add0~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|wr_ptr[5]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|wr_ptr[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|internal_out_valid~2\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|internal_out_valid~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|internal_out_valid~0\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|internal_out_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|Equal0~0\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|Equal0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|internal_out_valid~1\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|internal_out_valid~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|next_empty~0\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|next_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|empty\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|empty, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|internal_out_valid~3\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|internal_out_valid~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|internal_out_valid\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|internal_out_valid, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|internal_out_ready~1\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|internal_out_ready~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|out_valid\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|out_valid, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][70]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][70], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~DUPLICATE\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_valid\, u0|mm_interconnect_0|crosser_002|clock_xer|out_valid, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|stateDMA.s_idle~2\, u0|output_switcher|stateDMA.s_idle~2, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|stateDMA.s_idle\, u0|output_switcher|stateDMA.s_idle, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|stateDMA.s_init_dma_read~5\, u0|output_switcher|stateDMA.s_init_dma_read~5, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|stateDMA.s_init_dma_read~0\, u0|output_switcher|stateDMA.s_init_dma_read~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|stateDMA.s_init_dma_read~1\, u0|output_switcher|stateDMA.s_init_dma_read~1, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|stateDMA.s_init_dma_read\, u0|output_switcher|stateDMA.s_init_dma_read, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|stateDMA.s_wait_memory\, u0|output_switcher|stateDMA.s_wait_memory, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|stateDMA.s_read_memory\, u0|output_switcher|stateDMA.s_read_memory, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|stateDMA.s_waitForClock\, u0|output_switcher|stateDMA.s_waitForClock, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|DMA_Addr~0\, u0|output_switcher|DMA_Addr~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Selector0~0\, u0|output_switcher|Selector0~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|DMA_Read\, u0|output_switcher|DMA_Read, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser|clock_xer|take_in_data, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[109]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[109], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[109]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[109], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload[0]\, u0|mm_interconnect_0|cmd_mux|src_payload[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0\, u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1\, u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1]\, u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0\, u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2\, u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]\, u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1\, u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|saved_grant[0]~feeder\, u0|mm_interconnect_0|cmd_mux|saved_grant[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|saved_grant[0]\, u0|mm_interconnect_0|cmd_mux|saved_grant[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent|local_read~0\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent|local_read~0, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|fpga_interfaces|intermediate[6]~0\, u0|hps_0|fpga_interfaces|intermediate[6]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~0\, u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|WideOr1\, u0|mm_interconnect_0|cmd_mux|WideOr1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|write~1\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|write~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[1]~feeder\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|read~0\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|read~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|write~0\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|write~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[13]~2\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[13]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[2]~feeder\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[2]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[3]~feeder\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[3]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[4]~feeder\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[4]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[5]~feeder\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[5]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[6]~feeder\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[6]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[7]~feeder\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[7]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[8]~feeder\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[8]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[9]~feeder\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[9]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[10]~feeder\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[10]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[11]~feeder\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[11]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[12]~feeder\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[12]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[13]~feeder\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[13]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[14]~0\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[14]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[14]\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~0\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|take_in_data~0\, u0|mm_interconnect_0|crosser_001|clock_xer|take_in_data~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector111~0\, u0|spi_system_0|DMA|Selector111~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|StateM.s_writedata~DUPLICATE\, u0|spi_system_0|DMA|StateM.s_writedata~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector1~0\, u0|spi_system_0|DMA|Selector1~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Stop_sig\, u0|spi_system_0|DMA|Stop_sig, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_length[30]\, u0|spi_system_0|Slave|sig_length[30], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Buffer1~2\, u0|spi_system_0|DMA|Buffer1~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|LessThan2~16\, u0|spi_system_0|DMA|LessThan2~16, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|LessThan2~17\, u0|spi_system_0|DMA|LessThan2~17, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_length[17]\, u0|spi_system_0|Slave|sig_length[17], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|LessThan2~18\, u0|spi_system_0|DMA|LessThan2~18, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|LessThan2~19\, u0|spi_system_0|DMA|LessThan2~19, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|LessThan2~20\, u0|spi_system_0|DMA|LessThan2~20, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|LessThan2~14\, u0|spi_system_0|DMA|LessThan2~14, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntLgt[5]\, u0|spi_system_0|DMA|CntLgt[5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntLgt[7]\, u0|spi_system_0|DMA|CntLgt[7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|LessThan2~7\, u0|spi_system_0|DMA|LessThan2~7, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|LessThan2~0\, u0|spi_system_0|DMA|LessThan2~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|LessThan2~8\, u0|spi_system_0|DMA|LessThan2~8, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|LessThan2~9\, u0|spi_system_0|DMA|LessThan2~9, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_length[9]\, u0|spi_system_0|Slave|sig_length[9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|LessThan2~10\, u0|spi_system_0|DMA|LessThan2~10, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|LessThan2~5\, u0|spi_system_0|DMA|LessThan2~5, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_length[0]\, u0|spi_system_0|Slave|sig_length[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntLgt[0]\, u0|spi_system_0|DMA|CntLgt[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|LessThan2~3\, u0|spi_system_0|DMA|LessThan2~3, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|LessThan2~1\, u0|spi_system_0|DMA|LessThan2~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|CntLgt[4]~DUPLICATE\, u0|spi_system_0|DMA|CntLgt[4]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|LessThan2~2\, u0|spi_system_0|DMA|LessThan2~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|LessThan2~4\, u0|spi_system_0|DMA|LessThan2~4, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|LessThan2~6\, u0|spi_system_0|DMA|LessThan2~6, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|LessThan2~11\, u0|spi_system_0|DMA|LessThan2~11, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|LessThan2~12\, u0|spi_system_0|DMA|LessThan2~12, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|LessThan2~13\, u0|spi_system_0|DMA|LessThan2~13, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|LessThan2~15\, u0|spi_system_0|DMA|LessThan2~15, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|LessThan2~28\, u0|spi_system_0|DMA|LessThan2~28, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|LessThan2~26\, u0|spi_system_0|DMA|LessThan2~26, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|LessThan2~27\, u0|spi_system_0|DMA|LessThan2~27, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|LessThan2~25\, u0|spi_system_0|DMA|LessThan2~25, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|LessThan2~29\, u0|spi_system_0|DMA|LessThan2~29, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Buffer1~0\, u0|spi_system_0|DMA|Buffer1~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|LessThan2~30\, u0|spi_system_0|DMA|LessThan2~30, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|LessThan2~31\, u0|spi_system_0|DMA|LessThan2~31, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|LessThan2~32\, u0|spi_system_0|DMA|LessThan2~32, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|LessThan2~33\, u0|spi_system_0|DMA|LessThan2~33, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|LessThan2~21\, u0|spi_system_0|DMA|LessThan2~21, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|LessThan2~22\, u0|spi_system_0|DMA|LessThan2~22, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|LessThan2~23\, u0|spi_system_0|DMA|LessThan2~23, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|LessThan2~24\, u0|spi_system_0|DMA|LessThan2~24, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Buffer1~1\, u0|spi_system_0|DMA|Buffer1~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector44~0\, u0|spi_system_0|DMA|Selector44~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Buffer2\, u0|spi_system_0|DMA|Buffer2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[0]~1\, u0|spi_system_0|Slave|AS_ReadData[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|sig_BaseAddress[0]\, u0|spi_system_0|Slave|sig_BaseAddress[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Buffer1\, u0|spi_system_0|DMA|Buffer1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector116~0\, u0|spi_system_0|DMA|Selector116~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Buffer1~DUPLICATE\, u0|spi_system_0|DMA|Buffer1~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|Mux96~0\, u0|spi_system_0|Slave|Mux96~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[0]~2\, u0|spi_system_0|Slave|AS_ReadData[0]~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Slave|AS_ReadData[0]\, u0|spi_system_0|Slave|AS_ReadData[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[0]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|av_readdata_pre[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~0\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[0]~0\, u0|mm_interconnect_1|rsp_mux_001|src_data[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem~0\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[1][0], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[0]~1\, u0|output_switcher|Cfg_Avalon_ReadData[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[0]~2\, u0|output_switcher|Cfg_Avalon_ReadData[0]~2, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Cfg_Avalon_ReadData[0]\, u0|output_switcher|Cfg_Avalon_ReadData[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[0]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|av_readdata_pre[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~0\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rdata_fifo|mem[0][0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[0]~1\, u0|mm_interconnect_1|rsp_mux_001|src_data[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_data[0]~2\, u0|mm_interconnect_1|rsp_mux_001|src_data[0]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[101]\, u0|mm_interconnect_1|cmd_mux|src_data[101], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem~21\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem~21, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][101]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][101], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[101]\, u0|mm_interconnect_1|rsp_mux|src_data[101], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[100]\, u0|mm_interconnect_1|cmd_mux|src_data[100], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem~20\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem~20, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][100]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][100], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[100]\, u0|mm_interconnect_1|rsp_mux|src_data[100], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[99]\, u0|mm_interconnect_1|cmd_mux|src_data[99], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem~19\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem~19, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][99]~feeder\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][99]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][99]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][99], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[99]\, u0|mm_interconnect_1|rsp_mux|src_data[99], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[98]\, u0|mm_interconnect_1|cmd_mux_002|src_data[98], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem~17\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem~17, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[0][98]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[0][98], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[98]\, u0|mm_interconnect_1|rsp_mux|src_data[98], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|router|src_channel[2]~0\, u0|mm_interconnect_1|router|src_channel[2]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[2]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux|src2_valid~0\, u0|mm_interconnect_1|cmd_demux|src2_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_valid~1\, u0|mm_interconnect_1|cmd_mux_002|src_valid~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~11\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~11, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~5\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~2\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem~4\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[0][69]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[0][69], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|burst_uncompress_byte_counter~5\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|burst_uncompress_byte_counter~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|burst_uncompress_byte_counter[2]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|burst_uncompress_byte_counter[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|burst_uncompress_byte_counter~4\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|burst_uncompress_byte_counter~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|burst_uncompress_byte_counter[3]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|burst_uncompress_byte_counter[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|Add0~2\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|Add0~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|burst_uncompress_byte_counter~3\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|burst_uncompress_byte_counter~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|burst_uncompress_byte_counter[4]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|burst_uncompress_byte_counter[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|Add1~1\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|Add1~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|Add0~1\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|Add0~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|burst_uncompress_byte_counter~2\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|burst_uncompress_byte_counter~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|burst_uncompress_byte_counter[5]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|burst_uncompress_byte_counter[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|Add0~0\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|Add0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|Add1~0\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|Add1~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|burst_uncompress_byte_counter~6\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|burst_uncompress_byte_counter~6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|burst_uncompress_byte_counter[7]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|burst_uncompress_byte_counter[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|burst_uncompress_busy~DUPLICATE\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|burst_uncompress_busy~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|last_packet_beat~3\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|last_packet_beat~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|burst_uncompress_byte_counter~0\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|burst_uncompress_byte_counter~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|burst_uncompress_byte_counter~1\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|burst_uncompress_byte_counter~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|burst_uncompress_byte_counter[6]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|burst_uncompress_byte_counter[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|last_packet_beat~0\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|last_packet_beat~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|last_packet_beat~2\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|uncompressor|last_packet_beat~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem_used[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem_used[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[1][97]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[1][97], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[97]\, u0|mm_interconnect_1|cmd_mux_002|src_data[97], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem~16\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem~16, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[0][97]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[0][97], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[97]\, u0|mm_interconnect_1|rsp_mux|src_data[97], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[96]\, u0|mm_interconnect_1|cmd_mux|src_data[96], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][96]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][96], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem~16\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem~16, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][96]~feeder\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][96]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][96]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][96], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[96]\, u0|mm_interconnect_1|rsp_mux|src_data[96], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[95]\, u0|mm_interconnect_1|cmd_mux|src_data[95], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][95]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][95], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem~15\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem~15, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][95]~feeder\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][95]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][95]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][95], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[95]\, u0|mm_interconnect_1|rsp_mux|src_data[95], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[94]\, u0|mm_interconnect_1|cmd_mux|src_data[94], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem~14\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem~14, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][94]~feeder\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][94]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][94]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][94], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[94]\, u0|mm_interconnect_1|rsp_mux|src_data[94], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[32]\, u0|mm_interconnect_1|cmd_mux|src_data[32], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[35]\, u0|mm_interconnect_1|cmd_mux|src_data[35], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|WideOr0~0\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|WideOr0~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|waitrequest~0\, u0|audio_and_video_config_0|waitrequest~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][114]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][114], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem~1\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem~22\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem~22, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][114]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][114], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|read~0\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|read~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|read~1\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|read~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem_used[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem_used[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux|src0_valid\, u0|mm_interconnect_1|rsp_demux|src0_valid, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[93]\, u0|mm_interconnect_1|rsp_mux|src_data[93], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[92]\, u0|mm_interconnect_1|cmd_mux_002|src_data[92], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[1][92]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[1][92], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem~11\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem~11, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[0][92]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem[0][92], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[92]\, u0|mm_interconnect_1|rsp_mux|src_data[92], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|read~0\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|read~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|write~1\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|write~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem_used[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem_used[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux_001|src0_valid\, u0|mm_interconnect_1|rsp_demux_001|src0_valid, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[91]\, u0|mm_interconnect_1|rsp_mux|src_data[91], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|router_001|Equal2~0\, u0|mm_interconnect_1|router_001|Equal2~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_valid~0\, u0|mm_interconnect_1|cmd_mux|src_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|cp_ready~2\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|cp_ready~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|cp_ready~1\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|cp_ready~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|m0_write~0\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|m0_write~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|write~0\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|write~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|rp_valid\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|rp_valid, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[0]~2\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[0]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|always0~0\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|always0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][59]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][59], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|read~0\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|read~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|read~1\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|read~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem~0\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][90]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][90], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[90]\, u0|mm_interconnect_1|cmd_mux|src_data[90], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem~10\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem~10, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][90]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][90], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[90]\, u0|mm_interconnect_1|rsp_mux|src_data[90], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|router|Equal2~0\, u0|mm_interconnect_1|router|Equal2~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux|sink_ready~4\, u0|mm_interconnect_1|cmd_demux|sink_ready~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux|sink_ready~0\, u0|mm_interconnect_1|cmd_demux|sink_ready~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux|sink_ready~1\, u0|mm_interconnect_1|cmd_demux|sink_ready~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux|sink_ready~3\, u0|mm_interconnect_1|cmd_demux|sink_ready~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~2\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Decoder0~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[6]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux|src1_valid~0\, u0|mm_interconnect_1|cmd_demux|src1_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|WideOr1\, u0|mm_interconnect_1|cmd_mux_001|WideOr1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem~1\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][59]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][59], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux_001|src1_valid~0\, u0|mm_interconnect_1|rsp_demux_001|src1_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|WideOr1\, u0|mm_interconnect_1|rsp_mux_001|WideOr1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux|src1_valid~1\, u0|mm_interconnect_1|cmd_demux|src1_valid~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|arb|grant[0]~1\, u0|mm_interconnect_1|cmd_mux_001|arb|grant[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|saved_grant[0]\, u0|mm_interconnect_1|cmd_mux_001|saved_grant[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_001|src_data[33]\, u0|mm_interconnect_1|cmd_mux_001|src_data[33], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|cp_ready~0\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|cp_ready~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|cp_ready~1\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|cp_ready~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg\, u0|mm_interconnect_1|spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|local_write\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|local_write, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|m0_write\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|m0_write, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|read_latency_shift_reg~0\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|read_latency_shift_reg~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_translator|read_latency_shift_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|comb~0\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|comb~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|uncompressor|burst_uncompress_busy\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|uncompressor|burst_uncompress_busy, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][65]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][65], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem~8\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem~8, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][65]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][65], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][69]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][69], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem~4\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][69]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][69], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|uncompressor|Add0~2\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|uncompressor|Add0~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][67]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][67], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem~6\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem~6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][67]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][67], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][66]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][66], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem~7\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem~7, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][66]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][66], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~3\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[4]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|uncompressor|Add0~1\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|uncompressor|Add0~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][68]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][68], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem~5\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][68]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][68], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|uncompressor|Add1~1\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|uncompressor|Add1~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~2\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[5]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|uncompressor|Add0~0\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|uncompressor|Add0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|uncompressor|Add1~0\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|uncompressor|Add1~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~1\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[6]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~6\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~6, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[7]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|uncompressor|last_packet_beat~3\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|uncompressor|last_packet_beat~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~0\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~5\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~5, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[2]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~4\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[3]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|uncompressor|last_packet_beat~0\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|uncompressor|last_packet_beat~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|uncompressor|last_packet_beat~1\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|uncompressor|last_packet_beat~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|uncompressor|last_packet_beat~2\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent|uncompressor|last_packet_beat~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem_used[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][60]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][60], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem~2\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][57]\, u0|mm_interconnect_1|spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][57], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_payload~1\, u0|mm_interconnect_1|rsp_mux_001|src_payload~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_payload~2\, u0|mm_interconnect_1|rsp_mux_001|src_payload~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_payload[0]\, u0|mm_interconnect_1|rsp_mux_001|src_payload[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux|src0_valid~1\, u0|mm_interconnect_1|cmd_demux|src0_valid~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|packet_in_progress~0\, u0|mm_interconnect_1|cmd_mux|packet_in_progress~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|packet_in_progress\, u0|mm_interconnect_1|cmd_mux|packet_in_progress, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|update_grant~0\, u0|mm_interconnect_1|cmd_mux|update_grant~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|arb|top_priority_reg[0]~0\, u0|mm_interconnect_1|cmd_mux|arb|top_priority_reg[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|arb|top_priority_reg[0]\, u0|mm_interconnect_1|cmd_mux|arb|top_priority_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|arb|top_priority_reg[1]\, u0|mm_interconnect_1|cmd_mux|arb|top_priority_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|arb|grant[0]~1\, u0|mm_interconnect_1|cmd_mux|arb|grant[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|saved_grant[0]\, u0|mm_interconnect_1|cmd_mux|saved_grant[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_valid~1\, u0|mm_interconnect_1|cmd_mux|src_valid~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|m0_read\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_agent|m0_read, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_translator|read_latency_shift_reg~0\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_translator|read_latency_shift_reg~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_translator|read_latency_shift_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux|src1_valid~0\, u0|mm_interconnect_1|rsp_demux|src1_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux_001|src_payload~0\, u0|mm_interconnect_1|rsp_mux_001|src_payload~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~1\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_001|sink_ready~1\, u0|mm_interconnect_1|cmd_demux_001|sink_ready~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_001|WideOr0\, u0|mm_interconnect_1|cmd_demux_001|WideOr0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|Add0~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|Add0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~2\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~3\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~1\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~4\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_001|src2_valid~0\, u0|mm_interconnect_1|cmd_demux_001|src2_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|packet_in_progress~0\, u0|mm_interconnect_1|cmd_mux_002|packet_in_progress~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|packet_in_progress\, u0|mm_interconnect_1|cmd_mux_002|packet_in_progress, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|update_grant~0\, u0|mm_interconnect_1|cmd_mux_002|update_grant~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|arb|top_priority_reg[0]~0\, u0|mm_interconnect_1|cmd_mux_002|arb|top_priority_reg[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|arb|top_priority_reg[1]\, u0|mm_interconnect_1|cmd_mux_002|arb|top_priority_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|arb|top_priority_reg[0]~1\, u0|mm_interconnect_1|cmd_mux_002|arb|top_priority_reg[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|arb|top_priority_reg[0]\, u0|mm_interconnect_1|cmd_mux_002|arb|top_priority_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|arb|grant[0]~1\, u0|mm_interconnect_1|cmd_mux_002|arb|grant[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|saved_grant[0]\, u0|mm_interconnect_1|cmd_mux_002|saved_grant[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_payload[0]\, u0|mm_interconnect_1|cmd_mux_002|src_payload[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|write~1\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|write~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem_used[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|mem_used[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux_002|src0_valid\, u0|mm_interconnect_1|rsp_demux_002|src0_valid, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|WideOr1\, u0|mm_interconnect_1|rsp_mux|WideOr1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|router_001|src_channel[2]~0\, u0|mm_interconnect_1|router_001|src_channel[2]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[2]\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_valid~0\, u0|mm_interconnect_1|cmd_mux_002|src_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[34]\, u0|mm_interconnect_1|cmd_mux_002|src_data[34], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[33]\, u0|mm_interconnect_1|cmd_mux_002|src_data[33], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[35]\, u0|mm_interconnect_1|cmd_mux_002|src_data[35], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|cp_ready~0\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|cp_ready~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|cp_ready~1\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|cp_ready~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~3\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~4\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~4, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux|sink_ready~2\, u0|mm_interconnect_1|cmd_demux|sink_ready~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux|WideOr0~0\, u0|mm_interconnect_1|cmd_demux|WideOr0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|sop_enable~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|sop_enable~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|sop_enable\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|sop_enable, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[5]~1\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[5]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux|src2_valid~1\, u0|mm_interconnect_1|cmd_demux|src2_valid~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|arb|grant[1]~0\, u0|mm_interconnect_1|cmd_mux_002|arb|grant[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|saved_grant[1]\, u0|mm_interconnect_1|cmd_mux_002|saved_grant[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux_002|src_data[32]\, u0|mm_interconnect_1|cmd_mux_002|src_data[32], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|WideOr0~0\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|WideOr0~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|m0_read~1\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent|m0_read~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|wait_latency_counter~1\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|wait_latency_counter~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|wait_latency_counter[0]\, u0|mm_interconnect_1|output_switcher_cfg_avalon_translator|wait_latency_counter[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|write~0\, u0|mm_interconnect_1|output_switcher_cfg_avalon_agent_rsp_fifo|write~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~3\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~3, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2\, u0|mm_interconnect_1|output_switcher_cfg_avalon_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_001|sink_ready~2\, u0|mm_interconnect_1|cmd_demux_001|sink_ready~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_001|sink_ready~0\, u0|mm_interconnect_1|cmd_demux_001|sink_ready~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~0\, u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux_001|src0_valid~0\, u0|mm_interconnect_1|cmd_demux_001|src0_valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|arb|grant[1]~0\, u0|mm_interconnect_1|cmd_mux|arb|grant[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|saved_grant[1]\, u0|mm_interconnect_1|cmd_mux|saved_grant[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[73]\, u0|mm_interconnect_1|cmd_mux|src_data[73], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[3]~0\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[3]~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~2\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~2, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]\, u0|mm_interconnect_1|audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|internal_reset~0\, u0|audio_and_video_config_0|internal_reset~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|internal_reset\, u0|audio_and_video_config_0|internal_reset, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol~11\, u0|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol~11, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE~DUPLICATE\, u0|audio_and_video_config_0|Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|serial_data~1\, u0|audio_and_video_config_0|Serial_Bus_Controller|serial_data~1, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|serial_data~2\, u0|audio_and_video_config_0|Serial_Bus_Controller|serial_data~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Selector12~0\, u0|spi_system_0|Controller|Selector12~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|reset\, u0|spi_system_0|Controller|reset, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|convBlock~0\, u0|spi_system_0|Controller|convBlock~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|convBlock\, u0|spi_system_0|Controller|convBlock, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Add6~21\, u0|spi_system_0|Controller|Add6~21, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Add6~1\, u0|spi_system_0|Controller|Add6~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Add6~29\, u0|spi_system_0|Controller|Add6~29, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|tickCount[3]\, u0|spi_system_0|Controller|tickCount[3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Add6~33\, u0|spi_system_0|Controller|Add6~33, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|tickCount[4]\, u0|spi_system_0|Controller|tickCount[4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Add6~37\, u0|spi_system_0|Controller|Add6~37, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|tickCount[5]\, u0|spi_system_0|Controller|tickCount[5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Add6~17\, u0|spi_system_0|Controller|Add6~17, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|tickCount[6]\, u0|spi_system_0|Controller|tickCount[6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Equal2~0\, u0|spi_system_0|Controller|Equal2~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Add6~13\, u0|spi_system_0|Controller|Add6~13, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|tickCount[7]\, u0|spi_system_0|Controller|tickCount[7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Add6~5\, u0|spi_system_0|Controller|Add6~5, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|tickCount[8]\, u0|spi_system_0|Controller|tickCount[8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Add6~9\, u0|spi_system_0|Controller|Add6~9, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|tickCount[9]\, u0|spi_system_0|Controller|tickCount[9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Equal2~1\, u0|spi_system_0|Controller|Equal2~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|tickCount[0]~0\, u0|spi_system_0|Controller|tickCount[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|tickCount[0]\, u0|spi_system_0|Controller|tickCount[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|Add6~25\, u0|spi_system_0|Controller|Add6~25, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|tickCount[1]\, u0|spi_system_0|Controller|tickCount[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|tickCount[2]\, u0|spi_system_0|Controller|tickCount[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|CONVST~0\, u0|spi_system_0|Controller|CONVST~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|CONVST\, u0|spi_system_0|Controller|CONVST, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll\, u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m\, u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst\, u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, DE1_SoC_top_level, 1
instance = comp, \HPS_DDR3_RZQ~input\, HPS_DDR3_RZQ~input, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0\, u0|hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0, DE1_SoC_top_level, 1
instance = comp, \HPS_DDR3_DM[2]~_s2p_logic_blk\, HPS_DDR3_DM[2]~_s2p_logic_blk, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, DE1_SoC_top_level, 1
instance = comp, \HPS_DDR3_DM[0]~_s2p_logic_blk\, HPS_DDR3_DM[0]~_s2p_logic_blk, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0], DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, DE1_SoC_top_level, 1
instance = comp, \HPS_ENET_RX_CLK~input\, HPS_ENET_RX_CLK~input, DE1_SoC_top_level, 1
instance = comp, \HPS_ENET_RX_DV~input\, HPS_ENET_RX_DV~input, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~input\, u0|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~input, DE1_SoC_top_level, 1
instance = comp, \HPS_ENET_RX_DATA[0]~input\, HPS_ENET_RX_DATA[0]~input, DE1_SoC_top_level, 1
instance = comp, \HPS_ENET_RX_DATA[1]~input\, HPS_ENET_RX_DATA[1]~input, DE1_SoC_top_level, 1
instance = comp, \HPS_ENET_RX_DATA[2]~input\, HPS_ENET_RX_DATA[2]~input, DE1_SoC_top_level, 1
instance = comp, \HPS_ENET_RX_DATA[3]~input\, HPS_ENET_RX_DATA[3]~input, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|emac1_inst\, u0|hps_0|hps_io|border|emac1_inst, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~input\, u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~input, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~input\, u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~input, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~input\, u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~input, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~input\, u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~input, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~input\, u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~input, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|sdio_inst\, u0|hps_0|hps_io|border|sdio_inst, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO35[0]~input\, u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO35[0]~input, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO53[0]~input\, u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO53[0]~input, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO54[0]~input\, u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO54[0]~input, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|gpio_inst\, u0|hps_0|hps_io|border|gpio_inst, DE1_SoC_top_level, 1
instance = comp, \AUD_DACLRCK~input\, AUD_DACLRCK~input, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|DAC_Left_Right_Clock_Edges|cur_test_clk\, u0|audio_controller|DAC_Left_Right_Clock_Edges|cur_test_clk, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|DAC_Left_Right_Clock_Edges|last_test_clk\, u0|audio_controller|DAC_Left_Right_Clock_Edges|last_test_clk, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|done_dac_channel_sync\, u0|audio_controller|done_dac_channel_sync, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|done_dac_channel_sync~0\, u0|audio_controller|done_dac_channel_sync~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|done_dac_channel_sync~DUPLICATE\, u0|audio_controller|done_dac_channel_sync~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|left_channel_was_read~0\, u0|audio_controller|Audio_Out_Serializer|left_channel_was_read~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|left_channel_was_read\, u0|audio_controller|Audio_Out_Serializer|left_channel_was_read, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|read_right_channel~0\, u0|audio_controller|Audio_Out_Serializer|read_right_channel~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Add1~13\, u0|audio_controller|Audio_Out_Serializer|Add1~13, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|right_channel_fifo_write_space[0]\, u0|audio_controller|Audio_Out_Serializer|right_channel_fifo_write_space[0], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Add1~17\, u0|audio_controller|Audio_Out_Serializer|Add1~17, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Add1~21\, u0|audio_controller|Audio_Out_Serializer|Add1~21, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Add1~25\, u0|audio_controller|Audio_Out_Serializer|Add1~25, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Add1~29\, u0|audio_controller|Audio_Out_Serializer|Add1~29, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|right_channel_fifo_write_space[4]\, u0|audio_controller|Audio_Out_Serializer|right_channel_fifo_write_space[4], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|right_channel_fifo_write_space[1]\, u0|audio_controller|Audio_Out_Serializer|right_channel_fifo_write_space[1], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|right_channel_fifo_write_space[2]\, u0|audio_controller|Audio_Out_Serializer|right_channel_fifo_write_space[2], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|right_channel_fifo_write_space[3]\, u0|audio_controller|Audio_Out_Serializer|right_channel_fifo_write_space[3], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|WideOr1~0\, u0|audio_controller|WideOr1~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Add1~1\, u0|audio_controller|Audio_Out_Serializer|Add1~1, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Add1~5\, u0|audio_controller|Audio_Out_Serializer|Add1~5, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Add1~9\, u0|audio_controller|Audio_Out_Serializer|Add1~9, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|right_channel_fifo_write_space[7]\, u0|audio_controller|Audio_Out_Serializer|right_channel_fifo_write_space[7], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|stateAvalonLIn\, u0|output_switcher|stateAvalonLIn, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|STSink_In_L_Ready~0\, u0|output_switcher|STSink_In_L_Ready~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|STSink_In_L_Ready\, u0|output_switcher|STSink_In_L_Ready, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|channel~3\, u0|spi_system_0|Streaming|channel~3, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|StateM.s_waitdata3~DUPLICATE\, u0|spi_system_0|DMA|StateM.s_waitdata3~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Selector43~0\, u0|spi_system_0|DMA|Selector43~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|DMA|Streaming_Valid\, u0|spi_system_0|DMA|Streaming_Valid, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~0\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|valid_wrreq~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~0\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~0\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a3, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6~0\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a6, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a[1]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5~0\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a5, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~3\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~3, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a[0]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|sub_parity10a[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~2\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity9\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|parity9, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~0\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~0\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[1]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~0\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[3]~feeder\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[3]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[2]~feeder\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[2]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[2]~feeder\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[2]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[1]~0\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[1]~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[1]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~1\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[3]~2\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[3]~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[3]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[2]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[4]~3\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[4]~3, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[4]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[6]~4\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[6]~4, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[6]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity6a1\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity6a1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[5]~5\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[5]~5, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[5]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~3\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~3, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity6a0\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|sub_parity6a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~2\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|parity5\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|parity5, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~0\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[0]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[0]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0]~0\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[0]~feeder\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[0]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[3]~feeder\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[3]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[1]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[5]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[6]~DUPLICATE\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[6]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[6]~feeder\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[6]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[4]~feeder\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[4]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[4]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[5]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[5]~feeder\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[5]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[6]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[6]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|channel~2\, u0|spi_system_0|Streaming|channel~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|channel[4]\, u0|spi_system_0|Streaming|channel[4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|rdreq~0\, u0|spi_system_0|Streaming|rdreq~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|channel~6\, u0|spi_system_0|Streaming|channel~6, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|channel[1]\, u0|spi_system_0|Streaming|channel[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|channel[2]\, u0|spi_system_0|Streaming|channel[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|channel~4\, u0|spi_system_0|Streaming|channel~4, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|channel[3]\, u0|spi_system_0|Streaming|channel[3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|Source_Valid~0\, u0|spi_system_0|Streaming|Source_Valid~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|rdreq~1\, u0|spi_system_0|Streaming|rdreq~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|rdreq~2\, u0|spi_system_0|Streaming|rdreq~2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|rdreq\, u0|spi_system_0|Streaming|rdreq, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[1]~feeder\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[1]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|valid_rdreq~0\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|valid_rdreq~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0~1\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_comb_bita0~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|_~0\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[2]~1\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[2]~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[2]~DUPLICATE\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p|counter7a[2]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[2]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|rdptr_g[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~1\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|_~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~0\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g[4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin|xor5\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin|xor5, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin|xor4\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin|xor4, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_bwp|dffe15a[4]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_bwp|dffe15a[4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin|xor5\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin|xor5, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin|xor4\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin|xor4, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_brp|dffe15a[4]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_brp|dffe15a[4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin|xor3\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin|xor3, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_bwp|dffe15a[3]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_bwp|dffe15a[3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin|xor3\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin|xor3, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_brp|dffe15a[3]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_brp|dffe15a[3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin|xor2\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin|xor2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_bwp|dffe15a[2]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_bwp|dffe15a[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin|xor2\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin|xor2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_brp|dffe15a[2]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_brp|dffe15a[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin|xor1\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin|xor1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_brp|dffe15a[1]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_brp|dffe15a[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin|xor1\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin|xor1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_bwp|dffe15a[1]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_bwp|dffe15a[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin|xor0\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin|xor0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_brp|dffe15a[0]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_brp|dffe15a[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin|xor0\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin|xor0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_bwp|dffe15a[0]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_bwp|dffe15a[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|op_1~22\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|op_1~22, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|op_1~18\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|op_1~18, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|op_1~14\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|op_1~14, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|op_1~5\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|op_1~5, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|op_1~9\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|op_1~9, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_bwp|dffe15a[5]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_bwp|dffe15a[5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_brp|dffe15a[5]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ws_brp|dffe15a[5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|op_1~1\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|op_1~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|Selector2~0\, u0|spi_system_0|Streaming|Selector2~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|Selector1~0\, u0|spi_system_0|Streaming|Selector1~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|Selector1~1\, u0|spi_system_0|Streaming|Selector1~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|StateM.s_wait\, u0|spi_system_0|Streaming|StateM.s_wait, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|Selector2~1\, u0|spi_system_0|Streaming|Selector2~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|StateM.s_transmit1\, u0|spi_system_0|Streaming|StateM.s_transmit1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|StateM.s_transmit3~0\, u0|spi_system_0|Streaming|StateM.s_transmit3~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|StateM.s_transmit2\, u0|spi_system_0|Streaming|StateM.s_transmit2, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|StateM.s_transmit3\, u0|spi_system_0|Streaming|StateM.s_transmit3, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|channel[5]~1\, u0|spi_system_0|Streaming|channel[5]~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|channel[0]\, u0|spi_system_0|Streaming|channel[0], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|channel~5\, u0|spi_system_0|Streaming|channel~5, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|channel[2]~DUPLICATE\, u0|spi_system_0|Streaming|channel[2]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|Add0~0\, u0|spi_system_0|Streaming|Add0~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|channel~0\, u0|spi_system_0|Streaming|channel~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|channel[5]\, u0|spi_system_0|Streaming|channel[5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|Source_Valid~1\, u0|spi_system_0|Streaming|Source_Valid~1, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|Selector6~0\, u0|spi_system_0|Streaming|Selector6~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|Source_Valid\, u0|spi_system_0|Streaming|Source_Valid, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|RDataValid~0\, u0|output_switcher|RDataValid~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|RDataValid\, u0|output_switcher|RDataValid, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_R_Avalon_Valid~feeder\, u0|output_switcher|Out_R_Avalon_Valid~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|DataOK_DMA~0\, u0|output_switcher|DataOK_DMA~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|DataOK_DMA\, u0|output_switcher|DataOK_DMA, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_R_Avalon_Valid\, u0|output_switcher|Out_R_Avalon_Valid, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|right_channel_fifo_write_space[5]\, u0|audio_controller|Audio_Out_Serializer|right_channel_fifo_write_space[5], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|right_channel_fifo_write_space[6]\, u0|audio_controller|Audio_Out_Serializer|right_channel_fifo_write_space[6], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|comb~1\, u0|audio_controller|Audio_Out_Serializer|comb~1, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~DUPLICATE\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~DUPLICATE\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Add0~17\, u0|audio_controller|Audio_Out_Serializer|Add0~17, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Add0~21\, u0|audio_controller|Audio_Out_Serializer|Add0~21, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Add0~13\, u0|audio_controller|Audio_Out_Serializer|Add0~13, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Add0~25\, u0|audio_controller|Audio_Out_Serializer|Add0~25, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Add0~29\, u0|audio_controller|Audio_Out_Serializer|Add0~29, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Add0~5\, u0|audio_controller|Audio_Out_Serializer|Add0~5, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|left_channel_fifo_write_space[5]\, u0|audio_controller|Audio_Out_Serializer|left_channel_fifo_write_space[5], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|left_channel_fifo_write_space[1]\, u0|audio_controller|Audio_Out_Serializer|left_channel_fifo_write_space[1], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|left_channel_fifo_write_space[3]\, u0|audio_controller|Audio_Out_Serializer|left_channel_fifo_write_space[3], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|left_channel_fifo_write_space[0]\, u0|audio_controller|Audio_Out_Serializer|left_channel_fifo_write_space[0], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|left_channel_fifo_write_space[2]\, u0|audio_controller|Audio_Out_Serializer|left_channel_fifo_write_space[2], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|left_channel_fifo_write_space[4]\, u0|audio_controller|Audio_Out_Serializer|left_channel_fifo_write_space[4], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|WideOr0~0\, u0|audio_controller|WideOr0~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Add0~1\, u0|audio_controller|Audio_Out_Serializer|Add0~1, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|left_channel_fifo_write_space[6]\, u0|audio_controller|Audio_Out_Serializer|left_channel_fifo_write_space[6], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_L_Avalon_Valid\, u0|output_switcher|Out_L_Avalon_Valid, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Add0~9\, u0|audio_controller|Audio_Out_Serializer|Add0~9, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|left_channel_fifo_write_space[7]\, u0|audio_controller|Audio_Out_Serializer|left_channel_fifo_write_space[7], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|comb~0\, u0|audio_controller|Audio_Out_Serializer|comb~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]~DUPLICATE\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_0~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|read_left_channel\, u0|audio_controller|Audio_Out_Serializer|read_left_channel, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~_wirecell\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|cntr_b|counter_reg_bit0~_wirecell, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ram_address_b[6]\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|ram_address_b[6], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|rvalid~0\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|rvalid~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0\, u0|spi_system_0|Streaming|FIFO_Streaming_inst|dcfifo_mixed_widths_component|auto_generated|fifo_ram|ram_block11a0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|Source_Data[6]~feeder\, u0|spi_system_0|Streaming|Source_Data[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|Source_Data[21]~0\, u0|spi_system_0|Streaming|Source_Data[21]~0, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|Source_Data[6]\, u0|spi_system_0|Streaming|Source_Data[6], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_L[0]~feeder\, u0|output_switcher|signal_holder_L[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_L[4]~0\, u0|output_switcher|signal_holder_L[4]~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_L[0]\, u0|output_switcher|signal_holder_L[0], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_L_Avalon_Data[0]~feeder\, u0|output_switcher|Out_L_Avalon_Data[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0\, u0|mm_interconnect_0|hps_0_f2h_sdram0_data_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[16]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[16]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|take_in_data~0\, u0|mm_interconnect_0|crosser_002|clock_xer|take_in_data~0, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[16]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[16], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[16]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[16], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[15]~0\, u0|output_switcher|signal_holder_DMA[15]~0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[16]\, u0|output_switcher|signal_holder_DMA[16], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_L_Avalon_Data[0]\, u0|output_switcher|Out_L_Avalon_Data[0], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|read_left_channel~0\, u0|audio_controller|Audio_Out_Serializer|read_left_channel~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|Source_Data[7]~feeder\, u0|spi_system_0|Streaming|Source_Data[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|Source_Data[7]\, u0|spi_system_0|Streaming|Source_Data[7], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_L[1]\, u0|output_switcher|signal_holder_L[1], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_L_Avalon_Data[1]~feeder\, u0|output_switcher|Out_L_Avalon_Data[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[17]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[17]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[17]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[17], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[17]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[17]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[17]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[17], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[17]~feeder\, u0|output_switcher|signal_holder_DMA[17]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[17]\, u0|output_switcher|signal_holder_DMA[17], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_L_Avalon_Data[1]\, u0|output_switcher|Out_L_Avalon_Data[1], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|Source_Data[8]\, u0|spi_system_0|Streaming|Source_Data[8], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_L[2]~feeder\, u0|output_switcher|signal_holder_L[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_L[2]\, u0|output_switcher|signal_holder_L[2], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_L_Avalon_Data[2]~feeder\, u0|output_switcher|Out_L_Avalon_Data[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[18]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[18], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[18]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[18]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[18]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[18], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[18]\, u0|output_switcher|signal_holder_DMA[18], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_L_Avalon_Data[2]\, u0|output_switcher|Out_L_Avalon_Data[2], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|Source_Data[9]~feeder\, u0|spi_system_0|Streaming|Source_Data[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|Source_Data[9]\, u0|spi_system_0|Streaming|Source_Data[9], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_L[3]\, u0|output_switcher|signal_holder_L[3], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_L_Avalon_Data[3]~feeder\, u0|output_switcher|Out_L_Avalon_Data[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[19]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[19]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[19]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[19], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[19]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[19]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[19]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[19], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[19]\, u0|output_switcher|signal_holder_DMA[19], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_L_Avalon_Data[3]\, u0|output_switcher|Out_L_Avalon_Data[3], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|Source_Data[10]\, u0|spi_system_0|Streaming|Source_Data[10], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_L[4]\, u0|output_switcher|signal_holder_L[4], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_L_Avalon_Data[4]~feeder\, u0|output_switcher|Out_L_Avalon_Data[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[20]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[20], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[20]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[20], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[20]\, u0|output_switcher|signal_holder_DMA[20], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_L_Avalon_Data[4]\, u0|output_switcher|Out_L_Avalon_Data[4], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|Source_Data[11]~feeder\, u0|spi_system_0|Streaming|Source_Data[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|Source_Data[11]\, u0|spi_system_0|Streaming|Source_Data[11], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_L[5]~feeder\, u0|output_switcher|signal_holder_L[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_L[5]\, u0|output_switcher|signal_holder_L[5], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_L_Avalon_Data[5]~feeder\, u0|output_switcher|Out_L_Avalon_Data[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[21]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[21], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[21]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[21]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[21]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[21], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[21]~feeder\, u0|output_switcher|signal_holder_DMA[21]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[21]\, u0|output_switcher|signal_holder_DMA[21], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_L_Avalon_Data[5]\, u0|output_switcher|Out_L_Avalon_Data[5], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|Source_Data[12]~feeder\, u0|spi_system_0|Streaming|Source_Data[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|Source_Data[12]\, u0|spi_system_0|Streaming|Source_Data[12], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_L[6]~feeder\, u0|output_switcher|signal_holder_L[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_L[6]\, u0|output_switcher|signal_holder_L[6], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_L_Avalon_Data[6]~feeder\, u0|output_switcher|Out_L_Avalon_Data[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[22]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[22]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[22]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[22], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[22]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[22], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[22]~feeder\, u0|output_switcher|signal_holder_DMA[22]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[22]\, u0|output_switcher|signal_holder_DMA[22], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_L_Avalon_Data[6]\, u0|output_switcher|Out_L_Avalon_Data[6], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|Source_Data[13]\, u0|spi_system_0|Streaming|Source_Data[13], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_L[7]~feeder\, u0|output_switcher|signal_holder_L[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_L[7]\, u0|output_switcher|signal_holder_L[7], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_L_Avalon_Data[7]~feeder\, u0|output_switcher|Out_L_Avalon_Data[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[23]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[23]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[23], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[23]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[23]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[23], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[23]~feeder\, u0|output_switcher|signal_holder_DMA[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[23]\, u0|output_switcher|signal_holder_DMA[23], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_L_Avalon_Data[7]\, u0|output_switcher|Out_L_Avalon_Data[7], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|Source_Data[14]~feeder\, u0|spi_system_0|Streaming|Source_Data[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|Source_Data[14]\, u0|spi_system_0|Streaming|Source_Data[14], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_L[8]~feeder\, u0|output_switcher|signal_holder_L[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_L[8]\, u0|output_switcher|signal_holder_L[8], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_L_Avalon_Data[8]~feeder\, u0|output_switcher|Out_L_Avalon_Data[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[24]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[24]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[24]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[24], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[24]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[24]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[24]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[24], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[24]\, u0|output_switcher|signal_holder_DMA[24], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_L_Avalon_Data[8]\, u0|output_switcher|Out_L_Avalon_Data[8], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|Source_Data[15]\, u0|spi_system_0|Streaming|Source_Data[15], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_L[9]\, u0|output_switcher|signal_holder_L[9], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_L_Avalon_Data[9]~feeder\, u0|output_switcher|Out_L_Avalon_Data[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[25]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[25]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[25]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[25], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[25]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[25]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[25]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[25], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[25]\, u0|output_switcher|signal_holder_DMA[25], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_L_Avalon_Data[9]\, u0|output_switcher|Out_L_Avalon_Data[9], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|Source_Data[16]\, u0|spi_system_0|Streaming|Source_Data[16], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_L[10]\, u0|output_switcher|signal_holder_L[10], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_L_Avalon_Data[10]~feeder\, u0|output_switcher|Out_L_Avalon_Data[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[26]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[26]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[26]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[26], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[26]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[26]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[26]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[26], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[26]~feeder\, u0|output_switcher|signal_holder_DMA[26]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[26]\, u0|output_switcher|signal_holder_DMA[26], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_L_Avalon_Data[10]\, u0|output_switcher|Out_L_Avalon_Data[10], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|Source_Data[17]~feeder\, u0|spi_system_0|Streaming|Source_Data[17]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|Source_Data[17]\, u0|spi_system_0|Streaming|Source_Data[17], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_L[11]~feeder\, u0|output_switcher|signal_holder_L[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_L[11]\, u0|output_switcher|signal_holder_L[11], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_L_Avalon_Data[11]~feeder\, u0|output_switcher|Out_L_Avalon_Data[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[27]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[27]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[27]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[27], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[27]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[27], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[27]\, u0|output_switcher|signal_holder_DMA[27], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_L_Avalon_Data[11]\, u0|output_switcher|Out_L_Avalon_Data[11], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|Source_Data[18]\, u0|spi_system_0|Streaming|Source_Data[18], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_L[12]\, u0|output_switcher|signal_holder_L[12], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_L_Avalon_Data[12]~feeder\, u0|output_switcher|Out_L_Avalon_Data[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[28]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[28], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[28]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[28]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[28]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[28], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[28]\, u0|output_switcher|signal_holder_DMA[28], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_L_Avalon_Data[12]\, u0|output_switcher|Out_L_Avalon_Data[12], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|Source_Data[19]\, u0|spi_system_0|Streaming|Source_Data[19], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_L[13]\, u0|output_switcher|signal_holder_L[13], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_L_Avalon_Data[13]~feeder\, u0|output_switcher|Out_L_Avalon_Data[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[29]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[29]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[29]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[29], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[29]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[29]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[29]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[29], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[29]\, u0|output_switcher|signal_holder_DMA[29], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_L_Avalon_Data[13]\, u0|output_switcher|Out_L_Avalon_Data[13], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|Source_Data[20]\, u0|spi_system_0|Streaming|Source_Data[20], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_L[14]\, u0|output_switcher|signal_holder_L[14], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_L_Avalon_Data[14]~feeder\, u0|output_switcher|Out_L_Avalon_Data[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[30]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[30]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[30]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[30], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[30]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[30]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[30]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[30], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[30]\, u0|output_switcher|signal_holder_DMA[30], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_L_Avalon_Data[14]\, u0|output_switcher|Out_L_Avalon_Data[14], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|Source_Data[21]~feeder\, u0|spi_system_0|Streaming|Source_Data[21]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Streaming|Source_Data[21]\, u0|spi_system_0|Streaming|Source_Data[21], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_L[15]~feeder\, u0|output_switcher|signal_holder_L[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_L[15]\, u0|output_switcher|signal_holder_L[15], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_L_Avalon_Data[15]~feeder\, u0|output_switcher|Out_L_Avalon_Data[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[31]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[31], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[31]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[31]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[31]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[31], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[31]\, u0|output_switcher|signal_holder_DMA[31], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_L_Avalon_Data[15]\, u0|output_switcher|Out_L_Avalon_Data[15], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_R_Avalon_Data[0]~feeder\, u0|output_switcher|Out_R_Avalon_Data[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[0], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[0]~feeder\, u0|output_switcher|signal_holder_DMA[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[0]\, u0|output_switcher|signal_holder_DMA[0], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_R_Avalon_Data[0]\, u0|output_switcher|Out_R_Avalon_Data[0], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_R_Avalon_Data[1]~feeder\, u0|output_switcher|Out_R_Avalon_Data[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[1], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[1], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[1]\, u0|output_switcher|signal_holder_DMA[1], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_R_Avalon_Data[1]\, u0|output_switcher|Out_R_Avalon_Data[1], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_R_Avalon_Data[2]~feeder\, u0|output_switcher|Out_R_Avalon_Data[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[2], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[2], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[2]~feeder\, u0|output_switcher|signal_holder_DMA[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[2]\, u0|output_switcher|signal_holder_DMA[2], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_R_Avalon_Data[2]\, u0|output_switcher|Out_R_Avalon_Data[2], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_R_Avalon_Data[3]~feeder\, u0|output_switcher|Out_R_Avalon_Data[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[3], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[3], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[3]~feeder\, u0|output_switcher|signal_holder_DMA[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[3]\, u0|output_switcher|signal_holder_DMA[3], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_R_Avalon_Data[3]\, u0|output_switcher|Out_R_Avalon_Data[3], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_R_Avalon_Data[4]~feeder\, u0|output_switcher|Out_R_Avalon_Data[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[4], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[4], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[4]~feeder\, u0|output_switcher|signal_holder_DMA[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[4]\, u0|output_switcher|signal_holder_DMA[4], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_R_Avalon_Data[4]\, u0|output_switcher|Out_R_Avalon_Data[4], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_R_Avalon_Data[5]~feeder\, u0|output_switcher|Out_R_Avalon_Data[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[5], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[5], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[5]~feeder\, u0|output_switcher|signal_holder_DMA[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[5]\, u0|output_switcher|signal_holder_DMA[5], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_R_Avalon_Data[5]\, u0|output_switcher|Out_R_Avalon_Data[5], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_R_Avalon_Data[6]~feeder\, u0|output_switcher|Out_R_Avalon_Data[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[6], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[6], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[6]~feeder\, u0|output_switcher|signal_holder_DMA[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[6]\, u0|output_switcher|signal_holder_DMA[6], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_R_Avalon_Data[6]\, u0|output_switcher|Out_R_Avalon_Data[6], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_R_Avalon_Data[7]~feeder\, u0|output_switcher|Out_R_Avalon_Data[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[7], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[7], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[7]~feeder\, u0|output_switcher|signal_holder_DMA[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[7]\, u0|output_switcher|signal_holder_DMA[7], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_R_Avalon_Data[7]\, u0|output_switcher|Out_R_Avalon_Data[7], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_R_Avalon_Data[8]~feeder\, u0|output_switcher|Out_R_Avalon_Data[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[8]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[8]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[8], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[8]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[8], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[8]\, u0|output_switcher|signal_holder_DMA[8], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_R_Avalon_Data[8]\, u0|output_switcher|Out_R_Avalon_Data[8], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_R_Avalon_Data[9]~feeder\, u0|output_switcher|Out_R_Avalon_Data[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[9]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[9], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[9]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[9], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[9]~feeder\, u0|output_switcher|signal_holder_DMA[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[9]\, u0|output_switcher|signal_holder_DMA[9], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_R_Avalon_Data[9]\, u0|output_switcher|Out_R_Avalon_Data[9], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_R_Avalon_Data[10]~feeder\, u0|output_switcher|Out_R_Avalon_Data[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[10]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[10], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[10]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[10]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[10], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[10]\, u0|output_switcher|signal_holder_DMA[10], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_R_Avalon_Data[10]\, u0|output_switcher|Out_R_Avalon_Data[10], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_R_Avalon_Data[11]~feeder\, u0|output_switcher|Out_R_Avalon_Data[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[11]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[11]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[11], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[11]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[11]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[11], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[11]~feeder\, u0|output_switcher|signal_holder_DMA[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[11]\, u0|output_switcher|signal_holder_DMA[11], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_R_Avalon_Data[11]\, u0|output_switcher|Out_R_Avalon_Data[11], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_R_Avalon_Data[12]~feeder\, u0|output_switcher|Out_R_Avalon_Data[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[12]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[12], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[12]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[12]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[12], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[12]~feeder\, u0|output_switcher|signal_holder_DMA[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[12]\, u0|output_switcher|signal_holder_DMA[12], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_R_Avalon_Data[12]\, u0|output_switcher|Out_R_Avalon_Data[12], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_R_Avalon_Data[13]~feeder\, u0|output_switcher|Out_R_Avalon_Data[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[13]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[13]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[13], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[13]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[13]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[13], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[13]~feeder\, u0|output_switcher|signal_holder_DMA[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[13]\, u0|output_switcher|signal_holder_DMA[13], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_R_Avalon_Data[13]\, u0|output_switcher|Out_R_Avalon_Data[13], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_R_Avalon_Data[14]~feeder\, u0|output_switcher|Out_R_Avalon_Data[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[14]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[14], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[14]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[14], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[14]~feeder\, u0|output_switcher|signal_holder_DMA[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[14]\, u0|output_switcher|signal_holder_DMA[14], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_R_Avalon_Data[14]\, u0|output_switcher|Out_R_Avalon_Data[14], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_R_Avalon_Data[15]~feeder\, u0|output_switcher|Out_R_Avalon_Data[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[15]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[15], DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[15]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[15]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[15], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[15]~feeder\, u0|output_switcher|signal_holder_DMA[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|signal_holder_DMA[15]\, u0|output_switcher|signal_holder_DMA[15], DE1_SoC_top_level, 1
instance = comp, \u0|output_switcher|Out_R_Avalon_Data[15]\, u0|output_switcher|Out_R_Avalon_Data[15], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|audio_controller|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \AUD_BCLK~input\, AUD_BCLK~input, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Bit_Clock_Edges|cur_test_clk\, u0|audio_controller|Bit_Clock_Edges|cur_test_clk, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Bit_Clock_Edges|last_test_clk\, u0|audio_controller|Bit_Clock_Edges|last_test_clk, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg[10]~2\, u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg[10]~2, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg[0]~DUPLICATE\, u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg[0]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg~18\, u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg~18, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg~19\, u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg~19, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg[0]\, u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg[0], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg~17\, u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg~17, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg[10]~1\, u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg[10]~1, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg[10]~3\, u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg[10]~3, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg[1]\, u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg[1], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg~16\, u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg~16, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg[2]\, u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg[2], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg~15\, u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg~15, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg[3]\, u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg[3], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg~14\, u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg~14, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg[4]\, u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg[4], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg~13\, u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg~13, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg[5]\, u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg[5], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg~12\, u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg~12, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg[6]\, u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg[6], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg~11\, u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg~11, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg[7]\, u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg[7], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg~10\, u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg~10, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg[8]\, u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg[8], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg~9\, u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg~9, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg[9]\, u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg[9], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg~8\, u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg~8, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg[10]\, u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg[10], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg~7\, u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg~7, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg[11]\, u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg[11], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg~6\, u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg~6, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg[12]\, u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg[12], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg~5\, u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg~5, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg[13]\, u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg[13], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg~4\, u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg~4, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg[14]\, u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg[14], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg~0\, u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg~0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg[15]\, u0|audio_controller|Audio_Out_Serializer|data_out_shift_reg[15], DE1_SoC_top_level, 1
instance = comp, \u0|audio_controller|Audio_Out_Serializer|serial_audio_out_data\, u0|audio_controller|Audio_Out_Serializer|serial_audio_out_data, DE1_SoC_top_level, 1
instance = comp, \u0|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT\, u0|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT, DE1_SoC_top_level, 1
instance = comp, \u0|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL\, u0|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL, DE1_SoC_top_level, 1
instance = comp, \u0|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG\, u0|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG, DE1_SoC_top_level, 1
instance = comp, \u0|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER\, u0|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER, DE1_SoC_top_level, 1
instance = comp, \u0|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0\, u0|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|new_clk\, u0|audio_and_video_config_0|Serial_Bus_Controller|Serial_Config_Clock_Generator|new_clk, DE1_SoC_top_level, 1
instance = comp, \u0|audio_and_video_config_0|Serial_Bus_Controller|serial_clk~0\, u0|audio_and_video_config_0|Serial_Bus_Controller|serial_clk~0, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out, DE1_SoC_top_level, 1
instance = comp, \HPS_UART_RX~input\, HPS_UART_RX~input, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|hps_io|border|uart0_inst\, u0|hps_0|hps_io|border|uart0_inst, DE1_SoC_top_level, 1
instance = comp, \altera_reserved_tms~input\, altera_reserved_tms~input, DE1_SoC_top_level, 1
instance = comp, \altera_reserved_tck~input\, altera_reserved_tck~input, DE1_SoC_top_level, 1
instance = comp, \altera_reserved_tdi~input\, altera_reserved_tdi~input, DE1_SoC_top_level, 1
instance = comp, \altera_internal_jtag~TCKUTAPCLKENA0\, altera_internal_jtag~TCKUTAPCLKENA0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|~GND\, auto_signaltap_0|~GND, DE1_SoC_top_level, 1
instance = comp, \~GND\, ~GND, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal1~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]~5, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~15\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~15, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~2, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][8]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][8]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][8]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][8], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][8]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][8]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][8]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][8], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][9]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][9]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][9]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][9], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][9]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][9]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][9]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][9], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~4, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal11~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~2, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0], DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~1, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~2, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|state~0\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|state~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|write\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|write, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|state~1\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|state~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|state\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|state, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|count[9]~0\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|count[9]~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|count[9]\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|count[9], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|count[0]\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|count[0], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|count[1]\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|count[1], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|count[2]\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|count[2], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|count[3]~feeder\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|count[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|count[3]\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|count[3], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|count[4]\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|count[4], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|count[5]~feeder\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|count[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|count[5]\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|count[5], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|count[6]\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|count[6], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|count[7]\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|count[7], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|count[8]\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|count[8], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|write~0\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|write~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|write~DUPLICATE\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|write~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|write1\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|write1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|write2\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|write2, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|rst2\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|rst2, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|t_ena~0\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|t_ena~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift[10]\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift[10], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|write_stalled~0\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|write_stalled~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|write_stalled~1\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|write_stalled~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|write_stalled\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|write_stalled, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|write_valid\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|write_valid, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|t_ena~1\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|t_ena~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|t_ena\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|t_ena, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Pyramic_Array_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|jtag_uart_0|the_Pyramic_Array_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Pyramic_Array_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|jtag_uart_0|the_Pyramic_Array_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Pyramic_Array_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|jtag_uart_0|the_Pyramic_Array_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Pyramic_Array_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|jtag_uart_0|the_Pyramic_Array_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Pyramic_Array_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|jtag_uart_0|the_Pyramic_Array_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Pyramic_Array_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|jtag_uart_0|the_Pyramic_Array_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Pyramic_Array_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|jtag_uart_0|the_Pyramic_Array_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Pyramic_Array_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\, u0|jtag_uart_0|the_Pyramic_Array_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Pyramic_Array_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\, u0|jtag_uart_0|the_Pyramic_Array_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Pyramic_Array_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|jtag_uart_0|the_Pyramic_Array_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Pyramic_Array_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|jtag_uart_0|the_Pyramic_Array_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Pyramic_Array_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\, u0|jtag_uart_0|the_Pyramic_Array_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Pyramic_Array_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\, u0|jtag_uart_0|the_Pyramic_Array_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Pyramic_Array_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\, u0|jtag_uart_0|the_Pyramic_Array_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Pyramic_Array_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\, u0|jtag_uart_0|the_Pyramic_Array_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Pyramic_Array_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0\, u0|jtag_uart_0|the_Pyramic_Array_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Pyramic_Array_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0\, u0|jtag_uart_0|the_Pyramic_Array_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Pyramic_Array_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full\, u0|jtag_uart_0|the_Pyramic_Array_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|t_dav~feeder\, u0|jtag_uart_0|t_dav~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|t_dav\, u0|jtag_uart_0|t_dav, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|tck_t_dav\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|tck_t_dav, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|the_Pyramic_Array_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|jtag_uart_0|the_Pyramic_Array_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|rdata[7]\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|rdata[7], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift~3\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift~3, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift[9]\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift[9], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift~4\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift~4, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|rdata[0]~feeder\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|rdata[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|rdata[0]\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|rdata[0], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|rdata[2]\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|rdata[2], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|rdata[3]~feeder\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|rdata[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|rdata[3]\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|rdata[3], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|rdata[4]\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|rdata[4], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|rdata[5]\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|rdata[5], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|rdata[6]\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|rdata[6], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift~12\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift~12, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift[8]\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift[8], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift~11\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift~11, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift[7]\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift[7], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift~10\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift~10, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift[6]\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift[6], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift~9\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift~9, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift[5]\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift[5], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift~8\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift~8, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift[4]\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift[4], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|rdata[1]~feeder\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|rdata[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|rdata[1]\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|rdata[1], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift~7\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift~7, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift[3]\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift[3], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift~6\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift~6, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift[2]\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift[2], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift~5\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift~5, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift[1]\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift[1], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|rvalid\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|rvalid, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift~0\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift~0, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift~1\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift~1, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift[0]\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift[0], DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|tdo~feeder\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|tdo~feeder, DE1_SoC_top_level, 1
instance = comp, \u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|tdo\, u0|jtag_uart_0|Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|tdo, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~3, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|~VCC\, auto_signaltap_0|~VCC, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~5\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~5, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[155]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[155]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[155]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[155], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[154]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[154]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[154]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[154], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[153]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[153], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[152]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[152], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[151]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[151]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[151]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[151], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[150]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[150]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[150]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[150], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[149]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[149]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[149]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[149], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[148]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[148]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[148]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[148], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[147]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[147]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[147]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[147], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[146]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[146]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[146]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[146], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[145]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[145], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[144]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[144]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[144]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[144], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[143]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[143]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[143]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[143], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[142]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[142]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[142]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[142], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[141]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[141]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[141]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[141], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[140]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[140], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[139]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[139]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[139]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[139], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[138]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[138]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[138]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[138], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[137]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[137], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[136]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[136]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[136]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[136], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[135]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[135], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[134]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[134], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[133]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[133]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[133]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[133], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[132]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[132], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[131]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[131], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[130]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[130]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[130]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[130], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[129]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[129], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[128]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[128], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[127]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[127], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[126]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[126]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[126]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[126], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[125]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[125], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[124]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[124]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[124]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[124], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[123]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[123], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[122]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[122], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[121]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[121], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[120]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[120], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[119]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[119], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[118]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[118]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[118]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[118], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[117]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[117]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[117]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[117], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[116]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[116], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[115]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[115]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[115]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[115], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[114]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[114]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[114]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[114], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[113]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[113]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[113]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[113], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[112]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[112]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[112]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[112], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[111]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[111], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[110]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[110]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[110]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[110], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[109]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[109], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[108]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[108]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[108]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[108], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[107]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[107], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[106]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[106]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[106]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[106], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[105]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[105]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[105]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[105], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[104]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[104], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[103]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[103]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[103]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[103], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[102]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[102]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[102]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[102], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[101]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[101], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[100]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[100]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[100]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[100], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[99]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[99], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[98]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[98]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[98]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[98], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[97]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[97], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[96]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[96]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[96]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[96], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[95]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[95], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[94]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[94], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[92]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[92]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[92]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[92], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[91]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[91]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[91]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[91], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[90]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[90], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[88]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[88], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[86]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[86]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[86]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[86], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[85]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[85]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[85]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[85], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[81]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[81]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[81]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[81], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[24]~feeder\, auto_signaltap_0|acq_trigger_in_reg[24]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[24]\, auto_signaltap_0|acq_trigger_in_reg[24], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[23]\, auto_signaltap_0|acq_trigger_in_reg[23], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[28]\, auto_signaltap_0|acq_trigger_in_reg[28], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[25]~feeder\, auto_signaltap_0|acq_trigger_in_reg[25]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[25]\, auto_signaltap_0|acq_trigger_in_reg[25], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[26]~feeder\, auto_signaltap_0|acq_trigger_in_reg[26]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[26]\, auto_signaltap_0|acq_trigger_in_reg[26], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[27]~feeder\, auto_signaltap_0|acq_trigger_in_reg[27]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[27]\, auto_signaltap_0|acq_trigger_in_reg[27], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[39]\, auto_signaltap_0|acq_trigger_in_reg[39], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[40]\, auto_signaltap_0|acq_trigger_in_reg[40], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[35]\, auto_signaltap_0|acq_trigger_in_reg[35], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[37]\, auto_signaltap_0|acq_trigger_in_reg[37], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[38]\, auto_signaltap_0|acq_trigger_in_reg[38], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[36]~feeder\, auto_signaltap_0|acq_trigger_in_reg[36]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[36]\, auto_signaltap_0|acq_trigger_in_reg[36], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[31]\, auto_signaltap_0|acq_trigger_in_reg[31], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[29]\, auto_signaltap_0|acq_trigger_in_reg[29], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[33]~feeder\, auto_signaltap_0|acq_trigger_in_reg[33]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[33]\, auto_signaltap_0|acq_trigger_in_reg[33], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[32]~feeder\, auto_signaltap_0|acq_trigger_in_reg[32]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[32]\, auto_signaltap_0|acq_trigger_in_reg[32], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[30]~feeder\, auto_signaltap_0|acq_trigger_in_reg[30]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[30]\, auto_signaltap_0|acq_trigger_in_reg[30], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[34]\, auto_signaltap_0|acq_trigger_in_reg[34], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[50]\, auto_signaltap_0|acq_trigger_in_reg[50], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[51]\, auto_signaltap_0|acq_trigger_in_reg[51], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[49]~feeder\, auto_signaltap_0|acq_trigger_in_reg[49]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[49]\, auto_signaltap_0|acq_trigger_in_reg[49], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~DUPLICATE\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~DUPLICATE\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~11\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~11, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[14], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[13], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[11], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~41\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~41, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~45\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~45, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~49\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~49, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~53\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~53, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~57\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~57, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~29\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~29, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~7\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~7, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~33\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~33, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~8\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~8, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~37\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~37, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~9\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~9, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~6\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~6, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~4\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~4, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~5\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~5, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15]~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15]~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[15]~DUPLICATE\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[15]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[15]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[15], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]~3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]~3, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~2, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~14\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~14, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~12\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~12, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~5\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~5, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~11\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~11, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~10\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~10, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~6\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~6, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8]~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8]~1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~45\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~45, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~12\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~12, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~49\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~49, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~13\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~13, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~53\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~53, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~14\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~14, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~57\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~57, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~15\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~15, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~61\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~61, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~16\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~16, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~9\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~9, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~10\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~10, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[10], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[11], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[12], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[13], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[14], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[10], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~37\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~37, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~41\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~41, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~45\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~45, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~49\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~49, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~53\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~53, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~57\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~57, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[12], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[11], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[13], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[14], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[48]\, auto_signaltap_0|acq_trigger_in_reg[48], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[41]~feeder\, auto_signaltap_0|acq_trigger_in_reg[41]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[41]\, auto_signaltap_0|acq_trigger_in_reg[41], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|holdff~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|holdff~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[47]~feeder\, auto_signaltap_0|acq_trigger_in_reg[47]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[47]\, auto_signaltap_0|acq_trigger_in_reg[47], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[44]\, auto_signaltap_0|acq_trigger_in_reg[44], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[45]~feeder\, auto_signaltap_0|acq_trigger_in_reg[45]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[45]\, auto_signaltap_0|acq_trigger_in_reg[45], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[42]\, auto_signaltap_0|acq_trigger_in_reg[42], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|take_in_data~0_wirecell\, u0|mm_interconnect_0|crosser_001|clock_xer|take_in_data~0_wirecell, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[46]\, auto_signaltap_0|acq_trigger_in_reg[46], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[43]~feeder\, auto_signaltap_0|acq_trigger_in_reg[43]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[43]\, auto_signaltap_0|acq_trigger_in_reg[43], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[10]\, auto_signaltap_0|acq_trigger_in_reg[10], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|SCLK_sig~_wirecell\, u0|spi_system_0|Controller|SCLK_sig~_wirecell, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[8]\, auto_signaltap_0|acq_trigger_in_reg[8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27], DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|SPI_state.Idle~_wirecell\, u0|spi_system_0|Controller|SPI_state.Idle~_wirecell, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[9]\, auto_signaltap_0|acq_trigger_in_reg[9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|CntChannel[2]~_wirecell\, u0|spi_system_0|Controller|CntChannel[2]~_wirecell, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[7]~feeder\, auto_signaltap_0|acq_trigger_in_reg[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[7]\, auto_signaltap_0|acq_trigger_in_reg[7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|CntChannel[1]~_wirecell\, u0|spi_system_0|Controller|CntChannel[1]~_wirecell, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[6]~feeder\, auto_signaltap_0|acq_trigger_in_reg[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[6]\, auto_signaltap_0|acq_trigger_in_reg[6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~9\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~9, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[12]~feeder\, auto_signaltap_0|acq_trigger_in_reg[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[12]\, auto_signaltap_0|acq_trigger_in_reg[12], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[16]\, auto_signaltap_0|acq_trigger_in_reg[16], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[14]~feeder\, auto_signaltap_0|acq_trigger_in_reg[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[14]\, auto_signaltap_0|acq_trigger_in_reg[14], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[13]~feeder\, auto_signaltap_0|acq_trigger_in_reg[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[13]\, auto_signaltap_0|acq_trigger_in_reg[13], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[15]\, auto_signaltap_0|acq_trigger_in_reg[15], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|CntChannel[0]~_wirecell\, u0|spi_system_0|Controller|CntChannel[0]~_wirecell, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[5]\, auto_signaltap_0|acq_trigger_in_reg[5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|CntBit[0]~_wirecell\, u0|spi_system_0|Controller|CntBit[0]~_wirecell, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[1]~feeder\, auto_signaltap_0|acq_trigger_in_reg[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[1]\, auto_signaltap_0|acq_trigger_in_reg[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|CntBit[3]~_wirecell\, u0|spi_system_0|Controller|CntBit[3]~_wirecell, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[4]~feeder\, auto_signaltap_0|acq_trigger_in_reg[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[4]\, auto_signaltap_0|acq_trigger_in_reg[4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|CntBit[2]~_wirecell\, u0|spi_system_0|Controller|CntBit[2]~_wirecell, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[3]~feeder\, auto_signaltap_0|acq_trigger_in_reg[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[3]\, auto_signaltap_0|acq_trigger_in_reg[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[0]\, auto_signaltap_0|acq_trigger_in_reg[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \u0|spi_system_0|Controller|CntBit[1]~_wirecell\, u0|spi_system_0|Controller|CntBit[1]~_wirecell, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[2]\, auto_signaltap_0|acq_trigger_in_reg[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[11]~feeder\, auto_signaltap_0|acq_trigger_in_reg[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[11]\, auto_signaltap_0|acq_trigger_in_reg[11], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~10\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~10, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[20]\, auto_signaltap_0|acq_trigger_in_reg[20], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[17]\, auto_signaltap_0|acq_trigger_in_reg[17], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[19]~feeder\, auto_signaltap_0|acq_trigger_in_reg[19]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[19]\, auto_signaltap_0|acq_trigger_in_reg[19], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[21]~feeder\, auto_signaltap_0|acq_trigger_in_reg[21]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[21]\, auto_signaltap_0|acq_trigger_in_reg[21], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[18]\, auto_signaltap_0|acq_trigger_in_reg[18], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[22]\, auto_signaltap_0|acq_trigger_in_reg[22], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~11\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~11, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:done, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[14], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[13], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode1773w[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode1773w[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[0]~feeder\, auto_signaltap_0|acq_data_in_reg[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[0]\, auto_signaltap_0|acq_data_in_reg[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[12]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[12], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~DUPLICATE\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[11], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[12], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[13], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[0]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode1786w[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode1786w[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode1794w[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode1794w[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a104\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a104, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita14\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita14, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[14], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[1]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode1802w[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode1802w[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a156\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a156, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[1]\, auto_signaltap_0|acq_data_in_reg[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a157\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a157, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a105\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a105, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[2]~feeder\, auto_signaltap_0|acq_data_in_reg[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[2]\, auto_signaltap_0|acq_data_in_reg[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a106\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a106, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a158\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a158, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[3]\, auto_signaltap_0|acq_data_in_reg[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a107\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a107, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a159\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a159, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[4]\, auto_signaltap_0|acq_data_in_reg[4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a108\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a108, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a160\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a160, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[5]\, auto_signaltap_0|acq_data_in_reg[5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a161\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a161, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a109\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a109, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[6]~feeder\, auto_signaltap_0|acq_data_in_reg[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[6]\, auto_signaltap_0|acq_data_in_reg[6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a110\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a110, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a162\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a162, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[7]~feeder\, auto_signaltap_0|acq_data_in_reg[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[7]\, auto_signaltap_0|acq_data_in_reg[7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a111\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a111, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a163\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a163, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[8]~feeder\, auto_signaltap_0|acq_data_in_reg[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[8]\, auto_signaltap_0|acq_data_in_reg[8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a164\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a164, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a112\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a112, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[9]\, auto_signaltap_0|acq_data_in_reg[9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a113\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a113, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a165\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a165, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[10]~feeder\, auto_signaltap_0|acq_data_in_reg[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[10]\, auto_signaltap_0|acq_data_in_reg[10], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a166\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a166, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a114\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a114, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[11]\, auto_signaltap_0|acq_data_in_reg[11], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a115\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a115, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a167\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a167, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[12]~feeder\, auto_signaltap_0|acq_data_in_reg[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[12]\, auto_signaltap_0|acq_data_in_reg[12], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a168\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a168, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a116\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a116, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[13]\, auto_signaltap_0|acq_data_in_reg[13], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a117\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a117, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a169\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a169, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[14]~feeder\, auto_signaltap_0|acq_data_in_reg[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[14]\, auto_signaltap_0|acq_data_in_reg[14], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a170\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a170, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a118\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a118, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[15]~feeder\, auto_signaltap_0|acq_data_in_reg[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[15]\, auto_signaltap_0|acq_data_in_reg[15], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a171\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a171, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a119\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a119, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[16]\, auto_signaltap_0|acq_data_in_reg[16], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a172\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a172, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a120\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a120, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[17]\, auto_signaltap_0|acq_data_in_reg[17], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a121\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a121, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a173\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a173, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[18]\, auto_signaltap_0|acq_data_in_reg[18], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a174\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a174, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a122\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a122, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[19]\, auto_signaltap_0|acq_data_in_reg[19], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a123\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a123, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a175\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a175, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[20]~feeder\, auto_signaltap_0|acq_data_in_reg[20]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[20]\, auto_signaltap_0|acq_data_in_reg[20], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a176\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a176, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a124\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a124, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[21]~feeder\, auto_signaltap_0|acq_data_in_reg[21]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[21]\, auto_signaltap_0|acq_data_in_reg[21], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a177\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a177, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a125\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a125, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[22]~feeder\, auto_signaltap_0|acq_data_in_reg[22]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[22]\, auto_signaltap_0|acq_data_in_reg[22], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a178\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a178, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a126\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a126, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[23]\, auto_signaltap_0|acq_data_in_reg[23], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a179\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a179, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a127\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a127, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[24]~feeder\, auto_signaltap_0|acq_data_in_reg[24]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[24]\, auto_signaltap_0|acq_data_in_reg[24], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a128\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a128, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a180\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a180, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[25]~feeder\, auto_signaltap_0|acq_data_in_reg[25]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[25]\, auto_signaltap_0|acq_data_in_reg[25], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a129\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a129, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a181\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a181, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[26]~feeder\, auto_signaltap_0|acq_data_in_reg[26]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[26]\, auto_signaltap_0|acq_data_in_reg[26], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a130\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a130, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a182\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a182, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[27]\, auto_signaltap_0|acq_data_in_reg[27], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a183\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a183, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a131\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a131, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[28]~feeder\, auto_signaltap_0|acq_data_in_reg[28]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[28]\, auto_signaltap_0|acq_data_in_reg[28], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a184\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a184, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a132\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a132, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[29]\, auto_signaltap_0|acq_data_in_reg[29], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a185\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a185, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a133\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a133, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[30]\, auto_signaltap_0|acq_data_in_reg[30], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a82\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a82, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a134\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a134, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a186\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a186, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[31]\, auto_signaltap_0|acq_data_in_reg[31], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a135\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a135, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a187\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a187, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a83\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a83, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[32]~feeder\, auto_signaltap_0|acq_data_in_reg[32]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[32]\, auto_signaltap_0|acq_data_in_reg[32], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a136\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a136, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a188\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a188, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a84\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a84, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~32\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~32, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[33]~feeder\, auto_signaltap_0|acq_data_in_reg[33]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[33]\, auto_signaltap_0|acq_data_in_reg[33], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a85\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a85, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a137\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a137, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a189\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a189, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~33\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~33, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[34]~feeder\, auto_signaltap_0|acq_data_in_reg[34]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[34]\, auto_signaltap_0|acq_data_in_reg[34], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a190\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a190, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a138\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a138, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a86\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a86, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~34\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~34, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[35]\, auto_signaltap_0|acq_data_in_reg[35], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a139\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a139, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a87\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a87, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a191\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a191, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~35\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~35, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[36]~feeder\, auto_signaltap_0|acq_data_in_reg[36]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[36]\, auto_signaltap_0|acq_data_in_reg[36], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a88\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a88, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a140\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a140, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a192\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a192, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~36\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~36, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[37]\, auto_signaltap_0|acq_data_in_reg[37], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a141\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a141, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a89\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a89, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a193\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a193, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~37\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~37, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[38]\, auto_signaltap_0|acq_data_in_reg[38], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a194\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a194, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a90\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a90, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a142\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a142, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~38\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~38, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[39]~feeder\, auto_signaltap_0|acq_data_in_reg[39]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[39]\, auto_signaltap_0|acq_data_in_reg[39], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][39]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][39]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][39]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][39], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a143\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a143, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a195\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a195, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a91\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a91, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~39\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~39, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[40]\, auto_signaltap_0|acq_data_in_reg[40], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a144\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a144, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a92\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a92, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a196\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a196, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~40\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~40, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[41]\, auto_signaltap_0|acq_data_in_reg[41], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][41]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][41], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a197\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a197, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a93\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a93, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a145\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a145, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~41\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~41, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[42]~feeder\, auto_signaltap_0|acq_data_in_reg[42]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[42]\, auto_signaltap_0|acq_data_in_reg[42], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a198\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a198, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a146\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a146, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a94\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a94, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~42\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~42, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[43]\, auto_signaltap_0|acq_data_in_reg[43], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][43]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][43]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][43]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][43], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][43]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][43], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a95\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a95, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a199\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a199, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a147\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a147, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~43\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~43, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[44]~feeder\, auto_signaltap_0|acq_data_in_reg[44]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[44]\, auto_signaltap_0|acq_data_in_reg[44], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][44]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][44]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][44]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][44], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][44]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][44], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][44]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][44]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][44]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][44], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a96\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a96, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a200\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a200, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a148\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a148, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~44\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~44, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[45]\, auto_signaltap_0|acq_data_in_reg[45], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][45]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][45], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][45]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][45]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][45]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][45], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][45]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][45], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a97\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a97, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a149\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a149, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a201\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a201, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~45\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~45, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[46]\, auto_signaltap_0|acq_data_in_reg[46], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][46]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][46], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][46]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][46], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][46]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][46], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a150\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a150, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a98\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a98, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a202\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a202, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~46\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~46, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[47]~feeder\, auto_signaltap_0|acq_data_in_reg[47]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[47]\, auto_signaltap_0|acq_data_in_reg[47], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][47]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][47]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][47]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][47], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][47]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][47], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][47]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][47]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][47]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][47], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][47]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][47]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][47]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][47], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a151\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a151, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a203\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a203, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a99\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a99, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~47\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~47, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[48]\, auto_signaltap_0|acq_data_in_reg[48], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][48]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][48], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][48]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][48]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][48]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][48], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][48]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][48]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][48]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][48], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][48]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][48]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][48]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][48], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a152\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a152, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a204\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a204, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a100\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a100, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~48\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~48, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[49]~feeder\, auto_signaltap_0|acq_data_in_reg[49]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[49]\, auto_signaltap_0|acq_data_in_reg[49], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][49]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][49], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][49]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][49]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][49]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][49], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][49]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][49]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][49]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][49], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a153\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a153, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a205\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a205, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a101\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a101, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~49\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~49, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[50]~feeder\, auto_signaltap_0|acq_data_in_reg[50]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[50]\, auto_signaltap_0|acq_data_in_reg[50], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][50]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][50]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][50]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][50], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][50]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][50], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][50]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][50], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][50]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][50], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a102\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a102, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a206\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a206, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a154\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a154, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~50\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~50, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[51]~feeder\, auto_signaltap_0|acq_data_in_reg[51]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[51]\, auto_signaltap_0|acq_data_in_reg[51], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][51]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][51]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][51]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][51], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][51]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][51], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][51]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][51]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][51]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][51], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a207\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a207, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a155\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a155, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a103\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a103, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|l2_w51_n0_mux_dataout~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|l2_w51_n0_mux_dataout~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~51\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~51, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[51]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[51], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[50]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[50], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[49]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[49], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[48]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[48], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[47]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[47], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[46]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[46], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[45]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[45], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[44]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[44], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[43]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[43], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[42]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[42], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[41]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[41], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[40]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[40], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[38]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[38], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[37]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[37], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[36]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[36], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[35]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[35], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[32]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[32], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[29]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[29], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[28]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[28], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[30]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[30]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[14], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[30]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[30], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[29]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[29]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[13], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[29]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[29], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[28]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[28]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[12], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[28]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[28], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[27]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[27]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[27]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[27], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[26]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[26]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[26]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[26], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[25]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[25]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[25]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[25], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[24]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[24]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[24]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[24], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[23]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[23]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[23], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~DUPLICATE\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[14], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[13], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:base_address[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~DUPLICATE\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~DUPLICATE, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:segment_shift_var, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[13]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[13]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[13], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[14], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[23]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[23]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[24]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[24]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[25]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[25]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[26]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[26]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[26]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[26], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[26]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[26]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][27]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][27], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[27]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[27]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[27]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[27], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[27]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[27]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[28]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[28]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[28]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[28], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[28]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[28]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][29]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][29], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[29]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[29]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][29]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][29], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[29]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[29], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[29]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[29]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][30]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][30], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[30]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[30]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][30]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][30]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][30]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][30], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[30]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[30], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[30]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[30], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[29]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[29], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[28]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[28], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[27]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[27], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[26]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[26], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[25]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[25], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[24]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[24], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[23]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[23], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~3, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6]~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[6]~1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[12], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[11], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[10], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~2, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\tdo_crc_gen:tdo_crc_calc|lfsr[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0], DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1, DE1_SoC_top_level, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5\, auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|fpga_interfaces|debug_apb\, u0|hps_0|fpga_interfaces|debug_apb, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|fpga_interfaces|tpiu\, u0|hps_0|fpga_interfaces|tpiu, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|fpga_interfaces|boot_from_fpga\, u0|hps_0|fpga_interfaces|boot_from_fpga, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|fpga_interfaces|fpga2hps\, u0|hps_0|fpga_interfaces|fpga2hps, DE1_SoC_top_level, 1
instance = comp, \u0|hps_0|fpga_interfaces|hps2fpga\, u0|hps_0|fpga_interfaces|hps2fpga, DE1_SoC_top_level, 1
instance = comp, \auto_hub|~GND\, auto_hub|~GND, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell, DE1_SoC_top_level, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell, DE1_SoC_top_level, 1
instance = comp, \ADC_DOUT~input\, ADC_DOUT~input, DE1_SoC_top_level, 1
instance = comp, \AUD_ADCDAT~input\, AUD_ADCDAT~input, DE1_SoC_top_level, 1
instance = comp, \KEY_N[0]~input\, KEY_N[0]~input, DE1_SoC_top_level, 1
instance = comp, \KEY_N[1]~input\, KEY_N[1]~input, DE1_SoC_top_level, 1
instance = comp, \KEY_N[2]~input\, KEY_N[2]~input, DE1_SoC_top_level, 1
instance = comp, \KEY_N[3]~input\, KEY_N[3]~input, DE1_SoC_top_level, 1
instance = comp, \SW[0]~input\, SW[0]~input, DE1_SoC_top_level, 1
instance = comp, \SW[1]~input\, SW[1]~input, DE1_SoC_top_level, 1
instance = comp, \SW[2]~input\, SW[2]~input, DE1_SoC_top_level, 1
instance = comp, \SW[3]~input\, SW[3]~input, DE1_SoC_top_level, 1
instance = comp, \SW[4]~input\, SW[4]~input, DE1_SoC_top_level, 1
instance = comp, \SW[5]~input\, SW[5]~input, DE1_SoC_top_level, 1
instance = comp, \SW[6]~input\, SW[6]~input, DE1_SoC_top_level, 1
instance = comp, \SW[7]~input\, SW[7]~input, DE1_SoC_top_level, 1
instance = comp, \SW[8]~input\, SW[8]~input, DE1_SoC_top_level, 1
instance = comp, \SW[9]~input\, SW[9]~input, DE1_SoC_top_level, 1
instance = comp, \AUD_ADCLRCK~input\, AUD_ADCLRCK~input, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[0]~input\, GPIO_0[0]~input, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[1]~input\, GPIO_0[1]~input, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[2]~input\, GPIO_0[2]~input, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[3]~input\, GPIO_0[3]~input, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[4]~input\, GPIO_0[4]~input, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[5]~input\, GPIO_0[5]~input, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[6]~input\, GPIO_0[6]~input, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[7]~input\, GPIO_0[7]~input, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[9]~input\, GPIO_0[9]~input, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[30]~input\, GPIO_0[30]~input, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[31]~input\, GPIO_0[31]~input, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[32]~input\, GPIO_0[32]~input, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[33]~input\, GPIO_0[33]~input, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[34]~input\, GPIO_0[34]~input, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[35]~input\, GPIO_0[35]~input, DE1_SoC_top_level, 1
instance = comp, \HPS_CONV_USB_N~input\, HPS_CONV_USB_N~input, DE1_SoC_top_level, 1
instance = comp, \HPS_GPIO[0]~input\, HPS_GPIO[0]~input, DE1_SoC_top_level, 1
instance = comp, \HPS_GPIO[1]~input\, HPS_GPIO[1]~input, DE1_SoC_top_level, 1
instance = comp, \HPS_GSENSOR_INT~input\, HPS_GSENSOR_INT~input, DE1_SoC_top_level, 1
instance = comp, \HPS_I2C_CONTROL~input\, HPS_I2C_CONTROL~input, DE1_SoC_top_level, 1
instance = comp, \HPS_I2C1_SCLK~input\, HPS_I2C1_SCLK~input, DE1_SoC_top_level, 1
instance = comp, \HPS_I2C1_SDAT~input\, HPS_I2C1_SDAT~input, DE1_SoC_top_level, 1
instance = comp, \HPS_I2C2_SCLK~input\, HPS_I2C2_SCLK~input, DE1_SoC_top_level, 1
instance = comp, \HPS_I2C2_SDAT~input\, HPS_I2C2_SDAT~input, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[10]~input\, GPIO_0[10]~input, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[11]~input\, GPIO_0[11]~input, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[12]~input\, GPIO_0[12]~input, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[13]~input\, GPIO_0[13]~input, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[17]~input\, GPIO_0[17]~input, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[18]~input\, GPIO_0[18]~input, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[19]~input\, GPIO_0[19]~input, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[20]~input\, GPIO_0[20]~input, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[24]~input\, GPIO_0[24]~input, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[25]~input\, GPIO_0[25]~input, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[26]~input\, GPIO_0[26]~input, DE1_SoC_top_level, 1
instance = comp, \GPIO_0[27]~input\, GPIO_0[27]~input, DE1_SoC_top_level, 1
