

================================================================
== Vivado HLS Report for 'load_3'
================================================================
* Date:           Thu Sep 28 12:40:35 2017

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        ed25519
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      1.43|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    3|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
* FSM state operations: 

 <State 1>: 0.68ns
ST_1: in_offset_read (4)  [1/1] 0.00ns
:1  %in_offset_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %in_offset)

ST_1: in_offset_cast2 (5)  [1/1] 0.00ns
:2  %in_offset_cast2 = zext i7 %in_offset_read to i64

ST_1: in_addr (6)  [1/1] 0.00ns
:3  %in_addr = getelementptr [64 x i8]* %in_r, i64 0, i64 %in_offset_cast2

ST_1: in_load (7)  [2/2] 0.68ns  loc: ed25519/src/sc.cpp:7
:4  %in_load = load i8* %in_addr, align 1

ST_1: tmp_1375 (8)  [1/1] 0.00ns
:5  %tmp_1375 = trunc i7 %in_offset_read to i6


 <State 2>: 1.43ns
ST_2: in_load (7)  [1/2] 0.68ns  loc: ed25519/src/sc.cpp:7
:4  %in_load = load i8* %in_addr, align 1

ST_2: sum (9)  [1/1] 0.75ns
:6  %sum = add i6 1, %tmp_1375

ST_2: sum_cast (10)  [1/1] 0.00ns
:7  %sum_cast = zext i6 %sum to i64

ST_2: in_addr_4 (11)  [1/1] 0.00ns  loc: ed25519/src/sc.cpp:8
:8  %in_addr_4 = getelementptr [64 x i8]* %in_r, i64 0, i64 %sum_cast

ST_2: in_load_4 (12)  [2/2] 0.68ns  loc: ed25519/src/sc.cpp:8
:9  %in_load_4 = load i8* %in_addr_4, align 1


 <State 3>: 1.43ns
ST_3: in_load_4 (12)  [1/2] 0.68ns  loc: ed25519/src/sc.cpp:8
:9  %in_load_4 = load i8* %in_addr_4, align 1

ST_3: sum2 (13)  [1/1] 0.75ns
:10  %sum2 = add i6 2, %tmp_1375

ST_3: sum2_cast (14)  [1/1] 0.00ns
:11  %sum2_cast = zext i6 %sum2 to i64

ST_3: in_addr_5 (15)  [1/1] 0.00ns  loc: ed25519/src/sc.cpp:9
:12  %in_addr_5 = getelementptr [64 x i8]* %in_r, i64 0, i64 %sum2_cast

ST_3: in_load_5 (16)  [2/2] 0.68ns  loc: ed25519/src/sc.cpp:9
:13  %in_load_5 = load i8* %in_addr_5, align 1


 <State 4>: 0.68ns
ST_4: empty (3)  [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([64 x i8]* %in_r, [1 x i8]* @p_str20, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str20, i32 -1, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20)

ST_4: in_load_5 (16)  [1/2] 0.68ns  loc: ed25519/src/sc.cpp:9
:13  %in_load_5 = load i8* %in_addr_5, align 1

ST_4: tmp (17)  [1/1] 0.00ns  loc: ed25519/src/sc.cpp:9
:14  %tmp = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %in_load_5, i8 %in_load_4, i8 %in_load)

ST_4: StgValue_23 (18)  [1/1] 0.00ns  loc: ed25519/src/sc.cpp:11
:15  ret i24 %tmp



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ in_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_offset_read  (read          ) [ 00000]
in_offset_cast2 (zext          ) [ 00000]
in_addr         (getelementptr ) [ 00100]
tmp_1375        (trunc         ) [ 00110]
in_load         (load          ) [ 00011]
sum             (add           ) [ 00000]
sum_cast        (zext          ) [ 00000]
in_addr_4       (getelementptr ) [ 00010]
in_load_4       (load          ) [ 00001]
sum2            (add           ) [ 00000]
sum2_cast       (zext          ) [ 00000]
in_addr_5       (getelementptr ) [ 00001]
empty           (specmemcore   ) [ 00000]
in_load_5       (load          ) [ 00000]
tmp             (bitconcatenate) [ 00000]
StgValue_23     (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="in_offset_read_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="7" slack="0"/>
<pin id="24" dir="0" index="1" bw="7" slack="0"/>
<pin id="25" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_offset_read/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="in_addr_gep_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="8" slack="0"/>
<pin id="30" dir="0" index="1" bw="1" slack="0"/>
<pin id="31" dir="0" index="2" bw="7" slack="0"/>
<pin id="32" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr/1 "/>
</bind>
</comp>

<comp id="35" class="1004" name="grp_access_fu_35">
<pin_list>
<pin id="36" dir="0" index="0" bw="6" slack="0"/>
<pin id="37" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="38" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_load/1 in_load_4/2 in_load_5/3 "/>
</bind>
</comp>

<comp id="40" class="1004" name="in_addr_4_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="8" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="6" slack="0"/>
<pin id="44" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr_4/2 "/>
</bind>
</comp>

<comp id="48" class="1004" name="in_addr_5_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="8" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="6" slack="0"/>
<pin id="52" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr_5/3 "/>
</bind>
</comp>

<comp id="56" class="1004" name="in_offset_cast2_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="7" slack="0"/>
<pin id="58" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="in_offset_cast2/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="tmp_1375_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="7" slack="0"/>
<pin id="63" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1375/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="sum_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="1" slack="0"/>
<pin id="67" dir="0" index="1" bw="6" slack="1"/>
<pin id="68" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="sum_cast_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="6" slack="0"/>
<pin id="72" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_cast/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="sum2_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="3" slack="0"/>
<pin id="77" dir="0" index="1" bw="6" slack="2"/>
<pin id="78" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum2/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="sum2_cast_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="6" slack="0"/>
<pin id="82" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum2_cast/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="tmp_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="24" slack="0"/>
<pin id="87" dir="0" index="1" bw="8" slack="0"/>
<pin id="88" dir="0" index="2" bw="8" slack="1"/>
<pin id="89" dir="0" index="3" bw="8" slack="2"/>
<pin id="90" dir="1" index="4" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="93" class="1005" name="in_addr_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="6" slack="1"/>
<pin id="95" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_addr "/>
</bind>
</comp>

<comp id="98" class="1005" name="tmp_1375_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="6" slack="1"/>
<pin id="100" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1375 "/>
</bind>
</comp>

<comp id="104" class="1005" name="in_load_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="2"/>
<pin id="106" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="in_load "/>
</bind>
</comp>

<comp id="109" class="1005" name="in_addr_4_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="6" slack="1"/>
<pin id="111" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_addr_4 "/>
</bind>
</comp>

<comp id="114" class="1005" name="in_load_4_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="1"/>
<pin id="116" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_load_4 "/>
</bind>
</comp>

<comp id="119" class="1005" name="in_addr_5_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="6" slack="1"/>
<pin id="121" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_addr_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="26"><net_src comp="4" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="2" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="33"><net_src comp="0" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="34"><net_src comp="6" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="39"><net_src comp="28" pin="3"/><net_sink comp="35" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="6" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="47"><net_src comp="40" pin="3"/><net_sink comp="35" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="6" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="55"><net_src comp="48" pin="3"/><net_sink comp="35" pin=0"/></net>

<net id="59"><net_src comp="22" pin="2"/><net_sink comp="56" pin=0"/></net>

<net id="60"><net_src comp="56" pin="1"/><net_sink comp="28" pin=2"/></net>

<net id="64"><net_src comp="22" pin="2"/><net_sink comp="61" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="73"><net_src comp="65" pin="2"/><net_sink comp="70" pin=0"/></net>

<net id="74"><net_src comp="70" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="83"><net_src comp="75" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="84"><net_src comp="80" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="92"><net_src comp="35" pin="2"/><net_sink comp="85" pin=1"/></net>

<net id="96"><net_src comp="28" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="97"><net_src comp="93" pin="1"/><net_sink comp="35" pin=0"/></net>

<net id="101"><net_src comp="61" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="65" pin=1"/></net>

<net id="103"><net_src comp="98" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="107"><net_src comp="35" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="108"><net_src comp="104" pin="1"/><net_sink comp="85" pin=3"/></net>

<net id="112"><net_src comp="40" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="35" pin=0"/></net>

<net id="117"><net_src comp="35" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="122"><net_src comp="48" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="35" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: load_3 : in_r | {1 2 3 4 }
	Port: load_3 : in_offset | {1 }
  - Chain level:
	State 1
		in_addr : 1
		in_load : 2
	State 2
		sum_cast : 1
		in_addr_4 : 2
		in_load_4 : 3
	State 3
		sum2_cast : 1
		in_addr_5 : 2
		in_load_5 : 3
	State 4
		tmp : 1
		StgValue_23 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    add   |         sum_fu_65         |    23   |    12   |
|          |         sum2_fu_75        |    23   |    12   |
|----------|---------------------------|---------|---------|
|   read   | in_offset_read_read_fu_22 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |   in_offset_cast2_fu_56   |    0    |    0    |
|   zext   |       sum_cast_fu_70      |    0    |    0    |
|          |      sum2_cast_fu_80      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |       tmp_1375_fu_61      |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|         tmp_fu_85         |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    46   |    24   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|in_addr_4_reg_109|    6   |
|in_addr_5_reg_119|    6   |
|  in_addr_reg_93 |    6   |
|in_load_4_reg_114|    8   |
| in_load_reg_104 |    8   |
| tmp_1375_reg_98 |    6   |
+-----------------+--------+
|      Total      |   40   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_35 |  p0  |   6  |   6  |   36   ||    33   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   36   ||  0.707  ||    33   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   46   |   24   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   33   |
|  Register |    -   |   40   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   86   |   57   |
+-----------+--------+--------+--------+
