{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1492631165598 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492631165598 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 19 15:46:05 2017 " "Processing started: Wed Apr 19 15:46:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492631165598 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1492631165598 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_drc --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1492631165599 ""}
{ "Info" "ISTA_SDC_FOUND" "Project.sdc " "Reading SDC File: 'Project.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1492631166827 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll100_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{myPll\|pll100_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll100_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{myPll\|pll100_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{myPll\|pll100_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll100_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492631166839 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll100_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{myPll\|pll100_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll100_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{myPll\|pll100_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{myPll\|pll100_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll100_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492631166839 ""}  } {  } 0 332110 "%1!s!" 0 0 "Design Assistant" 0 -1 1492631166839 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1492631166839 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll100_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: myPll\|pll100_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1492631166853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll100_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: myPll\|pll100_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1492631166853 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll100_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: myPll\|pll100_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1492631166853 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Design Assistant" 0 -1 1492631166853 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1492631166871 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 123 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 123 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " regval2_AL\[0\] " "Node  \"regval2_AL\[0\]\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/Project.v" 450 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 781 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167378 ""} { "Info" "IDRC_NODES_INFO" " Pll100:myPll\|Pll100_0002:pll100_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"Pll100:myPll\|Pll100_0002:pll100_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "d:/altera/14.0/quartus/libraries/megafunctions/altera_pll.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 7328 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167378 ""} { "Info" "IDRC_NODES_INFO" " always6~0 " "Node  \"always6~0\"" {  } { { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 1701 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167378 ""} { "Info" "IDRC_NODES_INFO" " isnop_DL " "Node  \"isnop_DL\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/Project.v" 341 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 1054 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167378 ""} { "Info" "IDRC_NODES_INFO" " always3~2 " "Node  \"always3~2\"" {  } { { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 2397 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167378 ""} { "Info" "IDRC_NODES_INFO" " Mux2~4 " "Node  \"Mux2~4\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/Project.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 2382 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167378 ""} { "Info" "IDRC_NODES_INFO" " WideOr15~0 " "Node  \"WideOr15~0\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/Project.v" 225 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 2383 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167378 ""} { "Info" "IDRC_NODES_INFO" " Equal1~34 " "Node  \"Equal1~34\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/Project.v" 432 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 3035 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167378 ""} { "Info" "IDRC_NODES_INFO" " stall_F~0 " "Node  \"stall_F~0\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/Project.v" 99 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 2601 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167378 ""} { "Info" "IDRC_NODES_INFO" " isjump_DL " "Node  \"isjump_DL\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/Project.v" 339 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 1053 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167378 ""} { "Info" "IDRC_NODES_INFO" " always3~3 " "Node  \"always3~3\"" {  } { { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 2401 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167378 ""} { "Info" "IDRC_NODES_INFO" " always13~0 " "Node  \"always13~0\"" {  } { { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 3132 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167378 ""} { "Info" "IDRC_NODES_INFO" " Selector14~0 " "Node  \"Selector14~0\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/Project.v" 225 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 2374 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167378 ""} { "Info" "IDRC_NODES_INFO" " PC\[4\] " "Node  \"PC\[4\]\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/Project.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 1002 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167378 ""} { "Info" "IDRC_NODES_INFO" " Selector46~23 " "Node  \"Selector46~23\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/Project.v" 400 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 2298 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167378 ""} { "Info" "IDRC_NODES_INFO" " sxtimm_DL\[15\] " "Node  \"sxtimm_DL\[15\]\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/Project.v" 343 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 934 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167378 ""} { "Info" "IDRC_NODES_INFO" " regBusy_D~0 " "Node  \"regBusy_D~0\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/Project.v" 190 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 2408 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167378 ""} { "Info" "IDRC_NODES_INFO" " PC\[7\] " "Node  \"PC\[7\]\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/Project.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 1005 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167378 ""} { "Info" "IDRC_NODES_INFO" " isnop_D~0 " "Node  \"isnop_D~0\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/Project.v" 210 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 2406 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167378 ""} { "Info" "IDRC_NODES_INFO" " regval2_DL~0 " "Node  \"regval2_DL~0\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/Project.v" 335 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 2404 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167378 ""} { "Info" "IDRC_NODES_INFO" " PC\[6\] " "Node  \"PC\[6\]\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/Project.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 1004 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167378 ""} { "Info" "IDRC_NODES_INFO" " PC\[5\]~DUPLICATE " "Node  \"PC\[5\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/Project.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 11082 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167378 ""} { "Info" "IDRC_NODES_INFO" " regs~4 " "Node  \"regs~4\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/Project.v" 182 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 2414 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167378 ""} { "Info" "IDRC_NODES_INFO" " PC\[2\]~DUPLICATE " "Node  \"PC\[2\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/Project.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 11084 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167378 ""} { "Info" "IDRC_NODES_INFO" " altsyncram:dmem_rtl_0\|altsyncram_4sk1:auto_generated\|decode_5la:decode2\|eq_node\[0\] " "Node  \"altsyncram:dmem_rtl_0\|altsyncram_4sk1:auto_generated\|decode_5la:decode2\|eq_node\[0\]\"" {  } { { "db/decode_5la.tdf" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/db/decode_5la.tdf" 30 9 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 1383 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167378 ""} { "Info" "IDRC_NODES_INFO" " WideNor0 " "Node  \"WideNor0\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/Project.v" 523 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 1109 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167378 ""} { "Info" "IDRC_NODES_INFO" " altsyncram:dmem_rtl_0\|altsyncram_4sk1:auto_generated\|decode_5la:decode2\|eq_node\[1\] " "Node  \"altsyncram:dmem_rtl_0\|altsyncram_4sk1:auto_generated\|decode_5la:decode2\|eq_node\[1\]\"" {  } { { "db/decode_5la.tdf" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/db/decode_5la.tdf" 30 9 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 1382 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167378 ""} { "Info" "IDRC_NODES_INFO" " aluout_AL~7 " "Node  \"aluout_AL~7\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/Project.v" 447 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 3398 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167378 ""} { "Info" "IDRC_NODES_INFO" " aluin2_A\[1\]~1 " "Node  \"aluin2_A\[1\]~1\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/Project.v" 395 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 1703 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167378 ""} { "Info" "IDRC_NODES_INFO" " Equal2~6 " "Node  \"Equal2~6\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/Project.v" 509 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 1693 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167378 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1492631167378 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1492631167378 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Pll100:myPll\|Pll100_0002:pll100_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"Pll100:myPll\|Pll100_0002:pll100_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "d:/altera/14.0/quartus/libraries/megafunctions/altera_pll.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 7328 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167381 ""} { "Info" "IDRC_NODES_INFO" " always6~0 " "Node  \"always6~0\"" {  } { { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 1701 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167381 ""} { "Info" "IDRC_NODES_INFO" " always3~2 " "Node  \"always3~2\"" {  } { { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 2397 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167381 ""} { "Info" "IDRC_NODES_INFO" " aluout_AL\[8\] " "Node  \"aluout_AL\[8\]\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/Project.v" 450 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 725 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167381 ""} { "Info" "IDRC_NODES_INFO" " aluimm_DL " "Node  \"aluimm_DL\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/Project.v" 336 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 1051 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167381 ""} { "Info" "IDRC_NODES_INFO" " sxtimm_DL\[15\] " "Node  \"sxtimm_DL\[15\]\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/Project.v" 343 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 934 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167381 ""} { "Info" "IDRC_NODES_INFO" " aluout_AL\[2\] " "Node  \"aluout_AL\[2\]\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/Project.v" 450 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 719 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167381 ""} { "Info" "IDRC_NODES_INFO" " isnop_D~0 " "Node  \"isnop_D~0\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/Project.v" 210 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 2406 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167381 ""} { "Info" "IDRC_NODES_INFO" " aluout_AL\[4\]~DUPLICATE " "Node  \"aluout_AL\[4\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/Project.v" 450 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 11004 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167381 ""} { "Info" "IDRC_NODES_INFO" " aluout_AL\[5\] " "Node  \"aluout_AL\[5\]\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/Project.v" 450 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 722 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167381 ""} { "Info" "IDRC_NODES_INFO" " aluin2_A\[1\]~1 " "Node  \"aluin2_A\[1\]~1\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/Project.v" 395 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 1703 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167381 ""} { "Info" "IDRC_NODES_INFO" " aluout_AL\[3\] " "Node  \"aluout_AL\[3\]\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/Project.v" 450 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 720 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167381 ""} { "Info" "IDRC_NODES_INFO" " aluout_AL\[7\] " "Node  \"aluout_AL\[7\]\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/Project.v" 450 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 724 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167381 ""} { "Info" "IDRC_NODES_INFO" " aluin2_A\[0\]~0 " "Node  \"aluin2_A\[0\]~0\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/Project.v" 395 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 1702 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167381 ""} { "Info" "IDRC_NODES_INFO" " aluout_AL\[6\] " "Node  \"aluout_AL\[6\]\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/Project.v" 450 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 723 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167381 ""} { "Info" "IDRC_NODES_INFO" " aluout_AL\[11\] " "Node  \"aluout_AL\[11\]\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/Project.v" 450 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 728 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167381 ""} { "Info" "IDRC_NODES_INFO" " always7~0 " "Node  \"always7~0\"" {  } { { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 1698 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167381 ""} { "Info" "IDRC_NODES_INFO" " aluout_AL\[10\] " "Node  \"aluout_AL\[10\]\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/Project.v" 450 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 727 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167381 ""} { "Info" "IDRC_NODES_INFO" " aluout_AL\[14\] " "Node  \"aluout_AL\[14\]\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/Project.v" 450 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 731 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167381 ""} { "Info" "IDRC_NODES_INFO" " aluout_AL\[12\] " "Node  \"aluout_AL\[12\]\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/Project.v" 450 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 729 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167381 ""} { "Info" "IDRC_NODES_INFO" " aluout_AL\[9\] " "Node  \"aluout_AL\[9\]\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/Project.v" 450 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 726 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167381 ""} { "Info" "IDRC_NODES_INFO" " regBusy_D~0 " "Node  \"regBusy_D~0\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/Project.v" 190 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 2408 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167381 ""} { "Info" "IDRC_NODES_INFO" " aluout_AL\[13\] " "Node  \"aluout_AL\[13\]\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/Project.v" 450 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 730 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167381 ""} { "Info" "IDRC_NODES_INFO" " aluin2_A\[3\]~3 " "Node  \"aluin2_A\[3\]~3\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/Project.v" 395 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 1706 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167381 ""} { "Info" "IDRC_NODES_INFO" " aluout_AL~0 " "Node  \"aluout_AL~0\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/Project.v" 447 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 3391 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167381 ""} { "Info" "IDRC_NODES_INFO" " aluout_AL~7 " "Node  \"aluout_AL~7\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/Project.v" 447 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 3398 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167381 ""} { "Info" "IDRC_NODES_INFO" " aluout_AL~12 " "Node  \"aluout_AL~12\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/Project.v" 447 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 3405 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167381 ""} { "Info" "IDRC_NODES_INFO" " aluout_AL~5 " "Node  \"aluout_AL~5\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/Project.v" 447 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 3396 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167381 ""} { "Info" "IDRC_NODES_INFO" " aluout_AL~6 " "Node  \"aluout_AL~6\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/Project.v" 447 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 3397 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167381 ""} { "Info" "IDRC_NODES_INFO" " aluout_AL~4 " "Node  \"aluout_AL~4\"" {  } { { "Project.v" "" { Text "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/Project.v" 447 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Jesse/Documents/College/CS-3220/Assignment 4/assignment4_restored/" { { 0 { 0 ""} 0 3395 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492631167381 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1492631167381 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1492631167381 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "173 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 173 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1492631167382 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "576 " "Peak virtual memory: 576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492631167483 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 19 15:46:07 2017 " "Processing ended: Wed Apr 19 15:46:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492631167483 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492631167483 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492631167483 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1492631167483 ""}
