0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/John/Desktop/Honours_Project/RP-simulation/RP-simulation.sim/sim_1/synth/func/xsim/test_bench_init_func_synth.v,1681457459,verilog,,C:/Users/John/Desktop/Honours_Project/VHDL_Modules/test_bench_init.v,,Sliding_DFT_Processor;glbl,,,,,,,,
C:/Users/John/Desktop/Honours_Project/VHDL_Modules/AXI4_Stream_Reader.vhd,1680662798,vhdl,,,,axi4_stream_reader,,,,,,,,
C:/Users/John/Desktop/Honours_Project/VHDL_Modules/CIC32.vhd,1679372804,vhdl,,,,cic32,,,,,,,,
C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Controllers.vhd,1681263465,vhdl,,,,pid_controller,,,,,,,,
C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Debuging.vhd,1679372597,vhdl,,,,bitslicer;hightie,,,,,,,,
C:/Users/John/Desktop/Honours_Project/VHDL_Modules/FFT.vhd,1681454683,vhdl,,,,peak_detector;sliding_dft_processor,,,,,,,,
C:/Users/John/Desktop/Honours_Project/VHDL_Modules/FIR_Filter.vhd,1680664938,vhdl,,,,fir_filter,,,,,,,,
C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logic.vhd,1681263465,vhdl,,,,dual_multiplexer;inverter;mixer;octal_multiplexer,,,,,,,,
C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Main.vhd,1681446151,vhdl,,,,custom_system,,,,,,,,
C:/Users/John/Desktop/Honours_Project/VHDL_Modules/NCO.vhd,1680667196,vhdl,,,,nco,,,,,,,,
C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Test_Wrapper.vhd,1681447032,vhdl,,,,test_wrapper,,,,,,,,
C:/Users/John/Desktop/Honours_Project/VHDL_Modules/test_bench_init.v,1681285563,verilog,,,,test_bench_init,,,,,,,,
C:/Users/John/Desktop/Honours_Project/VHDL_Modules/test_system.vhd,1680228543,vhdl,,,,test_bench,,,,,,,,
