module bin2bcd_tb;

  // Testbench signals
  logic [3:0] binary;
  logic [3:0] bcd;
  logic carry;

   bin2bcd uut (
    .binary(binary), //first signal from circuit - second signal in brackets from the test bench
    .bcd(bcd),
    .carry(carry)
  );

  // complete your tb
  initial begin 
  binary = 4'b1111;
  #10ns; //delay 
  binary = 4'b0001;
  #10ns; //delay 
  binary = 4'b1001;
  #10ns; //delay 

endmodule
