// SPDX-License-Identifier: GPL-2.0-only
/*
 * SPDX-FileCopyrightText: 2026 Jamie Steele
 * SPDX-FileCopyrightText: 2026 Raphaël Doursenaud
 *
 * Experimental ALSA PCI driver for PreSonus Quantum Thunderbolt Family
 *
 * The TCI control mailbox is implemented from static analysis of the vendor's
 * macOS DriverKit extension. PCM rate and channel profiles follow the
 * statically recovered Quantum 2626 model table.
 *
 */

#include <linux/init.h>
#include <linux/interrupt.h>
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/pci.h>
#include <linux/dma-mapping.h>
#include <linux/jiffies.h>
#include <linux/delay.h>
#include <linux/mutex.h>
#include <linux/pm_qos.h>
#include <sound/core.h>
#include <sound/initval.h>
#include <sound/pcm.h>
#include <sound/pcm_params.h>

#define DRV_NAME "snd-quantum"

/* ----- PCI table ----- */

// TODO: move to `pci_ids.h` for kernel inclusion
#define PCI_VENDOR_ID_PRESONUS			0x1c67

#define PCI_DEVICE_ID_QUANTUM			0x0101
#define PCI_DEVICE_ID_QUANTUM2			0x0102
#define PCI_DEVICE_ID_QUANTUM4848		0x0103
#define PCI_DEVICE_ID_QUANTUM2626		0x0104
#define PCI_DEVICE_ID_QUANTUM_MOBILE	0x0105	/* Unreleased prototype? */

#define LONGNAME_QUANTUM				"PreSonus Quantum"
#define LONGNAME_QUANTUM_2				"PreSonus Quantum 2"
#define LONGNAME_QUANTUM_4848			"PreSonus Quantum 4848"
#define LONGNAME_QUANTUM_2626			"PreSonus Quantum 2626"
#define LONGNAME_QUANTUM_MOBILE			"Presonus Quantum Mobile"	/* Unreleased prototype? */

static const struct pci_device_id snd_quantum_ids[] = {
	{ PCI_DEVICE(PCI_VENDOR_ID_PRESONUS, PCI_DEVICE_ID_QUANTUM) },
	{ PCI_DEVICE(PCI_VENDOR_ID_PRESONUS, PCI_DEVICE_ID_QUANTUM2) },
	{ PCI_DEVICE(PCI_VENDOR_ID_PRESONUS, PCI_DEVICE_ID_QUANTUM4848) },
	{ PCI_DEVICE(PCI_VENDOR_ID_PRESONUS, PCI_DEVICE_ID_QUANTUM2626) },
	{ PCI_DEVICE(PCI_VENDOR_ID_PRESONUS, PCI_DEVICE_ID_QUANTUM_MOBILE) },
	{ 0, }
};
MODULE_DEVICE_TABLE(pci, snd_quantum_ids);

static int index[SNDRV_CARDS] = SNDRV_DEFAULT_IDX;
static char *id[SNDRV_CARDS] = SNDRV_DEFAULT_STR;
static bool enable[SNDRV_CARDS] = SNDRV_DEFAULT_ENABLE_PNP;
static bool enable_experimental_mobile;

module_param_array(index, int, NULL, 0444);
MODULE_PARM_DESC(index, "Index value for PreSonus Quantum card.");
module_param_array(id, charp, NULL, 0444);
MODULE_PARM_DESC(id, "ID string for PreSonus Quantum card.");
module_param_array(enable, bool, NULL, 0444);
MODULE_PARM_DESC(enable, "Enable PreSonus Quantum card.");
module_param(enable_experimental_mobile, bool, 0444);
MODULE_PARM_DESC(enable_experimental_mobile,
	"Enable support for unreleased/experimental Quantum Mobile hardware (PCI ID 0x0105). Default is false.");

/* Register access for reverse engineering */
static int reg_read_offset = -1;
module_param(reg_read_offset, int, 0644);
MODULE_PARM_DESC(reg_read_offset, "MMIO offset to read (hex, -1 to disable). Result in dmesg.");

static int reg_write_offset = -1;
module_param(reg_write_offset, int, 0644);
MODULE_PARM_DESC(reg_write_offset, "MMIO offset to write (hex, -1 to disable).");

static int reg_write_value;
module_param(reg_write_value, int, 0644);
MODULE_PARM_DESC(reg_write_value, "Value to write to reg_write_offset (hex).");

static bool reg_scan;
module_param(reg_scan, bool, 0644);
MODULE_PARM_DESC(reg_scan, "Scan and dump first 256 bytes of MMIO (0x00-0xff).");

MODULE_AUTHOR("Quantum Thunderbolt Family Linux Driver Project, "
	"Jamie Steele <steele.jamie1991@gmail.com>, "
	"Raphaël Doursenaud <raphael@doursenaud.fr>");
MODULE_LICENSE("GPL");
MODULE_DESCRIPTION("Experimental PreSonus Quantum Thunderbolt Family ALSA PCIe driver");

/* Read-only identity/status registers. */
#define QUANTUM_REG_VERSION	0x0000	/* Version/ID register */
#define QUANTUM_REG_STATUS1	0x0004	/* Status/Control */
#define QUANTUM_REG_STATUS2	0x0008	/* Status/Control */
#define QUANTUM_REG_STATUS3	0x0010	/* Status/Control */
#define QUANTUM_REG_STATUS4	0x0014	/* Status/Control */
#define QUANTUM_REG_STATUS5	0x0104	/* Status/Control */
#define QUANTUM_REG_REC_ADDRS_PER_SEGMENT	0x10300
#define QUANTUM_REG_PLAY_ADDRS_PER_SEGMENT	0x10304

/* Audio DMA engine, established by static analysis of the macOS DEXT. */
#define QUANTUM_REG_AUDIO_STOP_STATUS	0x10000
#define QUANTUM_REG_AUDIO_POSITION	0x10104
#define QUANTUM_REG_AUDIO_CHANNELS	0x10200
#define QUANTUM_REG_AUDIO_PAGE_STATUS	0x10308
#define QUANTUM_REG_AUDIO_CONTROL	0x11000
#define QUANTUM_REG_REC_TABLE_LO	0x11100
#define QUANTUM_REG_REC_TABLE_HI	0x11104
#define QUANTUM_REG_REC_BUFFER_FRAMES	0x11108
#define QUANTUM_REG_REC_BLOCK_FRAMES	0x1110c
#define QUANTUM_REG_PLAY_TABLE_LO	0x11110
#define QUANTUM_REG_PLAY_TABLE_HI	0x11114
#define QUANTUM_REG_PLAY_BUFFER_FRAMES	0x11118
#define QUANTUM_REG_PLAY_BLOCK_FRAMES	0x1111c

#define QUANTUM_AUDIO_CONTROL_RUN	0x3
#define QUANTUM_AUDIO_STOPPED_MASK	0x3
#define QUANTUM_AUDIO_MIN_CHANNELS	8
#define QUANTUM_AUDIO_MAX_CHANNELS	48
#define QUANTUM_AUDIO_PERIOD_FRAMES	128
#define QUANTUM_AUDIO_MIN_PERIODS	2
#define QUANTUM_AUDIO_MAX_PERIODS	64
#define QUANTUM_AUDIO_BYTES_PER_SAMPLE	4
#define QUANTUM_AUDIO_CPU_LATENCY_US	2
#define QUANTUM_AUDIO_MAX_BUFFER_BYTES \
	(QUANTUM_AUDIO_MAX_CHANNELS * QUANTUM_AUDIO_BYTES_PER_SAMPLE * \
	 QUANTUM_AUDIO_PERIOD_FRAMES * \
	 QUANTUM_AUDIO_MAX_PERIODS)
#define QUANTUM_STREAM_PLAYBACK	BIT(0)
#define QUANTUM_STREAM_CAPTURE	BIT(1)

/* TCI command mailbox, established by static analysis of the macOS DEXT. */
#define QUANTUM_REG_TCI_STATUS		0x0070
#define QUANTUM_REG_TCI_TX_DEVICE_POS	0x0074
#define QUANTUM_REG_TCI_RX_DEVICE_POS	0x0078
#define QUANTUM_REG_TCI_CONFIG		0x007c
#define QUANTUM_REG_TCI_RX_LENGTH(n)	(0x0080 + ((n) * 4))
#define QUANTUM_REG_TCI_CONTROL		0x1000
#define QUANTUM_REG_TCI_TX_HOST_POS	0x1004
#define QUANTUM_REG_TCI_RX_HOST_POS	0x1008
#define QUANTUM_REG_TCI_TX_ADDR_LO(n)	(0x1010 + ((n) * 8))
#define QUANTUM_REG_TCI_TX_ADDR_HI(n)	(0x1014 + ((n) * 8))
#define QUANTUM_REG_TCI_TX_LENGTH(n)	(0x1090 + ((n) * 4))
#define QUANTUM_REG_TCI_RX_ADDR_LO(n)	(0x10d0 + ((n) * 8))
#define QUANTUM_REG_TCI_RX_ADDR_HI(n)	(0x10d4 + ((n) * 8))

#define QUANTUM_REG_IRQ_STATUS		0x10004
#define QUANTUM_REG_IRQ_MASK		0x11004
#define QUANTUM_IRQ_AUDIO		BIT(8)
#define QUANTUM_IRQ_TCI_RX		BIT(31)

#define QUANTUM_TCI_CONTROL_ENABLE	0x101
#define QUANTUM_TCI_STATUS_ACTIVE_MASK	0x10001
#define QUANTUM_TCI_HEADER_SIZE		8
#define QUANTUM_TCI_MAX_SLOTS		16
#define QUANTUM_TCI_TIMEOUT_MS		250
#define QUANTUM_TCI_DRAIN_QUIET_MS	250
#define QUANTUM_TCI_DRAIN_TIMEOUT_MS	1000

#define QUANTUM_TCI_CHANNEL_CONTROL	0x31
#define QUANTUM_TCI_CTRL_GET_SAMPLE_RATE	0x31
#define QUANTUM_TCI_RATE_44100			1
#define QUANTUM_TCI_RATE_48000			2
#define QUANTUM_TCI_RATE_88200			3
#define QUANTUM_TCI_RATE_96000			4
#define QUANTUM_TCI_RATE_176400			5
#define QUANTUM_TCI_RATE_192000			6
#define QUANTUM_TCI_CTRL_SET_SAMPLE_RATE	0x32
#define QUANTUM_TCI_CTRL_RSP_SAMPLE_RATE	0x35
#define QUANTUM_TCI_CTRL_RSP_STATUS	0x01
#define QUANTUM_TCI_CTRL_GET_CLOCK_SOURCE 0x33
#define QUANTUM_TCI_CTRL_RSP_CLOCK_SOURCE 0x36
#define QUANTUM_TCI_CTRL_GET_POWER_STATE	0x3b
#define QUANTUM_TCI_CTRL_RSP_POWER_STATE	0x3c
#define QUANTUM_TCI_CLOCK_SOURCE_INTERNAL	1

static const unsigned int supported_period_sizes[] = { 16, 32, 64, 128, 256, 512, 1024, 2048, 4096 };

struct quantum_tci_header {
	__le16 length;
	u8 channel;
	u8 code;
	__le16 transaction_id;
	__le16 reserved;
} __packed;

static_assert(sizeof(struct quantum_tci_header) == QUANTUM_TCI_HEADER_SIZE);

struct quantum_dma_table {
	void *area;
	dma_addr_t dma;
	size_t bytes;
	u32 addresses_per_segment;
};

struct quantum_chip {
	struct snd_card *card;
	struct pci_dev *pci;
	const char *id;
	const char *model_name;
	const struct quantum_rate_profile *rate_profiles;
	unsigned int rate_profile_count;
	void __iomem *iobase;	/* BAR 0, 1 MiB from lspci */
	int irq;
	bool irq_requested;
	bool msi_allocated;	/* true if pci_alloc_irq_vectors(MSI) succeeded */
	/* TCI uses one coherent DMA buffer per hardware-owned ring slot. */
	struct mutex tci_lock;
	void *tci_tx_area[QUANTUM_TCI_MAX_SLOTS];
	dma_addr_t tci_tx_dma[QUANTUM_TCI_MAX_SLOTS];
	void *tci_rx_area[QUANTUM_TCI_MAX_SLOTS];
	dma_addr_t tci_rx_dma[QUANTUM_TCI_MAX_SLOTS];
	u32 tci_slot_count;
	u32 tci_slot_size;
	u16 tci_next_transaction_id;
	bool tci_started;
	u32 clock_source;
	unsigned int audio_rate;
	unsigned int audio_inputs;
	unsigned int audio_outputs;
	struct snd_pcm *pcm;
	/* Serializes duplex parameter, prepare, and resource changes. */
	struct mutex audio_mutex;
	struct snd_pcm_substream *playback_params_substream;
	struct snd_pcm_substream *capture_params_substream;
	struct snd_pcm_substream *playback_substream;
	struct snd_pcm_substream *capture_substream;
	/* Protects IRQ-visible duplex engine state and substream pointers. */
	spinlock_t audio_lock;
	struct quantum_dma_table playback_table;
	struct quantum_dma_table capture_table;
	unsigned int audio_buffer_frames;
	size_t playback_buffer_bytes;
	size_t capture_buffer_bytes;
	u32 audio_params;
	u32 audio_prepared;
	u32 audio_running;
	u32 audio_pending;
	bool audio_engine_running;
	u32 irq_mask;
	u64 audio_irq_count;
	u32 audio_start_position;
	u32 audio_last_irq_position;
	u32 audio_last_irq_status;
};

static void quantum_tci_free_slots(struct quantum_chip *chip)
{
	u32 i;

	for (i = 0; i < chip->tci_slot_count; i++) {
		if (chip->tci_tx_area[i]) {
			dma_free_coherent(&chip->pci->dev, chip->tci_slot_size,
					  chip->tci_tx_area[i], chip->tci_tx_dma[i]);
			chip->tci_tx_area[i] = NULL;
		}
		if (chip->tci_rx_area[i]) {
			dma_free_coherent(&chip->pci->dev, chip->tci_slot_size,
					  chip->tci_rx_area[i], chip->tci_rx_dma[i]);
			chip->tci_rx_area[i] = NULL;
		}
	}
	chip->tci_slot_count = 0;
	chip->tci_slot_size = 0;
}

static void quantum_tci_clear_registers(struct quantum_chip *chip)
{
	u32 i;

	if (!chip->iobase)
		return;

	writel(0, chip->iobase + QUANTUM_REG_TCI_TX_HOST_POS);
	writel(0, chip->iobase + QUANTUM_REG_TCI_RX_HOST_POS);
	for (i = 0; i < chip->tci_slot_count; i++) {
		writel(0, chip->iobase + QUANTUM_REG_TCI_TX_LENGTH(i));
		writel(0, chip->iobase + QUANTUM_REG_TCI_TX_ADDR_LO(i));
		writel(0, chip->iobase + QUANTUM_REG_TCI_TX_ADDR_HI(i));
		writel(0, chip->iobase + QUANTUM_REG_TCI_RX_ADDR_LO(i));
		writel(0, chip->iobase + QUANTUM_REG_TCI_RX_ADDR_HI(i));
	}

	/* Flush posted writes before coherent slot memory can be released. */
	readl(chip->iobase + QUANTUM_REG_TCI_CONTROL);
}

static void quantum_tci_stop(struct quantum_chip *chip)
{
	u32 status;
	bool stopped = true;
	int retries;

	if (chip->tci_started && chip->iobase) {
		writel(0, chip->iobase + QUANTUM_REG_TCI_CONTROL);
		for (retries = 0; retries < 100; retries++) {
			status = readl(chip->iobase + QUANTUM_REG_TCI_STATUS);
			if (!(status & QUANTUM_TCI_STATUS_ACTIVE_MASK))
				break;
			usleep_range(1000, 2000);
		}
		if (retries == 100) {
			stopped = false;
			dev_warn(&chip->pci->dev,
				 "TCI DMA did not stop, status=0x%08x\n", status);
		}
	}
	chip->tci_started = false;
	if (!stopped)
		pci_clear_master(chip->pci);
	quantum_tci_clear_registers(chip);
	quantum_tci_free_slots(chip);
}

static int quantum_tci_start(struct quantum_chip *chip)
{
	u32 config, count, size, i;

	config = readl(chip->iobase + QUANTUM_REG_TCI_CONFIG);
	count = config & 0xff;
	size = config >> 16;
	if (!count || count > QUANTUM_TCI_MAX_SLOTS ||
	    size < QUANTUM_TCI_HEADER_SIZE || size > PAGE_SIZE) {
		dev_err(&chip->pci->dev,
			"invalid TCI configuration 0x%08x (slots=%u size=%u)\n",
			config, count, size);
		return -EPROTO;
	}

	chip->tci_slot_count = count;
	chip->tci_slot_size = size;
	for (i = 0; i < count; i++) {
		chip->tci_tx_area[i] = dma_alloc_coherent(&chip->pci->dev, size,
							 &chip->tci_tx_dma[i], GFP_KERNEL);
		if (!chip->tci_tx_area[i])
			goto nomem;
		chip->tci_rx_area[i] = dma_alloc_coherent(&chip->pci->dev, size,
							 &chip->tci_rx_dma[i], GFP_KERNEL);
		if (!chip->tci_rx_area[i])
			goto nomem;

		memset(chip->tci_tx_area[i], 0, size);
		memset(chip->tci_rx_area[i], 0, size);
		writel(lower_32_bits(chip->tci_tx_dma[i]),
		       chip->iobase + QUANTUM_REG_TCI_TX_ADDR_LO(i));
		writel(upper_32_bits(chip->tci_tx_dma[i]),
		       chip->iobase + QUANTUM_REG_TCI_TX_ADDR_HI(i));
		writel(lower_32_bits(chip->tci_rx_dma[i]),
		       chip->iobase + QUANTUM_REG_TCI_RX_ADDR_LO(i));
		writel(upper_32_bits(chip->tci_rx_dma[i]),
		       chip->iobase + QUANTUM_REG_TCI_RX_ADDR_HI(i));
	}

	dma_wmb();
	writel(0, chip->iobase + QUANTUM_REG_TCI_TX_HOST_POS);
	writel(0, chip->iobase + QUANTUM_REG_TCI_RX_HOST_POS);
	writel(QUANTUM_TCI_CONTROL_ENABLE,
	       chip->iobase + QUANTUM_REG_TCI_CONTROL);
	chip->tci_next_transaction_id = 0;
	chip->tci_started = true;
	dev_info(&chip->pci->dev, "TCI mailbox started (%u slots, %u bytes each)\n",
		 count, size);
	return 0;

nomem:
	quantum_tci_clear_registers(chip);
	quantum_tci_free_slots(chip);
	return -ENOMEM;
}

static int quantum_tci_drain_stale_rx(struct quantum_chip *chip)
{
	struct quantum_tci_header *header;
	unsigned long deadline, quiet_deadline;
	u32 device_pos, host_pos, slot, next_pos, message_length;
	unsigned int drained = 0;

	deadline = jiffies + msecs_to_jiffies(QUANTUM_TCI_DRAIN_TIMEOUT_MS);
	quiet_deadline = jiffies +
			 msecs_to_jiffies(QUANTUM_TCI_DRAIN_QUIET_MS);
	for (;;) {
		device_pos = readl(chip->iobase + QUANTUM_REG_TCI_RX_DEVICE_POS);
		host_pos = readl(chip->iobase + QUANTUM_REG_TCI_RX_HOST_POS);
		if (device_pos != host_pos) {
			slot = host_pos % chip->tci_slot_count;
			next_pos = (slot + 1) % chip->tci_slot_count;
			message_length = readl(chip->iobase +
					       QUANTUM_REG_TCI_RX_LENGTH(slot));
			dma_rmb();
			header = chip->tci_rx_area[slot];
			if (message_length >= QUANTUM_TCI_HEADER_SIZE &&
			    message_length <= chip->tci_slot_size &&
			    le16_to_cpu(header->length) >= QUANTUM_TCI_HEADER_SIZE &&
			    le16_to_cpu(header->length) <= message_length)
				dev_info(&chip->pci->dev,
					 "TCI drained stale RX: channel=0x%02x code=0x%02x tid=%u\n",
					 header->channel, header->code,
					 le16_to_cpu(header->transaction_id));
			else
				dev_warn(&chip->pci->dev,
					 "TCI drained malformed stale RX slot %u len=%u\n",
					 slot, message_length);

			writel(QUANTUM_IRQ_TCI_RX,
			       chip->iobase + QUANTUM_REG_IRQ_STATUS);
			writel(next_pos, chip->iobase +
			       QUANTUM_REG_TCI_RX_HOST_POS);
			if (++drained > chip->tci_slot_count) {
				dev_err(&chip->pci->dev,
					"TCI stale RX drain exceeded one ring\n");
				return -EOVERFLOW;
			}
			quiet_deadline = jiffies +
				msecs_to_jiffies(QUANTUM_TCI_DRAIN_QUIET_MS);
			continue;
		}

		if (time_after_eq(jiffies, quiet_deadline)) {
			if (drained)
				dev_info(&chip->pci->dev,
					 "TCI stale RX drain completed: %u messages\n",
					 drained);
			return 0;
		}
		if (time_after_eq(jiffies, deadline)) {
			dev_err(&chip->pci->dev,
				"TCI stale RX drain did not reach a quiet interval\n");
			return -ETIMEDOUT;
		}
		usleep_range(1000, 2000);
	}
}

static int quantum_tci_control_xfer(struct quantum_chip *chip, u8 request_code,
				    const void *request, size_t request_length,
				    u8 response_code, void *response,
				    size_t *response_length)
{
	struct quantum_tci_header *header;
	unsigned long deadline;
	size_t response_capacity = *response_length;
	u32 device_pos, host_pos, slot, next_pos, message_length;
	u16 transaction_id;
	unsigned int skipped_messages = 0;
	int err = 0;

	if (!chip->tci_started)
		return -ENODEV;
	if (request_length > chip->tci_slot_size - QUANTUM_TCI_HEADER_SIZE)
		return -EMSGSIZE;

	mutex_lock(&chip->tci_lock);
	deadline = jiffies + msecs_to_jiffies(QUANTUM_TCI_TIMEOUT_MS);
	for (;;) {
		device_pos = readl(chip->iobase + QUANTUM_REG_TCI_TX_DEVICE_POS);
		host_pos = readl(chip->iobase + QUANTUM_REG_TCI_TX_HOST_POS);
		slot = host_pos % chip->tci_slot_count;
		next_pos = (slot + 1) % chip->tci_slot_count;
		if (next_pos != device_pos % chip->tci_slot_count)
			break;
		if (time_after_eq(jiffies, deadline)) {
			dev_err(&chip->pci->dev,
				"TCI request 0x%02x TX wait timed out: status=0x%08x tx=%u/%u rx=%u/%u\n",
				request_code,
				readl(chip->iobase + QUANTUM_REG_TCI_STATUS),
				device_pos, host_pos,
				readl(chip->iobase + QUANTUM_REG_TCI_RX_DEVICE_POS),
				readl(chip->iobase + QUANTUM_REG_TCI_RX_HOST_POS));
			err = -ETIMEDOUT;
			goto out_unlock;
		}
		usleep_range(1000, 2000);
	}

	header = chip->tci_tx_area[slot];
	memset(header, 0, chip->tci_slot_size);
	transaction_id = chip->tci_next_transaction_id++;
	header->length = cpu_to_le16(QUANTUM_TCI_HEADER_SIZE + request_length);
	header->channel = QUANTUM_TCI_CHANNEL_CONTROL;
	header->code = request_code;
	header->transaction_id = cpu_to_le16(transaction_id);
	if (request_length)
		memcpy(header + 1, request, request_length);

	dma_wmb();
	writel(QUANTUM_TCI_HEADER_SIZE + request_length,
	       chip->iobase + QUANTUM_REG_TCI_TX_LENGTH(slot));
	writel(next_pos, chip->iobase + QUANTUM_REG_TCI_TX_HOST_POS);

	deadline = jiffies + msecs_to_jiffies(QUANTUM_TCI_TIMEOUT_MS);
	for (;;) {
		device_pos = readl(chip->iobase + QUANTUM_REG_TCI_RX_DEVICE_POS);
		host_pos = readl(chip->iobase + QUANTUM_REG_TCI_RX_HOST_POS);
		if (device_pos != host_pos) {
			/* Probe polls before request_irq(), so acknowledge RX here. */
			writel(QUANTUM_IRQ_TCI_RX,
			       chip->iobase + QUANTUM_REG_IRQ_STATUS);
			slot = host_pos % chip->tci_slot_count;
			message_length = readl(chip->iobase +
					       QUANTUM_REG_TCI_RX_LENGTH(slot));
			dma_rmb();
			header = chip->tci_rx_area[slot];
			next_pos = (slot + 1) % chip->tci_slot_count;
			if (message_length < QUANTUM_TCI_HEADER_SIZE ||
			    message_length > chip->tci_slot_size ||
			    le16_to_cpu(header->length) < QUANTUM_TCI_HEADER_SIZE ||
			    le16_to_cpu(header->length) > message_length) {
				writel(next_pos, chip->iobase +
				       QUANTUM_REG_TCI_RX_HOST_POS);
				err = -EPROTO;
				goto out_unlock;
			}
			if (header->channel != QUANTUM_TCI_CHANNEL_CONTROL ||
			    le16_to_cpu(header->transaction_id) != transaction_id) {
				dev_info(&chip->pci->dev,
					 "TCI skipped RX while waiting for 0x%02x: channel=0x%02x code=0x%02x tid=%u expected_tid=%u\n",
					 request_code, header->channel, header->code,
					 le16_to_cpu(header->transaction_id),
					 transaction_id);
				writel(next_pos, chip->iobase +
				       QUANTUM_REG_TCI_RX_HOST_POS);
				if (++skipped_messages > chip->tci_slot_count) {
					dev_err(&chip->pci->dev,
						"TCI request 0x%02x exceeded stale RX drain bound\n",
						request_code);
					err = -EOVERFLOW;
					goto out_unlock;
				}
				deadline = jiffies +
					   msecs_to_jiffies(QUANTUM_TCI_TIMEOUT_MS);
				continue;
			}
			if (header->code != response_code) {
				writel(next_pos, chip->iobase +
				       QUANTUM_REG_TCI_RX_HOST_POS);
				dev_err(&chip->pci->dev,
					"TCI request 0x%02x returned code 0x%02x\n",
					request_code, header->code);
				err = -EPROTO;
				goto out_unlock;
			}

			message_length = le16_to_cpu(header->length) -
					 QUANTUM_TCI_HEADER_SIZE;
			if (message_length > response_capacity) {
				writel(next_pos, chip->iobase +
				       QUANTUM_REG_TCI_RX_HOST_POS);
				err = -EMSGSIZE;
				goto out_unlock;
			}
			if (message_length)
				memcpy(response, header + 1, message_length);
			*response_length = message_length;
			writel(next_pos, chip->iobase +
			       QUANTUM_REG_TCI_RX_HOST_POS);
			goto out_unlock;
		}

		if (time_after_eq(jiffies, deadline)) {
			dev_err(&chip->pci->dev,
				"TCI request 0x%02x RX wait timed out: status=0x%08x tx=%u/%u rx=%u/%u\n",
				request_code,
				readl(chip->iobase + QUANTUM_REG_TCI_STATUS),
				readl(chip->iobase + QUANTUM_REG_TCI_TX_DEVICE_POS),
				readl(chip->iobase + QUANTUM_REG_TCI_TX_HOST_POS),
				device_pos, host_pos);
			err = -ETIMEDOUT;
			goto out_unlock;
		}
		usleep_range(1000, 2000);
	}

out_unlock:
	mutex_unlock(&chip->tci_lock);
	return err;
}

struct quantum_rate_profile {
	unsigned int rate;
	unsigned int inputs;
	unsigned int outputs;
	u32 tci_value;
};

static const struct quantum_rate_profile quantum_rate_profiles_quantum[] = {
	/*
	 * Quantum (aka 26x32) profile
	 *
	 * Inputs (26)
	 * - 2 Mic/Line/Inst
	 * - 6 Mic/Line
	 * - 1 S/PDIF (2)
	 * - 2 ADAT (8×2=16)
	 *
	 * Outputs (32)
	 * - 2 Main
	 * - 8 Line
	 * - 2 stereo phones (2×2=4)
	 * - 1 S/PDIF (2)
	 * - 2 ADAT (8×2=16)
	 */
	{.rate = 44100, .inputs = 26, .outputs = 32, .tci_value = QUANTUM_TCI_RATE_44100},
	{.rate = 48000, .inputs = 26, .outputs = 32, .tci_value = QUANTUM_TCI_RATE_48000},
	/* ADAT Double Speed (ADAT channels halved) */
	{.rate = 88200, .inputs = 18, .outputs = 24, .tci_value = QUANTUM_TCI_RATE_88200},
	{.rate = 96000, .inputs = 18, .outputs = 24, .tci_value = QUANTUM_TCI_RATE_96000},
	/* ADAT Quad Speed not supported (ADAT disabled, analog only) */
	{.rate = 176400, .inputs = 10, .outputs = 16, .tci_value = QUANTUM_TCI_RATE_176400},
	{.rate = 192000, .inputs = 10, .outputs = 16, .tci_value = QUANTUM_TCI_RATE_192000},
};

static const struct quantum_rate_profile quantum_rate_profiles_quantum2[] = {
	/*
	 * Quantum 2 (aka 22x24) profile
	 *
	 * Inputs (22)
	 * - 2 Mic/Inst
	 * - 2 Mic/Line
	 * - 1 S/PDIF (2)
	 * - 2 ADAT (8×2=16)
	 *
	 * Outputs (24)
	 * - 4 Line
	 * - 1 stereo phones (2)
	 * - 1 S/PDIF (2)
	 * - 2 ADAT (8×2=16)
	 */
	{.rate = 44100, .inputs = 22, .outputs = 24, .tci_value = QUANTUM_TCI_RATE_44100},
	{.rate = 48000, .inputs = 22, .outputs = 24, .tci_value = QUANTUM_TCI_RATE_48000},
	/* ADAT Double Speed (ADAT channels halved) */
	{.rate = 88200, .inputs = 14, .outputs = 16, .tci_value = QUANTUM_TCI_RATE_88200},
	{.rate = 96000, .inputs = 14, .outputs = 16, .tci_value = QUANTUM_TCI_RATE_96000},
	/* ADAT Quad Speed not supported (ADAT disabled, analog only) */
	{.rate = 176400, .inputs = 6, .outputs = 8, .tci_value = QUANTUM_TCI_RATE_176400},
	{.rate = 192000, .inputs = 6, .outputs = 8, .tci_value = QUANTUM_TCI_RATE_192000},
};

static const struct quantum_rate_profile quantum_rate_profiles_quantum4848[] = {
	/*
	 * Quantum 4848 profile
	 *
	 * Inputs (48)
	 * - 32 Line
	 * - 2 ADAT (8×2=16)
	 *
	 * Outputs (48)
	 * - 32 Line
	 * - 2 ADAT (8×2=16)
	 */
	{.rate = 44100, .inputs = 48, .outputs = 48, .tci_value = QUANTUM_TCI_RATE_44100},
	{.rate = 48000, .inputs = 48, .outputs = 48, .tci_value = QUANTUM_TCI_RATE_48000},
	/* ADAT Double Speed (ADAT channels halved) */
	{.rate = 88200, .inputs = 40, .outputs = 40, .tci_value = QUANTUM_TCI_RATE_88200},
	{.rate = 96000, .inputs = 40, .outputs = 40, .tci_value = QUANTUM_TCI_RATE_96000},
	/* ADAT Quad Speed not supported (ADAT disabled, analog only) */
	{.rate = 176400, .inputs = 32, .outputs = 32, .tci_value = QUANTUM_TCI_RATE_176400},
	{.rate = 192000, .inputs = 32, .outputs = 32, .tci_value = QUANTUM_TCI_RATE_192000},
};

static const struct quantum_rate_profile quantum_rate_profiles_quantum2626[] = {
	/*
	 * Quantum 2626 profile
	 *
	 * Inputs (26)
	 * - 2 Mic/Inst
	 * - 6 Mic/Line
	 * - 1 S/PDIF (2)
	 * - 2 ADAT (8×2=16)
	 *
	 * Outputs (26)
	 * - 8 Line
	 * - 1 S/PDIF (2)
	 * - 2 ADAT (8×2=16)
	 */
	{.rate = 44100, .inputs = 26, .outputs = 26, .tci_value = QUANTUM_TCI_RATE_44100},
	{.rate = 48000, .inputs = 26, .outputs = 26, .tci_value = QUANTUM_TCI_RATE_48000},
	/* ADAT Double Speed (ADAT channels halved) */
	{.rate = 88200, .inputs = 18, .outputs = 18, .tci_value = QUANTUM_TCI_RATE_88200},
	{.rate = 96000, .inputs = 18, .outputs = 18, .tci_value = QUANTUM_TCI_RATE_96000},
	/* ADAT Quad Speed not supported (ADAT disabled, analog only) */
	{.rate = 176400, .inputs = 8, .outputs = 8, .tci_value = QUANTUM_TCI_RATE_176400},
	{.rate = 192000, .inputs = 8, .outputs = 8, .tci_value = QUANTUM_TCI_RATE_192000},
};

static const struct quantum_rate_profile quantum_rate_profiles_quantummobile[] = {
	/*
	 * Quantum Mobile profile
	 *
	 * Unreleased/prototype hardware.
	 * Unknown topology.
	 * Seems safe to assume it has at least 2 inputs and 2 outputs
	 * and supports the same sample rates as the rest of the family.
	 * For development/debugging purposes only.
	 * If you own such a device, please get in touch!
	 */
	{.rate = 44100, .inputs = 2, .outputs = 2, .tci_value = QUANTUM_TCI_RATE_44100},
	{.rate = 48000, .inputs = 2, .outputs = 2, .tci_value = QUANTUM_TCI_RATE_48000},
	{.rate = 88200, .inputs = 2, .outputs = 2, .tci_value = QUANTUM_TCI_RATE_88200},
	{.rate = 96000, .inputs = 2, .outputs = 2, .tci_value = QUANTUM_TCI_RATE_96000},
	{.rate = 176400, .inputs = 2, .outputs = 2, .tci_value = QUANTUM_TCI_RATE_176400},
	{.rate = 192000, .inputs = 2, .outputs = 2, .tci_value = QUANTUM_TCI_RATE_192000},
};

static const struct quantum_rate_profile *
quantum_get_rate_profile(struct quantum_chip *chip, unsigned int rate)
{
	unsigned int i;

	for (i = 0; i < chip->rate_profile_count; i++) {
		if (chip->rate_profiles[i].rate == rate)
			return &chip->rate_profiles[i];
	}
	return NULL;
}

static unsigned int quantum_tci_decode_sample_rate(struct quantum_chip *chip, u32 value)
{
	unsigned int i;

	for (i = 0; i < chip->rate_profile_count; i++) {
		if (chip->rate_profiles[i].tci_value == value)
			return chip->rate_profiles[i].rate;
	}
	return 0;
}

static int quantum_tci_get_sample_rate(struct quantum_chip *chip,
				       u32 clock_source,
				       unsigned int *device_rate,
				       unsigned int *clock_rate)
{
	struct {
		__le32 device_rate;
		__le32 clock_rate;
	} __packed response;
	__le32 request = cpu_to_le32(clock_source);
	size_t response_length = sizeof(response);
	int err;

	err = quantum_tci_control_xfer(chip, QUANTUM_TCI_CTRL_GET_SAMPLE_RATE,
				       &request, sizeof(request),
				       QUANTUM_TCI_CTRL_RSP_SAMPLE_RATE,
				       &response, &response_length);
	if (err)
		return err;
	if (response_length != sizeof(response))
		return -EPROTO;

	*device_rate = quantum_tci_decode_sample_rate(chip, le32_to_cpu(response.device_rate));
	*clock_rate = quantum_tci_decode_sample_rate(chip, le32_to_cpu(response.clock_rate));
	if (!*device_rate)
		return -EPROTO;

	return 0;
}

static int quantum_tci_set_sample_rate(
	struct quantum_chip *chip, const struct quantum_rate_profile *profile)
{
	struct {
		__le32 clock_source;
		__le32 sample_rate;
	} __packed request;
	__le32 response = 0;
	unsigned int clock_rate, device_rate;
	size_t response_length = sizeof(response);
	u32 channels;
	int err, retries;

	if (chip->audio_rate == profile->rate)
		return 0;
	if (chip->clock_source != QUANTUM_TCI_CLOCK_SOURCE_INTERNAL) {
		err = quantum_tci_get_sample_rate(chip, chip->clock_source,
						  &device_rate, &clock_rate);
		if (err)
			return err;
		if (clock_rate != profile->rate) {
			dev_err(&chip->pci->dev,
				"external clock is %u Hz, cannot select %u Hz\n",
				clock_rate, profile->rate);
			return -EINVAL;
		}
	}

	request.clock_source = cpu_to_le32(chip->clock_source);
	request.sample_rate = cpu_to_le32(profile->tci_value);
	err = quantum_tci_control_xfer(chip, QUANTUM_TCI_CTRL_SET_SAMPLE_RATE,
				       &request, sizeof(request),
				       QUANTUM_TCI_CTRL_RSP_STATUS,
				       &response, &response_length);
	if (err)
		return err;
	if (response_length != sizeof(response))
		return -EPROTO;
	if (le32_to_cpu(response)) {
		dev_err(&chip->pci->dev,
			"TCI sample-rate change to %u Hz failed: status=0x%08x\n",
			profile->rate, le32_to_cpu(response));
		return -EIO;
	}

	err = quantum_tci_get_sample_rate(chip, chip->clock_source,
					  &device_rate, &clock_rate);
	if (err)
		return err;
	if (device_rate != profile->rate || clock_rate != profile->rate) {
		dev_err(&chip->pci->dev,
			"TCI sample-rate verification failed: requested=%u clock=%u device=%u\n",
			profile->rate, clock_rate, device_rate);
		return -EIO;
	}

	for (retries = 0; retries < 100; retries++) {
		channels = readl(chip->iobase + QUANTUM_REG_AUDIO_CHANNELS);
		if ((channels & 0xff) == profile->inputs &&
		    ((channels >> 8) & 0xff) == profile->outputs)
			break;
		usleep_range(1000, 2000);
	}
	if (retries == 100) {
		dev_err(&chip->pci->dev,
			"sample-rate channel transition timed out: rate=%u channels=0x%08x\n",
			profile->rate, channels);
		return -ETIMEDOUT;
	}

	chip->audio_rate = profile->rate;
	chip->audio_inputs = profile->inputs;
	chip->audio_outputs = profile->outputs;
	dev_info(&chip->pci->dev,
		 "TCI sample rate changed: rate=%u Hz inputs=%u outputs=%u\n",
		 chip->audio_rate, chip->audio_inputs, chip->audio_outputs);
	return 0;
}

static int quantum_tci_probe_control(struct quantum_chip *chip)
{
	const struct quantum_rate_profile *profile;
	__le32 power_response = 0;
	__le32 clock_response = 0;
	size_t response_length;
	u32 channels, power, clock, clock_rate, device_rate;
	int err;

	err = quantum_tci_drain_stale_rx(chip);
	if (err)
		return err;

	response_length = sizeof(power_response);
	err = quantum_tci_control_xfer(chip, QUANTUM_TCI_CTRL_GET_POWER_STATE,
				       NULL, 0,
				       QUANTUM_TCI_CTRL_RSP_POWER_STATE,
				       &power_response, &response_length);
	if (err)
		return err;
	if (response_length != sizeof(power_response))
		return -EPROTO;
	power = le32_to_cpu(power_response);
	if (power > 1)
		return -EPROTO;

	response_length = sizeof(clock_response);
	err = quantum_tci_control_xfer(chip, QUANTUM_TCI_CTRL_GET_CLOCK_SOURCE,
				       NULL, 0,
				       QUANTUM_TCI_CTRL_RSP_CLOCK_SOURCE,
				       &clock_response, &response_length);
	if (err)
		return err;
	if (response_length != sizeof(clock_response))
		return -EPROTO;
	clock = le32_to_cpu(clock_response);

	err = quantum_tci_get_sample_rate(chip, clock, &device_rate,
					  &clock_rate);
	if (err)
		return err;
	profile = quantum_get_rate_profile(chip, device_rate);
	if (!profile)
		return -EPROTO;
	channels = readl(chip->iobase + QUANTUM_REG_AUDIO_CHANNELS);
	if ((channels & 0xff) != profile->inputs ||
	    ((channels >> 8) & 0xff) != profile->outputs) {
		dev_err(&chip->pci->dev,
			"rate/channel profile mismatch: rate=%u channels=0x%08x\n",
			device_rate, channels);
		return -EPROTO;
	}
	chip->clock_source = clock;
	chip->audio_rate = device_rate;
	chip->audio_inputs = profile->inputs;
	chip->audio_outputs = profile->outputs;


	dev_info(&chip->pci->dev,
		 "TCI ready: power=%s clock_source=%u clock_rate=%u Hz device_rate=%u Hz inputs=%u outputs=%u\n",
		 power ? "on" : "off", clock, clock_rate, device_rate,
		 chip->audio_inputs, chip->audio_outputs);
	return 0;
}

/* ----- Duplex ALSA and audio DMA page tables ----- */

static void quantum_dma_table_free(struct quantum_chip *chip,
				   struct quantum_dma_table *table)
{
	if (!table->area)
		return;

	dma_free_coherent(&chip->pci->dev, table->bytes, table->area,
			  table->dma);
	table->area = NULL;
	table->dma = 0;
	table->bytes = 0;
	table->addresses_per_segment = 0;
}

static void quantum_audio_clear_registers(struct quantum_chip *chip)
{
	if (!chip->iobase)
		return;

	writel(0, chip->iobase + QUANTUM_REG_AUDIO_CONTROL);
	writel(0, chip->iobase + QUANTUM_REG_PLAY_TABLE_LO);
	writel(0, chip->iobase + QUANTUM_REG_PLAY_TABLE_HI);
	writel(0, chip->iobase + QUANTUM_REG_PLAY_BUFFER_FRAMES);
	writel(0, chip->iobase + QUANTUM_REG_PLAY_BLOCK_FRAMES);
	writel(0, chip->iobase + QUANTUM_REG_REC_TABLE_LO);
	writel(0, chip->iobase + QUANTUM_REG_REC_TABLE_HI);
	writel(0, chip->iobase + QUANTUM_REG_REC_BUFFER_FRAMES);
	writel(0, chip->iobase + QUANTUM_REG_REC_BLOCK_FRAMES);

	/* Flush posted writes before coherent table memory can be released. */
	readl(chip->iobase + QUANTUM_REG_AUDIO_CONTROL);
}

static void quantum_audio_set_prepared(struct quantum_chip *chip, u32 prepared)
{
	unsigned long flags;

	spin_lock_irqsave(&chip->audio_lock, flags);
	chip->audio_prepared = prepared;
	spin_unlock_irqrestore(&chip->audio_lock, flags);
}

static void quantum_audio_free_resources(struct quantum_chip *chip)
{
	quantum_audio_clear_registers(chip);
	quantum_dma_table_free(chip, &chip->capture_table);
	quantum_dma_table_free(chip, &chip->playback_table);
	chip->audio_buffer_frames = 0;
	chip->playback_buffer_bytes = 0;
	chip->capture_buffer_bytes = 0;
	quantum_audio_set_prepared(chip, 0);
}

static int quantum_dma_table_allocate(struct quantum_chip *chip,
				      struct quantum_dma_table *table,
				      u32 addresses_per_segment)
{
	unsigned int pages, segments;

	if (!addresses_per_segment || addresses_per_segment >= PAGE_SIZE / sizeof(__le64))
		return -EPROTO;
	if (table->area)
		return table->addresses_per_segment == addresses_per_segment ?
			0 : -EPROTO;

	pages = DIV_ROUND_UP(QUANTUM_AUDIO_MAX_BUFFER_BYTES, PAGE_SIZE);
	segments = DIV_ROUND_UP(pages, addresses_per_segment);
	table->bytes = segments * PAGE_SIZE;
	table->addresses_per_segment = addresses_per_segment;
	table->area = dma_alloc_coherent(&chip->pci->dev, table->bytes,
					 &table->dma, GFP_KERNEL);
	if (!table->area) {
		table->bytes = 0;
		table->addresses_per_segment = 0;
		return -ENOMEM;
	}
	if (!IS_ALIGNED(table->dma, PAGE_SIZE)) {
		dev_err(&chip->pci->dev, "audio DMA table is not page aligned: %pad\n",
			&table->dma);
		quantum_dma_table_free(chip, table);
		return -EINVAL;
	}
	memset(table->area, 0, table->bytes);

	return 0;
}

static int quantum_dma_table_populate(struct quantum_chip *chip,
				      struct quantum_dma_table *table,
				      dma_addr_t buffer_dma,
				      size_t buffer_bytes)
{
	unsigned int pages, segments, segment, page = 0;
	u32 addresses_per_segment = table->addresses_per_segment;

	if (!table->area || !addresses_per_segment || !buffer_bytes ||
	    buffer_bytes > QUANTUM_AUDIO_MAX_BUFFER_BYTES)
		return -EINVAL;
	if (!IS_ALIGNED(buffer_dma, PAGE_SIZE)) {
		dev_err(&chip->pci->dev, "audio DMA buffer is not page aligned: %pad\n",
			&buffer_dma);
		return -EINVAL;
	}

	pages = DIV_ROUND_UP(buffer_bytes, PAGE_SIZE);
	segments = DIV_ROUND_UP(pages, addresses_per_segment);
	if (segments * PAGE_SIZE > table->bytes)
		return -ENOMEM;

	memset(table->area, 0, table->bytes);
	for (segment = 0; segment < segments; segment++) {
		__le64 *entries = table->area + segment * PAGE_SIZE;
		unsigned int entry;

		for (entry = 0;
		     entry < addresses_per_segment && page < pages;
		     entry++, page++)
			entries[entry] = cpu_to_le64((buffer_dma +
							 page * PAGE_SIZE) | 1ULL);

		if (segment + 1 < segments)
			entries[entry] = cpu_to_le64((table->dma +
							 (segment + 1) * PAGE_SIZE) | 1ULL);
	}
	dma_wmb();

	return 0;
}

static int quantum_audio_stop(struct quantum_chip *chip)
{
	unsigned long flags;
	u32 irq_position, irq_status, position, status = 0;
	u64 irq_count;
	bool was_running;
	int retries;

	spin_lock_irqsave(&chip->audio_lock, flags);
	was_running = chip->audio_engine_running;
	chip->irq_mask &= ~QUANTUM_IRQ_AUDIO;
	writel(chip->irq_mask, chip->iobase + QUANTUM_REG_IRQ_MASK);
	spin_unlock_irqrestore(&chip->audio_lock, flags);
	if (!was_running)
		return 0;

	writel(0, chip->iobase + QUANTUM_REG_AUDIO_CONTROL);
	for (retries = 0; retries < 100; retries++) {
		status = readl(chip->iobase + QUANTUM_REG_AUDIO_STOP_STATUS);
		if (!(status & QUANTUM_AUDIO_STOPPED_MASK))
			break;
		udelay(10);
	}

	spin_lock_irqsave(&chip->audio_lock, flags);
	chip->audio_engine_running = false;
	chip->audio_running = 0;
	chip->audio_pending = 0;
	chip->playback_substream = NULL;
	chip->capture_substream = NULL;
	irq_count = chip->audio_irq_count;
	irq_position = chip->audio_last_irq_position;
	irq_status = chip->audio_last_irq_status;
	spin_unlock_irqrestore(&chip->audio_lock, flags);
	position = readl(chip->iobase + QUANTUM_REG_AUDIO_POSITION);
	if (retries == 100) {
		dev_err(&chip->pci->dev,
			"audio DMA did not stop, status=0x%08x; disabling bus mastering\n",
			status);
		pci_clear_master(chip->pci);
		return -ETIMEDOUT;
	}
	dev_info(&chip->pci->dev,
		 "audio DMA stopped: interrupts=%llu irq_status=0x%08x position=0x%08x->0x%08x->0x%08x\n",
		 irq_count, irq_status, chip->audio_start_position,
		 irq_position, position);

	return 0;
}

static int quantum_audio_wait_page_tables(struct quantum_chip *chip)
{
	u32 status = 0;
	int retries;

	for (retries = 0; retries < 100; retries++) {
		status = readl(chip->iobase + QUANTUM_REG_AUDIO_PAGE_STATUS);
		if ((status & 0xff) && (status & 0xff00))
			return 0;
		usleep_range(1000, 2000);
	}

	dev_err(&chip->pci->dev,
		"audio DMA page-table fetch timed out, status=0x%08x\n", status);
	return -ETIMEDOUT;
}

static int quantum_audio_program_resources(struct quantum_chip *chip)
{
	int err;

	if (!chip->capture_table.area || !chip->playback_table.area || !chip->audio_buffer_frames)
		return -EINVAL;

	quantum_audio_set_prepared(chip, 0);
	dma_wmb();

	/* Match the DEXT: stop, program playback first, then record. */
	writel(0, chip->iobase + QUANTUM_REG_AUDIO_CONTROL);

	writel(chip->audio_buffer_frames,
	       chip->iobase + QUANTUM_REG_PLAY_BUFFER_FRAMES);
	writel(QUANTUM_AUDIO_PERIOD_FRAMES,
	       chip->iobase + QUANTUM_REG_PLAY_BLOCK_FRAMES);
	writel(upper_32_bits(chip->playback_table.dma),
	       chip->iobase + QUANTUM_REG_PLAY_TABLE_HI);
	writel(lower_32_bits(chip->playback_table.dma),
	       chip->iobase + QUANTUM_REG_PLAY_TABLE_LO);

	writel(chip->audio_buffer_frames,
	       chip->iobase + QUANTUM_REG_REC_BUFFER_FRAMES);
	writel(QUANTUM_AUDIO_PERIOD_FRAMES,
	       chip->iobase + QUANTUM_REG_REC_BLOCK_FRAMES);
	writel(upper_32_bits(chip->capture_table.dma),
	       chip->iobase + QUANTUM_REG_REC_TABLE_HI);
	writel(lower_32_bits(chip->capture_table.dma),
	       chip->iobase + QUANTUM_REG_REC_TABLE_LO);

	err = quantum_audio_wait_page_tables(chip);
	if (err)
		return err;

	quantum_audio_set_prepared(chip, chip->audio_params);

	dev_info(&chip->pci->dev,
		  "audio DMA prepared: directions=0x%x frames=%u in_buffer_bytes=%zu out_buffer_bytes=%zu block_frames=%u page_status=0x%08x\n",
		  chip->audio_params,
		  chip->audio_buffer_frames,
		  chip->capture_buffer_bytes,
		  chip->playback_buffer_bytes,
		  QUANTUM_AUDIO_PERIOD_FRAMES,
		  readl(chip->iobase + QUANTUM_REG_AUDIO_PAGE_STATUS));

	return 0;
}

static const struct snd_pcm_hardware quantum_pcm_hw = {
	.info = SNDRV_PCM_INFO_MMAP |
		SNDRV_PCM_INFO_MMAP_VALID |
		SNDRV_PCM_INFO_INTERLEAVED |
		SNDRV_PCM_INFO_BLOCK_TRANSFER |
		SNDRV_PCM_INFO_JOINT_DUPLEX,
	.formats = SNDRV_PCM_FMTBIT_S32_LE,
	.rates = SNDRV_PCM_RATE_44100 |
		 SNDRV_PCM_RATE_48000 |
		 SNDRV_PCM_RATE_88200 |
		 SNDRV_PCM_RATE_96000 |
		 SNDRV_PCM_RATE_176400 |
		 SNDRV_PCM_RATE_192000,
	.rate_min = 44100,
	.rate_max = 192000,
	.channels_min = QUANTUM_AUDIO_MIN_CHANNELS,
	.channels_max = QUANTUM_AUDIO_MAX_CHANNELS,
	.buffer_bytes_max = QUANTUM_AUDIO_MAX_BUFFER_BYTES,
	.period_bytes_min = QUANTUM_AUDIO_MIN_CHANNELS *
		QUANTUM_AUDIO_BYTES_PER_SAMPLE * QUANTUM_AUDIO_PERIOD_FRAMES,
	.period_bytes_max = QUANTUM_AUDIO_MAX_CHANNELS *
		QUANTUM_AUDIO_BYTES_PER_SAMPLE * QUANTUM_AUDIO_PERIOD_FRAMES,
	.periods_min = QUANTUM_AUDIO_MIN_PERIODS,
	.periods_max = QUANTUM_AUDIO_MAX_PERIODS,
};

static int quantum_pcm_channels_for_rate_rule(struct snd_pcm_hw_params *params,
					      struct snd_pcm_hw_rule *rule)
{
	struct snd_pcm_substream *substream = rule->private;
	struct quantum_chip *chip = snd_pcm_substream_chip(substream);
	const struct snd_interval *rate =
		hw_param_interval_c(params, SNDRV_PCM_HW_PARAM_RATE);
	struct snd_interval allowed = {
		.min = UINT_MAX,
		.max = 0,
		.integer = 1,
	};
	unsigned int i;
	unsigned int limit;

	for (i = 0; i < chip->rate_profile_count; i++) {
		if (!snd_interval_test(rate, chip->rate_profiles[i].rate))
			continue;
		if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK)
			limit = chip->rate_profiles[i].outputs;
		else
			limit = chip->rate_profiles[i].inputs;

		if (limit < allowed.min) allowed.min = limit;
		if (limit > allowed.max) allowed.max = limit;
	}

	if (!allowed.max)
		return -EINVAL;

	return snd_interval_refine(
		hw_param_interval(params, SNDRV_PCM_HW_PARAM_CHANNELS), &allowed);
}

static int quantum_pcm_rates_for_channels_rule(struct snd_pcm_hw_params *params,
					       struct snd_pcm_hw_rule *rule)
{
	struct snd_pcm_substream *substream = rule->private;
	struct quantum_chip *chip = snd_pcm_substream_chip(substream);
	const struct snd_interval *channels =
		hw_param_interval_c(params, SNDRV_PCM_HW_PARAM_CHANNELS);
	struct snd_interval allowed = {
		.min = UINT_MAX,
		.max = 0,
		.integer = 1,
	};
	unsigned int i;
	unsigned int limit;

	for (i = 0; i < chip->rate_profile_count; i++) {
		if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK)
			limit = chip->rate_profiles[i].outputs;
		else
			limit = chip->rate_profiles[i].inputs;

		if (!snd_interval_test(channels, limit))
			continue;

		if (chip->rate_profiles[i].rate < allowed.min)
			allowed.min = chip->rate_profiles[i].rate;
		if (chip->rate_profiles[i].rate > allowed.max)
			allowed.max = chip->rate_profiles[i].rate;
	}
	if (!allowed.max)
		return -EINVAL;

	return snd_interval_refine(
		hw_param_interval(params, SNDRV_PCM_HW_PARAM_RATE), &allowed);
}

static u32 quantum_stream_mask(const struct snd_pcm_substream *substream)
{
	return substream->stream == SNDRV_PCM_STREAM_PLAYBACK ?
		QUANTUM_STREAM_PLAYBACK : QUANTUM_STREAM_CAPTURE;
}

static int quantum_pcm_open(struct snd_pcm_substream *substream)
{
	struct quantum_chip *chip = snd_pcm_substream_chip(substream);
	u32 channels = readl(chip->iobase + QUANTUM_REG_AUDIO_CHANNELS);
	int err;

	if ((channels & 0xff) != chip->audio_inputs ||
	    ((channels >> 8) & 0xff) != chip->audio_outputs) {
		dev_err(&chip->pci->dev,
		"channels mismatch: hw=0x%08x (in=%u/out=%u) expected in=%u/out=%u\n",
			channels,
			channels & 0xff, (channels >> 8) & 0xff,
			chip->audio_inputs, chip->audio_outputs);
		return -EINVAL;
	}

	substream->runtime->hw = quantum_pcm_hw;

	const struct quantum_rate_profile *profile = quantum_get_rate_profile(chip, chip->audio_rate);
	if (profile) {
		if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK)
			substream->runtime->hw.channels_max = profile->outputs;
		else
			substream->runtime->hw.channels_max = profile->inputs;
	} else {
		dev_warn(&chip->pci->dev, "No rate profile found for %u Hz, using defaults\n", chip->audio_rate);
	}

	err = snd_pcm_hw_constraint_minmax(substream->runtime,
		SNDRV_PCM_HW_PARAM_PERIOD_SIZE,
		QUANTUM_AUDIO_PERIOD_FRAMES,
		QUANTUM_AUDIO_PERIOD_FRAMES);
	if (err)
		return err;

	err = snd_pcm_hw_constraint_integer(substream->runtime, SNDRV_PCM_HW_PARAM_PERIODS);
	if (err)
		return err;

	err = snd_pcm_hw_rule_add(substream->runtime, 0,
				  SNDRV_PCM_HW_PARAM_CHANNELS,
				  quantum_pcm_channels_for_rate_rule, substream,
				  SNDRV_PCM_HW_PARAM_RATE, -1);
	if (err)
		return err;

	err = snd_pcm_hw_rule_add(substream->runtime, 0,
				   SNDRV_PCM_HW_PARAM_RATE,
				   quantum_pcm_rates_for_channels_rule, substream,
				   SNDRV_PCM_HW_PARAM_CHANNELS, -1);
	if (err)
		return err;

	return 0;
}

static int quantum_pcm_close(struct snd_pcm_substream *substream)
{
	return 0;
}

static int quantum_audio_configure_resources(struct quantum_chip *chip,
					     unsigned int frames)
{
	struct snd_pcm_substream *playback =
	chip->pcm->streams[SNDRV_PCM_STREAM_PLAYBACK].substream;
	struct snd_pcm_substream *capture =
		chip->pcm->streams[SNDRV_PCM_STREAM_CAPTURE].substream;
	dma_addr_t playback_dma, capture_dma;
	size_t playback_bytes, capture_bytes;
	u32 capture_addresses, playback_addresses;
	int err;

	if (check_mul_overflow(frames, chip->audio_outputs, &playback_bytes) ||
	check_mul_overflow(playback_bytes, QUANTUM_AUDIO_BYTES_PER_SAMPLE, &playback_bytes)) {
		return -EINVAL;
	}
	if (check_mul_overflow(frames, chip->audio_inputs, &capture_bytes) ||
		check_mul_overflow(capture_bytes, QUANTUM_AUDIO_BYTES_PER_SAMPLE, &capture_bytes)) {
		return -EINVAL;
		}

	if (!playback || !capture || !playback->dma_buffer.area ||
	    !capture->dma_buffer.area ||
	    playback_bytes > QUANTUM_AUDIO_MAX_BUFFER_BYTES ||
	    capture_bytes > QUANTUM_AUDIO_MAX_BUFFER_BYTES)
		return -ENOMEM;

	playback_dma = playback->dma_buffer.addr;
	capture_dma = capture->dma_buffer.addr;

	capture_addresses = readl(chip->iobase +
				  QUANTUM_REG_REC_ADDRS_PER_SEGMENT);
	playback_addresses = readl(chip->iobase +
				   QUANTUM_REG_PLAY_ADDRS_PER_SEGMENT);
	err = quantum_dma_table_allocate(chip, &chip->capture_table,
					 capture_addresses);
	if (err)
		goto fail;
	err = quantum_dma_table_allocate(chip, &chip->playback_table,
					 playback_addresses);
	if (err)
		goto fail;
	err = quantum_dma_table_populate(chip, &chip->capture_table,
					 capture_dma, capture_bytes);
	if (err)
		goto fail;
	err = quantum_dma_table_populate(chip, &chip->playback_table,
					 playback_dma, playback_bytes);
	if (err)
		goto fail;
	chip->playback_buffer_bytes = playback_bytes;
	chip->capture_buffer_bytes = capture_bytes;
	chip->audio_buffer_frames = frames;
	return 0;

fail:
	quantum_audio_free_resources(chip);
	return err;
}

static int quantum_pcm_hw_params(struct snd_pcm_substream *substream,
				 struct snd_pcm_hw_params *params)
{
	struct quantum_chip *chip = snd_pcm_substream_chip(substream);
	const struct quantum_rate_profile *profile =
		quantum_get_rate_profile(chip, params_rate(params));
	struct snd_pcm_substream **params_substream;
	struct snd_pcm_substream *other;
	bool changing_rate;
	int err = 0;

	dev_dbg(&chip->pci->dev,
		 "[DEBUG] hw_params: stream=%s rate=%u ch=%u fmt=%d period=%u periods=%u\n",
		 substream->stream == SNDRV_PCM_STREAM_PLAYBACK ? "PLAY" : "CAP",
		 params_rate(params),
		 params_channels(params),
		 params_format(params),
		 params_period_size(params),
		 params_periods(params));

	if (!profile) {
		dev_err(&chip->pci->dev,
			"requested parameters unsupported: no profile for rate %u Hz\n",
			params_rate(params));
		return -EINVAL;
	}

	unsigned int expected_channels;
	if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK)
		expected_channels = profile->outputs;
	else
		expected_channels = profile->inputs;

	if (params_channels(params) != expected_channels) {
		dev_err(&chip->pci->dev,
			"requested parameters unsupported: channels %u != expected %u\n",
			params_channels(params), expected_channels);
		return -EINVAL;
	}

	if (params_format(params) != SNDRV_PCM_FORMAT_S32_LE) {
		dev_err(&chip->pci->dev,
			"requested parameters unsupported: format %d != S32_LE\n",
			params_format(params));
		return -EINVAL;
	}

	unsigned int frames = params_buffer_size(params);
	u32 mask = quantum_stream_mask(substream);

	mutex_lock(&chip->audio_mutex);
	other = mask == QUANTUM_STREAM_PLAYBACK ?
		chip->capture_params_substream : chip->playback_params_substream;
	if (other &&
	    (other->runtime->rate != params_rate(params) ||
	     other->runtime->period_size != params_period_size(params) ||
	     other->runtime->buffer_size != params_buffer_size(params))) {
		dev_err(&chip->pci->dev, "changed parameters unsupported");
		err = -EINVAL;
		goto unlock;
	}
	changing_rate = chip->audio_rate != profile->rate;
	if (changing_rate && READ_ONCE(chip->audio_engine_running)) {
		dev_err(&chip->pci->dev, "busy while changing rate");
		err = -EBUSY;
		goto unlock;
	}
	if (changing_rate) {
		/* The engine is stopped; fixed DMA mappings remain valid. */
		err = quantum_tci_set_sample_rate(chip, profile);
		if (err) {
			dev_err(&chip->pci->dev, "changing sample rate TCI failed");
			goto unlock;
		}
	}

	params_substream = mask == QUANTUM_STREAM_PLAYBACK ?
		&chip->playback_params_substream : &chip->capture_params_substream;
	*params_substream = substream;
	chip->audio_params |= mask;
	quantum_audio_set_prepared(chip,0);

	err = quantum_audio_configure_resources(chip, frames);
	if (err) {
		dev_err(&chip->pci->dev, "unable to configure resources");
		chip->audio_params &= ~mask;
		*params_substream = NULL;
	}

unlock:
	mutex_unlock(&chip->audio_mutex);
	return err;
}

static int quantum_pcm_hw_free(struct snd_pcm_substream *substream)
{
	struct quantum_chip *chip = snd_pcm_substream_chip(substream);
	struct snd_pcm_substream **params_substream;
	u32 mask = quantum_stream_mask(substream);
	int err = 0;

	mutex_lock(&chip->audio_mutex);
	if ((READ_ONCE(chip->audio_running) |
	     READ_ONCE(chip->audio_pending)) & mask) {
		err = -EBUSY;
		goto unlock;
	}
	if (chip->irq_requested)
		synchronize_irq(chip->irq);
	params_substream = mask == QUANTUM_STREAM_PLAYBACK ?
		&chip->playback_params_substream : &chip->capture_params_substream;

	*params_substream = NULL;
	chip->audio_params &= ~mask;
	quantum_audio_set_prepared(chip,
				   READ_ONCE(chip->audio_prepared) & ~mask);
	if (mask == QUANTUM_STREAM_PLAYBACK) {
		if (chip->playback_buffer_bytes > 0 && substream->dma_buffer.area) {
			size_t safe_size = min(chip->playback_buffer_bytes, substream->dma_buffer.bytes);
			memset(substream->dma_buffer.area, 0, safe_size);
		}
	} else {
		if (chip->capture_buffer_bytes > 0 && substream->dma_buffer.area) {
			size_t safe_size = min(chip->capture_buffer_bytes, substream->dma_buffer.bytes);
			memset(substream->dma_buffer.area, 0, safe_size);
		}
	}
	/*
	 * The fixed ALSA buffers outlive hw_free.  Keep both page tables and
	 * their MMIO addresses valid as well: the device can issue a final DMA
	 * transaction after its stop-status bits clear.
	 */

unlock:
	mutex_unlock(&chip->audio_mutex);
	return err;
}

static void quantum_pcm_apply_latency_qos(struct snd_pcm_substream *substream)
{
	struct pm_qos_request *request = &substream->latency_pm_qos_req;

	/* The generic period-duration request still permits disruptive deep idle. */
	if (cpu_latency_qos_request_active(request))
		cpu_latency_qos_update_request(request,
					       QUANTUM_AUDIO_CPU_LATENCY_US);
	else
		cpu_latency_qos_add_request(request,
					    QUANTUM_AUDIO_CPU_LATENCY_US);
}

static int quantum_pcm_prepare(struct snd_pcm_substream *substream)
{
	struct quantum_chip *chip = snd_pcm_substream_chip(substream);
	struct snd_pcm_substream *playback_sub =
	chip->pcm->streams[SNDRV_PCM_STREAM_PLAYBACK].substream;
	struct snd_pcm_substream *capture_sub =
		chip->pcm->streams[SNDRV_PCM_STREAM_CAPTURE].substream;
	u32 mask = quantum_stream_mask(substream);
	unsigned int current_frames = substream->runtime->buffer_size;
	int err;

	mutex_lock(&chip->audio_mutex);

	if (!(chip->audio_params & mask) ||
		!chip->capture_table.area ||
		!chip->playback_table.area) {
		err = -EINVAL;
		goto unlock;
		}

	if (chip->audio_buffer_frames == 0 || current_frames != chip->audio_buffer_frames) {
		dev_err(&chip->pci->dev,
				"Frame mismatch: substream=%u vs chip=%u\n",
				current_frames, chip->audio_buffer_frames);
		err = -EINVAL;
		goto unlock;
	}

	if (READ_ONCE(chip->audio_engine_running)) {
		quantum_audio_set_prepared(chip,
					   READ_ONCE(chip->audio_prepared) |
					   mask);
		err = 0;
		goto unlock;
	}
	quantum_audio_set_prepared(chip, 0);
	if (mask == QUANTUM_STREAM_PLAYBACK) {
		if (playback_sub && playback_sub->dma_buffer.area && chip->playback_buffer_bytes) {
			if (chip->playback_buffer_bytes <= playback_sub->dma_buffer.bytes)
				memset(playback_sub->dma_buffer.area, 0, chip->playback_buffer_bytes);
			else
				dev_warn(&chip->pci->dev, "Skipping playback memset: size mismatch\n");
		}
	} else {
		if (capture_sub && capture_sub->dma_buffer.area && chip->capture_buffer_bytes) {
			if (chip->capture_buffer_bytes <= capture_sub->dma_buffer.bytes)
				memset(capture_sub->dma_buffer.area, 0, chip->capture_buffer_bytes);
			else
				dev_warn(&chip->pci->dev, "Skipping capture memset: size mismatch\n");
		}
	}

	err = quantum_audio_program_resources(chip);

unlock:
	mutex_unlock(&chip->audio_mutex);
	if (!err)
		quantum_pcm_apply_latency_qos(substream);
	return err;
}

static int quantum_pcm_trigger(struct snd_pcm_substream *substream, int cmd)
{
	struct quantum_chip *chip = snd_pcm_substream_chip(substream);
	u32 mask = quantum_stream_mask(substream), running, start_position;
	unsigned long flags;
	bool first, last;

	switch (cmd) {
	case SNDRV_PCM_TRIGGER_START:
		start_position = readl(chip->iobase +
					       QUANTUM_REG_AUDIO_POSITION);
		spin_lock_irqsave(&chip->audio_lock, flags);
		if (!(chip->audio_prepared & mask)) {
			spin_unlock_irqrestore(&chip->audio_lock, flags);
			return -EIO;
		}
		first = !chip->audio_engine_running;
		if (mask == QUANTUM_STREAM_PLAYBACK)
			chip->playback_substream = substream;
		else
			chip->capture_substream = substream;
		if (first)
			chip->audio_running |= mask;
		else
			chip->audio_pending |= mask;
		chip->audio_engine_running = true;
		running = chip->audio_running | chip->audio_pending;
		if (first) {
			chip->audio_start_position = start_position;
			chip->audio_irq_count = 0;
			chip->audio_last_irq_position = chip->audio_start_position;
			chip->audio_last_irq_status = 0;
		}
		spin_unlock_irqrestore(&chip->audio_lock, flags);
		if (!first)
			return 0;
		dma_wmb();
		writel(QUANTUM_IRQ_AUDIO,
		       chip->iobase + QUANTUM_REG_IRQ_STATUS);
		spin_lock_irqsave(&chip->audio_lock, flags);
		chip->irq_mask |= QUANTUM_IRQ_AUDIO;
		writel(chip->irq_mask, chip->iobase + QUANTUM_REG_IRQ_MASK);
		spin_unlock_irqrestore(&chip->audio_lock, flags);
		writel(QUANTUM_AUDIO_CONTROL_RUN,
		       chip->iobase + QUANTUM_REG_AUDIO_CONTROL);
		dev_info(&chip->pci->dev,
			 "audio DMA started: directions=0x%x\n", running);
		return 0;
	case SNDRV_PCM_TRIGGER_STOP:
	case SNDRV_PCM_TRIGGER_SUSPEND:
		spin_lock_irqsave(&chip->audio_lock, flags);
		chip->audio_running &= ~mask;
		chip->audio_pending &= ~mask;
		if (mask == QUANTUM_STREAM_PLAYBACK)
			chip->playback_substream = NULL;
		else
			chip->capture_substream = NULL;
		last = chip->audio_engine_running && !chip->audio_running &&
		       !chip->audio_pending;
		spin_unlock_irqrestore(&chip->audio_lock, flags);
		return last ? quantum_audio_stop(chip) : 0;
	default:
		return -EINVAL;
	}
}

static snd_pcm_uframes_t quantum_pcm_pointer(struct snd_pcm_substream *substream)
{
	struct quantum_chip *chip = snd_pcm_substream_chip(substream);
	u32 mask = quantum_stream_mask(substream);
	u32 position = readl(chip->iobase + QUANTUM_REG_AUDIO_POSITION);

	if (!(READ_ONCE(chip->audio_running) & mask))
		return 0;
	return (position & GENMASK(19, 0)) % substream->runtime->buffer_size;
}

static const struct snd_pcm_ops quantum_pcm_ops = {
	.open = quantum_pcm_open,
	.close = quantum_pcm_close,
	.ioctl = snd_pcm_lib_ioctl,
	.hw_params = quantum_pcm_hw_params,
	.hw_free = quantum_pcm_hw_free,
	.prepare = quantum_pcm_prepare,
	.trigger = quantum_pcm_trigger,
	.pointer = quantum_pcm_pointer,
};

static int snd_quantum_pcm_new(struct quantum_chip *chip)
{
	int err;

	err = snd_pcm_new(chip->card, chip->model_name, 0, 1, 1, &chip->pcm);
	if (err < 0)
		return err;
	chip->pcm->private_data = chip;
	strscpy(chip->pcm->name, chip->model_name, sizeof(chip->pcm->name));
	snd_pcm_set_ops(chip->pcm, SNDRV_PCM_STREAM_PLAYBACK,
			&quantum_pcm_ops);
	snd_pcm_set_ops(chip->pcm, SNDRV_PCM_STREAM_CAPTURE, &quantum_pcm_ops);

	return snd_pcm_set_managed_buffer_all(chip->pcm, SNDRV_DMA_TYPE_DEV,
					      &chip->pci->dev,
					      QUANTUM_AUDIO_MAX_BUFFER_BYTES,
					      0);
}

/* ----- Resource release ----- */

static void snd_quantum_free(struct snd_card *card)
{
	struct quantum_chip *chip = card->private_data;

	quantum_audio_stop(chip);
	if (chip->irq_requested && chip->irq >= 0) {
		free_irq(chip->irq, chip);
		chip->irq_requested = false;
	}
	quantum_audio_free_resources(chip);
	if (chip->msi_allocated)
		pci_free_irq_vectors(chip->pci);
	quantum_tci_stop(chip);
	if (chip->iobase)
		pci_iounmap(chip->pci, chip->iobase);
	pci_clear_master(chip->pci);
	pci_release_regions(chip->pci);
	pci_disable_device(chip->pci);
}

/* ----- Interrupt: signal period elapsed for active substreams ----- */

static irqreturn_t snd_quantum_interrupt(int irq, void *dev_id)
{
	struct quantum_chip *chip = dev_id;
	struct snd_pcm_substream *playback = NULL;
	struct snd_pcm_substream *capture = NULL;
	unsigned long flags;
	u32 position = 0, previous_position, promoted = 0;
	u32 raw_status, status;

	if (!chip->iobase)
		return IRQ_NONE;

	raw_status = readl(chip->iobase + QUANTUM_REG_IRQ_STATUS);
	status = raw_status & (QUANTUM_IRQ_AUDIO | QUANTUM_IRQ_TCI_RX);
	if (!status)
		return IRQ_NONE;

	/* The DEXT acknowledges asserted sources by writing one bits back. */
	writel(status, chip->iobase + QUANTUM_REG_IRQ_STATUS);
	if (status & QUANTUM_IRQ_AUDIO) {
		position = readl(chip->iobase + QUANTUM_REG_AUDIO_POSITION);
		spin_lock_irqsave(&chip->audio_lock, flags);
		previous_position = chip->audio_last_irq_position;
		chip->audio_last_irq_status = raw_status;
		chip->audio_last_irq_position = position;
		if (chip->audio_engine_running) {
			if (chip->audio_pending && chip->audio_buffer_frames) {
				u32 frame =
					(position & GENMASK(19, 0)) % chip->audio_buffer_frames;
				u32 previous_frame =
					(previous_position & GENMASK(19, 0)) %
					chip->audio_buffer_frames;

				if (frame < previous_frame) {
					/* The hardware and late ALSA ring are aligned. */
					promoted = chip->audio_pending;
					chip->audio_running |= promoted;
					chip->audio_pending = 0;
				}
			}
			chip->audio_irq_count++;
			/* Its first elapsed period is the one after alignment. */
			if ((chip->audio_running & ~promoted) &
			    QUANTUM_STREAM_PLAYBACK)
				playback = chip->playback_substream;
			if ((chip->audio_running & ~promoted) &
			    QUANTUM_STREAM_CAPTURE)
				capture = chip->capture_substream;
		}
		spin_unlock_irqrestore(&chip->audio_lock, flags);
		if (playback)
			snd_pcm_period_elapsed(playback);
		if (capture) {
			dma_rmb();
			snd_pcm_period_elapsed(capture);
		}
	}
	return IRQ_HANDLED;
}

/* ----- Read-only device identification ----- */

static void quantum_log_device_info(struct quantum_chip *chip)
{
	struct pci_dev *pci = chip->pci;
	void __iomem *iobase = chip->iobase;

	dev_info(&pci->dev, "Device: version 0x00=0x%08x status 0x04=0x%08x 0x08=0x%08x\n",
		 readl(iobase + QUANTUM_REG_VERSION),
		 readl(iobase + QUANTUM_REG_STATUS1),
		 readl(iobase + QUANTUM_REG_STATUS2));
	dev_info(&pci->dev, "Device: status 0x10=0x%08x 0x14=0x%08x 0x104=0x%08x\n",
		 readl(iobase + QUANTUM_REG_STATUS3),
		 readl(iobase + QUANTUM_REG_STATUS4),
		 readl(iobase + QUANTUM_REG_STATUS5));
	dev_info(&pci->dev, "Device: record/play addresses per segment=%u/%u\n",
		 readl(iobase + QUANTUM_REG_REC_ADDRS_PER_SEGMENT),
		 readl(iobase + QUANTUM_REG_PLAY_ADDRS_PER_SEGMENT));
	dev_info(&pci->dev, "Device: capture/playback channels=%u/%u\n",
		 readl(iobase + QUANTUM_REG_AUDIO_CHANNELS) & 0xff,
		 (readl(iobase + QUANTUM_REG_AUDIO_CHANNELS) >> 8) & 0xff);
}

/* ----- Create chip: enable PCI, claim BAR, IRQ, MMIO probe ----- */

/* Initialize model-specific data in the chip structure */
static void quantum_init_model_data(
	struct quantum_chip *chip,
	struct pci_dev *pci)
{
	switch (pci->device) {
		case PCI_DEVICE_ID_QUANTUM:
			chip->id = "Quantum";
			chip->model_name = LONGNAME_QUANTUM;
			chip->rate_profiles = quantum_rate_profiles_quantum;
			chip->rate_profile_count = ARRAY_SIZE(quantum_rate_profiles_quantum);
			break;
		case PCI_DEVICE_ID_QUANTUM2:
			chip->id = "Quantum2";
			chip->model_name = LONGNAME_QUANTUM_2;
			chip->rate_profiles = quantum_rate_profiles_quantum2;
			chip->rate_profile_count = ARRAY_SIZE(quantum_rate_profiles_quantum2);
			break;
		case PCI_DEVICE_ID_QUANTUM4848:
			chip->id = "Quantum4848";
			chip->model_name = LONGNAME_QUANTUM_4848;
			chip->rate_profiles = quantum_rate_profiles_quantum4848;
			chip->rate_profile_count = ARRAY_SIZE(quantum_rate_profiles_quantum4848);
			break;
		case PCI_DEVICE_ID_QUANTUM2626:
			chip->id = "Quantum2626";
			chip->model_name = LONGNAME_QUANTUM_2626;
			chip->rate_profiles = quantum_rate_profiles_quantum2626;
			chip->rate_profile_count = ARRAY_SIZE(quantum_rate_profiles_quantum2626);
			break;
		case PCI_DEVICE_ID_QUANTUM_MOBILE:
			chip->id = "QuantumMobile";
			chip->model_name = LONGNAME_QUANTUM_MOBILE;
			chip->rate_profiles = quantum_rate_profiles_quantummobile;
			chip->rate_profile_count = ARRAY_SIZE(quantum_rate_profiles_quantummobile);
			dev_warn(&pci->dev,
				"EXPERIMENTAL: Quantum Mobile detected. Profile is guessed. Report any issues to the maintainer.\n");
			break;
		default:
			// We should never be there, fallback to the original Quantum
			chip->id = "Quantum";
			chip->model_name = LONGNAME_QUANTUM;
			chip->rate_profiles = quantum_rate_profiles_quantum;
			chip->rate_profile_count = ARRAY_SIZE(quantum_rate_profiles_quantum);
			dev_warn(&pci->dev,
				"Unknown Quantum device ID 0x%04x, using generic settings\n",
				pci->device);
			break;
	}
}

static int snd_quantum_create(struct snd_card *card, struct pci_dev *pci)
{
	struct quantum_chip *chip = card->private_data;
	int err;
	int i;

	quantum_init_model_data(chip, pci);
	chip->card = card;
	chip->pci = pci;
	chip->irq = pci->irq;
	chip->irq_requested = false;
	chip->msi_allocated = false;
	mutex_init(&chip->tci_lock);
	mutex_init(&chip->audio_mutex);
	spin_lock_init(&chip->audio_lock);

	err = pci_enable_device(pci);
	if (err < 0)
		return err;

	if (dma_set_mask_and_coherent(&pci->dev, DMA_BIT_MASK(64)) < 0 &&
	    dma_set_mask_and_coherent(&pci->dev, DMA_BIT_MASK(32)) < 0) {
		pci_disable_device(pci);
		return -ENXIO;
	}
	pci_set_master(pci);

	err = pci_request_regions(pci, DRV_NAME);
	if (err < 0) {
		pci_clear_master(pci);
		pci_disable_device(pci);
		return err;
	}

	chip->iobase = pci_iomap(pci, 0, 0);
	if (!chip->iobase) {
		err = -ENOMEM;
		goto fail_regions;
	}

	/* The DEXT never reads this mask and maintains a zero-based shadow. */
	chip->irq_mask = 0;
	writel(chip->irq_mask, chip->iobase + QUANTUM_REG_IRQ_MASK);
	writel(QUANTUM_IRQ_AUDIO | QUANTUM_IRQ_TCI_RX,
	       chip->iobase + QUANTUM_REG_IRQ_STATUS);

	/* Log first 64 bytes of BAR 0 for reverse-engineering (word-aligned) */
	for (i = 0; i < 64; i += 4)
		dev_info(&pci->dev, "MMIO+0x%02x: 0x%08x\n", i, readl(chip->iobase + i));

	quantum_log_device_info(chip);
	err = quantum_tci_start(chip);
	if (err < 0)
		goto fail_iomap;
	err = quantum_tci_probe_control(chip);
	if (err < 0) {
		dev_err(&pci->dev, "TCI control probe failed: %d\n", err);
		goto fail_tci;
	}

	/* Register access for reverse engineering */
	if (reg_scan) {
		dev_info(&pci->dev, "=== MMIO Scan (0x00-0xff) ===");
		for (i = 0; i < 256; i += 4)
			dev_info(&pci->dev, "MMIO+0x%02x: 0x%08x", i, readl(chip->iobase + i));
		reg_scan = false; /* Clear after one scan */
	}

	if (reg_read_offset >= 0 && reg_read_offset < (1024 * 1024)) {
		u32 val = readl(chip->iobase + reg_read_offset);

		dev_info(&pci->dev, "MMIO+0x%03x READ: 0x%08x", reg_read_offset, val);
		reg_read_offset = -1; /* Clear after read */
	}

	if (reg_write_offset >= 0 && reg_write_offset < (1024 * 1024)) {
		writel(reg_write_value, chip->iobase + reg_write_offset);
		dev_info(&pci->dev, "MMIO+0x%03x WRITE: 0x%08x (old: 0x%08x)",
			 reg_write_offset, reg_write_value,
			 readl(chip->iobase + reg_write_offset));
		reg_write_offset = -1; /* Clear after write */
		reg_write_value = 0;
	}

	/* Prefer MSI (Thunderbolt PCIe often has legacy IRQ 0); fall back to legacy if valid */
	if (pci_alloc_irq_vectors(pci, 1, 1, PCI_IRQ_MSI) == 1) {
		chip->irq = pci_irq_vector(pci, 0);
		chip->msi_allocated = true;
	} else {
		pci_free_irq_vectors(pci);
		chip->irq = pci->irq;
	}
	/* Only request if we have a usable IRQ (legacy IRQ 0 is the PIT on x86, not our device) */
	if (chip->irq > 0) {
		err = request_irq(chip->irq, snd_quantum_interrupt,
				  chip->msi_allocated ? 0 : IRQF_SHARED,
				  DRV_NAME, chip);
		if (err == 0) {
			chip->irq_requested = true;
			card->sync_irq = chip->irq;
		} else {
			dev_warn(&pci->dev, "cannot request irq %d: %d\n",
				 chip->irq, err);
		}
	} else if (chip->irq == 0) {
		dev_info(&pci->dev, "legacy irq 0 is not usable\n");
	}
	if (!chip->irq_requested && chip->msi_allocated) {
		pci_free_irq_vectors(pci);
		chip->msi_allocated = false;
	}

	return 0;
fail_tci:
	quantum_tci_stop(chip);
fail_iomap:
	pci_iounmap(pci, chip->iobase);
	chip->iobase = NULL;
fail_regions:
	pci_release_regions(pci);
	pci_clear_master(pci);
	pci_disable_device(pci);
	return err;
}

/* ----- Probe / remove ----- */

static int snd_quantum_probe(struct pci_dev *pci, const struct pci_device_id *pci_id)
{
	static int dev;
	struct snd_card *card;
	struct quantum_chip *chip;
	int err;

	if (dev >= SNDRV_CARDS)
		return -ENODEV;
	if (!enable[dev]) {
		dev++;
		return -ENOENT;
	}

	if (pci->device == PCI_DEVICE_ID_QUANTUM_MOBILE && !enable_experimental_mobile) {
		dev_info(&pci->dev,
			"Quantum Mobile (0x0105) detected but disabled by default. "
			"Load module with 'enable_experimental_mobile=1' to attempt initialization.\n");
		return -ENODEV;
	}

	err = snd_devm_card_new(&pci->dev, index[dev], id[dev], THIS_MODULE,
				sizeof(struct quantum_chip), &card);
	if (err < 0)
		return err;
	chip = card->private_data;
	chip->irq = -1;

	err = snd_quantum_create(card, pci);
	if (err < 0)
		return err;
	card->private_free = snd_quantum_free;
	if (chip->irq_requested) {
		err = snd_quantum_pcm_new(chip);
		if (err < 0)
			return err;
	} else {
		dev_warn(&pci->dev, "audio disabled because no IRQ is available\n");
	}

	snd_card_set_id(card, chip->id);
	strscpy(card->driver, DRV_NAME, sizeof(card->driver));
	strscpy(card->shortname, chip->model_name, sizeof(card->shortname));
	snprintf(card->longname, sizeof(card->longname), "%s at %s irq %i",
		 card->shortname, pci_name(chip->pci), chip->irq);

	err = snd_card_register(card);
	if (err < 0)
		return err;

	pci_set_drvdata(pci, card);
	dev++;
	return 0;
}

static void snd_quantum_remove(struct pci_dev *pci)
{
	snd_card_free(pci_get_drvdata(pci));
}

static struct pci_driver quantum_driver = {
	.name = DRV_NAME,
	.id_table = snd_quantum_ids,
	.probe = snd_quantum_probe,
	.remove = snd_quantum_remove,
};

module_pci_driver(quantum_driver);
