All exception entry points lie in <SPAN class=cloze>[...]</SPAN> regions of the MIPS memory map, in kseg1 for uncached entry points and in kseg0 for cached ones.</SPAN>