
*** Running vivado
    with args -log design1_lmb_bram_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design1_lmb_bram_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design1_lmb_bram_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:02:14 . Memory (MB): peak = 292.766 ; gain = 83.242
INFO: [Synth 8-638] synthesizing module 'design1_lmb_bram_0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/ip/design1_lmb_bram_0/synth/design1_lmb_bram_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'design1_lmb_bram_0' (11#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/ip/design1_lmb_bram_0/synth/design1_lmb_bram_0.vhd:78]
Finished RTL Elaboration : Time (s): cpu = 00:02:29 ; elapsed = 00:05:10 . Memory (MB): peak = 494.023 ; gain = 284.500
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:30 ; elapsed = 00:05:11 . Memory (MB): peak = 494.023 ; gain = 284.500
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.126 . Memory (MB): peak = 636.820 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:02:50 ; elapsed = 00:05:38 . Memory (MB): peak = 636.820 ; gain = 427.297
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:50 ; elapsed = 00:05:38 . Memory (MB): peak = 636.820 ; gain = 427.297
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:50 ; elapsed = 00:05:38 . Memory (MB): peak = 636.820 ; gain = 427.297
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:52 ; elapsed = 00:05:41 . Memory (MB): peak = 636.820 ; gain = 427.297
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:53 ; elapsed = 00:05:42 . Memory (MB): peak = 636.820 ; gain = 427.297
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:14 ; elapsed = 00:06:09 . Memory (MB): peak = 636.820 ; gain = 427.297
Finished Timing Optimization : Time (s): cpu = 00:03:14 ; elapsed = 00:06:10 . Memory (MB): peak = 636.820 ; gain = 427.297
Finished Technology Mapping : Time (s): cpu = 00:03:14 ; elapsed = 00:06:10 . Memory (MB): peak = 636.820 ; gain = 427.297
Finished IO Insertion : Time (s): cpu = 00:03:15 ; elapsed = 00:06:11 . Memory (MB): peak = 636.820 ; gain = 427.297
Finished Renaming Generated Instances : Time (s): cpu = 00:03:15 ; elapsed = 00:06:11 . Memory (MB): peak = 636.820 ; gain = 427.297
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:15 ; elapsed = 00:06:12 . Memory (MB): peak = 636.820 ; gain = 427.297
Finished Renaming Generated Ports : Time (s): cpu = 00:03:15 ; elapsed = 00:06:12 . Memory (MB): peak = 636.820 ; gain = 427.297
Finished Handling Custom Attributes : Time (s): cpu = 00:03:15 ; elapsed = 00:06:12 . Memory (MB): peak = 636.820 ; gain = 427.297
Finished Renaming Generated Nets : Time (s): cpu = 00:03:15 ; elapsed = 00:06:12 . Memory (MB): peak = 636.820 ; gain = 427.297

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |    32|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:03:15 ; elapsed = 00:06:12 . Memory (MB): peak = 636.820 ; gain = 427.297
synth_design: Time (s): cpu = 00:03:10 ; elapsed = 00:04:20 . Memory (MB): peak = 641.699 ; gain = 425.125
