/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* LCD */
#define LCD_LCDPort__0__INTTYPE CYREG_PICU12_INTTYPE0
#define LCD_LCDPort__0__MASK 0x01u
#define LCD_LCDPort__0__PC CYREG_PRT12_PC0
#define LCD_LCDPort__0__PORT 12u
#define LCD_LCDPort__0__SHIFT 0u
#define LCD_LCDPort__1__INTTYPE CYREG_PICU12_INTTYPE1
#define LCD_LCDPort__1__MASK 0x02u
#define LCD_LCDPort__1__PC CYREG_PRT12_PC1
#define LCD_LCDPort__1__PORT 12u
#define LCD_LCDPort__1__SHIFT 1u
#define LCD_LCDPort__2__INTTYPE CYREG_PICU12_INTTYPE2
#define LCD_LCDPort__2__MASK 0x04u
#define LCD_LCDPort__2__PC CYREG_PRT12_PC2
#define LCD_LCDPort__2__PORT 12u
#define LCD_LCDPort__2__SHIFT 2u
#define LCD_LCDPort__3__INTTYPE CYREG_PICU12_INTTYPE3
#define LCD_LCDPort__3__MASK 0x08u
#define LCD_LCDPort__3__PC CYREG_PRT12_PC3
#define LCD_LCDPort__3__PORT 12u
#define LCD_LCDPort__3__SHIFT 3u
#define LCD_LCDPort__4__INTTYPE CYREG_PICU12_INTTYPE4
#define LCD_LCDPort__4__MASK 0x10u
#define LCD_LCDPort__4__PC CYREG_PRT12_PC4
#define LCD_LCDPort__4__PORT 12u
#define LCD_LCDPort__4__SHIFT 4u
#define LCD_LCDPort__5__INTTYPE CYREG_PICU12_INTTYPE5
#define LCD_LCDPort__5__MASK 0x20u
#define LCD_LCDPort__5__PC CYREG_PRT12_PC5
#define LCD_LCDPort__5__PORT 12u
#define LCD_LCDPort__5__SHIFT 5u
#define LCD_LCDPort__6__INTTYPE CYREG_PICU12_INTTYPE6
#define LCD_LCDPort__6__MASK 0x40u
#define LCD_LCDPort__6__PC CYREG_PRT12_PC6
#define LCD_LCDPort__6__PORT 12u
#define LCD_LCDPort__6__SHIFT 6u
#define LCD_LCDPort__AG CYREG_PRT12_AG
#define LCD_LCDPort__BIE CYREG_PRT12_BIE
#define LCD_LCDPort__BIT_MASK CYREG_PRT12_BIT_MASK
#define LCD_LCDPort__BYP CYREG_PRT12_BYP
#define LCD_LCDPort__DM0 CYREG_PRT12_DM0
#define LCD_LCDPort__DM1 CYREG_PRT12_DM1
#define LCD_LCDPort__DM2 CYREG_PRT12_DM2
#define LCD_LCDPort__DR CYREG_PRT12_DR
#define LCD_LCDPort__INP_DIS CYREG_PRT12_INP_DIS
#define LCD_LCDPort__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define LCD_LCDPort__MASK 0x7Fu
#define LCD_LCDPort__PORT 12u
#define LCD_LCDPort__PRT CYREG_PRT12_PRT
#define LCD_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LCD_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LCD_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LCD_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LCD_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LCD_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LCD_LCDPort__PS CYREG_PRT12_PS
#define LCD_LCDPort__SHIFT 0u
#define LCD_LCDPort__SIO_CFG CYREG_PRT12_SIO_CFG
#define LCD_LCDPort__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LCD_LCDPort__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LCD_LCDPort__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LCD_LCDPort__SLW CYREG_PRT12_SLW

/* LED_0 */
#define LED_0__0__INTTYPE CYREG_PICU0_INTTYPE7
#define LED_0__0__MASK 0x80u
#define LED_0__0__PC CYREG_PRT0_PC7
#define LED_0__0__PORT 0u
#define LED_0__0__SHIFT 7u
#define LED_0__AG CYREG_PRT0_AG
#define LED_0__AMUX CYREG_PRT0_AMUX
#define LED_0__BIE CYREG_PRT0_BIE
#define LED_0__BIT_MASK CYREG_PRT0_BIT_MASK
#define LED_0__BYP CYREG_PRT0_BYP
#define LED_0__CTL CYREG_PRT0_CTL
#define LED_0__DM0 CYREG_PRT0_DM0
#define LED_0__DM1 CYREG_PRT0_DM1
#define LED_0__DM2 CYREG_PRT0_DM2
#define LED_0__DR CYREG_PRT0_DR
#define LED_0__INP_DIS CYREG_PRT0_INP_DIS
#define LED_0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LED_0__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LED_0__LCD_EN CYREG_PRT0_LCD_EN
#define LED_0__MASK 0x80u
#define LED_0__PORT 0u
#define LED_0__PRT CYREG_PRT0_PRT
#define LED_0__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LED_0__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LED_0__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LED_0__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LED_0__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LED_0__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LED_0__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LED_0__PS CYREG_PRT0_PS
#define LED_0__SHIFT 7u
#define LED_0__SLW CYREG_PRT0_SLW

/* LED_1 */
#define LED_1__0__INTTYPE CYREG_PICU0_INTTYPE6
#define LED_1__0__MASK 0x40u
#define LED_1__0__PC CYREG_PRT0_PC6
#define LED_1__0__PORT 0u
#define LED_1__0__SHIFT 6u
#define LED_1__AG CYREG_PRT0_AG
#define LED_1__AMUX CYREG_PRT0_AMUX
#define LED_1__BIE CYREG_PRT0_BIE
#define LED_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define LED_1__BYP CYREG_PRT0_BYP
#define LED_1__CTL CYREG_PRT0_CTL
#define LED_1__DM0 CYREG_PRT0_DM0
#define LED_1__DM1 CYREG_PRT0_DM1
#define LED_1__DM2 CYREG_PRT0_DM2
#define LED_1__DR CYREG_PRT0_DR
#define LED_1__INP_DIS CYREG_PRT0_INP_DIS
#define LED_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LED_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LED_1__LCD_EN CYREG_PRT0_LCD_EN
#define LED_1__MASK 0x40u
#define LED_1__PORT 0u
#define LED_1__PRT CYREG_PRT0_PRT
#define LED_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LED_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LED_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LED_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LED_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LED_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LED_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LED_1__PS CYREG_PRT0_PS
#define LED_1__SHIFT 6u
#define LED_1__SLW CYREG_PRT0_SLW

/* LED_2 */
#define LED_2__0__INTTYPE CYREG_PICU0_INTTYPE5
#define LED_2__0__MASK 0x20u
#define LED_2__0__PC CYREG_PRT0_PC5
#define LED_2__0__PORT 0u
#define LED_2__0__SHIFT 5u
#define LED_2__AG CYREG_PRT0_AG
#define LED_2__AMUX CYREG_PRT0_AMUX
#define LED_2__BIE CYREG_PRT0_BIE
#define LED_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define LED_2__BYP CYREG_PRT0_BYP
#define LED_2__CTL CYREG_PRT0_CTL
#define LED_2__DM0 CYREG_PRT0_DM0
#define LED_2__DM1 CYREG_PRT0_DM1
#define LED_2__DM2 CYREG_PRT0_DM2
#define LED_2__DR CYREG_PRT0_DR
#define LED_2__INP_DIS CYREG_PRT0_INP_DIS
#define LED_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LED_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LED_2__LCD_EN CYREG_PRT0_LCD_EN
#define LED_2__MASK 0x20u
#define LED_2__PORT 0u
#define LED_2__PRT CYREG_PRT0_PRT
#define LED_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LED_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LED_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LED_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LED_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LED_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LED_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LED_2__PS CYREG_PRT0_PS
#define LED_2__SHIFT 5u
#define LED_2__SLW CYREG_PRT0_SLW

/* LED_3 */
#define LED_3__0__INTTYPE CYREG_PICU0_INTTYPE4
#define LED_3__0__MASK 0x10u
#define LED_3__0__PC CYREG_PRT0_PC4
#define LED_3__0__PORT 0u
#define LED_3__0__SHIFT 4u
#define LED_3__AG CYREG_PRT0_AG
#define LED_3__AMUX CYREG_PRT0_AMUX
#define LED_3__BIE CYREG_PRT0_BIE
#define LED_3__BIT_MASK CYREG_PRT0_BIT_MASK
#define LED_3__BYP CYREG_PRT0_BYP
#define LED_3__CTL CYREG_PRT0_CTL
#define LED_3__DM0 CYREG_PRT0_DM0
#define LED_3__DM1 CYREG_PRT0_DM1
#define LED_3__DM2 CYREG_PRT0_DM2
#define LED_3__DR CYREG_PRT0_DR
#define LED_3__INP_DIS CYREG_PRT0_INP_DIS
#define LED_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LED_3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LED_3__LCD_EN CYREG_PRT0_LCD_EN
#define LED_3__MASK 0x10u
#define LED_3__PORT 0u
#define LED_3__PRT CYREG_PRT0_PRT
#define LED_3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LED_3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LED_3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LED_3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LED_3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LED_3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LED_3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LED_3__PS CYREG_PRT0_PS
#define LED_3__SHIFT 4u
#define LED_3__SLW CYREG_PRT0_SLW

/* Bouton_0 */
#define Bouton_0__0__INTTYPE CYREG_PICU2_INTTYPE3
#define Bouton_0__0__MASK 0x08u
#define Bouton_0__0__PC CYREG_PRT2_PC3
#define Bouton_0__0__PORT 2u
#define Bouton_0__0__SHIFT 3u
#define Bouton_0__AG CYREG_PRT2_AG
#define Bouton_0__AMUX CYREG_PRT2_AMUX
#define Bouton_0__BIE CYREG_PRT2_BIE
#define Bouton_0__BIT_MASK CYREG_PRT2_BIT_MASK
#define Bouton_0__BYP CYREG_PRT2_BYP
#define Bouton_0__CTL CYREG_PRT2_CTL
#define Bouton_0__DM0 CYREG_PRT2_DM0
#define Bouton_0__DM1 CYREG_PRT2_DM1
#define Bouton_0__DM2 CYREG_PRT2_DM2
#define Bouton_0__DR CYREG_PRT2_DR
#define Bouton_0__INP_DIS CYREG_PRT2_INP_DIS
#define Bouton_0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Bouton_0__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Bouton_0__LCD_EN CYREG_PRT2_LCD_EN
#define Bouton_0__MASK 0x08u
#define Bouton_0__PORT 2u
#define Bouton_0__PRT CYREG_PRT2_PRT
#define Bouton_0__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Bouton_0__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Bouton_0__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Bouton_0__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Bouton_0__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Bouton_0__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Bouton_0__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Bouton_0__PS CYREG_PRT2_PS
#define Bouton_0__SHIFT 3u
#define Bouton_0__SLW CYREG_PRT2_SLW

/* Bouton_1 */
#define Bouton_1__0__INTTYPE CYREG_PICU2_INTTYPE4
#define Bouton_1__0__MASK 0x10u
#define Bouton_1__0__PC CYREG_PRT2_PC4
#define Bouton_1__0__PORT 2u
#define Bouton_1__0__SHIFT 4u
#define Bouton_1__AG CYREG_PRT2_AG
#define Bouton_1__AMUX CYREG_PRT2_AMUX
#define Bouton_1__BIE CYREG_PRT2_BIE
#define Bouton_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Bouton_1__BYP CYREG_PRT2_BYP
#define Bouton_1__CTL CYREG_PRT2_CTL
#define Bouton_1__DM0 CYREG_PRT2_DM0
#define Bouton_1__DM1 CYREG_PRT2_DM1
#define Bouton_1__DM2 CYREG_PRT2_DM2
#define Bouton_1__DR CYREG_PRT2_DR
#define Bouton_1__INP_DIS CYREG_PRT2_INP_DIS
#define Bouton_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Bouton_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Bouton_1__LCD_EN CYREG_PRT2_LCD_EN
#define Bouton_1__MASK 0x10u
#define Bouton_1__PORT 2u
#define Bouton_1__PRT CYREG_PRT2_PRT
#define Bouton_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Bouton_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Bouton_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Bouton_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Bouton_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Bouton_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Bouton_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Bouton_1__PS CYREG_PRT2_PS
#define Bouton_1__SHIFT 4u
#define Bouton_1__SLW CYREG_PRT2_SLW

/* Bouton_2 */
#define Bouton_2__0__INTTYPE CYREG_PICU2_INTTYPE5
#define Bouton_2__0__MASK 0x20u
#define Bouton_2__0__PC CYREG_PRT2_PC5
#define Bouton_2__0__PORT 2u
#define Bouton_2__0__SHIFT 5u
#define Bouton_2__AG CYREG_PRT2_AG
#define Bouton_2__AMUX CYREG_PRT2_AMUX
#define Bouton_2__BIE CYREG_PRT2_BIE
#define Bouton_2__BIT_MASK CYREG_PRT2_BIT_MASK
#define Bouton_2__BYP CYREG_PRT2_BYP
#define Bouton_2__CTL CYREG_PRT2_CTL
#define Bouton_2__DM0 CYREG_PRT2_DM0
#define Bouton_2__DM1 CYREG_PRT2_DM1
#define Bouton_2__DM2 CYREG_PRT2_DM2
#define Bouton_2__DR CYREG_PRT2_DR
#define Bouton_2__INP_DIS CYREG_PRT2_INP_DIS
#define Bouton_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Bouton_2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Bouton_2__LCD_EN CYREG_PRT2_LCD_EN
#define Bouton_2__MASK 0x20u
#define Bouton_2__PORT 2u
#define Bouton_2__PRT CYREG_PRT2_PRT
#define Bouton_2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Bouton_2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Bouton_2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Bouton_2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Bouton_2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Bouton_2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Bouton_2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Bouton_2__PS CYREG_PRT2_PS
#define Bouton_2__SHIFT 5u
#define Bouton_2__SLW CYREG_PRT2_SLW

/* Sortie_1 */
#define Sortie_1__0__INTTYPE CYREG_PICU3_INTTYPE0
#define Sortie_1__0__MASK 0x01u
#define Sortie_1__0__PC CYREG_PRT3_PC0
#define Sortie_1__0__PORT 3u
#define Sortie_1__0__SHIFT 0u
#define Sortie_1__AG CYREG_PRT3_AG
#define Sortie_1__AMUX CYREG_PRT3_AMUX
#define Sortie_1__BIE CYREG_PRT3_BIE
#define Sortie_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define Sortie_1__BYP CYREG_PRT3_BYP
#define Sortie_1__CTL CYREG_PRT3_CTL
#define Sortie_1__DM0 CYREG_PRT3_DM0
#define Sortie_1__DM1 CYREG_PRT3_DM1
#define Sortie_1__DM2 CYREG_PRT3_DM2
#define Sortie_1__DR CYREG_PRT3_DR
#define Sortie_1__INP_DIS CYREG_PRT3_INP_DIS
#define Sortie_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Sortie_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Sortie_1__LCD_EN CYREG_PRT3_LCD_EN
#define Sortie_1__MASK 0x01u
#define Sortie_1__PORT 3u
#define Sortie_1__PRT CYREG_PRT3_PRT
#define Sortie_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Sortie_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Sortie_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Sortie_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Sortie_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Sortie_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Sortie_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Sortie_1__PS CYREG_PRT3_PS
#define Sortie_1__SHIFT 0u
#define Sortie_1__SLW CYREG_PRT3_SLW

/* Sortie_2 */
#define Sortie_2__0__INTTYPE CYREG_PICU3_INTTYPE1
#define Sortie_2__0__MASK 0x02u
#define Sortie_2__0__PC CYREG_PRT3_PC1
#define Sortie_2__0__PORT 3u
#define Sortie_2__0__SHIFT 1u
#define Sortie_2__AG CYREG_PRT3_AG
#define Sortie_2__AMUX CYREG_PRT3_AMUX
#define Sortie_2__BIE CYREG_PRT3_BIE
#define Sortie_2__BIT_MASK CYREG_PRT3_BIT_MASK
#define Sortie_2__BYP CYREG_PRT3_BYP
#define Sortie_2__CTL CYREG_PRT3_CTL
#define Sortie_2__DM0 CYREG_PRT3_DM0
#define Sortie_2__DM1 CYREG_PRT3_DM1
#define Sortie_2__DM2 CYREG_PRT3_DM2
#define Sortie_2__DR CYREG_PRT3_DR
#define Sortie_2__INP_DIS CYREG_PRT3_INP_DIS
#define Sortie_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Sortie_2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Sortie_2__LCD_EN CYREG_PRT3_LCD_EN
#define Sortie_2__MASK 0x02u
#define Sortie_2__PORT 3u
#define Sortie_2__PRT CYREG_PRT3_PRT
#define Sortie_2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Sortie_2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Sortie_2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Sortie_2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Sortie_2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Sortie_2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Sortie_2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Sortie_2__PS CYREG_PRT3_PS
#define Sortie_2__SHIFT 1u
#define Sortie_2__SLW CYREG_PRT3_SLW

/* Sortie_3 */
#define Sortie_3__0__INTTYPE CYREG_PICU3_INTTYPE3
#define Sortie_3__0__MASK 0x08u
#define Sortie_3__0__PC CYREG_PRT3_PC3
#define Sortie_3__0__PORT 3u
#define Sortie_3__0__SHIFT 3u
#define Sortie_3__AG CYREG_PRT3_AG
#define Sortie_3__AMUX CYREG_PRT3_AMUX
#define Sortie_3__BIE CYREG_PRT3_BIE
#define Sortie_3__BIT_MASK CYREG_PRT3_BIT_MASK
#define Sortie_3__BYP CYREG_PRT3_BYP
#define Sortie_3__CTL CYREG_PRT3_CTL
#define Sortie_3__DM0 CYREG_PRT3_DM0
#define Sortie_3__DM1 CYREG_PRT3_DM1
#define Sortie_3__DM2 CYREG_PRT3_DM2
#define Sortie_3__DR CYREG_PRT3_DR
#define Sortie_3__INP_DIS CYREG_PRT3_INP_DIS
#define Sortie_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Sortie_3__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Sortie_3__LCD_EN CYREG_PRT3_LCD_EN
#define Sortie_3__MASK 0x08u
#define Sortie_3__PORT 3u
#define Sortie_3__PRT CYREG_PRT3_PRT
#define Sortie_3__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Sortie_3__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Sortie_3__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Sortie_3__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Sortie_3__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Sortie_3__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Sortie_3__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Sortie_3__PS CYREG_PRT3_PS
#define Sortie_3__SHIFT 3u
#define Sortie_3__SLW CYREG_PRT3_SLW

/* Sortie_4 */
#define Sortie_4__0__INTTYPE CYREG_PICU3_INTTYPE4
#define Sortie_4__0__MASK 0x10u
#define Sortie_4__0__PC CYREG_PRT3_PC4
#define Sortie_4__0__PORT 3u
#define Sortie_4__0__SHIFT 4u
#define Sortie_4__AG CYREG_PRT3_AG
#define Sortie_4__AMUX CYREG_PRT3_AMUX
#define Sortie_4__BIE CYREG_PRT3_BIE
#define Sortie_4__BIT_MASK CYREG_PRT3_BIT_MASK
#define Sortie_4__BYP CYREG_PRT3_BYP
#define Sortie_4__CTL CYREG_PRT3_CTL
#define Sortie_4__DM0 CYREG_PRT3_DM0
#define Sortie_4__DM1 CYREG_PRT3_DM1
#define Sortie_4__DM2 CYREG_PRT3_DM2
#define Sortie_4__DR CYREG_PRT3_DR
#define Sortie_4__INP_DIS CYREG_PRT3_INP_DIS
#define Sortie_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Sortie_4__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Sortie_4__LCD_EN CYREG_PRT3_LCD_EN
#define Sortie_4__MASK 0x10u
#define Sortie_4__PORT 3u
#define Sortie_4__PRT CYREG_PRT3_PRT
#define Sortie_4__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Sortie_4__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Sortie_4__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Sortie_4__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Sortie_4__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Sortie_4__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Sortie_4__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Sortie_4__PS CYREG_PRT3_PS
#define Sortie_4__SHIFT 4u
#define Sortie_4__SLW CYREG_PRT3_SLW

/* Sortie_5 */
#define Sortie_5__0__INTTYPE CYREG_PICU3_INTTYPE5
#define Sortie_5__0__MASK 0x20u
#define Sortie_5__0__PC CYREG_PRT3_PC5
#define Sortie_5__0__PORT 3u
#define Sortie_5__0__SHIFT 5u
#define Sortie_5__AG CYREG_PRT3_AG
#define Sortie_5__AMUX CYREG_PRT3_AMUX
#define Sortie_5__BIE CYREG_PRT3_BIE
#define Sortie_5__BIT_MASK CYREG_PRT3_BIT_MASK
#define Sortie_5__BYP CYREG_PRT3_BYP
#define Sortie_5__CTL CYREG_PRT3_CTL
#define Sortie_5__DM0 CYREG_PRT3_DM0
#define Sortie_5__DM1 CYREG_PRT3_DM1
#define Sortie_5__DM2 CYREG_PRT3_DM2
#define Sortie_5__DR CYREG_PRT3_DR
#define Sortie_5__INP_DIS CYREG_PRT3_INP_DIS
#define Sortie_5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Sortie_5__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Sortie_5__LCD_EN CYREG_PRT3_LCD_EN
#define Sortie_5__MASK 0x20u
#define Sortie_5__PORT 3u
#define Sortie_5__PRT CYREG_PRT3_PRT
#define Sortie_5__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Sortie_5__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Sortie_5__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Sortie_5__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Sortie_5__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Sortie_5__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Sortie_5__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Sortie_5__PS CYREG_PRT3_PS
#define Sortie_5__SHIFT 5u
#define Sortie_5__SLW CYREG_PRT3_SLW

/* Sortie_6 */
#define Sortie_6__0__INTTYPE CYREG_PICU3_INTTYPE6
#define Sortie_6__0__MASK 0x40u
#define Sortie_6__0__PC CYREG_PRT3_PC6
#define Sortie_6__0__PORT 3u
#define Sortie_6__0__SHIFT 6u
#define Sortie_6__AG CYREG_PRT3_AG
#define Sortie_6__AMUX CYREG_PRT3_AMUX
#define Sortie_6__BIE CYREG_PRT3_BIE
#define Sortie_6__BIT_MASK CYREG_PRT3_BIT_MASK
#define Sortie_6__BYP CYREG_PRT3_BYP
#define Sortie_6__CTL CYREG_PRT3_CTL
#define Sortie_6__DM0 CYREG_PRT3_DM0
#define Sortie_6__DM1 CYREG_PRT3_DM1
#define Sortie_6__DM2 CYREG_PRT3_DM2
#define Sortie_6__DR CYREG_PRT3_DR
#define Sortie_6__INP_DIS CYREG_PRT3_INP_DIS
#define Sortie_6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Sortie_6__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Sortie_6__LCD_EN CYREG_PRT3_LCD_EN
#define Sortie_6__MASK 0x40u
#define Sortie_6__PORT 3u
#define Sortie_6__PRT CYREG_PRT3_PRT
#define Sortie_6__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Sortie_6__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Sortie_6__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Sortie_6__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Sortie_6__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Sortie_6__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Sortie_6__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Sortie_6__PS CYREG_PRT3_PS
#define Sortie_6__SHIFT 6u
#define Sortie_6__SLW CYREG_PRT3_SLW

/* Sortie_7 */
#define Sortie_7__0__INTTYPE CYREG_PICU3_INTTYPE7
#define Sortie_7__0__MASK 0x80u
#define Sortie_7__0__PC CYREG_PRT3_PC7
#define Sortie_7__0__PORT 3u
#define Sortie_7__0__SHIFT 7u
#define Sortie_7__AG CYREG_PRT3_AG
#define Sortie_7__AMUX CYREG_PRT3_AMUX
#define Sortie_7__BIE CYREG_PRT3_BIE
#define Sortie_7__BIT_MASK CYREG_PRT3_BIT_MASK
#define Sortie_7__BYP CYREG_PRT3_BYP
#define Sortie_7__CTL CYREG_PRT3_CTL
#define Sortie_7__DM0 CYREG_PRT3_DM0
#define Sortie_7__DM1 CYREG_PRT3_DM1
#define Sortie_7__DM2 CYREG_PRT3_DM2
#define Sortie_7__DR CYREG_PRT3_DR
#define Sortie_7__INP_DIS CYREG_PRT3_INP_DIS
#define Sortie_7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Sortie_7__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Sortie_7__LCD_EN CYREG_PRT3_LCD_EN
#define Sortie_7__MASK 0x80u
#define Sortie_7__PORT 3u
#define Sortie_7__PRT CYREG_PRT3_PRT
#define Sortie_7__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Sortie_7__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Sortie_7__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Sortie_7__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Sortie_7__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Sortie_7__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Sortie_7__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Sortie_7__PS CYREG_PRT3_PS
#define Sortie_7__SHIFT 7u
#define Sortie_7__SLW CYREG_PRT3_SLW

/* Sortie_8 */
#define Sortie_8__0__INTTYPE CYREG_PICU15_INTTYPE0
#define Sortie_8__0__MASK 0x01u
#define Sortie_8__0__PC CYREG_IO_PC_PRT15_PC0
#define Sortie_8__0__PORT 15u
#define Sortie_8__0__SHIFT 0u
#define Sortie_8__AG CYREG_PRT15_AG
#define Sortie_8__AMUX CYREG_PRT15_AMUX
#define Sortie_8__BIE CYREG_PRT15_BIE
#define Sortie_8__BIT_MASK CYREG_PRT15_BIT_MASK
#define Sortie_8__BYP CYREG_PRT15_BYP
#define Sortie_8__CTL CYREG_PRT15_CTL
#define Sortie_8__DM0 CYREG_PRT15_DM0
#define Sortie_8__DM1 CYREG_PRT15_DM1
#define Sortie_8__DM2 CYREG_PRT15_DM2
#define Sortie_8__DR CYREG_PRT15_DR
#define Sortie_8__INP_DIS CYREG_PRT15_INP_DIS
#define Sortie_8__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Sortie_8__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Sortie_8__LCD_EN CYREG_PRT15_LCD_EN
#define Sortie_8__MASK 0x01u
#define Sortie_8__PORT 15u
#define Sortie_8__PRT CYREG_PRT15_PRT
#define Sortie_8__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Sortie_8__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Sortie_8__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Sortie_8__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Sortie_8__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Sortie_8__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Sortie_8__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Sortie_8__PS CYREG_PRT15_PS
#define Sortie_8__SHIFT 0u
#define Sortie_8__SLW CYREG_PRT15_SLW

/* Sortie_9 */
#define Sortie_9__0__INTTYPE CYREG_PICU15_INTTYPE1
#define Sortie_9__0__MASK 0x02u
#define Sortie_9__0__PC CYREG_IO_PC_PRT15_PC1
#define Sortie_9__0__PORT 15u
#define Sortie_9__0__SHIFT 1u
#define Sortie_9__AG CYREG_PRT15_AG
#define Sortie_9__AMUX CYREG_PRT15_AMUX
#define Sortie_9__BIE CYREG_PRT15_BIE
#define Sortie_9__BIT_MASK CYREG_PRT15_BIT_MASK
#define Sortie_9__BYP CYREG_PRT15_BYP
#define Sortie_9__CTL CYREG_PRT15_CTL
#define Sortie_9__DM0 CYREG_PRT15_DM0
#define Sortie_9__DM1 CYREG_PRT15_DM1
#define Sortie_9__DM2 CYREG_PRT15_DM2
#define Sortie_9__DR CYREG_PRT15_DR
#define Sortie_9__INP_DIS CYREG_PRT15_INP_DIS
#define Sortie_9__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Sortie_9__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Sortie_9__LCD_EN CYREG_PRT15_LCD_EN
#define Sortie_9__MASK 0x02u
#define Sortie_9__PORT 15u
#define Sortie_9__PRT CYREG_PRT15_PRT
#define Sortie_9__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Sortie_9__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Sortie_9__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Sortie_9__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Sortie_9__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Sortie_9__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Sortie_9__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Sortie_9__PS CYREG_PRT15_PS
#define Sortie_9__SHIFT 1u
#define Sortie_9__SLW CYREG_PRT15_SLW

/* Buffer_in */
#define Buffer_in__0__INTTYPE CYREG_PICU1_INTTYPE6
#define Buffer_in__0__MASK 0x40u
#define Buffer_in__0__PC CYREG_PRT1_PC6
#define Buffer_in__0__PORT 1u
#define Buffer_in__0__SHIFT 6u
#define Buffer_in__AG CYREG_PRT1_AG
#define Buffer_in__AMUX CYREG_PRT1_AMUX
#define Buffer_in__BIE CYREG_PRT1_BIE
#define Buffer_in__BIT_MASK CYREG_PRT1_BIT_MASK
#define Buffer_in__BYP CYREG_PRT1_BYP
#define Buffer_in__CTL CYREG_PRT1_CTL
#define Buffer_in__DM0 CYREG_PRT1_DM0
#define Buffer_in__DM1 CYREG_PRT1_DM1
#define Buffer_in__DM2 CYREG_PRT1_DM2
#define Buffer_in__DR CYREG_PRT1_DR
#define Buffer_in__INP_DIS CYREG_PRT1_INP_DIS
#define Buffer_in__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Buffer_in__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Buffer_in__LCD_EN CYREG_PRT1_LCD_EN
#define Buffer_in__MASK 0x40u
#define Buffer_in__PORT 1u
#define Buffer_in__PRT CYREG_PRT1_PRT
#define Buffer_in__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Buffer_in__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Buffer_in__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Buffer_in__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Buffer_in__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Buffer_in__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Buffer_in__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Buffer_in__PS CYREG_PRT1_PS
#define Buffer_in__SHIFT 6u
#define Buffer_in__SLW CYREG_PRT1_SLW

/* Sortie_10 */
#define Sortie_10__0__INTTYPE CYREG_PICU15_INTTYPE2
#define Sortie_10__0__MASK 0x04u
#define Sortie_10__0__PC CYREG_IO_PC_PRT15_PC2
#define Sortie_10__0__PORT 15u
#define Sortie_10__0__SHIFT 2u
#define Sortie_10__AG CYREG_PRT15_AG
#define Sortie_10__AMUX CYREG_PRT15_AMUX
#define Sortie_10__BIE CYREG_PRT15_BIE
#define Sortie_10__BIT_MASK CYREG_PRT15_BIT_MASK
#define Sortie_10__BYP CYREG_PRT15_BYP
#define Sortie_10__CTL CYREG_PRT15_CTL
#define Sortie_10__DM0 CYREG_PRT15_DM0
#define Sortie_10__DM1 CYREG_PRT15_DM1
#define Sortie_10__DM2 CYREG_PRT15_DM2
#define Sortie_10__DR CYREG_PRT15_DR
#define Sortie_10__INP_DIS CYREG_PRT15_INP_DIS
#define Sortie_10__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Sortie_10__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Sortie_10__LCD_EN CYREG_PRT15_LCD_EN
#define Sortie_10__MASK 0x04u
#define Sortie_10__PORT 15u
#define Sortie_10__PRT CYREG_PRT15_PRT
#define Sortie_10__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Sortie_10__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Sortie_10__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Sortie_10__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Sortie_10__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Sortie_10__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Sortie_10__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Sortie_10__PS CYREG_PRT15_PS
#define Sortie_10__SHIFT 2u
#define Sortie_10__SLW CYREG_PRT15_SLW

/* Sortie_11 */
#define Sortie_11__0__INTTYPE CYREG_PICU15_INTTYPE3
#define Sortie_11__0__MASK 0x08u
#define Sortie_11__0__PC CYREG_IO_PC_PRT15_PC3
#define Sortie_11__0__PORT 15u
#define Sortie_11__0__SHIFT 3u
#define Sortie_11__AG CYREG_PRT15_AG
#define Sortie_11__AMUX CYREG_PRT15_AMUX
#define Sortie_11__BIE CYREG_PRT15_BIE
#define Sortie_11__BIT_MASK CYREG_PRT15_BIT_MASK
#define Sortie_11__BYP CYREG_PRT15_BYP
#define Sortie_11__CTL CYREG_PRT15_CTL
#define Sortie_11__DM0 CYREG_PRT15_DM0
#define Sortie_11__DM1 CYREG_PRT15_DM1
#define Sortie_11__DM2 CYREG_PRT15_DM2
#define Sortie_11__DR CYREG_PRT15_DR
#define Sortie_11__INP_DIS CYREG_PRT15_INP_DIS
#define Sortie_11__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Sortie_11__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Sortie_11__LCD_EN CYREG_PRT15_LCD_EN
#define Sortie_11__MASK 0x08u
#define Sortie_11__PORT 15u
#define Sortie_11__PRT CYREG_PRT15_PRT
#define Sortie_11__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Sortie_11__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Sortie_11__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Sortie_11__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Sortie_11__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Sortie_11__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Sortie_11__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Sortie_11__PS CYREG_PRT15_PS
#define Sortie_11__SHIFT 3u
#define Sortie_11__SLW CYREG_PRT15_SLW

/* Sortie_12 */
#define Sortie_12__0__INTTYPE CYREG_PICU15_INTTYPE4
#define Sortie_12__0__MASK 0x10u
#define Sortie_12__0__PC CYREG_IO_PC_PRT15_PC4
#define Sortie_12__0__PORT 15u
#define Sortie_12__0__SHIFT 4u
#define Sortie_12__AG CYREG_PRT15_AG
#define Sortie_12__AMUX CYREG_PRT15_AMUX
#define Sortie_12__BIE CYREG_PRT15_BIE
#define Sortie_12__BIT_MASK CYREG_PRT15_BIT_MASK
#define Sortie_12__BYP CYREG_PRT15_BYP
#define Sortie_12__CTL CYREG_PRT15_CTL
#define Sortie_12__DM0 CYREG_PRT15_DM0
#define Sortie_12__DM1 CYREG_PRT15_DM1
#define Sortie_12__DM2 CYREG_PRT15_DM2
#define Sortie_12__DR CYREG_PRT15_DR
#define Sortie_12__INP_DIS CYREG_PRT15_INP_DIS
#define Sortie_12__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Sortie_12__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Sortie_12__LCD_EN CYREG_PRT15_LCD_EN
#define Sortie_12__MASK 0x10u
#define Sortie_12__PORT 15u
#define Sortie_12__PRT CYREG_PRT15_PRT
#define Sortie_12__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Sortie_12__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Sortie_12__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Sortie_12__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Sortie_12__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Sortie_12__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Sortie_12__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Sortie_12__PS CYREG_PRT15_PS
#define Sortie_12__SHIFT 4u
#define Sortie_12__SLW CYREG_PRT15_SLW

/* Sortie_13 */
#define Sortie_13__0__INTTYPE CYREG_PICU15_INTTYPE5
#define Sortie_13__0__MASK 0x20u
#define Sortie_13__0__PC CYREG_IO_PC_PRT15_PC5
#define Sortie_13__0__PORT 15u
#define Sortie_13__0__SHIFT 5u
#define Sortie_13__AG CYREG_PRT15_AG
#define Sortie_13__AMUX CYREG_PRT15_AMUX
#define Sortie_13__BIE CYREG_PRT15_BIE
#define Sortie_13__BIT_MASK CYREG_PRT15_BIT_MASK
#define Sortie_13__BYP CYREG_PRT15_BYP
#define Sortie_13__CTL CYREG_PRT15_CTL
#define Sortie_13__DM0 CYREG_PRT15_DM0
#define Sortie_13__DM1 CYREG_PRT15_DM1
#define Sortie_13__DM2 CYREG_PRT15_DM2
#define Sortie_13__DR CYREG_PRT15_DR
#define Sortie_13__INP_DIS CYREG_PRT15_INP_DIS
#define Sortie_13__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Sortie_13__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Sortie_13__LCD_EN CYREG_PRT15_LCD_EN
#define Sortie_13__MASK 0x20u
#define Sortie_13__PORT 15u
#define Sortie_13__PRT CYREG_PRT15_PRT
#define Sortie_13__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Sortie_13__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Sortie_13__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Sortie_13__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Sortie_13__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Sortie_13__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Sortie_13__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Sortie_13__PS CYREG_PRT15_PS
#define Sortie_13__SHIFT 5u
#define Sortie_13__SLW CYREG_PRT15_SLW

/* Sortie_14 */
#define Sortie_14__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Sortie_14__0__MASK 0x01u
#define Sortie_14__0__PC CYREG_PRT0_PC0
#define Sortie_14__0__PORT 0u
#define Sortie_14__0__SHIFT 0u
#define Sortie_14__AG CYREG_PRT0_AG
#define Sortie_14__AMUX CYREG_PRT0_AMUX
#define Sortie_14__BIE CYREG_PRT0_BIE
#define Sortie_14__BIT_MASK CYREG_PRT0_BIT_MASK
#define Sortie_14__BYP CYREG_PRT0_BYP
#define Sortie_14__CTL CYREG_PRT0_CTL
#define Sortie_14__DM0 CYREG_PRT0_DM0
#define Sortie_14__DM1 CYREG_PRT0_DM1
#define Sortie_14__DM2 CYREG_PRT0_DM2
#define Sortie_14__DR CYREG_PRT0_DR
#define Sortie_14__INP_DIS CYREG_PRT0_INP_DIS
#define Sortie_14__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Sortie_14__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Sortie_14__LCD_EN CYREG_PRT0_LCD_EN
#define Sortie_14__MASK 0x01u
#define Sortie_14__PORT 0u
#define Sortie_14__PRT CYREG_PRT0_PRT
#define Sortie_14__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Sortie_14__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Sortie_14__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Sortie_14__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Sortie_14__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Sortie_14__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Sortie_14__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Sortie_14__PS CYREG_PRT0_PS
#define Sortie_14__SHIFT 0u
#define Sortie_14__SLW CYREG_PRT0_SLW

/* Sortie_15 */
#define Sortie_15__0__INTTYPE CYREG_PICU0_INTTYPE1
#define Sortie_15__0__MASK 0x02u
#define Sortie_15__0__PC CYREG_PRT0_PC1
#define Sortie_15__0__PORT 0u
#define Sortie_15__0__SHIFT 1u
#define Sortie_15__AG CYREG_PRT0_AG
#define Sortie_15__AMUX CYREG_PRT0_AMUX
#define Sortie_15__BIE CYREG_PRT0_BIE
#define Sortie_15__BIT_MASK CYREG_PRT0_BIT_MASK
#define Sortie_15__BYP CYREG_PRT0_BYP
#define Sortie_15__CTL CYREG_PRT0_CTL
#define Sortie_15__DM0 CYREG_PRT0_DM0
#define Sortie_15__DM1 CYREG_PRT0_DM1
#define Sortie_15__DM2 CYREG_PRT0_DM2
#define Sortie_15__DR CYREG_PRT0_DR
#define Sortie_15__INP_DIS CYREG_PRT0_INP_DIS
#define Sortie_15__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Sortie_15__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Sortie_15__LCD_EN CYREG_PRT0_LCD_EN
#define Sortie_15__MASK 0x02u
#define Sortie_15__PORT 0u
#define Sortie_15__PRT CYREG_PRT0_PRT
#define Sortie_15__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Sortie_15__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Sortie_15__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Sortie_15__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Sortie_15__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Sortie_15__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Sortie_15__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Sortie_15__PS CYREG_PRT0_PS
#define Sortie_15__SHIFT 1u
#define Sortie_15__SLW CYREG_PRT0_SLW

/* Sortie_16 */
#define Sortie_16__0__INTTYPE CYREG_PICU0_INTTYPE2
#define Sortie_16__0__MASK 0x04u
#define Sortie_16__0__PC CYREG_PRT0_PC2
#define Sortie_16__0__PORT 0u
#define Sortie_16__0__SHIFT 2u
#define Sortie_16__AG CYREG_PRT0_AG
#define Sortie_16__AMUX CYREG_PRT0_AMUX
#define Sortie_16__BIE CYREG_PRT0_BIE
#define Sortie_16__BIT_MASK CYREG_PRT0_BIT_MASK
#define Sortie_16__BYP CYREG_PRT0_BYP
#define Sortie_16__CTL CYREG_PRT0_CTL
#define Sortie_16__DM0 CYREG_PRT0_DM0
#define Sortie_16__DM1 CYREG_PRT0_DM1
#define Sortie_16__DM2 CYREG_PRT0_DM2
#define Sortie_16__DR CYREG_PRT0_DR
#define Sortie_16__INP_DIS CYREG_PRT0_INP_DIS
#define Sortie_16__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Sortie_16__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Sortie_16__LCD_EN CYREG_PRT0_LCD_EN
#define Sortie_16__MASK 0x04u
#define Sortie_16__PORT 0u
#define Sortie_16__PRT CYREG_PRT0_PRT
#define Sortie_16__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Sortie_16__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Sortie_16__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Sortie_16__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Sortie_16__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Sortie_16__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Sortie_16__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Sortie_16__PS CYREG_PRT0_PS
#define Sortie_16__SHIFT 2u
#define Sortie_16__SLW CYREG_PRT0_SLW

/* Buffer_out */
#define Buffer_out__0__INTTYPE CYREG_PICU1_INTTYPE7
#define Buffer_out__0__MASK 0x80u
#define Buffer_out__0__PC CYREG_PRT1_PC7
#define Buffer_out__0__PORT 1u
#define Buffer_out__0__SHIFT 7u
#define Buffer_out__AG CYREG_PRT1_AG
#define Buffer_out__AMUX CYREG_PRT1_AMUX
#define Buffer_out__BIE CYREG_PRT1_BIE
#define Buffer_out__BIT_MASK CYREG_PRT1_BIT_MASK
#define Buffer_out__BYP CYREG_PRT1_BYP
#define Buffer_out__CTL CYREG_PRT1_CTL
#define Buffer_out__DM0 CYREG_PRT1_DM0
#define Buffer_out__DM1 CYREG_PRT1_DM1
#define Buffer_out__DM2 CYREG_PRT1_DM2
#define Buffer_out__DR CYREG_PRT1_DR
#define Buffer_out__INP_DIS CYREG_PRT1_INP_DIS
#define Buffer_out__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Buffer_out__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Buffer_out__LCD_EN CYREG_PRT1_LCD_EN
#define Buffer_out__MASK 0x80u
#define Buffer_out__PORT 1u
#define Buffer_out__PRT CYREG_PRT1_PRT
#define Buffer_out__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Buffer_out__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Buffer_out__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Buffer_out__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Buffer_out__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Buffer_out__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Buffer_out__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Buffer_out__PS CYREG_PRT1_PS
#define Buffer_out__SHIFT 7u
#define Buffer_out__SLW CYREG_PRT1_SLW

/* WaveDAC8_1 */
#define WaveDAC8_1_DacClk__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define WaveDAC8_1_DacClk__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define WaveDAC8_1_DacClk__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define WaveDAC8_1_DacClk__CFG2_SRC_SEL_MASK 0x07u
#define WaveDAC8_1_DacClk__INDEX 0x03u
#define WaveDAC8_1_DacClk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define WaveDAC8_1_DacClk__PM_ACT_MSK 0x08u
#define WaveDAC8_1_DacClk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define WaveDAC8_1_DacClk__PM_STBY_MSK 0x08u
#define WaveDAC8_1_VDAC8_viDAC8__CR0 CYREG_DAC2_CR0
#define WaveDAC8_1_VDAC8_viDAC8__CR1 CYREG_DAC2_CR1
#define WaveDAC8_1_VDAC8_viDAC8__D CYREG_DAC2_D
#define WaveDAC8_1_VDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define WaveDAC8_1_VDAC8_viDAC8__PM_ACT_MSK 0x04u
#define WaveDAC8_1_VDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define WaveDAC8_1_VDAC8_viDAC8__PM_STBY_MSK 0x04u
#define WaveDAC8_1_VDAC8_viDAC8__STROBE CYREG_DAC2_STROBE
#define WaveDAC8_1_VDAC8_viDAC8__SW0 CYREG_DAC2_SW0
#define WaveDAC8_1_VDAC8_viDAC8__SW2 CYREG_DAC2_SW2
#define WaveDAC8_1_VDAC8_viDAC8__SW3 CYREG_DAC2_SW3
#define WaveDAC8_1_VDAC8_viDAC8__SW4 CYREG_DAC2_SW4
#define WaveDAC8_1_VDAC8_viDAC8__TR CYREG_DAC2_TR
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC2_M1
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC2_M2
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC2_M3
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC2_M4
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC2_M5
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC2_M6
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC2_M7
#define WaveDAC8_1_VDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC2_M8
#define WaveDAC8_1_VDAC8_viDAC8__TST CYREG_DAC2_TST
#define WaveDAC8_1_Wave1_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define WaveDAC8_1_Wave1_DMA__DRQ_NUMBER 0u
#define WaveDAC8_1_Wave1_DMA__NUMBEROF_TDS 0u
#define WaveDAC8_1_Wave1_DMA__PRIORITY 2u
#define WaveDAC8_1_Wave1_DMA__TERMIN_EN 0u
#define WaveDAC8_1_Wave1_DMA__TERMIN_SEL 0u
#define WaveDAC8_1_Wave1_DMA__TERMOUT0_EN 0u
#define WaveDAC8_1_Wave1_DMA__TERMOUT0_SEL 0u
#define WaveDAC8_1_Wave1_DMA__TERMOUT1_EN 0u
#define WaveDAC8_1_Wave1_DMA__TERMOUT1_SEL 0u
#define WaveDAC8_1_Wave2_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define WaveDAC8_1_Wave2_DMA__DRQ_NUMBER 1u
#define WaveDAC8_1_Wave2_DMA__NUMBEROF_TDS 0u
#define WaveDAC8_1_Wave2_DMA__PRIORITY 2u
#define WaveDAC8_1_Wave2_DMA__TERMIN_EN 0u
#define WaveDAC8_1_Wave2_DMA__TERMIN_SEL 0u
#define WaveDAC8_1_Wave2_DMA__TERMOUT0_EN 0u
#define WaveDAC8_1_Wave2_DMA__TERMOUT0_SEL 0u
#define WaveDAC8_1_Wave2_DMA__TERMOUT1_EN 0u
#define WaveDAC8_1_Wave2_DMA__TERMOUT1_SEL 0u

/* WaveDAC8_2 */
#define WaveDAC8_2_DacClk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define WaveDAC8_2_DacClk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define WaveDAC8_2_DacClk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define WaveDAC8_2_DacClk__CFG2_SRC_SEL_MASK 0x07u
#define WaveDAC8_2_DacClk__INDEX 0x00u
#define WaveDAC8_2_DacClk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define WaveDAC8_2_DacClk__PM_ACT_MSK 0x01u
#define WaveDAC8_2_DacClk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define WaveDAC8_2_DacClk__PM_STBY_MSK 0x01u
#define WaveDAC8_2_VDAC8_viDAC8__CR0 CYREG_DAC1_CR0
#define WaveDAC8_2_VDAC8_viDAC8__CR1 CYREG_DAC1_CR1
#define WaveDAC8_2_VDAC8_viDAC8__D CYREG_DAC1_D
#define WaveDAC8_2_VDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define WaveDAC8_2_VDAC8_viDAC8__PM_ACT_MSK 0x02u
#define WaveDAC8_2_VDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define WaveDAC8_2_VDAC8_viDAC8__PM_STBY_MSK 0x02u
#define WaveDAC8_2_VDAC8_viDAC8__STROBE CYREG_DAC1_STROBE
#define WaveDAC8_2_VDAC8_viDAC8__SW0 CYREG_DAC1_SW0
#define WaveDAC8_2_VDAC8_viDAC8__SW2 CYREG_DAC1_SW2
#define WaveDAC8_2_VDAC8_viDAC8__SW3 CYREG_DAC1_SW3
#define WaveDAC8_2_VDAC8_viDAC8__SW4 CYREG_DAC1_SW4
#define WaveDAC8_2_VDAC8_viDAC8__TR CYREG_DAC1_TR
#define WaveDAC8_2_VDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC1_M1
#define WaveDAC8_2_VDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC1_M2
#define WaveDAC8_2_VDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC1_M3
#define WaveDAC8_2_VDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC1_M4
#define WaveDAC8_2_VDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC1_M5
#define WaveDAC8_2_VDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC1_M6
#define WaveDAC8_2_VDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC1_M7
#define WaveDAC8_2_VDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC1_M8
#define WaveDAC8_2_VDAC8_viDAC8__TST CYREG_DAC1_TST
#define WaveDAC8_2_Wave1_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define WaveDAC8_2_Wave1_DMA__DRQ_NUMBER 2u
#define WaveDAC8_2_Wave1_DMA__NUMBEROF_TDS 0u
#define WaveDAC8_2_Wave1_DMA__PRIORITY 2u
#define WaveDAC8_2_Wave1_DMA__TERMIN_EN 0u
#define WaveDAC8_2_Wave1_DMA__TERMIN_SEL 0u
#define WaveDAC8_2_Wave1_DMA__TERMOUT0_EN 0u
#define WaveDAC8_2_Wave1_DMA__TERMOUT0_SEL 0u
#define WaveDAC8_2_Wave1_DMA__TERMOUT1_EN 0u
#define WaveDAC8_2_Wave1_DMA__TERMOUT1_SEL 0u
#define WaveDAC8_2_Wave2_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define WaveDAC8_2_Wave2_DMA__DRQ_NUMBER 3u
#define WaveDAC8_2_Wave2_DMA__NUMBEROF_TDS 0u
#define WaveDAC8_2_Wave2_DMA__PRIORITY 2u
#define WaveDAC8_2_Wave2_DMA__TERMIN_EN 0u
#define WaveDAC8_2_Wave2_DMA__TERMIN_SEL 0u
#define WaveDAC8_2_Wave2_DMA__TERMOUT0_EN 0u
#define WaveDAC8_2_Wave2_DMA__TERMOUT0_SEL 0u
#define WaveDAC8_2_Wave2_DMA__TERMOUT1_EN 0u
#define WaveDAC8_2_Wave2_DMA__TERMOUT1_SEL 0u

/* WaveDAC8_3 */
#define WaveDAC8_3_DacClk__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define WaveDAC8_3_DacClk__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define WaveDAC8_3_DacClk__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define WaveDAC8_3_DacClk__CFG2_SRC_SEL_MASK 0x07u
#define WaveDAC8_3_DacClk__INDEX 0x01u
#define WaveDAC8_3_DacClk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define WaveDAC8_3_DacClk__PM_ACT_MSK 0x02u
#define WaveDAC8_3_DacClk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define WaveDAC8_3_DacClk__PM_STBY_MSK 0x02u
#define WaveDAC8_3_VDAC8_viDAC8__CR0 CYREG_DAC0_CR0
#define WaveDAC8_3_VDAC8_viDAC8__CR1 CYREG_DAC0_CR1
#define WaveDAC8_3_VDAC8_viDAC8__D CYREG_DAC0_D
#define WaveDAC8_3_VDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define WaveDAC8_3_VDAC8_viDAC8__PM_ACT_MSK 0x01u
#define WaveDAC8_3_VDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define WaveDAC8_3_VDAC8_viDAC8__PM_STBY_MSK 0x01u
#define WaveDAC8_3_VDAC8_viDAC8__STROBE CYREG_DAC0_STROBE
#define WaveDAC8_3_VDAC8_viDAC8__SW0 CYREG_DAC0_SW0
#define WaveDAC8_3_VDAC8_viDAC8__SW2 CYREG_DAC0_SW2
#define WaveDAC8_3_VDAC8_viDAC8__SW3 CYREG_DAC0_SW3
#define WaveDAC8_3_VDAC8_viDAC8__SW4 CYREG_DAC0_SW4
#define WaveDAC8_3_VDAC8_viDAC8__TR CYREG_DAC0_TR
#define WaveDAC8_3_VDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC0_M1
#define WaveDAC8_3_VDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC0_M2
#define WaveDAC8_3_VDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC0_M3
#define WaveDAC8_3_VDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC0_M4
#define WaveDAC8_3_VDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC0_M5
#define WaveDAC8_3_VDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC0_M6
#define WaveDAC8_3_VDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC0_M7
#define WaveDAC8_3_VDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC0_M8
#define WaveDAC8_3_VDAC8_viDAC8__TST CYREG_DAC0_TST
#define WaveDAC8_3_Wave1_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL1
#define WaveDAC8_3_Wave1_DMA__DRQ_NUMBER 4u
#define WaveDAC8_3_Wave1_DMA__NUMBEROF_TDS 0u
#define WaveDAC8_3_Wave1_DMA__PRIORITY 2u
#define WaveDAC8_3_Wave1_DMA__TERMIN_EN 0u
#define WaveDAC8_3_Wave1_DMA__TERMIN_SEL 0u
#define WaveDAC8_3_Wave1_DMA__TERMOUT0_EN 0u
#define WaveDAC8_3_Wave1_DMA__TERMOUT0_SEL 0u
#define WaveDAC8_3_Wave1_DMA__TERMOUT1_EN 0u
#define WaveDAC8_3_Wave1_DMA__TERMOUT1_SEL 0u
#define WaveDAC8_3_Wave2_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL1
#define WaveDAC8_3_Wave2_DMA__DRQ_NUMBER 5u
#define WaveDAC8_3_Wave2_DMA__NUMBEROF_TDS 0u
#define WaveDAC8_3_Wave2_DMA__PRIORITY 2u
#define WaveDAC8_3_Wave2_DMA__TERMIN_EN 0u
#define WaveDAC8_3_Wave2_DMA__TERMIN_SEL 0u
#define WaveDAC8_3_Wave2_DMA__TERMOUT0_EN 0u
#define WaveDAC8_3_Wave2_DMA__TERMOUT0_SEL 0u
#define WaveDAC8_3_Wave2_DMA__TERMOUT1_EN 0u
#define WaveDAC8_3_Wave2_DMA__TERMOUT1_SEL 0u

/* WaveDAC8_4 */
#define WaveDAC8_4_DacClk__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define WaveDAC8_4_DacClk__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define WaveDAC8_4_DacClk__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define WaveDAC8_4_DacClk__CFG2_SRC_SEL_MASK 0x07u
#define WaveDAC8_4_DacClk__INDEX 0x02u
#define WaveDAC8_4_DacClk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define WaveDAC8_4_DacClk__PM_ACT_MSK 0x04u
#define WaveDAC8_4_DacClk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define WaveDAC8_4_DacClk__PM_STBY_MSK 0x04u
#define WaveDAC8_4_VDAC8_viDAC8__CR0 CYREG_DAC3_CR0
#define WaveDAC8_4_VDAC8_viDAC8__CR1 CYREG_DAC3_CR1
#define WaveDAC8_4_VDAC8_viDAC8__D CYREG_DAC3_D
#define WaveDAC8_4_VDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define WaveDAC8_4_VDAC8_viDAC8__PM_ACT_MSK 0x08u
#define WaveDAC8_4_VDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define WaveDAC8_4_VDAC8_viDAC8__PM_STBY_MSK 0x08u
#define WaveDAC8_4_VDAC8_viDAC8__STROBE CYREG_DAC3_STROBE
#define WaveDAC8_4_VDAC8_viDAC8__SW0 CYREG_DAC3_SW0
#define WaveDAC8_4_VDAC8_viDAC8__SW2 CYREG_DAC3_SW2
#define WaveDAC8_4_VDAC8_viDAC8__SW3 CYREG_DAC3_SW3
#define WaveDAC8_4_VDAC8_viDAC8__SW4 CYREG_DAC3_SW4
#define WaveDAC8_4_VDAC8_viDAC8__TR CYREG_DAC3_TR
#define WaveDAC8_4_VDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define WaveDAC8_4_VDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define WaveDAC8_4_VDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define WaveDAC8_4_VDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define WaveDAC8_4_VDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define WaveDAC8_4_VDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define WaveDAC8_4_VDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define WaveDAC8_4_VDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define WaveDAC8_4_VDAC8_viDAC8__TST CYREG_DAC3_TST
#define WaveDAC8_4_Wave1_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL1
#define WaveDAC8_4_Wave1_DMA__DRQ_NUMBER 6u
#define WaveDAC8_4_Wave1_DMA__NUMBEROF_TDS 0u
#define WaveDAC8_4_Wave1_DMA__PRIORITY 2u
#define WaveDAC8_4_Wave1_DMA__TERMIN_EN 0u
#define WaveDAC8_4_Wave1_DMA__TERMIN_SEL 0u
#define WaveDAC8_4_Wave1_DMA__TERMOUT0_EN 0u
#define WaveDAC8_4_Wave1_DMA__TERMOUT0_SEL 0u
#define WaveDAC8_4_Wave1_DMA__TERMOUT1_EN 0u
#define WaveDAC8_4_Wave1_DMA__TERMOUT1_SEL 0u
#define WaveDAC8_4_Wave2_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL1
#define WaveDAC8_4_Wave2_DMA__DRQ_NUMBER 7u
#define WaveDAC8_4_Wave2_DMA__NUMBEROF_TDS 0u
#define WaveDAC8_4_Wave2_DMA__PRIORITY 2u
#define WaveDAC8_4_Wave2_DMA__TERMIN_EN 0u
#define WaveDAC8_4_Wave2_DMA__TERMIN_SEL 0u
#define WaveDAC8_4_Wave2_DMA__TERMOUT0_EN 0u
#define WaveDAC8_4_Wave2_DMA__TERMOUT0_SEL 0u
#define WaveDAC8_4_Wave2_DMA__TERMOUT1_EN 0u
#define WaveDAC8_4_Wave2_DMA__TERMOUT1_SEL 0u

/* Clk_Tension */
#define Clk_Tension__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define Clk_Tension__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define Clk_Tension__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define Clk_Tension__CFG2_SRC_SEL_MASK 0x07u
#define Clk_Tension__INDEX 0x04u
#define Clk_Tension__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clk_Tension__PM_ACT_MSK 0x10u
#define Clk_Tension__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clk_Tension__PM_STBY_MSK 0x10u

/* LED_Tension */
#define LED_Tension__0__INTTYPE CYREG_PICU2_INTTYPE1
#define LED_Tension__0__MASK 0x02u
#define LED_Tension__0__PC CYREG_PRT2_PC1
#define LED_Tension__0__PORT 2u
#define LED_Tension__0__SHIFT 1u
#define LED_Tension__AG CYREG_PRT2_AG
#define LED_Tension__AMUX CYREG_PRT2_AMUX
#define LED_Tension__BIE CYREG_PRT2_BIE
#define LED_Tension__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED_Tension__BYP CYREG_PRT2_BYP
#define LED_Tension__CTL CYREG_PRT2_CTL
#define LED_Tension__DM0 CYREG_PRT2_DM0
#define LED_Tension__DM1 CYREG_PRT2_DM1
#define LED_Tension__DM2 CYREG_PRT2_DM2
#define LED_Tension__DR CYREG_PRT2_DR
#define LED_Tension__INP_DIS CYREG_PRT2_INP_DIS
#define LED_Tension__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LED_Tension__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED_Tension__LCD_EN CYREG_PRT2_LCD_EN
#define LED_Tension__MASK 0x02u
#define LED_Tension__PORT 2u
#define LED_Tension__PRT CYREG_PRT2_PRT
#define LED_Tension__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED_Tension__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED_Tension__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED_Tension__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED_Tension__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED_Tension__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED_Tension__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED_Tension__PS CYREG_PRT2_PS
#define LED_Tension__SHIFT 1u
#define LED_Tension__SLW CYREG_PRT2_SLW

/* isr_button_0 */
#define isr_button_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_button_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_button_0__INTC_MASK 0x01u
#define isr_button_0__INTC_NUMBER 0u
#define isr_button_0__INTC_PRIOR_NUM 7u
#define isr_button_0__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define isr_button_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_button_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_button_1 */
#define isr_button_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_button_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_button_1__INTC_MASK 0x02u
#define isr_button_1__INTC_NUMBER 1u
#define isr_button_1__INTC_PRIOR_NUM 7u
#define isr_button_1__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define isr_button_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_button_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_button_2 */
#define isr_button_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_button_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_button_2__INTC_MASK 0x04u
#define isr_button_2__INTC_NUMBER 2u
#define isr_button_2__INTC_PRIOR_NUM 7u
#define isr_button_2__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define isr_button_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_button_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Control_Reg_1 */
#define Control_Reg_1_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_1_Sync_ctrl_reg__0__POS 0
#define Control_Reg_1_Sync_ctrl_reg__1__MASK 0x02u
#define Control_Reg_1_Sync_ctrl_reg__1__POS 1
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define Control_Reg_1_Sync_ctrl_reg__2__MASK 0x04u
#define Control_Reg_1_Sync_ctrl_reg__2__POS 2
#define Control_Reg_1_Sync_ctrl_reg__3__MASK 0x08u
#define Control_Reg_1_Sync_ctrl_reg__3__POS 3
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB02_CTL
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define Control_Reg_1_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB02_CTL
#define Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define Control_Reg_1_Sync_ctrl_reg__MASK 0x0Fu
#define Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Control_Reg_1_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB02_MSK

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Projet01"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000007u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x000000FFu
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
