"""
Copyright (c) 2025 by FlashInfer team.

Licensed under the Apache License, Version 2.0 (the "License");
you may not use this file except in compliance with the License.
You may obtain a copy of the License at

  http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an "AS IS" BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
See the License for the specific language governing permissions and
limitations under the License.

Gated Delta Rule Kernel (Unified Modular) using CuTe-DSL
========================================================

High-performance CUDA kernel implementing the Gated Delta Rule linear attention
mechanism for decode-phase inference, supporting sequence lengths T=1, T=2, T=3, T=4.

Key Features:
- Unified kernel architecture: T=2/3/4 share a single compile-time specialized kernel
  using Constexpr dispatch, while T=1 uses a separate kernel with persistent K-in-registers
- L2-normalized Q/K with configurable scale
- Gated exponential decay of hidden state H via softplus
- Delta rule updates: v_delta = beta * (v - pred)
- Bank-conflict-free cross-warp reductions
- Async H memory loading with aggressive pipelining
- BF16 tensors with FP32 compute for numerical stability
- GQA (grouped-query attention) support with configurable H (query) and HV (value) heads
"""

import math
from typing import Optional

import cutlass
import cutlass.cute as cute
import cuda.bindings.driver as cuda
import torch
from cutlass import utils
from cutlass._mlir.dialects import nvvm
from cutlass.cute.runtime import from_dlpack

# ==============================================================================
# CONSTANTS
# ==============================================================================
H_SMEM_PADDING = 8
H_SMEM_STRIDE = 128 + H_SMEM_PADDING


# ==============================================================================
# SHARED HELPER FUNCTIONS
# ==============================================================================


@cute.jit
def write_h_chunk_to_smem(h_chunk_f32, h_sh_chunk, lane_idx, k_base):
    """Write F32 register H chunk to BF16 SMEM."""
    for i in cutlass.range_constexpr(32):
        h_sh_chunk[lane_idx, k_base + i] = h_chunk_f32[i].to(cutlass.BFloat16)


@cute.jit
def store_h_smem_to_gmem(h_sh_chunk, h_out, tidx, v_row_offset):
    """Store H from SMEM to GMEM using 128-bit stores."""
    copy_bits = 128
    copy_elems = copy_bits // cutlass.BFloat16.width

    thr_layout = cute.make_layout((16, 8), stride=(8, 1))
    val_layout = cute.make_layout((1, copy_elems))

    from cutlass.cute.nvgpu import CopyUniversalOp

    atom_store = cute.make_copy_atom(
        CopyUniversalOp(), cutlass.BFloat16, num_bits_per_copy=copy_bits
    )
    tiled_copy = cute.make_tiled_copy_tv(atom_store, thr_layout, val_layout)
    thr_copy = tiled_copy.get_slice(tidx)

    for row_iter in cutlass.range_constexpr(2):
        for col_iter in cutlass.range_constexpr(2):
            s_tile = cute.local_tile(h_sh_chunk, (16, 64), (row_iter, col_iter))
            g_tile = cute.local_tile(
                h_out, (16, 64), (row_iter + (v_row_offset // 16), col_iter)
            )
            tS = thr_copy.partition_S(s_tile)
            tD = thr_copy.partition_D(g_tile)
            cute.copy(atom_store, tS, tD)


@cute.jit
def load_h_chunk_async(h_sh_chunk, h_global, tidx, row_offset):
    """Load H chunk from GMEM to SMEM using async copy."""
    copy_bits = 128
    copy_elems = copy_bits // cutlass.BFloat16.width

    thr_layout = cute.make_layout((16, 8), stride=(8, 1))
    val_layout = cute.make_layout((1, copy_elems))

    atom_async_copy = cute.make_copy_atom(
        cute.nvgpu.cpasync.CopyG2SOp(
            cache_mode=cute.nvgpu.cpasync.LoadCacheMode.GLOBAL
        ),
        cutlass.BFloat16,
        num_bits_per_copy=copy_bits,
    )
    tiled_copy = cute.make_tiled_copy_tv(atom_async_copy, thr_layout, val_layout)
    thr_copy = tiled_copy.get_slice(tidx)

    for row_iter in cutlass.range_constexpr(2):
        for col_iter in cutlass.range_constexpr(2):
            g_tile = cute.local_tile(
                h_global, (16, 64), (row_iter + (row_offset // 16), col_iter)
            )
            s_tile = cute.local_tile(h_sh_chunk, (16, 64), (row_iter, col_iter))
            tS = thr_copy.partition_S(g_tile)
            tD = thr_copy.partition_D(s_tile)
            cute.copy(atom_async_copy, tS, tD)


@cute.jit
def compute_single_gate(
    alpha, beta_raw, dt_bias_val, A_log_val, softplus_beta, softplus_threshold
):
    """Compute gate values (g_exp, beta) for a single token."""
    x = alpha + dt_bias_val
    beta_x = softplus_beta * x
    softplus_x = cutlass.Float32(0.0)
    if beta_x <= softplus_threshold:
        softplus_x = (cutlass.Float32(1.0) / softplus_beta) * cute.log(
            cutlass.Float32(1.0) + cute.exp(beta_x, fastmath=True), fastmath=True
        )
    else:
        softplus_x = x
    g = -cute.exp(A_log_val, fastmath=True) * softplus_x
    g_exp = cute.exp(g, fastmath=True)
    beta = cutlass.Float32(1.0) / (
        cutlass.Float32(1.0) + cute.exp(-beta_raw, fastmath=True)
    )
    return g_exp, beta


@cute.jit
def normalize_and_store_qk_to_smem(q_head, k_head, q_sh, k_sh, lane_idx, scale, eps):
    """L2-normalize Q and K vectors, then store to shared memory."""
    q_reg = cute.make_rmem_tensor((4,), cutlass.Float32)
    k_reg = cute.make_rmem_tensor((4,), cutlass.Float32)

    for i in cutlass.range_constexpr(4):
        q_reg[i] = q_head[lane_idx + i * 32].to(cutlass.Float32)
        k_reg[i] = k_head[lane_idx + i * 32].to(cutlass.Float32)

    q_sum_sq = cutlass.Float32(0.0)
    k_sum_sq = cutlass.Float32(0.0)
    q_sum_sq2 = cutlass.Float32(0.0)
    k_sum_sq2 = cutlass.Float32(0.0)

    for i in cutlass.range_constexpr(0, 4, 2):
        q_sum_sq, q_sum_sq2 = cute.arch.fma_packed_f32x2(
            src_a=(q_reg[i], q_reg[i + 1]),
            src_b=(q_reg[i], q_reg[i + 1]),
            src_c=(q_sum_sq, q_sum_sq2),
        )
        k_sum_sq, k_sum_sq2 = cute.arch.fma_packed_f32x2(
            src_a=(k_reg[i], k_reg[i + 1]),
            src_b=(k_reg[i], k_reg[i + 1]),
            src_c=(k_sum_sq, k_sum_sq2),
        )

    q_sum_sq = q_sum_sq + q_sum_sq2
    k_sum_sq = k_sum_sq + k_sum_sq2

    for i in cutlass.range_constexpr(5):
        q_sum_sq = q_sum_sq + cute.arch.shuffle_sync_bfly(
            q_sum_sq, offset=1 << i, mask=0xFFFFFFFF
        )
        k_sum_sq = k_sum_sq + cute.arch.shuffle_sync_bfly(
            k_sum_sq, offset=1 << i, mask=0xFFFFFFFF
        )

    q_norm = cute.rsqrt(q_sum_sq + eps, fastmath=True)
    k_norm = cute.rsqrt(k_sum_sq + eps, fastmath=True)
    q_scale_factor = q_norm * scale

    for i in cutlass.range_constexpr(4):
        q_sh[lane_idx + i * 32] = q_reg[i] * q_scale_factor
        k_sh[lane_idx + i * 32] = k_reg[i] * k_norm


@cute.jit
def load_v_to_smem(v_head, v_sh, tidx):
    """Load V values from GMEM to SMEM."""
    v_sh[tidx] = v_head[tidx].to(cutlass.Float32)


@cute.jit
def load_kq_chunk_from_smem(kq_sh, kq_chunk, k_base):
    """Load K or Q chunk from SMEM to registers."""
    for i in cutlass.range_constexpr(32):
        kq_chunk[i] = kq_sh[k_base + i]


@cute.jit
def decay_h_from_smem_and_compute_pred(
    h_sh_chunk, h_chunk, kq_chunk, g_exp, lane_idx, k_base
):
    """Load H from SMEM, apply decay, and compute pred = sum_k(h * k)."""
    pred = cutlass.Float32(0.0)
    pred2 = cutlass.Float32(0.0)

    for i in cutlass.range_constexpr(0, 32, 2):
        h_chunk[i], h_chunk[i + 1] = cute.arch.fma_packed_f32x2(
            src_a=(
                h_sh_chunk[lane_idx, k_base + i].to(cutlass.Float32),
                h_sh_chunk[lane_idx, k_base + i + 1].to(cutlass.Float32),
            ),
            src_b=(g_exp, g_exp),
            src_c=(cutlass.Float32(0.0), cutlass.Float32(0.0)),
        )

    for i in cutlass.range_constexpr(0, 32, 2):
        pred, pred2 = cute.arch.fma_packed_f32x2(
            src_a=(h_chunk[i], h_chunk[i + 1]),
            src_b=(kq_chunk[i], kq_chunk[i + 1]),
            src_c=(pred, pred2),
        )

    pred = pred + pred2
    return pred


@cute.jit
def update_h_with_delta(h_chunk, kq_chunk, v_delta):
    """Update H with delta: h = h + k * v_delta."""
    for i in cutlass.range_constexpr(0, 32, 2):
        h_chunk[i], h_chunk[i + 1] = cute.arch.fma_packed_f32x2(
            src_a=(kq_chunk[i], kq_chunk[i + 1]),
            src_b=(v_delta, v_delta),
            src_c=(h_chunk[i], h_chunk[i + 1]),
        )


@cute.jit
def compute_output(h_chunk, kq_chunk):
    """Compute output = sum_k(h * q)."""
    out = cutlass.Float32(0.0)
    out2 = cutlass.Float32(0.0)
    for i in cutlass.range_constexpr(0, 32, 2):
        out, out2 = cute.arch.fma_packed_f32x2(
            src_a=(h_chunk[i], h_chunk[i + 1]),
            src_b=(kq_chunk[i], kq_chunk[i + 1]),
            src_c=(out, out2),
        )
    out = out + out2
    return out


@cute.jit
def decay_h_in_place(h_chunk, g_exp):
    """Apply decay to H in place: h = h * g_exp."""
    for i in cutlass.range_constexpr(0, 32, 2):
        h_chunk[i], h_chunk[i + 1] = cute.arch.fma_packed_f32x2(
            src_a=(h_chunk[i], h_chunk[i + 1]),
            src_b=(g_exp, g_exp),
            src_c=(cutlass.Float32(0.0), cutlass.Float32(0.0)),
        )


@cute.jit
def cross_warp_reduce_single(reduce_sh, slot, warp_idx, lane_idx, value):
    """
    Cross-warp reduction for a single value using bank-conflict-free layout.
    Layout: [slot, lane_idx, warp_idx]
    """
    reduce_sh[slot, lane_idx, warp_idx] = value
    cute.arch.sync_threads()
    reduced_value = (
        reduce_sh[slot, lane_idx, 0]
        + reduce_sh[slot, lane_idx, 1]
        + reduce_sh[slot, lane_idx, 2]
        + reduce_sh[slot, lane_idx, 3]
    )
    return reduced_value


@cute.jit
def cross_warp_reduce_two(reduce_sh, slot1, slot2, warp_idx, lane_idx, value1, value2):
    """
    Cross-warp reduction for two values simultaneously using bank-conflict-free layout.
    Layout: [slot, lane_idx, warp_idx]
    """
    reduce_sh[slot1, lane_idx, warp_idx] = value1
    reduce_sh[slot2, lane_idx, warp_idx] = value2
    cute.arch.sync_threads()
    reduced1 = (
        reduce_sh[slot1, lane_idx, 0]
        + reduce_sh[slot1, lane_idx, 1]
        + reduce_sh[slot1, lane_idx, 2]
        + reduce_sh[slot1, lane_idx, 3]
    )
    reduced2 = (
        reduce_sh[slot2, lane_idx, 0]
        + reduce_sh[slot2, lane_idx, 1]
        + reduce_sh[slot2, lane_idx, 2]
        + reduce_sh[slot2, lane_idx, 3]
    )
    return reduced1, reduced2


@cute.jit
def process_first_token(
    h_sh_chunk_curr,
    h_chunk,
    kq_chunk,
    k_sh,
    q_sh,
    v_sh,
    reduce_sh,
    o_head,
    g_exp,
    beta,
    v_offset,
    pred_slot,
    warp_idx,
    lane_idx,
    k_base,
):
    """
    Process the first token in a V-chunk (T=0).
    - Load K from SMEM
    - Decay H from SMEM and compute pred
    - Cross-warp reduce pred (uses pred_slot)
    - Update H with delta
    - Load Q and compute output
    Returns: out (partial output, not yet reduced)
    """
    # Load K for this token
    load_kq_chunk_from_smem(k_sh, kq_chunk, k_base)

    # Decay H from SMEM and compute pred = H * K
    pred = decay_h_from_smem_and_compute_pred(
        h_sh_chunk_curr, h_chunk, kq_chunk, g_exp, lane_idx, k_base
    )

    # Reduce pred across warps (slot 0 for first token)
    pred_final = cross_warp_reduce_single(
        reduce_sh, pred_slot, warp_idx, lane_idx, pred
    )

    # Compute delta and update H
    v_delta = (v_sh[v_offset + lane_idx] - pred_final) * beta
    update_h_with_delta(h_chunk, kq_chunk, v_delta)

    # Load Q and compute output
    load_kq_chunk_from_smem(q_sh, kq_chunk, k_base)
    out = compute_output(h_chunk, kq_chunk)

    return out


@cute.jit
def process_middle_token(
    h_chunk,
    kq_chunk,
    k_sh,
    q_sh,
    v_sh,
    reduce_sh,
    o_head_prev,
    g_exp,
    beta,
    v_offset,
    out_slot_prev,
    pred_slot,
    out_prev,
    warp_idx,
    lane_idx,
    k_base,
):
    """
    Process a middle token (T=1, T=2 for T=4 kernel).
    - Decay H in place
    - Load K, compute pred
    - Joint reduction of (prev_out, this_pred)
    - Store prev output
    - Update H with delta
    - Load Q and compute output
    Returns: out (partial output, not yet reduced)
    """
    # Decay H in place
    decay_h_in_place(h_chunk, g_exp)

    # Load K and compute pred
    load_kq_chunk_from_smem(k_sh, kq_chunk, k_base)
    pred = compute_output(h_chunk, kq_chunk)

    # Joint reduction: reduce out_prev and pred together
    out_prev_final, pred_final = cross_warp_reduce_two(
        reduce_sh, out_slot_prev, pred_slot, warp_idx, lane_idx, out_prev, pred
    )

    # Store previous token's output
    if warp_idx == 0:
        o_head_prev[v_offset + lane_idx] = out_prev_final.to(cutlass.BFloat16)

    # Compute delta and update H
    v_delta = (v_sh[v_offset + lane_idx] - pred_final) * beta
    update_h_with_delta(h_chunk, kq_chunk, v_delta)

    # Load Q and compute output
    load_kq_chunk_from_smem(q_sh, kq_chunk, k_base)
    out = compute_output(h_chunk, kq_chunk)

    return out


@cute.jit
def process_last_token_and_finish(
    h_sh_chunk_curr,
    h_chunk,
    kq_chunk,
    k_sh,
    q_sh,
    v_sh,
    reduce_sh,
    o_head_prev,
    o_head_last,
    g_exp,
    beta,
    v_offset,
    out_slot_prev,
    pred_slot,
    out_slot_last,
    out_prev,
    warp_idx,
    lane_idx,
    k_base,
):
    """
    Process the last token and finalize the V-chunk.
    - Decay H in place
    - Load K, compute pred
    - Joint reduction of (prev_out, this_pred)
    - Store prev output
    - Update H with delta
    - Compute last output and reduce
    - Write H back to SMEM
    - Store last output
    """
    # Decay H in place
    decay_h_in_place(h_chunk, g_exp)

    # Load K and compute pred
    load_kq_chunk_from_smem(k_sh, kq_chunk, k_base)
    pred = compute_output(h_chunk, kq_chunk)

    # Joint reduction: reduce out_prev and pred together
    out_prev_final, pred_final = cross_warp_reduce_two(
        reduce_sh, out_slot_prev, pred_slot, warp_idx, lane_idx, out_prev, pred
    )

    # Store previous token's output
    if warp_idx == 0:
        o_head_prev[v_offset + lane_idx] = out_prev_final.to(cutlass.BFloat16)

    # Compute delta and update H
    v_delta = (v_sh[v_offset + lane_idx] - pred_final) * beta
    update_h_with_delta(h_chunk, kq_chunk, v_delta)

    # Compute last output
    load_kq_chunk_from_smem(q_sh, kq_chunk, k_base)
    out_last = compute_output(h_chunk, kq_chunk)

    # Final reduction and store
    out_last_final = cross_warp_reduce_single(
        reduce_sh, out_slot_last, warp_idx, lane_idx, out_last
    )
    write_h_chunk_to_smem(h_chunk, h_sh_chunk_curr, lane_idx, k_base)
    if warp_idx == 0:
        o_head_last[v_offset + lane_idx] = out_last_final.to(cutlass.BFloat16)


# ==============================================================================
# UNIFIED V-CHUNK PROCESSING FOR SEQLEN=2/3/4
# ==============================================================================


@cute.jit
def process_vchunk_unified_234(
    h_sh_chunk_curr,
    h_sh_chunk_prev,
    h_out,
    h_chunk,
    kq_chunk,
    k_sh0,
    k_sh1,
    k_sh2,
    k_sh3,
    q_sh0,
    q_sh1,
    q_sh2,
    q_sh3,
    v_sh0,
    v_sh1,
    v_sh2,
    v_sh3,
    reduce_sh,
    o_head0,
    o_head1,
    o_head2,
    o_head3,
    g_exp0,
    g_exp1,
    g_exp2,
    g_exp3,
    beta0,
    beta1,
    beta2,
    beta3,
    v_offset,
    prev_v_offset,
    store_prev,
    tidx,
    warp_idx,
    lane_idx,
    k_base,
    NUM_TOKENS: cutlass.Constexpr[int],
):
    """
    Unified V-chunk processing for 2, 3, or 4 tokens using Constexpr parameter.

    This function handles V-chunk processing for all multi-token cases (T=2, T=3, T=4)
    using compile-time specialization via NUM_TOKENS.

    Pattern:
    - Token 0: First token (always)
    - Tokens 1 to NUM_TOKENS-2: Middle tokens (compile-time unrolled)
    - Token NUM_TOKENS-1: Last token (always)
    """
    # Store previous H chunk if needed
    if store_prev:
        store_h_smem_to_gmem(h_sh_chunk_prev, h_out, tidx, prev_v_offset)

    # Token 0: First token processing (always executed)
    out0 = process_first_token(
        h_sh_chunk_curr,
        h_chunk,
        kq_chunk,
        k_sh0,
        q_sh0,
        v_sh0,
        reduce_sh,
        o_head0,
        g_exp0,
        beta0,
        v_offset,
        0,  # pred_slot=0
        warp_idx,
        lane_idx,
        k_base,
    )

    # Compile-time dispatch based on NUM_TOKENS
    if NUM_TOKENS == 2:
        # For T=2: Token 1 is the last token
        process_last_token_and_finish(
            h_sh_chunk_curr,
            h_chunk,
            kq_chunk,
            k_sh1,
            q_sh1,
            v_sh1,
            reduce_sh,
            o_head0,
            o_head1,
            g_exp1,
            beta1,
            v_offset,
            1,
            2,
            3,  # out_slot_prev=1, pred_slot=2, out_slot_last=3
            out0,
            warp_idx,
            lane_idx,
            k_base,
        )
    elif NUM_TOKENS == 3:
        # For T=3: Token 1 is middle, Token 2 is last
        out1 = process_middle_token(
            h_chunk,
            kq_chunk,
            k_sh1,
            q_sh1,
            v_sh1,
            reduce_sh,
            o_head0,
            g_exp1,
            beta1,
            v_offset,
            1,
            2,  # out_slot_prev=1, pred_slot=2
            out0,
            warp_idx,
            lane_idx,
            k_base,
        )
        process_last_token_and_finish(
            h_sh_chunk_curr,
            h_chunk,
            kq_chunk,
            k_sh2,
            q_sh2,
            v_sh2,
            reduce_sh,
            o_head1,
            o_head2,
            g_exp2,
            beta2,
            v_offset,
            3,
            4,
            5,  # out_slot_prev=3, pred_slot=4, out_slot_last=5
            out1,
            warp_idx,
            lane_idx,
            k_base,
        )
    else:
        # For T=4: Tokens 1,2 are middle, Token 3 is last
        out1 = process_middle_token(
            h_chunk,
            kq_chunk,
            k_sh1,
            q_sh1,
            v_sh1,
            reduce_sh,
            o_head0,
            g_exp1,
            beta1,
            v_offset,
            1,
            2,  # out_slot_prev=1, pred_slot=2
            out0,
            warp_idx,
            lane_idx,
            k_base,
        )
        out2 = process_middle_token(
            h_chunk,
            kq_chunk,
            k_sh2,
            q_sh2,
            v_sh2,
            reduce_sh,
            o_head1,
            g_exp2,
            beta2,
            v_offset,
            3,
            4,  # out_slot_prev=3, pred_slot=4
            out1,
            warp_idx,
            lane_idx,
            k_base,
        )
        # Last token for NUM_TOKENS=4: Token 3
        process_last_token_and_finish(
            h_sh_chunk_curr,
            h_chunk,
            kq_chunk,
            k_sh3,
            q_sh3,
            v_sh3,
            reduce_sh,
            o_head2,
            o_head3,
            g_exp3,
            beta3,
            v_offset,
            5,
            6,
            7,  # out_slot_prev=5, pred_slot=6, out_slot_last=7
            out2,
            warp_idx,
            lane_idx,
            k_base,
        )


# ==============================================================================
# SEQLEN=1 KERNEL (Persistent K Optimization)
# ==============================================================================


@cute.kernel
def gated_delta_rule_decode_kernel_seqlen1(
    gQ: cute.Tensor,
    gK: cute.Tensor,
    gV: cute.Tensor,
    ga: cute.Tensor,
    gb: cute.Tensor,
    gA_log: cute.Tensor,
    gdt_bias: cute.Tensor,
    gH: cute.Tensor,
    gO: cute.Tensor,
    scale: cutlass.Float32,
    softplus_beta: cutlass.Float32,
    softplus_threshold: cutlass.Float32,
    eps: cutlass.Float32,
):
    """
    Seqlen=1 kernel with persistent K optimization.
    OPTIMIZATIONS:
    1. PERSISTENT K IN REGISTERS ONLY: K[k_base:k_base+32] kept for entire kernel
       Q is reloaded per chunk (lower register pressure than V3)
    2. AGGRESSIVE PIPELINING: Load chunks 2 ahead, store during next compute
    3. [4,32] CROSS-WARP REDUCTION: Correct lane-preserving reduction
    """
    tidx, _, _ = cute.arch.thread_idx()
    bidx, _, _ = cute.arch.block_idx()

    HV = cutlass.Int32(gV.shape[2])
    H = cutlass.Int32(gQ.shape[2])

    batch_idx = bidx // HV
    value_head_idx = bidx % HV
    query_head_idx = value_head_idx // (HV // H)

    smem = utils.SmemAllocator()

    # Compute gates using shared helper
    alpha = ga[(batch_idx, 0, value_head_idx)].to(cutlass.Float32)
    beta_raw = gb[(batch_idx, 0, value_head_idx)].to(cutlass.Float32)
    A_log_val = gA_log[value_head_idx]
    dt_bias_val = gdt_bias[value_head_idx]
    g_exp, beta = compute_single_gate(
        alpha, beta_raw, dt_bias_val, A_log_val, softplus_beta, softplus_threshold
    )

    # Allocate SMEM
    h_sh_chunk0 = smem.allocate_tensor(
        cutlass.BFloat16, cute.make_layout((32, 128), stride=(H_SMEM_STRIDE, 1))
    )
    h_sh_chunk1 = smem.allocate_tensor(
        cutlass.BFloat16, cute.make_layout((32, 128), stride=(H_SMEM_STRIDE, 1))
    )
    h_sh_chunk2 = smem.allocate_tensor(
        cutlass.BFloat16, cute.make_layout((32, 128), stride=(H_SMEM_STRIDE, 1))
    )
    h_sh_chunk3 = smem.allocate_tensor(
        cutlass.BFloat16, cute.make_layout((32, 128), stride=(H_SMEM_STRIDE, 1))
    )

    q_sh = smem.allocate_tensor(cutlass.Float32, 128)
    k_sh = smem.allocate_tensor(cutlass.Float32, 128)

    # pred_sh = smem.allocate_tensor(cutlass.Float32, cute.make_layout((4, 32)))
    # out_sh = smem.allocate_tensor(cutlass.Float32, cute.make_layout((4, 32)))
    pred_sh = smem.allocate_tensor(
        cutlass.Float32, cute.make_layout((32, 4), stride=(1, 32))
    )
    out_sh = smem.allocate_tensor(
        cutlass.Float32, cute.make_layout((32, 4), stride=(1, 32))
    )

    h_global = gH[(batch_idx, value_head_idx, None, None)]

    # Launch first 2 async loads
    load_h_chunk_async(h_sh_chunk0, h_global, tidx, 0)
    nvvm.cp_async_commit_group()
    load_h_chunk_async(h_sh_chunk1, h_global, tidx, 32)
    nvvm.cp_async_commit_group()

    # L2 normalization
    q_head = gQ[(batch_idx, 0, query_head_idx, None)]
    k_head = gK[(batch_idx, 0, query_head_idx, None)]

    warp_idx = tidx // 32
    lane_idx = tidx % 32

    # Use shared helper for Q/K normalization (only warp 0 does the work)
    if warp_idx == 0:
        normalize_and_store_qk_to_smem(q_head, k_head, q_sh, k_sh, lane_idx, scale, eps)

    cute.arch.sync_threads()

    # Load V
    v_head = gV[(batch_idx, 0, value_head_idx, None)]
    v_sh = smem.allocate_tensor(cutlass.Float32, 128)
    v_sh[tidx] = v_head[tidx].to(cutlass.Float32)

    # Registers: h_chunk + k_chunk (persistent) + qk_temp (reused for Q)
    h_chunk = cute.make_rmem_tensor((32,), cutlass.Float32)
    k_chunk = cute.make_rmem_tensor((32,), cutlass.Float32)  # PERSISTENT K!
    qk_temp = cute.make_rmem_tensor((32,), cutlass.Float32)

    k_base = warp_idx * 32

    # Load K ONCE - keep for entire kernel
    for i in cutlass.range_constexpr(32):
        k_chunk[i] = k_sh[k_base + i]

    h_out = gH[(batch_idx, value_head_idx, None, None)]
    o_head = gO[(batch_idx, 0, value_head_idx, None)]

    # ========================================================================
    # CHUNK 0
    # ========================================================================
    nvvm.cp_async_wait_group(1)
    cute.arch.sync_threads()

    pred = cutlass.Float32(0.0)
    pred2 = cutlass.Float32(0.0)
    for i in cutlass.range_constexpr(0, 32, 2):
        h_chunk[i], h_chunk[i + 1] = cute.arch.fma_packed_f32x2(
            src_a=(
                h_sh_chunk0[lane_idx, k_base + i].to(cutlass.Float32),
                h_sh_chunk0[lane_idx, k_base + i + 1].to(cutlass.Float32),
            ),
            src_b=(g_exp, g_exp),
            src_c=(cutlass.Float32(0.0), cutlass.Float32(0.0)),
        )
    for i in cutlass.range_constexpr(0, 32, 2):
        pred, pred2 = cute.arch.fma_packed_f32x2(
            src_a=(h_chunk[i], h_chunk[i + 1]),
            src_b=(k_chunk[i], k_chunk[i + 1]),
            src_c=(pred, pred2),
        )
    pred = pred + pred2

    pred_sh[lane_idx, warp_idx] = pred
    cute.arch.sync_threads()
    pred_final = (
        pred_sh[lane_idx, 0]
        + pred_sh[lane_idx, 1]
        + pred_sh[lane_idx, 2]
        + pred_sh[lane_idx, 3]
    )

    v_val = (v_sh[lane_idx] - pred_final) * beta

    for i in cutlass.range_constexpr(0, 32, 2):
        h_chunk[i], h_chunk[i + 1] = cute.arch.fma_packed_f32x2(
            src_a=(k_chunk[i], k_chunk[i + 1]),
            src_b=(v_val, v_val),
            src_c=(h_chunk[i], h_chunk[i + 1]),
        )

    # Load Q for output computation
    for i in cutlass.range_constexpr(32):
        qk_temp[i] = q_sh[k_base + i]

    out = cutlass.Float32(0.0)
    out2 = cutlass.Float32(0.0)
    for i in cutlass.range_constexpr(0, 32, 2):
        out, out2 = cute.arch.fma_packed_f32x2(
            src_a=(h_chunk[i], h_chunk[i + 1]),
            src_b=(qk_temp[i], qk_temp[i + 1]),
            src_c=(out, out2),
        )
    out = out + out2

    out_sh[lane_idx, warp_idx] = out
    cute.arch.sync_threads()
    out_final = (
        out_sh[lane_idx, 0]
        + out_sh[lane_idx, 1]
        + out_sh[lane_idx, 2]
        + out_sh[lane_idx, 3]
    )

    write_h_chunk_to_smem(h_chunk, h_sh_chunk0, lane_idx, k_base)
    if warp_idx == 0:
        o_head[lane_idx] = out_final.to(cutlass.BFloat16)

    # ========================================================================
    # CHUNK 1
    # ========================================================================
    nvvm.cp_async_wait_group(0)
    cute.arch.sync_threads()

    load_h_chunk_async(h_sh_chunk2, h_global, tidx, 64)
    nvvm.cp_async_commit_group()
    load_h_chunk_async(h_sh_chunk3, h_global, tidx, 96)
    nvvm.cp_async_commit_group()

    store_h_smem_to_gmem(h_sh_chunk0, h_out, tidx, 0)

    pred = cutlass.Float32(0.0)
    pred2 = cutlass.Float32(0.0)
    for i in cutlass.range_constexpr(0, 32, 2):
        h_chunk[i], h_chunk[i + 1] = cute.arch.fma_packed_f32x2(
            src_a=(
                h_sh_chunk1[lane_idx, k_base + i].to(cutlass.Float32),
                h_sh_chunk1[lane_idx, k_base + i + 1].to(cutlass.Float32),
            ),
            src_b=(g_exp, g_exp),
            src_c=(cutlass.Float32(0.0), cutlass.Float32(0.0)),
        )
    for i in cutlass.range_constexpr(0, 32, 2):
        pred, pred2 = cute.arch.fma_packed_f32x2(
            src_a=(h_chunk[i], h_chunk[i + 1]),
            src_b=(k_chunk[i], k_chunk[i + 1]),
            src_c=(pred, pred2),
        )
    pred = pred + pred2

    pred_sh[lane_idx, warp_idx] = pred
    cute.arch.sync_threads()
    pred_final = (
        pred_sh[lane_idx, 0]
        + pred_sh[lane_idx, 1]
        + pred_sh[lane_idx, 2]
        + pred_sh[lane_idx, 3]
    )

    v_val = (v_sh[32 + lane_idx] - pred_final) * beta

    for i in cutlass.range_constexpr(0, 32, 2):
        h_chunk[i], h_chunk[i + 1] = cute.arch.fma_packed_f32x2(
            src_a=(k_chunk[i], k_chunk[i + 1]),
            src_b=(v_val, v_val),
            src_c=(h_chunk[i], h_chunk[i + 1]),
        )

    for i in cutlass.range_constexpr(32):
        qk_temp[i] = q_sh[k_base + i]

    out = cutlass.Float32(0.0)
    out2 = cutlass.Float32(0.0)
    for i in cutlass.range_constexpr(0, 32, 2):
        out, out2 = cute.arch.fma_packed_f32x2(
            src_a=(h_chunk[i], h_chunk[i + 1]),
            src_b=(qk_temp[i], qk_temp[i + 1]),
            src_c=(out, out2),
        )
    out = out + out2

    out_sh[lane_idx, warp_idx] = out
    cute.arch.sync_threads()
    out_final = (
        out_sh[lane_idx, 0]
        + out_sh[lane_idx, 1]
        + out_sh[lane_idx, 2]
        + out_sh[lane_idx, 3]
    )

    write_h_chunk_to_smem(h_chunk, h_sh_chunk1, lane_idx, k_base)
    if warp_idx == 0:
        o_head[32 + lane_idx] = out_final.to(cutlass.BFloat16)

    # ========================================================================
    # CHUNK 2
    # ========================================================================
    nvvm.cp_async_wait_group(1)
    cute.arch.sync_threads()

    store_h_smem_to_gmem(h_sh_chunk1, h_out, tidx, 32)

    pred = cutlass.Float32(0.0)
    pred2 = cutlass.Float32(0.0)
    for i in cutlass.range_constexpr(0, 32, 2):
        h_chunk[i], h_chunk[i + 1] = cute.arch.fma_packed_f32x2(
            src_a=(
                h_sh_chunk2[lane_idx, k_base + i].to(cutlass.Float32),
                h_sh_chunk2[lane_idx, k_base + i + 1].to(cutlass.Float32),
            ),
            src_b=(g_exp, g_exp),
            src_c=(cutlass.Float32(0.0), cutlass.Float32(0.0)),
        )
    for i in cutlass.range_constexpr(0, 32, 2):
        pred, pred2 = cute.arch.fma_packed_f32x2(
            src_a=(h_chunk[i], h_chunk[i + 1]),
            src_b=(k_chunk[i], k_chunk[i + 1]),
            src_c=(pred, pred2),
        )
    pred = pred + pred2

    pred_sh[lane_idx, warp_idx] = pred
    cute.arch.sync_threads()
    pred_final = (
        pred_sh[lane_idx, 0]
        + pred_sh[lane_idx, 1]
        + pred_sh[lane_idx, 2]
        + pred_sh[lane_idx, 3]
    )

    v_val = (v_sh[64 + lane_idx] - pred_final) * beta

    for i in cutlass.range_constexpr(0, 32, 2):
        h_chunk[i], h_chunk[i + 1] = cute.arch.fma_packed_f32x2(
            src_a=(k_chunk[i], k_chunk[i + 1]),
            src_b=(v_val, v_val),
            src_c=(h_chunk[i], h_chunk[i + 1]),
        )

    for i in cutlass.range_constexpr(32):
        qk_temp[i] = q_sh[k_base + i]

    out = cutlass.Float32(0.0)
    out2 = cutlass.Float32(0.0)
    for i in cutlass.range_constexpr(0, 32, 2):
        out, out2 = cute.arch.fma_packed_f32x2(
            src_a=(h_chunk[i], h_chunk[i + 1]),
            src_b=(qk_temp[i], qk_temp[i + 1]),
            src_c=(out, out2),
        )
    out = out + out2

    out_sh[lane_idx, warp_idx] = out
    cute.arch.sync_threads()
    out_final = (
        out_sh[lane_idx, 0]
        + out_sh[lane_idx, 1]
        + out_sh[lane_idx, 2]
        + out_sh[lane_idx, 3]
    )

    write_h_chunk_to_smem(h_chunk, h_sh_chunk2, lane_idx, k_base)
    if warp_idx == 0:
        o_head[64 + lane_idx] = out_final.to(cutlass.BFloat16)

    # ========================================================================
    # CHUNK 3
    # ========================================================================
    nvvm.cp_async_wait_group(0)
    cute.arch.sync_threads()

    store_h_smem_to_gmem(h_sh_chunk2, h_out, tidx, 64)

    pred = cutlass.Float32(0.0)
    pred2 = cutlass.Float32(0.0)
    for i in cutlass.range_constexpr(0, 32, 2):
        h_chunk[i], h_chunk[i + 1] = cute.arch.fma_packed_f32x2(
            src_a=(
                h_sh_chunk3[lane_idx, k_base + i].to(cutlass.Float32),
                h_sh_chunk3[lane_idx, k_base + i + 1].to(cutlass.Float32),
            ),
            src_b=(g_exp, g_exp),
            src_c=(cutlass.Float32(0.0), cutlass.Float32(0.0)),
        )
    for i in cutlass.range_constexpr(0, 32, 2):
        pred, pred2 = cute.arch.fma_packed_f32x2(
            src_a=(h_chunk[i], h_chunk[i + 1]),
            src_b=(k_chunk[i], k_chunk[i + 1]),
            src_c=(pred, pred2),
        )
    pred = pred + pred2

    pred_sh[lane_idx, warp_idx] = pred
    cute.arch.sync_threads()
    pred_final = (
        pred_sh[lane_idx, 0]
        + pred_sh[lane_idx, 1]
        + pred_sh[lane_idx, 2]
        + pred_sh[lane_idx, 3]
    )

    v_val = (v_sh[96 + lane_idx] - pred_final) * beta

    for i in cutlass.range_constexpr(0, 32, 2):
        h_chunk[i], h_chunk[i + 1] = cute.arch.fma_packed_f32x2(
            src_a=(k_chunk[i], k_chunk[i + 1]),
            src_b=(v_val, v_val),
            src_c=(h_chunk[i], h_chunk[i + 1]),
        )

    for i in cutlass.range_constexpr(32):
        qk_temp[i] = q_sh[k_base + i]

    out = cutlass.Float32(0.0)
    out2 = cutlass.Float32(0.0)
    for i in cutlass.range_constexpr(0, 32, 2):
        out, out2 = cute.arch.fma_packed_f32x2(
            src_a=(h_chunk[i], h_chunk[i + 1]),
            src_b=(qk_temp[i], qk_temp[i + 1]),
            src_c=(out, out2),
        )
    out = out + out2

    out_sh[lane_idx, warp_idx] = out
    cute.arch.sync_threads()
    out_final = (
        out_sh[lane_idx, 0]
        + out_sh[lane_idx, 1]
        + out_sh[lane_idx, 2]
        + out_sh[lane_idx, 3]
    )

    write_h_chunk_to_smem(h_chunk, h_sh_chunk3, lane_idx, k_base)
    if warp_idx == 0:
        o_head[96 + lane_idx] = out_final.to(cutlass.BFloat16)

    cute.arch.sync_threads()
    store_h_smem_to_gmem(h_sh_chunk3, h_out, tidx, 96)


# ==============================================================================
# UNIFIED SEQLEN=2/3/4 MAIN KERNEL
# ==============================================================================


@cute.kernel
def gated_delta_rule_decode_kernel_seqlen234_unified(
    gQ: cute.Tensor,  # [B, T=2/3/4, H, K=128]
    gK: cute.Tensor,  # [B, T=2/3/4, H, K=128]
    gV: cute.Tensor,  # [B, T=2/3/4, HV, V=128]
    ga: cute.Tensor,  # [B, T=2/3/4, HV]
    gb: cute.Tensor,  # [B, T=2/3/4, HV]
    gA_log: cute.Tensor,  # [HV]
    gdt_bias: cute.Tensor,  # [HV]
    gH: cute.Tensor,  # [B, HV, V=128, K=128] - K-fast layout
    gO: cute.Tensor,  # [B, T=2/3/4, HV, V=128]
    scale: cutlass.Float32,
    softplus_beta: cutlass.Float32,
    softplus_threshold: cutlass.Float32,
    eps: cutlass.Float32,
    NUM_TOKENS: cutlass.Constexpr[int],  # 2, 3, or 4
):
    """
    Unified kernel for Seqlen=2, Seqlen=3 and Seqlen=4 with compile-time specialization.

    Uses cutlass.Constexpr[int] NUM_TOKENS parameter to eliminate dead code paths:
    - NUM_TOKENS=2: 4-slot reduce_sh, 2 Q/K/V buffers, 2 gates
    - NUM_TOKENS=3: 6-slot reduce_sh, 3 Q/K/V buffers, 3 gates
    - NUM_TOKENS=4: 8-slot reduce_sh, 4 Q/K/V buffers, 4 gates
    """
    tidx, _, _ = cute.arch.thread_idx()
    bidx, _, _ = cute.arch.block_idx()

    HV = cutlass.Int32(gV.shape[2])
    H = cutlass.Int32(gQ.shape[2])

    batch_idx = bidx // HV
    value_head_idx = bidx % HV
    query_head_idx = value_head_idx // (HV // H)

    warp_idx = tidx // 32
    lane_idx = tidx % 32
    k_base = warp_idx * 32

    smem = utils.SmemAllocator()

    # SMEM Allocation - H chunks
    h_sh_chunk0 = smem.allocate_tensor(
        cutlass.BFloat16, cute.make_layout((32, 128), stride=(H_SMEM_STRIDE, 1))
    )
    h_sh_chunk1 = smem.allocate_tensor(
        cutlass.BFloat16, cute.make_layout((32, 128), stride=(H_SMEM_STRIDE, 1))
    )
    h_sh_chunk2 = smem.allocate_tensor(
        cutlass.BFloat16, cute.make_layout((32, 128), stride=(H_SMEM_STRIDE, 1))
    )
    h_sh_chunk3 = smem.allocate_tensor(
        cutlass.BFloat16, cute.make_layout((32, 128), stride=(H_SMEM_STRIDE, 1))
    )

    # Q/K buffers for tokens 0 and 1 (always needed for T>=2)
    q_sh0 = smem.allocate_tensor(cutlass.Float32, 128)
    k_sh0 = smem.allocate_tensor(cutlass.Float32, 128)
    q_sh1 = smem.allocate_tensor(cutlass.Float32, 128)
    k_sh1 = smem.allocate_tensor(cutlass.Float32, 128)

    # Q/K buffers for token 2 (only for NUM_TOKENS >= 3)
    q_sh2 = smem.allocate_tensor(cutlass.Float32, 128)
    k_sh2 = smem.allocate_tensor(cutlass.Float32, 128)

    # Q/K buffers for token 3 (only for NUM_TOKENS=4)
    q_sh3 = smem.allocate_tensor(cutlass.Float32, 128)
    k_sh3 = smem.allocate_tensor(cutlass.Float32, 128)

    # V buffers
    v_sh0 = smem.allocate_tensor(cutlass.Float32, 128)
    v_sh1 = smem.allocate_tensor(cutlass.Float32, 128)
    v_sh2 = smem.allocate_tensor(cutlass.Float32, 128)
    v_sh3 = smem.allocate_tensor(cutlass.Float32, 128)

    # Bank-conflict-free reduce_sh: [slot, lane_idx, warp_idx]
    reduce_sh = smem.allocate_tensor(
        cutlass.Float32, cute.make_layout((8, 32, 4), stride=(128, 4, 1))
    )

    # Register allocation
    h_chunk = cute.make_rmem_tensor((32,), cutlass.Float32)
    kq_chunk = cute.make_rmem_tensor((32,), cutlass.Float32)

    # Gate computation - always compute gates 0, 1 (for T>=2)
    A_log_val = gA_log[value_head_idx]
    dt_bias_val = gdt_bias[value_head_idx]

    alpha0 = ga[(batch_idx, 0, value_head_idx)].to(cutlass.Float32)
    beta_raw0 = gb[(batch_idx, 0, value_head_idx)].to(cutlass.Float32)
    g_exp0, beta0 = compute_single_gate(
        alpha0, beta_raw0, dt_bias_val, A_log_val, softplus_beta, softplus_threshold
    )

    alpha1 = ga[(batch_idx, 1, value_head_idx)].to(cutlass.Float32)
    beta_raw1 = gb[(batch_idx, 1, value_head_idx)].to(cutlass.Float32)
    g_exp1, beta1 = compute_single_gate(
        alpha1, beta_raw1, dt_bias_val, A_log_val, softplus_beta, softplus_threshold
    )

    # Gate 2 - only for NUM_TOKENS >= 3
    g_exp2 = cutlass.Float32(0.0)
    beta2 = cutlass.Float32(0.0)
    if NUM_TOKENS >= 3:
        alpha2 = ga[(batch_idx, 2, value_head_idx)].to(cutlass.Float32)
        beta_raw2 = gb[(batch_idx, 2, value_head_idx)].to(cutlass.Float32)
        g_exp2, beta2 = compute_single_gate(
            alpha2, beta_raw2, dt_bias_val, A_log_val, softplus_beta, softplus_threshold
        )

    # Gate 3 - only for NUM_TOKENS = 4
    g_exp3 = cutlass.Float32(0.0)
    beta3 = cutlass.Float32(0.0)
    if NUM_TOKENS == 4:
        alpha3 = ga[(batch_idx, 3, value_head_idx)].to(cutlass.Float32)
        beta_raw3 = gb[(batch_idx, 3, value_head_idx)].to(cutlass.Float32)
        g_exp3, beta3 = compute_single_gate(
            alpha3, beta_raw3, dt_bias_val, A_log_val, softplus_beta, softplus_threshold
        )

    # Upfront H loading
    h_global = gH[(batch_idx, value_head_idx, None, None)]
    load_h_chunk_async(h_sh_chunk0, h_global, tidx, 0)
    nvvm.cp_async_commit_group()
    load_h_chunk_async(h_sh_chunk1, h_global, tidx, 32)
    nvvm.cp_async_commit_group()
    load_h_chunk_async(h_sh_chunk2, h_global, tidx, 64)
    nvvm.cp_async_commit_group()
    load_h_chunk_async(h_sh_chunk3, h_global, tidx, 96)
    nvvm.cp_async_commit_group()

    # Q/K normalization - tokens 0, 1 always
    q_head0 = gQ[(batch_idx, 0, query_head_idx, None)]
    k_head0 = gK[(batch_idx, 0, query_head_idx, None)]
    q_head1 = gQ[(batch_idx, 1, query_head_idx, None)]
    k_head1 = gK[(batch_idx, 1, query_head_idx, None)]

    if warp_idx == 0:
        normalize_and_store_qk_to_smem(
            q_head0, k_head0, q_sh0, k_sh0, lane_idx, scale, eps
        )
    if warp_idx == 1:
        normalize_and_store_qk_to_smem(
            q_head1, k_head1, q_sh1, k_sh1, lane_idx, scale, eps
        )

    # Token 2 Q/K normalization - only for NUM_TOKENS >= 3
    if NUM_TOKENS >= 3:
        q_head2 = gQ[(batch_idx, 2, query_head_idx, None)]
        k_head2 = gK[(batch_idx, 2, query_head_idx, None)]
        if warp_idx == 2:
            normalize_and_store_qk_to_smem(
                q_head2, k_head2, q_sh2, k_sh2, lane_idx, scale, eps
            )

    # Token 3 Q/K normalization - only for NUM_TOKENS = 4
    if NUM_TOKENS == 4:
        q_head3 = gQ[(batch_idx, 3, query_head_idx, None)]
        k_head3 = gK[(batch_idx, 3, query_head_idx, None)]
        if warp_idx == 3:
            normalize_and_store_qk_to_smem(
                q_head3, k_head3, q_sh3, k_sh3, lane_idx, scale, eps
            )

    cute.arch.sync_threads()

    # V loading - tokens 0, 1 always
    v_head0 = gV[(batch_idx, 0, value_head_idx, None)]
    v_head1 = gV[(batch_idx, 1, value_head_idx, None)]
    load_v_to_smem(v_head0, v_sh0, tidx)
    load_v_to_smem(v_head1, v_sh1, tidx)

    # Token 2 V loading - only for NUM_TOKENS >= 3
    if NUM_TOKENS >= 3:
        v_head2 = gV[(batch_idx, 2, value_head_idx, None)]
        load_v_to_smem(v_head2, v_sh2, tidx)

    # Token 3 V loading - only for NUM_TOKENS = 4
    if NUM_TOKENS == 4:
        v_head3 = gV[(batch_idx, 3, value_head_idx, None)]
        load_v_to_smem(v_head3, v_sh3, tidx)

    # Output pointers - tokens 0, 1 always
    h_out = gH[(batch_idx, value_head_idx, None, None)]
    o_head0 = gO[(batch_idx, 0, value_head_idx, None)]
    o_head1 = gO[(batch_idx, 1, value_head_idx, None)]

    # Token 2 output pointer
    o_head2 = o_head1  # Default for T=2
    if NUM_TOKENS >= 3:
        o_head2 = gO[(batch_idx, 2, value_head_idx, None)]

    # Token 3 output pointer
    o_head3 = o_head2  # Default for T=2,3
    if NUM_TOKENS == 4:
        o_head3 = gO[(batch_idx, 3, value_head_idx, None)]

    # Process V-CHUNK 0
    nvvm.cp_async_wait_group(3)
    cute.arch.sync_threads()
    process_vchunk_unified_234(
        h_sh_chunk0,
        h_sh_chunk0,
        h_out,
        h_chunk,
        kq_chunk,
        k_sh0,
        k_sh1,
        k_sh2,
        k_sh3,
        q_sh0,
        q_sh1,
        q_sh2,
        q_sh3,
        v_sh0,
        v_sh1,
        v_sh2,
        v_sh3,
        reduce_sh,
        o_head0,
        o_head1,
        o_head2,
        o_head3,
        g_exp0,
        g_exp1,
        g_exp2,
        g_exp3,
        beta0,
        beta1,
        beta2,
        beta3,
        0,
        0,
        cutlass.Int32(0),
        tidx,
        warp_idx,
        lane_idx,
        k_base,
        NUM_TOKENS,
    )

    # Process V-CHUNK 1
    nvvm.cp_async_wait_group(2)
    cute.arch.sync_threads()
    process_vchunk_unified_234(
        h_sh_chunk1,
        h_sh_chunk0,
        h_out,
        h_chunk,
        kq_chunk,
        k_sh0,
        k_sh1,
        k_sh2,
        k_sh3,
        q_sh0,
        q_sh1,
        q_sh2,
        q_sh3,
        v_sh0,
        v_sh1,
        v_sh2,
        v_sh3,
        reduce_sh,
        o_head0,
        o_head1,
        o_head2,
        o_head3,
        g_exp0,
        g_exp1,
        g_exp2,
        g_exp3,
        beta0,
        beta1,
        beta2,
        beta3,
        32,
        0,
        cutlass.Int32(1),
        tidx,
        warp_idx,
        lane_idx,
        k_base,
        NUM_TOKENS,
    )

    # Process V-CHUNK 2
    nvvm.cp_async_wait_group(1)
    cute.arch.sync_threads()
    process_vchunk_unified_234(
        h_sh_chunk2,
        h_sh_chunk1,
        h_out,
        h_chunk,
        kq_chunk,
        k_sh0,
        k_sh1,
        k_sh2,
        k_sh3,
        q_sh0,
        q_sh1,
        q_sh2,
        q_sh3,
        v_sh0,
        v_sh1,
        v_sh2,
        v_sh3,
        reduce_sh,
        o_head0,
        o_head1,
        o_head2,
        o_head3,
        g_exp0,
        g_exp1,
        g_exp2,
        g_exp3,
        beta0,
        beta1,
        beta2,
        beta3,
        64,
        32,
        cutlass.Int32(1),
        tidx,
        warp_idx,
        lane_idx,
        k_base,
        NUM_TOKENS,
    )

    # Process V-CHUNK 3
    nvvm.cp_async_wait_group(0)
    cute.arch.sync_threads()
    process_vchunk_unified_234(
        h_sh_chunk3,
        h_sh_chunk2,
        h_out,
        h_chunk,
        kq_chunk,
        k_sh0,
        k_sh1,
        k_sh2,
        k_sh3,
        q_sh0,
        q_sh1,
        q_sh2,
        q_sh3,
        v_sh0,
        v_sh1,
        v_sh2,
        v_sh3,
        reduce_sh,
        o_head0,
        o_head1,
        o_head2,
        o_head3,
        g_exp0,
        g_exp1,
        g_exp2,
        g_exp3,
        beta0,
        beta1,
        beta2,
        beta3,
        96,
        64,
        cutlass.Int32(1),
        tidx,
        warp_idx,
        lane_idx,
        k_base,
        NUM_TOKENS,
    )

    # Final H store
    cute.arch.sync_threads()
    store_h_smem_to_gmem(h_sh_chunk3, h_out, tidx, 96)


# ==============================================================================
# LAUNCH WRAPPERS
# ==============================================================================


@cute.jit
def gated_delta_rule_launch_seqlen1(
    mQ: cute.Tensor,
    mK: cute.Tensor,
    mV: cute.Tensor,
    ma: cute.Tensor,
    mb: cute.Tensor,
    mA_log: cute.Tensor,
    mdt_bias: cute.Tensor,
    mH: cute.Tensor,
    mO: cute.Tensor,
    scale: cutlass.Float32,
    softplus_beta: cutlass.Float32,
    softplus_threshold: cutlass.Float32,
    eps: cutlass.Float32,
    stream: cuda.CUstream,
):
    batch_size = mQ.shape[0]
    HV = mV.shape[2]

    gated_delta_rule_decode_kernel_seqlen1(
        mQ,
        mK,
        mV,
        ma,
        mb,
        mA_log,
        mdt_bias,
        mH,
        mO,
        scale,
        softplus_beta,
        softplus_threshold,
        eps,
    ).launch(
        grid=[batch_size * HV, 1, 1],
        block=[128, 1, 1],
        stream=stream,
    )


@cute.jit
def gated_delta_rule_launch_seqlen2(
    mQ: cute.Tensor,
    mK: cute.Tensor,
    mV: cute.Tensor,
    ma: cute.Tensor,
    mb: cute.Tensor,
    mA_log: cute.Tensor,
    mdt_bias: cute.Tensor,
    mH: cute.Tensor,
    mO: cute.Tensor,
    scale: cutlass.Float32,
    softplus_beta: cutlass.Float32,
    softplus_threshold: cutlass.Float32,
    eps: cutlass.Float32,
    stream: cuda.CUstream,
):
    batch_size = mQ.shape[0]
    HV = mV.shape[2]

    gated_delta_rule_decode_kernel_seqlen234_unified(
        mQ,
        mK,
        mV,
        ma,
        mb,
        mA_log,
        mdt_bias,
        mH,
        mO,
        scale,
        softplus_beta,
        softplus_threshold,
        eps,
        2,  # NUM_TOKENS=2
    ).launch(
        grid=[batch_size * HV, 1, 1],
        block=[128, 1, 1],
        stream=stream,
    )


@cute.jit
def gated_delta_rule_launch_seqlen3(
    mQ: cute.Tensor,
    mK: cute.Tensor,
    mV: cute.Tensor,
    ma: cute.Tensor,
    mb: cute.Tensor,
    mA_log: cute.Tensor,
    mdt_bias: cute.Tensor,
    mH: cute.Tensor,
    mO: cute.Tensor,
    scale: cutlass.Float32,
    softplus_beta: cutlass.Float32,
    softplus_threshold: cutlass.Float32,
    eps: cutlass.Float32,
    stream: cuda.CUstream,
):
    batch_size = mQ.shape[0]
    HV = mV.shape[2]

    gated_delta_rule_decode_kernel_seqlen234_unified(
        mQ,
        mK,
        mV,
        ma,
        mb,
        mA_log,
        mdt_bias,
        mH,
        mO,
        scale,
        softplus_beta,
        softplus_threshold,
        eps,
        3,  # NUM_TOKENS=3
    ).launch(
        grid=[batch_size * HV, 1, 1],
        block=[128, 1, 1],
        stream=stream,
    )


@cute.jit
def gated_delta_rule_launch_seqlen4(
    mQ: cute.Tensor,
    mK: cute.Tensor,
    mV: cute.Tensor,
    ma: cute.Tensor,
    mb: cute.Tensor,
    mA_log: cute.Tensor,
    mdt_bias: cute.Tensor,
    mH: cute.Tensor,
    mO: cute.Tensor,
    scale: cutlass.Float32,
    softplus_beta: cutlass.Float32,
    softplus_threshold: cutlass.Float32,
    eps: cutlass.Float32,
    stream: cuda.CUstream,
):
    batch_size = mQ.shape[0]
    HV = mV.shape[2]

    gated_delta_rule_decode_kernel_seqlen234_unified(
        mQ,
        mK,
        mV,
        ma,
        mb,
        mA_log,
        mdt_bias,
        mH,
        mO,
        scale,
        softplus_beta,
        softplus_threshold,
        eps,
        4,  # NUM_TOKENS=4
    ).launch(
        grid=[batch_size * HV, 1, 1],
        block=[128, 1, 1],
        stream=stream,
    )


# ==============================================================================
# KERNEL CLASS
# ==============================================================================


class GatedDeltaRuleKernel:
    """
    Gated Delta Rule Kernel for linear attention decode.

    This kernel implements the Gated Delta Rule mechanism supporting sequence
    lengths T=1, T=2, T=3, T=4 with optimized CUDA implementations.

    Key features:
    - T=1: Persistent K in registers with aggressive pipelining
    - T=2/3/4: Unified kernel with compile-time Constexpr specialization
    - L2-normalized Q/K with configurable scale
    - Gated exponential decay via softplus
    - Bank-conflict-free cross-warp reductions
    - Async H memory loading

    Args:
        seq_len: Sequence length (1, 2, 3, or 4)
    """

    def __init__(self, seq_len: int):
        assert seq_len in [1, 2, 3, 4], f"Supported seq_len: 1,2,3,4, got {seq_len}"
        self.seq_len = seq_len
        self._compiled_kernel = None

    def _get_launch_fn(self):
        if self.seq_len == 1:
            return gated_delta_rule_launch_seqlen1
        elif self.seq_len == 2:
            return gated_delta_rule_launch_seqlen2
        elif self.seq_len == 3:
            return gated_delta_rule_launch_seqlen3
        else:
            return gated_delta_rule_launch_seqlen4


# ==============================================================================
# PUBLIC API
# ==============================================================================

_compiled_kernels = {}  # Cache: (seqlen, batch_size) -> compiled kernel


def gated_delta_rule(
    A_log: torch.Tensor,
    a: torch.Tensor,
    dt_bias: torch.Tensor,
    softplus_beta: float = 1.0,
    softplus_threshold: float = 20.0,
    q: Optional[torch.Tensor] = None,
    k: Optional[torch.Tensor] = None,
    v: Optional[torch.Tensor] = None,
    b: Optional[torch.Tensor] = None,
    initial_state_source: Optional[torch.Tensor] = None,
    initial_state_indices: Optional[torch.Tensor] = None,
    use_qk_l2norm_in_kernel: bool = True,
    scale: Optional[float] = None,
) -> torch.Tensor:
    """
    Gated Delta Rule linear attention kernel.

    Implements the Gated Delta Rule mechanism for decode-phase inference,
    supporting sequence lengths T=1, T=2, T=3, T=4.

    Args:
        A_log: Log decay parameter [HV]
        a: Alpha gate input [B, T, HV]
        dt_bias: Delta-t bias [HV]
        softplus_beta: Softplus beta parameter (default: 1.0)
        softplus_threshold: Softplus threshold (default: 20.0)
        q: Query tensor [B, T, H, K]
        k: Key tensor [B, T, H, K]
        v: Value tensor [B, T, HV, V]
        b: Beta gate input [B, T, HV]
        initial_state_source: H state [B, HV, V, K] (K-fast layout), modified in-place
        initial_state_indices: Not used (for compatibility)
        use_qk_l2norm_in_kernel: Whether to L2-normalize Q/K in kernel (default: True)
        scale: Optional attention scale (default: 1/sqrt(K))

    Returns:
        output: [B, T, HV, V]

    Example:
        >>> B, T, H, K = 16, 1, 16, 128
        >>> HV, V = 32, 128
        >>> q = torch.randn(B, T, H, K, device='cuda', dtype=torch.bfloat16)
        >>> k = torch.randn(B, T, H, K, device='cuda', dtype=torch.bfloat16)
        >>> v = torch.randn(B, T, HV, V, device='cuda', dtype=torch.bfloat16)
        >>> a = torch.randn(B, T, HV, device='cuda', dtype=torch.bfloat16)
        >>> b = torch.randn(B, T, HV, device='cuda', dtype=torch.bfloat16)
        >>> A_log = torch.randn(HV, device='cuda', dtype=torch.float32)
        >>> dt_bias = torch.randn(HV, device='cuda', dtype=torch.float32)
        >>> h_state = torch.randn(B, HV, V, K, device='cuda', dtype=torch.bfloat16)
        >>> output = gated_delta_rule(
        ...     A_log, a, dt_bias, q=q, k=k, v=v, b=b,
        ...     initial_state_source=h_state
        ... )
    """
    global _compiled_kernels

    B, T, H, K = q.shape
    assert T in [1, 2, 3, 4], f"Supported T=1,2,3,4, got T={T}"
    HV = v.shape[2]
    V = v.shape[3]

    if scale is None:
        scale = 1.0 / math.sqrt(K)

    output = torch.empty(B, T, HV, V, device=q.device, dtype=q.dtype)

    q_ = from_dlpack(q, assumed_align=32)
    k_ = from_dlpack(k, assumed_align=32)
    v_ = from_dlpack(v, assumed_align=32)
    a_ = from_dlpack(a, assumed_align=32)
    b_ = from_dlpack(b, assumed_align=32)
    A_log_ = from_dlpack(A_log, assumed_align=32)
    dt_bias_ = from_dlpack(dt_bias, assumed_align=32)
    h_ = from_dlpack(initial_state_source, assumed_align=32)
    o_ = from_dlpack(output, assumed_align=32)

    scale_f32 = cutlass.Float32(scale)
    softplus_beta_f32 = cutlass.Float32(softplus_beta)
    softplus_threshold_f32 = cutlass.Float32(softplus_threshold)
    eps_f32 = cutlass.Float32(1e-6)

    stream = cuda.CUstream(torch.cuda.current_stream().cuda_stream)

    # Check cache
    cache_key = (T, B)
    if cache_key not in _compiled_kernels:
        # Select and compile the appropriate kernel
        if T == 1:
            launch_fn = gated_delta_rule_launch_seqlen1
        elif T == 2:
            launch_fn = gated_delta_rule_launch_seqlen2
        elif T == 3:
            launch_fn = gated_delta_rule_launch_seqlen3
        else:  # T == 4
            launch_fn = gated_delta_rule_launch_seqlen4

        _compiled_kernels[cache_key] = cute.compile(
            launch_fn,
            q_,
            k_,
            v_,
            a_,
            b_,
            A_log_,
            dt_bias_,
            h_,
            o_,
            scale_f32,
            softplus_beta_f32,
            softplus_threshold_f32,
            eps_f32,
            stream,
            options="--generate-line-info",
        )

    # Execute
    _compiled_kernels[cache_key](
        q_,
        k_,
        v_,
        a_,
        b_,
        A_log_,
        dt_bias_,
        h_,
        o_,
        scale_f32,
        softplus_beta_f32,
        softplus_threshold_f32,
        eps_f32,
        stream,
    )

    return output
