

================================================================
== Vivado HLS Report for 'CvtColor_1'
================================================================
* Date:           Fri Jul 12 17:42:50 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        edge_detector
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z015clg485-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|     5.833|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2076841|  2076841|  2076841|  2076841|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_height  |  2076840|  2076840|      1923|          -|          -|  1080|    no    |
        | + loop_width  |     1920|     1920|         2|          1|          1|  1920|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|     39|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     31|
|Register         |        -|      -|     42|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|     42|     70|
+-----------------+---------+-------+-------+-------+
|Available        |      200|    160|  93600|  46800|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_166_p2                     |     +    |      0|  0|  11|          11|           1|
    |j_1_fu_178_p2                     |     +    |      0|  0|  11|          11|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_160_p2               |   icmp   |      0|  0|   5|          11|          11|
    |exitcond_fu_172_p2                |   icmp   |      0|  0|   5|          11|           9|
    |ap_block_state1                   |    or    |      0|  0|   1|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   1|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  39|          50|          28|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |   4|          5|    1|          5|
    |ap_done                      |   3|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   3|          3|    1|          3|
    |i_reg_138                    |   3|          2|   11|         22|
    |j_reg_149                    |   3|          2|   11|         22|
    |p_dst_data_stream_0_V_blk_n  |   3|          2|    1|          2|
    |p_dst_data_stream_1_V_blk_n  |   3|          2|    1|          2|
    |p_dst_data_stream_2_V_blk_n  |   3|          2|    1|          2|
    |p_src_data_stream_V_blk_n    |   3|          2|    1|          2|
    |real_start                   |   3|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  31|         24|   30|         64|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |exitcond_reg_193         |   1|   0|    1|          0|
    |i_1_reg_188              |  11|   0|   11|          0|
    |i_reg_138                |  11|   0|   11|          0|
    |j_reg_149                |  11|   0|   11|          0|
    |start_once_reg           |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  42|   0|   42|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |       CvtColor.1      | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |       CvtColor.1      | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |       CvtColor.1      | return value |
|start_full_n                  |  in |    1| ap_ctrl_hs |       CvtColor.1      | return value |
|ap_done                       | out |    1| ap_ctrl_hs |       CvtColor.1      | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs |       CvtColor.1      | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |       CvtColor.1      | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |       CvtColor.1      | return value |
|start_out                     | out |    1| ap_ctrl_hs |       CvtColor.1      | return value |
|start_write                   | out |    1| ap_ctrl_hs |       CvtColor.1      | return value |
|p_src_data_stream_V_dout      |  in |    8|   ap_fifo  |  p_src_data_stream_V  |    pointer   |
|p_src_data_stream_V_empty_n   |  in |    1|   ap_fifo  |  p_src_data_stream_V  |    pointer   |
|p_src_data_stream_V_read      | out |    1|   ap_fifo  |  p_src_data_stream_V  |    pointer   |
|p_dst_data_stream_0_V_din     | out |    8|   ap_fifo  | p_dst_data_stream_0_V |    pointer   |
|p_dst_data_stream_0_V_full_n  |  in |    1|   ap_fifo  | p_dst_data_stream_0_V |    pointer   |
|p_dst_data_stream_0_V_write   | out |    1|   ap_fifo  | p_dst_data_stream_0_V |    pointer   |
|p_dst_data_stream_1_V_din     | out |    8|   ap_fifo  | p_dst_data_stream_1_V |    pointer   |
|p_dst_data_stream_1_V_full_n  |  in |    1|   ap_fifo  | p_dst_data_stream_1_V |    pointer   |
|p_dst_data_stream_1_V_write   | out |    1|   ap_fifo  | p_dst_data_stream_1_V |    pointer   |
|p_dst_data_stream_2_V_din     | out |    8|   ap_fifo  | p_dst_data_stream_2_V |    pointer   |
|p_dst_data_stream_2_V_full_n  |  in |    1|   ap_fifo  | p_dst_data_stream_2_V |    pointer   |
|p_dst_data_stream_2_V_write   | out |    1|   ap_fifo  | p_dst_data_stream_2_V |    pointer   |
+------------------------------+-----+-----+------------+-----------------------+--------------+

