// Seed: 3629588428
module module_0 (
    input tri1 module_0,
    input tri1 id_1,
    output supply1 id_2,
    input tri id_3,
    output supply0 id_4
    , id_6
);
  assign id_6 = id_3;
  assign id_6 = id_3 - id_6 ^ 1;
endmodule
module module_1 (
    output tri id_0,
    input tri id_1,
    output supply0 id_2,
    input uwire id_3,
    output uwire id_4,
    input uwire id_5,
    output supply1 id_6,
    output wire id_7,
    input wire id_8,
    input tri1 id_9,
    input supply1 id_10,
    input tri1 id_11,
    input tri id_12,
    output wand id_13,
    output supply0 id_14,
    output wand id_15,
    output wor id_16
);
  assign id_15 = id_11;
  id_18(
      .id_0(1), .id_1(1), .id_2(1'h0), .id_3(id_16), .id_4(1)
  ); module_0(
      id_3, id_11, id_6, id_3, id_2
  );
  assign id_15 = id_5;
endmodule
