Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8a9b71a49f7e4fa3a3ebcc1922521073 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 19 for port 'out_real' [D:/1111/DCCDL/final project/vivado/it_work/it_works/it_works.srcs/sim_1/new/stage1_tb.v:20]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.butterfly_radix4
Compiling module xil_defaultlib.ROM_64
Compiling module xil_defaultlib.multiplier_15bits
Compiling module xil_defaultlib.Complex_multiplier_64pt
Compiling module xil_defaultlib.stage_1
Compiling module xil_defaultlib.butterfly_radix4_2
Compiling module xil_defaultlib.ROM_16
Compiling module xil_defaultlib.multiplier_17bits
Compiling module xil_defaultlib.Complex_multiplier_16pt
Compiling module xil_defaultlib.stage_2
Compiling module xil_defaultlib.MUX_2to1_complex_19bits
Compiling module xil_defaultlib.Shift_Regisiter_1
Compiling module xil_defaultlib.MUX_4to1_complex_19bits
Compiling module xil_defaultlib.Butterfly_4pt
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.bit_rev
Compiling module xil_defaultlib.top_top
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_behav
