#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Sep  5 12:57:35 2023
# Process ID: 2984
# Current directory: E:/TsetlinMachine
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11652 E:\TsetlinMachine\tsetlin_multiple_images_inference.xpr
# Log file: E:/TsetlinMachine/vivado.log
# Journal file: E:/TsetlinMachine\vivado.jou
# Running On: LAPTOP-LQMFOCT1, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 16945 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project E:/TsetlinMachine/tsetlin_multiple_images_inference.xpr
INFO: [Project 1-313] Project file moved from 'D:/tsetlin_multiple_images_inference' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design1_direct.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design1_direct_axi_gpio_0_0
design1_direct_blk_mem_gen_0_0
design1_direct_processing_system7_0_0
design1_direct_axi_gpio_1_0
design1_direct_axi_bram_ctrl_0_0
design1_direct_rst_ps7_0_50M_0
design1_direct_axi_smc_0

INFO: [Project 1-230] Project 'tsetlin_multiple_images_inference.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2324.773 ; gain = 92.645
report_ip_status -name ip_status 
update_module_reference design1_direct_inference_bram_inter_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clock' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clock' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clock' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clock' has no FREQ_HZ parameter.
Reading block design file <E:/TsetlinMachine/tsetlin_multiple_images_inference.srcs/sources_1/bd/design1_direct/design1_direct.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:module_ref:inference_bram_interface:1.0 - inference_bram_inter_0
Successfully read diagram <design1_direct> from block design file <E:/TsetlinMachine/tsetlin_multiple_images_inference.srcs/sources_1/bd/design1_direct/design1_direct.bd>
Upgrading 'E:/TsetlinMachine/tsetlin_multiple_images_inference.srcs/sources_1/bd/design1_direct/design1_direct.bd'
INFO: [IP_Flow 19-3420] Updated design1_direct_inference_bram_inter_0_0 to use current project options
Wrote  : <E:\TsetlinMachine\tsetlin_multiple_images_inference.srcs\sources_1\bd\design1_direct\design1_direct.bd> 
Wrote  : <E:/TsetlinMachine/tsetlin_multiple_images_inference.srcs/sources_1/bd/design1_direct/ui/bd_984bdff5.ui> 
upgrade_ip: Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 2417.820 ; gain = 60.445
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 2417.820 ; gain = 60.445
update_compile_order -fileset sources_1
upgrade_ip [get_ips  {design1_direct_axi_smc_0 design1_direct_axi_gpio_1_0 design1_direct_processing_system7_0_0 design1_direct_blk_mem_gen_0_0 design1_direct_axi_bram_ctrl_0_0 design1_direct_axi_gpio_0_0 design1_direct_rst_ps7_0_50M_0}] -log ip_upgrade.log
Upgrading 'E:/TsetlinMachine/tsetlin_multiple_images_inference.srcs/sources_1/bd/design1_direct/design1_direct.bd'
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] design1_direct_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] design1_direct_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'ECC_TYPE' from '0' to 'Hamming' has been ignored for IP 'design1_direct_axi_bram_ctrl_0_0'
INFO: [IP_Flow 19-3422] Upgraded design1_direct_axi_bram_ctrl_0_0 (AXI BRAM Controller 4.1) from revision 4 to revision 8
INFO: [IP_Flow 19-3422] Upgraded design1_direct_axi_gpio_0_0 (AXI GPIO 2.0) from revision 24 to revision 30
INFO: [IP_Flow 19-3422] Upgraded design1_direct_axi_gpio_1_0 (AXI GPIO 2.0) from revision 24 to revision 30
INFO: [IP_Flow 19-3422] Upgraded design1_direct_axi_smc_0 (AXI SmartConnect 1.0) from revision 14 to revision 20
INFO: [IP_Flow 19-3422] Upgraded design1_direct_blk_mem_gen_0_0 (Block Memory Generator 8.4) from revision 4 to revision 6
WARNING: [PS7-6] The applied preset does not match with  board preset. You may not get expected settings for  board. The ZedBoard preset is designed for ZedBoard board.
INFO: [IP_Flow 19-3420] Updated design1_direct_processing_system7_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design1_direct_rst_ps7_0_50M_0 to use current project options
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design1_direct_axi_bram_ctrl_0_0' has identified issues that may require user intervention. Please review the upgrade log 'e:/TsetlinMachine/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <E:\TsetlinMachine\tsetlin_multiple_images_inference.srcs\sources_1\bd\design1_direct\design1_direct.bd> 
Wrote  : <E:/TsetlinMachine/tsetlin_multiple_images_inference.srcs/sources_1/bd/design1_direct/ui/bd_984bdff5.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'E:/TsetlinMachine/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 2515.469 ; gain = 95.465
export_ip_user_files -of_objects [get_ips {design1_direct_axi_smc_0 design1_direct_axi_gpio_1_0 design1_direct_processing_system7_0_0 design1_direct_blk_mem_gen_0_0 design1_direct_axi_bram_ctrl_0_0 design1_direct_axi_gpio_0_0 design1_direct_rst_ps7_0_50M_0}] -no_script -sync -force -quiet
generate_target all [get_files  E:/TsetlinMachine/tsetlin_multiple_images_inference.srcs/sources_1/bd/design1_direct/design1_direct.bd]
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 512K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4120_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4121_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design1_direct_axi_smc_0: SmartConnect design1_direct_axi_smc_0 is in High-performance Mode.
xit::source_ipfile: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2523.430 ; gain = 5.523
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
Wrote  : <E:\TsetlinMachine\tsetlin_multiple_images_inference.srcs\sources_1\bd\design1_direct\design1_direct.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(19) - Only lower order bits will be connected.
Verilog Output written to : e:/TsetlinMachine/tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/synth/design1_direct.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(19) - Only lower order bits will be connected.
Verilog Output written to : e:/TsetlinMachine/tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/sim/design1_direct.v
Verilog Output written to : e:/TsetlinMachine/tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/hdl/design1_direct_wrapper.v
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
Exporting to file e:/TsetlinMachine/tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/ip/design1_direct_axi_smc_0/bd_0/hw_handoff/design1_direct_axi_smc_0.hwh
Generated Hardware Definition File e:/TsetlinMachine/tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/ip/design1_direct_axi_smc_0/bd_0/synth/design1_direct_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block inference_bram_inter_0 .
Exporting to file e:/TsetlinMachine/tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/hw_handoff/design1_direct.hwh
Generated Hardware Definition File e:/TsetlinMachine/tsetlin_multiple_images_inference.gen/sources_1/bd/design1_direct/synth/design1_direct.hwdef
generate_target: Time (s): cpu = 00:00:36 ; elapsed = 00:01:00 . Memory (MB): peak = 2870.742 ; gain = 355.273
catch { config_ip_cache -export [get_ips -all design1_direct_blk_mem_gen_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design1_direct_blk_mem_gen_0_0
catch { config_ip_cache -export [get_ips -all design1_direct_axi_bram_ctrl_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design1_direct_axi_bram_ctrl_0_0
catch { config_ip_cache -export [get_ips -all design1_direct_axi_smc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design1_direct_axi_smc_0
catch { config_ip_cache -export [get_ips -all design1_direct_rst_ps7_0_50M_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design1_direct_rst_ps7_0_50M_0
catch { config_ip_cache -export [get_ips -all design1_direct_axi_gpio_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design1_direct_axi_gpio_0_0
catch { config_ip_cache -export [get_ips -all design1_direct_axi_gpio_1_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design1_direct_axi_gpio_1_0
catch { config_ip_cache -export [get_ips -all design1_direct_inference_bram_inter_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design1_direct_inference_bram_inter_0_0
export_ip_user_files -of_objects [get_files E:/TsetlinMachine/tsetlin_multiple_images_inference.srcs/sources_1/bd/design1_direct/design1_direct.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/TsetlinMachine/tsetlin_multiple_images_inference.srcs/sources_1/bd/design1_direct/design1_direct.bd]
launch_runs design1_direct_axi_bram_ctrl_0_0_synth_1 design1_direct_axi_gpio_0_0_synth_1 design1_direct_axi_gpio_1_0_synth_1 design1_direct_axi_smc_0_synth_1 design1_direct_blk_mem_gen_0_0_synth_1 design1_direct_inference_bram_inter_0_0_synth_1 design1_direct_processing_system7_0_0_synth_1 design1_direct_rst_ps7_0_50M_0_synth_1 -jobs 6
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design1_direct_axi_bram_ctrl_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design1_direct_axi_gpio_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design1_direct_axi_gpio_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design1_direct_axi_smc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design1_direct_blk_mem_gen_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design1_direct_inference_bram_inter_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design1_direct_rst_ps7_0_50M_0
[Tue Sep  5 13:07:31 2023] Launched design1_direct_axi_bram_ctrl_0_0_synth_1, design1_direct_axi_gpio_0_0_synth_1, design1_direct_axi_gpio_1_0_synth_1, design1_direct_axi_smc_0_synth_1, design1_direct_blk_mem_gen_0_0_synth_1, design1_direct_inference_bram_inter_0_0_synth_1, design1_direct_processing_system7_0_0_synth_1, design1_direct_rst_ps7_0_50M_0_synth_1...
Run output will be captured here:
design1_direct_axi_bram_ctrl_0_0_synth_1: E:/TsetlinMachine/tsetlin_multiple_images_inference.runs/design1_direct_axi_bram_ctrl_0_0_synth_1/runme.log
design1_direct_axi_gpio_0_0_synth_1: E:/TsetlinMachine/tsetlin_multiple_images_inference.runs/design1_direct_axi_gpio_0_0_synth_1/runme.log
design1_direct_axi_gpio_1_0_synth_1: E:/TsetlinMachine/tsetlin_multiple_images_inference.runs/design1_direct_axi_gpio_1_0_synth_1/runme.log
design1_direct_axi_smc_0_synth_1: E:/TsetlinMachine/tsetlin_multiple_images_inference.runs/design1_direct_axi_smc_0_synth_1/runme.log
design1_direct_blk_mem_gen_0_0_synth_1: E:/TsetlinMachine/tsetlin_multiple_images_inference.runs/design1_direct_blk_mem_gen_0_0_synth_1/runme.log
design1_direct_inference_bram_inter_0_0_synth_1: E:/TsetlinMachine/tsetlin_multiple_images_inference.runs/design1_direct_inference_bram_inter_0_0_synth_1/runme.log
design1_direct_processing_system7_0_0_synth_1: E:/TsetlinMachine/tsetlin_multiple_images_inference.runs/design1_direct_processing_system7_0_0_synth_1/runme.log
design1_direct_rst_ps7_0_50M_0_synth_1: E:/TsetlinMachine/tsetlin_multiple_images_inference.runs/design1_direct_rst_ps7_0_50M_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/TsetlinMachine/tsetlin_multiple_images_inference.srcs/sources_1/bd/design1_direct/design1_direct.bd] -directory E:/TsetlinMachine/tsetlin_multiple_images_inference.ip_user_files/sim_scripts -ip_user_files_dir E:/TsetlinMachine/tsetlin_multiple_images_inference.ip_user_files -ipstatic_source_dir E:/TsetlinMachine/tsetlin_multiple_images_inference.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/TsetlinMachine/tsetlin_multiple_images_inference.cache/compile_simlib/modelsim} {questa=E:/TsetlinMachine/tsetlin_multiple_images_inference.cache/compile_simlib/questa} {riviera=E:/TsetlinMachine/tsetlin_multiple_images_inference.cache/compile_simlib/riviera} {activehdl=E:/TsetlinMachine/tsetlin_multiple_images_inference.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep  5 13:14:05 2023...
