Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sat May 19 19:01:40 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-381124560.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: info_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 54 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.605        0.000                      0                10776        0.024        0.000                      0                10774        0.264        0.000                       0                  3397  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk100           {0.000 5.000}        10.000          100.000         
  pll_clk200     {0.000 2.500}        5.000           200.000         
  pll_fb         {0.000 5.000}        10.000          100.000         
  pll_sys        {0.000 5.000}        10.000          100.000         
  pll_sys4x      {0.000 1.250}        2.500           400.000         
  pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
sys_clk          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                             3.000        0.000                       0                     1  
  pll_clk200           2.810        0.000                      0                   13        0.202        0.000                      0                   13        0.264        0.000                       0                    10  
  pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
sys_clk                0.605        0.000                      0                10761        0.024        0.000                      0                10761        3.750        0.000                       0                  3301  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              pll_clk200          3.748        0.000                      0                    1                                                                        
              sys_clk             2.409        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk200
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.810ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.810ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.167ns  (logic 0.580ns (26.768%)  route 1.587ns (73.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y174       FDSE (Prop_fdse_C_Q)         0.456     6.971 f  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.587     8.557    reset_counter[0]
    SLICE_X161Y174       LUT1 (Prop_lut1_I0_O)        0.124     8.681 r  reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.681    reset_counter0[0]
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X161Y174       FDSE (Setup_fdse_C_D)        0.029    11.491    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.491    
                         arrival time                          -8.681    
  -------------------------------------------------------------------
                         slack                                  2.810    

Slack (MET) :             2.828ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.608ns (27.703%)  route 1.587ns (72.297%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y174       FDSE (Prop_fdse_C_Q)         0.456     6.971 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.587     8.557    reset_counter[0]
    SLICE_X161Y174       LUT2 (Prop_lut2_I0_O)        0.152     8.709 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.709    reset_counter[1]_i_1_n_0
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X161Y174       FDSE (Setup_fdse_C_D)        0.075    11.537    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.537    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                  2.828    

Slack (MET) :             3.068ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.674ns  (logic 0.580ns (34.649%)  route 1.094ns (65.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y174       FDSE (Prop_fdse_C_Q)         0.456     6.971 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.715     7.686    reset_counter[2]
    SLICE_X161Y174       LUT4 (Prop_lut4_I2_O)        0.124     7.810 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.189    reset_counter[3]_i_1_n_0
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X161Y174       FDSE (Setup_fdse_C_CE)      -0.205    11.257    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.257    
                         arrival time                          -8.189    
  -------------------------------------------------------------------
                         slack                                  3.068    

Slack (MET) :             3.068ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.674ns  (logic 0.580ns (34.649%)  route 1.094ns (65.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y174       FDSE (Prop_fdse_C_Q)         0.456     6.971 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.715     7.686    reset_counter[2]
    SLICE_X161Y174       LUT4 (Prop_lut4_I2_O)        0.124     7.810 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.189    reset_counter[3]_i_1_n_0
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X161Y174       FDSE (Setup_fdse_C_CE)      -0.205    11.257    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.257    
                         arrival time                          -8.189    
  -------------------------------------------------------------------
                         slack                                  3.068    

Slack (MET) :             3.068ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.674ns  (logic 0.580ns (34.649%)  route 1.094ns (65.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y174       FDSE (Prop_fdse_C_Q)         0.456     6.971 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.715     7.686    reset_counter[2]
    SLICE_X161Y174       LUT4 (Prop_lut4_I2_O)        0.124     7.810 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.189    reset_counter[3]_i_1_n_0
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X161Y174       FDSE (Setup_fdse_C_CE)      -0.205    11.257    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.257    
                         arrival time                          -8.189    
  -------------------------------------------------------------------
                         slack                                  3.068    

Slack (MET) :             3.068ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.674ns  (logic 0.580ns (34.649%)  route 1.094ns (65.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y174       FDSE (Prop_fdse_C_Q)         0.456     6.971 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.715     7.686    reset_counter[2]
    SLICE_X161Y174       LUT4 (Prop_lut4_I2_O)        0.124     7.810 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.189    reset_counter[3]_i_1_n_0
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X161Y174       FDSE (Setup_fdse_C_CE)      -0.205    11.257    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.257    
                         arrival time                          -8.189    
  -------------------------------------------------------------------
                         slack                                  3.068    

Slack (MET) :             3.177ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.801ns  (logic 0.718ns (39.856%)  route 1.083ns (60.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y174       FDSE (Prop_fdse_C_Q)         0.419     6.934 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.083     8.017    reset_counter[1]
    SLICE_X161Y174       LUT3 (Prop_lut3_I0_O)        0.299     8.316 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.316    reset_counter[2]_i_1_n_0
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X161Y174       FDSE (Setup_fdse_C_D)        0.031    11.493    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.493    
                         arrival time                          -8.316    
  -------------------------------------------------------------------
                         slack                                  3.177    

Slack (MET) :             3.195ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.744ns (40.712%)  route 1.083ns (59.288%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y174       FDSE (Prop_fdse_C_Q)         0.419     6.934 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.083     8.017    reset_counter[1]
    SLICE_X161Y174       LUT4 (Prop_lut4_I2_O)        0.325     8.342 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     8.342    reset_counter[3]_i_2_n_0
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X161Y174       FDSE (Setup_fdse_C_D)        0.075    11.537    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.537    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  3.195    

Slack (MET) :             3.286ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.718ns (43.230%)  route 0.943ns (56.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.524ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.809     6.524    clk200_clk
    SLICE_X161Y168       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y168       FDPE (Prop_fdpe_C_Q)         0.419     6.943 r  FDPE_3/Q
                         net (fo=5, routed)           0.943     7.886    clk200_rst
    SLICE_X160Y174       LUT6 (Prop_lut6_I5_O)        0.299     8.185 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.185    ic_reset_i_1_n_0
    SLICE_X160Y174       FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X160Y174       FDRE                                         r  ic_reset_reg/C
                         clock pessimism              0.329    11.493    
                         clock uncertainty           -0.053    11.440    
    SLICE_X160Y174       FDRE (Setup_fdre_C_D)        0.031    11.471    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.471    
                         arrival time                          -8.185    
  -------------------------------------------------------------------
                         slack                                  3.286    

Slack (MET) :             3.477ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.419ns (50.163%)  route 0.416ns (49.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.524ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.809     6.524    clk200_clk
    SLICE_X161Y168       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y168       FDPE (Prop_fdpe_C_Q)         0.419     6.943 r  FDPE_3/Q
                         net (fo=5, routed)           0.416     7.359    clk200_rst
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.329    11.493    
                         clock uncertainty           -0.053    11.440    
    SLICE_X161Y174       FDSE (Setup_fdse_C_S)       -0.604    10.836    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.836    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                  3.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.565%)  route 0.121ns (39.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y174       FDSE (Prop_fdse_C_Q)         0.141     2.079 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.121     2.200    reset_counter[0]
    SLICE_X160Y174       LUT6 (Prop_lut6_I1_O)        0.045     2.245 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.245    ic_reset_i_1_n_0
    SLICE_X160Y174       FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X160Y174       FDRE                                         r  ic_reset_reg/C
                         clock pessimism             -0.540     1.951    
    SLICE_X160Y174       FDRE (Hold_fdre_C_D)         0.092     2.043    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y174       FDSE (Prop_fdse_C_Q)         0.141     2.079 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.181     2.260    reset_counter[0]
    SLICE_X161Y174       LUT4 (Prop_lut4_I1_O)        0.043     2.303 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.303    reset_counter[3]_i_2_n_0
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.553     1.938    
    SLICE_X161Y174       FDSE (Hold_fdse_C_D)         0.107     2.045    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y174       FDSE (Prop_fdse_C_Q)         0.141     2.079 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.181     2.260    reset_counter[0]
    SLICE_X161Y174       LUT3 (Prop_lut3_I1_O)        0.045     2.305 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.305    reset_counter[2]_i_1_n_0
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.553     1.938    
    SLICE_X161Y174       FDSE (Hold_fdse_C_D)         0.092     2.030    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.247%)  route 0.161ns (55.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.639     1.944    clk200_clk
    SLICE_X161Y168       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y168       FDPE (Prop_fdpe_C_Q)         0.128     2.072 r  FDPE_3/Q
                         net (fo=5, routed)           0.161     2.233    clk200_rst
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.540     1.951    
    SLICE_X161Y174       FDSE (Hold_fdse_C_S)        -0.072     1.879    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.247%)  route 0.161ns (55.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.639     1.944    clk200_clk
    SLICE_X161Y168       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y168       FDPE (Prop_fdpe_C_Q)         0.128     2.072 r  FDPE_3/Q
                         net (fo=5, routed)           0.161     2.233    clk200_rst
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.540     1.951    
    SLICE_X161Y174       FDSE (Hold_fdse_C_S)        -0.072     1.879    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.247%)  route 0.161ns (55.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.639     1.944    clk200_clk
    SLICE_X161Y168       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y168       FDPE (Prop_fdpe_C_Q)         0.128     2.072 r  FDPE_3/Q
                         net (fo=5, routed)           0.161     2.233    clk200_rst
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.540     1.951    
    SLICE_X161Y174       FDSE (Hold_fdse_C_S)        -0.072     1.879    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.247%)  route 0.161ns (55.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.639     1.944    clk200_clk
    SLICE_X161Y168       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y168       FDPE (Prop_fdpe_C_Q)         0.128     2.072 r  FDPE_3/Q
                         net (fo=5, routed)           0.161     2.233    clk200_rst
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.540     1.951    
    SLICE_X161Y174       FDSE (Hold_fdse_C_S)        -0.072     1.879    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.547%)  route 0.284ns (60.453%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y174       FDSE (Prop_fdse_C_Q)         0.141     2.079 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.168     2.247    reset_counter[0]
    SLICE_X161Y174       LUT4 (Prop_lut4_I1_O)        0.045     2.292 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.408    reset_counter[3]_i_1_n_0
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.553     1.938    
    SLICE_X161Y174       FDSE (Hold_fdse_C_CE)       -0.039     1.899    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.547%)  route 0.284ns (60.453%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y174       FDSE (Prop_fdse_C_Q)         0.141     2.079 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.168     2.247    reset_counter[0]
    SLICE_X161Y174       LUT4 (Prop_lut4_I1_O)        0.045     2.292 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.408    reset_counter[3]_i_1_n_0
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.553     1.938    
    SLICE_X161Y174       FDSE (Hold_fdse_C_CE)       -0.039     1.899    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.547%)  route 0.284ns (60.453%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y174       FDSE (Prop_fdse_C_Q)         0.141     2.079 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.168     2.247    reset_counter[0]
    SLICE_X161Y174       LUT4 (Prop_lut4_I1_O)        0.045     2.292 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.408    reset_counter[3]_i_1_n_0
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.553     1.938    
    SLICE_X161Y174       FDSE (Hold_fdse_C_CE)       -0.039     1.899    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.509    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X161Y168   FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X161Y168   FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X160Y174   ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X161Y174   reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X161Y174   reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X161Y174   reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X161Y174   reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X161Y168   FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X161Y168   FDPE_3/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X161Y168   FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X161Y168   FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X160Y174   ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X160Y174   ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y174   reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y174   reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y174   reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y174   reset_counter_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X161Y168   FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X161Y168   FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X160Y174   ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y174   reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y174   reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y174   reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y174   reset_counter_reg[3]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X161Y168   FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X161Y168   FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X160Y174   ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys
  To Clock:  pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x
  To Clock:  pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y196   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x_dqs
  To Clock:  pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y182   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y194   OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 sdram_bankmachine4_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine5_consume_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.269ns  (logic 2.948ns (31.806%)  route 6.321ns (68.194%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 11.560 - 10.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        1.739     1.739    sys_clk
    SLICE_X141Y161       FDRE                                         r  sdram_bankmachine4_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y161       FDRE (Prop_fdre_C_Q)         0.456     2.195 r  sdram_bankmachine4_consume_reg[1]/Q
                         net (fo=26, routed)          1.137     3.332    storage_6_reg_0_7_6_11/ADDRB1
    SLICE_X140Y161       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     3.484 r  storage_6_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           0.900     4.383    p_0_in2_in[0]
    SLICE_X139Y163       LUT6 (Prop_lut6_I3_O)        0.348     4.731 r  bankmachine4_state[2]_i_13/O
                         net (fo=1, routed)           0.000     4.731    bankmachine4_state[2]_i_13_n_0
    SLICE_X139Y163       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.263 r  bankmachine4_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.263    bankmachine4_state_reg[2]_i_8_n_0
    SLICE_X139Y164       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.534 f  bankmachine4_state_reg[2]_i_7/CO[0]
                         net (fo=4, routed)           0.931     6.465    sdram_bankmachine4_hit
    SLICE_X148Y166       LUT6 (Prop_lut6_I2_O)        0.373     6.838 r  sdram_bankmachine2_consume[2]_i_20/O
                         net (fo=1, routed)           0.295     7.133    sdram_bankmachine2_consume[2]_i_20_n_0
    SLICE_X150Y166       LUT6 (Prop_lut6_I4_O)        0.124     7.257 r  sdram_bankmachine2_consume[2]_i_11/O
                         net (fo=13, routed)          0.653     7.910    sdram_bankmachine2_consume[2]_i_11_n_0
    SLICE_X152Y166       LUT6 (Prop_lut6_I2_O)        0.124     8.034 f  sdram_bankmachine2_consume[2]_i_5/O
                         net (fo=7, routed)           0.538     8.572    sdram_bankmachine2_consume[2]_i_5_n_0
    SLICE_X152Y166       LUT4 (Prop_lut4_I3_O)        0.124     8.696 f  sdram_bankmachine2_consume[2]_i_3/O
                         net (fo=36, routed)          1.163     9.860    sdram_bankmachine2_consume[2]_i_3_n_0
    SLICE_X145Y157       LUT4 (Prop_lut4_I0_O)        0.118     9.978 r  sdram_bankmachine5_consume[2]_i_2/O
                         net (fo=3, routed)           0.704    10.682    sdram_bankmachine5_do_read
    SLICE_X139Y157       LUT3 (Prop_lut3_I1_O)        0.326    11.008 r  sdram_bankmachine5_consume[1]_i_1/O
                         net (fo=1, routed)           0.000    11.008    sdram_bankmachine5_consume[1]_i_1_n_0
    SLICE_X139Y157       FDRE                                         r  sdram_bankmachine5_consume_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3302, routed)        1.560    11.560    sys_clk
    SLICE_X139Y157       FDRE                                         r  sdram_bankmachine5_consume_reg[1]/C
                         clock pessimism              0.078    11.638    
                         clock uncertainty           -0.057    11.581    
    SLICE_X139Y157       FDRE (Setup_fdre_C_D)        0.031    11.612    sdram_bankmachine5_consume_reg[1]
  -------------------------------------------------------------------
                         required time                         11.612    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 bridge_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain9_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.889ns  (logic 3.061ns (34.434%)  route 5.828ns (65.566%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.670ns = ( 11.670 - 10.000 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        1.664     1.664    sys_clk
    SLICE_X125Y178       FDRE                                         r  bridge_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y178       FDRE (Prop_fdre_C_Q)         0.456     2.120 r  bridge_address_reg[2]/Q
                         net (fo=3, routed)           0.892     3.012    bridge_address[2]
    SLICE_X124Y175       LUT2 (Prop_lut2_I0_O)        0.124     3.136 r  tag_mem_reg_i_41/O
                         net (fo=1, routed)           0.000     3.136    tag_mem_reg_i_41_n_0
    SLICE_X124Y175       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.516 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.516    tag_mem_reg_i_33_n_0
    SLICE_X124Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.633 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.633    tag_mem_reg_i_32_n_0
    SLICE_X124Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.750 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.750    tag_mem_reg_i_31_n_0
    SLICE_X124Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.867 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.867    tag_mem_reg_i_37_n_0
    SLICE_X124Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.984 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     3.984    tag_mem_reg_i_36_n_0
    SLICE_X124Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.101 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.101    tag_mem_reg_i_35_n_0
    SLICE_X124Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.218 r  tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.218    tag_mem_reg_i_34_n_0
    SLICE_X124Y182       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.541 r  tag_mem_reg_i_40/O[1]
                         net (fo=1, routed)           0.719     5.260    lm32_cpu/load_store_unit/bridge_wishbone_adr[29]
    SLICE_X128Y178       LUT5 (Prop_lut5_I0_O)        0.306     5.566 r  lm32_cpu/load_store_unit/tag_mem_reg_i_27/O
                         net (fo=2, routed)           0.791     6.357    lm32_cpu/load_store_unit/tag_port_dat_w[15]
    SLICE_X135Y174       LUT4 (Prop_lut4_I2_O)        0.124     6.481 r  lm32_cpu/load_store_unit/tag_mem_reg_i_46/O
                         net (fo=1, routed)           0.000     6.481    lm32_cpu/load_store_unit/tag_mem_reg_i_46_n_0
    SLICE_X135Y174       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.879 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           1.059     7.938    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X140Y171       LUT6 (Prop_lut6_I2_O)        0.124     8.062 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_12/O
                         net (fo=16, routed)          1.279     9.342    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_12_n_0
    SLICE_X152Y185       LUT6 (Prop_lut6_I5_O)        0.124     9.466 r  lm32_cpu/load_store_unit/data_mem_grain9_reg_i_9/O
                         net (fo=2, routed)           1.088    10.553    data_port_we[9]
    RAMB18_X8Y78         RAMB18E1                                     r  data_mem_grain9_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3302, routed)        1.670    11.670    sys_clk
    RAMB18_X8Y78         RAMB18E1                                     r  data_mem_grain9_reg/CLKARDCLK
                         clock pessimism              0.078    11.748    
                         clock uncertainty           -0.057    11.692    
    RAMB18_X8Y78         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    11.160    data_mem_grain9_reg
  -------------------------------------------------------------------
                         required time                         11.160    
                         arrival time                         -10.553    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 sdram_bankmachine4_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine5_consume_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.265ns  (logic 2.948ns (31.820%)  route 6.317ns (68.180%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 11.560 - 10.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        1.739     1.739    sys_clk
    SLICE_X141Y161       FDRE                                         r  sdram_bankmachine4_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y161       FDRE (Prop_fdre_C_Q)         0.456     2.195 r  sdram_bankmachine4_consume_reg[1]/Q
                         net (fo=26, routed)          1.137     3.332    storage_6_reg_0_7_6_11/ADDRB1
    SLICE_X140Y161       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     3.484 r  storage_6_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           0.900     4.383    p_0_in2_in[0]
    SLICE_X139Y163       LUT6 (Prop_lut6_I3_O)        0.348     4.731 r  bankmachine4_state[2]_i_13/O
                         net (fo=1, routed)           0.000     4.731    bankmachine4_state[2]_i_13_n_0
    SLICE_X139Y163       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.263 r  bankmachine4_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.263    bankmachine4_state_reg[2]_i_8_n_0
    SLICE_X139Y164       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.534 f  bankmachine4_state_reg[2]_i_7/CO[0]
                         net (fo=4, routed)           0.931     6.465    sdram_bankmachine4_hit
    SLICE_X148Y166       LUT6 (Prop_lut6_I2_O)        0.373     6.838 r  sdram_bankmachine2_consume[2]_i_20/O
                         net (fo=1, routed)           0.295     7.133    sdram_bankmachine2_consume[2]_i_20_n_0
    SLICE_X150Y166       LUT6 (Prop_lut6_I4_O)        0.124     7.257 r  sdram_bankmachine2_consume[2]_i_11/O
                         net (fo=13, routed)          0.653     7.910    sdram_bankmachine2_consume[2]_i_11_n_0
    SLICE_X152Y166       LUT6 (Prop_lut6_I2_O)        0.124     8.034 f  sdram_bankmachine2_consume[2]_i_5/O
                         net (fo=7, routed)           0.538     8.572    sdram_bankmachine2_consume[2]_i_5_n_0
    SLICE_X152Y166       LUT4 (Prop_lut4_I3_O)        0.124     8.696 f  sdram_bankmachine2_consume[2]_i_3/O
                         net (fo=36, routed)          1.163     9.860    sdram_bankmachine2_consume[2]_i_3_n_0
    SLICE_X145Y157       LUT4 (Prop_lut4_I0_O)        0.118     9.978 r  sdram_bankmachine5_consume[2]_i_2/O
                         net (fo=3, routed)           0.700    10.678    sdram_bankmachine5_do_read
    SLICE_X139Y157       LUT2 (Prop_lut2_I0_O)        0.326    11.004 r  sdram_bankmachine5_consume[0]_i_1/O
                         net (fo=1, routed)           0.000    11.004    sdram_bankmachine5_consume[0]_i_1_n_0
    SLICE_X139Y157       FDRE                                         r  sdram_bankmachine5_consume_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3302, routed)        1.560    11.560    sys_clk
    SLICE_X139Y157       FDRE                                         r  sdram_bankmachine5_consume_reg[0]/C
                         clock pessimism              0.078    11.638    
                         clock uncertainty           -0.057    11.581    
    SLICE_X139Y157       FDRE (Setup_fdre_C_D)        0.029    11.610    sdram_bankmachine5_consume_reg[0]
  -------------------------------------------------------------------
                         required time                         11.610    
                         arrival time                         -11.004    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 bridge_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_data_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.092ns  (logic 3.309ns (36.396%)  route 5.783ns (63.604%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 11.554 - 10.000 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        1.664     1.664    sys_clk
    SLICE_X125Y178       FDRE                                         r  bridge_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y178       FDRE (Prop_fdre_C_Q)         0.456     2.120 r  bridge_address_reg[2]/Q
                         net (fo=3, routed)           0.892     3.012    bridge_address[2]
    SLICE_X124Y175       LUT2 (Prop_lut2_I0_O)        0.124     3.136 r  tag_mem_reg_i_41/O
                         net (fo=1, routed)           0.000     3.136    tag_mem_reg_i_41_n_0
    SLICE_X124Y175       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.516 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.516    tag_mem_reg_i_33_n_0
    SLICE_X124Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.633 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.633    tag_mem_reg_i_32_n_0
    SLICE_X124Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.750 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.750    tag_mem_reg_i_31_n_0
    SLICE_X124Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.867 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.867    tag_mem_reg_i_37_n_0
    SLICE_X124Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.984 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     3.984    tag_mem_reg_i_36_n_0
    SLICE_X124Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.101 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.101    tag_mem_reg_i_35_n_0
    SLICE_X124Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.218 r  tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.218    tag_mem_reg_i_34_n_0
    SLICE_X124Y182       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.541 r  tag_mem_reg_i_40/O[1]
                         net (fo=1, routed)           0.719     5.260    lm32_cpu/load_store_unit/bridge_wishbone_adr[29]
    SLICE_X128Y178       LUT5 (Prop_lut5_I0_O)        0.306     5.566 r  lm32_cpu/load_store_unit/tag_mem_reg_i_27/O
                         net (fo=2, routed)           0.791     6.357    lm32_cpu/load_store_unit/tag_port_dat_w[15]
    SLICE_X135Y174       LUT4 (Prop_lut4_I2_O)        0.124     6.481 r  lm32_cpu/load_store_unit/tag_mem_reg_i_46/O
                         net (fo=1, routed)           0.000     6.481    lm32_cpu/load_store_unit/tag_mem_reg_i_46_n_0
    SLICE_X135Y174       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.879 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           0.895     7.774    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X140Y172       LUT3 (Prop_lut3_I2_O)        0.124     7.898 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_6/O
                         net (fo=1, routed)           0.493     8.391    lm32_cpu/load_store_unit/icache_refill_data[31]_i_6_n_0
    SLICE_X140Y174       LUT6 (Prop_lut6_I0_O)        0.124     8.515 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.719     9.234    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X138Y175       LUT3 (Prop_lut3_I0_O)        0.124     9.358 r  lm32_cpu/load_store_unit/bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.583     9.941    lm32_cpu/load_store_unit/bridge_data[31]_i_3_n_0
    SLICE_X137Y179       LUT6 (Prop_lut6_I0_O)        0.124    10.065 r  lm32_cpu/load_store_unit/bridge_data[31]_i_1/O
                         net (fo=32, routed)          0.691    10.756    lm32_cpu_n_122
    SLICE_X137Y183       FDRE                                         r  bridge_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3302, routed)        1.554    11.554    sys_clk
    SLICE_X137Y183       FDRE                                         r  bridge_data_reg[12]/C
                         clock pessimism              0.078    11.632    
                         clock uncertainty           -0.057    11.575    
    SLICE_X137Y183       FDRE (Setup_fdre_C_CE)      -0.205    11.370    bridge_data_reg[12]
  -------------------------------------------------------------------
                         required time                         11.370    
                         arrival time                         -10.756    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 bridge_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_data_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.089ns  (logic 3.309ns (36.405%)  route 5.780ns (63.595%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 11.552 - 10.000 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        1.664     1.664    sys_clk
    SLICE_X125Y178       FDRE                                         r  bridge_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y178       FDRE (Prop_fdre_C_Q)         0.456     2.120 r  bridge_address_reg[2]/Q
                         net (fo=3, routed)           0.892     3.012    bridge_address[2]
    SLICE_X124Y175       LUT2 (Prop_lut2_I0_O)        0.124     3.136 r  tag_mem_reg_i_41/O
                         net (fo=1, routed)           0.000     3.136    tag_mem_reg_i_41_n_0
    SLICE_X124Y175       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.516 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.516    tag_mem_reg_i_33_n_0
    SLICE_X124Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.633 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.633    tag_mem_reg_i_32_n_0
    SLICE_X124Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.750 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.750    tag_mem_reg_i_31_n_0
    SLICE_X124Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.867 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.867    tag_mem_reg_i_37_n_0
    SLICE_X124Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.984 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     3.984    tag_mem_reg_i_36_n_0
    SLICE_X124Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.101 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.101    tag_mem_reg_i_35_n_0
    SLICE_X124Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.218 r  tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.218    tag_mem_reg_i_34_n_0
    SLICE_X124Y182       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.541 r  tag_mem_reg_i_40/O[1]
                         net (fo=1, routed)           0.719     5.260    lm32_cpu/load_store_unit/bridge_wishbone_adr[29]
    SLICE_X128Y178       LUT5 (Prop_lut5_I0_O)        0.306     5.566 r  lm32_cpu/load_store_unit/tag_mem_reg_i_27/O
                         net (fo=2, routed)           0.791     6.357    lm32_cpu/load_store_unit/tag_port_dat_w[15]
    SLICE_X135Y174       LUT4 (Prop_lut4_I2_O)        0.124     6.481 r  lm32_cpu/load_store_unit/tag_mem_reg_i_46/O
                         net (fo=1, routed)           0.000     6.481    lm32_cpu/load_store_unit/tag_mem_reg_i_46_n_0
    SLICE_X135Y174       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.879 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           0.895     7.774    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X140Y172       LUT3 (Prop_lut3_I2_O)        0.124     7.898 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_6/O
                         net (fo=1, routed)           0.493     8.391    lm32_cpu/load_store_unit/icache_refill_data[31]_i_6_n_0
    SLICE_X140Y174       LUT6 (Prop_lut6_I0_O)        0.124     8.515 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.719     9.234    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X138Y175       LUT3 (Prop_lut3_I0_O)        0.124     9.358 r  lm32_cpu/load_store_unit/bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.583     9.941    lm32_cpu/load_store_unit/bridge_data[31]_i_3_n_0
    SLICE_X137Y179       LUT6 (Prop_lut6_I0_O)        0.124    10.065 r  lm32_cpu/load_store_unit/bridge_data[31]_i_1/O
                         net (fo=32, routed)          0.688    10.753    lm32_cpu_n_122
    SLICE_X134Y182       FDRE                                         r  bridge_data_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3302, routed)        1.552    11.552    sys_clk
    SLICE_X134Y182       FDRE                                         r  bridge_data_reg[27]/C
                         clock pessimism              0.078    11.630    
                         clock uncertainty           -0.057    11.573    
    SLICE_X134Y182       FDRE (Setup_fdre_C_CE)      -0.205    11.368    bridge_data_reg[27]
  -------------------------------------------------------------------
                         required time                         11.368    
                         arrival time                         -10.753    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 sdram_bankmachine4_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine5_consume_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.264ns  (logic 2.943ns (31.769%)  route 6.321ns (68.231%))
  Logic Levels:           10  (CARRY4=2 LUT4=3 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 11.560 - 10.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        1.739     1.739    sys_clk
    SLICE_X141Y161       FDRE                                         r  sdram_bankmachine4_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y161       FDRE (Prop_fdre_C_Q)         0.456     2.195 r  sdram_bankmachine4_consume_reg[1]/Q
                         net (fo=26, routed)          1.137     3.332    storage_6_reg_0_7_6_11/ADDRB1
    SLICE_X140Y161       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     3.484 r  storage_6_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           0.900     4.383    p_0_in2_in[0]
    SLICE_X139Y163       LUT6 (Prop_lut6_I3_O)        0.348     4.731 r  bankmachine4_state[2]_i_13/O
                         net (fo=1, routed)           0.000     4.731    bankmachine4_state[2]_i_13_n_0
    SLICE_X139Y163       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.263 r  bankmachine4_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.263    bankmachine4_state_reg[2]_i_8_n_0
    SLICE_X139Y164       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.534 f  bankmachine4_state_reg[2]_i_7/CO[0]
                         net (fo=4, routed)           0.931     6.465    sdram_bankmachine4_hit
    SLICE_X148Y166       LUT6 (Prop_lut6_I2_O)        0.373     6.838 r  sdram_bankmachine2_consume[2]_i_20/O
                         net (fo=1, routed)           0.295     7.133    sdram_bankmachine2_consume[2]_i_20_n_0
    SLICE_X150Y166       LUT6 (Prop_lut6_I4_O)        0.124     7.257 r  sdram_bankmachine2_consume[2]_i_11/O
                         net (fo=13, routed)          0.653     7.910    sdram_bankmachine2_consume[2]_i_11_n_0
    SLICE_X152Y166       LUT6 (Prop_lut6_I2_O)        0.124     8.034 f  sdram_bankmachine2_consume[2]_i_5/O
                         net (fo=7, routed)           0.538     8.572    sdram_bankmachine2_consume[2]_i_5_n_0
    SLICE_X152Y166       LUT4 (Prop_lut4_I3_O)        0.124     8.696 f  sdram_bankmachine2_consume[2]_i_3/O
                         net (fo=36, routed)          1.163     9.860    sdram_bankmachine2_consume[2]_i_3_n_0
    SLICE_X145Y157       LUT4 (Prop_lut4_I0_O)        0.118     9.978 r  sdram_bankmachine5_consume[2]_i_2/O
                         net (fo=3, routed)           0.704    10.682    sdram_bankmachine5_do_read
    SLICE_X139Y157       LUT4 (Prop_lut4_I2_O)        0.321    11.003 r  sdram_bankmachine5_consume[2]_i_1/O
                         net (fo=1, routed)           0.000    11.003    sdram_bankmachine5_consume[2]_i_1_n_0
    SLICE_X139Y157       FDRE                                         r  sdram_bankmachine5_consume_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3302, routed)        1.560    11.560    sys_clk
    SLICE_X139Y157       FDRE                                         r  sdram_bankmachine5_consume_reg[2]/C
                         clock pessimism              0.078    11.638    
                         clock uncertainty           -0.057    11.581    
    SLICE_X139Y157       FDRE (Setup_fdre_C_D)        0.075    11.656    sdram_bankmachine5_consume_reg[2]
  -------------------------------------------------------------------
                         required time                         11.656    
                         arrival time                         -11.003    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.655ns  (required time - arrival time)
  Source:                 bridge_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_word_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.277ns  (logic 3.433ns (37.007%)  route 5.844ns (62.993%))
  Logic Levels:           17  (CARRY4=9 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 11.543 - 10.000 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        1.664     1.664    sys_clk
    SLICE_X125Y178       FDRE                                         r  bridge_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y178       FDRE (Prop_fdre_C_Q)         0.456     2.120 r  bridge_address_reg[2]/Q
                         net (fo=3, routed)           0.892     3.012    bridge_address[2]
    SLICE_X124Y175       LUT2 (Prop_lut2_I0_O)        0.124     3.136 r  tag_mem_reg_i_41/O
                         net (fo=1, routed)           0.000     3.136    tag_mem_reg_i_41_n_0
    SLICE_X124Y175       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.516 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.516    tag_mem_reg_i_33_n_0
    SLICE_X124Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.633 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.633    tag_mem_reg_i_32_n_0
    SLICE_X124Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.750 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.750    tag_mem_reg_i_31_n_0
    SLICE_X124Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.867 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.867    tag_mem_reg_i_37_n_0
    SLICE_X124Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.984 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     3.984    tag_mem_reg_i_36_n_0
    SLICE_X124Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.101 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.101    tag_mem_reg_i_35_n_0
    SLICE_X124Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.218 r  tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.218    tag_mem_reg_i_34_n_0
    SLICE_X124Y182       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.541 r  tag_mem_reg_i_40/O[1]
                         net (fo=1, routed)           0.719     5.260    lm32_cpu/load_store_unit/bridge_wishbone_adr[29]
    SLICE_X128Y178       LUT5 (Prop_lut5_I0_O)        0.306     5.566 r  lm32_cpu/load_store_unit/tag_mem_reg_i_27/O
                         net (fo=2, routed)           0.791     6.357    lm32_cpu/load_store_unit/tag_port_dat_w[15]
    SLICE_X135Y174       LUT4 (Prop_lut4_I2_O)        0.124     6.481 r  lm32_cpu/load_store_unit/tag_mem_reg_i_46/O
                         net (fo=1, routed)           0.000     6.481    lm32_cpu/load_store_unit/tag_mem_reg_i_46_n_0
    SLICE_X135Y174       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.879 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           0.895     7.774    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X140Y172       LUT3 (Prop_lut3_I2_O)        0.124     7.898 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_6/O
                         net (fo=1, routed)           0.493     8.391    lm32_cpu/load_store_unit/icache_refill_data[31]_i_6_n_0
    SLICE_X140Y174       LUT6 (Prop_lut6_I0_O)        0.124     8.515 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.719     9.234    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X138Y175       LUT3 (Prop_lut3_I0_O)        0.124     9.358 r  lm32_cpu/load_store_unit/bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.467     9.825    lm32_cpu/load_store_unit/bridge_data[31]_i_3_n_0
    SLICE_X135Y177       LUT5 (Prop_lut5_I1_O)        0.124     9.949 r  lm32_cpu/load_store_unit/bridge_word_counter[2]_i_2/O
                         net (fo=3, routed)           0.868    10.817    lm32_cpu/load_store_unit/bridge_word_counter_ce
    SLICE_X129Y175       LUT4 (Prop_lut4_I1_O)        0.124    10.941 r  lm32_cpu/load_store_unit/bridge_word_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    10.941    lm32_cpu_n_50
    SLICE_X129Y175       FDRE                                         r  bridge_word_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3302, routed)        1.543    11.543    sys_clk
    SLICE_X129Y175       FDRE                                         r  bridge_word_counter_reg[1]/C
                         clock pessimism              0.078    11.621    
                         clock uncertainty           -0.057    11.564    
    SLICE_X129Y175       FDRE (Setup_fdre_C_D)        0.031    11.595    bridge_word_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.595    
                         arrival time                         -10.941    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.703ns  (required time - arrival time)
  Source:                 bridge_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_data_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.000ns  (logic 3.309ns (36.766%)  route 5.691ns (63.234%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 11.551 - 10.000 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        1.664     1.664    sys_clk
    SLICE_X125Y178       FDRE                                         r  bridge_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y178       FDRE (Prop_fdre_C_Q)         0.456     2.120 r  bridge_address_reg[2]/Q
                         net (fo=3, routed)           0.892     3.012    bridge_address[2]
    SLICE_X124Y175       LUT2 (Prop_lut2_I0_O)        0.124     3.136 r  tag_mem_reg_i_41/O
                         net (fo=1, routed)           0.000     3.136    tag_mem_reg_i_41_n_0
    SLICE_X124Y175       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.516 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.516    tag_mem_reg_i_33_n_0
    SLICE_X124Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.633 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.633    tag_mem_reg_i_32_n_0
    SLICE_X124Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.750 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.750    tag_mem_reg_i_31_n_0
    SLICE_X124Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.867 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.867    tag_mem_reg_i_37_n_0
    SLICE_X124Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.984 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     3.984    tag_mem_reg_i_36_n_0
    SLICE_X124Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.101 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.101    tag_mem_reg_i_35_n_0
    SLICE_X124Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.218 r  tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.218    tag_mem_reg_i_34_n_0
    SLICE_X124Y182       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.541 r  tag_mem_reg_i_40/O[1]
                         net (fo=1, routed)           0.719     5.260    lm32_cpu/load_store_unit/bridge_wishbone_adr[29]
    SLICE_X128Y178       LUT5 (Prop_lut5_I0_O)        0.306     5.566 r  lm32_cpu/load_store_unit/tag_mem_reg_i_27/O
                         net (fo=2, routed)           0.791     6.357    lm32_cpu/load_store_unit/tag_port_dat_w[15]
    SLICE_X135Y174       LUT4 (Prop_lut4_I2_O)        0.124     6.481 r  lm32_cpu/load_store_unit/tag_mem_reg_i_46/O
                         net (fo=1, routed)           0.000     6.481    lm32_cpu/load_store_unit/tag_mem_reg_i_46_n_0
    SLICE_X135Y174       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.879 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           0.895     7.774    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X140Y172       LUT3 (Prop_lut3_I2_O)        0.124     7.898 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_6/O
                         net (fo=1, routed)           0.493     8.391    lm32_cpu/load_store_unit/icache_refill_data[31]_i_6_n_0
    SLICE_X140Y174       LUT6 (Prop_lut6_I0_O)        0.124     8.515 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.719     9.234    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X138Y175       LUT3 (Prop_lut3_I0_O)        0.124     9.358 r  lm32_cpu/load_store_unit/bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.583     9.941    lm32_cpu/load_store_unit/bridge_data[31]_i_3_n_0
    SLICE_X137Y179       LUT6 (Prop_lut6_I0_O)        0.124    10.065 r  lm32_cpu/load_store_unit/bridge_data[31]_i_1/O
                         net (fo=32, routed)          0.599    10.664    lm32_cpu_n_122
    SLICE_X137Y181       FDRE                                         r  bridge_data_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3302, routed)        1.551    11.551    sys_clk
    SLICE_X137Y181       FDRE                                         r  bridge_data_reg[14]/C
                         clock pessimism              0.078    11.629    
                         clock uncertainty           -0.057    11.572    
    SLICE_X137Y181       FDRE (Setup_fdre_C_CE)      -0.205    11.367    bridge_data_reg[14]
  -------------------------------------------------------------------
                         required time                         11.367    
                         arrival time                         -10.664    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (required time - arrival time)
  Source:                 bridge_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.000ns  (logic 3.309ns (36.766%)  route 5.691ns (63.234%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 11.551 - 10.000 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        1.664     1.664    sys_clk
    SLICE_X125Y178       FDRE                                         r  bridge_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y178       FDRE (Prop_fdre_C_Q)         0.456     2.120 r  bridge_address_reg[2]/Q
                         net (fo=3, routed)           0.892     3.012    bridge_address[2]
    SLICE_X124Y175       LUT2 (Prop_lut2_I0_O)        0.124     3.136 r  tag_mem_reg_i_41/O
                         net (fo=1, routed)           0.000     3.136    tag_mem_reg_i_41_n_0
    SLICE_X124Y175       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.516 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.516    tag_mem_reg_i_33_n_0
    SLICE_X124Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.633 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.633    tag_mem_reg_i_32_n_0
    SLICE_X124Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.750 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.750    tag_mem_reg_i_31_n_0
    SLICE_X124Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.867 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.867    tag_mem_reg_i_37_n_0
    SLICE_X124Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.984 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     3.984    tag_mem_reg_i_36_n_0
    SLICE_X124Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.101 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.101    tag_mem_reg_i_35_n_0
    SLICE_X124Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.218 r  tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.218    tag_mem_reg_i_34_n_0
    SLICE_X124Y182       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.541 r  tag_mem_reg_i_40/O[1]
                         net (fo=1, routed)           0.719     5.260    lm32_cpu/load_store_unit/bridge_wishbone_adr[29]
    SLICE_X128Y178       LUT5 (Prop_lut5_I0_O)        0.306     5.566 r  lm32_cpu/load_store_unit/tag_mem_reg_i_27/O
                         net (fo=2, routed)           0.791     6.357    lm32_cpu/load_store_unit/tag_port_dat_w[15]
    SLICE_X135Y174       LUT4 (Prop_lut4_I2_O)        0.124     6.481 r  lm32_cpu/load_store_unit/tag_mem_reg_i_46/O
                         net (fo=1, routed)           0.000     6.481    lm32_cpu/load_store_unit/tag_mem_reg_i_46_n_0
    SLICE_X135Y174       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.879 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           0.895     7.774    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X140Y172       LUT3 (Prop_lut3_I2_O)        0.124     7.898 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_6/O
                         net (fo=1, routed)           0.493     8.391    lm32_cpu/load_store_unit/icache_refill_data[31]_i_6_n_0
    SLICE_X140Y174       LUT6 (Prop_lut6_I0_O)        0.124     8.515 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.719     9.234    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X138Y175       LUT3 (Prop_lut3_I0_O)        0.124     9.358 r  lm32_cpu/load_store_unit/bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.583     9.941    lm32_cpu/load_store_unit/bridge_data[31]_i_3_n_0
    SLICE_X137Y179       LUT6 (Prop_lut6_I0_O)        0.124    10.065 r  lm32_cpu/load_store_unit/bridge_data[31]_i_1/O
                         net (fo=32, routed)          0.599    10.664    lm32_cpu_n_122
    SLICE_X137Y181       FDRE                                         r  bridge_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3302, routed)        1.551    11.551    sys_clk
    SLICE_X137Y181       FDRE                                         r  bridge_data_reg[15]/C
                         clock pessimism              0.078    11.629    
                         clock uncertainty           -0.057    11.572    
    SLICE_X137Y181       FDRE (Setup_fdre_C_CE)      -0.205    11.367    bridge_data_reg[15]
  -------------------------------------------------------------------
                         required time                         11.367    
                         arrival time                         -10.664    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (required time - arrival time)
  Source:                 bridge_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_data_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.000ns  (logic 3.309ns (36.766%)  route 5.691ns (63.234%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 11.551 - 10.000 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        1.664     1.664    sys_clk
    SLICE_X125Y178       FDRE                                         r  bridge_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y178       FDRE (Prop_fdre_C_Q)         0.456     2.120 r  bridge_address_reg[2]/Q
                         net (fo=3, routed)           0.892     3.012    bridge_address[2]
    SLICE_X124Y175       LUT2 (Prop_lut2_I0_O)        0.124     3.136 r  tag_mem_reg_i_41/O
                         net (fo=1, routed)           0.000     3.136    tag_mem_reg_i_41_n_0
    SLICE_X124Y175       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.516 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.516    tag_mem_reg_i_33_n_0
    SLICE_X124Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.633 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.633    tag_mem_reg_i_32_n_0
    SLICE_X124Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.750 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.750    tag_mem_reg_i_31_n_0
    SLICE_X124Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.867 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.867    tag_mem_reg_i_37_n_0
    SLICE_X124Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.984 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     3.984    tag_mem_reg_i_36_n_0
    SLICE_X124Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.101 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.101    tag_mem_reg_i_35_n_0
    SLICE_X124Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.218 r  tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.218    tag_mem_reg_i_34_n_0
    SLICE_X124Y182       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.541 r  tag_mem_reg_i_40/O[1]
                         net (fo=1, routed)           0.719     5.260    lm32_cpu/load_store_unit/bridge_wishbone_adr[29]
    SLICE_X128Y178       LUT5 (Prop_lut5_I0_O)        0.306     5.566 r  lm32_cpu/load_store_unit/tag_mem_reg_i_27/O
                         net (fo=2, routed)           0.791     6.357    lm32_cpu/load_store_unit/tag_port_dat_w[15]
    SLICE_X135Y174       LUT4 (Prop_lut4_I2_O)        0.124     6.481 r  lm32_cpu/load_store_unit/tag_mem_reg_i_46/O
                         net (fo=1, routed)           0.000     6.481    lm32_cpu/load_store_unit/tag_mem_reg_i_46_n_0
    SLICE_X135Y174       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.879 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           0.895     7.774    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X140Y172       LUT3 (Prop_lut3_I2_O)        0.124     7.898 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_6/O
                         net (fo=1, routed)           0.493     8.391    lm32_cpu/load_store_unit/icache_refill_data[31]_i_6_n_0
    SLICE_X140Y174       LUT6 (Prop_lut6_I0_O)        0.124     8.515 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.719     9.234    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X138Y175       LUT3 (Prop_lut3_I0_O)        0.124     9.358 r  lm32_cpu/load_store_unit/bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.583     9.941    lm32_cpu/load_store_unit/bridge_data[31]_i_3_n_0
    SLICE_X137Y179       LUT6 (Prop_lut6_I0_O)        0.124    10.065 r  lm32_cpu/load_store_unit/bridge_data[31]_i_1/O
                         net (fo=32, routed)          0.599    10.664    lm32_cpu_n_122
    SLICE_X137Y181       FDRE                                         r  bridge_data_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3302, routed)        1.551    11.551    sys_clk
    SLICE_X137Y181       FDRE                                         r  bridge_data_reg[21]/C
                         clock pessimism              0.078    11.629    
                         clock uncertainty           -0.057    11.572    
    SLICE_X137Y181       FDRE (Setup_fdre_C_CE)      -0.205    11.367    bridge_data_reg[21]
  -------------------------------------------------------------------
                         required time                         11.367    
                         arrival time                         -10.664    
  -------------------------------------------------------------------
                         slack                                  0.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        0.610     0.610    sys_clk
    SLICE_X143Y181       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y181       FDRE (Prop_fdre_C_Q)         0.141     0.751 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.957    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X142Y181       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        0.879     0.879    storage_1_reg_0_15_6_7/WCLK
    SLICE_X142Y181       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.257     0.623    
    SLICE_X142Y181       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.933    storage_1_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        0.610     0.610    sys_clk
    SLICE_X143Y181       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y181       FDRE (Prop_fdre_C_Q)         0.141     0.751 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.957    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X142Y181       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        0.879     0.879    storage_1_reg_0_15_6_7/WCLK
    SLICE_X142Y181       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.257     0.623    
    SLICE_X142Y181       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.933    storage_1_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        0.610     0.610    sys_clk
    SLICE_X143Y181       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y181       FDRE (Prop_fdre_C_Q)         0.141     0.751 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.957    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X142Y181       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        0.879     0.879    storage_1_reg_0_15_6_7/WCLK
    SLICE_X142Y181       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.257     0.623    
    SLICE_X142Y181       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.933    storage_1_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        0.610     0.610    sys_clk
    SLICE_X143Y181       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y181       FDRE (Prop_fdre_C_Q)         0.141     0.751 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.957    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X142Y181       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        0.879     0.879    storage_1_reg_0_15_6_7/WCLK
    SLICE_X142Y181       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.257     0.623    
    SLICE_X142Y181       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.933    storage_1_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        0.610     0.610    sys_clk
    SLICE_X143Y181       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y181       FDRE (Prop_fdre_C_Q)         0.141     0.751 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.957    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X142Y181       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        0.879     0.879    storage_1_reg_0_15_6_7/WCLK
    SLICE_X142Y181       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.257     0.623    
    SLICE_X142Y181       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.933    storage_1_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        0.610     0.610    sys_clk
    SLICE_X143Y181       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y181       FDRE (Prop_fdre_C_Q)         0.141     0.751 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.957    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X142Y181       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        0.879     0.879    storage_1_reg_0_15_6_7/WCLK
    SLICE_X142Y181       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.257     0.623    
    SLICE_X142Y181       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.933    storage_1_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        0.610     0.610    sys_clk
    SLICE_X143Y181       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y181       FDRE (Prop_fdre_C_Q)         0.141     0.751 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.957    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X142Y181       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        0.879     0.879    storage_1_reg_0_15_6_7/WCLK
    SLICE_X142Y181       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.257     0.623    
    SLICE_X142Y181       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.933    storage_1_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        0.610     0.610    sys_clk
    SLICE_X143Y181       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y181       FDRE (Prop_fdre_C_Q)         0.141     0.751 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.957    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X142Y181       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        0.879     0.879    storage_1_reg_0_15_6_7/WCLK
    SLICE_X142Y181       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.257     0.623    
    SLICE_X142Y181       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.933    storage_1_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        0.610     0.610    sys_clk
    SLICE_X141Y182       FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y182       FDRE (Prop_fdre_C_Q)         0.141     0.751 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.957    storage_reg_0_15_0_5/ADDRD0
    SLICE_X140Y182       RAMD32                                       r  storage_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        0.879     0.879    storage_reg_0_15_0_5/WCLK
    SLICE_X140Y182       RAMD32                                       r  storage_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.257     0.623    
    SLICE_X140Y182       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.933    storage_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        0.610     0.610    sys_clk
    SLICE_X141Y182       FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y182       FDRE (Prop_fdre_C_Q)         0.141     0.751 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.957    storage_reg_0_15_0_5/ADDRD0
    SLICE_X140Y182       RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        0.879     0.879    storage_reg_0_15_0_5/WCLK
    SLICE_X140Y182       RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.257     0.623    
    SLICE_X140Y182       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.933    storage_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0       XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y72     lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y70     lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y36    mem_1_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y31    memadr_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y32    memadr_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y31    memadr_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y39    memadr_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y34    memadr_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y30    memadr_reg_5/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y175  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y175  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y175  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y175  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y175  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y175  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y175  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y175  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y175  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y175  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X148Y159  storage_2_reg_0_7_18_22/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X148Y159  storage_2_reg_0_7_18_22/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X148Y159  storage_2_reg_0_7_18_22/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X148Y159  storage_2_reg_0_7_18_22/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X148Y159  storage_2_reg_0_7_18_22/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X148Y159  storage_2_reg_0_7_18_22/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X148Y159  storage_2_reg_0_7_18_22/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X148Y159  storage_2_reg_0_7_18_22/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X148Y161  storage_9_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X148Y161  storage_9_reg_0_7_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.748ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.748ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y168       FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X161Y168       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     2.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     3.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.305 r  BUFG_3/O
                         net (fo=8, routed)           0.639     3.944    clk200_clk
    SLICE_X161Y168       FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.944    
                         clock uncertainty           -0.125     3.819    
    SLICE_X161Y168       FDPE (Setup_fdpe_C_D)       -0.005     3.814    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.814    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.748    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.409ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.409ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.639ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y168       FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X162Y168       FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=3302, routed)        0.639     2.639    sys_clk
    SLICE_X162Y168       FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.639    
                         clock uncertainty           -0.129     2.509    
    SLICE_X162Y168       FDPE (Setup_fdpe_C_D)       -0.035     2.474    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.474    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.409    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
Reference | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal   |
Clock     | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock      |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
clk100    | cpu_reset        | FDPE           | -        |    -0.684 (r) | FAST    |     4.001 (r) | SLOW    | pll_clk200 |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.738 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.666 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.743 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.671 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.749 (r) | FAST    |     4.774 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.677 (f) | FAST    |     4.774 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.722 (r) | FAST    |     4.752 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.650 (f) | FAST    |     4.752 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.720 (r) | FAST    |     4.750 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.648 (f) | FAST    |     4.750 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.742 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.670 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.737 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.665 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.752 (r) | FAST    |     4.776 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.680 (f) | FAST    |     4.776 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.734 (r) | FAST    |     4.765 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.662 (f) | FAST    |     4.765 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.723 (r) | FAST    |     4.754 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.651 (f) | FAST    |     4.754 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.746 (r) | FAST    |     4.777 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.674 (f) | FAST    |     4.777 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.731 (r) | FAST    |     4.763 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.659 (f) | FAST    |     4.763 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.716 (r) | FAST    |     4.748 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.644 (f) | FAST    |     4.748 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.733 (r) | FAST    |     4.765 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.661 (f) | FAST    |     4.765 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | pll_sys4x  |
sys_clk   | cpu_reset        | FDPE           | -        |     1.388 (r) | SLOW    |     0.035 (r) | FAST    |            |
sys_clk   | serial_rx        | FDRE           | -        |     6.660 (r) | SLOW    |    -2.497 (r) | FAST    |            |
sys_clk   | spiflash_1x_miso | FDRE           | -        |     6.663 (r) | SLOW    |    -2.308 (r) | FAST    |            |
sys_clk   | user_sw0         | FDRE           | -        |    10.199 (r) | SLOW    |    -2.628 (r) | FAST    |            |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+


Output Ports Clock-to-out

----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
Reference | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal      |
Clock     | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock         |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
clk100    | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.627 (r) | SLOW    |      2.538 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.647 (r) | SLOW    |      2.553 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.639 (r) | SLOW    |      2.550 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.549 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.518 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.557 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.651 (r) | SLOW    |      2.559 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.636 (r) | SLOW    |      2.543 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.556 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.657 (r) | SLOW    |      2.565 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.614 (r) | SLOW    |      2.523 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.637 (r) | SLOW    |      2.544 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.661 (r) | SLOW    |      2.569 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.644 (r) | SLOW    |      2.551 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[14]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.542 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.618 (r) | SLOW    |      2.532 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.607 (r) | SLOW    |      2.517 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.622 (r) | SLOW    |      2.531 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.612 (r) | SLOW    |      2.526 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cke        | OSERDESE2 (IO) | -     |      8.609 (r) | SLOW    |      2.519 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.793 (r) | SLOW    |      2.544 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.795 (r) | SLOW    |      2.547 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.613 (r) | SLOW    |      2.528 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.543 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.221 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.560 (r) | SLOW    |      2.206 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.203 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.237 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.239 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.562 (r) | SLOW    |      2.209 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.222 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.201 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.228 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.242 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.216 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.236 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.233 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.250 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.229 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.241 (r) | FAST    | pll_sys4x     |
clk100    | ddram_odt        | OSERDESE2 (IO) | -     |      8.608 (r) | SLOW    |      2.523 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.605 (r) | SLOW    |      2.520 (r) | FAST    | pll_sys4x     |
clk100    | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.632 (r) | SLOW    |      2.540 (r) | FAST    | pll_sys4x     |
clk100    | ddram_we_n       | OSERDESE2 (IO) | -     |      8.630 (r) | SLOW    |      2.544 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.192 (r) | SLOW    |      2.824 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.199 (r) | SLOW    |      2.829 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.193 (r) | SLOW    |      2.826 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.200 (r) | SLOW    |      2.827 (r) | FAST    | pll_sys4x_dqs |
sys_clk   | ddram_dq[0]      | FDRE           | -     |      7.235 (r) | SLOW    |      1.841 (r) | FAST    |               |
sys_clk   | ddram_dq[1]      | FDRE           | -     |      6.618 (r) | SLOW    |      1.548 (r) | FAST    |               |
sys_clk   | ddram_dq[2]      | FDRE           | -     |      6.921 (r) | SLOW    |      1.678 (r) | FAST    |               |
sys_clk   | ddram_dq[3]      | FDRE           | -     |      7.863 (r) | SLOW    |      2.145 (r) | FAST    |               |
sys_clk   | ddram_dq[4]      | FDRE           | -     |      7.410 (r) | SLOW    |      1.953 (r) | FAST    |               |
sys_clk   | ddram_dq[5]      | FDRE           | -     |      6.781 (r) | SLOW    |      1.630 (r) | FAST    |               |
sys_clk   | ddram_dq[6]      | FDRE           | -     |      7.248 (r) | SLOW    |      1.857 (r) | FAST    |               |
sys_clk   | ddram_dq[7]      | FDRE           | -     |      6.933 (r) | SLOW    |      1.690 (r) | FAST    |               |
sys_clk   | ddram_dq[8]      | FDRE           | -     |      7.550 (r) | SLOW    |      1.995 (r) | FAST    |               |
sys_clk   | ddram_dq[9]      | FDRE           | -     |      8.319 (r) | SLOW    |      2.358 (r) | FAST    |               |
sys_clk   | ddram_dq[10]     | FDRE           | -     |      7.572 (r) | SLOW    |      2.008 (r) | FAST    |               |
sys_clk   | ddram_dq[11]     | FDRE           | -     |      7.866 (r) | SLOW    |      2.153 (r) | FAST    |               |
sys_clk   | ddram_dq[12]     | FDRE           | -     |      8.320 (r) | SLOW    |      2.353 (r) | FAST    |               |
sys_clk   | ddram_dq[13]     | FDRE           | -     |      8.471 (r) | SLOW    |      2.434 (r) | FAST    |               |
sys_clk   | ddram_dq[14]     | FDRE           | -     |      8.026 (r) | SLOW    |      2.221 (r) | FAST    |               |
sys_clk   | ddram_dq[15]     | FDRE           | -     |      8.611 (r) | SLOW    |      2.480 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[0]   | FDRE           | -     |      7.094 (r) | SLOW    |      1.765 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[1]   | FDRE           | -     |      8.177 (r) | SLOW    |      2.265 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[0]   | FDRE           | -     |      7.095 (r) | SLOW    |      1.767 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[1]   | FDRE           | -     |      8.178 (r) | SLOW    |      2.263 (r) | FAST    |               |
sys_clk   | oled_dc          | FDRE           | -     |     13.877 (r) | SLOW    |      5.349 (r) | FAST    |               |
sys_clk   | oled_res         | FDRE           | -     |     13.872 (r) | SLOW    |      5.352 (r) | FAST    |               |
sys_clk   | oled_sclk        | FDRE           | -     |     13.984 (r) | SLOW    |      5.369 (r) | FAST    |               |
sys_clk   | oled_sdin        | FDRE           | -     |     13.712 (r) | SLOW    |      5.281 (r) | FAST    |               |
sys_clk   | oled_vbat        | FDRE           | -     |     11.890 (r) | SLOW    |      4.220 (r) | FAST    |               |
sys_clk   | oled_vdd         | FDRE           | -     |     11.148 (r) | SLOW    |      3.830 (r) | FAST    |               |
sys_clk   | serial_tx        | FDSE           | -     |     13.760 (r) | SLOW    |      5.268 (r) | FAST    |               |
sys_clk   | spiflash_1x_cs_n | FDRE           | -     |     12.159 (r) | SLOW    |      3.904 (r) | FAST    |               |
sys_clk   | spiflash_1x_mosi | FDRE           | -     |     12.059 (r) | SLOW    |      3.660 (r) | FAST    |               |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100  | clk100      |         2.190 | SLOW    |               |         |               |         |               |         |
sys_clk | sys_clk     |         9.395 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 4.133 ns
Ideal Clock Offset to Actual Clock: 2.711 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.738 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.666 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.743 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.671 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.749 (r) | FAST    |   4.774 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.677 (f) | FAST    |   4.774 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.722 (r) | FAST    |   4.752 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.650 (f) | FAST    |   4.752 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.720 (r) | FAST    |   4.750 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.648 (f) | FAST    |   4.750 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.742 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.670 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.737 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.665 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.752 (r) | FAST    |   4.776 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.680 (f) | FAST    |   4.776 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.734 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.662 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.723 (r) | FAST    |   4.754 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.651 (f) | FAST    |   4.754 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.746 (r) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.674 (f) | FAST    |   4.777 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.731 (r) | FAST    |   4.763 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.659 (f) | FAST    |   4.763 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.716 (r) | FAST    |   4.748 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.644 (f) | FAST    |   4.748 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.733 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.661 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.644 (f) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.051 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.627 (r) | SLOW    |   2.538 (r) | FAST    |    0.019 |
ddram_a[1]         |   8.647 (r) | SLOW    |   2.553 (r) | FAST    |    0.036 |
ddram_a[2]         |   8.639 (r) | SLOW    |   2.550 (r) | FAST    |    0.032 |
ddram_a[3]         |   8.635 (r) | SLOW    |   2.549 (r) | FAST    |    0.030 |
ddram_a[4]         |   8.611 (r) | SLOW    |   2.518 (r) | FAST    |    0.000 |
ddram_a[5]         |   8.649 (r) | SLOW    |   2.557 (r) | FAST    |    0.039 |
ddram_a[6]         |   8.651 (r) | SLOW    |   2.559 (r) | FAST    |    0.041 |
ddram_a[7]         |   8.636 (r) | SLOW    |   2.543 (r) | FAST    |    0.025 |
ddram_a[8]         |   8.649 (r) | SLOW    |   2.556 (r) | FAST    |    0.038 |
ddram_a[9]         |   8.657 (r) | SLOW    |   2.565 (r) | FAST    |    0.047 |
ddram_a[10]        |   8.614 (r) | SLOW    |   2.523 (r) | FAST    |    0.005 |
ddram_a[11]        |   8.637 (r) | SLOW    |   2.544 (r) | FAST    |    0.026 |
ddram_a[12]        |   8.661 (r) | SLOW    |   2.569 (r) | FAST    |    0.051 |
ddram_a[13]        |   8.644 (r) | SLOW    |   2.551 (r) | FAST    |    0.033 |
ddram_a[14]        |   8.635 (r) | SLOW    |   2.542 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.661 (r) | SLOW    |   2.518 (r) | FAST    |    0.051 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.618 (r) | SLOW    |   2.532 (r) | FAST    |    0.015 |
ddram_ba[1]        |   8.607 (r) | SLOW    |   2.517 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.622 (r) | SLOW    |   2.531 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.622 (r) | SLOW    |   2.517 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.613 (r) | SLOW    |   2.528 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.635 (r) | SLOW    |   2.543 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.635 (r) | SLOW    |   2.528 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.049 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.570 (r) | SLOW    |   2.221 (r) | FAST    |    0.020 |
ddram_dq[1]        |   9.560 (r) | SLOW    |   2.206 (r) | FAST    |    0.005 |
ddram_dq[2]        |   9.563 (r) | SLOW    |   2.203 (r) | FAST    |    0.003 |
ddram_dq[3]        |   9.571 (r) | SLOW    |   2.237 (r) | FAST    |    0.035 |
ddram_dq[4]        |   9.571 (r) | SLOW    |   2.239 (r) | FAST    |    0.037 |
ddram_dq[5]        |   9.562 (r) | SLOW    |   2.209 (r) | FAST    |    0.008 |
ddram_dq[6]        |   9.570 (r) | SLOW    |   2.222 (r) | FAST    |    0.020 |
ddram_dq[7]        |   9.563 (r) | SLOW    |   2.201 (r) | FAST    |    0.003 |
ddram_dq[8]        |   9.574 (r) | SLOW    |   2.228 (r) | FAST    |    0.027 |
ddram_dq[9]        |   9.576 (r) | SLOW    |   2.242 (r) | FAST    |    0.041 |
ddram_dq[10]       |   9.574 (r) | SLOW    |   2.216 (r) | FAST    |    0.015 |
ddram_dq[11]       |   9.575 (r) | SLOW    |   2.236 (r) | FAST    |    0.035 |
ddram_dq[12]       |   9.576 (r) | SLOW    |   2.233 (r) | FAST    |    0.032 |
ddram_dq[13]       |   9.577 (r) | SLOW    |   2.250 (r) | FAST    |    0.049 |
ddram_dq[14]       |   9.575 (r) | SLOW    |   2.229 (r) | FAST    |    0.028 |
ddram_dq[15]       |   9.577 (r) | SLOW    |   2.241 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.577 (r) | SLOW    |   2.201 (r) | FAST    |    0.049 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.993 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.235 (r) | SLOW    |   1.841 (r) | FAST    |    0.617 |
ddram_dq[1]        |   6.618 (r) | SLOW    |   1.548 (r) | FAST    |    0.000 |
ddram_dq[2]        |   6.921 (r) | SLOW    |   1.678 (r) | FAST    |    0.302 |
ddram_dq[3]        |   7.863 (r) | SLOW    |   2.145 (r) | FAST    |    1.244 |
ddram_dq[4]        |   7.410 (r) | SLOW    |   1.953 (r) | FAST    |    0.792 |
ddram_dq[5]        |   6.781 (r) | SLOW    |   1.630 (r) | FAST    |    0.162 |
ddram_dq[6]        |   7.248 (r) | SLOW    |   1.857 (r) | FAST    |    0.630 |
ddram_dq[7]        |   6.933 (r) | SLOW    |   1.690 (r) | FAST    |    0.315 |
ddram_dq[8]        |   7.550 (r) | SLOW    |   1.995 (r) | FAST    |    0.932 |
ddram_dq[9]        |   8.319 (r) | SLOW    |   2.358 (r) | FAST    |    1.701 |
ddram_dq[10]       |   7.572 (r) | SLOW    |   2.008 (r) | FAST    |    0.954 |
ddram_dq[11]       |   7.866 (r) | SLOW    |   2.153 (r) | FAST    |    1.247 |
ddram_dq[12]       |   8.320 (r) | SLOW    |   2.353 (r) | FAST    |    1.702 |
ddram_dq[13]       |   8.471 (r) | SLOW    |   2.434 (r) | FAST    |    1.853 |
ddram_dq[14]       |   8.026 (r) | SLOW    |   2.221 (r) | FAST    |    1.407 |
ddram_dq[15]       |   8.611 (r) | SLOW    |   2.480 (r) | FAST    |    1.993 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.611 (r) | SLOW    |   1.548 (r) | FAST    |    1.993 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.192 (r) | SLOW    |   2.824 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   10.199 (r) | SLOW    |   2.829 (r) | FAST    |    0.007 |
ddram_dqs_p[0]     |   10.193 (r) | SLOW    |   2.826 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   10.200 (r) | SLOW    |   2.827 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.200 (r) | SLOW    |   2.824 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.084 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.094 (r) | SLOW    |   1.765 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   8.177 (r) | SLOW    |   2.265 (r) | FAST    |    1.083 |
ddram_dqs_p[0]     |   7.095 (r) | SLOW    |   1.767 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   8.178 (r) | SLOW    |   2.263 (r) | FAST    |    1.084 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.178 (r) | SLOW    |   1.765 (r) | FAST    |    1.084 |
-------------------+-------------+---------+-------------+---------+----------+




