# Half_adder_verilog


This is an implemintation of half adder circuit in verilog 0.10.0

Half adder is a combinational arithmetic circuit that adds two numbers and produces a sum bit (s) and carry bit (c) both as output.
The addition of 2 bits is done using a combination circuit called a Half adder.
The input variables are augend and addend bits and output variables are sum & carry bits. A and B are the two input bits.



Schematic :

![Half_Adder svg](https://user-images.githubusercontent.com/77931158/195058756-bdde261e-2688-410f-8996-647aa81f452f.png)


Truth Table :



![half-adder-truth-table](https://user-images.githubusercontent.com/77931158/195058902-a986ed1f-2471-448f-ab1e-dd66b1b43055.png)




Wave Simulation

![Screenshot 2022-10-11 125815](https://user-images.githubusercontent.com/77931158/195059516-de8ad691-a451-46d1-9534-003e5efa3912.png)
