
LAB4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000385c  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  08003968  08003968  00004968  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080039d0  080039d0  0000505c  2**0
                  CONTENTS
  4 .ARM          00000000  080039d0  080039d0  0000505c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080039d0  080039d0  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080039d0  080039d0  000049d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080039d4  080039d4  000049d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080039d8  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a0  2000005c  08003a34  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002fc  08003a34  000052fc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000beb3  00000000  00000000  00005085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d8f  00000000  00000000  00010f38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c78  00000000  00000000  00012cc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009c0  00000000  00000000  00013940  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017926  00000000  00000000  00014300  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dfd9  00000000  00000000  0002bc26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088256  00000000  00000000  00039bff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c1e55  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000038ec  00000000  00000000  000c1e98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000047  00000000  00000000  000c5784  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08003950 	.word	0x08003950

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08003950 	.word	0x08003950

0800014c <HAL_UART_RxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint8_t temp = 0;
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
//	if(huart->Instance == USART2) {
//		HAL_UART_Receive_IT(&huart2, &temp, 1);
//		HAL_UART_Transmit(&huart2, &temp, 1, 50);
//	}
	if(huart->Instance == USART1) {
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	681b      	ldr	r3, [r3, #0]
 8000158:	4a08      	ldr	r2, [pc, #32]	@ (800017c <HAL_UART_RxCpltCallback+0x30>)
 800015a:	4293      	cmp	r3, r2
 800015c:	d10a      	bne.n	8000174 <HAL_UART_RxCpltCallback+0x28>
		HAL_UART_Receive_IT(&huart1, &temp, 1);
 800015e:	2201      	movs	r2, #1
 8000160:	4907      	ldr	r1, [pc, #28]	@ (8000180 <HAL_UART_RxCpltCallback+0x34>)
 8000162:	4808      	ldr	r0, [pc, #32]	@ (8000184 <HAL_UART_RxCpltCallback+0x38>)
 8000164:	f002 f9b5 	bl	80024d2 <HAL_UART_Receive_IT>
		HAL_UART_Transmit(&huart1, &temp, 1, 50);
 8000168:	2332      	movs	r3, #50	@ 0x32
 800016a:	2201      	movs	r2, #1
 800016c:	4904      	ldr	r1, [pc, #16]	@ (8000180 <HAL_UART_RxCpltCallback+0x34>)
 800016e:	4805      	ldr	r0, [pc, #20]	@ (8000184 <HAL_UART_RxCpltCallback+0x38>)
 8000170:	f002 f924 	bl	80023bc <HAL_UART_Transmit>
	}
}
 8000174:	bf00      	nop
 8000176:	3708      	adds	r7, #8
 8000178:	46bd      	mov	sp, r7
 800017a:	bd80      	pop	{r7, pc}
 800017c:	40013800 	.word	0x40013800
 8000180:	20000108 	.word	0x20000108
 8000184:	200000c0 	.word	0x200000c0

08000188 <timePrint>:
void timePrint(void) {
 8000188:	b580      	push	{r7, lr}
 800018a:	b09a      	sub	sp, #104	@ 0x68
 800018c:	af00      	add	r7, sp, #0
	char str[100];
	HAL_UART_Transmit(&huart1, (void*)str, sprintf(str, "%lu\r\n", HAL_GetTick()), 10);
 800018e:	f000 fd61 	bl	8000c54 <HAL_GetTick>
 8000192:	4602      	mov	r2, r0
 8000194:	1d3b      	adds	r3, r7, #4
 8000196:	4907      	ldr	r1, [pc, #28]	@ (80001b4 <timePrint+0x2c>)
 8000198:	4618      	mov	r0, r3
 800019a:	f002 ff29 	bl	8002ff0 <siprintf>
 800019e:	4603      	mov	r3, r0
 80001a0:	b29a      	uxth	r2, r3
 80001a2:	1d39      	adds	r1, r7, #4
 80001a4:	230a      	movs	r3, #10
 80001a6:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <timePrint+0x30>)
 80001a8:	f002 f908 	bl	80023bc <HAL_UART_Transmit>
}
 80001ac:	bf00      	nop
 80001ae:	3768      	adds	r7, #104	@ 0x68
 80001b0:	46bd      	mov	sp, r7
 80001b2:	bd80      	pop	{r7, pc}
 80001b4:	08003968 	.word	0x08003968
 80001b8:	200000c0 	.word	0x200000c0

080001bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001bc:	b580      	push	{r7, lr}
 80001be:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001c0:	f000 fcf0 	bl	8000ba4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001c4:	f000 f84a 	bl	800025c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001c8:	f000 f8fa 	bl	80003c0 <MX_GPIO_Init>
  MX_TIM2_Init();
 80001cc:	f000 f882 	bl	80002d4 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 80001d0:	f000 f8cc 	bl	800036c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 80001d4:	4818      	ldr	r0, [pc, #96]	@ (8000238 <main+0x7c>)
 80001d6:	f001 fd15 	bl	8001c04 <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_IT(&huart1, &temp, 1);
 80001da:	2201      	movs	r2, #1
 80001dc:	4917      	ldr	r1, [pc, #92]	@ (800023c <main+0x80>)
 80001de:	4818      	ldr	r0, [pc, #96]	@ (8000240 <main+0x84>)
 80001e0:	f002 f977 	bl	80024d2 <HAL_UART_Receive_IT>
  SCH_Init();
 80001e4:	f000 f964 	bl	80004b0 <SCH_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  /* AddTask testing section BEGIN */

 //  uint8_t task1 = SCH_AddTask(ledRedToggle, 1000, 1000);
   SCH_AddTask(ledYellowToggle, 0, 500);
 80001e8:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80001ec:	2100      	movs	r1, #0
 80001ee:	4815      	ldr	r0, [pc, #84]	@ (8000244 <main+0x88>)
 80001f0:	f000 f9fc 	bl	80005ec <SCH_AddTask>
   SCH_AddTask(ledGreenToggle, 0, 1000);
 80001f4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80001f8:	2100      	movs	r1, #0
 80001fa:	4813      	ldr	r0, [pc, #76]	@ (8000248 <main+0x8c>)
 80001fc:	f000 f9f6 	bl	80005ec <SCH_AddTask>
   SCH_AddTask(ledAquaToggle, 0, 1500);
 8000200:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8000204:	2100      	movs	r1, #0
 8000206:	4811      	ldr	r0, [pc, #68]	@ (800024c <main+0x90>)
 8000208:	f000 f9f0 	bl	80005ec <SCH_AddTask>
   SCH_AddTask(ledBlueToggle, 0, 2000);
 800020c:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8000210:	2100      	movs	r1, #0
 8000212:	480f      	ldr	r0, [pc, #60]	@ (8000250 <main+0x94>)
 8000214:	f000 f9ea 	bl	80005ec <SCH_AddTask>
   SCH_AddTask(ledPinkToggle, 0, 2500);
 8000218:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 800021c:	2100      	movs	r1, #0
 800021e:	480d      	ldr	r0, [pc, #52]	@ (8000254 <main+0x98>)
 8000220:	f000 f9e4 	bl	80005ec <SCH_AddTask>
   SCH_AddTask(timePrint, 0, 1000);
 8000224:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000228:	2100      	movs	r1, #0
 800022a:	480b      	ldr	r0, [pc, #44]	@ (8000258 <main+0x9c>)
 800022c:	f000 f9de 	bl	80005ec <SCH_AddTask>
   /* DeleteTask testing section BEGIN */
 //  SCH_DeleteTask(task1);
   /* DeleteTask testing section END */
  while (1)
  {
	  SCH_Dispatch();
 8000230:	f000 f9ae 	bl	8000590 <SCH_Dispatch>
 8000234:	e7fc      	b.n	8000230 <main+0x74>
 8000236:	bf00      	nop
 8000238:	20000078 	.word	0x20000078
 800023c:	20000108 	.word	0x20000108
 8000240:	200000c0 	.word	0x200000c0
 8000244:	08000429 	.word	0x08000429
 8000248:	0800043d 	.word	0x0800043d
 800024c:	08000451 	.word	0x08000451
 8000250:	08000465 	.word	0x08000465
 8000254:	0800047d 	.word	0x0800047d
 8000258:	08000189 	.word	0x08000189

0800025c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800025c:	b580      	push	{r7, lr}
 800025e:	b090      	sub	sp, #64	@ 0x40
 8000260:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000262:	f107 0318 	add.w	r3, r7, #24
 8000266:	2228      	movs	r2, #40	@ 0x28
 8000268:	2100      	movs	r1, #0
 800026a:	4618      	mov	r0, r3
 800026c:	f002 fee0 	bl	8003030 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000270:	1d3b      	adds	r3, r7, #4
 8000272:	2200      	movs	r2, #0
 8000274:	601a      	str	r2, [r3, #0]
 8000276:	605a      	str	r2, [r3, #4]
 8000278:	609a      	str	r2, [r3, #8]
 800027a:	60da      	str	r2, [r3, #12]
 800027c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800027e:	2302      	movs	r3, #2
 8000280:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000282:	2301      	movs	r3, #1
 8000284:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000286:	2310      	movs	r3, #16
 8000288:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800028a:	2300      	movs	r3, #0
 800028c:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800028e:	f107 0318 	add.w	r3, r7, #24
 8000292:	4618      	mov	r0, r3
 8000294:	f001 f856 	bl	8001344 <HAL_RCC_OscConfig>
 8000298:	4603      	mov	r3, r0
 800029a:	2b00      	cmp	r3, #0
 800029c:	d001      	beq.n	80002a2 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800029e:	f000 f901 	bl	80004a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002a2:	230f      	movs	r3, #15
 80002a4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002a6:	2300      	movs	r3, #0
 80002a8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002aa:	2300      	movs	r3, #0
 80002ac:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002ae:	2300      	movs	r3, #0
 80002b0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002b2:	2300      	movs	r3, #0
 80002b4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002b6:	1d3b      	adds	r3, r7, #4
 80002b8:	2100      	movs	r1, #0
 80002ba:	4618      	mov	r0, r3
 80002bc:	f001 fac4 	bl	8001848 <HAL_RCC_ClockConfig>
 80002c0:	4603      	mov	r3, r0
 80002c2:	2b00      	cmp	r3, #0
 80002c4:	d001      	beq.n	80002ca <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80002c6:	f000 f8ed 	bl	80004a4 <Error_Handler>
  }
}
 80002ca:	bf00      	nop
 80002cc:	3740      	adds	r7, #64	@ 0x40
 80002ce:	46bd      	mov	sp, r7
 80002d0:	bd80      	pop	{r7, pc}
	...

080002d4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80002d4:	b580      	push	{r7, lr}
 80002d6:	b086      	sub	sp, #24
 80002d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80002da:	f107 0308 	add.w	r3, r7, #8
 80002de:	2200      	movs	r2, #0
 80002e0:	601a      	str	r2, [r3, #0]
 80002e2:	605a      	str	r2, [r3, #4]
 80002e4:	609a      	str	r2, [r3, #8]
 80002e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80002e8:	463b      	mov	r3, r7
 80002ea:	2200      	movs	r2, #0
 80002ec:	601a      	str	r2, [r3, #0]
 80002ee:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80002f0:	4b1d      	ldr	r3, [pc, #116]	@ (8000368 <MX_TIM2_Init+0x94>)
 80002f2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80002f6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80002f8:	4b1b      	ldr	r3, [pc, #108]	@ (8000368 <MX_TIM2_Init+0x94>)
 80002fa:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 80002fe:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000300:	4b19      	ldr	r3, [pc, #100]	@ (8000368 <MX_TIM2_Init+0x94>)
 8000302:	2200      	movs	r2, #0
 8000304:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000306:	4b18      	ldr	r3, [pc, #96]	@ (8000368 <MX_TIM2_Init+0x94>)
 8000308:	2209      	movs	r2, #9
 800030a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800030c:	4b16      	ldr	r3, [pc, #88]	@ (8000368 <MX_TIM2_Init+0x94>)
 800030e:	2200      	movs	r2, #0
 8000310:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000312:	4b15      	ldr	r3, [pc, #84]	@ (8000368 <MX_TIM2_Init+0x94>)
 8000314:	2200      	movs	r2, #0
 8000316:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000318:	4813      	ldr	r0, [pc, #76]	@ (8000368 <MX_TIM2_Init+0x94>)
 800031a:	f001 fc23 	bl	8001b64 <HAL_TIM_Base_Init>
 800031e:	4603      	mov	r3, r0
 8000320:	2b00      	cmp	r3, #0
 8000322:	d001      	beq.n	8000328 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000324:	f000 f8be 	bl	80004a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000328:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800032c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800032e:	f107 0308 	add.w	r3, r7, #8
 8000332:	4619      	mov	r1, r3
 8000334:	480c      	ldr	r0, [pc, #48]	@ (8000368 <MX_TIM2_Init+0x94>)
 8000336:	f001 fda1 	bl	8001e7c <HAL_TIM_ConfigClockSource>
 800033a:	4603      	mov	r3, r0
 800033c:	2b00      	cmp	r3, #0
 800033e:	d001      	beq.n	8000344 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000340:	f000 f8b0 	bl	80004a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000344:	2300      	movs	r3, #0
 8000346:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000348:	2300      	movs	r3, #0
 800034a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800034c:	463b      	mov	r3, r7
 800034e:	4619      	mov	r1, r3
 8000350:	4805      	ldr	r0, [pc, #20]	@ (8000368 <MX_TIM2_Init+0x94>)
 8000352:	f001 ff79 	bl	8002248 <HAL_TIMEx_MasterConfigSynchronization>
 8000356:	4603      	mov	r3, r0
 8000358:	2b00      	cmp	r3, #0
 800035a:	d001      	beq.n	8000360 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800035c:	f000 f8a2 	bl	80004a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000360:	bf00      	nop
 8000362:	3718      	adds	r7, #24
 8000364:	46bd      	mov	sp, r7
 8000366:	bd80      	pop	{r7, pc}
 8000368:	20000078 	.word	0x20000078

0800036c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800036c:	b580      	push	{r7, lr}
 800036e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000370:	4b11      	ldr	r3, [pc, #68]	@ (80003b8 <MX_USART1_UART_Init+0x4c>)
 8000372:	4a12      	ldr	r2, [pc, #72]	@ (80003bc <MX_USART1_UART_Init+0x50>)
 8000374:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000376:	4b10      	ldr	r3, [pc, #64]	@ (80003b8 <MX_USART1_UART_Init+0x4c>)
 8000378:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800037c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800037e:	4b0e      	ldr	r3, [pc, #56]	@ (80003b8 <MX_USART1_UART_Init+0x4c>)
 8000380:	2200      	movs	r2, #0
 8000382:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000384:	4b0c      	ldr	r3, [pc, #48]	@ (80003b8 <MX_USART1_UART_Init+0x4c>)
 8000386:	2200      	movs	r2, #0
 8000388:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800038a:	4b0b      	ldr	r3, [pc, #44]	@ (80003b8 <MX_USART1_UART_Init+0x4c>)
 800038c:	2200      	movs	r2, #0
 800038e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000390:	4b09      	ldr	r3, [pc, #36]	@ (80003b8 <MX_USART1_UART_Init+0x4c>)
 8000392:	220c      	movs	r2, #12
 8000394:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000396:	4b08      	ldr	r3, [pc, #32]	@ (80003b8 <MX_USART1_UART_Init+0x4c>)
 8000398:	2200      	movs	r2, #0
 800039a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800039c:	4b06      	ldr	r3, [pc, #24]	@ (80003b8 <MX_USART1_UART_Init+0x4c>)
 800039e:	2200      	movs	r2, #0
 80003a0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80003a2:	4805      	ldr	r0, [pc, #20]	@ (80003b8 <MX_USART1_UART_Init+0x4c>)
 80003a4:	f001 ffba 	bl	800231c <HAL_UART_Init>
 80003a8:	4603      	mov	r3, r0
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	d001      	beq.n	80003b2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80003ae:	f000 f879 	bl	80004a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80003b2:	bf00      	nop
 80003b4:	bd80      	pop	{r7, pc}
 80003b6:	bf00      	nop
 80003b8:	200000c0 	.word	0x200000c0
 80003bc:	40013800 	.word	0x40013800

080003c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003c0:	b580      	push	{r7, lr}
 80003c2:	b086      	sub	sp, #24
 80003c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003c6:	f107 0308 	add.w	r3, r7, #8
 80003ca:	2200      	movs	r2, #0
 80003cc:	601a      	str	r2, [r3, #0]
 80003ce:	605a      	str	r2, [r3, #4]
 80003d0:	609a      	str	r2, [r3, #8]
 80003d2:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003d4:	4b12      	ldr	r3, [pc, #72]	@ (8000420 <MX_GPIO_Init+0x60>)
 80003d6:	699b      	ldr	r3, [r3, #24]
 80003d8:	4a11      	ldr	r2, [pc, #68]	@ (8000420 <MX_GPIO_Init+0x60>)
 80003da:	f043 0304 	orr.w	r3, r3, #4
 80003de:	6193      	str	r3, [r2, #24]
 80003e0:	4b0f      	ldr	r3, [pc, #60]	@ (8000420 <MX_GPIO_Init+0x60>)
 80003e2:	699b      	ldr	r3, [r3, #24]
 80003e4:	f003 0304 	and.w	r3, r3, #4
 80003e8:	607b      	str	r3, [r7, #4]
 80003ea:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_PINK_Pin|LED_RED_Pin|LED_YELLOW_Pin|LED_GREEN_Pin
 80003ec:	2200      	movs	r2, #0
 80003ee:	f44f 71fc 	mov.w	r1, #504	@ 0x1f8
 80003f2:	480c      	ldr	r0, [pc, #48]	@ (8000424 <MX_GPIO_Init+0x64>)
 80003f4:	f000 ff74 	bl	80012e0 <HAL_GPIO_WritePin>
                          |LED_AQUA_Pin|LED_BLUE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LED_PINK_Pin LED_RED_Pin LED_YELLOW_Pin LED_GREEN_Pin
                           LED_AQUA_Pin LED_BLUE_Pin */
  GPIO_InitStruct.Pin = LED_PINK_Pin|LED_RED_Pin|LED_YELLOW_Pin|LED_GREEN_Pin
 80003f8:	f44f 73fc 	mov.w	r3, #504	@ 0x1f8
 80003fc:	60bb      	str	r3, [r7, #8]
                          |LED_AQUA_Pin|LED_BLUE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003fe:	2301      	movs	r3, #1
 8000400:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000402:	2300      	movs	r3, #0
 8000404:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000406:	2302      	movs	r3, #2
 8000408:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800040a:	f107 0308 	add.w	r3, r7, #8
 800040e:	4619      	mov	r1, r3
 8000410:	4804      	ldr	r0, [pc, #16]	@ (8000424 <MX_GPIO_Init+0x64>)
 8000412:	f000 fde9 	bl	8000fe8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000416:	bf00      	nop
 8000418:	3718      	adds	r7, #24
 800041a:	46bd      	mov	sp, r7
 800041c:	bd80      	pop	{r7, pc}
 800041e:	bf00      	nop
 8000420:	40021000 	.word	0x40021000
 8000424:	40010800 	.word	0x40010800

08000428 <ledYellowToggle>:
/* USER CODE BEGIN 4 */
void ledRedToggle(void) {
	HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
}

void ledYellowToggle(void) {
 8000428:	b580      	push	{r7, lr}
 800042a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin);
 800042c:	2120      	movs	r1, #32
 800042e:	4802      	ldr	r0, [pc, #8]	@ (8000438 <ledYellowToggle+0x10>)
 8000430:	f000 ff6e 	bl	8001310 <HAL_GPIO_TogglePin>
}
 8000434:	bf00      	nop
 8000436:	bd80      	pop	{r7, pc}
 8000438:	40010800 	.word	0x40010800

0800043c <ledGreenToggle>:

void ledGreenToggle(void) {
 800043c:	b580      	push	{r7, lr}
 800043e:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
 8000440:	2140      	movs	r1, #64	@ 0x40
 8000442:	4802      	ldr	r0, [pc, #8]	@ (800044c <ledGreenToggle+0x10>)
 8000444:	f000 ff64 	bl	8001310 <HAL_GPIO_TogglePin>
}
 8000448:	bf00      	nop
 800044a:	bd80      	pop	{r7, pc}
 800044c:	40010800 	.word	0x40010800

08000450 <ledAquaToggle>:

void ledAquaToggle(void) {
 8000450:	b580      	push	{r7, lr}
 8000452:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_AQUA_GPIO_Port, LED_AQUA_Pin);
 8000454:	2180      	movs	r1, #128	@ 0x80
 8000456:	4802      	ldr	r0, [pc, #8]	@ (8000460 <ledAquaToggle+0x10>)
 8000458:	f000 ff5a 	bl	8001310 <HAL_GPIO_TogglePin>
}
 800045c:	bf00      	nop
 800045e:	bd80      	pop	{r7, pc}
 8000460:	40010800 	.word	0x40010800

08000464 <ledBlueToggle>:

void ledBlueToggle(void) {
 8000464:	b580      	push	{r7, lr}
 8000466:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin);
 8000468:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800046c:	4802      	ldr	r0, [pc, #8]	@ (8000478 <ledBlueToggle+0x14>)
 800046e:	f000 ff4f 	bl	8001310 <HAL_GPIO_TogglePin>
}
 8000472:	bf00      	nop
 8000474:	bd80      	pop	{r7, pc}
 8000476:	bf00      	nop
 8000478:	40010800 	.word	0x40010800

0800047c <ledPinkToggle>:

void ledPinkToggle(void) {
 800047c:	b580      	push	{r7, lr}
 800047e:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_PINK_GPIO_Port, LED_PINK_Pin);
 8000480:	2108      	movs	r1, #8
 8000482:	4802      	ldr	r0, [pc, #8]	@ (800048c <ledPinkToggle+0x10>)
 8000484:	f000 ff44 	bl	8001310 <HAL_GPIO_TogglePin>
}
 8000488:	bf00      	nop
 800048a:	bd80      	pop	{r7, pc}
 800048c:	40010800 	.word	0x40010800

08000490 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000490:	b580      	push	{r7, lr}
 8000492:	b082      	sub	sp, #8
 8000494:	af00      	add	r7, sp, #0
 8000496:	6078      	str	r0, [r7, #4]
	SCH_Update();
 8000498:	f000 f854 	bl	8000544 <SCH_Update>
}
 800049c:	bf00      	nop
 800049e:	3708      	adds	r7, #8
 80004a0:	46bd      	mov	sp, r7
 80004a2:	bd80      	pop	{r7, pc}

080004a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004a4:	b480      	push	{r7}
 80004a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004a8:	b672      	cpsid	i
}
 80004aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004ac:	bf00      	nop
 80004ae:	e7fd      	b.n	80004ac <Error_Handler+0x8>

080004b0 <SCH_Init>:

#include "scheduler.h"

SCH_Task tasks[SCH_TASKNUMBER];

void SCH_Init(void) {
 80004b0:	b480      	push	{r7}
 80004b2:	b083      	sub	sp, #12
 80004b4:	af00      	add	r7, sp, #0
	/*
	 * arrIndex 0 1 2 3 4 5 6 7
	 * id		7 6 5 4 3 2 1 0
	 * */
	for (uint8_t i = 0; i < SCH_TASKNUMBER; i++) {
 80004b6:	2300      	movs	r3, #0
 80004b8:	71fb      	strb	r3, [r7, #7]
 80004ba:	e037      	b.n	800052c <SCH_Init+0x7c>
		tasks[i].functionPointer = 0;
 80004bc:	79fa      	ldrb	r2, [r7, #7]
 80004be:	4920      	ldr	r1, [pc, #128]	@ (8000540 <SCH_Init+0x90>)
 80004c0:	4613      	mov	r3, r2
 80004c2:	009b      	lsls	r3, r3, #2
 80004c4:	4413      	add	r3, r2
 80004c6:	009b      	lsls	r3, r3, #2
 80004c8:	440b      	add	r3, r1
 80004ca:	2200      	movs	r2, #0
 80004cc:	601a      	str	r2, [r3, #0]
		tasks[i].id = SCH_TASKNUMBER - i - 1;
 80004ce:	79fa      	ldrb	r2, [r7, #7]
 80004d0:	79fb      	ldrb	r3, [r7, #7]
 80004d2:	f1c3 0307 	rsb	r3, r3, #7
 80004d6:	b2d8      	uxtb	r0, r3
 80004d8:	4919      	ldr	r1, [pc, #100]	@ (8000540 <SCH_Init+0x90>)
 80004da:	4613      	mov	r3, r2
 80004dc:	009b      	lsls	r3, r3, #2
 80004de:	4413      	add	r3, r2
 80004e0:	009b      	lsls	r3, r3, #2
 80004e2:	440b      	add	r3, r1
 80004e4:	3304      	adds	r3, #4
 80004e6:	4602      	mov	r2, r0
 80004e8:	701a      	strb	r2, [r3, #0]
		tasks[i].delay = 0;
 80004ea:	79fa      	ldrb	r2, [r7, #7]
 80004ec:	4914      	ldr	r1, [pc, #80]	@ (8000540 <SCH_Init+0x90>)
 80004ee:	4613      	mov	r3, r2
 80004f0:	009b      	lsls	r3, r3, #2
 80004f2:	4413      	add	r3, r2
 80004f4:	009b      	lsls	r3, r3, #2
 80004f6:	440b      	add	r3, r1
 80004f8:	3308      	adds	r3, #8
 80004fa:	2200      	movs	r2, #0
 80004fc:	601a      	str	r2, [r3, #0]
		tasks[i].period = 0;
 80004fe:	79fa      	ldrb	r2, [r7, #7]
 8000500:	490f      	ldr	r1, [pc, #60]	@ (8000540 <SCH_Init+0x90>)
 8000502:	4613      	mov	r3, r2
 8000504:	009b      	lsls	r3, r3, #2
 8000506:	4413      	add	r3, r2
 8000508:	009b      	lsls	r3, r3, #2
 800050a:	440b      	add	r3, r1
 800050c:	330c      	adds	r3, #12
 800050e:	2200      	movs	r2, #0
 8000510:	601a      	str	r2, [r3, #0]
		tasks[i].flag = 0;
 8000512:	79fa      	ldrb	r2, [r7, #7]
 8000514:	490a      	ldr	r1, [pc, #40]	@ (8000540 <SCH_Init+0x90>)
 8000516:	4613      	mov	r3, r2
 8000518:	009b      	lsls	r3, r3, #2
 800051a:	4413      	add	r3, r2
 800051c:	009b      	lsls	r3, r3, #2
 800051e:	440b      	add	r3, r1
 8000520:	3310      	adds	r3, #16
 8000522:	2200      	movs	r2, #0
 8000524:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < SCH_TASKNUMBER; i++) {
 8000526:	79fb      	ldrb	r3, [r7, #7]
 8000528:	3301      	adds	r3, #1
 800052a:	71fb      	strb	r3, [r7, #7]
 800052c:	79fb      	ldrb	r3, [r7, #7]
 800052e:	2b07      	cmp	r3, #7
 8000530:	d9c4      	bls.n	80004bc <SCH_Init+0xc>
	}
}
 8000532:	bf00      	nop
 8000534:	bf00      	nop
 8000536:	370c      	adds	r7, #12
 8000538:	46bd      	mov	sp, r7
 800053a:	bc80      	pop	{r7}
 800053c:	4770      	bx	lr
 800053e:	bf00      	nop
 8000540:	2000010c 	.word	0x2000010c

08000544 <SCH_Update>:

void SCH_Update(void) {
 8000544:	b480      	push	{r7}
 8000546:	af00      	add	r7, sp, #0
	if (tasks[0].functionPointer == 0)
 8000548:	4b10      	ldr	r3, [pc, #64]	@ (800058c <SCH_Update+0x48>)
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	2b00      	cmp	r3, #0
 800054e:	d018      	beq.n	8000582 <SCH_Update+0x3e>
		return;

	if (tasks[0].delay > 0) {
 8000550:	4b0e      	ldr	r3, [pc, #56]	@ (800058c <SCH_Update+0x48>)
 8000552:	689b      	ldr	r3, [r3, #8]
 8000554:	2b00      	cmp	r3, #0
 8000556:	d00c      	beq.n	8000572 <SCH_Update+0x2e>
		if (tasks[0].delay > SCH_TIMERTICK)
 8000558:	4b0c      	ldr	r3, [pc, #48]	@ (800058c <SCH_Update+0x48>)
 800055a:	689b      	ldr	r3, [r3, #8]
 800055c:	2b0a      	cmp	r3, #10
 800055e:	d905      	bls.n	800056c <SCH_Update+0x28>
			tasks[0].delay -= SCH_TIMERTICK;
 8000560:	4b0a      	ldr	r3, [pc, #40]	@ (800058c <SCH_Update+0x48>)
 8000562:	689b      	ldr	r3, [r3, #8]
 8000564:	3b0a      	subs	r3, #10
 8000566:	4a09      	ldr	r2, [pc, #36]	@ (800058c <SCH_Update+0x48>)
 8000568:	6093      	str	r3, [r2, #8]
 800056a:	e002      	b.n	8000572 <SCH_Update+0x2e>
		else
			tasks[0].delay = 0;
 800056c:	4b07      	ldr	r3, [pc, #28]	@ (800058c <SCH_Update+0x48>)
 800056e:	2200      	movs	r2, #0
 8000570:	609a      	str	r2, [r3, #8]
	}

	if (tasks[0].delay == 0)
 8000572:	4b06      	ldr	r3, [pc, #24]	@ (800058c <SCH_Update+0x48>)
 8000574:	689b      	ldr	r3, [r3, #8]
 8000576:	2b00      	cmp	r3, #0
 8000578:	d104      	bne.n	8000584 <SCH_Update+0x40>
		tasks[0].flag = 1;
 800057a:	4b04      	ldr	r3, [pc, #16]	@ (800058c <SCH_Update+0x48>)
 800057c:	2201      	movs	r2, #1
 800057e:	741a      	strb	r2, [r3, #16]
 8000580:	e000      	b.n	8000584 <SCH_Update+0x40>
		return;
 8000582:	bf00      	nop
}
 8000584:	46bd      	mov	sp, r7
 8000586:	bc80      	pop	{r7}
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop
 800058c:	2000010c 	.word	0x2000010c

08000590 <SCH_Dispatch>:

void SCH_Dispatch(void) {
 8000590:	b5b0      	push	{r4, r5, r7, lr}
 8000592:	b086      	sub	sp, #24
 8000594:	af00      	add	r7, sp, #0
	if ((tasks[0].functionPointer == 0) || (tasks[0].flag == 0)) {
 8000596:	4b14      	ldr	r3, [pc, #80]	@ (80005e8 <SCH_Dispatch+0x58>)
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	2b00      	cmp	r3, #0
 800059c:	d01f      	beq.n	80005de <SCH_Dispatch+0x4e>
 800059e:	4b12      	ldr	r3, [pc, #72]	@ (80005e8 <SCH_Dispatch+0x58>)
 80005a0:	7c1b      	ldrb	r3, [r3, #16]
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	d01b      	beq.n	80005de <SCH_Dispatch+0x4e>
		return;
	}
	(*tasks[0].functionPointer)();
 80005a6:	4b10      	ldr	r3, [pc, #64]	@ (80005e8 <SCH_Dispatch+0x58>)
 80005a8:	681b      	ldr	r3, [r3, #0]
 80005aa:	4798      	blx	r3
	tasks[0].flag = 0;
 80005ac:	4b0e      	ldr	r3, [pc, #56]	@ (80005e8 <SCH_Dispatch+0x58>)
 80005ae:	2200      	movs	r2, #0
 80005b0:	741a      	strb	r2, [r3, #16]
	SCH_Task newTask = tasks[0];
 80005b2:	4b0d      	ldr	r3, [pc, #52]	@ (80005e8 <SCH_Dispatch+0x58>)
 80005b4:	1d3c      	adds	r4, r7, #4
 80005b6:	461d      	mov	r5, r3
 80005b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005bc:	682b      	ldr	r3, [r5, #0]
 80005be:	6023      	str	r3, [r4, #0]
	SCH_DeleteTask(tasks[0].id);
 80005c0:	4b09      	ldr	r3, [pc, #36]	@ (80005e8 <SCH_Dispatch+0x58>)
 80005c2:	791b      	ldrb	r3, [r3, #4]
 80005c4:	4618      	mov	r0, r3
 80005c6:	f000 f917 	bl	80007f8 <SCH_DeleteTask>
	if (newTask.period > 0) {
 80005ca:	693b      	ldr	r3, [r7, #16]
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d007      	beq.n	80005e0 <SCH_Dispatch+0x50>
		SCH_AddTask(newTask.functionPointer, newTask.period, newTask.period);
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	6939      	ldr	r1, [r7, #16]
 80005d4:	693a      	ldr	r2, [r7, #16]
 80005d6:	4618      	mov	r0, r3
 80005d8:	f000 f808 	bl	80005ec <SCH_AddTask>
 80005dc:	e000      	b.n	80005e0 <SCH_Dispatch+0x50>
		return;
 80005de:	bf00      	nop
	}
}
 80005e0:	3718      	adds	r7, #24
 80005e2:	46bd      	mov	sp, r7
 80005e4:	bdb0      	pop	{r4, r5, r7, pc}
 80005e6:	bf00      	nop
 80005e8:	2000010c 	.word	0x2000010c

080005ec <SCH_AddTask>:
// Queue mechanism
uint8_t SCH_AddTask(void (*functionPointer)(void), uint32_t delay, uint32_t period) {
 80005ec:	b4b0      	push	{r4, r5, r7}
 80005ee:	b089      	sub	sp, #36	@ 0x24
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	60f8      	str	r0, [r7, #12]
 80005f4:	60b9      	str	r1, [r7, #8]
 80005f6:	607a      	str	r2, [r7, #4]
	// If there is no space left to add a new task
	if (tasks[SCH_TASKNUMBER - 1].functionPointer != 0)
 80005f8:	4b7e      	ldr	r3, [pc, #504]	@ (80007f4 <SCH_AddTask+0x208>)
 80005fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d001      	beq.n	8000606 <SCH_AddTask+0x1a>
		return SCH_TASKNUMBER;
 8000602:	2308      	movs	r3, #8
 8000604:	e0f1      	b.n	80007ea <SCH_AddTask+0x1fe>
	uint8_t currentID = tasks[SCH_TASKNUMBER - 1].id;
 8000606:	4b7b      	ldr	r3, [pc, #492]	@ (80007f4 <SCH_AddTask+0x208>)
 8000608:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800060c:	767b      	strb	r3, [r7, #25]
	uint32_t currentDelay = 0;
 800060e:	2300      	movs	r3, #0
 8000610:	61fb      	str	r3, [r7, #28]
	for (uint8_t i = 0; i < SCH_TASKNUMBER; i++) {
 8000612:	2300      	movs	r3, #0
 8000614:	76fb      	strb	r3, [r7, #27]
 8000616:	e0e3      	b.n	80007e0 <SCH_AddTask+0x1f4>
		currentDelay += tasks[i].delay;
 8000618:	7efa      	ldrb	r2, [r7, #27]
 800061a:	4976      	ldr	r1, [pc, #472]	@ (80007f4 <SCH_AddTask+0x208>)
 800061c:	4613      	mov	r3, r2
 800061e:	009b      	lsls	r3, r3, #2
 8000620:	4413      	add	r3, r2
 8000622:	009b      	lsls	r3, r3, #2
 8000624:	440b      	add	r3, r1
 8000626:	3308      	adds	r3, #8
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	69fa      	ldr	r2, [r7, #28]
 800062c:	4413      	add	r3, r2
 800062e:	61fb      	str	r3, [r7, #28]
		if ((currentDelay > delay) || (tasks[i].functionPointer == 0)) {
 8000630:	69fa      	ldr	r2, [r7, #28]
 8000632:	68bb      	ldr	r3, [r7, #8]
 8000634:	429a      	cmp	r2, r3
 8000636:	d80a      	bhi.n	800064e <SCH_AddTask+0x62>
 8000638:	7efa      	ldrb	r2, [r7, #27]
 800063a:	496e      	ldr	r1, [pc, #440]	@ (80007f4 <SCH_AddTask+0x208>)
 800063c:	4613      	mov	r3, r2
 800063e:	009b      	lsls	r3, r3, #2
 8000640:	4413      	add	r3, r2
 8000642:	009b      	lsls	r3, r3, #2
 8000644:	440b      	add	r3, r1
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	2b00      	cmp	r3, #0
 800064a:	f040 80c6 	bne.w	80007da <SCH_AddTask+0x1ee>
			// Create an empty space at ith index by shifting to the right
			for (uint8_t j = SCH_TASKNUMBER - 1; j > i; j--) {
 800064e:	2307      	movs	r3, #7
 8000650:	76bb      	strb	r3, [r7, #26]
 8000652:	e017      	b.n	8000684 <SCH_AddTask+0x98>
				tasks[j] = tasks[j - 1];
 8000654:	7ebb      	ldrb	r3, [r7, #26]
 8000656:	1e5a      	subs	r2, r3, #1
 8000658:	7eb9      	ldrb	r1, [r7, #26]
 800065a:	4866      	ldr	r0, [pc, #408]	@ (80007f4 <SCH_AddTask+0x208>)
 800065c:	460b      	mov	r3, r1
 800065e:	009b      	lsls	r3, r3, #2
 8000660:	440b      	add	r3, r1
 8000662:	009b      	lsls	r3, r3, #2
 8000664:	4418      	add	r0, r3
 8000666:	4963      	ldr	r1, [pc, #396]	@ (80007f4 <SCH_AddTask+0x208>)
 8000668:	4613      	mov	r3, r2
 800066a:	009b      	lsls	r3, r3, #2
 800066c:	4413      	add	r3, r2
 800066e:	009b      	lsls	r3, r3, #2
 8000670:	440b      	add	r3, r1
 8000672:	4604      	mov	r4, r0
 8000674:	461d      	mov	r5, r3
 8000676:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000678:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800067a:	682b      	ldr	r3, [r5, #0]
 800067c:	6023      	str	r3, [r4, #0]
			for (uint8_t j = SCH_TASKNUMBER - 1; j > i; j--) {
 800067e:	7ebb      	ldrb	r3, [r7, #26]
 8000680:	3b01      	subs	r3, #1
 8000682:	76bb      	strb	r3, [r7, #26]
 8000684:	7eba      	ldrb	r2, [r7, #26]
 8000686:	7efb      	ldrb	r3, [r7, #27]
 8000688:	429a      	cmp	r2, r3
 800068a:	d8e3      	bhi.n	8000654 <SCH_AddTask+0x68>
			}
			tasks[i].functionPointer = functionPointer;
 800068c:	7efa      	ldrb	r2, [r7, #27]
 800068e:	4959      	ldr	r1, [pc, #356]	@ (80007f4 <SCH_AddTask+0x208>)
 8000690:	4613      	mov	r3, r2
 8000692:	009b      	lsls	r3, r3, #2
 8000694:	4413      	add	r3, r2
 8000696:	009b      	lsls	r3, r3, #2
 8000698:	440b      	add	r3, r1
 800069a:	68fa      	ldr	r2, [r7, #12]
 800069c:	601a      	str	r2, [r3, #0]
			tasks[i].id = currentID;
 800069e:	7efa      	ldrb	r2, [r7, #27]
 80006a0:	4954      	ldr	r1, [pc, #336]	@ (80007f4 <SCH_AddTask+0x208>)
 80006a2:	4613      	mov	r3, r2
 80006a4:	009b      	lsls	r3, r3, #2
 80006a6:	4413      	add	r3, r2
 80006a8:	009b      	lsls	r3, r3, #2
 80006aa:	440b      	add	r3, r1
 80006ac:	3304      	adds	r3, #4
 80006ae:	7e7a      	ldrb	r2, [r7, #25]
 80006b0:	701a      	strb	r2, [r3, #0]
			tasks[i].period = period;
 80006b2:	7efa      	ldrb	r2, [r7, #27]
 80006b4:	494f      	ldr	r1, [pc, #316]	@ (80007f4 <SCH_AddTask+0x208>)
 80006b6:	4613      	mov	r3, r2
 80006b8:	009b      	lsls	r3, r3, #2
 80006ba:	4413      	add	r3, r2
 80006bc:	009b      	lsls	r3, r3, #2
 80006be:	440b      	add	r3, r1
 80006c0:	330c      	adds	r3, #12
 80006c2:	687a      	ldr	r2, [r7, #4]
 80006c4:	601a      	str	r2, [r3, #0]
			tasks[i].flag = 0;
 80006c6:	7efa      	ldrb	r2, [r7, #27]
 80006c8:	494a      	ldr	r1, [pc, #296]	@ (80007f4 <SCH_AddTask+0x208>)
 80006ca:	4613      	mov	r3, r2
 80006cc:	009b      	lsls	r3, r3, #2
 80006ce:	4413      	add	r3, r2
 80006d0:	009b      	lsls	r3, r3, #2
 80006d2:	440b      	add	r3, r1
 80006d4:	3310      	adds	r3, #16
 80006d6:	2200      	movs	r2, #0
 80006d8:	701a      	strb	r2, [r3, #0]
			if (currentDelay > delay) {
 80006da:	69fa      	ldr	r2, [r7, #28]
 80006dc:	68bb      	ldr	r3, [r7, #8]
 80006de:	429a      	cmp	r2, r3
 80006e0:	d950      	bls.n	8000784 <SCH_AddTask+0x198>
				int newDelay = currentDelay - delay;
 80006e2:	69fa      	ldr	r2, [r7, #28]
 80006e4:	68bb      	ldr	r3, [r7, #8]
 80006e6:	1ad3      	subs	r3, r2, r3
 80006e8:	617b      	str	r3, [r7, #20]
				tasks[i].delay = tasks[i + 1].delay - newDelay;
 80006ea:	7efb      	ldrb	r3, [r7, #27]
 80006ec:	1c5a      	adds	r2, r3, #1
 80006ee:	4941      	ldr	r1, [pc, #260]	@ (80007f4 <SCH_AddTask+0x208>)
 80006f0:	4613      	mov	r3, r2
 80006f2:	009b      	lsls	r3, r3, #2
 80006f4:	4413      	add	r3, r2
 80006f6:	009b      	lsls	r3, r3, #2
 80006f8:	440b      	add	r3, r1
 80006fa:	3308      	adds	r3, #8
 80006fc:	6819      	ldr	r1, [r3, #0]
 80006fe:	697b      	ldr	r3, [r7, #20]
 8000700:	7efa      	ldrb	r2, [r7, #27]
 8000702:	1ac9      	subs	r1, r1, r3
 8000704:	483b      	ldr	r0, [pc, #236]	@ (80007f4 <SCH_AddTask+0x208>)
 8000706:	4613      	mov	r3, r2
 8000708:	009b      	lsls	r3, r3, #2
 800070a:	4413      	add	r3, r2
 800070c:	009b      	lsls	r3, r3, #2
 800070e:	4403      	add	r3, r0
 8000710:	3308      	adds	r3, #8
 8000712:	6019      	str	r1, [r3, #0]
				if (tasks[i].delay == 0) {
 8000714:	7efa      	ldrb	r2, [r7, #27]
 8000716:	4937      	ldr	r1, [pc, #220]	@ (80007f4 <SCH_AddTask+0x208>)
 8000718:	4613      	mov	r3, r2
 800071a:	009b      	lsls	r3, r3, #2
 800071c:	4413      	add	r3, r2
 800071e:	009b      	lsls	r3, r3, #2
 8000720:	440b      	add	r3, r1
 8000722:	3308      	adds	r3, #8
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	2b00      	cmp	r3, #0
 8000728:	d109      	bne.n	800073e <SCH_AddTask+0x152>
					tasks[i].flag = 1;
 800072a:	7efa      	ldrb	r2, [r7, #27]
 800072c:	4931      	ldr	r1, [pc, #196]	@ (80007f4 <SCH_AddTask+0x208>)
 800072e:	4613      	mov	r3, r2
 8000730:	009b      	lsls	r3, r3, #2
 8000732:	4413      	add	r3, r2
 8000734:	009b      	lsls	r3, r3, #2
 8000736:	440b      	add	r3, r1
 8000738:	3310      	adds	r3, #16
 800073a:	2201      	movs	r2, #1
 800073c:	701a      	strb	r2, [r3, #0]
				}
				tasks[i + 1].delay = newDelay;
 800073e:	7efb      	ldrb	r3, [r7, #27]
 8000740:	1c5a      	adds	r2, r3, #1
 8000742:	6979      	ldr	r1, [r7, #20]
 8000744:	482b      	ldr	r0, [pc, #172]	@ (80007f4 <SCH_AddTask+0x208>)
 8000746:	4613      	mov	r3, r2
 8000748:	009b      	lsls	r3, r3, #2
 800074a:	4413      	add	r3, r2
 800074c:	009b      	lsls	r3, r3, #2
 800074e:	4403      	add	r3, r0
 8000750:	3308      	adds	r3, #8
 8000752:	6019      	str	r1, [r3, #0]
				if (tasks[i + 1].delay == 0) {
 8000754:	7efb      	ldrb	r3, [r7, #27]
 8000756:	1c5a      	adds	r2, r3, #1
 8000758:	4926      	ldr	r1, [pc, #152]	@ (80007f4 <SCH_AddTask+0x208>)
 800075a:	4613      	mov	r3, r2
 800075c:	009b      	lsls	r3, r3, #2
 800075e:	4413      	add	r3, r2
 8000760:	009b      	lsls	r3, r3, #2
 8000762:	440b      	add	r3, r1
 8000764:	3308      	adds	r3, #8
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	2b00      	cmp	r3, #0
 800076a:	d12c      	bne.n	80007c6 <SCH_AddTask+0x1da>
					tasks[i + 1].flag = 1;
 800076c:	7efb      	ldrb	r3, [r7, #27]
 800076e:	1c5a      	adds	r2, r3, #1
 8000770:	4920      	ldr	r1, [pc, #128]	@ (80007f4 <SCH_AddTask+0x208>)
 8000772:	4613      	mov	r3, r2
 8000774:	009b      	lsls	r3, r3, #2
 8000776:	4413      	add	r3, r2
 8000778:	009b      	lsls	r3, r3, #2
 800077a:	440b      	add	r3, r1
 800077c:	3310      	adds	r3, #16
 800077e:	2201      	movs	r2, #1
 8000780:	701a      	strb	r2, [r3, #0]
 8000782:	e020      	b.n	80007c6 <SCH_AddTask+0x1da>
				}
			}
			else {
				tasks[i].delay = delay - currentDelay;
 8000784:	7efa      	ldrb	r2, [r7, #27]
 8000786:	68b9      	ldr	r1, [r7, #8]
 8000788:	69fb      	ldr	r3, [r7, #28]
 800078a:	1ac9      	subs	r1, r1, r3
 800078c:	4819      	ldr	r0, [pc, #100]	@ (80007f4 <SCH_AddTask+0x208>)
 800078e:	4613      	mov	r3, r2
 8000790:	009b      	lsls	r3, r3, #2
 8000792:	4413      	add	r3, r2
 8000794:	009b      	lsls	r3, r3, #2
 8000796:	4403      	add	r3, r0
 8000798:	3308      	adds	r3, #8
 800079a:	6019      	str	r1, [r3, #0]
				if (tasks[i].delay == 0) {
 800079c:	7efa      	ldrb	r2, [r7, #27]
 800079e:	4915      	ldr	r1, [pc, #84]	@ (80007f4 <SCH_AddTask+0x208>)
 80007a0:	4613      	mov	r3, r2
 80007a2:	009b      	lsls	r3, r3, #2
 80007a4:	4413      	add	r3, r2
 80007a6:	009b      	lsls	r3, r3, #2
 80007a8:	440b      	add	r3, r1
 80007aa:	3308      	adds	r3, #8
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d109      	bne.n	80007c6 <SCH_AddTask+0x1da>
					tasks[i].flag = 1;
 80007b2:	7efa      	ldrb	r2, [r7, #27]
 80007b4:	490f      	ldr	r1, [pc, #60]	@ (80007f4 <SCH_AddTask+0x208>)
 80007b6:	4613      	mov	r3, r2
 80007b8:	009b      	lsls	r3, r3, #2
 80007ba:	4413      	add	r3, r2
 80007bc:	009b      	lsls	r3, r3, #2
 80007be:	440b      	add	r3, r1
 80007c0:	3310      	adds	r3, #16
 80007c2:	2201      	movs	r2, #1
 80007c4:	701a      	strb	r2, [r3, #0]
				}
			}
			return tasks[i].id;
 80007c6:	7efa      	ldrb	r2, [r7, #27]
 80007c8:	490a      	ldr	r1, [pc, #40]	@ (80007f4 <SCH_AddTask+0x208>)
 80007ca:	4613      	mov	r3, r2
 80007cc:	009b      	lsls	r3, r3, #2
 80007ce:	4413      	add	r3, r2
 80007d0:	009b      	lsls	r3, r3, #2
 80007d2:	440b      	add	r3, r1
 80007d4:	3304      	adds	r3, #4
 80007d6:	781b      	ldrb	r3, [r3, #0]
 80007d8:	e007      	b.n	80007ea <SCH_AddTask+0x1fe>
	for (uint8_t i = 0; i < SCH_TASKNUMBER; i++) {
 80007da:	7efb      	ldrb	r3, [r7, #27]
 80007dc:	3301      	adds	r3, #1
 80007de:	76fb      	strb	r3, [r7, #27]
 80007e0:	7efb      	ldrb	r3, [r7, #27]
 80007e2:	2b07      	cmp	r3, #7
 80007e4:	f67f af18 	bls.w	8000618 <SCH_AddTask+0x2c>
		}
	}
	return SCH_TASKNUMBER;
 80007e8:	2308      	movs	r3, #8
}
 80007ea:	4618      	mov	r0, r3
 80007ec:	3724      	adds	r7, #36	@ 0x24
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bcb0      	pop	{r4, r5, r7}
 80007f2:	4770      	bx	lr
 80007f4:	2000010c 	.word	0x2000010c

080007f8 <SCH_DeleteTask>:
unsigned char SCH_DeleteTask(uint8_t id) {
 80007f8:	b4b0      	push	{r4, r5, r7}
 80007fa:	b085      	sub	sp, #20
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	4603      	mov	r3, r0
 8000800:	71fb      	strb	r3, [r7, #7]
	for (uint8_t i = 0; i < SCH_TASKNUMBER; i++) {
 8000802:	2300      	movs	r3, #0
 8000804:	73fb      	strb	r3, [r7, #15]
 8000806:	e075      	b.n	80008f4 <SCH_DeleteTask+0xfc>
		if (tasks[i].id == id) {
 8000808:	7bfa      	ldrb	r2, [r7, #15]
 800080a:	493f      	ldr	r1, [pc, #252]	@ (8000908 <SCH_DeleteTask+0x110>)
 800080c:	4613      	mov	r3, r2
 800080e:	009b      	lsls	r3, r3, #2
 8000810:	4413      	add	r3, r2
 8000812:	009b      	lsls	r3, r3, #2
 8000814:	440b      	add	r3, r1
 8000816:	3304      	adds	r3, #4
 8000818:	781b      	ldrb	r3, [r3, #0]
 800081a:	79fa      	ldrb	r2, [r7, #7]
 800081c:	429a      	cmp	r2, r3
 800081e:	d166      	bne.n	80008ee <SCH_DeleteTask+0xf6>
			uint8_t currentID = tasks[i].id;
 8000820:	7bfa      	ldrb	r2, [r7, #15]
 8000822:	4939      	ldr	r1, [pc, #228]	@ (8000908 <SCH_DeleteTask+0x110>)
 8000824:	4613      	mov	r3, r2
 8000826:	009b      	lsls	r3, r3, #2
 8000828:	4413      	add	r3, r2
 800082a:	009b      	lsls	r3, r3, #2
 800082c:	440b      	add	r3, r1
 800082e:	3304      	adds	r3, #4
 8000830:	781b      	ldrb	r3, [r3, #0]
 8000832:	737b      	strb	r3, [r7, #13]
			if (tasks[i + 1].functionPointer != 0) {
 8000834:	7bfb      	ldrb	r3, [r7, #15]
 8000836:	1c5a      	adds	r2, r3, #1
 8000838:	4933      	ldr	r1, [pc, #204]	@ (8000908 <SCH_DeleteTask+0x110>)
 800083a:	4613      	mov	r3, r2
 800083c:	009b      	lsls	r3, r3, #2
 800083e:	4413      	add	r3, r2
 8000840:	009b      	lsls	r3, r3, #2
 8000842:	440b      	add	r3, r1
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	2b00      	cmp	r3, #0
 8000848:	d01d      	beq.n	8000886 <SCH_DeleteTask+0x8e>
				tasks[i + 1].delay += tasks[i].delay;
 800084a:	7bfb      	ldrb	r3, [r7, #15]
 800084c:	1c5a      	adds	r2, r3, #1
 800084e:	492e      	ldr	r1, [pc, #184]	@ (8000908 <SCH_DeleteTask+0x110>)
 8000850:	4613      	mov	r3, r2
 8000852:	009b      	lsls	r3, r3, #2
 8000854:	4413      	add	r3, r2
 8000856:	009b      	lsls	r3, r3, #2
 8000858:	440b      	add	r3, r1
 800085a:	3308      	adds	r3, #8
 800085c:	6819      	ldr	r1, [r3, #0]
 800085e:	7bfa      	ldrb	r2, [r7, #15]
 8000860:	4829      	ldr	r0, [pc, #164]	@ (8000908 <SCH_DeleteTask+0x110>)
 8000862:	4613      	mov	r3, r2
 8000864:	009b      	lsls	r3, r3, #2
 8000866:	4413      	add	r3, r2
 8000868:	009b      	lsls	r3, r3, #2
 800086a:	4403      	add	r3, r0
 800086c:	3308      	adds	r3, #8
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	7bfa      	ldrb	r2, [r7, #15]
 8000872:	3201      	adds	r2, #1
 8000874:	4419      	add	r1, r3
 8000876:	4824      	ldr	r0, [pc, #144]	@ (8000908 <SCH_DeleteTask+0x110>)
 8000878:	4613      	mov	r3, r2
 800087a:	009b      	lsls	r3, r3, #2
 800087c:	4413      	add	r3, r2
 800087e:	009b      	lsls	r3, r3, #2
 8000880:	4403      	add	r3, r0
 8000882:	3308      	adds	r3, #8
 8000884:	6019      	str	r1, [r3, #0]
			}
            for (uint8_t j = i; j < SCH_TASKNUMBER - 1; j ++) {
 8000886:	7bfb      	ldrb	r3, [r7, #15]
 8000888:	73bb      	strb	r3, [r7, #14]
 800088a:	e017      	b.n	80008bc <SCH_DeleteTask+0xc4>
                tasks[j] = tasks[j + 1];
 800088c:	7bbb      	ldrb	r3, [r7, #14]
 800088e:	1c5a      	adds	r2, r3, #1
 8000890:	7bb9      	ldrb	r1, [r7, #14]
 8000892:	481d      	ldr	r0, [pc, #116]	@ (8000908 <SCH_DeleteTask+0x110>)
 8000894:	460b      	mov	r3, r1
 8000896:	009b      	lsls	r3, r3, #2
 8000898:	440b      	add	r3, r1
 800089a:	009b      	lsls	r3, r3, #2
 800089c:	4418      	add	r0, r3
 800089e:	491a      	ldr	r1, [pc, #104]	@ (8000908 <SCH_DeleteTask+0x110>)
 80008a0:	4613      	mov	r3, r2
 80008a2:	009b      	lsls	r3, r3, #2
 80008a4:	4413      	add	r3, r2
 80008a6:	009b      	lsls	r3, r3, #2
 80008a8:	440b      	add	r3, r1
 80008aa:	4604      	mov	r4, r0
 80008ac:	461d      	mov	r5, r3
 80008ae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008b0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008b2:	682b      	ldr	r3, [r5, #0]
 80008b4:	6023      	str	r3, [r4, #0]
            for (uint8_t j = i; j < SCH_TASKNUMBER - 1; j ++) {
 80008b6:	7bbb      	ldrb	r3, [r7, #14]
 80008b8:	3301      	adds	r3, #1
 80008ba:	73bb      	strb	r3, [r7, #14]
 80008bc:	7bbb      	ldrb	r3, [r7, #14]
 80008be:	2b06      	cmp	r3, #6
 80008c0:	d9e4      	bls.n	800088c <SCH_DeleteTask+0x94>
            }
            tasks[SCH_TASKNUMBER - 1].functionPointer = 0;
 80008c2:	4b11      	ldr	r3, [pc, #68]	@ (8000908 <SCH_DeleteTask+0x110>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            tasks[SCH_TASKNUMBER - 1].id = currentID;
 80008ca:	4a0f      	ldr	r2, [pc, #60]	@ (8000908 <SCH_DeleteTask+0x110>)
 80008cc:	7b7b      	ldrb	r3, [r7, #13]
 80008ce:	f882 3090 	strb.w	r3, [r2, #144]	@ 0x90
            tasks[SCH_TASKNUMBER - 1].delay = 0;
 80008d2:	4b0d      	ldr	r3, [pc, #52]	@ (8000908 <SCH_DeleteTask+0x110>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
            tasks[SCH_TASKNUMBER - 1].period = 0;
 80008da:	4b0b      	ldr	r3, [pc, #44]	@ (8000908 <SCH_DeleteTask+0x110>)
 80008dc:	2200      	movs	r2, #0
 80008de:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
            tasks[SCH_TASKNUMBER - 1].flag = 0;
 80008e2:	4b09      	ldr	r3, [pc, #36]	@ (8000908 <SCH_DeleteTask+0x110>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
            return 1;
 80008ea:	2301      	movs	r3, #1
 80008ec:	e006      	b.n	80008fc <SCH_DeleteTask+0x104>
	for (uint8_t i = 0; i < SCH_TASKNUMBER; i++) {
 80008ee:	7bfb      	ldrb	r3, [r7, #15]
 80008f0:	3301      	adds	r3, #1
 80008f2:	73fb      	strb	r3, [r7, #15]
 80008f4:	7bfb      	ldrb	r3, [r7, #15]
 80008f6:	2b07      	cmp	r3, #7
 80008f8:	d986      	bls.n	8000808 <SCH_DeleteTask+0x10>
		}
	}
	return 0;
 80008fa:	2300      	movs	r3, #0
}
 80008fc:	4618      	mov	r0, r3
 80008fe:	3714      	adds	r7, #20
 8000900:	46bd      	mov	sp, r7
 8000902:	bcb0      	pop	{r4, r5, r7}
 8000904:	4770      	bx	lr
 8000906:	bf00      	nop
 8000908:	2000010c 	.word	0x2000010c

0800090c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800090c:	b480      	push	{r7}
 800090e:	b085      	sub	sp, #20
 8000910:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000912:	4b15      	ldr	r3, [pc, #84]	@ (8000968 <HAL_MspInit+0x5c>)
 8000914:	699b      	ldr	r3, [r3, #24]
 8000916:	4a14      	ldr	r2, [pc, #80]	@ (8000968 <HAL_MspInit+0x5c>)
 8000918:	f043 0301 	orr.w	r3, r3, #1
 800091c:	6193      	str	r3, [r2, #24]
 800091e:	4b12      	ldr	r3, [pc, #72]	@ (8000968 <HAL_MspInit+0x5c>)
 8000920:	699b      	ldr	r3, [r3, #24]
 8000922:	f003 0301 	and.w	r3, r3, #1
 8000926:	60bb      	str	r3, [r7, #8]
 8000928:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800092a:	4b0f      	ldr	r3, [pc, #60]	@ (8000968 <HAL_MspInit+0x5c>)
 800092c:	69db      	ldr	r3, [r3, #28]
 800092e:	4a0e      	ldr	r2, [pc, #56]	@ (8000968 <HAL_MspInit+0x5c>)
 8000930:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000934:	61d3      	str	r3, [r2, #28]
 8000936:	4b0c      	ldr	r3, [pc, #48]	@ (8000968 <HAL_MspInit+0x5c>)
 8000938:	69db      	ldr	r3, [r3, #28]
 800093a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800093e:	607b      	str	r3, [r7, #4]
 8000940:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000942:	4b0a      	ldr	r3, [pc, #40]	@ (800096c <HAL_MspInit+0x60>)
 8000944:	685b      	ldr	r3, [r3, #4]
 8000946:	60fb      	str	r3, [r7, #12]
 8000948:	68fb      	ldr	r3, [r7, #12]
 800094a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800094e:	60fb      	str	r3, [r7, #12]
 8000950:	68fb      	ldr	r3, [r7, #12]
 8000952:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000956:	60fb      	str	r3, [r7, #12]
 8000958:	4a04      	ldr	r2, [pc, #16]	@ (800096c <HAL_MspInit+0x60>)
 800095a:	68fb      	ldr	r3, [r7, #12]
 800095c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800095e:	bf00      	nop
 8000960:	3714      	adds	r7, #20
 8000962:	46bd      	mov	sp, r7
 8000964:	bc80      	pop	{r7}
 8000966:	4770      	bx	lr
 8000968:	40021000 	.word	0x40021000
 800096c:	40010000 	.word	0x40010000

08000970 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b084      	sub	sp, #16
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000980:	d113      	bne.n	80009aa <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000982:	4b0c      	ldr	r3, [pc, #48]	@ (80009b4 <HAL_TIM_Base_MspInit+0x44>)
 8000984:	69db      	ldr	r3, [r3, #28]
 8000986:	4a0b      	ldr	r2, [pc, #44]	@ (80009b4 <HAL_TIM_Base_MspInit+0x44>)
 8000988:	f043 0301 	orr.w	r3, r3, #1
 800098c:	61d3      	str	r3, [r2, #28]
 800098e:	4b09      	ldr	r3, [pc, #36]	@ (80009b4 <HAL_TIM_Base_MspInit+0x44>)
 8000990:	69db      	ldr	r3, [r3, #28]
 8000992:	f003 0301 	and.w	r3, r3, #1
 8000996:	60fb      	str	r3, [r7, #12]
 8000998:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800099a:	2200      	movs	r2, #0
 800099c:	2100      	movs	r1, #0
 800099e:	201c      	movs	r0, #28
 80009a0:	f000 fa39 	bl	8000e16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80009a4:	201c      	movs	r0, #28
 80009a6:	f000 fa52 	bl	8000e4e <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 80009aa:	bf00      	nop
 80009ac:	3710      	adds	r7, #16
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bd80      	pop	{r7, pc}
 80009b2:	bf00      	nop
 80009b4:	40021000 	.word	0x40021000

080009b8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b088      	sub	sp, #32
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009c0:	f107 0310 	add.w	r3, r7, #16
 80009c4:	2200      	movs	r2, #0
 80009c6:	601a      	str	r2, [r3, #0]
 80009c8:	605a      	str	r2, [r3, #4]
 80009ca:	609a      	str	r2, [r3, #8]
 80009cc:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	4a20      	ldr	r2, [pc, #128]	@ (8000a54 <HAL_UART_MspInit+0x9c>)
 80009d4:	4293      	cmp	r3, r2
 80009d6:	d139      	bne.n	8000a4c <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80009d8:	4b1f      	ldr	r3, [pc, #124]	@ (8000a58 <HAL_UART_MspInit+0xa0>)
 80009da:	699b      	ldr	r3, [r3, #24]
 80009dc:	4a1e      	ldr	r2, [pc, #120]	@ (8000a58 <HAL_UART_MspInit+0xa0>)
 80009de:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80009e2:	6193      	str	r3, [r2, #24]
 80009e4:	4b1c      	ldr	r3, [pc, #112]	@ (8000a58 <HAL_UART_MspInit+0xa0>)
 80009e6:	699b      	ldr	r3, [r3, #24]
 80009e8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80009ec:	60fb      	str	r3, [r7, #12]
 80009ee:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009f0:	4b19      	ldr	r3, [pc, #100]	@ (8000a58 <HAL_UART_MspInit+0xa0>)
 80009f2:	699b      	ldr	r3, [r3, #24]
 80009f4:	4a18      	ldr	r2, [pc, #96]	@ (8000a58 <HAL_UART_MspInit+0xa0>)
 80009f6:	f043 0304 	orr.w	r3, r3, #4
 80009fa:	6193      	str	r3, [r2, #24]
 80009fc:	4b16      	ldr	r3, [pc, #88]	@ (8000a58 <HAL_UART_MspInit+0xa0>)
 80009fe:	699b      	ldr	r3, [r3, #24]
 8000a00:	f003 0304 	and.w	r3, r3, #4
 8000a04:	60bb      	str	r3, [r7, #8]
 8000a06:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000a08:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000a0c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a0e:	2302      	movs	r3, #2
 8000a10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a12:	2303      	movs	r3, #3
 8000a14:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a16:	f107 0310 	add.w	r3, r7, #16
 8000a1a:	4619      	mov	r1, r3
 8000a1c:	480f      	ldr	r0, [pc, #60]	@ (8000a5c <HAL_UART_MspInit+0xa4>)
 8000a1e:	f000 fae3 	bl	8000fe8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000a22:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a26:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a30:	f107 0310 	add.w	r3, r7, #16
 8000a34:	4619      	mov	r1, r3
 8000a36:	4809      	ldr	r0, [pc, #36]	@ (8000a5c <HAL_UART_MspInit+0xa4>)
 8000a38:	f000 fad6 	bl	8000fe8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	2100      	movs	r1, #0
 8000a40:	2025      	movs	r0, #37	@ 0x25
 8000a42:	f000 f9e8 	bl	8000e16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000a46:	2025      	movs	r0, #37	@ 0x25
 8000a48:	f000 fa01 	bl	8000e4e <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8000a4c:	bf00      	nop
 8000a4e:	3720      	adds	r7, #32
 8000a50:	46bd      	mov	sp, r7
 8000a52:	bd80      	pop	{r7, pc}
 8000a54:	40013800 	.word	0x40013800
 8000a58:	40021000 	.word	0x40021000
 8000a5c:	40010800 	.word	0x40010800

08000a60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a60:	b480      	push	{r7}
 8000a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a64:	bf00      	nop
 8000a66:	e7fd      	b.n	8000a64 <NMI_Handler+0x4>

08000a68 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a68:	b480      	push	{r7}
 8000a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a6c:	bf00      	nop
 8000a6e:	e7fd      	b.n	8000a6c <HardFault_Handler+0x4>

08000a70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a70:	b480      	push	{r7}
 8000a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a74:	bf00      	nop
 8000a76:	e7fd      	b.n	8000a74 <MemManage_Handler+0x4>

08000a78 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a7c:	bf00      	nop
 8000a7e:	e7fd      	b.n	8000a7c <BusFault_Handler+0x4>

08000a80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a80:	b480      	push	{r7}
 8000a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a84:	bf00      	nop
 8000a86:	e7fd      	b.n	8000a84 <UsageFault_Handler+0x4>

08000a88 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a8c:	bf00      	nop
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bc80      	pop	{r7}
 8000a92:	4770      	bx	lr

08000a94 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a94:	b480      	push	{r7}
 8000a96:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a98:	bf00      	nop
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bc80      	pop	{r7}
 8000a9e:	4770      	bx	lr

08000aa0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000aa4:	bf00      	nop
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bc80      	pop	{r7}
 8000aaa:	4770      	bx	lr

08000aac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ab0:	f000 f8be 	bl	8000c30 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ab4:	bf00      	nop
 8000ab6:	bd80      	pop	{r7, pc}

08000ab8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000abc:	4802      	ldr	r0, [pc, #8]	@ (8000ac8 <TIM2_IRQHandler+0x10>)
 8000abe:	f001 f8ed 	bl	8001c9c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000ac2:	bf00      	nop
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	bf00      	nop
 8000ac8:	20000078 	.word	0x20000078

08000acc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000ad0:	4802      	ldr	r0, [pc, #8]	@ (8000adc <USART1_IRQHandler+0x10>)
 8000ad2:	f001 fd23 	bl	800251c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000ad6:	bf00      	nop
 8000ad8:	bd80      	pop	{r7, pc}
 8000ada:	bf00      	nop
 8000adc:	200000c0 	.word	0x200000c0

08000ae0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b086      	sub	sp, #24
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ae8:	4a14      	ldr	r2, [pc, #80]	@ (8000b3c <_sbrk+0x5c>)
 8000aea:	4b15      	ldr	r3, [pc, #84]	@ (8000b40 <_sbrk+0x60>)
 8000aec:	1ad3      	subs	r3, r2, r3
 8000aee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000af0:	697b      	ldr	r3, [r7, #20]
 8000af2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000af4:	4b13      	ldr	r3, [pc, #76]	@ (8000b44 <_sbrk+0x64>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d102      	bne.n	8000b02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000afc:	4b11      	ldr	r3, [pc, #68]	@ (8000b44 <_sbrk+0x64>)
 8000afe:	4a12      	ldr	r2, [pc, #72]	@ (8000b48 <_sbrk+0x68>)
 8000b00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b02:	4b10      	ldr	r3, [pc, #64]	@ (8000b44 <_sbrk+0x64>)
 8000b04:	681a      	ldr	r2, [r3, #0]
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	4413      	add	r3, r2
 8000b0a:	693a      	ldr	r2, [r7, #16]
 8000b0c:	429a      	cmp	r2, r3
 8000b0e:	d207      	bcs.n	8000b20 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b10:	f002 fa96 	bl	8003040 <__errno>
 8000b14:	4603      	mov	r3, r0
 8000b16:	220c      	movs	r2, #12
 8000b18:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b1a:	f04f 33ff 	mov.w	r3, #4294967295
 8000b1e:	e009      	b.n	8000b34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b20:	4b08      	ldr	r3, [pc, #32]	@ (8000b44 <_sbrk+0x64>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b26:	4b07      	ldr	r3, [pc, #28]	@ (8000b44 <_sbrk+0x64>)
 8000b28:	681a      	ldr	r2, [r3, #0]
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	4413      	add	r3, r2
 8000b2e:	4a05      	ldr	r2, [pc, #20]	@ (8000b44 <_sbrk+0x64>)
 8000b30:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b32:	68fb      	ldr	r3, [r7, #12]
}
 8000b34:	4618      	mov	r0, r3
 8000b36:	3718      	adds	r7, #24
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	20002800 	.word	0x20002800
 8000b40:	00000400 	.word	0x00000400
 8000b44:	200001ac 	.word	0x200001ac
 8000b48:	20000300 	.word	0x20000300

08000b4c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b50:	bf00      	nop
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bc80      	pop	{r7}
 8000b56:	4770      	bx	lr

08000b58 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000b58:	f7ff fff8 	bl	8000b4c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b5c:	480b      	ldr	r0, [pc, #44]	@ (8000b8c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000b5e:	490c      	ldr	r1, [pc, #48]	@ (8000b90 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000b60:	4a0c      	ldr	r2, [pc, #48]	@ (8000b94 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000b62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b64:	e002      	b.n	8000b6c <LoopCopyDataInit>

08000b66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b6a:	3304      	adds	r3, #4

08000b6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b70:	d3f9      	bcc.n	8000b66 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b72:	4a09      	ldr	r2, [pc, #36]	@ (8000b98 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000b74:	4c09      	ldr	r4, [pc, #36]	@ (8000b9c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000b76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b78:	e001      	b.n	8000b7e <LoopFillZerobss>

08000b7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b7c:	3204      	adds	r2, #4

08000b7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b80:	d3fb      	bcc.n	8000b7a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b82:	f002 fa63 	bl	800304c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000b86:	f7ff fb19 	bl	80001bc <main>
  bx lr
 8000b8a:	4770      	bx	lr
  ldr r0, =_sdata
 8000b8c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b90:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000b94:	080039d8 	.word	0x080039d8
  ldr r2, =_sbss
 8000b98:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000b9c:	200002fc 	.word	0x200002fc

08000ba0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ba0:	e7fe      	b.n	8000ba0 <ADC1_2_IRQHandler>
	...

08000ba4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ba8:	4b08      	ldr	r3, [pc, #32]	@ (8000bcc <HAL_Init+0x28>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	4a07      	ldr	r2, [pc, #28]	@ (8000bcc <HAL_Init+0x28>)
 8000bae:	f043 0310 	orr.w	r3, r3, #16
 8000bb2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bb4:	2003      	movs	r0, #3
 8000bb6:	f000 f923 	bl	8000e00 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000bba:	200f      	movs	r0, #15
 8000bbc:	f000 f808 	bl	8000bd0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000bc0:	f7ff fea4 	bl	800090c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000bc4:	2300      	movs	r3, #0
}
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	bf00      	nop
 8000bcc:	40022000 	.word	0x40022000

08000bd0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b082      	sub	sp, #8
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000bd8:	4b12      	ldr	r3, [pc, #72]	@ (8000c24 <HAL_InitTick+0x54>)
 8000bda:	681a      	ldr	r2, [r3, #0]
 8000bdc:	4b12      	ldr	r3, [pc, #72]	@ (8000c28 <HAL_InitTick+0x58>)
 8000bde:	781b      	ldrb	r3, [r3, #0]
 8000be0:	4619      	mov	r1, r3
 8000be2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000be6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000bea:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bee:	4618      	mov	r0, r3
 8000bf0:	f000 f93b 	bl	8000e6a <HAL_SYSTICK_Config>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d001      	beq.n	8000bfe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000bfa:	2301      	movs	r3, #1
 8000bfc:	e00e      	b.n	8000c1c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	2b0f      	cmp	r3, #15
 8000c02:	d80a      	bhi.n	8000c1a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c04:	2200      	movs	r2, #0
 8000c06:	6879      	ldr	r1, [r7, #4]
 8000c08:	f04f 30ff 	mov.w	r0, #4294967295
 8000c0c:	f000 f903 	bl	8000e16 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c10:	4a06      	ldr	r2, [pc, #24]	@ (8000c2c <HAL_InitTick+0x5c>)
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c16:	2300      	movs	r3, #0
 8000c18:	e000      	b.n	8000c1c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c1a:	2301      	movs	r3, #1
}
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	3708      	adds	r7, #8
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	20000000 	.word	0x20000000
 8000c28:	20000008 	.word	0x20000008
 8000c2c:	20000004 	.word	0x20000004

08000c30 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c30:	b480      	push	{r7}
 8000c32:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c34:	4b05      	ldr	r3, [pc, #20]	@ (8000c4c <HAL_IncTick+0x1c>)
 8000c36:	781b      	ldrb	r3, [r3, #0]
 8000c38:	461a      	mov	r2, r3
 8000c3a:	4b05      	ldr	r3, [pc, #20]	@ (8000c50 <HAL_IncTick+0x20>)
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	4413      	add	r3, r2
 8000c40:	4a03      	ldr	r2, [pc, #12]	@ (8000c50 <HAL_IncTick+0x20>)
 8000c42:	6013      	str	r3, [r2, #0]
}
 8000c44:	bf00      	nop
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bc80      	pop	{r7}
 8000c4a:	4770      	bx	lr
 8000c4c:	20000008 	.word	0x20000008
 8000c50:	200001b0 	.word	0x200001b0

08000c54 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c54:	b480      	push	{r7}
 8000c56:	af00      	add	r7, sp, #0
  return uwTick;
 8000c58:	4b02      	ldr	r3, [pc, #8]	@ (8000c64 <HAL_GetTick+0x10>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
}
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bc80      	pop	{r7}
 8000c62:	4770      	bx	lr
 8000c64:	200001b0 	.word	0x200001b0

08000c68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	b085      	sub	sp, #20
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	f003 0307 	and.w	r3, r3, #7
 8000c76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c78:	4b0c      	ldr	r3, [pc, #48]	@ (8000cac <__NVIC_SetPriorityGrouping+0x44>)
 8000c7a:	68db      	ldr	r3, [r3, #12]
 8000c7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c7e:	68ba      	ldr	r2, [r7, #8]
 8000c80:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c84:	4013      	ands	r3, r2
 8000c86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000c88:	68fb      	ldr	r3, [r7, #12]
 8000c8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c8c:	68bb      	ldr	r3, [r7, #8]
 8000c8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c90:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000c94:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c9a:	4a04      	ldr	r2, [pc, #16]	@ (8000cac <__NVIC_SetPriorityGrouping+0x44>)
 8000c9c:	68bb      	ldr	r3, [r7, #8]
 8000c9e:	60d3      	str	r3, [r2, #12]
}
 8000ca0:	bf00      	nop
 8000ca2:	3714      	adds	r7, #20
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	bc80      	pop	{r7}
 8000ca8:	4770      	bx	lr
 8000caa:	bf00      	nop
 8000cac:	e000ed00 	.word	0xe000ed00

08000cb0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000cb4:	4b04      	ldr	r3, [pc, #16]	@ (8000cc8 <__NVIC_GetPriorityGrouping+0x18>)
 8000cb6:	68db      	ldr	r3, [r3, #12]
 8000cb8:	0a1b      	lsrs	r3, r3, #8
 8000cba:	f003 0307 	and.w	r3, r3, #7
}
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bc80      	pop	{r7}
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop
 8000cc8:	e000ed00 	.word	0xe000ed00

08000ccc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	b083      	sub	sp, #12
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	db0b      	blt.n	8000cf6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000cde:	79fb      	ldrb	r3, [r7, #7]
 8000ce0:	f003 021f 	and.w	r2, r3, #31
 8000ce4:	4906      	ldr	r1, [pc, #24]	@ (8000d00 <__NVIC_EnableIRQ+0x34>)
 8000ce6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cea:	095b      	lsrs	r3, r3, #5
 8000cec:	2001      	movs	r0, #1
 8000cee:	fa00 f202 	lsl.w	r2, r0, r2
 8000cf2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000cf6:	bf00      	nop
 8000cf8:	370c      	adds	r7, #12
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bc80      	pop	{r7}
 8000cfe:	4770      	bx	lr
 8000d00:	e000e100 	.word	0xe000e100

08000d04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d04:	b480      	push	{r7}
 8000d06:	b083      	sub	sp, #12
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	6039      	str	r1, [r7, #0]
 8000d0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	db0a      	blt.n	8000d2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d18:	683b      	ldr	r3, [r7, #0]
 8000d1a:	b2da      	uxtb	r2, r3
 8000d1c:	490c      	ldr	r1, [pc, #48]	@ (8000d50 <__NVIC_SetPriority+0x4c>)
 8000d1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d22:	0112      	lsls	r2, r2, #4
 8000d24:	b2d2      	uxtb	r2, r2
 8000d26:	440b      	add	r3, r1
 8000d28:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d2c:	e00a      	b.n	8000d44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d2e:	683b      	ldr	r3, [r7, #0]
 8000d30:	b2da      	uxtb	r2, r3
 8000d32:	4908      	ldr	r1, [pc, #32]	@ (8000d54 <__NVIC_SetPriority+0x50>)
 8000d34:	79fb      	ldrb	r3, [r7, #7]
 8000d36:	f003 030f 	and.w	r3, r3, #15
 8000d3a:	3b04      	subs	r3, #4
 8000d3c:	0112      	lsls	r2, r2, #4
 8000d3e:	b2d2      	uxtb	r2, r2
 8000d40:	440b      	add	r3, r1
 8000d42:	761a      	strb	r2, [r3, #24]
}
 8000d44:	bf00      	nop
 8000d46:	370c      	adds	r7, #12
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bc80      	pop	{r7}
 8000d4c:	4770      	bx	lr
 8000d4e:	bf00      	nop
 8000d50:	e000e100 	.word	0xe000e100
 8000d54:	e000ed00 	.word	0xe000ed00

08000d58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	b089      	sub	sp, #36	@ 0x24
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	60f8      	str	r0, [r7, #12]
 8000d60:	60b9      	str	r1, [r7, #8]
 8000d62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d64:	68fb      	ldr	r3, [r7, #12]
 8000d66:	f003 0307 	and.w	r3, r3, #7
 8000d6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d6c:	69fb      	ldr	r3, [r7, #28]
 8000d6e:	f1c3 0307 	rsb	r3, r3, #7
 8000d72:	2b04      	cmp	r3, #4
 8000d74:	bf28      	it	cs
 8000d76:	2304      	movcs	r3, #4
 8000d78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d7a:	69fb      	ldr	r3, [r7, #28]
 8000d7c:	3304      	adds	r3, #4
 8000d7e:	2b06      	cmp	r3, #6
 8000d80:	d902      	bls.n	8000d88 <NVIC_EncodePriority+0x30>
 8000d82:	69fb      	ldr	r3, [r7, #28]
 8000d84:	3b03      	subs	r3, #3
 8000d86:	e000      	b.n	8000d8a <NVIC_EncodePriority+0x32>
 8000d88:	2300      	movs	r3, #0
 8000d8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d8c:	f04f 32ff 	mov.w	r2, #4294967295
 8000d90:	69bb      	ldr	r3, [r7, #24]
 8000d92:	fa02 f303 	lsl.w	r3, r2, r3
 8000d96:	43da      	mvns	r2, r3
 8000d98:	68bb      	ldr	r3, [r7, #8]
 8000d9a:	401a      	ands	r2, r3
 8000d9c:	697b      	ldr	r3, [r7, #20]
 8000d9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000da0:	f04f 31ff 	mov.w	r1, #4294967295
 8000da4:	697b      	ldr	r3, [r7, #20]
 8000da6:	fa01 f303 	lsl.w	r3, r1, r3
 8000daa:	43d9      	mvns	r1, r3
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000db0:	4313      	orrs	r3, r2
         );
}
 8000db2:	4618      	mov	r0, r3
 8000db4:	3724      	adds	r7, #36	@ 0x24
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bc80      	pop	{r7}
 8000dba:	4770      	bx	lr

08000dbc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b082      	sub	sp, #8
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	3b01      	subs	r3, #1
 8000dc8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000dcc:	d301      	bcc.n	8000dd2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000dce:	2301      	movs	r3, #1
 8000dd0:	e00f      	b.n	8000df2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000dd2:	4a0a      	ldr	r2, [pc, #40]	@ (8000dfc <SysTick_Config+0x40>)
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	3b01      	subs	r3, #1
 8000dd8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000dda:	210f      	movs	r1, #15
 8000ddc:	f04f 30ff 	mov.w	r0, #4294967295
 8000de0:	f7ff ff90 	bl	8000d04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000de4:	4b05      	ldr	r3, [pc, #20]	@ (8000dfc <SysTick_Config+0x40>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000dea:	4b04      	ldr	r3, [pc, #16]	@ (8000dfc <SysTick_Config+0x40>)
 8000dec:	2207      	movs	r2, #7
 8000dee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000df0:	2300      	movs	r3, #0
}
 8000df2:	4618      	mov	r0, r3
 8000df4:	3708      	adds	r7, #8
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}
 8000dfa:	bf00      	nop
 8000dfc:	e000e010 	.word	0xe000e010

08000e00 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b082      	sub	sp, #8
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e08:	6878      	ldr	r0, [r7, #4]
 8000e0a:	f7ff ff2d 	bl	8000c68 <__NVIC_SetPriorityGrouping>
}
 8000e0e:	bf00      	nop
 8000e10:	3708      	adds	r7, #8
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}

08000e16 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e16:	b580      	push	{r7, lr}
 8000e18:	b086      	sub	sp, #24
 8000e1a:	af00      	add	r7, sp, #0
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	60b9      	str	r1, [r7, #8]
 8000e20:	607a      	str	r2, [r7, #4]
 8000e22:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e24:	2300      	movs	r3, #0
 8000e26:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e28:	f7ff ff42 	bl	8000cb0 <__NVIC_GetPriorityGrouping>
 8000e2c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e2e:	687a      	ldr	r2, [r7, #4]
 8000e30:	68b9      	ldr	r1, [r7, #8]
 8000e32:	6978      	ldr	r0, [r7, #20]
 8000e34:	f7ff ff90 	bl	8000d58 <NVIC_EncodePriority>
 8000e38:	4602      	mov	r2, r0
 8000e3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e3e:	4611      	mov	r1, r2
 8000e40:	4618      	mov	r0, r3
 8000e42:	f7ff ff5f 	bl	8000d04 <__NVIC_SetPriority>
}
 8000e46:	bf00      	nop
 8000e48:	3718      	adds	r7, #24
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bd80      	pop	{r7, pc}

08000e4e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e4e:	b580      	push	{r7, lr}
 8000e50:	b082      	sub	sp, #8
 8000e52:	af00      	add	r7, sp, #0
 8000e54:	4603      	mov	r3, r0
 8000e56:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	f7ff ff35 	bl	8000ccc <__NVIC_EnableIRQ>
}
 8000e62:	bf00      	nop
 8000e64:	3708      	adds	r7, #8
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd80      	pop	{r7, pc}

08000e6a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e6a:	b580      	push	{r7, lr}
 8000e6c:	b082      	sub	sp, #8
 8000e6e:	af00      	add	r7, sp, #0
 8000e70:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e72:	6878      	ldr	r0, [r7, #4]
 8000e74:	f7ff ffa2 	bl	8000dbc <SysTick_Config>
 8000e78:	4603      	mov	r3, r0
}
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	3708      	adds	r7, #8
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}

08000e82 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000e82:	b480      	push	{r7}
 8000e84:	b085      	sub	sp, #20
 8000e86:	af00      	add	r7, sp, #0
 8000e88:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000e94:	b2db      	uxtb	r3, r3
 8000e96:	2b02      	cmp	r3, #2
 8000e98:	d008      	beq.n	8000eac <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	2204      	movs	r2, #4
 8000e9e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000ea8:	2301      	movs	r3, #1
 8000eaa:	e020      	b.n	8000eee <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	681a      	ldr	r2, [r3, #0]
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	f022 020e 	bic.w	r2, r2, #14
 8000eba:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	681a      	ldr	r2, [r3, #0]
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	f022 0201 	bic.w	r2, r2, #1
 8000eca:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000ed4:	2101      	movs	r1, #1
 8000ed6:	fa01 f202 	lsl.w	r2, r1, r2
 8000eda:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	2201      	movs	r2, #1
 8000ee0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8000eec:	7bfb      	ldrb	r3, [r7, #15]
}
 8000eee:	4618      	mov	r0, r3
 8000ef0:	3714      	adds	r7, #20
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bc80      	pop	{r7}
 8000ef6:	4770      	bx	lr

08000ef8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b084      	sub	sp, #16
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000f00:	2300      	movs	r3, #0
 8000f02:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000f0a:	b2db      	uxtb	r3, r3
 8000f0c:	2b02      	cmp	r3, #2
 8000f0e:	d005      	beq.n	8000f1c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	2204      	movs	r2, #4
 8000f14:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8000f16:	2301      	movs	r3, #1
 8000f18:	73fb      	strb	r3, [r7, #15]
 8000f1a:	e051      	b.n	8000fc0 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	681a      	ldr	r2, [r3, #0]
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	f022 020e 	bic.w	r2, r2, #14
 8000f2a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	681a      	ldr	r2, [r3, #0]
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	f022 0201 	bic.w	r2, r2, #1
 8000f3a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	4a22      	ldr	r2, [pc, #136]	@ (8000fcc <HAL_DMA_Abort_IT+0xd4>)
 8000f42:	4293      	cmp	r3, r2
 8000f44:	d029      	beq.n	8000f9a <HAL_DMA_Abort_IT+0xa2>
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	4a21      	ldr	r2, [pc, #132]	@ (8000fd0 <HAL_DMA_Abort_IT+0xd8>)
 8000f4c:	4293      	cmp	r3, r2
 8000f4e:	d022      	beq.n	8000f96 <HAL_DMA_Abort_IT+0x9e>
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	4a1f      	ldr	r2, [pc, #124]	@ (8000fd4 <HAL_DMA_Abort_IT+0xdc>)
 8000f56:	4293      	cmp	r3, r2
 8000f58:	d01a      	beq.n	8000f90 <HAL_DMA_Abort_IT+0x98>
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	4a1e      	ldr	r2, [pc, #120]	@ (8000fd8 <HAL_DMA_Abort_IT+0xe0>)
 8000f60:	4293      	cmp	r3, r2
 8000f62:	d012      	beq.n	8000f8a <HAL_DMA_Abort_IT+0x92>
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	4a1c      	ldr	r2, [pc, #112]	@ (8000fdc <HAL_DMA_Abort_IT+0xe4>)
 8000f6a:	4293      	cmp	r3, r2
 8000f6c:	d00a      	beq.n	8000f84 <HAL_DMA_Abort_IT+0x8c>
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	4a1b      	ldr	r2, [pc, #108]	@ (8000fe0 <HAL_DMA_Abort_IT+0xe8>)
 8000f74:	4293      	cmp	r3, r2
 8000f76:	d102      	bne.n	8000f7e <HAL_DMA_Abort_IT+0x86>
 8000f78:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8000f7c:	e00e      	b.n	8000f9c <HAL_DMA_Abort_IT+0xa4>
 8000f7e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000f82:	e00b      	b.n	8000f9c <HAL_DMA_Abort_IT+0xa4>
 8000f84:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000f88:	e008      	b.n	8000f9c <HAL_DMA_Abort_IT+0xa4>
 8000f8a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f8e:	e005      	b.n	8000f9c <HAL_DMA_Abort_IT+0xa4>
 8000f90:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000f94:	e002      	b.n	8000f9c <HAL_DMA_Abort_IT+0xa4>
 8000f96:	2310      	movs	r3, #16
 8000f98:	e000      	b.n	8000f9c <HAL_DMA_Abort_IT+0xa4>
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	4a11      	ldr	r2, [pc, #68]	@ (8000fe4 <HAL_DMA_Abort_IT+0xec>)
 8000f9e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	2201      	movs	r2, #1
 8000fa4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	2200      	movs	r2, #0
 8000fac:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d003      	beq.n	8000fc0 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000fbc:	6878      	ldr	r0, [r7, #4]
 8000fbe:	4798      	blx	r3
    } 
  }
  return status;
 8000fc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	3710      	adds	r7, #16
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	40020008 	.word	0x40020008
 8000fd0:	4002001c 	.word	0x4002001c
 8000fd4:	40020030 	.word	0x40020030
 8000fd8:	40020044 	.word	0x40020044
 8000fdc:	40020058 	.word	0x40020058
 8000fe0:	4002006c 	.word	0x4002006c
 8000fe4:	40020000 	.word	0x40020000

08000fe8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	b08b      	sub	sp, #44	@ 0x2c
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
 8000ff0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ffa:	e161      	b.n	80012c0 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000ffc:	2201      	movs	r2, #1
 8000ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001000:	fa02 f303 	lsl.w	r3, r2, r3
 8001004:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001006:	683b      	ldr	r3, [r7, #0]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	69fa      	ldr	r2, [r7, #28]
 800100c:	4013      	ands	r3, r2
 800100e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001010:	69ba      	ldr	r2, [r7, #24]
 8001012:	69fb      	ldr	r3, [r7, #28]
 8001014:	429a      	cmp	r2, r3
 8001016:	f040 8150 	bne.w	80012ba <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	685b      	ldr	r3, [r3, #4]
 800101e:	4a97      	ldr	r2, [pc, #604]	@ (800127c <HAL_GPIO_Init+0x294>)
 8001020:	4293      	cmp	r3, r2
 8001022:	d05e      	beq.n	80010e2 <HAL_GPIO_Init+0xfa>
 8001024:	4a95      	ldr	r2, [pc, #596]	@ (800127c <HAL_GPIO_Init+0x294>)
 8001026:	4293      	cmp	r3, r2
 8001028:	d875      	bhi.n	8001116 <HAL_GPIO_Init+0x12e>
 800102a:	4a95      	ldr	r2, [pc, #596]	@ (8001280 <HAL_GPIO_Init+0x298>)
 800102c:	4293      	cmp	r3, r2
 800102e:	d058      	beq.n	80010e2 <HAL_GPIO_Init+0xfa>
 8001030:	4a93      	ldr	r2, [pc, #588]	@ (8001280 <HAL_GPIO_Init+0x298>)
 8001032:	4293      	cmp	r3, r2
 8001034:	d86f      	bhi.n	8001116 <HAL_GPIO_Init+0x12e>
 8001036:	4a93      	ldr	r2, [pc, #588]	@ (8001284 <HAL_GPIO_Init+0x29c>)
 8001038:	4293      	cmp	r3, r2
 800103a:	d052      	beq.n	80010e2 <HAL_GPIO_Init+0xfa>
 800103c:	4a91      	ldr	r2, [pc, #580]	@ (8001284 <HAL_GPIO_Init+0x29c>)
 800103e:	4293      	cmp	r3, r2
 8001040:	d869      	bhi.n	8001116 <HAL_GPIO_Init+0x12e>
 8001042:	4a91      	ldr	r2, [pc, #580]	@ (8001288 <HAL_GPIO_Init+0x2a0>)
 8001044:	4293      	cmp	r3, r2
 8001046:	d04c      	beq.n	80010e2 <HAL_GPIO_Init+0xfa>
 8001048:	4a8f      	ldr	r2, [pc, #572]	@ (8001288 <HAL_GPIO_Init+0x2a0>)
 800104a:	4293      	cmp	r3, r2
 800104c:	d863      	bhi.n	8001116 <HAL_GPIO_Init+0x12e>
 800104e:	4a8f      	ldr	r2, [pc, #572]	@ (800128c <HAL_GPIO_Init+0x2a4>)
 8001050:	4293      	cmp	r3, r2
 8001052:	d046      	beq.n	80010e2 <HAL_GPIO_Init+0xfa>
 8001054:	4a8d      	ldr	r2, [pc, #564]	@ (800128c <HAL_GPIO_Init+0x2a4>)
 8001056:	4293      	cmp	r3, r2
 8001058:	d85d      	bhi.n	8001116 <HAL_GPIO_Init+0x12e>
 800105a:	2b12      	cmp	r3, #18
 800105c:	d82a      	bhi.n	80010b4 <HAL_GPIO_Init+0xcc>
 800105e:	2b12      	cmp	r3, #18
 8001060:	d859      	bhi.n	8001116 <HAL_GPIO_Init+0x12e>
 8001062:	a201      	add	r2, pc, #4	@ (adr r2, 8001068 <HAL_GPIO_Init+0x80>)
 8001064:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001068:	080010e3 	.word	0x080010e3
 800106c:	080010bd 	.word	0x080010bd
 8001070:	080010cf 	.word	0x080010cf
 8001074:	08001111 	.word	0x08001111
 8001078:	08001117 	.word	0x08001117
 800107c:	08001117 	.word	0x08001117
 8001080:	08001117 	.word	0x08001117
 8001084:	08001117 	.word	0x08001117
 8001088:	08001117 	.word	0x08001117
 800108c:	08001117 	.word	0x08001117
 8001090:	08001117 	.word	0x08001117
 8001094:	08001117 	.word	0x08001117
 8001098:	08001117 	.word	0x08001117
 800109c:	08001117 	.word	0x08001117
 80010a0:	08001117 	.word	0x08001117
 80010a4:	08001117 	.word	0x08001117
 80010a8:	08001117 	.word	0x08001117
 80010ac:	080010c5 	.word	0x080010c5
 80010b0:	080010d9 	.word	0x080010d9
 80010b4:	4a76      	ldr	r2, [pc, #472]	@ (8001290 <HAL_GPIO_Init+0x2a8>)
 80010b6:	4293      	cmp	r3, r2
 80010b8:	d013      	beq.n	80010e2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80010ba:	e02c      	b.n	8001116 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	68db      	ldr	r3, [r3, #12]
 80010c0:	623b      	str	r3, [r7, #32]
          break;
 80010c2:	e029      	b.n	8001118 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	68db      	ldr	r3, [r3, #12]
 80010c8:	3304      	adds	r3, #4
 80010ca:	623b      	str	r3, [r7, #32]
          break;
 80010cc:	e024      	b.n	8001118 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	68db      	ldr	r3, [r3, #12]
 80010d2:	3308      	adds	r3, #8
 80010d4:	623b      	str	r3, [r7, #32]
          break;
 80010d6:	e01f      	b.n	8001118 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	68db      	ldr	r3, [r3, #12]
 80010dc:	330c      	adds	r3, #12
 80010de:	623b      	str	r3, [r7, #32]
          break;
 80010e0:	e01a      	b.n	8001118 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	689b      	ldr	r3, [r3, #8]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d102      	bne.n	80010f0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80010ea:	2304      	movs	r3, #4
 80010ec:	623b      	str	r3, [r7, #32]
          break;
 80010ee:	e013      	b.n	8001118 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	689b      	ldr	r3, [r3, #8]
 80010f4:	2b01      	cmp	r3, #1
 80010f6:	d105      	bne.n	8001104 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80010f8:	2308      	movs	r3, #8
 80010fa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	69fa      	ldr	r2, [r7, #28]
 8001100:	611a      	str	r2, [r3, #16]
          break;
 8001102:	e009      	b.n	8001118 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001104:	2308      	movs	r3, #8
 8001106:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	69fa      	ldr	r2, [r7, #28]
 800110c:	615a      	str	r2, [r3, #20]
          break;
 800110e:	e003      	b.n	8001118 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001110:	2300      	movs	r3, #0
 8001112:	623b      	str	r3, [r7, #32]
          break;
 8001114:	e000      	b.n	8001118 <HAL_GPIO_Init+0x130>
          break;
 8001116:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001118:	69bb      	ldr	r3, [r7, #24]
 800111a:	2bff      	cmp	r3, #255	@ 0xff
 800111c:	d801      	bhi.n	8001122 <HAL_GPIO_Init+0x13a>
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	e001      	b.n	8001126 <HAL_GPIO_Init+0x13e>
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	3304      	adds	r3, #4
 8001126:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001128:	69bb      	ldr	r3, [r7, #24]
 800112a:	2bff      	cmp	r3, #255	@ 0xff
 800112c:	d802      	bhi.n	8001134 <HAL_GPIO_Init+0x14c>
 800112e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001130:	009b      	lsls	r3, r3, #2
 8001132:	e002      	b.n	800113a <HAL_GPIO_Init+0x152>
 8001134:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001136:	3b08      	subs	r3, #8
 8001138:	009b      	lsls	r3, r3, #2
 800113a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800113c:	697b      	ldr	r3, [r7, #20]
 800113e:	681a      	ldr	r2, [r3, #0]
 8001140:	210f      	movs	r1, #15
 8001142:	693b      	ldr	r3, [r7, #16]
 8001144:	fa01 f303 	lsl.w	r3, r1, r3
 8001148:	43db      	mvns	r3, r3
 800114a:	401a      	ands	r2, r3
 800114c:	6a39      	ldr	r1, [r7, #32]
 800114e:	693b      	ldr	r3, [r7, #16]
 8001150:	fa01 f303 	lsl.w	r3, r1, r3
 8001154:	431a      	orrs	r2, r3
 8001156:	697b      	ldr	r3, [r7, #20]
 8001158:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	685b      	ldr	r3, [r3, #4]
 800115e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001162:	2b00      	cmp	r3, #0
 8001164:	f000 80a9 	beq.w	80012ba <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001168:	4b4a      	ldr	r3, [pc, #296]	@ (8001294 <HAL_GPIO_Init+0x2ac>)
 800116a:	699b      	ldr	r3, [r3, #24]
 800116c:	4a49      	ldr	r2, [pc, #292]	@ (8001294 <HAL_GPIO_Init+0x2ac>)
 800116e:	f043 0301 	orr.w	r3, r3, #1
 8001172:	6193      	str	r3, [r2, #24]
 8001174:	4b47      	ldr	r3, [pc, #284]	@ (8001294 <HAL_GPIO_Init+0x2ac>)
 8001176:	699b      	ldr	r3, [r3, #24]
 8001178:	f003 0301 	and.w	r3, r3, #1
 800117c:	60bb      	str	r3, [r7, #8]
 800117e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001180:	4a45      	ldr	r2, [pc, #276]	@ (8001298 <HAL_GPIO_Init+0x2b0>)
 8001182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001184:	089b      	lsrs	r3, r3, #2
 8001186:	3302      	adds	r3, #2
 8001188:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800118c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800118e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001190:	f003 0303 	and.w	r3, r3, #3
 8001194:	009b      	lsls	r3, r3, #2
 8001196:	220f      	movs	r2, #15
 8001198:	fa02 f303 	lsl.w	r3, r2, r3
 800119c:	43db      	mvns	r3, r3
 800119e:	68fa      	ldr	r2, [r7, #12]
 80011a0:	4013      	ands	r3, r2
 80011a2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	4a3d      	ldr	r2, [pc, #244]	@ (800129c <HAL_GPIO_Init+0x2b4>)
 80011a8:	4293      	cmp	r3, r2
 80011aa:	d00d      	beq.n	80011c8 <HAL_GPIO_Init+0x1e0>
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	4a3c      	ldr	r2, [pc, #240]	@ (80012a0 <HAL_GPIO_Init+0x2b8>)
 80011b0:	4293      	cmp	r3, r2
 80011b2:	d007      	beq.n	80011c4 <HAL_GPIO_Init+0x1dc>
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	4a3b      	ldr	r2, [pc, #236]	@ (80012a4 <HAL_GPIO_Init+0x2bc>)
 80011b8:	4293      	cmp	r3, r2
 80011ba:	d101      	bne.n	80011c0 <HAL_GPIO_Init+0x1d8>
 80011bc:	2302      	movs	r3, #2
 80011be:	e004      	b.n	80011ca <HAL_GPIO_Init+0x1e2>
 80011c0:	2303      	movs	r3, #3
 80011c2:	e002      	b.n	80011ca <HAL_GPIO_Init+0x1e2>
 80011c4:	2301      	movs	r3, #1
 80011c6:	e000      	b.n	80011ca <HAL_GPIO_Init+0x1e2>
 80011c8:	2300      	movs	r3, #0
 80011ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80011cc:	f002 0203 	and.w	r2, r2, #3
 80011d0:	0092      	lsls	r2, r2, #2
 80011d2:	4093      	lsls	r3, r2
 80011d4:	68fa      	ldr	r2, [r7, #12]
 80011d6:	4313      	orrs	r3, r2
 80011d8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80011da:	492f      	ldr	r1, [pc, #188]	@ (8001298 <HAL_GPIO_Init+0x2b0>)
 80011dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011de:	089b      	lsrs	r3, r3, #2
 80011e0:	3302      	adds	r3, #2
 80011e2:	68fa      	ldr	r2, [r7, #12]
 80011e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	685b      	ldr	r3, [r3, #4]
 80011ec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d006      	beq.n	8001202 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80011f4:	4b2c      	ldr	r3, [pc, #176]	@ (80012a8 <HAL_GPIO_Init+0x2c0>)
 80011f6:	689a      	ldr	r2, [r3, #8]
 80011f8:	492b      	ldr	r1, [pc, #172]	@ (80012a8 <HAL_GPIO_Init+0x2c0>)
 80011fa:	69bb      	ldr	r3, [r7, #24]
 80011fc:	4313      	orrs	r3, r2
 80011fe:	608b      	str	r3, [r1, #8]
 8001200:	e006      	b.n	8001210 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001202:	4b29      	ldr	r3, [pc, #164]	@ (80012a8 <HAL_GPIO_Init+0x2c0>)
 8001204:	689a      	ldr	r2, [r3, #8]
 8001206:	69bb      	ldr	r3, [r7, #24]
 8001208:	43db      	mvns	r3, r3
 800120a:	4927      	ldr	r1, [pc, #156]	@ (80012a8 <HAL_GPIO_Init+0x2c0>)
 800120c:	4013      	ands	r3, r2
 800120e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	685b      	ldr	r3, [r3, #4]
 8001214:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001218:	2b00      	cmp	r3, #0
 800121a:	d006      	beq.n	800122a <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800121c:	4b22      	ldr	r3, [pc, #136]	@ (80012a8 <HAL_GPIO_Init+0x2c0>)
 800121e:	68da      	ldr	r2, [r3, #12]
 8001220:	4921      	ldr	r1, [pc, #132]	@ (80012a8 <HAL_GPIO_Init+0x2c0>)
 8001222:	69bb      	ldr	r3, [r7, #24]
 8001224:	4313      	orrs	r3, r2
 8001226:	60cb      	str	r3, [r1, #12]
 8001228:	e006      	b.n	8001238 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800122a:	4b1f      	ldr	r3, [pc, #124]	@ (80012a8 <HAL_GPIO_Init+0x2c0>)
 800122c:	68da      	ldr	r2, [r3, #12]
 800122e:	69bb      	ldr	r3, [r7, #24]
 8001230:	43db      	mvns	r3, r3
 8001232:	491d      	ldr	r1, [pc, #116]	@ (80012a8 <HAL_GPIO_Init+0x2c0>)
 8001234:	4013      	ands	r3, r2
 8001236:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	685b      	ldr	r3, [r3, #4]
 800123c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001240:	2b00      	cmp	r3, #0
 8001242:	d006      	beq.n	8001252 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001244:	4b18      	ldr	r3, [pc, #96]	@ (80012a8 <HAL_GPIO_Init+0x2c0>)
 8001246:	685a      	ldr	r2, [r3, #4]
 8001248:	4917      	ldr	r1, [pc, #92]	@ (80012a8 <HAL_GPIO_Init+0x2c0>)
 800124a:	69bb      	ldr	r3, [r7, #24]
 800124c:	4313      	orrs	r3, r2
 800124e:	604b      	str	r3, [r1, #4]
 8001250:	e006      	b.n	8001260 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001252:	4b15      	ldr	r3, [pc, #84]	@ (80012a8 <HAL_GPIO_Init+0x2c0>)
 8001254:	685a      	ldr	r2, [r3, #4]
 8001256:	69bb      	ldr	r3, [r7, #24]
 8001258:	43db      	mvns	r3, r3
 800125a:	4913      	ldr	r1, [pc, #76]	@ (80012a8 <HAL_GPIO_Init+0x2c0>)
 800125c:	4013      	ands	r3, r2
 800125e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	685b      	ldr	r3, [r3, #4]
 8001264:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001268:	2b00      	cmp	r3, #0
 800126a:	d01f      	beq.n	80012ac <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800126c:	4b0e      	ldr	r3, [pc, #56]	@ (80012a8 <HAL_GPIO_Init+0x2c0>)
 800126e:	681a      	ldr	r2, [r3, #0]
 8001270:	490d      	ldr	r1, [pc, #52]	@ (80012a8 <HAL_GPIO_Init+0x2c0>)
 8001272:	69bb      	ldr	r3, [r7, #24]
 8001274:	4313      	orrs	r3, r2
 8001276:	600b      	str	r3, [r1, #0]
 8001278:	e01f      	b.n	80012ba <HAL_GPIO_Init+0x2d2>
 800127a:	bf00      	nop
 800127c:	10320000 	.word	0x10320000
 8001280:	10310000 	.word	0x10310000
 8001284:	10220000 	.word	0x10220000
 8001288:	10210000 	.word	0x10210000
 800128c:	10120000 	.word	0x10120000
 8001290:	10110000 	.word	0x10110000
 8001294:	40021000 	.word	0x40021000
 8001298:	40010000 	.word	0x40010000
 800129c:	40010800 	.word	0x40010800
 80012a0:	40010c00 	.word	0x40010c00
 80012a4:	40011000 	.word	0x40011000
 80012a8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80012ac:	4b0b      	ldr	r3, [pc, #44]	@ (80012dc <HAL_GPIO_Init+0x2f4>)
 80012ae:	681a      	ldr	r2, [r3, #0]
 80012b0:	69bb      	ldr	r3, [r7, #24]
 80012b2:	43db      	mvns	r3, r3
 80012b4:	4909      	ldr	r1, [pc, #36]	@ (80012dc <HAL_GPIO_Init+0x2f4>)
 80012b6:	4013      	ands	r3, r2
 80012b8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80012ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012bc:	3301      	adds	r3, #1
 80012be:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	681a      	ldr	r2, [r3, #0]
 80012c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012c6:	fa22 f303 	lsr.w	r3, r2, r3
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	f47f ae96 	bne.w	8000ffc <HAL_GPIO_Init+0x14>
  }
}
 80012d0:	bf00      	nop
 80012d2:	bf00      	nop
 80012d4:	372c      	adds	r7, #44	@ 0x2c
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bc80      	pop	{r7}
 80012da:	4770      	bx	lr
 80012dc:	40010400 	.word	0x40010400

080012e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012e0:	b480      	push	{r7}
 80012e2:	b083      	sub	sp, #12
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
 80012e8:	460b      	mov	r3, r1
 80012ea:	807b      	strh	r3, [r7, #2]
 80012ec:	4613      	mov	r3, r2
 80012ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80012f0:	787b      	ldrb	r3, [r7, #1]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d003      	beq.n	80012fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80012f6:	887a      	ldrh	r2, [r7, #2]
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80012fc:	e003      	b.n	8001306 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80012fe:	887b      	ldrh	r3, [r7, #2]
 8001300:	041a      	lsls	r2, r3, #16
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	611a      	str	r2, [r3, #16]
}
 8001306:	bf00      	nop
 8001308:	370c      	adds	r7, #12
 800130a:	46bd      	mov	sp, r7
 800130c:	bc80      	pop	{r7}
 800130e:	4770      	bx	lr

08001310 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001310:	b480      	push	{r7}
 8001312:	b085      	sub	sp, #20
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
 8001318:	460b      	mov	r3, r1
 800131a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	68db      	ldr	r3, [r3, #12]
 8001320:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001322:	887a      	ldrh	r2, [r7, #2]
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	4013      	ands	r3, r2
 8001328:	041a      	lsls	r2, r3, #16
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	43d9      	mvns	r1, r3
 800132e:	887b      	ldrh	r3, [r7, #2]
 8001330:	400b      	ands	r3, r1
 8001332:	431a      	orrs	r2, r3
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	611a      	str	r2, [r3, #16]
}
 8001338:	bf00      	nop
 800133a:	3714      	adds	r7, #20
 800133c:	46bd      	mov	sp, r7
 800133e:	bc80      	pop	{r7}
 8001340:	4770      	bx	lr
	...

08001344 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b086      	sub	sp, #24
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	2b00      	cmp	r3, #0
 8001350:	d101      	bne.n	8001356 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001352:	2301      	movs	r3, #1
 8001354:	e272      	b.n	800183c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	f003 0301 	and.w	r3, r3, #1
 800135e:	2b00      	cmp	r3, #0
 8001360:	f000 8087 	beq.w	8001472 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001364:	4b92      	ldr	r3, [pc, #584]	@ (80015b0 <HAL_RCC_OscConfig+0x26c>)
 8001366:	685b      	ldr	r3, [r3, #4]
 8001368:	f003 030c 	and.w	r3, r3, #12
 800136c:	2b04      	cmp	r3, #4
 800136e:	d00c      	beq.n	800138a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001370:	4b8f      	ldr	r3, [pc, #572]	@ (80015b0 <HAL_RCC_OscConfig+0x26c>)
 8001372:	685b      	ldr	r3, [r3, #4]
 8001374:	f003 030c 	and.w	r3, r3, #12
 8001378:	2b08      	cmp	r3, #8
 800137a:	d112      	bne.n	80013a2 <HAL_RCC_OscConfig+0x5e>
 800137c:	4b8c      	ldr	r3, [pc, #560]	@ (80015b0 <HAL_RCC_OscConfig+0x26c>)
 800137e:	685b      	ldr	r3, [r3, #4]
 8001380:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001384:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001388:	d10b      	bne.n	80013a2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800138a:	4b89      	ldr	r3, [pc, #548]	@ (80015b0 <HAL_RCC_OscConfig+0x26c>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001392:	2b00      	cmp	r3, #0
 8001394:	d06c      	beq.n	8001470 <HAL_RCC_OscConfig+0x12c>
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	685b      	ldr	r3, [r3, #4]
 800139a:	2b00      	cmp	r3, #0
 800139c:	d168      	bne.n	8001470 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800139e:	2301      	movs	r3, #1
 80013a0:	e24c      	b.n	800183c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	685b      	ldr	r3, [r3, #4]
 80013a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80013aa:	d106      	bne.n	80013ba <HAL_RCC_OscConfig+0x76>
 80013ac:	4b80      	ldr	r3, [pc, #512]	@ (80015b0 <HAL_RCC_OscConfig+0x26c>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4a7f      	ldr	r2, [pc, #508]	@ (80015b0 <HAL_RCC_OscConfig+0x26c>)
 80013b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80013b6:	6013      	str	r3, [r2, #0]
 80013b8:	e02e      	b.n	8001418 <HAL_RCC_OscConfig+0xd4>
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d10c      	bne.n	80013dc <HAL_RCC_OscConfig+0x98>
 80013c2:	4b7b      	ldr	r3, [pc, #492]	@ (80015b0 <HAL_RCC_OscConfig+0x26c>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	4a7a      	ldr	r2, [pc, #488]	@ (80015b0 <HAL_RCC_OscConfig+0x26c>)
 80013c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80013cc:	6013      	str	r3, [r2, #0]
 80013ce:	4b78      	ldr	r3, [pc, #480]	@ (80015b0 <HAL_RCC_OscConfig+0x26c>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	4a77      	ldr	r2, [pc, #476]	@ (80015b0 <HAL_RCC_OscConfig+0x26c>)
 80013d4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80013d8:	6013      	str	r3, [r2, #0]
 80013da:	e01d      	b.n	8001418 <HAL_RCC_OscConfig+0xd4>
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80013e4:	d10c      	bne.n	8001400 <HAL_RCC_OscConfig+0xbc>
 80013e6:	4b72      	ldr	r3, [pc, #456]	@ (80015b0 <HAL_RCC_OscConfig+0x26c>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	4a71      	ldr	r2, [pc, #452]	@ (80015b0 <HAL_RCC_OscConfig+0x26c>)
 80013ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80013f0:	6013      	str	r3, [r2, #0]
 80013f2:	4b6f      	ldr	r3, [pc, #444]	@ (80015b0 <HAL_RCC_OscConfig+0x26c>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4a6e      	ldr	r2, [pc, #440]	@ (80015b0 <HAL_RCC_OscConfig+0x26c>)
 80013f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80013fc:	6013      	str	r3, [r2, #0]
 80013fe:	e00b      	b.n	8001418 <HAL_RCC_OscConfig+0xd4>
 8001400:	4b6b      	ldr	r3, [pc, #428]	@ (80015b0 <HAL_RCC_OscConfig+0x26c>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4a6a      	ldr	r2, [pc, #424]	@ (80015b0 <HAL_RCC_OscConfig+0x26c>)
 8001406:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800140a:	6013      	str	r3, [r2, #0]
 800140c:	4b68      	ldr	r3, [pc, #416]	@ (80015b0 <HAL_RCC_OscConfig+0x26c>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	4a67      	ldr	r2, [pc, #412]	@ (80015b0 <HAL_RCC_OscConfig+0x26c>)
 8001412:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001416:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	2b00      	cmp	r3, #0
 800141e:	d013      	beq.n	8001448 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001420:	f7ff fc18 	bl	8000c54 <HAL_GetTick>
 8001424:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001426:	e008      	b.n	800143a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001428:	f7ff fc14 	bl	8000c54 <HAL_GetTick>
 800142c:	4602      	mov	r2, r0
 800142e:	693b      	ldr	r3, [r7, #16]
 8001430:	1ad3      	subs	r3, r2, r3
 8001432:	2b64      	cmp	r3, #100	@ 0x64
 8001434:	d901      	bls.n	800143a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001436:	2303      	movs	r3, #3
 8001438:	e200      	b.n	800183c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800143a:	4b5d      	ldr	r3, [pc, #372]	@ (80015b0 <HAL_RCC_OscConfig+0x26c>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001442:	2b00      	cmp	r3, #0
 8001444:	d0f0      	beq.n	8001428 <HAL_RCC_OscConfig+0xe4>
 8001446:	e014      	b.n	8001472 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001448:	f7ff fc04 	bl	8000c54 <HAL_GetTick>
 800144c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800144e:	e008      	b.n	8001462 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001450:	f7ff fc00 	bl	8000c54 <HAL_GetTick>
 8001454:	4602      	mov	r2, r0
 8001456:	693b      	ldr	r3, [r7, #16]
 8001458:	1ad3      	subs	r3, r2, r3
 800145a:	2b64      	cmp	r3, #100	@ 0x64
 800145c:	d901      	bls.n	8001462 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800145e:	2303      	movs	r3, #3
 8001460:	e1ec      	b.n	800183c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001462:	4b53      	ldr	r3, [pc, #332]	@ (80015b0 <HAL_RCC_OscConfig+0x26c>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800146a:	2b00      	cmp	r3, #0
 800146c:	d1f0      	bne.n	8001450 <HAL_RCC_OscConfig+0x10c>
 800146e:	e000      	b.n	8001472 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001470:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f003 0302 	and.w	r3, r3, #2
 800147a:	2b00      	cmp	r3, #0
 800147c:	d063      	beq.n	8001546 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800147e:	4b4c      	ldr	r3, [pc, #304]	@ (80015b0 <HAL_RCC_OscConfig+0x26c>)
 8001480:	685b      	ldr	r3, [r3, #4]
 8001482:	f003 030c 	and.w	r3, r3, #12
 8001486:	2b00      	cmp	r3, #0
 8001488:	d00b      	beq.n	80014a2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800148a:	4b49      	ldr	r3, [pc, #292]	@ (80015b0 <HAL_RCC_OscConfig+0x26c>)
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	f003 030c 	and.w	r3, r3, #12
 8001492:	2b08      	cmp	r3, #8
 8001494:	d11c      	bne.n	80014d0 <HAL_RCC_OscConfig+0x18c>
 8001496:	4b46      	ldr	r3, [pc, #280]	@ (80015b0 <HAL_RCC_OscConfig+0x26c>)
 8001498:	685b      	ldr	r3, [r3, #4]
 800149a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d116      	bne.n	80014d0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014a2:	4b43      	ldr	r3, [pc, #268]	@ (80015b0 <HAL_RCC_OscConfig+0x26c>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f003 0302 	and.w	r3, r3, #2
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d005      	beq.n	80014ba <HAL_RCC_OscConfig+0x176>
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	691b      	ldr	r3, [r3, #16]
 80014b2:	2b01      	cmp	r3, #1
 80014b4:	d001      	beq.n	80014ba <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80014b6:	2301      	movs	r3, #1
 80014b8:	e1c0      	b.n	800183c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014ba:	4b3d      	ldr	r3, [pc, #244]	@ (80015b0 <HAL_RCC_OscConfig+0x26c>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	695b      	ldr	r3, [r3, #20]
 80014c6:	00db      	lsls	r3, r3, #3
 80014c8:	4939      	ldr	r1, [pc, #228]	@ (80015b0 <HAL_RCC_OscConfig+0x26c>)
 80014ca:	4313      	orrs	r3, r2
 80014cc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014ce:	e03a      	b.n	8001546 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	691b      	ldr	r3, [r3, #16]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d020      	beq.n	800151a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80014d8:	4b36      	ldr	r3, [pc, #216]	@ (80015b4 <HAL_RCC_OscConfig+0x270>)
 80014da:	2201      	movs	r2, #1
 80014dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014de:	f7ff fbb9 	bl	8000c54 <HAL_GetTick>
 80014e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014e4:	e008      	b.n	80014f8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014e6:	f7ff fbb5 	bl	8000c54 <HAL_GetTick>
 80014ea:	4602      	mov	r2, r0
 80014ec:	693b      	ldr	r3, [r7, #16]
 80014ee:	1ad3      	subs	r3, r2, r3
 80014f0:	2b02      	cmp	r3, #2
 80014f2:	d901      	bls.n	80014f8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80014f4:	2303      	movs	r3, #3
 80014f6:	e1a1      	b.n	800183c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014f8:	4b2d      	ldr	r3, [pc, #180]	@ (80015b0 <HAL_RCC_OscConfig+0x26c>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	f003 0302 	and.w	r3, r3, #2
 8001500:	2b00      	cmp	r3, #0
 8001502:	d0f0      	beq.n	80014e6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001504:	4b2a      	ldr	r3, [pc, #168]	@ (80015b0 <HAL_RCC_OscConfig+0x26c>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	695b      	ldr	r3, [r3, #20]
 8001510:	00db      	lsls	r3, r3, #3
 8001512:	4927      	ldr	r1, [pc, #156]	@ (80015b0 <HAL_RCC_OscConfig+0x26c>)
 8001514:	4313      	orrs	r3, r2
 8001516:	600b      	str	r3, [r1, #0]
 8001518:	e015      	b.n	8001546 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800151a:	4b26      	ldr	r3, [pc, #152]	@ (80015b4 <HAL_RCC_OscConfig+0x270>)
 800151c:	2200      	movs	r2, #0
 800151e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001520:	f7ff fb98 	bl	8000c54 <HAL_GetTick>
 8001524:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001526:	e008      	b.n	800153a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001528:	f7ff fb94 	bl	8000c54 <HAL_GetTick>
 800152c:	4602      	mov	r2, r0
 800152e:	693b      	ldr	r3, [r7, #16]
 8001530:	1ad3      	subs	r3, r2, r3
 8001532:	2b02      	cmp	r3, #2
 8001534:	d901      	bls.n	800153a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001536:	2303      	movs	r3, #3
 8001538:	e180      	b.n	800183c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800153a:	4b1d      	ldr	r3, [pc, #116]	@ (80015b0 <HAL_RCC_OscConfig+0x26c>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f003 0302 	and.w	r3, r3, #2
 8001542:	2b00      	cmp	r3, #0
 8001544:	d1f0      	bne.n	8001528 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	f003 0308 	and.w	r3, r3, #8
 800154e:	2b00      	cmp	r3, #0
 8001550:	d03a      	beq.n	80015c8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	699b      	ldr	r3, [r3, #24]
 8001556:	2b00      	cmp	r3, #0
 8001558:	d019      	beq.n	800158e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800155a:	4b17      	ldr	r3, [pc, #92]	@ (80015b8 <HAL_RCC_OscConfig+0x274>)
 800155c:	2201      	movs	r2, #1
 800155e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001560:	f7ff fb78 	bl	8000c54 <HAL_GetTick>
 8001564:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001566:	e008      	b.n	800157a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001568:	f7ff fb74 	bl	8000c54 <HAL_GetTick>
 800156c:	4602      	mov	r2, r0
 800156e:	693b      	ldr	r3, [r7, #16]
 8001570:	1ad3      	subs	r3, r2, r3
 8001572:	2b02      	cmp	r3, #2
 8001574:	d901      	bls.n	800157a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001576:	2303      	movs	r3, #3
 8001578:	e160      	b.n	800183c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800157a:	4b0d      	ldr	r3, [pc, #52]	@ (80015b0 <HAL_RCC_OscConfig+0x26c>)
 800157c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800157e:	f003 0302 	and.w	r3, r3, #2
 8001582:	2b00      	cmp	r3, #0
 8001584:	d0f0      	beq.n	8001568 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001586:	2001      	movs	r0, #1
 8001588:	f000 face 	bl	8001b28 <RCC_Delay>
 800158c:	e01c      	b.n	80015c8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800158e:	4b0a      	ldr	r3, [pc, #40]	@ (80015b8 <HAL_RCC_OscConfig+0x274>)
 8001590:	2200      	movs	r2, #0
 8001592:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001594:	f7ff fb5e 	bl	8000c54 <HAL_GetTick>
 8001598:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800159a:	e00f      	b.n	80015bc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800159c:	f7ff fb5a 	bl	8000c54 <HAL_GetTick>
 80015a0:	4602      	mov	r2, r0
 80015a2:	693b      	ldr	r3, [r7, #16]
 80015a4:	1ad3      	subs	r3, r2, r3
 80015a6:	2b02      	cmp	r3, #2
 80015a8:	d908      	bls.n	80015bc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80015aa:	2303      	movs	r3, #3
 80015ac:	e146      	b.n	800183c <HAL_RCC_OscConfig+0x4f8>
 80015ae:	bf00      	nop
 80015b0:	40021000 	.word	0x40021000
 80015b4:	42420000 	.word	0x42420000
 80015b8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015bc:	4b92      	ldr	r3, [pc, #584]	@ (8001808 <HAL_RCC_OscConfig+0x4c4>)
 80015be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015c0:	f003 0302 	and.w	r3, r3, #2
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d1e9      	bne.n	800159c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	f003 0304 	and.w	r3, r3, #4
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	f000 80a6 	beq.w	8001722 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80015d6:	2300      	movs	r3, #0
 80015d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80015da:	4b8b      	ldr	r3, [pc, #556]	@ (8001808 <HAL_RCC_OscConfig+0x4c4>)
 80015dc:	69db      	ldr	r3, [r3, #28]
 80015de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d10d      	bne.n	8001602 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80015e6:	4b88      	ldr	r3, [pc, #544]	@ (8001808 <HAL_RCC_OscConfig+0x4c4>)
 80015e8:	69db      	ldr	r3, [r3, #28]
 80015ea:	4a87      	ldr	r2, [pc, #540]	@ (8001808 <HAL_RCC_OscConfig+0x4c4>)
 80015ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015f0:	61d3      	str	r3, [r2, #28]
 80015f2:	4b85      	ldr	r3, [pc, #532]	@ (8001808 <HAL_RCC_OscConfig+0x4c4>)
 80015f4:	69db      	ldr	r3, [r3, #28]
 80015f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015fa:	60bb      	str	r3, [r7, #8]
 80015fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80015fe:	2301      	movs	r3, #1
 8001600:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001602:	4b82      	ldr	r3, [pc, #520]	@ (800180c <HAL_RCC_OscConfig+0x4c8>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800160a:	2b00      	cmp	r3, #0
 800160c:	d118      	bne.n	8001640 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800160e:	4b7f      	ldr	r3, [pc, #508]	@ (800180c <HAL_RCC_OscConfig+0x4c8>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	4a7e      	ldr	r2, [pc, #504]	@ (800180c <HAL_RCC_OscConfig+0x4c8>)
 8001614:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001618:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800161a:	f7ff fb1b 	bl	8000c54 <HAL_GetTick>
 800161e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001620:	e008      	b.n	8001634 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001622:	f7ff fb17 	bl	8000c54 <HAL_GetTick>
 8001626:	4602      	mov	r2, r0
 8001628:	693b      	ldr	r3, [r7, #16]
 800162a:	1ad3      	subs	r3, r2, r3
 800162c:	2b64      	cmp	r3, #100	@ 0x64
 800162e:	d901      	bls.n	8001634 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001630:	2303      	movs	r3, #3
 8001632:	e103      	b.n	800183c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001634:	4b75      	ldr	r3, [pc, #468]	@ (800180c <HAL_RCC_OscConfig+0x4c8>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800163c:	2b00      	cmp	r3, #0
 800163e:	d0f0      	beq.n	8001622 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	68db      	ldr	r3, [r3, #12]
 8001644:	2b01      	cmp	r3, #1
 8001646:	d106      	bne.n	8001656 <HAL_RCC_OscConfig+0x312>
 8001648:	4b6f      	ldr	r3, [pc, #444]	@ (8001808 <HAL_RCC_OscConfig+0x4c4>)
 800164a:	6a1b      	ldr	r3, [r3, #32]
 800164c:	4a6e      	ldr	r2, [pc, #440]	@ (8001808 <HAL_RCC_OscConfig+0x4c4>)
 800164e:	f043 0301 	orr.w	r3, r3, #1
 8001652:	6213      	str	r3, [r2, #32]
 8001654:	e02d      	b.n	80016b2 <HAL_RCC_OscConfig+0x36e>
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	68db      	ldr	r3, [r3, #12]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d10c      	bne.n	8001678 <HAL_RCC_OscConfig+0x334>
 800165e:	4b6a      	ldr	r3, [pc, #424]	@ (8001808 <HAL_RCC_OscConfig+0x4c4>)
 8001660:	6a1b      	ldr	r3, [r3, #32]
 8001662:	4a69      	ldr	r2, [pc, #420]	@ (8001808 <HAL_RCC_OscConfig+0x4c4>)
 8001664:	f023 0301 	bic.w	r3, r3, #1
 8001668:	6213      	str	r3, [r2, #32]
 800166a:	4b67      	ldr	r3, [pc, #412]	@ (8001808 <HAL_RCC_OscConfig+0x4c4>)
 800166c:	6a1b      	ldr	r3, [r3, #32]
 800166e:	4a66      	ldr	r2, [pc, #408]	@ (8001808 <HAL_RCC_OscConfig+0x4c4>)
 8001670:	f023 0304 	bic.w	r3, r3, #4
 8001674:	6213      	str	r3, [r2, #32]
 8001676:	e01c      	b.n	80016b2 <HAL_RCC_OscConfig+0x36e>
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	68db      	ldr	r3, [r3, #12]
 800167c:	2b05      	cmp	r3, #5
 800167e:	d10c      	bne.n	800169a <HAL_RCC_OscConfig+0x356>
 8001680:	4b61      	ldr	r3, [pc, #388]	@ (8001808 <HAL_RCC_OscConfig+0x4c4>)
 8001682:	6a1b      	ldr	r3, [r3, #32]
 8001684:	4a60      	ldr	r2, [pc, #384]	@ (8001808 <HAL_RCC_OscConfig+0x4c4>)
 8001686:	f043 0304 	orr.w	r3, r3, #4
 800168a:	6213      	str	r3, [r2, #32]
 800168c:	4b5e      	ldr	r3, [pc, #376]	@ (8001808 <HAL_RCC_OscConfig+0x4c4>)
 800168e:	6a1b      	ldr	r3, [r3, #32]
 8001690:	4a5d      	ldr	r2, [pc, #372]	@ (8001808 <HAL_RCC_OscConfig+0x4c4>)
 8001692:	f043 0301 	orr.w	r3, r3, #1
 8001696:	6213      	str	r3, [r2, #32]
 8001698:	e00b      	b.n	80016b2 <HAL_RCC_OscConfig+0x36e>
 800169a:	4b5b      	ldr	r3, [pc, #364]	@ (8001808 <HAL_RCC_OscConfig+0x4c4>)
 800169c:	6a1b      	ldr	r3, [r3, #32]
 800169e:	4a5a      	ldr	r2, [pc, #360]	@ (8001808 <HAL_RCC_OscConfig+0x4c4>)
 80016a0:	f023 0301 	bic.w	r3, r3, #1
 80016a4:	6213      	str	r3, [r2, #32]
 80016a6:	4b58      	ldr	r3, [pc, #352]	@ (8001808 <HAL_RCC_OscConfig+0x4c4>)
 80016a8:	6a1b      	ldr	r3, [r3, #32]
 80016aa:	4a57      	ldr	r2, [pc, #348]	@ (8001808 <HAL_RCC_OscConfig+0x4c4>)
 80016ac:	f023 0304 	bic.w	r3, r3, #4
 80016b0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	68db      	ldr	r3, [r3, #12]
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d015      	beq.n	80016e6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016ba:	f7ff facb 	bl	8000c54 <HAL_GetTick>
 80016be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016c0:	e00a      	b.n	80016d8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016c2:	f7ff fac7 	bl	8000c54 <HAL_GetTick>
 80016c6:	4602      	mov	r2, r0
 80016c8:	693b      	ldr	r3, [r7, #16]
 80016ca:	1ad3      	subs	r3, r2, r3
 80016cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016d0:	4293      	cmp	r3, r2
 80016d2:	d901      	bls.n	80016d8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80016d4:	2303      	movs	r3, #3
 80016d6:	e0b1      	b.n	800183c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016d8:	4b4b      	ldr	r3, [pc, #300]	@ (8001808 <HAL_RCC_OscConfig+0x4c4>)
 80016da:	6a1b      	ldr	r3, [r3, #32]
 80016dc:	f003 0302 	and.w	r3, r3, #2
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d0ee      	beq.n	80016c2 <HAL_RCC_OscConfig+0x37e>
 80016e4:	e014      	b.n	8001710 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016e6:	f7ff fab5 	bl	8000c54 <HAL_GetTick>
 80016ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016ec:	e00a      	b.n	8001704 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016ee:	f7ff fab1 	bl	8000c54 <HAL_GetTick>
 80016f2:	4602      	mov	r2, r0
 80016f4:	693b      	ldr	r3, [r7, #16]
 80016f6:	1ad3      	subs	r3, r2, r3
 80016f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016fc:	4293      	cmp	r3, r2
 80016fe:	d901      	bls.n	8001704 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001700:	2303      	movs	r3, #3
 8001702:	e09b      	b.n	800183c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001704:	4b40      	ldr	r3, [pc, #256]	@ (8001808 <HAL_RCC_OscConfig+0x4c4>)
 8001706:	6a1b      	ldr	r3, [r3, #32]
 8001708:	f003 0302 	and.w	r3, r3, #2
 800170c:	2b00      	cmp	r3, #0
 800170e:	d1ee      	bne.n	80016ee <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001710:	7dfb      	ldrb	r3, [r7, #23]
 8001712:	2b01      	cmp	r3, #1
 8001714:	d105      	bne.n	8001722 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001716:	4b3c      	ldr	r3, [pc, #240]	@ (8001808 <HAL_RCC_OscConfig+0x4c4>)
 8001718:	69db      	ldr	r3, [r3, #28]
 800171a:	4a3b      	ldr	r2, [pc, #236]	@ (8001808 <HAL_RCC_OscConfig+0x4c4>)
 800171c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001720:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	69db      	ldr	r3, [r3, #28]
 8001726:	2b00      	cmp	r3, #0
 8001728:	f000 8087 	beq.w	800183a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800172c:	4b36      	ldr	r3, [pc, #216]	@ (8001808 <HAL_RCC_OscConfig+0x4c4>)
 800172e:	685b      	ldr	r3, [r3, #4]
 8001730:	f003 030c 	and.w	r3, r3, #12
 8001734:	2b08      	cmp	r3, #8
 8001736:	d061      	beq.n	80017fc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	69db      	ldr	r3, [r3, #28]
 800173c:	2b02      	cmp	r3, #2
 800173e:	d146      	bne.n	80017ce <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001740:	4b33      	ldr	r3, [pc, #204]	@ (8001810 <HAL_RCC_OscConfig+0x4cc>)
 8001742:	2200      	movs	r2, #0
 8001744:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001746:	f7ff fa85 	bl	8000c54 <HAL_GetTick>
 800174a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800174c:	e008      	b.n	8001760 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800174e:	f7ff fa81 	bl	8000c54 <HAL_GetTick>
 8001752:	4602      	mov	r2, r0
 8001754:	693b      	ldr	r3, [r7, #16]
 8001756:	1ad3      	subs	r3, r2, r3
 8001758:	2b02      	cmp	r3, #2
 800175a:	d901      	bls.n	8001760 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800175c:	2303      	movs	r3, #3
 800175e:	e06d      	b.n	800183c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001760:	4b29      	ldr	r3, [pc, #164]	@ (8001808 <HAL_RCC_OscConfig+0x4c4>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001768:	2b00      	cmp	r3, #0
 800176a:	d1f0      	bne.n	800174e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	6a1b      	ldr	r3, [r3, #32]
 8001770:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001774:	d108      	bne.n	8001788 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001776:	4b24      	ldr	r3, [pc, #144]	@ (8001808 <HAL_RCC_OscConfig+0x4c4>)
 8001778:	685b      	ldr	r3, [r3, #4]
 800177a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	689b      	ldr	r3, [r3, #8]
 8001782:	4921      	ldr	r1, [pc, #132]	@ (8001808 <HAL_RCC_OscConfig+0x4c4>)
 8001784:	4313      	orrs	r3, r2
 8001786:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001788:	4b1f      	ldr	r3, [pc, #124]	@ (8001808 <HAL_RCC_OscConfig+0x4c4>)
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	6a19      	ldr	r1, [r3, #32]
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001798:	430b      	orrs	r3, r1
 800179a:	491b      	ldr	r1, [pc, #108]	@ (8001808 <HAL_RCC_OscConfig+0x4c4>)
 800179c:	4313      	orrs	r3, r2
 800179e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80017a0:	4b1b      	ldr	r3, [pc, #108]	@ (8001810 <HAL_RCC_OscConfig+0x4cc>)
 80017a2:	2201      	movs	r2, #1
 80017a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017a6:	f7ff fa55 	bl	8000c54 <HAL_GetTick>
 80017aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80017ac:	e008      	b.n	80017c0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017ae:	f7ff fa51 	bl	8000c54 <HAL_GetTick>
 80017b2:	4602      	mov	r2, r0
 80017b4:	693b      	ldr	r3, [r7, #16]
 80017b6:	1ad3      	subs	r3, r2, r3
 80017b8:	2b02      	cmp	r3, #2
 80017ba:	d901      	bls.n	80017c0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80017bc:	2303      	movs	r3, #3
 80017be:	e03d      	b.n	800183c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80017c0:	4b11      	ldr	r3, [pc, #68]	@ (8001808 <HAL_RCC_OscConfig+0x4c4>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d0f0      	beq.n	80017ae <HAL_RCC_OscConfig+0x46a>
 80017cc:	e035      	b.n	800183a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017ce:	4b10      	ldr	r3, [pc, #64]	@ (8001810 <HAL_RCC_OscConfig+0x4cc>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017d4:	f7ff fa3e 	bl	8000c54 <HAL_GetTick>
 80017d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017da:	e008      	b.n	80017ee <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017dc:	f7ff fa3a 	bl	8000c54 <HAL_GetTick>
 80017e0:	4602      	mov	r2, r0
 80017e2:	693b      	ldr	r3, [r7, #16]
 80017e4:	1ad3      	subs	r3, r2, r3
 80017e6:	2b02      	cmp	r3, #2
 80017e8:	d901      	bls.n	80017ee <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80017ea:	2303      	movs	r3, #3
 80017ec:	e026      	b.n	800183c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017ee:	4b06      	ldr	r3, [pc, #24]	@ (8001808 <HAL_RCC_OscConfig+0x4c4>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d1f0      	bne.n	80017dc <HAL_RCC_OscConfig+0x498>
 80017fa:	e01e      	b.n	800183a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	69db      	ldr	r3, [r3, #28]
 8001800:	2b01      	cmp	r3, #1
 8001802:	d107      	bne.n	8001814 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001804:	2301      	movs	r3, #1
 8001806:	e019      	b.n	800183c <HAL_RCC_OscConfig+0x4f8>
 8001808:	40021000 	.word	0x40021000
 800180c:	40007000 	.word	0x40007000
 8001810:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001814:	4b0b      	ldr	r3, [pc, #44]	@ (8001844 <HAL_RCC_OscConfig+0x500>)
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	6a1b      	ldr	r3, [r3, #32]
 8001824:	429a      	cmp	r2, r3
 8001826:	d106      	bne.n	8001836 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001832:	429a      	cmp	r2, r3
 8001834:	d001      	beq.n	800183a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001836:	2301      	movs	r3, #1
 8001838:	e000      	b.n	800183c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800183a:	2300      	movs	r3, #0
}
 800183c:	4618      	mov	r0, r3
 800183e:	3718      	adds	r7, #24
 8001840:	46bd      	mov	sp, r7
 8001842:	bd80      	pop	{r7, pc}
 8001844:	40021000 	.word	0x40021000

08001848 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b084      	sub	sp, #16
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
 8001850:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d101      	bne.n	800185c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001858:	2301      	movs	r3, #1
 800185a:	e0d0      	b.n	80019fe <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800185c:	4b6a      	ldr	r3, [pc, #424]	@ (8001a08 <HAL_RCC_ClockConfig+0x1c0>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f003 0307 	and.w	r3, r3, #7
 8001864:	683a      	ldr	r2, [r7, #0]
 8001866:	429a      	cmp	r2, r3
 8001868:	d910      	bls.n	800188c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800186a:	4b67      	ldr	r3, [pc, #412]	@ (8001a08 <HAL_RCC_ClockConfig+0x1c0>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f023 0207 	bic.w	r2, r3, #7
 8001872:	4965      	ldr	r1, [pc, #404]	@ (8001a08 <HAL_RCC_ClockConfig+0x1c0>)
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	4313      	orrs	r3, r2
 8001878:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800187a:	4b63      	ldr	r3, [pc, #396]	@ (8001a08 <HAL_RCC_ClockConfig+0x1c0>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f003 0307 	and.w	r3, r3, #7
 8001882:	683a      	ldr	r2, [r7, #0]
 8001884:	429a      	cmp	r2, r3
 8001886:	d001      	beq.n	800188c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001888:	2301      	movs	r3, #1
 800188a:	e0b8      	b.n	80019fe <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f003 0302 	and.w	r3, r3, #2
 8001894:	2b00      	cmp	r3, #0
 8001896:	d020      	beq.n	80018da <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f003 0304 	and.w	r3, r3, #4
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d005      	beq.n	80018b0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80018a4:	4b59      	ldr	r3, [pc, #356]	@ (8001a0c <HAL_RCC_ClockConfig+0x1c4>)
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	4a58      	ldr	r2, [pc, #352]	@ (8001a0c <HAL_RCC_ClockConfig+0x1c4>)
 80018aa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80018ae:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f003 0308 	and.w	r3, r3, #8
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d005      	beq.n	80018c8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80018bc:	4b53      	ldr	r3, [pc, #332]	@ (8001a0c <HAL_RCC_ClockConfig+0x1c4>)
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	4a52      	ldr	r2, [pc, #328]	@ (8001a0c <HAL_RCC_ClockConfig+0x1c4>)
 80018c2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80018c6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018c8:	4b50      	ldr	r3, [pc, #320]	@ (8001a0c <HAL_RCC_ClockConfig+0x1c4>)
 80018ca:	685b      	ldr	r3, [r3, #4]
 80018cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	689b      	ldr	r3, [r3, #8]
 80018d4:	494d      	ldr	r1, [pc, #308]	@ (8001a0c <HAL_RCC_ClockConfig+0x1c4>)
 80018d6:	4313      	orrs	r3, r2
 80018d8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f003 0301 	and.w	r3, r3, #1
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d040      	beq.n	8001968 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	685b      	ldr	r3, [r3, #4]
 80018ea:	2b01      	cmp	r3, #1
 80018ec:	d107      	bne.n	80018fe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018ee:	4b47      	ldr	r3, [pc, #284]	@ (8001a0c <HAL_RCC_ClockConfig+0x1c4>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d115      	bne.n	8001926 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018fa:	2301      	movs	r3, #1
 80018fc:	e07f      	b.n	80019fe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	685b      	ldr	r3, [r3, #4]
 8001902:	2b02      	cmp	r3, #2
 8001904:	d107      	bne.n	8001916 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001906:	4b41      	ldr	r3, [pc, #260]	@ (8001a0c <HAL_RCC_ClockConfig+0x1c4>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800190e:	2b00      	cmp	r3, #0
 8001910:	d109      	bne.n	8001926 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001912:	2301      	movs	r3, #1
 8001914:	e073      	b.n	80019fe <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001916:	4b3d      	ldr	r3, [pc, #244]	@ (8001a0c <HAL_RCC_ClockConfig+0x1c4>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f003 0302 	and.w	r3, r3, #2
 800191e:	2b00      	cmp	r3, #0
 8001920:	d101      	bne.n	8001926 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001922:	2301      	movs	r3, #1
 8001924:	e06b      	b.n	80019fe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001926:	4b39      	ldr	r3, [pc, #228]	@ (8001a0c <HAL_RCC_ClockConfig+0x1c4>)
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	f023 0203 	bic.w	r2, r3, #3
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	685b      	ldr	r3, [r3, #4]
 8001932:	4936      	ldr	r1, [pc, #216]	@ (8001a0c <HAL_RCC_ClockConfig+0x1c4>)
 8001934:	4313      	orrs	r3, r2
 8001936:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001938:	f7ff f98c 	bl	8000c54 <HAL_GetTick>
 800193c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800193e:	e00a      	b.n	8001956 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001940:	f7ff f988 	bl	8000c54 <HAL_GetTick>
 8001944:	4602      	mov	r2, r0
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	1ad3      	subs	r3, r2, r3
 800194a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800194e:	4293      	cmp	r3, r2
 8001950:	d901      	bls.n	8001956 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001952:	2303      	movs	r3, #3
 8001954:	e053      	b.n	80019fe <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001956:	4b2d      	ldr	r3, [pc, #180]	@ (8001a0c <HAL_RCC_ClockConfig+0x1c4>)
 8001958:	685b      	ldr	r3, [r3, #4]
 800195a:	f003 020c 	and.w	r2, r3, #12
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	685b      	ldr	r3, [r3, #4]
 8001962:	009b      	lsls	r3, r3, #2
 8001964:	429a      	cmp	r2, r3
 8001966:	d1eb      	bne.n	8001940 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001968:	4b27      	ldr	r3, [pc, #156]	@ (8001a08 <HAL_RCC_ClockConfig+0x1c0>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f003 0307 	and.w	r3, r3, #7
 8001970:	683a      	ldr	r2, [r7, #0]
 8001972:	429a      	cmp	r2, r3
 8001974:	d210      	bcs.n	8001998 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001976:	4b24      	ldr	r3, [pc, #144]	@ (8001a08 <HAL_RCC_ClockConfig+0x1c0>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f023 0207 	bic.w	r2, r3, #7
 800197e:	4922      	ldr	r1, [pc, #136]	@ (8001a08 <HAL_RCC_ClockConfig+0x1c0>)
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	4313      	orrs	r3, r2
 8001984:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001986:	4b20      	ldr	r3, [pc, #128]	@ (8001a08 <HAL_RCC_ClockConfig+0x1c0>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f003 0307 	and.w	r3, r3, #7
 800198e:	683a      	ldr	r2, [r7, #0]
 8001990:	429a      	cmp	r2, r3
 8001992:	d001      	beq.n	8001998 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001994:	2301      	movs	r3, #1
 8001996:	e032      	b.n	80019fe <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f003 0304 	and.w	r3, r3, #4
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d008      	beq.n	80019b6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019a4:	4b19      	ldr	r3, [pc, #100]	@ (8001a0c <HAL_RCC_ClockConfig+0x1c4>)
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	68db      	ldr	r3, [r3, #12]
 80019b0:	4916      	ldr	r1, [pc, #88]	@ (8001a0c <HAL_RCC_ClockConfig+0x1c4>)
 80019b2:	4313      	orrs	r3, r2
 80019b4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f003 0308 	and.w	r3, r3, #8
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d009      	beq.n	80019d6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80019c2:	4b12      	ldr	r3, [pc, #72]	@ (8001a0c <HAL_RCC_ClockConfig+0x1c4>)
 80019c4:	685b      	ldr	r3, [r3, #4]
 80019c6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	691b      	ldr	r3, [r3, #16]
 80019ce:	00db      	lsls	r3, r3, #3
 80019d0:	490e      	ldr	r1, [pc, #56]	@ (8001a0c <HAL_RCC_ClockConfig+0x1c4>)
 80019d2:	4313      	orrs	r3, r2
 80019d4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80019d6:	f000 f821 	bl	8001a1c <HAL_RCC_GetSysClockFreq>
 80019da:	4602      	mov	r2, r0
 80019dc:	4b0b      	ldr	r3, [pc, #44]	@ (8001a0c <HAL_RCC_ClockConfig+0x1c4>)
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	091b      	lsrs	r3, r3, #4
 80019e2:	f003 030f 	and.w	r3, r3, #15
 80019e6:	490a      	ldr	r1, [pc, #40]	@ (8001a10 <HAL_RCC_ClockConfig+0x1c8>)
 80019e8:	5ccb      	ldrb	r3, [r1, r3]
 80019ea:	fa22 f303 	lsr.w	r3, r2, r3
 80019ee:	4a09      	ldr	r2, [pc, #36]	@ (8001a14 <HAL_RCC_ClockConfig+0x1cc>)
 80019f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80019f2:	4b09      	ldr	r3, [pc, #36]	@ (8001a18 <HAL_RCC_ClockConfig+0x1d0>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	4618      	mov	r0, r3
 80019f8:	f7ff f8ea 	bl	8000bd0 <HAL_InitTick>

  return HAL_OK;
 80019fc:	2300      	movs	r3, #0
}
 80019fe:	4618      	mov	r0, r3
 8001a00:	3710      	adds	r7, #16
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	40022000 	.word	0x40022000
 8001a0c:	40021000 	.word	0x40021000
 8001a10:	08003970 	.word	0x08003970
 8001a14:	20000000 	.word	0x20000000
 8001a18:	20000004 	.word	0x20000004

08001a1c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	b087      	sub	sp, #28
 8001a20:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001a22:	2300      	movs	r3, #0
 8001a24:	60fb      	str	r3, [r7, #12]
 8001a26:	2300      	movs	r3, #0
 8001a28:	60bb      	str	r3, [r7, #8]
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	617b      	str	r3, [r7, #20]
 8001a2e:	2300      	movs	r3, #0
 8001a30:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001a32:	2300      	movs	r3, #0
 8001a34:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001a36:	4b1e      	ldr	r3, [pc, #120]	@ (8001ab0 <HAL_RCC_GetSysClockFreq+0x94>)
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	f003 030c 	and.w	r3, r3, #12
 8001a42:	2b04      	cmp	r3, #4
 8001a44:	d002      	beq.n	8001a4c <HAL_RCC_GetSysClockFreq+0x30>
 8001a46:	2b08      	cmp	r3, #8
 8001a48:	d003      	beq.n	8001a52 <HAL_RCC_GetSysClockFreq+0x36>
 8001a4a:	e027      	b.n	8001a9c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001a4c:	4b19      	ldr	r3, [pc, #100]	@ (8001ab4 <HAL_RCC_GetSysClockFreq+0x98>)
 8001a4e:	613b      	str	r3, [r7, #16]
      break;
 8001a50:	e027      	b.n	8001aa2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	0c9b      	lsrs	r3, r3, #18
 8001a56:	f003 030f 	and.w	r3, r3, #15
 8001a5a:	4a17      	ldr	r2, [pc, #92]	@ (8001ab8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001a5c:	5cd3      	ldrb	r3, [r2, r3]
 8001a5e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d010      	beq.n	8001a8c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001a6a:	4b11      	ldr	r3, [pc, #68]	@ (8001ab0 <HAL_RCC_GetSysClockFreq+0x94>)
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	0c5b      	lsrs	r3, r3, #17
 8001a70:	f003 0301 	and.w	r3, r3, #1
 8001a74:	4a11      	ldr	r2, [pc, #68]	@ (8001abc <HAL_RCC_GetSysClockFreq+0xa0>)
 8001a76:	5cd3      	ldrb	r3, [r2, r3]
 8001a78:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	4a0d      	ldr	r2, [pc, #52]	@ (8001ab4 <HAL_RCC_GetSysClockFreq+0x98>)
 8001a7e:	fb03 f202 	mul.w	r2, r3, r2
 8001a82:	68bb      	ldr	r3, [r7, #8]
 8001a84:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a88:	617b      	str	r3, [r7, #20]
 8001a8a:	e004      	b.n	8001a96 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	4a0c      	ldr	r2, [pc, #48]	@ (8001ac0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001a90:	fb02 f303 	mul.w	r3, r2, r3
 8001a94:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001a96:	697b      	ldr	r3, [r7, #20]
 8001a98:	613b      	str	r3, [r7, #16]
      break;
 8001a9a:	e002      	b.n	8001aa2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001a9c:	4b05      	ldr	r3, [pc, #20]	@ (8001ab4 <HAL_RCC_GetSysClockFreq+0x98>)
 8001a9e:	613b      	str	r3, [r7, #16]
      break;
 8001aa0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001aa2:	693b      	ldr	r3, [r7, #16]
}
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	371c      	adds	r7, #28
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bc80      	pop	{r7}
 8001aac:	4770      	bx	lr
 8001aae:	bf00      	nop
 8001ab0:	40021000 	.word	0x40021000
 8001ab4:	007a1200 	.word	0x007a1200
 8001ab8:	08003988 	.word	0x08003988
 8001abc:	08003998 	.word	0x08003998
 8001ac0:	003d0900 	.word	0x003d0900

08001ac4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ac8:	4b02      	ldr	r3, [pc, #8]	@ (8001ad4 <HAL_RCC_GetHCLKFreq+0x10>)
 8001aca:	681b      	ldr	r3, [r3, #0]
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bc80      	pop	{r7}
 8001ad2:	4770      	bx	lr
 8001ad4:	20000000 	.word	0x20000000

08001ad8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001adc:	f7ff fff2 	bl	8001ac4 <HAL_RCC_GetHCLKFreq>
 8001ae0:	4602      	mov	r2, r0
 8001ae2:	4b05      	ldr	r3, [pc, #20]	@ (8001af8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	0a1b      	lsrs	r3, r3, #8
 8001ae8:	f003 0307 	and.w	r3, r3, #7
 8001aec:	4903      	ldr	r1, [pc, #12]	@ (8001afc <HAL_RCC_GetPCLK1Freq+0x24>)
 8001aee:	5ccb      	ldrb	r3, [r1, r3]
 8001af0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001af4:	4618      	mov	r0, r3
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	40021000 	.word	0x40021000
 8001afc:	08003980 	.word	0x08003980

08001b00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001b04:	f7ff ffde 	bl	8001ac4 <HAL_RCC_GetHCLKFreq>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	4b05      	ldr	r3, [pc, #20]	@ (8001b20 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	0adb      	lsrs	r3, r3, #11
 8001b10:	f003 0307 	and.w	r3, r3, #7
 8001b14:	4903      	ldr	r1, [pc, #12]	@ (8001b24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b16:	5ccb      	ldrb	r3, [r1, r3]
 8001b18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	bd80      	pop	{r7, pc}
 8001b20:	40021000 	.word	0x40021000
 8001b24:	08003980 	.word	0x08003980

08001b28 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b085      	sub	sp, #20
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001b30:	4b0a      	ldr	r3, [pc, #40]	@ (8001b5c <RCC_Delay+0x34>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a0a      	ldr	r2, [pc, #40]	@ (8001b60 <RCC_Delay+0x38>)
 8001b36:	fba2 2303 	umull	r2, r3, r2, r3
 8001b3a:	0a5b      	lsrs	r3, r3, #9
 8001b3c:	687a      	ldr	r2, [r7, #4]
 8001b3e:	fb02 f303 	mul.w	r3, r2, r3
 8001b42:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001b44:	bf00      	nop
  }
  while (Delay --);
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	1e5a      	subs	r2, r3, #1
 8001b4a:	60fa      	str	r2, [r7, #12]
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d1f9      	bne.n	8001b44 <RCC_Delay+0x1c>
}
 8001b50:	bf00      	nop
 8001b52:	bf00      	nop
 8001b54:	3714      	adds	r7, #20
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bc80      	pop	{r7}
 8001b5a:	4770      	bx	lr
 8001b5c:	20000000 	.word	0x20000000
 8001b60:	10624dd3 	.word	0x10624dd3

08001b64 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b082      	sub	sp, #8
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d101      	bne.n	8001b76 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001b72:	2301      	movs	r3, #1
 8001b74:	e041      	b.n	8001bfa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001b7c:	b2db      	uxtb	r3, r3
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d106      	bne.n	8001b90 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	2200      	movs	r2, #0
 8001b86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001b8a:	6878      	ldr	r0, [r7, #4]
 8001b8c:	f7fe fef0 	bl	8000970 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	2202      	movs	r2, #2
 8001b94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681a      	ldr	r2, [r3, #0]
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	3304      	adds	r3, #4
 8001ba0:	4619      	mov	r1, r3
 8001ba2:	4610      	mov	r0, r2
 8001ba4:	f000 fa56 	bl	8002054 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2201      	movs	r2, #1
 8001bac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	2201      	movs	r2, #1
 8001bb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	2201      	movs	r2, #1
 8001bbc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	2201      	movs	r2, #1
 8001bc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2201      	movs	r2, #1
 8001bcc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2201      	movs	r2, #1
 8001bd4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2201      	movs	r2, #1
 8001bdc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2201      	movs	r2, #1
 8001be4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2201      	movs	r2, #1
 8001bec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	2201      	movs	r2, #1
 8001bf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001bf8:	2300      	movs	r3, #0
}
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	3708      	adds	r7, #8
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}
	...

08001c04 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b085      	sub	sp, #20
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001c12:	b2db      	uxtb	r3, r3
 8001c14:	2b01      	cmp	r3, #1
 8001c16:	d001      	beq.n	8001c1c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001c18:	2301      	movs	r3, #1
 8001c1a:	e035      	b.n	8001c88 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	2202      	movs	r2, #2
 8001c20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	68da      	ldr	r2, [r3, #12]
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f042 0201 	orr.w	r2, r2, #1
 8001c32:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a16      	ldr	r2, [pc, #88]	@ (8001c94 <HAL_TIM_Base_Start_IT+0x90>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d009      	beq.n	8001c52 <HAL_TIM_Base_Start_IT+0x4e>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c46:	d004      	beq.n	8001c52 <HAL_TIM_Base_Start_IT+0x4e>
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4a12      	ldr	r2, [pc, #72]	@ (8001c98 <HAL_TIM_Base_Start_IT+0x94>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d111      	bne.n	8001c76 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	689b      	ldr	r3, [r3, #8]
 8001c58:	f003 0307 	and.w	r3, r3, #7
 8001c5c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	2b06      	cmp	r3, #6
 8001c62:	d010      	beq.n	8001c86 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	681a      	ldr	r2, [r3, #0]
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f042 0201 	orr.w	r2, r2, #1
 8001c72:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001c74:	e007      	b.n	8001c86 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	681a      	ldr	r2, [r3, #0]
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	f042 0201 	orr.w	r2, r2, #1
 8001c84:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001c86:	2300      	movs	r3, #0
}
 8001c88:	4618      	mov	r0, r3
 8001c8a:	3714      	adds	r7, #20
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bc80      	pop	{r7}
 8001c90:	4770      	bx	lr
 8001c92:	bf00      	nop
 8001c94:	40012c00 	.word	0x40012c00
 8001c98:	40000400 	.word	0x40000400

08001c9c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b084      	sub	sp, #16
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	68db      	ldr	r3, [r3, #12]
 8001caa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	691b      	ldr	r3, [r3, #16]
 8001cb2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001cb4:	68bb      	ldr	r3, [r7, #8]
 8001cb6:	f003 0302 	and.w	r3, r3, #2
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d020      	beq.n	8001d00 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	f003 0302 	and.w	r3, r3, #2
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d01b      	beq.n	8001d00 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f06f 0202 	mvn.w	r2, #2
 8001cd0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	699b      	ldr	r3, [r3, #24]
 8001cde:	f003 0303 	and.w	r3, r3, #3
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d003      	beq.n	8001cee <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001ce6:	6878      	ldr	r0, [r7, #4]
 8001ce8:	f000 f998 	bl	800201c <HAL_TIM_IC_CaptureCallback>
 8001cec:	e005      	b.n	8001cfa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001cee:	6878      	ldr	r0, [r7, #4]
 8001cf0:	f000 f98b 	bl	800200a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001cf4:	6878      	ldr	r0, [r7, #4]
 8001cf6:	f000 f99a 	bl	800202e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001d00:	68bb      	ldr	r3, [r7, #8]
 8001d02:	f003 0304 	and.w	r3, r3, #4
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d020      	beq.n	8001d4c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	f003 0304 	and.w	r3, r3, #4
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d01b      	beq.n	8001d4c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f06f 0204 	mvn.w	r2, #4
 8001d1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	2202      	movs	r2, #2
 8001d22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	699b      	ldr	r3, [r3, #24]
 8001d2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d003      	beq.n	8001d3a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d32:	6878      	ldr	r0, [r7, #4]
 8001d34:	f000 f972 	bl	800201c <HAL_TIM_IC_CaptureCallback>
 8001d38:	e005      	b.n	8001d46 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d3a:	6878      	ldr	r0, [r7, #4]
 8001d3c:	f000 f965 	bl	800200a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d40:	6878      	ldr	r0, [r7, #4]
 8001d42:	f000 f974 	bl	800202e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2200      	movs	r2, #0
 8001d4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001d4c:	68bb      	ldr	r3, [r7, #8]
 8001d4e:	f003 0308 	and.w	r3, r3, #8
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d020      	beq.n	8001d98 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	f003 0308 	and.w	r3, r3, #8
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d01b      	beq.n	8001d98 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f06f 0208 	mvn.w	r2, #8
 8001d68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	2204      	movs	r2, #4
 8001d6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	69db      	ldr	r3, [r3, #28]
 8001d76:	f003 0303 	and.w	r3, r3, #3
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d003      	beq.n	8001d86 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d7e:	6878      	ldr	r0, [r7, #4]
 8001d80:	f000 f94c 	bl	800201c <HAL_TIM_IC_CaptureCallback>
 8001d84:	e005      	b.n	8001d92 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d86:	6878      	ldr	r0, [r7, #4]
 8001d88:	f000 f93f 	bl	800200a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d8c:	6878      	ldr	r0, [r7, #4]
 8001d8e:	f000 f94e 	bl	800202e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	2200      	movs	r2, #0
 8001d96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001d98:	68bb      	ldr	r3, [r7, #8]
 8001d9a:	f003 0310 	and.w	r3, r3, #16
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d020      	beq.n	8001de4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	f003 0310 	and.w	r3, r3, #16
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d01b      	beq.n	8001de4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f06f 0210 	mvn.w	r2, #16
 8001db4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	2208      	movs	r2, #8
 8001dba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	69db      	ldr	r3, [r3, #28]
 8001dc2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d003      	beq.n	8001dd2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001dca:	6878      	ldr	r0, [r7, #4]
 8001dcc:	f000 f926 	bl	800201c <HAL_TIM_IC_CaptureCallback>
 8001dd0:	e005      	b.n	8001dde <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001dd2:	6878      	ldr	r0, [r7, #4]
 8001dd4:	f000 f919 	bl	800200a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001dd8:	6878      	ldr	r0, [r7, #4]
 8001dda:	f000 f928 	bl	800202e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	2200      	movs	r2, #0
 8001de2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001de4:	68bb      	ldr	r3, [r7, #8]
 8001de6:	f003 0301 	and.w	r3, r3, #1
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d00c      	beq.n	8001e08 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	f003 0301 	and.w	r3, r3, #1
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d007      	beq.n	8001e08 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f06f 0201 	mvn.w	r2, #1
 8001e00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001e02:	6878      	ldr	r0, [r7, #4]
 8001e04:	f7fe fb44 	bl	8000490 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001e08:	68bb      	ldr	r3, [r7, #8]
 8001e0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d00c      	beq.n	8001e2c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d007      	beq.n	8001e2c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001e24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001e26:	6878      	ldr	r0, [r7, #4]
 8001e28:	f000 fa6f 	bl	800230a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001e2c:	68bb      	ldr	r3, [r7, #8]
 8001e2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d00c      	beq.n	8001e50 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d007      	beq.n	8001e50 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001e48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001e4a:	6878      	ldr	r0, [r7, #4]
 8001e4c:	f000 f8f8 	bl	8002040 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001e50:	68bb      	ldr	r3, [r7, #8]
 8001e52:	f003 0320 	and.w	r3, r3, #32
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d00c      	beq.n	8001e74 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	f003 0320 	and.w	r3, r3, #32
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d007      	beq.n	8001e74 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f06f 0220 	mvn.w	r2, #32
 8001e6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001e6e:	6878      	ldr	r0, [r7, #4]
 8001e70:	f000 fa42 	bl	80022f8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001e74:	bf00      	nop
 8001e76:	3710      	adds	r7, #16
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}

08001e7c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b084      	sub	sp, #16
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
 8001e84:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001e86:	2300      	movs	r3, #0
 8001e88:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001e90:	2b01      	cmp	r3, #1
 8001e92:	d101      	bne.n	8001e98 <HAL_TIM_ConfigClockSource+0x1c>
 8001e94:	2302      	movs	r3, #2
 8001e96:	e0b4      	b.n	8002002 <HAL_TIM_ConfigClockSource+0x186>
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2201      	movs	r2, #1
 8001e9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2202      	movs	r2, #2
 8001ea4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	689b      	ldr	r3, [r3, #8]
 8001eae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001eb0:	68bb      	ldr	r3, [r7, #8]
 8001eb2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8001eb6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001eb8:	68bb      	ldr	r3, [r7, #8]
 8001eba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8001ebe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	68ba      	ldr	r2, [r7, #8]
 8001ec6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001ed0:	d03e      	beq.n	8001f50 <HAL_TIM_ConfigClockSource+0xd4>
 8001ed2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001ed6:	f200 8087 	bhi.w	8001fe8 <HAL_TIM_ConfigClockSource+0x16c>
 8001eda:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001ede:	f000 8086 	beq.w	8001fee <HAL_TIM_ConfigClockSource+0x172>
 8001ee2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001ee6:	d87f      	bhi.n	8001fe8 <HAL_TIM_ConfigClockSource+0x16c>
 8001ee8:	2b70      	cmp	r3, #112	@ 0x70
 8001eea:	d01a      	beq.n	8001f22 <HAL_TIM_ConfigClockSource+0xa6>
 8001eec:	2b70      	cmp	r3, #112	@ 0x70
 8001eee:	d87b      	bhi.n	8001fe8 <HAL_TIM_ConfigClockSource+0x16c>
 8001ef0:	2b60      	cmp	r3, #96	@ 0x60
 8001ef2:	d050      	beq.n	8001f96 <HAL_TIM_ConfigClockSource+0x11a>
 8001ef4:	2b60      	cmp	r3, #96	@ 0x60
 8001ef6:	d877      	bhi.n	8001fe8 <HAL_TIM_ConfigClockSource+0x16c>
 8001ef8:	2b50      	cmp	r3, #80	@ 0x50
 8001efa:	d03c      	beq.n	8001f76 <HAL_TIM_ConfigClockSource+0xfa>
 8001efc:	2b50      	cmp	r3, #80	@ 0x50
 8001efe:	d873      	bhi.n	8001fe8 <HAL_TIM_ConfigClockSource+0x16c>
 8001f00:	2b40      	cmp	r3, #64	@ 0x40
 8001f02:	d058      	beq.n	8001fb6 <HAL_TIM_ConfigClockSource+0x13a>
 8001f04:	2b40      	cmp	r3, #64	@ 0x40
 8001f06:	d86f      	bhi.n	8001fe8 <HAL_TIM_ConfigClockSource+0x16c>
 8001f08:	2b30      	cmp	r3, #48	@ 0x30
 8001f0a:	d064      	beq.n	8001fd6 <HAL_TIM_ConfigClockSource+0x15a>
 8001f0c:	2b30      	cmp	r3, #48	@ 0x30
 8001f0e:	d86b      	bhi.n	8001fe8 <HAL_TIM_ConfigClockSource+0x16c>
 8001f10:	2b20      	cmp	r3, #32
 8001f12:	d060      	beq.n	8001fd6 <HAL_TIM_ConfigClockSource+0x15a>
 8001f14:	2b20      	cmp	r3, #32
 8001f16:	d867      	bhi.n	8001fe8 <HAL_TIM_ConfigClockSource+0x16c>
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d05c      	beq.n	8001fd6 <HAL_TIM_ConfigClockSource+0x15a>
 8001f1c:	2b10      	cmp	r3, #16
 8001f1e:	d05a      	beq.n	8001fd6 <HAL_TIM_ConfigClockSource+0x15a>
 8001f20:	e062      	b.n	8001fe8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001f32:	f000 f96a 	bl	800220a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	689b      	ldr	r3, [r3, #8]
 8001f3c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001f3e:	68bb      	ldr	r3, [r7, #8]
 8001f40:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8001f44:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	68ba      	ldr	r2, [r7, #8]
 8001f4c:	609a      	str	r2, [r3, #8]
      break;
 8001f4e:	e04f      	b.n	8001ff0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001f60:	f000 f953 	bl	800220a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	689a      	ldr	r2, [r3, #8]
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001f72:	609a      	str	r2, [r3, #8]
      break;
 8001f74:	e03c      	b.n	8001ff0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001f82:	461a      	mov	r2, r3
 8001f84:	f000 f8ca 	bl	800211c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	2150      	movs	r1, #80	@ 0x50
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f000 f921 	bl	80021d6 <TIM_ITRx_SetConfig>
      break;
 8001f94:	e02c      	b.n	8001ff0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001fa2:	461a      	mov	r2, r3
 8001fa4:	f000 f8e8 	bl	8002178 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	2160      	movs	r1, #96	@ 0x60
 8001fae:	4618      	mov	r0, r3
 8001fb0:	f000 f911 	bl	80021d6 <TIM_ITRx_SetConfig>
      break;
 8001fb4:	e01c      	b.n	8001ff0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001fc2:	461a      	mov	r2, r3
 8001fc4:	f000 f8aa 	bl	800211c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	2140      	movs	r1, #64	@ 0x40
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f000 f901 	bl	80021d6 <TIM_ITRx_SetConfig>
      break;
 8001fd4:	e00c      	b.n	8001ff0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681a      	ldr	r2, [r3, #0]
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4619      	mov	r1, r3
 8001fe0:	4610      	mov	r0, r2
 8001fe2:	f000 f8f8 	bl	80021d6 <TIM_ITRx_SetConfig>
      break;
 8001fe6:	e003      	b.n	8001ff0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8001fe8:	2301      	movs	r3, #1
 8001fea:	73fb      	strb	r3, [r7, #15]
      break;
 8001fec:	e000      	b.n	8001ff0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8001fee:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2201      	movs	r2, #1
 8001ff4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002000:	7bfb      	ldrb	r3, [r7, #15]
}
 8002002:	4618      	mov	r0, r3
 8002004:	3710      	adds	r7, #16
 8002006:	46bd      	mov	sp, r7
 8002008:	bd80      	pop	{r7, pc}

0800200a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800200a:	b480      	push	{r7}
 800200c:	b083      	sub	sp, #12
 800200e:	af00      	add	r7, sp, #0
 8002010:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002012:	bf00      	nop
 8002014:	370c      	adds	r7, #12
 8002016:	46bd      	mov	sp, r7
 8002018:	bc80      	pop	{r7}
 800201a:	4770      	bx	lr

0800201c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800201c:	b480      	push	{r7}
 800201e:	b083      	sub	sp, #12
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002024:	bf00      	nop
 8002026:	370c      	adds	r7, #12
 8002028:	46bd      	mov	sp, r7
 800202a:	bc80      	pop	{r7}
 800202c:	4770      	bx	lr

0800202e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800202e:	b480      	push	{r7}
 8002030:	b083      	sub	sp, #12
 8002032:	af00      	add	r7, sp, #0
 8002034:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002036:	bf00      	nop
 8002038:	370c      	adds	r7, #12
 800203a:	46bd      	mov	sp, r7
 800203c:	bc80      	pop	{r7}
 800203e:	4770      	bx	lr

08002040 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002040:	b480      	push	{r7}
 8002042:	b083      	sub	sp, #12
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002048:	bf00      	nop
 800204a:	370c      	adds	r7, #12
 800204c:	46bd      	mov	sp, r7
 800204e:	bc80      	pop	{r7}
 8002050:	4770      	bx	lr
	...

08002054 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002054:	b480      	push	{r7}
 8002056:	b085      	sub	sp, #20
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
 800205c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	4a2b      	ldr	r2, [pc, #172]	@ (8002114 <TIM_Base_SetConfig+0xc0>)
 8002068:	4293      	cmp	r3, r2
 800206a:	d007      	beq.n	800207c <TIM_Base_SetConfig+0x28>
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002072:	d003      	beq.n	800207c <TIM_Base_SetConfig+0x28>
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	4a28      	ldr	r2, [pc, #160]	@ (8002118 <TIM_Base_SetConfig+0xc4>)
 8002078:	4293      	cmp	r3, r2
 800207a:	d108      	bne.n	800208e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002082:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	68fa      	ldr	r2, [r7, #12]
 800208a:	4313      	orrs	r3, r2
 800208c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	4a20      	ldr	r2, [pc, #128]	@ (8002114 <TIM_Base_SetConfig+0xc0>)
 8002092:	4293      	cmp	r3, r2
 8002094:	d007      	beq.n	80020a6 <TIM_Base_SetConfig+0x52>
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800209c:	d003      	beq.n	80020a6 <TIM_Base_SetConfig+0x52>
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	4a1d      	ldr	r2, [pc, #116]	@ (8002118 <TIM_Base_SetConfig+0xc4>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d108      	bne.n	80020b8 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80020ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	68db      	ldr	r3, [r3, #12]
 80020b2:	68fa      	ldr	r2, [r7, #12]
 80020b4:	4313      	orrs	r3, r2
 80020b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	695b      	ldr	r3, [r3, #20]
 80020c2:	4313      	orrs	r3, r2
 80020c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	68fa      	ldr	r2, [r7, #12]
 80020ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	689a      	ldr	r2, [r3, #8]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	681a      	ldr	r2, [r3, #0]
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	4a0d      	ldr	r2, [pc, #52]	@ (8002114 <TIM_Base_SetConfig+0xc0>)
 80020e0:	4293      	cmp	r3, r2
 80020e2:	d103      	bne.n	80020ec <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	691a      	ldr	r2, [r3, #16]
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2201      	movs	r2, #1
 80020f0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	691b      	ldr	r3, [r3, #16]
 80020f6:	f003 0301 	and.w	r3, r3, #1
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d005      	beq.n	800210a <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	691b      	ldr	r3, [r3, #16]
 8002102:	f023 0201 	bic.w	r2, r3, #1
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	611a      	str	r2, [r3, #16]
  }
}
 800210a:	bf00      	nop
 800210c:	3714      	adds	r7, #20
 800210e:	46bd      	mov	sp, r7
 8002110:	bc80      	pop	{r7}
 8002112:	4770      	bx	lr
 8002114:	40012c00 	.word	0x40012c00
 8002118:	40000400 	.word	0x40000400

0800211c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800211c:	b480      	push	{r7}
 800211e:	b087      	sub	sp, #28
 8002120:	af00      	add	r7, sp, #0
 8002122:	60f8      	str	r0, [r7, #12]
 8002124:	60b9      	str	r1, [r7, #8]
 8002126:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	6a1b      	ldr	r3, [r3, #32]
 800212c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	6a1b      	ldr	r3, [r3, #32]
 8002132:	f023 0201 	bic.w	r2, r3, #1
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	699b      	ldr	r3, [r3, #24]
 800213e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002140:	693b      	ldr	r3, [r7, #16]
 8002142:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002146:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	011b      	lsls	r3, r3, #4
 800214c:	693a      	ldr	r2, [r7, #16]
 800214e:	4313      	orrs	r3, r2
 8002150:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002152:	697b      	ldr	r3, [r7, #20]
 8002154:	f023 030a 	bic.w	r3, r3, #10
 8002158:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800215a:	697a      	ldr	r2, [r7, #20]
 800215c:	68bb      	ldr	r3, [r7, #8]
 800215e:	4313      	orrs	r3, r2
 8002160:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	693a      	ldr	r2, [r7, #16]
 8002166:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	697a      	ldr	r2, [r7, #20]
 800216c:	621a      	str	r2, [r3, #32]
}
 800216e:	bf00      	nop
 8002170:	371c      	adds	r7, #28
 8002172:	46bd      	mov	sp, r7
 8002174:	bc80      	pop	{r7}
 8002176:	4770      	bx	lr

08002178 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002178:	b480      	push	{r7}
 800217a:	b087      	sub	sp, #28
 800217c:	af00      	add	r7, sp, #0
 800217e:	60f8      	str	r0, [r7, #12]
 8002180:	60b9      	str	r1, [r7, #8]
 8002182:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	6a1b      	ldr	r3, [r3, #32]
 8002188:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	6a1b      	ldr	r3, [r3, #32]
 800218e:	f023 0210 	bic.w	r2, r3, #16
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	699b      	ldr	r3, [r3, #24]
 800219a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800219c:	693b      	ldr	r3, [r7, #16]
 800219e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80021a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	031b      	lsls	r3, r3, #12
 80021a8:	693a      	ldr	r2, [r7, #16]
 80021aa:	4313      	orrs	r3, r2
 80021ac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80021ae:	697b      	ldr	r3, [r7, #20]
 80021b0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80021b4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80021b6:	68bb      	ldr	r3, [r7, #8]
 80021b8:	011b      	lsls	r3, r3, #4
 80021ba:	697a      	ldr	r2, [r7, #20]
 80021bc:	4313      	orrs	r3, r2
 80021be:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	693a      	ldr	r2, [r7, #16]
 80021c4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	697a      	ldr	r2, [r7, #20]
 80021ca:	621a      	str	r2, [r3, #32]
}
 80021cc:	bf00      	nop
 80021ce:	371c      	adds	r7, #28
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bc80      	pop	{r7}
 80021d4:	4770      	bx	lr

080021d6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80021d6:	b480      	push	{r7}
 80021d8:	b085      	sub	sp, #20
 80021da:	af00      	add	r7, sp, #0
 80021dc:	6078      	str	r0, [r7, #4]
 80021de:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	689b      	ldr	r3, [r3, #8]
 80021e4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80021ec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80021ee:	683a      	ldr	r2, [r7, #0]
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	4313      	orrs	r3, r2
 80021f4:	f043 0307 	orr.w	r3, r3, #7
 80021f8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	68fa      	ldr	r2, [r7, #12]
 80021fe:	609a      	str	r2, [r3, #8]
}
 8002200:	bf00      	nop
 8002202:	3714      	adds	r7, #20
 8002204:	46bd      	mov	sp, r7
 8002206:	bc80      	pop	{r7}
 8002208:	4770      	bx	lr

0800220a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800220a:	b480      	push	{r7}
 800220c:	b087      	sub	sp, #28
 800220e:	af00      	add	r7, sp, #0
 8002210:	60f8      	str	r0, [r7, #12]
 8002212:	60b9      	str	r1, [r7, #8]
 8002214:	607a      	str	r2, [r7, #4]
 8002216:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	689b      	ldr	r3, [r3, #8]
 800221c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800221e:	697b      	ldr	r3, [r7, #20]
 8002220:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002224:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	021a      	lsls	r2, r3, #8
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	431a      	orrs	r2, r3
 800222e:	68bb      	ldr	r3, [r7, #8]
 8002230:	4313      	orrs	r3, r2
 8002232:	697a      	ldr	r2, [r7, #20]
 8002234:	4313      	orrs	r3, r2
 8002236:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	697a      	ldr	r2, [r7, #20]
 800223c:	609a      	str	r2, [r3, #8]
}
 800223e:	bf00      	nop
 8002240:	371c      	adds	r7, #28
 8002242:	46bd      	mov	sp, r7
 8002244:	bc80      	pop	{r7}
 8002246:	4770      	bx	lr

08002248 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002248:	b480      	push	{r7}
 800224a:	b085      	sub	sp, #20
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
 8002250:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002258:	2b01      	cmp	r3, #1
 800225a:	d101      	bne.n	8002260 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800225c:	2302      	movs	r3, #2
 800225e:	e041      	b.n	80022e4 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2201      	movs	r2, #1
 8002264:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2202      	movs	r2, #2
 800226c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	689b      	ldr	r3, [r3, #8]
 800227e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002286:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	68fa      	ldr	r2, [r7, #12]
 800228e:	4313      	orrs	r3, r2
 8002290:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	68fa      	ldr	r2, [r7, #12]
 8002298:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	4a14      	ldr	r2, [pc, #80]	@ (80022f0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80022a0:	4293      	cmp	r3, r2
 80022a2:	d009      	beq.n	80022b8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80022ac:	d004      	beq.n	80022b8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4a10      	ldr	r2, [pc, #64]	@ (80022f4 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d10c      	bne.n	80022d2 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80022b8:	68bb      	ldr	r3, [r7, #8]
 80022ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80022be:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	68ba      	ldr	r2, [r7, #8]
 80022c6:	4313      	orrs	r3, r2
 80022c8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	68ba      	ldr	r2, [r7, #8]
 80022d0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2201      	movs	r2, #1
 80022d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	2200      	movs	r2, #0
 80022de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80022e2:	2300      	movs	r3, #0
}
 80022e4:	4618      	mov	r0, r3
 80022e6:	3714      	adds	r7, #20
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bc80      	pop	{r7}
 80022ec:	4770      	bx	lr
 80022ee:	bf00      	nop
 80022f0:	40012c00 	.word	0x40012c00
 80022f4:	40000400 	.word	0x40000400

080022f8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80022f8:	b480      	push	{r7}
 80022fa:	b083      	sub	sp, #12
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002300:	bf00      	nop
 8002302:	370c      	adds	r7, #12
 8002304:	46bd      	mov	sp, r7
 8002306:	bc80      	pop	{r7}
 8002308:	4770      	bx	lr

0800230a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800230a:	b480      	push	{r7}
 800230c:	b083      	sub	sp, #12
 800230e:	af00      	add	r7, sp, #0
 8002310:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002312:	bf00      	nop
 8002314:	370c      	adds	r7, #12
 8002316:	46bd      	mov	sp, r7
 8002318:	bc80      	pop	{r7}
 800231a:	4770      	bx	lr

0800231c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b082      	sub	sp, #8
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d101      	bne.n	800232e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800232a:	2301      	movs	r3, #1
 800232c:	e042      	b.n	80023b4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002334:	b2db      	uxtb	r3, r3
 8002336:	2b00      	cmp	r3, #0
 8002338:	d106      	bne.n	8002348 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2200      	movs	r2, #0
 800233e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002342:	6878      	ldr	r0, [r7, #4]
 8002344:	f7fe fb38 	bl	80009b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2224      	movs	r2, #36	@ 0x24
 800234c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	68da      	ldr	r2, [r3, #12]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800235e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002360:	6878      	ldr	r0, [r7, #4]
 8002362:	f000 fdb7 	bl	8002ed4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	691a      	ldr	r2, [r3, #16]
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002374:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	695a      	ldr	r2, [r3, #20]
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002384:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	68da      	ldr	r2, [r3, #12]
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002394:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2200      	movs	r2, #0
 800239a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2220      	movs	r2, #32
 80023a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2220      	movs	r2, #32
 80023a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2200      	movs	r2, #0
 80023b0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80023b2:	2300      	movs	r3, #0
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	3708      	adds	r7, #8
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bd80      	pop	{r7, pc}

080023bc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b08a      	sub	sp, #40	@ 0x28
 80023c0:	af02      	add	r7, sp, #8
 80023c2:	60f8      	str	r0, [r7, #12]
 80023c4:	60b9      	str	r1, [r7, #8]
 80023c6:	603b      	str	r3, [r7, #0]
 80023c8:	4613      	mov	r3, r2
 80023ca:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80023cc:	2300      	movs	r3, #0
 80023ce:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80023d6:	b2db      	uxtb	r3, r3
 80023d8:	2b20      	cmp	r3, #32
 80023da:	d175      	bne.n	80024c8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80023dc:	68bb      	ldr	r3, [r7, #8]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d002      	beq.n	80023e8 <HAL_UART_Transmit+0x2c>
 80023e2:	88fb      	ldrh	r3, [r7, #6]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d101      	bne.n	80023ec <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80023e8:	2301      	movs	r3, #1
 80023ea:	e06e      	b.n	80024ca <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	2200      	movs	r2, #0
 80023f0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	2221      	movs	r2, #33	@ 0x21
 80023f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80023fa:	f7fe fc2b 	bl	8000c54 <HAL_GetTick>
 80023fe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	88fa      	ldrh	r2, [r7, #6]
 8002404:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	88fa      	ldrh	r2, [r7, #6]
 800240a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	689b      	ldr	r3, [r3, #8]
 8002410:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002414:	d108      	bne.n	8002428 <HAL_UART_Transmit+0x6c>
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	691b      	ldr	r3, [r3, #16]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d104      	bne.n	8002428 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800241e:	2300      	movs	r3, #0
 8002420:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002422:	68bb      	ldr	r3, [r7, #8]
 8002424:	61bb      	str	r3, [r7, #24]
 8002426:	e003      	b.n	8002430 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002428:	68bb      	ldr	r3, [r7, #8]
 800242a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800242c:	2300      	movs	r3, #0
 800242e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002430:	e02e      	b.n	8002490 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	9300      	str	r3, [sp, #0]
 8002436:	697b      	ldr	r3, [r7, #20]
 8002438:	2200      	movs	r2, #0
 800243a:	2180      	movs	r1, #128	@ 0x80
 800243c:	68f8      	ldr	r0, [r7, #12]
 800243e:	f000 fb1c 	bl	8002a7a <UART_WaitOnFlagUntilTimeout>
 8002442:	4603      	mov	r3, r0
 8002444:	2b00      	cmp	r3, #0
 8002446:	d005      	beq.n	8002454 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	2220      	movs	r2, #32
 800244c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002450:	2303      	movs	r3, #3
 8002452:	e03a      	b.n	80024ca <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002454:	69fb      	ldr	r3, [r7, #28]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d10b      	bne.n	8002472 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800245a:	69bb      	ldr	r3, [r7, #24]
 800245c:	881b      	ldrh	r3, [r3, #0]
 800245e:	461a      	mov	r2, r3
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002468:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800246a:	69bb      	ldr	r3, [r7, #24]
 800246c:	3302      	adds	r3, #2
 800246e:	61bb      	str	r3, [r7, #24]
 8002470:	e007      	b.n	8002482 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002472:	69fb      	ldr	r3, [r7, #28]
 8002474:	781a      	ldrb	r2, [r3, #0]
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800247c:	69fb      	ldr	r3, [r7, #28]
 800247e:	3301      	adds	r3, #1
 8002480:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002486:	b29b      	uxth	r3, r3
 8002488:	3b01      	subs	r3, #1
 800248a:	b29a      	uxth	r2, r3
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002494:	b29b      	uxth	r3, r3
 8002496:	2b00      	cmp	r3, #0
 8002498:	d1cb      	bne.n	8002432 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	9300      	str	r3, [sp, #0]
 800249e:	697b      	ldr	r3, [r7, #20]
 80024a0:	2200      	movs	r2, #0
 80024a2:	2140      	movs	r1, #64	@ 0x40
 80024a4:	68f8      	ldr	r0, [r7, #12]
 80024a6:	f000 fae8 	bl	8002a7a <UART_WaitOnFlagUntilTimeout>
 80024aa:	4603      	mov	r3, r0
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d005      	beq.n	80024bc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	2220      	movs	r2, #32
 80024b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80024b8:	2303      	movs	r3, #3
 80024ba:	e006      	b.n	80024ca <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	2220      	movs	r2, #32
 80024c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80024c4:	2300      	movs	r3, #0
 80024c6:	e000      	b.n	80024ca <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80024c8:	2302      	movs	r3, #2
  }
}
 80024ca:	4618      	mov	r0, r3
 80024cc:	3720      	adds	r7, #32
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}

080024d2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80024d2:	b580      	push	{r7, lr}
 80024d4:	b084      	sub	sp, #16
 80024d6:	af00      	add	r7, sp, #0
 80024d8:	60f8      	str	r0, [r7, #12]
 80024da:	60b9      	str	r1, [r7, #8]
 80024dc:	4613      	mov	r3, r2
 80024de:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80024e6:	b2db      	uxtb	r3, r3
 80024e8:	2b20      	cmp	r3, #32
 80024ea:	d112      	bne.n	8002512 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80024ec:	68bb      	ldr	r3, [r7, #8]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d002      	beq.n	80024f8 <HAL_UART_Receive_IT+0x26>
 80024f2:	88fb      	ldrh	r3, [r7, #6]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d101      	bne.n	80024fc <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80024f8:	2301      	movs	r3, #1
 80024fa:	e00b      	b.n	8002514 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	2200      	movs	r2, #0
 8002500:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002502:	88fb      	ldrh	r3, [r7, #6]
 8002504:	461a      	mov	r2, r3
 8002506:	68b9      	ldr	r1, [r7, #8]
 8002508:	68f8      	ldr	r0, [r7, #12]
 800250a:	f000 fb0f 	bl	8002b2c <UART_Start_Receive_IT>
 800250e:	4603      	mov	r3, r0
 8002510:	e000      	b.n	8002514 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8002512:	2302      	movs	r3, #2
  }
}
 8002514:	4618      	mov	r0, r3
 8002516:	3710      	adds	r7, #16
 8002518:	46bd      	mov	sp, r7
 800251a:	bd80      	pop	{r7, pc}

0800251c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b0ba      	sub	sp, #232	@ 0xe8
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	68db      	ldr	r3, [r3, #12]
 8002534:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	695b      	ldr	r3, [r3, #20]
 800253e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002542:	2300      	movs	r3, #0
 8002544:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002548:	2300      	movs	r3, #0
 800254a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800254e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002552:	f003 030f 	and.w	r3, r3, #15
 8002556:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800255a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800255e:	2b00      	cmp	r3, #0
 8002560:	d10f      	bne.n	8002582 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002562:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002566:	f003 0320 	and.w	r3, r3, #32
 800256a:	2b00      	cmp	r3, #0
 800256c:	d009      	beq.n	8002582 <HAL_UART_IRQHandler+0x66>
 800256e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002572:	f003 0320 	and.w	r3, r3, #32
 8002576:	2b00      	cmp	r3, #0
 8002578:	d003      	beq.n	8002582 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800257a:	6878      	ldr	r0, [r7, #4]
 800257c:	f000 fbec 	bl	8002d58 <UART_Receive_IT>
      return;
 8002580:	e25b      	b.n	8002a3a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002582:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002586:	2b00      	cmp	r3, #0
 8002588:	f000 80de 	beq.w	8002748 <HAL_UART_IRQHandler+0x22c>
 800258c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002590:	f003 0301 	and.w	r3, r3, #1
 8002594:	2b00      	cmp	r3, #0
 8002596:	d106      	bne.n	80025a6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002598:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800259c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	f000 80d1 	beq.w	8002748 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80025a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80025aa:	f003 0301 	and.w	r3, r3, #1
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d00b      	beq.n	80025ca <HAL_UART_IRQHandler+0xae>
 80025b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80025b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d005      	beq.n	80025ca <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025c2:	f043 0201 	orr.w	r2, r3, #1
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80025ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80025ce:	f003 0304 	and.w	r3, r3, #4
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d00b      	beq.n	80025ee <HAL_UART_IRQHandler+0xd2>
 80025d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80025da:	f003 0301 	and.w	r3, r3, #1
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d005      	beq.n	80025ee <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025e6:	f043 0202 	orr.w	r2, r3, #2
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80025ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80025f2:	f003 0302 	and.w	r3, r3, #2
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d00b      	beq.n	8002612 <HAL_UART_IRQHandler+0xf6>
 80025fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80025fe:	f003 0301 	and.w	r3, r3, #1
 8002602:	2b00      	cmp	r3, #0
 8002604:	d005      	beq.n	8002612 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800260a:	f043 0204 	orr.w	r2, r3, #4
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002612:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002616:	f003 0308 	and.w	r3, r3, #8
 800261a:	2b00      	cmp	r3, #0
 800261c:	d011      	beq.n	8002642 <HAL_UART_IRQHandler+0x126>
 800261e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002622:	f003 0320 	and.w	r3, r3, #32
 8002626:	2b00      	cmp	r3, #0
 8002628:	d105      	bne.n	8002636 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800262a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800262e:	f003 0301 	and.w	r3, r3, #1
 8002632:	2b00      	cmp	r3, #0
 8002634:	d005      	beq.n	8002642 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800263a:	f043 0208 	orr.w	r2, r3, #8
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002646:	2b00      	cmp	r3, #0
 8002648:	f000 81f2 	beq.w	8002a30 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800264c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002650:	f003 0320 	and.w	r3, r3, #32
 8002654:	2b00      	cmp	r3, #0
 8002656:	d008      	beq.n	800266a <HAL_UART_IRQHandler+0x14e>
 8002658:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800265c:	f003 0320 	and.w	r3, r3, #32
 8002660:	2b00      	cmp	r3, #0
 8002662:	d002      	beq.n	800266a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002664:	6878      	ldr	r0, [r7, #4]
 8002666:	f000 fb77 	bl	8002d58 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	695b      	ldr	r3, [r3, #20]
 8002670:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002674:	2b00      	cmp	r3, #0
 8002676:	bf14      	ite	ne
 8002678:	2301      	movne	r3, #1
 800267a:	2300      	moveq	r3, #0
 800267c:	b2db      	uxtb	r3, r3
 800267e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002686:	f003 0308 	and.w	r3, r3, #8
 800268a:	2b00      	cmp	r3, #0
 800268c:	d103      	bne.n	8002696 <HAL_UART_IRQHandler+0x17a>
 800268e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002692:	2b00      	cmp	r3, #0
 8002694:	d04f      	beq.n	8002736 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002696:	6878      	ldr	r0, [r7, #4]
 8002698:	f000 fa81 	bl	8002b9e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	695b      	ldr	r3, [r3, #20]
 80026a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d041      	beq.n	800272e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	3314      	adds	r3, #20
 80026b0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026b4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80026b8:	e853 3f00 	ldrex	r3, [r3]
 80026bc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80026c0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80026c4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80026c8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	3314      	adds	r3, #20
 80026d2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80026d6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80026da:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026de:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80026e2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80026e6:	e841 2300 	strex	r3, r2, [r1]
 80026ea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80026ee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d1d9      	bne.n	80026aa <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d013      	beq.n	8002726 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002702:	4a7e      	ldr	r2, [pc, #504]	@ (80028fc <HAL_UART_IRQHandler+0x3e0>)
 8002704:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800270a:	4618      	mov	r0, r3
 800270c:	f7fe fbf4 	bl	8000ef8 <HAL_DMA_Abort_IT>
 8002710:	4603      	mov	r3, r0
 8002712:	2b00      	cmp	r3, #0
 8002714:	d016      	beq.n	8002744 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800271a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800271c:	687a      	ldr	r2, [r7, #4]
 800271e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002720:	4610      	mov	r0, r2
 8002722:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002724:	e00e      	b.n	8002744 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002726:	6878      	ldr	r0, [r7, #4]
 8002728:	f000 f993 	bl	8002a52 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800272c:	e00a      	b.n	8002744 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800272e:	6878      	ldr	r0, [r7, #4]
 8002730:	f000 f98f 	bl	8002a52 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002734:	e006      	b.n	8002744 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002736:	6878      	ldr	r0, [r7, #4]
 8002738:	f000 f98b 	bl	8002a52 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2200      	movs	r2, #0
 8002740:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8002742:	e175      	b.n	8002a30 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002744:	bf00      	nop
    return;
 8002746:	e173      	b.n	8002a30 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800274c:	2b01      	cmp	r3, #1
 800274e:	f040 814f 	bne.w	80029f0 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002752:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002756:	f003 0310 	and.w	r3, r3, #16
 800275a:	2b00      	cmp	r3, #0
 800275c:	f000 8148 	beq.w	80029f0 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002760:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002764:	f003 0310 	and.w	r3, r3, #16
 8002768:	2b00      	cmp	r3, #0
 800276a:	f000 8141 	beq.w	80029f0 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800276e:	2300      	movs	r3, #0
 8002770:	60bb      	str	r3, [r7, #8]
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	60bb      	str	r3, [r7, #8]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	60bb      	str	r3, [r7, #8]
 8002782:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	695b      	ldr	r3, [r3, #20]
 800278a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800278e:	2b00      	cmp	r3, #0
 8002790:	f000 80b6 	beq.w	8002900 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80027a0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	f000 8145 	beq.w	8002a34 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80027ae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80027b2:	429a      	cmp	r2, r3
 80027b4:	f080 813e 	bcs.w	8002a34 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80027be:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027c4:	699b      	ldr	r3, [r3, #24]
 80027c6:	2b20      	cmp	r3, #32
 80027c8:	f000 8088 	beq.w	80028dc <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	330c      	adds	r3, #12
 80027d2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027d6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80027da:	e853 3f00 	ldrex	r3, [r3]
 80027de:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80027e2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80027e6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80027ea:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	330c      	adds	r3, #12
 80027f4:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80027f8:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80027fc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002800:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002804:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002808:	e841 2300 	strex	r3, r2, [r1]
 800280c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002810:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002814:	2b00      	cmp	r3, #0
 8002816:	d1d9      	bne.n	80027cc <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	3314      	adds	r3, #20
 800281e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002820:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002822:	e853 3f00 	ldrex	r3, [r3]
 8002826:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002828:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800282a:	f023 0301 	bic.w	r3, r3, #1
 800282e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	3314      	adds	r3, #20
 8002838:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800283c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002840:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002842:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002844:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002848:	e841 2300 	strex	r3, r2, [r1]
 800284c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800284e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002850:	2b00      	cmp	r3, #0
 8002852:	d1e1      	bne.n	8002818 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	3314      	adds	r3, #20
 800285a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800285c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800285e:	e853 3f00 	ldrex	r3, [r3]
 8002862:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002864:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002866:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800286a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	3314      	adds	r3, #20
 8002874:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002878:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800287a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800287c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800287e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002880:	e841 2300 	strex	r3, r2, [r1]
 8002884:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002886:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002888:	2b00      	cmp	r3, #0
 800288a:	d1e3      	bne.n	8002854 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2220      	movs	r2, #32
 8002890:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2200      	movs	r2, #0
 8002898:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	330c      	adds	r3, #12
 80028a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80028a4:	e853 3f00 	ldrex	r3, [r3]
 80028a8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80028aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80028ac:	f023 0310 	bic.w	r3, r3, #16
 80028b0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	330c      	adds	r3, #12
 80028ba:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80028be:	65ba      	str	r2, [r7, #88]	@ 0x58
 80028c0:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028c2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80028c4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80028c6:	e841 2300 	strex	r3, r2, [r1]
 80028ca:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80028cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d1e3      	bne.n	800289a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028d6:	4618      	mov	r0, r3
 80028d8:	f7fe fad3 	bl	8000e82 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2202      	movs	r2, #2
 80028e0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80028ea:	b29b      	uxth	r3, r3
 80028ec:	1ad3      	subs	r3, r2, r3
 80028ee:	b29b      	uxth	r3, r3
 80028f0:	4619      	mov	r1, r3
 80028f2:	6878      	ldr	r0, [r7, #4]
 80028f4:	f000 f8b6 	bl	8002a64 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80028f8:	e09c      	b.n	8002a34 <HAL_UART_IRQHandler+0x518>
 80028fa:	bf00      	nop
 80028fc:	08002c63 	.word	0x08002c63
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002908:	b29b      	uxth	r3, r3
 800290a:	1ad3      	subs	r3, r2, r3
 800290c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002914:	b29b      	uxth	r3, r3
 8002916:	2b00      	cmp	r3, #0
 8002918:	f000 808e 	beq.w	8002a38 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800291c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002920:	2b00      	cmp	r3, #0
 8002922:	f000 8089 	beq.w	8002a38 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	330c      	adds	r3, #12
 800292c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800292e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002930:	e853 3f00 	ldrex	r3, [r3]
 8002934:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002936:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002938:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800293c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	330c      	adds	r3, #12
 8002946:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800294a:	647a      	str	r2, [r7, #68]	@ 0x44
 800294c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800294e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002950:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002952:	e841 2300 	strex	r3, r2, [r1]
 8002956:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002958:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800295a:	2b00      	cmp	r3, #0
 800295c:	d1e3      	bne.n	8002926 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	3314      	adds	r3, #20
 8002964:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002968:	e853 3f00 	ldrex	r3, [r3]
 800296c:	623b      	str	r3, [r7, #32]
   return(result);
 800296e:	6a3b      	ldr	r3, [r7, #32]
 8002970:	f023 0301 	bic.w	r3, r3, #1
 8002974:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	3314      	adds	r3, #20
 800297e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002982:	633a      	str	r2, [r7, #48]	@ 0x30
 8002984:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002986:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002988:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800298a:	e841 2300 	strex	r3, r2, [r1]
 800298e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002990:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002992:	2b00      	cmp	r3, #0
 8002994:	d1e3      	bne.n	800295e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2220      	movs	r2, #32
 800299a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2200      	movs	r2, #0
 80029a2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	330c      	adds	r3, #12
 80029aa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029ac:	693b      	ldr	r3, [r7, #16]
 80029ae:	e853 3f00 	ldrex	r3, [r3]
 80029b2:	60fb      	str	r3, [r7, #12]
   return(result);
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	f023 0310 	bic.w	r3, r3, #16
 80029ba:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	330c      	adds	r3, #12
 80029c4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80029c8:	61fa      	str	r2, [r7, #28]
 80029ca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029cc:	69b9      	ldr	r1, [r7, #24]
 80029ce:	69fa      	ldr	r2, [r7, #28]
 80029d0:	e841 2300 	strex	r3, r2, [r1]
 80029d4:	617b      	str	r3, [r7, #20]
   return(result);
 80029d6:	697b      	ldr	r3, [r7, #20]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d1e3      	bne.n	80029a4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2202      	movs	r2, #2
 80029e0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80029e2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80029e6:	4619      	mov	r1, r3
 80029e8:	6878      	ldr	r0, [r7, #4]
 80029ea:	f000 f83b 	bl	8002a64 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80029ee:	e023      	b.n	8002a38 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80029f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80029f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d009      	beq.n	8002a10 <HAL_UART_IRQHandler+0x4f4>
 80029fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002a00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d003      	beq.n	8002a10 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002a08:	6878      	ldr	r0, [r7, #4]
 8002a0a:	f000 f93e 	bl	8002c8a <UART_Transmit_IT>
    return;
 8002a0e:	e014      	b.n	8002a3a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002a10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002a14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d00e      	beq.n	8002a3a <HAL_UART_IRQHandler+0x51e>
 8002a1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002a20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d008      	beq.n	8002a3a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002a28:	6878      	ldr	r0, [r7, #4]
 8002a2a:	f000 f97d 	bl	8002d28 <UART_EndTransmit_IT>
    return;
 8002a2e:	e004      	b.n	8002a3a <HAL_UART_IRQHandler+0x51e>
    return;
 8002a30:	bf00      	nop
 8002a32:	e002      	b.n	8002a3a <HAL_UART_IRQHandler+0x51e>
      return;
 8002a34:	bf00      	nop
 8002a36:	e000      	b.n	8002a3a <HAL_UART_IRQHandler+0x51e>
      return;
 8002a38:	bf00      	nop
  }
}
 8002a3a:	37e8      	adds	r7, #232	@ 0xe8
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bd80      	pop	{r7, pc}

08002a40 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002a40:	b480      	push	{r7}
 8002a42:	b083      	sub	sp, #12
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002a48:	bf00      	nop
 8002a4a:	370c      	adds	r7, #12
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bc80      	pop	{r7}
 8002a50:	4770      	bx	lr

08002a52 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002a52:	b480      	push	{r7}
 8002a54:	b083      	sub	sp, #12
 8002a56:	af00      	add	r7, sp, #0
 8002a58:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002a5a:	bf00      	nop
 8002a5c:	370c      	adds	r7, #12
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bc80      	pop	{r7}
 8002a62:	4770      	bx	lr

08002a64 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b083      	sub	sp, #12
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
 8002a6c:	460b      	mov	r3, r1
 8002a6e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002a70:	bf00      	nop
 8002a72:	370c      	adds	r7, #12
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bc80      	pop	{r7}
 8002a78:	4770      	bx	lr

08002a7a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002a7a:	b580      	push	{r7, lr}
 8002a7c:	b086      	sub	sp, #24
 8002a7e:	af00      	add	r7, sp, #0
 8002a80:	60f8      	str	r0, [r7, #12]
 8002a82:	60b9      	str	r1, [r7, #8]
 8002a84:	603b      	str	r3, [r7, #0]
 8002a86:	4613      	mov	r3, r2
 8002a88:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a8a:	e03b      	b.n	8002b04 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a8c:	6a3b      	ldr	r3, [r7, #32]
 8002a8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a92:	d037      	beq.n	8002b04 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a94:	f7fe f8de 	bl	8000c54 <HAL_GetTick>
 8002a98:	4602      	mov	r2, r0
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	1ad3      	subs	r3, r2, r3
 8002a9e:	6a3a      	ldr	r2, [r7, #32]
 8002aa0:	429a      	cmp	r2, r3
 8002aa2:	d302      	bcc.n	8002aaa <UART_WaitOnFlagUntilTimeout+0x30>
 8002aa4:	6a3b      	ldr	r3, [r7, #32]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d101      	bne.n	8002aae <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002aaa:	2303      	movs	r3, #3
 8002aac:	e03a      	b.n	8002b24 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	68db      	ldr	r3, [r3, #12]
 8002ab4:	f003 0304 	and.w	r3, r3, #4
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d023      	beq.n	8002b04 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002abc:	68bb      	ldr	r3, [r7, #8]
 8002abe:	2b80      	cmp	r3, #128	@ 0x80
 8002ac0:	d020      	beq.n	8002b04 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002ac2:	68bb      	ldr	r3, [r7, #8]
 8002ac4:	2b40      	cmp	r3, #64	@ 0x40
 8002ac6:	d01d      	beq.n	8002b04 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f003 0308 	and.w	r3, r3, #8
 8002ad2:	2b08      	cmp	r3, #8
 8002ad4:	d116      	bne.n	8002b04 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	617b      	str	r3, [r7, #20]
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	617b      	str	r3, [r7, #20]
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	617b      	str	r3, [r7, #20]
 8002aea:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002aec:	68f8      	ldr	r0, [r7, #12]
 8002aee:	f000 f856 	bl	8002b9e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	2208      	movs	r2, #8
 8002af6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	2200      	movs	r2, #0
 8002afc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002b00:	2301      	movs	r3, #1
 8002b02:	e00f      	b.n	8002b24 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	68bb      	ldr	r3, [r7, #8]
 8002b0c:	4013      	ands	r3, r2
 8002b0e:	68ba      	ldr	r2, [r7, #8]
 8002b10:	429a      	cmp	r2, r3
 8002b12:	bf0c      	ite	eq
 8002b14:	2301      	moveq	r3, #1
 8002b16:	2300      	movne	r3, #0
 8002b18:	b2db      	uxtb	r3, r3
 8002b1a:	461a      	mov	r2, r3
 8002b1c:	79fb      	ldrb	r3, [r7, #7]
 8002b1e:	429a      	cmp	r2, r3
 8002b20:	d0b4      	beq.n	8002a8c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002b22:	2300      	movs	r3, #0
}
 8002b24:	4618      	mov	r0, r3
 8002b26:	3718      	adds	r7, #24
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bd80      	pop	{r7, pc}

08002b2c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b085      	sub	sp, #20
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	60f8      	str	r0, [r7, #12]
 8002b34:	60b9      	str	r1, [r7, #8]
 8002b36:	4613      	mov	r3, r2
 8002b38:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	68ba      	ldr	r2, [r7, #8]
 8002b3e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	88fa      	ldrh	r2, [r7, #6]
 8002b44:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	88fa      	ldrh	r2, [r7, #6]
 8002b4a:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	2200      	movs	r2, #0
 8002b50:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	2222      	movs	r2, #34	@ 0x22
 8002b56:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	691b      	ldr	r3, [r3, #16]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d007      	beq.n	8002b72 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	68da      	ldr	r2, [r3, #12]
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002b70:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	695a      	ldr	r2, [r3, #20]
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f042 0201 	orr.w	r2, r2, #1
 8002b80:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	68da      	ldr	r2, [r3, #12]
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f042 0220 	orr.w	r2, r2, #32
 8002b90:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8002b92:	2300      	movs	r3, #0
}
 8002b94:	4618      	mov	r0, r3
 8002b96:	3714      	adds	r7, #20
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bc80      	pop	{r7}
 8002b9c:	4770      	bx	lr

08002b9e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002b9e:	b480      	push	{r7}
 8002ba0:	b095      	sub	sp, #84	@ 0x54
 8002ba2:	af00      	add	r7, sp, #0
 8002ba4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	330c      	adds	r3, #12
 8002bac:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002bb0:	e853 3f00 	ldrex	r3, [r3]
 8002bb4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002bb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bb8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002bbc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	330c      	adds	r3, #12
 8002bc4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002bc6:	643a      	str	r2, [r7, #64]	@ 0x40
 8002bc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bca:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002bcc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002bce:	e841 2300 	strex	r3, r2, [r1]
 8002bd2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002bd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d1e5      	bne.n	8002ba6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	3314      	adds	r3, #20
 8002be0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002be2:	6a3b      	ldr	r3, [r7, #32]
 8002be4:	e853 3f00 	ldrex	r3, [r3]
 8002be8:	61fb      	str	r3, [r7, #28]
   return(result);
 8002bea:	69fb      	ldr	r3, [r7, #28]
 8002bec:	f023 0301 	bic.w	r3, r3, #1
 8002bf0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	3314      	adds	r3, #20
 8002bf8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002bfa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002bfc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bfe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002c00:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002c02:	e841 2300 	strex	r3, r2, [r1]
 8002c06:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002c08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d1e5      	bne.n	8002bda <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c12:	2b01      	cmp	r3, #1
 8002c14:	d119      	bne.n	8002c4a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	330c      	adds	r3, #12
 8002c1c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	e853 3f00 	ldrex	r3, [r3]
 8002c24:	60bb      	str	r3, [r7, #8]
   return(result);
 8002c26:	68bb      	ldr	r3, [r7, #8]
 8002c28:	f023 0310 	bic.w	r3, r3, #16
 8002c2c:	647b      	str	r3, [r7, #68]	@ 0x44
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	330c      	adds	r3, #12
 8002c34:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002c36:	61ba      	str	r2, [r7, #24]
 8002c38:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c3a:	6979      	ldr	r1, [r7, #20]
 8002c3c:	69ba      	ldr	r2, [r7, #24]
 8002c3e:	e841 2300 	strex	r3, r2, [r1]
 8002c42:	613b      	str	r3, [r7, #16]
   return(result);
 8002c44:	693b      	ldr	r3, [r7, #16]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d1e5      	bne.n	8002c16 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2220      	movs	r2, #32
 8002c4e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	2200      	movs	r2, #0
 8002c56:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002c58:	bf00      	nop
 8002c5a:	3754      	adds	r7, #84	@ 0x54
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bc80      	pop	{r7}
 8002c60:	4770      	bx	lr

08002c62 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002c62:	b580      	push	{r7, lr}
 8002c64:	b084      	sub	sp, #16
 8002c66:	af00      	add	r7, sp, #0
 8002c68:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c6e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	2200      	movs	r2, #0
 8002c74:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	2200      	movs	r2, #0
 8002c7a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002c7c:	68f8      	ldr	r0, [r7, #12]
 8002c7e:	f7ff fee8 	bl	8002a52 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002c82:	bf00      	nop
 8002c84:	3710      	adds	r7, #16
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}

08002c8a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002c8a:	b480      	push	{r7}
 8002c8c:	b085      	sub	sp, #20
 8002c8e:	af00      	add	r7, sp, #0
 8002c90:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c98:	b2db      	uxtb	r3, r3
 8002c9a:	2b21      	cmp	r3, #33	@ 0x21
 8002c9c:	d13e      	bne.n	8002d1c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	689b      	ldr	r3, [r3, #8]
 8002ca2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ca6:	d114      	bne.n	8002cd2 <UART_Transmit_IT+0x48>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	691b      	ldr	r3, [r3, #16]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d110      	bne.n	8002cd2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6a1b      	ldr	r3, [r3, #32]
 8002cb4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	881b      	ldrh	r3, [r3, #0]
 8002cba:	461a      	mov	r2, r3
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002cc4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6a1b      	ldr	r3, [r3, #32]
 8002cca:	1c9a      	adds	r2, r3, #2
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	621a      	str	r2, [r3, #32]
 8002cd0:	e008      	b.n	8002ce4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6a1b      	ldr	r3, [r3, #32]
 8002cd6:	1c59      	adds	r1, r3, #1
 8002cd8:	687a      	ldr	r2, [r7, #4]
 8002cda:	6211      	str	r1, [r2, #32]
 8002cdc:	781a      	ldrb	r2, [r3, #0]
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002ce8:	b29b      	uxth	r3, r3
 8002cea:	3b01      	subs	r3, #1
 8002cec:	b29b      	uxth	r3, r3
 8002cee:	687a      	ldr	r2, [r7, #4]
 8002cf0:	4619      	mov	r1, r3
 8002cf2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d10f      	bne.n	8002d18 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	68da      	ldr	r2, [r3, #12]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002d06:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	68da      	ldr	r2, [r3, #12]
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002d16:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002d18:	2300      	movs	r3, #0
 8002d1a:	e000      	b.n	8002d1e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002d1c:	2302      	movs	r3, #2
  }
}
 8002d1e:	4618      	mov	r0, r3
 8002d20:	3714      	adds	r7, #20
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bc80      	pop	{r7}
 8002d26:	4770      	bx	lr

08002d28 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b082      	sub	sp, #8
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	68da      	ldr	r2, [r3, #12]
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002d3e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2220      	movs	r2, #32
 8002d44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002d48:	6878      	ldr	r0, [r7, #4]
 8002d4a:	f7ff fe79 	bl	8002a40 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002d4e:	2300      	movs	r3, #0
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	3708      	adds	r7, #8
 8002d54:	46bd      	mov	sp, r7
 8002d56:	bd80      	pop	{r7, pc}

08002d58 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b08c      	sub	sp, #48	@ 0x30
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002d66:	b2db      	uxtb	r3, r3
 8002d68:	2b22      	cmp	r3, #34	@ 0x22
 8002d6a:	f040 80ae 	bne.w	8002eca <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	689b      	ldr	r3, [r3, #8]
 8002d72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d76:	d117      	bne.n	8002da8 <UART_Receive_IT+0x50>
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	691b      	ldr	r3, [r3, #16]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d113      	bne.n	8002da8 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002d80:	2300      	movs	r3, #0
 8002d82:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d88:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	b29b      	uxth	r3, r3
 8002d92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d96:	b29a      	uxth	r2, r3
 8002d98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d9a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002da0:	1c9a      	adds	r2, r3, #2
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	629a      	str	r2, [r3, #40]	@ 0x28
 8002da6:	e026      	b.n	8002df6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dac:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8002dae:	2300      	movs	r3, #0
 8002db0:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	689b      	ldr	r3, [r3, #8]
 8002db6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002dba:	d007      	beq.n	8002dcc <UART_Receive_IT+0x74>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	689b      	ldr	r3, [r3, #8]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d10a      	bne.n	8002dda <UART_Receive_IT+0x82>
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	691b      	ldr	r3, [r3, #16]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d106      	bne.n	8002dda <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	b2da      	uxtb	r2, r3
 8002dd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dd6:	701a      	strb	r2, [r3, #0]
 8002dd8:	e008      	b.n	8002dec <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	685b      	ldr	r3, [r3, #4]
 8002de0:	b2db      	uxtb	r3, r3
 8002de2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002de6:	b2da      	uxtb	r2, r3
 8002de8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dea:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002df0:	1c5a      	adds	r2, r3, #1
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002dfa:	b29b      	uxth	r3, r3
 8002dfc:	3b01      	subs	r3, #1
 8002dfe:	b29b      	uxth	r3, r3
 8002e00:	687a      	ldr	r2, [r7, #4]
 8002e02:	4619      	mov	r1, r3
 8002e04:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d15d      	bne.n	8002ec6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	68da      	ldr	r2, [r3, #12]
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f022 0220 	bic.w	r2, r2, #32
 8002e18:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	68da      	ldr	r2, [r3, #12]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002e28:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	695a      	ldr	r2, [r3, #20]
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f022 0201 	bic.w	r2, r2, #1
 8002e38:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2220      	movs	r2, #32
 8002e3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2200      	movs	r2, #0
 8002e46:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e4c:	2b01      	cmp	r3, #1
 8002e4e:	d135      	bne.n	8002ebc <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2200      	movs	r2, #0
 8002e54:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	330c      	adds	r3, #12
 8002e5c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e5e:	697b      	ldr	r3, [r7, #20]
 8002e60:	e853 3f00 	ldrex	r3, [r3]
 8002e64:	613b      	str	r3, [r7, #16]
   return(result);
 8002e66:	693b      	ldr	r3, [r7, #16]
 8002e68:	f023 0310 	bic.w	r3, r3, #16
 8002e6c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	330c      	adds	r3, #12
 8002e74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e76:	623a      	str	r2, [r7, #32]
 8002e78:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e7a:	69f9      	ldr	r1, [r7, #28]
 8002e7c:	6a3a      	ldr	r2, [r7, #32]
 8002e7e:	e841 2300 	strex	r3, r2, [r1]
 8002e82:	61bb      	str	r3, [r7, #24]
   return(result);
 8002e84:	69bb      	ldr	r3, [r7, #24]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d1e5      	bne.n	8002e56 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f003 0310 	and.w	r3, r3, #16
 8002e94:	2b10      	cmp	r3, #16
 8002e96:	d10a      	bne.n	8002eae <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002e98:	2300      	movs	r3, #0
 8002e9a:	60fb      	str	r3, [r7, #12]
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	60fb      	str	r3, [r7, #12]
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	60fb      	str	r3, [r7, #12]
 8002eac:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002eb2:	4619      	mov	r1, r3
 8002eb4:	6878      	ldr	r0, [r7, #4]
 8002eb6:	f7ff fdd5 	bl	8002a64 <HAL_UARTEx_RxEventCallback>
 8002eba:	e002      	b.n	8002ec2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002ebc:	6878      	ldr	r0, [r7, #4]
 8002ebe:	f7fd f945 	bl	800014c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	e002      	b.n	8002ecc <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	e000      	b.n	8002ecc <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8002eca:	2302      	movs	r3, #2
  }
}
 8002ecc:	4618      	mov	r0, r3
 8002ece:	3730      	adds	r7, #48	@ 0x30
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd80      	pop	{r7, pc}

08002ed4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b084      	sub	sp, #16
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	691b      	ldr	r3, [r3, #16]
 8002ee2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	68da      	ldr	r2, [r3, #12]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	430a      	orrs	r2, r1
 8002ef0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	689a      	ldr	r2, [r3, #8]
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	691b      	ldr	r3, [r3, #16]
 8002efa:	431a      	orrs	r2, r3
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	695b      	ldr	r3, [r3, #20]
 8002f00:	4313      	orrs	r3, r2
 8002f02:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	68db      	ldr	r3, [r3, #12]
 8002f0a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8002f0e:	f023 030c 	bic.w	r3, r3, #12
 8002f12:	687a      	ldr	r2, [r7, #4]
 8002f14:	6812      	ldr	r2, [r2, #0]
 8002f16:	68b9      	ldr	r1, [r7, #8]
 8002f18:	430b      	orrs	r3, r1
 8002f1a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	695b      	ldr	r3, [r3, #20]
 8002f22:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	699a      	ldr	r2, [r3, #24]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	430a      	orrs	r2, r1
 8002f30:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4a2c      	ldr	r2, [pc, #176]	@ (8002fe8 <UART_SetConfig+0x114>)
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d103      	bne.n	8002f44 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002f3c:	f7fe fde0 	bl	8001b00 <HAL_RCC_GetPCLK2Freq>
 8002f40:	60f8      	str	r0, [r7, #12]
 8002f42:	e002      	b.n	8002f4a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002f44:	f7fe fdc8 	bl	8001ad8 <HAL_RCC_GetPCLK1Freq>
 8002f48:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002f4a:	68fa      	ldr	r2, [r7, #12]
 8002f4c:	4613      	mov	r3, r2
 8002f4e:	009b      	lsls	r3, r3, #2
 8002f50:	4413      	add	r3, r2
 8002f52:	009a      	lsls	r2, r3, #2
 8002f54:	441a      	add	r2, r3
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	009b      	lsls	r3, r3, #2
 8002f5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f60:	4a22      	ldr	r2, [pc, #136]	@ (8002fec <UART_SetConfig+0x118>)
 8002f62:	fba2 2303 	umull	r2, r3, r2, r3
 8002f66:	095b      	lsrs	r3, r3, #5
 8002f68:	0119      	lsls	r1, r3, #4
 8002f6a:	68fa      	ldr	r2, [r7, #12]
 8002f6c:	4613      	mov	r3, r2
 8002f6e:	009b      	lsls	r3, r3, #2
 8002f70:	4413      	add	r3, r2
 8002f72:	009a      	lsls	r2, r3, #2
 8002f74:	441a      	add	r2, r3
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	009b      	lsls	r3, r3, #2
 8002f7c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002f80:	4b1a      	ldr	r3, [pc, #104]	@ (8002fec <UART_SetConfig+0x118>)
 8002f82:	fba3 0302 	umull	r0, r3, r3, r2
 8002f86:	095b      	lsrs	r3, r3, #5
 8002f88:	2064      	movs	r0, #100	@ 0x64
 8002f8a:	fb00 f303 	mul.w	r3, r0, r3
 8002f8e:	1ad3      	subs	r3, r2, r3
 8002f90:	011b      	lsls	r3, r3, #4
 8002f92:	3332      	adds	r3, #50	@ 0x32
 8002f94:	4a15      	ldr	r2, [pc, #84]	@ (8002fec <UART_SetConfig+0x118>)
 8002f96:	fba2 2303 	umull	r2, r3, r2, r3
 8002f9a:	095b      	lsrs	r3, r3, #5
 8002f9c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002fa0:	4419      	add	r1, r3
 8002fa2:	68fa      	ldr	r2, [r7, #12]
 8002fa4:	4613      	mov	r3, r2
 8002fa6:	009b      	lsls	r3, r3, #2
 8002fa8:	4413      	add	r3, r2
 8002faa:	009a      	lsls	r2, r3, #2
 8002fac:	441a      	add	r2, r3
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	009b      	lsls	r3, r3, #2
 8002fb4:	fbb2 f2f3 	udiv	r2, r2, r3
 8002fb8:	4b0c      	ldr	r3, [pc, #48]	@ (8002fec <UART_SetConfig+0x118>)
 8002fba:	fba3 0302 	umull	r0, r3, r3, r2
 8002fbe:	095b      	lsrs	r3, r3, #5
 8002fc0:	2064      	movs	r0, #100	@ 0x64
 8002fc2:	fb00 f303 	mul.w	r3, r0, r3
 8002fc6:	1ad3      	subs	r3, r2, r3
 8002fc8:	011b      	lsls	r3, r3, #4
 8002fca:	3332      	adds	r3, #50	@ 0x32
 8002fcc:	4a07      	ldr	r2, [pc, #28]	@ (8002fec <UART_SetConfig+0x118>)
 8002fce:	fba2 2303 	umull	r2, r3, r2, r3
 8002fd2:	095b      	lsrs	r3, r3, #5
 8002fd4:	f003 020f 	and.w	r2, r3, #15
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	440a      	add	r2, r1
 8002fde:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002fe0:	bf00      	nop
 8002fe2:	3710      	adds	r7, #16
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	bd80      	pop	{r7, pc}
 8002fe8:	40013800 	.word	0x40013800
 8002fec:	51eb851f 	.word	0x51eb851f

08002ff0 <siprintf>:
 8002ff0:	b40e      	push	{r1, r2, r3}
 8002ff2:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8002ff6:	b500      	push	{lr}
 8002ff8:	b09c      	sub	sp, #112	@ 0x70
 8002ffa:	ab1d      	add	r3, sp, #116	@ 0x74
 8002ffc:	9002      	str	r0, [sp, #8]
 8002ffe:	9006      	str	r0, [sp, #24]
 8003000:	9107      	str	r1, [sp, #28]
 8003002:	9104      	str	r1, [sp, #16]
 8003004:	4808      	ldr	r0, [pc, #32]	@ (8003028 <siprintf+0x38>)
 8003006:	4909      	ldr	r1, [pc, #36]	@ (800302c <siprintf+0x3c>)
 8003008:	f853 2b04 	ldr.w	r2, [r3], #4
 800300c:	9105      	str	r1, [sp, #20]
 800300e:	6800      	ldr	r0, [r0, #0]
 8003010:	a902      	add	r1, sp, #8
 8003012:	9301      	str	r3, [sp, #4]
 8003014:	f000 f992 	bl	800333c <_svfiprintf_r>
 8003018:	2200      	movs	r2, #0
 800301a:	9b02      	ldr	r3, [sp, #8]
 800301c:	701a      	strb	r2, [r3, #0]
 800301e:	b01c      	add	sp, #112	@ 0x70
 8003020:	f85d eb04 	ldr.w	lr, [sp], #4
 8003024:	b003      	add	sp, #12
 8003026:	4770      	bx	lr
 8003028:	2000000c 	.word	0x2000000c
 800302c:	ffff0208 	.word	0xffff0208

08003030 <memset>:
 8003030:	4603      	mov	r3, r0
 8003032:	4402      	add	r2, r0
 8003034:	4293      	cmp	r3, r2
 8003036:	d100      	bne.n	800303a <memset+0xa>
 8003038:	4770      	bx	lr
 800303a:	f803 1b01 	strb.w	r1, [r3], #1
 800303e:	e7f9      	b.n	8003034 <memset+0x4>

08003040 <__errno>:
 8003040:	4b01      	ldr	r3, [pc, #4]	@ (8003048 <__errno+0x8>)
 8003042:	6818      	ldr	r0, [r3, #0]
 8003044:	4770      	bx	lr
 8003046:	bf00      	nop
 8003048:	2000000c 	.word	0x2000000c

0800304c <__libc_init_array>:
 800304c:	b570      	push	{r4, r5, r6, lr}
 800304e:	2600      	movs	r6, #0
 8003050:	4d0c      	ldr	r5, [pc, #48]	@ (8003084 <__libc_init_array+0x38>)
 8003052:	4c0d      	ldr	r4, [pc, #52]	@ (8003088 <__libc_init_array+0x3c>)
 8003054:	1b64      	subs	r4, r4, r5
 8003056:	10a4      	asrs	r4, r4, #2
 8003058:	42a6      	cmp	r6, r4
 800305a:	d109      	bne.n	8003070 <__libc_init_array+0x24>
 800305c:	f000 fc78 	bl	8003950 <_init>
 8003060:	2600      	movs	r6, #0
 8003062:	4d0a      	ldr	r5, [pc, #40]	@ (800308c <__libc_init_array+0x40>)
 8003064:	4c0a      	ldr	r4, [pc, #40]	@ (8003090 <__libc_init_array+0x44>)
 8003066:	1b64      	subs	r4, r4, r5
 8003068:	10a4      	asrs	r4, r4, #2
 800306a:	42a6      	cmp	r6, r4
 800306c:	d105      	bne.n	800307a <__libc_init_array+0x2e>
 800306e:	bd70      	pop	{r4, r5, r6, pc}
 8003070:	f855 3b04 	ldr.w	r3, [r5], #4
 8003074:	4798      	blx	r3
 8003076:	3601      	adds	r6, #1
 8003078:	e7ee      	b.n	8003058 <__libc_init_array+0xc>
 800307a:	f855 3b04 	ldr.w	r3, [r5], #4
 800307e:	4798      	blx	r3
 8003080:	3601      	adds	r6, #1
 8003082:	e7f2      	b.n	800306a <__libc_init_array+0x1e>
 8003084:	080039d0 	.word	0x080039d0
 8003088:	080039d0 	.word	0x080039d0
 800308c:	080039d0 	.word	0x080039d0
 8003090:	080039d4 	.word	0x080039d4

08003094 <__retarget_lock_acquire_recursive>:
 8003094:	4770      	bx	lr

08003096 <__retarget_lock_release_recursive>:
 8003096:	4770      	bx	lr

08003098 <_free_r>:
 8003098:	b538      	push	{r3, r4, r5, lr}
 800309a:	4605      	mov	r5, r0
 800309c:	2900      	cmp	r1, #0
 800309e:	d040      	beq.n	8003122 <_free_r+0x8a>
 80030a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80030a4:	1f0c      	subs	r4, r1, #4
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	bfb8      	it	lt
 80030aa:	18e4      	addlt	r4, r4, r3
 80030ac:	f000 f8de 	bl	800326c <__malloc_lock>
 80030b0:	4a1c      	ldr	r2, [pc, #112]	@ (8003124 <_free_r+0x8c>)
 80030b2:	6813      	ldr	r3, [r2, #0]
 80030b4:	b933      	cbnz	r3, 80030c4 <_free_r+0x2c>
 80030b6:	6063      	str	r3, [r4, #4]
 80030b8:	6014      	str	r4, [r2, #0]
 80030ba:	4628      	mov	r0, r5
 80030bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80030c0:	f000 b8da 	b.w	8003278 <__malloc_unlock>
 80030c4:	42a3      	cmp	r3, r4
 80030c6:	d908      	bls.n	80030da <_free_r+0x42>
 80030c8:	6820      	ldr	r0, [r4, #0]
 80030ca:	1821      	adds	r1, r4, r0
 80030cc:	428b      	cmp	r3, r1
 80030ce:	bf01      	itttt	eq
 80030d0:	6819      	ldreq	r1, [r3, #0]
 80030d2:	685b      	ldreq	r3, [r3, #4]
 80030d4:	1809      	addeq	r1, r1, r0
 80030d6:	6021      	streq	r1, [r4, #0]
 80030d8:	e7ed      	b.n	80030b6 <_free_r+0x1e>
 80030da:	461a      	mov	r2, r3
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	b10b      	cbz	r3, 80030e4 <_free_r+0x4c>
 80030e0:	42a3      	cmp	r3, r4
 80030e2:	d9fa      	bls.n	80030da <_free_r+0x42>
 80030e4:	6811      	ldr	r1, [r2, #0]
 80030e6:	1850      	adds	r0, r2, r1
 80030e8:	42a0      	cmp	r0, r4
 80030ea:	d10b      	bne.n	8003104 <_free_r+0x6c>
 80030ec:	6820      	ldr	r0, [r4, #0]
 80030ee:	4401      	add	r1, r0
 80030f0:	1850      	adds	r0, r2, r1
 80030f2:	4283      	cmp	r3, r0
 80030f4:	6011      	str	r1, [r2, #0]
 80030f6:	d1e0      	bne.n	80030ba <_free_r+0x22>
 80030f8:	6818      	ldr	r0, [r3, #0]
 80030fa:	685b      	ldr	r3, [r3, #4]
 80030fc:	4408      	add	r0, r1
 80030fe:	6010      	str	r0, [r2, #0]
 8003100:	6053      	str	r3, [r2, #4]
 8003102:	e7da      	b.n	80030ba <_free_r+0x22>
 8003104:	d902      	bls.n	800310c <_free_r+0x74>
 8003106:	230c      	movs	r3, #12
 8003108:	602b      	str	r3, [r5, #0]
 800310a:	e7d6      	b.n	80030ba <_free_r+0x22>
 800310c:	6820      	ldr	r0, [r4, #0]
 800310e:	1821      	adds	r1, r4, r0
 8003110:	428b      	cmp	r3, r1
 8003112:	bf01      	itttt	eq
 8003114:	6819      	ldreq	r1, [r3, #0]
 8003116:	685b      	ldreq	r3, [r3, #4]
 8003118:	1809      	addeq	r1, r1, r0
 800311a:	6021      	streq	r1, [r4, #0]
 800311c:	6063      	str	r3, [r4, #4]
 800311e:	6054      	str	r4, [r2, #4]
 8003120:	e7cb      	b.n	80030ba <_free_r+0x22>
 8003122:	bd38      	pop	{r3, r4, r5, pc}
 8003124:	200002f8 	.word	0x200002f8

08003128 <sbrk_aligned>:
 8003128:	b570      	push	{r4, r5, r6, lr}
 800312a:	4e0f      	ldr	r6, [pc, #60]	@ (8003168 <sbrk_aligned+0x40>)
 800312c:	460c      	mov	r4, r1
 800312e:	6831      	ldr	r1, [r6, #0]
 8003130:	4605      	mov	r5, r0
 8003132:	b911      	cbnz	r1, 800313a <sbrk_aligned+0x12>
 8003134:	f000 fbaa 	bl	800388c <_sbrk_r>
 8003138:	6030      	str	r0, [r6, #0]
 800313a:	4621      	mov	r1, r4
 800313c:	4628      	mov	r0, r5
 800313e:	f000 fba5 	bl	800388c <_sbrk_r>
 8003142:	1c43      	adds	r3, r0, #1
 8003144:	d103      	bne.n	800314e <sbrk_aligned+0x26>
 8003146:	f04f 34ff 	mov.w	r4, #4294967295
 800314a:	4620      	mov	r0, r4
 800314c:	bd70      	pop	{r4, r5, r6, pc}
 800314e:	1cc4      	adds	r4, r0, #3
 8003150:	f024 0403 	bic.w	r4, r4, #3
 8003154:	42a0      	cmp	r0, r4
 8003156:	d0f8      	beq.n	800314a <sbrk_aligned+0x22>
 8003158:	1a21      	subs	r1, r4, r0
 800315a:	4628      	mov	r0, r5
 800315c:	f000 fb96 	bl	800388c <_sbrk_r>
 8003160:	3001      	adds	r0, #1
 8003162:	d1f2      	bne.n	800314a <sbrk_aligned+0x22>
 8003164:	e7ef      	b.n	8003146 <sbrk_aligned+0x1e>
 8003166:	bf00      	nop
 8003168:	200002f4 	.word	0x200002f4

0800316c <_malloc_r>:
 800316c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003170:	1ccd      	adds	r5, r1, #3
 8003172:	f025 0503 	bic.w	r5, r5, #3
 8003176:	3508      	adds	r5, #8
 8003178:	2d0c      	cmp	r5, #12
 800317a:	bf38      	it	cc
 800317c:	250c      	movcc	r5, #12
 800317e:	2d00      	cmp	r5, #0
 8003180:	4606      	mov	r6, r0
 8003182:	db01      	blt.n	8003188 <_malloc_r+0x1c>
 8003184:	42a9      	cmp	r1, r5
 8003186:	d904      	bls.n	8003192 <_malloc_r+0x26>
 8003188:	230c      	movs	r3, #12
 800318a:	6033      	str	r3, [r6, #0]
 800318c:	2000      	movs	r0, #0
 800318e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003192:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003268 <_malloc_r+0xfc>
 8003196:	f000 f869 	bl	800326c <__malloc_lock>
 800319a:	f8d8 3000 	ldr.w	r3, [r8]
 800319e:	461c      	mov	r4, r3
 80031a0:	bb44      	cbnz	r4, 80031f4 <_malloc_r+0x88>
 80031a2:	4629      	mov	r1, r5
 80031a4:	4630      	mov	r0, r6
 80031a6:	f7ff ffbf 	bl	8003128 <sbrk_aligned>
 80031aa:	1c43      	adds	r3, r0, #1
 80031ac:	4604      	mov	r4, r0
 80031ae:	d158      	bne.n	8003262 <_malloc_r+0xf6>
 80031b0:	f8d8 4000 	ldr.w	r4, [r8]
 80031b4:	4627      	mov	r7, r4
 80031b6:	2f00      	cmp	r7, #0
 80031b8:	d143      	bne.n	8003242 <_malloc_r+0xd6>
 80031ba:	2c00      	cmp	r4, #0
 80031bc:	d04b      	beq.n	8003256 <_malloc_r+0xea>
 80031be:	6823      	ldr	r3, [r4, #0]
 80031c0:	4639      	mov	r1, r7
 80031c2:	4630      	mov	r0, r6
 80031c4:	eb04 0903 	add.w	r9, r4, r3
 80031c8:	f000 fb60 	bl	800388c <_sbrk_r>
 80031cc:	4581      	cmp	r9, r0
 80031ce:	d142      	bne.n	8003256 <_malloc_r+0xea>
 80031d0:	6821      	ldr	r1, [r4, #0]
 80031d2:	4630      	mov	r0, r6
 80031d4:	1a6d      	subs	r5, r5, r1
 80031d6:	4629      	mov	r1, r5
 80031d8:	f7ff ffa6 	bl	8003128 <sbrk_aligned>
 80031dc:	3001      	adds	r0, #1
 80031de:	d03a      	beq.n	8003256 <_malloc_r+0xea>
 80031e0:	6823      	ldr	r3, [r4, #0]
 80031e2:	442b      	add	r3, r5
 80031e4:	6023      	str	r3, [r4, #0]
 80031e6:	f8d8 3000 	ldr.w	r3, [r8]
 80031ea:	685a      	ldr	r2, [r3, #4]
 80031ec:	bb62      	cbnz	r2, 8003248 <_malloc_r+0xdc>
 80031ee:	f8c8 7000 	str.w	r7, [r8]
 80031f2:	e00f      	b.n	8003214 <_malloc_r+0xa8>
 80031f4:	6822      	ldr	r2, [r4, #0]
 80031f6:	1b52      	subs	r2, r2, r5
 80031f8:	d420      	bmi.n	800323c <_malloc_r+0xd0>
 80031fa:	2a0b      	cmp	r2, #11
 80031fc:	d917      	bls.n	800322e <_malloc_r+0xc2>
 80031fe:	1961      	adds	r1, r4, r5
 8003200:	42a3      	cmp	r3, r4
 8003202:	6025      	str	r5, [r4, #0]
 8003204:	bf18      	it	ne
 8003206:	6059      	strne	r1, [r3, #4]
 8003208:	6863      	ldr	r3, [r4, #4]
 800320a:	bf08      	it	eq
 800320c:	f8c8 1000 	streq.w	r1, [r8]
 8003210:	5162      	str	r2, [r4, r5]
 8003212:	604b      	str	r3, [r1, #4]
 8003214:	4630      	mov	r0, r6
 8003216:	f000 f82f 	bl	8003278 <__malloc_unlock>
 800321a:	f104 000b 	add.w	r0, r4, #11
 800321e:	1d23      	adds	r3, r4, #4
 8003220:	f020 0007 	bic.w	r0, r0, #7
 8003224:	1ac2      	subs	r2, r0, r3
 8003226:	bf1c      	itt	ne
 8003228:	1a1b      	subne	r3, r3, r0
 800322a:	50a3      	strne	r3, [r4, r2]
 800322c:	e7af      	b.n	800318e <_malloc_r+0x22>
 800322e:	6862      	ldr	r2, [r4, #4]
 8003230:	42a3      	cmp	r3, r4
 8003232:	bf0c      	ite	eq
 8003234:	f8c8 2000 	streq.w	r2, [r8]
 8003238:	605a      	strne	r2, [r3, #4]
 800323a:	e7eb      	b.n	8003214 <_malloc_r+0xa8>
 800323c:	4623      	mov	r3, r4
 800323e:	6864      	ldr	r4, [r4, #4]
 8003240:	e7ae      	b.n	80031a0 <_malloc_r+0x34>
 8003242:	463c      	mov	r4, r7
 8003244:	687f      	ldr	r7, [r7, #4]
 8003246:	e7b6      	b.n	80031b6 <_malloc_r+0x4a>
 8003248:	461a      	mov	r2, r3
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	42a3      	cmp	r3, r4
 800324e:	d1fb      	bne.n	8003248 <_malloc_r+0xdc>
 8003250:	2300      	movs	r3, #0
 8003252:	6053      	str	r3, [r2, #4]
 8003254:	e7de      	b.n	8003214 <_malloc_r+0xa8>
 8003256:	230c      	movs	r3, #12
 8003258:	4630      	mov	r0, r6
 800325a:	6033      	str	r3, [r6, #0]
 800325c:	f000 f80c 	bl	8003278 <__malloc_unlock>
 8003260:	e794      	b.n	800318c <_malloc_r+0x20>
 8003262:	6005      	str	r5, [r0, #0]
 8003264:	e7d6      	b.n	8003214 <_malloc_r+0xa8>
 8003266:	bf00      	nop
 8003268:	200002f8 	.word	0x200002f8

0800326c <__malloc_lock>:
 800326c:	4801      	ldr	r0, [pc, #4]	@ (8003274 <__malloc_lock+0x8>)
 800326e:	f7ff bf11 	b.w	8003094 <__retarget_lock_acquire_recursive>
 8003272:	bf00      	nop
 8003274:	200002f0 	.word	0x200002f0

08003278 <__malloc_unlock>:
 8003278:	4801      	ldr	r0, [pc, #4]	@ (8003280 <__malloc_unlock+0x8>)
 800327a:	f7ff bf0c 	b.w	8003096 <__retarget_lock_release_recursive>
 800327e:	bf00      	nop
 8003280:	200002f0 	.word	0x200002f0

08003284 <__ssputs_r>:
 8003284:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003288:	461f      	mov	r7, r3
 800328a:	688e      	ldr	r6, [r1, #8]
 800328c:	4682      	mov	sl, r0
 800328e:	42be      	cmp	r6, r7
 8003290:	460c      	mov	r4, r1
 8003292:	4690      	mov	r8, r2
 8003294:	680b      	ldr	r3, [r1, #0]
 8003296:	d82d      	bhi.n	80032f4 <__ssputs_r+0x70>
 8003298:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800329c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80032a0:	d026      	beq.n	80032f0 <__ssputs_r+0x6c>
 80032a2:	6965      	ldr	r5, [r4, #20]
 80032a4:	6909      	ldr	r1, [r1, #16]
 80032a6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80032aa:	eba3 0901 	sub.w	r9, r3, r1
 80032ae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80032b2:	1c7b      	adds	r3, r7, #1
 80032b4:	444b      	add	r3, r9
 80032b6:	106d      	asrs	r5, r5, #1
 80032b8:	429d      	cmp	r5, r3
 80032ba:	bf38      	it	cc
 80032bc:	461d      	movcc	r5, r3
 80032be:	0553      	lsls	r3, r2, #21
 80032c0:	d527      	bpl.n	8003312 <__ssputs_r+0x8e>
 80032c2:	4629      	mov	r1, r5
 80032c4:	f7ff ff52 	bl	800316c <_malloc_r>
 80032c8:	4606      	mov	r6, r0
 80032ca:	b360      	cbz	r0, 8003326 <__ssputs_r+0xa2>
 80032cc:	464a      	mov	r2, r9
 80032ce:	6921      	ldr	r1, [r4, #16]
 80032d0:	f000 fafa 	bl	80038c8 <memcpy>
 80032d4:	89a3      	ldrh	r3, [r4, #12]
 80032d6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80032da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80032de:	81a3      	strh	r3, [r4, #12]
 80032e0:	6126      	str	r6, [r4, #16]
 80032e2:	444e      	add	r6, r9
 80032e4:	6026      	str	r6, [r4, #0]
 80032e6:	463e      	mov	r6, r7
 80032e8:	6165      	str	r5, [r4, #20]
 80032ea:	eba5 0509 	sub.w	r5, r5, r9
 80032ee:	60a5      	str	r5, [r4, #8]
 80032f0:	42be      	cmp	r6, r7
 80032f2:	d900      	bls.n	80032f6 <__ssputs_r+0x72>
 80032f4:	463e      	mov	r6, r7
 80032f6:	4632      	mov	r2, r6
 80032f8:	4641      	mov	r1, r8
 80032fa:	6820      	ldr	r0, [r4, #0]
 80032fc:	f000 faac 	bl	8003858 <memmove>
 8003300:	2000      	movs	r0, #0
 8003302:	68a3      	ldr	r3, [r4, #8]
 8003304:	1b9b      	subs	r3, r3, r6
 8003306:	60a3      	str	r3, [r4, #8]
 8003308:	6823      	ldr	r3, [r4, #0]
 800330a:	4433      	add	r3, r6
 800330c:	6023      	str	r3, [r4, #0]
 800330e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003312:	462a      	mov	r2, r5
 8003314:	f000 fae6 	bl	80038e4 <_realloc_r>
 8003318:	4606      	mov	r6, r0
 800331a:	2800      	cmp	r0, #0
 800331c:	d1e0      	bne.n	80032e0 <__ssputs_r+0x5c>
 800331e:	4650      	mov	r0, sl
 8003320:	6921      	ldr	r1, [r4, #16]
 8003322:	f7ff feb9 	bl	8003098 <_free_r>
 8003326:	230c      	movs	r3, #12
 8003328:	f8ca 3000 	str.w	r3, [sl]
 800332c:	89a3      	ldrh	r3, [r4, #12]
 800332e:	f04f 30ff 	mov.w	r0, #4294967295
 8003332:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003336:	81a3      	strh	r3, [r4, #12]
 8003338:	e7e9      	b.n	800330e <__ssputs_r+0x8a>
	...

0800333c <_svfiprintf_r>:
 800333c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003340:	4698      	mov	r8, r3
 8003342:	898b      	ldrh	r3, [r1, #12]
 8003344:	4607      	mov	r7, r0
 8003346:	061b      	lsls	r3, r3, #24
 8003348:	460d      	mov	r5, r1
 800334a:	4614      	mov	r4, r2
 800334c:	b09d      	sub	sp, #116	@ 0x74
 800334e:	d510      	bpl.n	8003372 <_svfiprintf_r+0x36>
 8003350:	690b      	ldr	r3, [r1, #16]
 8003352:	b973      	cbnz	r3, 8003372 <_svfiprintf_r+0x36>
 8003354:	2140      	movs	r1, #64	@ 0x40
 8003356:	f7ff ff09 	bl	800316c <_malloc_r>
 800335a:	6028      	str	r0, [r5, #0]
 800335c:	6128      	str	r0, [r5, #16]
 800335e:	b930      	cbnz	r0, 800336e <_svfiprintf_r+0x32>
 8003360:	230c      	movs	r3, #12
 8003362:	603b      	str	r3, [r7, #0]
 8003364:	f04f 30ff 	mov.w	r0, #4294967295
 8003368:	b01d      	add	sp, #116	@ 0x74
 800336a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800336e:	2340      	movs	r3, #64	@ 0x40
 8003370:	616b      	str	r3, [r5, #20]
 8003372:	2300      	movs	r3, #0
 8003374:	9309      	str	r3, [sp, #36]	@ 0x24
 8003376:	2320      	movs	r3, #32
 8003378:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800337c:	2330      	movs	r3, #48	@ 0x30
 800337e:	f04f 0901 	mov.w	r9, #1
 8003382:	f8cd 800c 	str.w	r8, [sp, #12]
 8003386:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8003520 <_svfiprintf_r+0x1e4>
 800338a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800338e:	4623      	mov	r3, r4
 8003390:	469a      	mov	sl, r3
 8003392:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003396:	b10a      	cbz	r2, 800339c <_svfiprintf_r+0x60>
 8003398:	2a25      	cmp	r2, #37	@ 0x25
 800339a:	d1f9      	bne.n	8003390 <_svfiprintf_r+0x54>
 800339c:	ebba 0b04 	subs.w	fp, sl, r4
 80033a0:	d00b      	beq.n	80033ba <_svfiprintf_r+0x7e>
 80033a2:	465b      	mov	r3, fp
 80033a4:	4622      	mov	r2, r4
 80033a6:	4629      	mov	r1, r5
 80033a8:	4638      	mov	r0, r7
 80033aa:	f7ff ff6b 	bl	8003284 <__ssputs_r>
 80033ae:	3001      	adds	r0, #1
 80033b0:	f000 80a7 	beq.w	8003502 <_svfiprintf_r+0x1c6>
 80033b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80033b6:	445a      	add	r2, fp
 80033b8:	9209      	str	r2, [sp, #36]	@ 0x24
 80033ba:	f89a 3000 	ldrb.w	r3, [sl]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	f000 809f 	beq.w	8003502 <_svfiprintf_r+0x1c6>
 80033c4:	2300      	movs	r3, #0
 80033c6:	f04f 32ff 	mov.w	r2, #4294967295
 80033ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80033ce:	f10a 0a01 	add.w	sl, sl, #1
 80033d2:	9304      	str	r3, [sp, #16]
 80033d4:	9307      	str	r3, [sp, #28]
 80033d6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80033da:	931a      	str	r3, [sp, #104]	@ 0x68
 80033dc:	4654      	mov	r4, sl
 80033de:	2205      	movs	r2, #5
 80033e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80033e4:	484e      	ldr	r0, [pc, #312]	@ (8003520 <_svfiprintf_r+0x1e4>)
 80033e6:	f000 fa61 	bl	80038ac <memchr>
 80033ea:	9a04      	ldr	r2, [sp, #16]
 80033ec:	b9d8      	cbnz	r0, 8003426 <_svfiprintf_r+0xea>
 80033ee:	06d0      	lsls	r0, r2, #27
 80033f0:	bf44      	itt	mi
 80033f2:	2320      	movmi	r3, #32
 80033f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80033f8:	0711      	lsls	r1, r2, #28
 80033fa:	bf44      	itt	mi
 80033fc:	232b      	movmi	r3, #43	@ 0x2b
 80033fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003402:	f89a 3000 	ldrb.w	r3, [sl]
 8003406:	2b2a      	cmp	r3, #42	@ 0x2a
 8003408:	d015      	beq.n	8003436 <_svfiprintf_r+0xfa>
 800340a:	4654      	mov	r4, sl
 800340c:	2000      	movs	r0, #0
 800340e:	f04f 0c0a 	mov.w	ip, #10
 8003412:	9a07      	ldr	r2, [sp, #28]
 8003414:	4621      	mov	r1, r4
 8003416:	f811 3b01 	ldrb.w	r3, [r1], #1
 800341a:	3b30      	subs	r3, #48	@ 0x30
 800341c:	2b09      	cmp	r3, #9
 800341e:	d94b      	bls.n	80034b8 <_svfiprintf_r+0x17c>
 8003420:	b1b0      	cbz	r0, 8003450 <_svfiprintf_r+0x114>
 8003422:	9207      	str	r2, [sp, #28]
 8003424:	e014      	b.n	8003450 <_svfiprintf_r+0x114>
 8003426:	eba0 0308 	sub.w	r3, r0, r8
 800342a:	fa09 f303 	lsl.w	r3, r9, r3
 800342e:	4313      	orrs	r3, r2
 8003430:	46a2      	mov	sl, r4
 8003432:	9304      	str	r3, [sp, #16]
 8003434:	e7d2      	b.n	80033dc <_svfiprintf_r+0xa0>
 8003436:	9b03      	ldr	r3, [sp, #12]
 8003438:	1d19      	adds	r1, r3, #4
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	9103      	str	r1, [sp, #12]
 800343e:	2b00      	cmp	r3, #0
 8003440:	bfbb      	ittet	lt
 8003442:	425b      	neglt	r3, r3
 8003444:	f042 0202 	orrlt.w	r2, r2, #2
 8003448:	9307      	strge	r3, [sp, #28]
 800344a:	9307      	strlt	r3, [sp, #28]
 800344c:	bfb8      	it	lt
 800344e:	9204      	strlt	r2, [sp, #16]
 8003450:	7823      	ldrb	r3, [r4, #0]
 8003452:	2b2e      	cmp	r3, #46	@ 0x2e
 8003454:	d10a      	bne.n	800346c <_svfiprintf_r+0x130>
 8003456:	7863      	ldrb	r3, [r4, #1]
 8003458:	2b2a      	cmp	r3, #42	@ 0x2a
 800345a:	d132      	bne.n	80034c2 <_svfiprintf_r+0x186>
 800345c:	9b03      	ldr	r3, [sp, #12]
 800345e:	3402      	adds	r4, #2
 8003460:	1d1a      	adds	r2, r3, #4
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	9203      	str	r2, [sp, #12]
 8003466:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800346a:	9305      	str	r3, [sp, #20]
 800346c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8003524 <_svfiprintf_r+0x1e8>
 8003470:	2203      	movs	r2, #3
 8003472:	4650      	mov	r0, sl
 8003474:	7821      	ldrb	r1, [r4, #0]
 8003476:	f000 fa19 	bl	80038ac <memchr>
 800347a:	b138      	cbz	r0, 800348c <_svfiprintf_r+0x150>
 800347c:	2240      	movs	r2, #64	@ 0x40
 800347e:	9b04      	ldr	r3, [sp, #16]
 8003480:	eba0 000a 	sub.w	r0, r0, sl
 8003484:	4082      	lsls	r2, r0
 8003486:	4313      	orrs	r3, r2
 8003488:	3401      	adds	r4, #1
 800348a:	9304      	str	r3, [sp, #16]
 800348c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003490:	2206      	movs	r2, #6
 8003492:	4825      	ldr	r0, [pc, #148]	@ (8003528 <_svfiprintf_r+0x1ec>)
 8003494:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003498:	f000 fa08 	bl	80038ac <memchr>
 800349c:	2800      	cmp	r0, #0
 800349e:	d036      	beq.n	800350e <_svfiprintf_r+0x1d2>
 80034a0:	4b22      	ldr	r3, [pc, #136]	@ (800352c <_svfiprintf_r+0x1f0>)
 80034a2:	bb1b      	cbnz	r3, 80034ec <_svfiprintf_r+0x1b0>
 80034a4:	9b03      	ldr	r3, [sp, #12]
 80034a6:	3307      	adds	r3, #7
 80034a8:	f023 0307 	bic.w	r3, r3, #7
 80034ac:	3308      	adds	r3, #8
 80034ae:	9303      	str	r3, [sp, #12]
 80034b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80034b2:	4433      	add	r3, r6
 80034b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80034b6:	e76a      	b.n	800338e <_svfiprintf_r+0x52>
 80034b8:	460c      	mov	r4, r1
 80034ba:	2001      	movs	r0, #1
 80034bc:	fb0c 3202 	mla	r2, ip, r2, r3
 80034c0:	e7a8      	b.n	8003414 <_svfiprintf_r+0xd8>
 80034c2:	2300      	movs	r3, #0
 80034c4:	f04f 0c0a 	mov.w	ip, #10
 80034c8:	4619      	mov	r1, r3
 80034ca:	3401      	adds	r4, #1
 80034cc:	9305      	str	r3, [sp, #20]
 80034ce:	4620      	mov	r0, r4
 80034d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80034d4:	3a30      	subs	r2, #48	@ 0x30
 80034d6:	2a09      	cmp	r2, #9
 80034d8:	d903      	bls.n	80034e2 <_svfiprintf_r+0x1a6>
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d0c6      	beq.n	800346c <_svfiprintf_r+0x130>
 80034de:	9105      	str	r1, [sp, #20]
 80034e0:	e7c4      	b.n	800346c <_svfiprintf_r+0x130>
 80034e2:	4604      	mov	r4, r0
 80034e4:	2301      	movs	r3, #1
 80034e6:	fb0c 2101 	mla	r1, ip, r1, r2
 80034ea:	e7f0      	b.n	80034ce <_svfiprintf_r+0x192>
 80034ec:	ab03      	add	r3, sp, #12
 80034ee:	9300      	str	r3, [sp, #0]
 80034f0:	462a      	mov	r2, r5
 80034f2:	4638      	mov	r0, r7
 80034f4:	4b0e      	ldr	r3, [pc, #56]	@ (8003530 <_svfiprintf_r+0x1f4>)
 80034f6:	a904      	add	r1, sp, #16
 80034f8:	f3af 8000 	nop.w
 80034fc:	1c42      	adds	r2, r0, #1
 80034fe:	4606      	mov	r6, r0
 8003500:	d1d6      	bne.n	80034b0 <_svfiprintf_r+0x174>
 8003502:	89ab      	ldrh	r3, [r5, #12]
 8003504:	065b      	lsls	r3, r3, #25
 8003506:	f53f af2d 	bmi.w	8003364 <_svfiprintf_r+0x28>
 800350a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800350c:	e72c      	b.n	8003368 <_svfiprintf_r+0x2c>
 800350e:	ab03      	add	r3, sp, #12
 8003510:	9300      	str	r3, [sp, #0]
 8003512:	462a      	mov	r2, r5
 8003514:	4638      	mov	r0, r7
 8003516:	4b06      	ldr	r3, [pc, #24]	@ (8003530 <_svfiprintf_r+0x1f4>)
 8003518:	a904      	add	r1, sp, #16
 800351a:	f000 f87d 	bl	8003618 <_printf_i>
 800351e:	e7ed      	b.n	80034fc <_svfiprintf_r+0x1c0>
 8003520:	0800399a 	.word	0x0800399a
 8003524:	080039a0 	.word	0x080039a0
 8003528:	080039a4 	.word	0x080039a4
 800352c:	00000000 	.word	0x00000000
 8003530:	08003285 	.word	0x08003285

08003534 <_printf_common>:
 8003534:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003538:	4616      	mov	r6, r2
 800353a:	4698      	mov	r8, r3
 800353c:	688a      	ldr	r2, [r1, #8]
 800353e:	690b      	ldr	r3, [r1, #16]
 8003540:	4607      	mov	r7, r0
 8003542:	4293      	cmp	r3, r2
 8003544:	bfb8      	it	lt
 8003546:	4613      	movlt	r3, r2
 8003548:	6033      	str	r3, [r6, #0]
 800354a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800354e:	460c      	mov	r4, r1
 8003550:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003554:	b10a      	cbz	r2, 800355a <_printf_common+0x26>
 8003556:	3301      	adds	r3, #1
 8003558:	6033      	str	r3, [r6, #0]
 800355a:	6823      	ldr	r3, [r4, #0]
 800355c:	0699      	lsls	r1, r3, #26
 800355e:	bf42      	ittt	mi
 8003560:	6833      	ldrmi	r3, [r6, #0]
 8003562:	3302      	addmi	r3, #2
 8003564:	6033      	strmi	r3, [r6, #0]
 8003566:	6825      	ldr	r5, [r4, #0]
 8003568:	f015 0506 	ands.w	r5, r5, #6
 800356c:	d106      	bne.n	800357c <_printf_common+0x48>
 800356e:	f104 0a19 	add.w	sl, r4, #25
 8003572:	68e3      	ldr	r3, [r4, #12]
 8003574:	6832      	ldr	r2, [r6, #0]
 8003576:	1a9b      	subs	r3, r3, r2
 8003578:	42ab      	cmp	r3, r5
 800357a:	dc2b      	bgt.n	80035d4 <_printf_common+0xa0>
 800357c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003580:	6822      	ldr	r2, [r4, #0]
 8003582:	3b00      	subs	r3, #0
 8003584:	bf18      	it	ne
 8003586:	2301      	movne	r3, #1
 8003588:	0692      	lsls	r2, r2, #26
 800358a:	d430      	bmi.n	80035ee <_printf_common+0xba>
 800358c:	4641      	mov	r1, r8
 800358e:	4638      	mov	r0, r7
 8003590:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003594:	47c8      	blx	r9
 8003596:	3001      	adds	r0, #1
 8003598:	d023      	beq.n	80035e2 <_printf_common+0xae>
 800359a:	6823      	ldr	r3, [r4, #0]
 800359c:	6922      	ldr	r2, [r4, #16]
 800359e:	f003 0306 	and.w	r3, r3, #6
 80035a2:	2b04      	cmp	r3, #4
 80035a4:	bf14      	ite	ne
 80035a6:	2500      	movne	r5, #0
 80035a8:	6833      	ldreq	r3, [r6, #0]
 80035aa:	f04f 0600 	mov.w	r6, #0
 80035ae:	bf08      	it	eq
 80035b0:	68e5      	ldreq	r5, [r4, #12]
 80035b2:	f104 041a 	add.w	r4, r4, #26
 80035b6:	bf08      	it	eq
 80035b8:	1aed      	subeq	r5, r5, r3
 80035ba:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80035be:	bf08      	it	eq
 80035c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80035c4:	4293      	cmp	r3, r2
 80035c6:	bfc4      	itt	gt
 80035c8:	1a9b      	subgt	r3, r3, r2
 80035ca:	18ed      	addgt	r5, r5, r3
 80035cc:	42b5      	cmp	r5, r6
 80035ce:	d11a      	bne.n	8003606 <_printf_common+0xd2>
 80035d0:	2000      	movs	r0, #0
 80035d2:	e008      	b.n	80035e6 <_printf_common+0xb2>
 80035d4:	2301      	movs	r3, #1
 80035d6:	4652      	mov	r2, sl
 80035d8:	4641      	mov	r1, r8
 80035da:	4638      	mov	r0, r7
 80035dc:	47c8      	blx	r9
 80035de:	3001      	adds	r0, #1
 80035e0:	d103      	bne.n	80035ea <_printf_common+0xb6>
 80035e2:	f04f 30ff 	mov.w	r0, #4294967295
 80035e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80035ea:	3501      	adds	r5, #1
 80035ec:	e7c1      	b.n	8003572 <_printf_common+0x3e>
 80035ee:	2030      	movs	r0, #48	@ 0x30
 80035f0:	18e1      	adds	r1, r4, r3
 80035f2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80035f6:	1c5a      	adds	r2, r3, #1
 80035f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80035fc:	4422      	add	r2, r4
 80035fe:	3302      	adds	r3, #2
 8003600:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003604:	e7c2      	b.n	800358c <_printf_common+0x58>
 8003606:	2301      	movs	r3, #1
 8003608:	4622      	mov	r2, r4
 800360a:	4641      	mov	r1, r8
 800360c:	4638      	mov	r0, r7
 800360e:	47c8      	blx	r9
 8003610:	3001      	adds	r0, #1
 8003612:	d0e6      	beq.n	80035e2 <_printf_common+0xae>
 8003614:	3601      	adds	r6, #1
 8003616:	e7d9      	b.n	80035cc <_printf_common+0x98>

08003618 <_printf_i>:
 8003618:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800361c:	7e0f      	ldrb	r7, [r1, #24]
 800361e:	4691      	mov	r9, r2
 8003620:	2f78      	cmp	r7, #120	@ 0x78
 8003622:	4680      	mov	r8, r0
 8003624:	460c      	mov	r4, r1
 8003626:	469a      	mov	sl, r3
 8003628:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800362a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800362e:	d807      	bhi.n	8003640 <_printf_i+0x28>
 8003630:	2f62      	cmp	r7, #98	@ 0x62
 8003632:	d80a      	bhi.n	800364a <_printf_i+0x32>
 8003634:	2f00      	cmp	r7, #0
 8003636:	f000 80d3 	beq.w	80037e0 <_printf_i+0x1c8>
 800363a:	2f58      	cmp	r7, #88	@ 0x58
 800363c:	f000 80ba 	beq.w	80037b4 <_printf_i+0x19c>
 8003640:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003644:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003648:	e03a      	b.n	80036c0 <_printf_i+0xa8>
 800364a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800364e:	2b15      	cmp	r3, #21
 8003650:	d8f6      	bhi.n	8003640 <_printf_i+0x28>
 8003652:	a101      	add	r1, pc, #4	@ (adr r1, 8003658 <_printf_i+0x40>)
 8003654:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003658:	080036b1 	.word	0x080036b1
 800365c:	080036c5 	.word	0x080036c5
 8003660:	08003641 	.word	0x08003641
 8003664:	08003641 	.word	0x08003641
 8003668:	08003641 	.word	0x08003641
 800366c:	08003641 	.word	0x08003641
 8003670:	080036c5 	.word	0x080036c5
 8003674:	08003641 	.word	0x08003641
 8003678:	08003641 	.word	0x08003641
 800367c:	08003641 	.word	0x08003641
 8003680:	08003641 	.word	0x08003641
 8003684:	080037c7 	.word	0x080037c7
 8003688:	080036ef 	.word	0x080036ef
 800368c:	08003781 	.word	0x08003781
 8003690:	08003641 	.word	0x08003641
 8003694:	08003641 	.word	0x08003641
 8003698:	080037e9 	.word	0x080037e9
 800369c:	08003641 	.word	0x08003641
 80036a0:	080036ef 	.word	0x080036ef
 80036a4:	08003641 	.word	0x08003641
 80036a8:	08003641 	.word	0x08003641
 80036ac:	08003789 	.word	0x08003789
 80036b0:	6833      	ldr	r3, [r6, #0]
 80036b2:	1d1a      	adds	r2, r3, #4
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	6032      	str	r2, [r6, #0]
 80036b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80036bc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80036c0:	2301      	movs	r3, #1
 80036c2:	e09e      	b.n	8003802 <_printf_i+0x1ea>
 80036c4:	6833      	ldr	r3, [r6, #0]
 80036c6:	6820      	ldr	r0, [r4, #0]
 80036c8:	1d19      	adds	r1, r3, #4
 80036ca:	6031      	str	r1, [r6, #0]
 80036cc:	0606      	lsls	r6, r0, #24
 80036ce:	d501      	bpl.n	80036d4 <_printf_i+0xbc>
 80036d0:	681d      	ldr	r5, [r3, #0]
 80036d2:	e003      	b.n	80036dc <_printf_i+0xc4>
 80036d4:	0645      	lsls	r5, r0, #25
 80036d6:	d5fb      	bpl.n	80036d0 <_printf_i+0xb8>
 80036d8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80036dc:	2d00      	cmp	r5, #0
 80036de:	da03      	bge.n	80036e8 <_printf_i+0xd0>
 80036e0:	232d      	movs	r3, #45	@ 0x2d
 80036e2:	426d      	negs	r5, r5
 80036e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80036e8:	230a      	movs	r3, #10
 80036ea:	4859      	ldr	r0, [pc, #356]	@ (8003850 <_printf_i+0x238>)
 80036ec:	e011      	b.n	8003712 <_printf_i+0xfa>
 80036ee:	6821      	ldr	r1, [r4, #0]
 80036f0:	6833      	ldr	r3, [r6, #0]
 80036f2:	0608      	lsls	r0, r1, #24
 80036f4:	f853 5b04 	ldr.w	r5, [r3], #4
 80036f8:	d402      	bmi.n	8003700 <_printf_i+0xe8>
 80036fa:	0649      	lsls	r1, r1, #25
 80036fc:	bf48      	it	mi
 80036fe:	b2ad      	uxthmi	r5, r5
 8003700:	2f6f      	cmp	r7, #111	@ 0x6f
 8003702:	6033      	str	r3, [r6, #0]
 8003704:	bf14      	ite	ne
 8003706:	230a      	movne	r3, #10
 8003708:	2308      	moveq	r3, #8
 800370a:	4851      	ldr	r0, [pc, #324]	@ (8003850 <_printf_i+0x238>)
 800370c:	2100      	movs	r1, #0
 800370e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003712:	6866      	ldr	r6, [r4, #4]
 8003714:	2e00      	cmp	r6, #0
 8003716:	bfa8      	it	ge
 8003718:	6821      	ldrge	r1, [r4, #0]
 800371a:	60a6      	str	r6, [r4, #8]
 800371c:	bfa4      	itt	ge
 800371e:	f021 0104 	bicge.w	r1, r1, #4
 8003722:	6021      	strge	r1, [r4, #0]
 8003724:	b90d      	cbnz	r5, 800372a <_printf_i+0x112>
 8003726:	2e00      	cmp	r6, #0
 8003728:	d04b      	beq.n	80037c2 <_printf_i+0x1aa>
 800372a:	4616      	mov	r6, r2
 800372c:	fbb5 f1f3 	udiv	r1, r5, r3
 8003730:	fb03 5711 	mls	r7, r3, r1, r5
 8003734:	5dc7      	ldrb	r7, [r0, r7]
 8003736:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800373a:	462f      	mov	r7, r5
 800373c:	42bb      	cmp	r3, r7
 800373e:	460d      	mov	r5, r1
 8003740:	d9f4      	bls.n	800372c <_printf_i+0x114>
 8003742:	2b08      	cmp	r3, #8
 8003744:	d10b      	bne.n	800375e <_printf_i+0x146>
 8003746:	6823      	ldr	r3, [r4, #0]
 8003748:	07df      	lsls	r7, r3, #31
 800374a:	d508      	bpl.n	800375e <_printf_i+0x146>
 800374c:	6923      	ldr	r3, [r4, #16]
 800374e:	6861      	ldr	r1, [r4, #4]
 8003750:	4299      	cmp	r1, r3
 8003752:	bfde      	ittt	le
 8003754:	2330      	movle	r3, #48	@ 0x30
 8003756:	f806 3c01 	strble.w	r3, [r6, #-1]
 800375a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800375e:	1b92      	subs	r2, r2, r6
 8003760:	6122      	str	r2, [r4, #16]
 8003762:	464b      	mov	r3, r9
 8003764:	4621      	mov	r1, r4
 8003766:	4640      	mov	r0, r8
 8003768:	f8cd a000 	str.w	sl, [sp]
 800376c:	aa03      	add	r2, sp, #12
 800376e:	f7ff fee1 	bl	8003534 <_printf_common>
 8003772:	3001      	adds	r0, #1
 8003774:	d14a      	bne.n	800380c <_printf_i+0x1f4>
 8003776:	f04f 30ff 	mov.w	r0, #4294967295
 800377a:	b004      	add	sp, #16
 800377c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003780:	6823      	ldr	r3, [r4, #0]
 8003782:	f043 0320 	orr.w	r3, r3, #32
 8003786:	6023      	str	r3, [r4, #0]
 8003788:	2778      	movs	r7, #120	@ 0x78
 800378a:	4832      	ldr	r0, [pc, #200]	@ (8003854 <_printf_i+0x23c>)
 800378c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003790:	6823      	ldr	r3, [r4, #0]
 8003792:	6831      	ldr	r1, [r6, #0]
 8003794:	061f      	lsls	r7, r3, #24
 8003796:	f851 5b04 	ldr.w	r5, [r1], #4
 800379a:	d402      	bmi.n	80037a2 <_printf_i+0x18a>
 800379c:	065f      	lsls	r7, r3, #25
 800379e:	bf48      	it	mi
 80037a0:	b2ad      	uxthmi	r5, r5
 80037a2:	6031      	str	r1, [r6, #0]
 80037a4:	07d9      	lsls	r1, r3, #31
 80037a6:	bf44      	itt	mi
 80037a8:	f043 0320 	orrmi.w	r3, r3, #32
 80037ac:	6023      	strmi	r3, [r4, #0]
 80037ae:	b11d      	cbz	r5, 80037b8 <_printf_i+0x1a0>
 80037b0:	2310      	movs	r3, #16
 80037b2:	e7ab      	b.n	800370c <_printf_i+0xf4>
 80037b4:	4826      	ldr	r0, [pc, #152]	@ (8003850 <_printf_i+0x238>)
 80037b6:	e7e9      	b.n	800378c <_printf_i+0x174>
 80037b8:	6823      	ldr	r3, [r4, #0]
 80037ba:	f023 0320 	bic.w	r3, r3, #32
 80037be:	6023      	str	r3, [r4, #0]
 80037c0:	e7f6      	b.n	80037b0 <_printf_i+0x198>
 80037c2:	4616      	mov	r6, r2
 80037c4:	e7bd      	b.n	8003742 <_printf_i+0x12a>
 80037c6:	6833      	ldr	r3, [r6, #0]
 80037c8:	6825      	ldr	r5, [r4, #0]
 80037ca:	1d18      	adds	r0, r3, #4
 80037cc:	6961      	ldr	r1, [r4, #20]
 80037ce:	6030      	str	r0, [r6, #0]
 80037d0:	062e      	lsls	r6, r5, #24
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	d501      	bpl.n	80037da <_printf_i+0x1c2>
 80037d6:	6019      	str	r1, [r3, #0]
 80037d8:	e002      	b.n	80037e0 <_printf_i+0x1c8>
 80037da:	0668      	lsls	r0, r5, #25
 80037dc:	d5fb      	bpl.n	80037d6 <_printf_i+0x1be>
 80037de:	8019      	strh	r1, [r3, #0]
 80037e0:	2300      	movs	r3, #0
 80037e2:	4616      	mov	r6, r2
 80037e4:	6123      	str	r3, [r4, #16]
 80037e6:	e7bc      	b.n	8003762 <_printf_i+0x14a>
 80037e8:	6833      	ldr	r3, [r6, #0]
 80037ea:	2100      	movs	r1, #0
 80037ec:	1d1a      	adds	r2, r3, #4
 80037ee:	6032      	str	r2, [r6, #0]
 80037f0:	681e      	ldr	r6, [r3, #0]
 80037f2:	6862      	ldr	r2, [r4, #4]
 80037f4:	4630      	mov	r0, r6
 80037f6:	f000 f859 	bl	80038ac <memchr>
 80037fa:	b108      	cbz	r0, 8003800 <_printf_i+0x1e8>
 80037fc:	1b80      	subs	r0, r0, r6
 80037fe:	6060      	str	r0, [r4, #4]
 8003800:	6863      	ldr	r3, [r4, #4]
 8003802:	6123      	str	r3, [r4, #16]
 8003804:	2300      	movs	r3, #0
 8003806:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800380a:	e7aa      	b.n	8003762 <_printf_i+0x14a>
 800380c:	4632      	mov	r2, r6
 800380e:	4649      	mov	r1, r9
 8003810:	4640      	mov	r0, r8
 8003812:	6923      	ldr	r3, [r4, #16]
 8003814:	47d0      	blx	sl
 8003816:	3001      	adds	r0, #1
 8003818:	d0ad      	beq.n	8003776 <_printf_i+0x15e>
 800381a:	6823      	ldr	r3, [r4, #0]
 800381c:	079b      	lsls	r3, r3, #30
 800381e:	d413      	bmi.n	8003848 <_printf_i+0x230>
 8003820:	68e0      	ldr	r0, [r4, #12]
 8003822:	9b03      	ldr	r3, [sp, #12]
 8003824:	4298      	cmp	r0, r3
 8003826:	bfb8      	it	lt
 8003828:	4618      	movlt	r0, r3
 800382a:	e7a6      	b.n	800377a <_printf_i+0x162>
 800382c:	2301      	movs	r3, #1
 800382e:	4632      	mov	r2, r6
 8003830:	4649      	mov	r1, r9
 8003832:	4640      	mov	r0, r8
 8003834:	47d0      	blx	sl
 8003836:	3001      	adds	r0, #1
 8003838:	d09d      	beq.n	8003776 <_printf_i+0x15e>
 800383a:	3501      	adds	r5, #1
 800383c:	68e3      	ldr	r3, [r4, #12]
 800383e:	9903      	ldr	r1, [sp, #12]
 8003840:	1a5b      	subs	r3, r3, r1
 8003842:	42ab      	cmp	r3, r5
 8003844:	dcf2      	bgt.n	800382c <_printf_i+0x214>
 8003846:	e7eb      	b.n	8003820 <_printf_i+0x208>
 8003848:	2500      	movs	r5, #0
 800384a:	f104 0619 	add.w	r6, r4, #25
 800384e:	e7f5      	b.n	800383c <_printf_i+0x224>
 8003850:	080039ab 	.word	0x080039ab
 8003854:	080039bc 	.word	0x080039bc

08003858 <memmove>:
 8003858:	4288      	cmp	r0, r1
 800385a:	b510      	push	{r4, lr}
 800385c:	eb01 0402 	add.w	r4, r1, r2
 8003860:	d902      	bls.n	8003868 <memmove+0x10>
 8003862:	4284      	cmp	r4, r0
 8003864:	4623      	mov	r3, r4
 8003866:	d807      	bhi.n	8003878 <memmove+0x20>
 8003868:	1e43      	subs	r3, r0, #1
 800386a:	42a1      	cmp	r1, r4
 800386c:	d008      	beq.n	8003880 <memmove+0x28>
 800386e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003872:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003876:	e7f8      	b.n	800386a <memmove+0x12>
 8003878:	4601      	mov	r1, r0
 800387a:	4402      	add	r2, r0
 800387c:	428a      	cmp	r2, r1
 800387e:	d100      	bne.n	8003882 <memmove+0x2a>
 8003880:	bd10      	pop	{r4, pc}
 8003882:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003886:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800388a:	e7f7      	b.n	800387c <memmove+0x24>

0800388c <_sbrk_r>:
 800388c:	b538      	push	{r3, r4, r5, lr}
 800388e:	2300      	movs	r3, #0
 8003890:	4d05      	ldr	r5, [pc, #20]	@ (80038a8 <_sbrk_r+0x1c>)
 8003892:	4604      	mov	r4, r0
 8003894:	4608      	mov	r0, r1
 8003896:	602b      	str	r3, [r5, #0]
 8003898:	f7fd f922 	bl	8000ae0 <_sbrk>
 800389c:	1c43      	adds	r3, r0, #1
 800389e:	d102      	bne.n	80038a6 <_sbrk_r+0x1a>
 80038a0:	682b      	ldr	r3, [r5, #0]
 80038a2:	b103      	cbz	r3, 80038a6 <_sbrk_r+0x1a>
 80038a4:	6023      	str	r3, [r4, #0]
 80038a6:	bd38      	pop	{r3, r4, r5, pc}
 80038a8:	200002ec 	.word	0x200002ec

080038ac <memchr>:
 80038ac:	4603      	mov	r3, r0
 80038ae:	b510      	push	{r4, lr}
 80038b0:	b2c9      	uxtb	r1, r1
 80038b2:	4402      	add	r2, r0
 80038b4:	4293      	cmp	r3, r2
 80038b6:	4618      	mov	r0, r3
 80038b8:	d101      	bne.n	80038be <memchr+0x12>
 80038ba:	2000      	movs	r0, #0
 80038bc:	e003      	b.n	80038c6 <memchr+0x1a>
 80038be:	7804      	ldrb	r4, [r0, #0]
 80038c0:	3301      	adds	r3, #1
 80038c2:	428c      	cmp	r4, r1
 80038c4:	d1f6      	bne.n	80038b4 <memchr+0x8>
 80038c6:	bd10      	pop	{r4, pc}

080038c8 <memcpy>:
 80038c8:	440a      	add	r2, r1
 80038ca:	4291      	cmp	r1, r2
 80038cc:	f100 33ff 	add.w	r3, r0, #4294967295
 80038d0:	d100      	bne.n	80038d4 <memcpy+0xc>
 80038d2:	4770      	bx	lr
 80038d4:	b510      	push	{r4, lr}
 80038d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80038da:	4291      	cmp	r1, r2
 80038dc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80038e0:	d1f9      	bne.n	80038d6 <memcpy+0xe>
 80038e2:	bd10      	pop	{r4, pc}

080038e4 <_realloc_r>:
 80038e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80038e8:	4680      	mov	r8, r0
 80038ea:	4615      	mov	r5, r2
 80038ec:	460c      	mov	r4, r1
 80038ee:	b921      	cbnz	r1, 80038fa <_realloc_r+0x16>
 80038f0:	4611      	mov	r1, r2
 80038f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80038f6:	f7ff bc39 	b.w	800316c <_malloc_r>
 80038fa:	b92a      	cbnz	r2, 8003908 <_realloc_r+0x24>
 80038fc:	f7ff fbcc 	bl	8003098 <_free_r>
 8003900:	2400      	movs	r4, #0
 8003902:	4620      	mov	r0, r4
 8003904:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003908:	f000 f81a 	bl	8003940 <_malloc_usable_size_r>
 800390c:	4285      	cmp	r5, r0
 800390e:	4606      	mov	r6, r0
 8003910:	d802      	bhi.n	8003918 <_realloc_r+0x34>
 8003912:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8003916:	d8f4      	bhi.n	8003902 <_realloc_r+0x1e>
 8003918:	4629      	mov	r1, r5
 800391a:	4640      	mov	r0, r8
 800391c:	f7ff fc26 	bl	800316c <_malloc_r>
 8003920:	4607      	mov	r7, r0
 8003922:	2800      	cmp	r0, #0
 8003924:	d0ec      	beq.n	8003900 <_realloc_r+0x1c>
 8003926:	42b5      	cmp	r5, r6
 8003928:	462a      	mov	r2, r5
 800392a:	4621      	mov	r1, r4
 800392c:	bf28      	it	cs
 800392e:	4632      	movcs	r2, r6
 8003930:	f7ff ffca 	bl	80038c8 <memcpy>
 8003934:	4621      	mov	r1, r4
 8003936:	4640      	mov	r0, r8
 8003938:	f7ff fbae 	bl	8003098 <_free_r>
 800393c:	463c      	mov	r4, r7
 800393e:	e7e0      	b.n	8003902 <_realloc_r+0x1e>

08003940 <_malloc_usable_size_r>:
 8003940:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003944:	1f18      	subs	r0, r3, #4
 8003946:	2b00      	cmp	r3, #0
 8003948:	bfbc      	itt	lt
 800394a:	580b      	ldrlt	r3, [r1, r0]
 800394c:	18c0      	addlt	r0, r0, r3
 800394e:	4770      	bx	lr

08003950 <_init>:
 8003950:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003952:	bf00      	nop
 8003954:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003956:	bc08      	pop	{r3}
 8003958:	469e      	mov	lr, r3
 800395a:	4770      	bx	lr

0800395c <_fini>:
 800395c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800395e:	bf00      	nop
 8003960:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003962:	bc08      	pop	{r3}
 8003964:	469e      	mov	lr, r3
 8003966:	4770      	bx	lr
