#defaultlanguage:vhdl
#OPTIONS:"|-layerid|0|-orig_srs|/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/synthesis/synwork/top_sd_comp.srs|-top|work.top_sd|-prodtype|synplify_pro|-infer_seqShift|-primux|-dspmac|-pqdpadd|-fixsmult|-sdff_counter|-divnmod|-nram|-actel|-work_is_curlib|1|-encrypt|-pro|-lite|-ui|-fid2|-ram|-sharing|on|-ll|2000|-autosm|-vhdl2008|-work_is_curlib|1|-ignore_undefined_lib|-lib|COREAHBLSRAM_LIB|-lib|COREAHBLSRAM_LIB|-lib|COREAHBLSRAM_LIB|-lib|COREAHBLSRAM_LIB|-lib|COREAHBLSRAM_LIB|-lib|COREAHBLSRAM_LIB|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|neorv32|-lib|neorv32|-lib|neorv32|-lib|neorv32|-lib|neorv32|-lib|neorv32|-lib|neorv32|-lib|neorv32|-lib|neorv32|-lib|neorv32|-lib|neorv32|-lib|neorv32|-lib|neorv32|-lib|neorv32|-lib|neorv32|-lib|neorv32|-lib|neorv32|-lib|neorv32|-lib|neorv32|-lib|neorv32|-lib|neorv32|-lib|neorv32|-lib|neorv32|-lib|neorv32|-lib|neorv32|-lib|neorv32|-lib|neorv32|-lib|neorv32|-lib|neorv32|-lib|neorv32|-lib|neorv32|-lib|neorv32|-lib|neorv32|-lib|neorv32|-lib|neorv32|-lib|neorv32|-lib|neorv32|-lib|neorv32|-lib|neorv32|-lib|neorv32|-lib|neorv32|-lib|neorv32|-lib|neorv32|-lib|neorv32|-lib|neorv32|-lib|neorv32|-lib|neorv32|-lib|work|-lib|neorv32|-lib|work"
#CUR:"/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/linux_a_64/c_vhdl":1679050977
#CUR:"/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/vhd2008/location.map":1679050974
#CUR:"/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/vhd2008/std.vhd":1679050974
#CUR:"/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/vhd/snps_haps_pkg.vhd":1679050974
#CUR:"/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/vhd2008/std1164.vhd":1679050974
#CUR:"/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/vhd2008/std_textio.vhd":1679050974
#CUR:"/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/vhd2008/numeric.vhd":1679050974
#CUR:"/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/vhd/umr_capim.vhd":1679050974
#CUR:"/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/vhd2008/arith.vhd":1679050974
#CUR:"/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/vhd2008/unsigned.vhd":1679050974
#CUR:"/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/vhd/hyperents.vhd":1679050974
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd":1729681544
#CUR:"/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/vhd2008/misc.vhd":1679050974
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd":1729681544
#CUR:"/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/generic/smartfusion2.vhd":1679050973
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/usram_128to9216x8.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/Actel/DirectCore/COREAHBLSRAM/2.2.104/rtl/vhdl/core/coreahblsram_pkg.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/Actel/SgCore/OSC/2.0.101/osc_comps.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_package.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_cfu.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_clockgate.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/xbus2ahblite_bridge.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/CoreAHBLSRAM.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/FCCC_C0/FCCC_C0.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/OSC_C0/OSC_C0.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_bitmanip.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_cond.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_fpu.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_muldiv.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_decompressor.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_lsu.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_regfile.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_pmp.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_dmem.entity.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_dmem.default.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_sysinfo.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_xbus.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_bootloader_image.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_boot_rom.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cache.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cfs.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_crc.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_debug_dm.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_debug_dtm.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_dma.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gptmr.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_imem.entity.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_imem.default.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_mtime.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_neoled.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_onewire.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_pwm.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_sdi.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_slink.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_spi.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_trng.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_twi.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_wdt.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_xip.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_xirq.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd":1729681544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd":1729693544
#CUR:"/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/top_sd/top_sd.vhd":1729693561
0 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd" vhdl
1 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd" vhdl
2 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/usram_128to9216x8.vhd" vhdl
3 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd" vhdl
4 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/Actel/DirectCore/COREAHBLSRAM/2.2.104/rtl/vhdl/core/coreahblsram_pkg.vhd" vhdl
5 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/CoreAHBLSRAM.vhd" vhdl
6 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0.vhd" vhdl
7 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.vhd" vhdl
8 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/FCCC_C0/FCCC_C0.vhd" vhdl
9 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/Actel/SgCore/OSC/2.0.101/osc_comps.vhd" vhdl
10 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.vhd" vhdl
11 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/OSC_C0/OSC_C0.vhd" vhdl
12 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_package.vhd" vhdl
13 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_intercon.vhd" vhdl
14 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd" vhdl
15 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_bitmanip.vhd" vhdl
16 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_cfu.vhd" vhdl
17 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_cond.vhd" vhdl
18 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_fpu.vhd" vhdl
19 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_cp_muldiv.vhd" vhdl
20 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_alu.vhd" vhdl
21 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_fifo.vhd" vhdl
22 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_decompressor.vhd" vhdl
23 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_control.vhd" vhdl
24 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_lsu.vhd" vhdl
25 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_regfile.vhd" vhdl
26 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu_pmp.vhd" vhdl
27 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cpu.vhd" vhdl
28 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_dmem.entity.vhd" vhdl
29 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_dmem.default.vhd" vhdl
30 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gpio.vhd" vhdl
31 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_sysinfo.vhd" vhdl
32 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_uart.vhd" vhdl
33 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_xbus.vhd" vhdl
34 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_bootloader_image.vhd" vhdl
35 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_boot_rom.vhd" vhdl
36 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cache.vhd" vhdl
37 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_cfs.vhd" vhdl
38 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_clockgate.vhd" vhdl
39 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_crc.vhd" vhdl
40 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_debug_dm.vhd" vhdl
41 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_debug_dtm.vhd" vhdl
42 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_dma.vhd" vhdl
43 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_gptmr.vhd" vhdl
44 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_imem.entity.vhd" vhdl
45 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_imem.default.vhd" vhdl
46 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_mtime.vhd" vhdl
47 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_neoled.vhd" vhdl
48 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_onewire.vhd" vhdl
49 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_pwm.vhd" vhdl
50 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_sdi.vhd" vhdl
51 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_slink.vhd" vhdl
52 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_spi.vhd" vhdl
53 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_trng.vhd" vhdl
54 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_twi.vhd" vhdl
55 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_wdt.vhd" vhdl
56 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_xip.vhd" vhdl
57 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_xirq.vhd" vhdl
58 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_top.vhd" vhdl
59 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/neorv32_ProcessorTop_MinimalBoot.vhd" vhdl
60 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/hdl/xbus2ahblite_bridge.vhd" vhdl
61 "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-sram/prj_dir/component/work/top_sd/top_sd.vhd" vhdl

# Dependency Lists (Uses list)
0 -1
1 -1
2 -1
3 1 2 
4 -1
5 0 3 4 
6 5 
7 -1
8 7 
9 -1
10 9 
11 10 
12 -1
13 12 
14 12 
15 12 
16 -1
17 12 
18 12 
19 12 
20 14 19 15 18 16 17 12 
21 12 
22 12 
23 21 22 12 
24 12 
25 12 
26 12 
27 23 25 20 24 26 12 
28 12 
29 28 12 
30 12 
31 12 
32 21 12 
33 12 
34 12 
35 34 12 
36 13 12 
37 12 
38 -1
39 12 
40 12 
41 12 
42 12 
43 12 
44 12 
45 44 12 
46 12 
47 21 12 
48 12 
49 12 
50 21 12 
51 21 12 
52 21 12 
53 21 12 
54 21 12 
55 12 
56 12 
57 12 
58 27 13 29 33 30 46 32 31 38 42 44 28 35 56 36 37 50 55 52 54 49 53 47 57 43 48 51 39 41 40 12 
59 58 
60 -1
61 6 8 59 11 60 

# Dependency Lists (Users Of)
0 5 
1 3 
2 3 
3 5 
4 5 
5 6 
6 61 
7 8 
8 61 
9 10 
10 11 
11 61 
12 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 15 14 13 
13 58 36 
14 20 
15 20 
16 20 
17 20 
18 20 
19 20 
20 27 
21 32 23 54 53 52 51 50 47 
22 23 
23 27 
24 27 
25 27 
26 27 
27 58 
28 58 29 
29 58 
30 58 
31 58 
32 58 
33 58 
34 35 
35 58 
36 58 
37 58 
38 58 
39 58 
40 58 
41 58 
42 58 
43 58 
44 58 45 
45 -1
46 58 
47 58 
48 58 
49 58 
50 58 
51 58 
52 58 
53 58 
54 58 
55 58 
56 58 
57 58 
58 59 
59 61 
60 61 
61 -1

# Design Unit to File Association
arch coreahblsram_lib coreahblsram_c0_coreahblsram_c0_0_ahblsramif translated 0
module coreahblsram_lib coreahblsram_c0_coreahblsram_c0_0_ahblsramif 0
arch coreahblsram_lib coreahblsram_c0_coreahblsram_c0_0_lsram_2048to139264x8 translated 1
module coreahblsram_lib coreahblsram_c0_coreahblsram_c0_0_lsram_2048to139264x8 1
arch coreahblsram_lib coreahblsram_c0_coreahblsram_c0_0_usram_128to9216x8 translated 2
module coreahblsram_lib coreahblsram_c0_coreahblsram_c0_0_usram_128to9216x8 2
arch coreahblsram_lib coreahblsram_c0_coreahblsram_c0_0_sramctrlif translated 3
module coreahblsram_lib coreahblsram_c0_coreahblsram_c0_0_sramctrlif 3
arch coreahblsram_lib coreahblsram_c0_coreahblsram_c0_0_coreahblsram translated 5
module coreahblsram_lib coreahblsram_c0_coreahblsram_c0_0_coreahblsram 5
arch work coreahblsram_c0 rtl 6
module work coreahblsram_c0 6
arch work fccc_c0_fccc_c0_0_fccc def_arch 7
module work fccc_c0_fccc_c0_0_fccc 7
arch work fccc_c0 rtl 8
module work fccc_c0 8
arch work xtlosc_fab def_arch 9
module work xtlosc_fab 9
arch work rcosc_25_50mhz_fab def_arch 9
module work rcosc_25_50mhz_fab 9
arch work rcosc_1mhz_fab def_arch 9
module work rcosc_1mhz_fab 9
arch work xtlosc def_arch 9
module work xtlosc 9
arch work rcosc_25_50mhz def_arch 9
module work rcosc_25_50mhz 9
arch work rcosc_1mhz def_arch 9
module work rcosc_1mhz 9
arch work osc_c0_osc_c0_0_osc def_arch 10
module work osc_c0_osc_c0_0_osc 10
arch work osc_c0 rtl 11
module work osc_c0 11
arch neorv32 neorv32_bus_reservation_set neorv32_bus_reservation_set_rtl 13
module neorv32 neorv32_bus_reservation_set 13
arch neorv32 neorv32_bus_io_switch neorv32_bus_io_switch_rtl 13
module neorv32 neorv32_bus_io_switch 13
arch neorv32 neorv32_bus_gateway neorv32_bus_gateway_rtl 13
module neorv32 neorv32_bus_gateway 13
arch neorv32 neorv32_bus_switch neorv32_bus_switch_rtl 13
module neorv32 neorv32_bus_switch 13
arch neorv32 neorv32_cpu_cp_shifter neorv32_cpu_cp_shifter_rtl 14
module neorv32 neorv32_cpu_cp_shifter 14
arch neorv32 neorv32_cpu_cp_bitmanip neorv32_cpu_cp_bitmanip_rtl 15
module neorv32 neorv32_cpu_cp_bitmanip 15
arch neorv32 neorv32_cpu_cp_cfu neorv32_cpu_cp_cfu_rtl 16
module neorv32 neorv32_cpu_cp_cfu 16
arch neorv32 neorv32_cpu_cp_cond neorv32_cpu_cp_cond_rtl 17
module neorv32 neorv32_cpu_cp_cond 17
arch neorv32 neorv32_cpu_cp_fpu_f2i neorv32_cpu_cp_fpu_f2i_rtl 18
module neorv32 neorv32_cpu_cp_fpu_f2i 18
arch neorv32 neorv32_cpu_cp_fpu_normalizer neorv32_cpu_cp_fpu_normalizer_rtl 18
module neorv32 neorv32_cpu_cp_fpu_normalizer 18
arch neorv32 neorv32_cpu_cp_fpu neorv32_cpu_cp_fpu_rtl 18
module neorv32 neorv32_cpu_cp_fpu 18
arch neorv32 neorv32_cpu_cp_muldiv neorv32_cpu_cp_muldiv_rtl 19
module neorv32 neorv32_cpu_cp_muldiv 19
arch neorv32 neorv32_cpu_alu neorv32_cpu_cpu_rtl 20
module neorv32 neorv32_cpu_alu 20
arch neorv32 neorv32_fifo neorv32_fifo_rtl 21
module neorv32 neorv32_fifo 21
arch neorv32 neorv32_cpu_decompressor neorv32_cpu_decompressor_rtl 22
module neorv32 neorv32_cpu_decompressor 22
arch neorv32 neorv32_cpu_control neorv32_cpu_control_rtl 23
module neorv32 neorv32_cpu_control 23
arch neorv32 neorv32_cpu_lsu neorv32_cpu_lsu_rtl 24
module neorv32 neorv32_cpu_lsu 24
arch neorv32 neorv32_cpu_regfile neorv32_cpu_regfile_rtl 25
module neorv32 neorv32_cpu_regfile 25
arch neorv32 neorv32_cpu_pmp neorv32_cpu_pmp_rtl 26
module neorv32 neorv32_cpu_pmp 26
arch neorv32 neorv32_cpu neorv32_cpu_rtl 27
module neorv32 neorv32_cpu 27
module neorv32 neorv32_dmem 28
arch neorv32 neorv32_dmem neorv32_dmem_rtl 29
arch neorv32 neorv32_gpio neorv32_gpio_rtl 30
module neorv32 neorv32_gpio 30
arch neorv32 neorv32_sysinfo neorv32_sysinfo_rtl 31
module neorv32 neorv32_sysinfo 31
arch neorv32 neorv32_uart neorv32_uart_rtl 32
module neorv32 neorv32_uart 32
arch neorv32 neorv32_xbus neorv32_xbus_rtl 33
module neorv32 neorv32_xbus 33
arch neorv32 neorv32_boot_rom neorv32_boot_rom_rtl 35
module neorv32 neorv32_boot_rom 35
arch neorv32 neorv32_cache_bus neorv32_cache_bus_rtl 36
module neorv32 neorv32_cache_bus 36
arch neorv32 neorv32_cache_memory neorv32_cache_memory_rtl 36
module neorv32 neorv32_cache_memory 36
arch neorv32 neorv32_cache_host neorv32_cache_host_rtl 36
module neorv32 neorv32_cache_host 36
arch neorv32 neorv32_cache neorv32_cache_rtl 36
module neorv32 neorv32_cache 36
arch neorv32 neorv32_cfs neorv32_cfs_rtl 37
module neorv32 neorv32_cfs 37
arch neorv32 neorv32_clockgate neorv32_clockgate_rtl 38
module neorv32 neorv32_clockgate 38
arch neorv32 neorv32_crc neorv32_crc_rtl 39
module neorv32 neorv32_crc 39
arch neorv32 neorv32_debug_dm neorv32_debug_dm_rtl 40
module neorv32 neorv32_debug_dm 40
arch neorv32 neorv32_debug_dtm neorv32_debug_dtm_rtl 41
module neorv32 neorv32_debug_dtm 41
arch neorv32 neorv32_dma neorv32_dma_rtl 42
module neorv32 neorv32_dma 42
arch neorv32 neorv32_gptmr neorv32_gptmr_rtl 43
module neorv32 neorv32_gptmr 43
module neorv32 neorv32_imem 44
arch neorv32 neorv32_imem neorv32_imem_rtl 45
arch neorv32 neorv32_mtime neorv32_mtime_rtl 46
module neorv32 neorv32_mtime 46
arch neorv32 neorv32_neoled neorv32_neoled_rtl 47
module neorv32 neorv32_neoled 47
arch neorv32 neorv32_onewire neorv32_onewire_rtl 48
module neorv32 neorv32_onewire 48
arch neorv32 neorv32_pwm neorv32_pwm_rtl 49
module neorv32 neorv32_pwm 49
arch neorv32 neorv32_sdi neorv32_sdi_rtl 50
module neorv32 neorv32_sdi 50
arch neorv32 neorv32_slink neorv32_slink_rtl 51
module neorv32 neorv32_slink 51
arch neorv32 neorv32_spi neorv32_spi_rtl 52
module neorv32 neorv32_spi 52
arch neorv32 neotrng_cell neotrng_cell_rtl 53
module neorv32 neotrng_cell 53
arch neorv32 neotrng neotrng_rtl 53
module neorv32 neotrng 53
arch neorv32 neorv32_trng neorv32_trng_rtl 53
module neorv32 neorv32_trng 53
arch neorv32 neorv32_twi neorv32_twi_rtl 54
module neorv32 neorv32_twi 54
arch neorv32 neorv32_wdt neorv32_wdt_rtl 55
module neorv32 neorv32_wdt 55
arch neorv32 neorv32_xip_phy neorv32_xip_phy_rtl 56
module neorv32 neorv32_xip_phy 56
arch neorv32 neorv32_xip neorv32_xip_rtl 56
module neorv32 neorv32_xip 56
arch neorv32 neorv32_xirq neorv32_xirq_rtl 57
module neorv32 neorv32_xirq 57
arch neorv32 neorv32_top neorv32_top_rtl 58
module neorv32 neorv32_top 58
arch work neorv32_processortop_minimalboot neorv32_processortop_minimalboot_rtl 59
module work neorv32_processortop_minimalboot 59
arch neorv32 xbus2ahblite_bridge xbus2ahblite_bridge_rtl 60
module neorv32 xbus2ahblite_bridge 60
arch work top_sd rtl 61
module work top_sd 61


# Configuration files used
