// Seed: 351458511
`define pp_2 0
`timescale 1ps / 1ps `timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  logic id_2 (
      {id_1{1}} == 1'h0,
      1 - 1'b0
  );
endmodule
