{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1527120574415 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527120574421 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 23 17:09:34 2018 " "Processing started: Wed May 23 17:09:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527120574421 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527120574421 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjectEnDMe -c ProjectEnDMe " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjectEnDMe -c ProjectEnDMe" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527120574422 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1527120575212 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1527120575213 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "TopLevel.sv " "Can't analyze file -- file TopLevel.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1527120587906 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Add ADD definitions.sv(17) " "Verilog HDL Declaration information at definitions.sv(17): object \"Add\" differs only in case from object \"ADD\" in the same scope" {  } { { "definitions.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/definitions.sv" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527120587912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub SUB definitions.sv(18) " "Verilog HDL Declaration information at definitions.sv(18): object \"Sub\" differs only in case from object \"SUB\" in the same scope" {  } { { "definitions.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/definitions.sv" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527120587912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "And AND definitions.sv(23) " "Verilog HDL Declaration information at definitions.sv(23): object \"And\" differs only in case from object \"AND\" in the same scope" {  } { { "definitions.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/definitions.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527120587912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Xor XOR definitions.sv(25) " "Verilog HDL Declaration information at definitions.sv(25): object \"Xor\" differs only in case from object \"XOR\" in the same scope" {  } { { "definitions.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/definitions.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527120587912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Gtr GTR definitions.sv(22) " "Verilog HDL Declaration information at definitions.sv(22): object \"Gtr\" differs only in case from object \"GTR\" in the same scope" {  } { { "definitions.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/definitions.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527120587913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "definitions.sv 1 0 " "Found 1 design units, including 0 entities, in source file definitions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 definitions (SystemVerilog) " "Found design unit 1: definitions (SystemVerilog)" {  } { { "definitions.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/definitions.sv" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527120587915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527120587915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/reg_file.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527120587920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527120587920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file instr_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_rom " "Found entity 1: instr_rom" {  } { { "instr_rom.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/instr_rom.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527120587924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527120587924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/pc.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527120587930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527120587930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementor.sv 1 1 " "Found 1 design units, including 1 entities, in source file incrementor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 incrementor " "Found entity 1: incrementor" {  } { { "incrementor.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/incrementor.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527120587935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527120587935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527120587940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527120587940 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "instr_fetch.sv(50) " "Verilog HDL Module Instantiation warning at instr_fetch.sv(50): ignored dangling comma in List of Port Connections" {  } { { "instr_fetch.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/instr_fetch.sv" 50 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1527120587944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file instr_fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_fetch " "Found entity 1: instr_fetch" {  } { { "instr_fetch.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/instr_fetch.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527120587947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527120587947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527120587952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527120587952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "mux_2.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/mux_2.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527120587958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527120587958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4 " "Found entity 1: mux_4" {  } { { "mux_4.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/mux_4.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527120587963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527120587963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accumulator.sv 1 1 " "Found 1 design units, including 1 entities, in source file accumulator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accumulator " "Found entity 1: accumulator" {  } { { "accumulator.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/accumulator.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527120587968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527120587968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/controller.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527120587973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527120587973 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CKL top_level.sv(45) " "Verilog HDL Implicit Net warning at top_level.sv(45): created implicit net for \"CKL\"" {  } { { "top_level.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527120587974 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "instuction top_level.sv(57) " "Verilog HDL Implicit Net warning at top_level.sv(57): created implicit net for \"instuction\"" {  } { { "top_level.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527120587974 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dst_wire top_level.sv(91) " "Verilog HDL Implicit Net warning at top_level.sv(91): created implicit net for \"dst_wire\"" {  } { { "top_level.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527120587974 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1527120588025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_fetch instr_fetch:IF " "Elaborating entity \"instr_fetch\" for hierarchy \"instr_fetch:IF\"" {  } { { "top_level.sv" "IF" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527120588030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc instr_fetch:IF\|pc:PC " "Elaborating entity \"pc\" for hierarchy \"instr_fetch:IF\|pc:PC\"" {  } { { "instr_fetch.sv" "PC" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/instr_fetch.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527120588034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementor instr_fetch:IF\|incrementor:INC " "Elaborating entity \"incrementor\" for hierarchy \"instr_fetch:IF\|incrementor:INC\"" {  } { { "instr_fetch.sv" "INC" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/instr_fetch.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527120588038 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 incrementor.sv(21) " "Verilog HDL assignment warning at incrementor.sv(21): truncated value with size 32 to match size of target (16)" {  } { { "incrementor.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/incrementor.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527120588039 "|top_level|instr_fetch:IF|incrementor:INC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 instr_fetch:IF\|mux_2:mux_br " "Elaborating entity \"mux_2\" for hierarchy \"instr_fetch:IF\|mux_2:mux_br\"" {  } { { "instr_fetch.sv" "mux_br" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/instr_fetch.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527120588041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_rom instr_rom:IROM " "Elaborating entity \"instr_rom\" for hierarchy \"instr_rom:IROM\"" {  } { { "top_level.sv" "IROM" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527120588043 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "7 0 65535 instr_rom.sv(26) " "Verilog HDL warning at instr_rom.sv(26): number of words (7) in memory file does not match the number of elements in the address range \[0:65535\]" {  } { { "instr_rom.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/instr_rom.sv" 26 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1527120588045 "|top_level|instr_rom:IROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 instr_rom.sv(22) " "Net \"rom.data_a\" at instr_rom.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "instr_rom.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/instr_rom.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527120588045 "|top_level|instr_rom:IROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 instr_rom.sv(22) " "Net \"rom.waddr_a\" at instr_rom.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "instr_rom.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/instr_rom.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527120588045 "|top_level|instr_rom:IROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 instr_rom.sv(22) " "Net \"rom.we_a\" at instr_rom.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "instr_rom.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/instr_rom.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527120588045 "|top_level|instr_rom:IROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator accumulator:ACC " "Elaborating entity \"accumulator\" for hierarchy \"accumulator:ACC\"" {  } { { "top_level.sv" "ACC" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527120588048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4 accumulator:ACC\|mux_4:mux_din " "Elaborating entity \"mux_4\" for hierarchy \"accumulator:ACC\|mux_4:mux_din\"" {  } { { "accumulator.sv" "mux_din" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/accumulator.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527120588051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:CTRL " "Elaborating entity \"controller\" for hierarchy \"controller:CTRL\"" {  } { { "top_level.sv" "CTRL" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527120588055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:RF " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:RF\"" {  } { { "top_level.sv" "RF" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527120588059 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.sv 1 1 " "Using design file alu.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/alu.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527120588086 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1527120588086 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "diff alu.sv(48) " "Verilog HDL error at alu.sv(48): object \"diff\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "alu.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/alu.sv" 48 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527120588086 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/output_files/ProjectEnDMe.map.smsg " "Generated suppressed messages file C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/output_files/ProjectEnDMe.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527120588119 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527120588161 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 23 17:09:48 2018 " "Processing ended: Wed May 23 17:09:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527120588161 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527120588161 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527120588161 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527120588161 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 12 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 12 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527120588801 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1527120574415 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527120574421 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 23 17:09:34 2018 " "Processing started: Wed May 23 17:09:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527120574421 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527120574421 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjectEnDMe -c ProjectEnDMe " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjectEnDMe -c ProjectEnDMe" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527120574422 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1527120575212 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1527120575213 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "TopLevel.sv " "Can't analyze file -- file TopLevel.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1527120587906 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Add ADD definitions.sv(17) " "Verilog HDL Declaration information at definitions.sv(17): object \"Add\" differs only in case from object \"ADD\" in the same scope" {  } { { "definitions.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/definitions.sv" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527120587912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub SUB definitions.sv(18) " "Verilog HDL Declaration information at definitions.sv(18): object \"Sub\" differs only in case from object \"SUB\" in the same scope" {  } { { "definitions.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/definitions.sv" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527120587912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "And AND definitions.sv(23) " "Verilog HDL Declaration information at definitions.sv(23): object \"And\" differs only in case from object \"AND\" in the same scope" {  } { { "definitions.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/definitions.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527120587912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Xor XOR definitions.sv(25) " "Verilog HDL Declaration information at definitions.sv(25): object \"Xor\" differs only in case from object \"XOR\" in the same scope" {  } { { "definitions.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/definitions.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527120587912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Gtr GTR definitions.sv(22) " "Verilog HDL Declaration information at definitions.sv(22): object \"Gtr\" differs only in case from object \"GTR\" in the same scope" {  } { { "definitions.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/definitions.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527120587913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "definitions.sv 1 0 " "Found 1 design units, including 0 entities, in source file definitions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 definitions (SystemVerilog) " "Found design unit 1: definitions (SystemVerilog)" {  } { { "definitions.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/definitions.sv" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527120587915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527120587915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/reg_file.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527120587920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527120587920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file instr_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_rom " "Found entity 1: instr_rom" {  } { { "instr_rom.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/instr_rom.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527120587924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527120587924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/pc.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527120587930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527120587930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementor.sv 1 1 " "Found 1 design units, including 1 entities, in source file incrementor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 incrementor " "Found entity 1: incrementor" {  } { { "incrementor.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/incrementor.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527120587935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527120587935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527120587940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527120587940 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "instr_fetch.sv(50) " "Verilog HDL Module Instantiation warning at instr_fetch.sv(50): ignored dangling comma in List of Port Connections" {  } { { "instr_fetch.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/instr_fetch.sv" 50 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1527120587944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file instr_fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_fetch " "Found entity 1: instr_fetch" {  } { { "instr_fetch.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/instr_fetch.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527120587947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527120587947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527120587952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527120587952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "mux_2.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/mux_2.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527120587958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527120587958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4 " "Found entity 1: mux_4" {  } { { "mux_4.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/mux_4.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527120587963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527120587963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accumulator.sv 1 1 " "Found 1 design units, including 1 entities, in source file accumulator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accumulator " "Found entity 1: accumulator" {  } { { "accumulator.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/accumulator.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527120587968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527120587968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/controller.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527120587973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527120587973 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CKL top_level.sv(45) " "Verilog HDL Implicit Net warning at top_level.sv(45): created implicit net for \"CKL\"" {  } { { "top_level.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527120587974 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "instuction top_level.sv(57) " "Verilog HDL Implicit Net warning at top_level.sv(57): created implicit net for \"instuction\"" {  } { { "top_level.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527120587974 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dst_wire top_level.sv(91) " "Verilog HDL Implicit Net warning at top_level.sv(91): created implicit net for \"dst_wire\"" {  } { { "top_level.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527120587974 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1527120588025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_fetch instr_fetch:IF " "Elaborating entity \"instr_fetch\" for hierarchy \"instr_fetch:IF\"" {  } { { "top_level.sv" "IF" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527120588030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc instr_fetch:IF\|pc:PC " "Elaborating entity \"pc\" for hierarchy \"instr_fetch:IF\|pc:PC\"" {  } { { "instr_fetch.sv" "PC" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/instr_fetch.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527120588034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementor instr_fetch:IF\|incrementor:INC " "Elaborating entity \"incrementor\" for hierarchy \"instr_fetch:IF\|incrementor:INC\"" {  } { { "instr_fetch.sv" "INC" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/instr_fetch.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527120588038 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 incrementor.sv(21) " "Verilog HDL assignment warning at incrementor.sv(21): truncated value with size 32 to match size of target (16)" {  } { { "incrementor.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/incrementor.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527120588039 "|top_level|instr_fetch:IF|incrementor:INC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 instr_fetch:IF\|mux_2:mux_br " "Elaborating entity \"mux_2\" for hierarchy \"instr_fetch:IF\|mux_2:mux_br\"" {  } { { "instr_fetch.sv" "mux_br" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/instr_fetch.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527120588041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_rom instr_rom:IROM " "Elaborating entity \"instr_rom\" for hierarchy \"instr_rom:IROM\"" {  } { { "top_level.sv" "IROM" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527120588043 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "7 0 65535 instr_rom.sv(26) " "Verilog HDL warning at instr_rom.sv(26): number of words (7) in memory file does not match the number of elements in the address range \[0:65535\]" {  } { { "instr_rom.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/instr_rom.sv" 26 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1527120588045 "|top_level|instr_rom:IROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 instr_rom.sv(22) " "Net \"rom.data_a\" at instr_rom.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "instr_rom.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/instr_rom.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527120588045 "|top_level|instr_rom:IROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 instr_rom.sv(22) " "Net \"rom.waddr_a\" at instr_rom.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "instr_rom.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/instr_rom.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527120588045 "|top_level|instr_rom:IROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 instr_rom.sv(22) " "Net \"rom.we_a\" at instr_rom.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "instr_rom.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/instr_rom.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527120588045 "|top_level|instr_rom:IROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator accumulator:ACC " "Elaborating entity \"accumulator\" for hierarchy \"accumulator:ACC\"" {  } { { "top_level.sv" "ACC" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527120588048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4 accumulator:ACC\|mux_4:mux_din " "Elaborating entity \"mux_4\" for hierarchy \"accumulator:ACC\|mux_4:mux_din\"" {  } { { "accumulator.sv" "mux_din" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/accumulator.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527120588051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:CTRL " "Elaborating entity \"controller\" for hierarchy \"controller:CTRL\"" {  } { { "top_level.sv" "CTRL" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527120588055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:RF " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:RF\"" {  } { { "top_level.sv" "RF" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527120588059 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.sv 1 1 " "Using design file alu.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/alu.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527120588086 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1527120588086 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "diff alu.sv(48) " "Verilog HDL error at alu.sv(48): object \"diff\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "alu.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/alu.sv" 48 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527120588086 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/output_files/ProjectEnDMe.map.smsg " "Generated suppressed messages file C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/output_files/ProjectEnDMe.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527120588119 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527120588161 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 23 17:09:48 2018 " "Processing ended: Wed May 23 17:09:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527120588161 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527120588161 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527120588161 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527120588161 ""}
