   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"MPUeasy.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "MPUeasy.c"
  19              		.section	.text.enableMPU,"ax",%progbits
  20              		.align	1
  21              		.global	enableMPU
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	enableMPU:
  27              	.LVL0:
  28              	.LFB128:
   1:MPUeasy.c     **** /*
   2:MPUeasy.c     ****  * MPUeasy.c
   3:MPUeasy.c     ****  *
   4:MPUeasy.c     ****  *  Created on: 25.11.2015
   5:MPUeasy.c     ****  *      Author: Florian Wilde
   6:MPUeasy.c     ****  */
   7:MPUeasy.c     **** 
   8:MPUeasy.c     **** #include <xmc_common.h>
   9:MPUeasy.c     **** #include "MPUeasy.h"
  10:MPUeasy.c     **** 
  11:MPUeasy.c     **** void enableMPU(int enableBackgroundRegion) {
  29              		.loc 1 11 44 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  12:MPUeasy.c     **** 	__DSB();
  34              		.loc 1 12 2 view .LVU1
  35              	.LBB18:
  36              	.LBI18:
  37              		.file 2 "/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_
   1:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.1
   5:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * @date     02. February 2017
   6:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /*
   8:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  *
  10:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  *
  12:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  *
  16:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  *
  18:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
  24:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
  25:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
  28:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
  34:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  35:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  36:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                     __asm
  37:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
  38:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  39:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                  inline
  40:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
  41:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  42:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE           static inline
  43:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
  44:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  45:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN               __attribute__((noreturn))
  46:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
  47:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  48:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   #define __USED                    __attribute__((used))
  49:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
  50:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  51:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                    __attribute__((weak))
  52:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
  53:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32
  54:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  55:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wpacked"
  56:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wattributes"
  57:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  58:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic pop
  59:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)     (((struct T_UINT32 *)(x))->v)
  60:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
  61:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
  62:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)              __attribute__((aligned(x)))
  63:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
  64:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  65:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                  __attribute__((packed, aligned(1)))
  66:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
  67:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  68:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT           struct __attribute__((packed, aligned(1)))
  69:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
  70:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
  71:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
  72:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  73:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  74:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  75:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   @{
  76:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
  77:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
  78:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
  79:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  80:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  81:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  82:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
  83:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __enable_irq(void)
  84:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
  85:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  86:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
  87:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
  88:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
  89:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
  90:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  91:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  92:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  93:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
  94:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __disable_irq(void)
  95:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
  96:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  97:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
  98:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
  99:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 100:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 101:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 102:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 103:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 104:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 105:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_CONTROL(void)
 106:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 107:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 108:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 109:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 110:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 111:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 112:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 113:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 114:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 115:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 116:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 117:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 118:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 119:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 120:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_CONTROL_NS(void)
 121:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 122:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 123:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 124:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 125:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 126:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 127:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 128:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 129:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 130:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 131:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 132:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 133:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 134:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 135:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_CONTROL(uint32_t control)
 136:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 137:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 138:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 139:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 140:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 141:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 142:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 143:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 144:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 145:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 146:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 147:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_CONTROL_NS(uint32_t control)
 148:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 149:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 150:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 151:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 152:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 153:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 154:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 155:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 156:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 157:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 158:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 159:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_IPSR(void)
 160:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 161:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 162:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 163:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 164:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 165:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 166:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 167:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 168:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 169:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 170:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 171:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 172:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 173:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_APSR(void)
 174:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 175:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 176:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 177:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 178:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 179:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 180:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 181:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 182:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 183:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 184:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 185:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 186:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 187:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_xPSR(void)
 188:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 189:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 190:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 191:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 192:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 193:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 194:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 195:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 196:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 197:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 198:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 199:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 200:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 201:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PSP(void)
 202:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 203:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 204:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 205:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 206:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 207:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 208:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 209:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 210:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 211:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 212:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 213:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 214:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 215:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 216:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PSP_NS(void)
 217:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 218:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 219:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 220:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 221:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 222:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 223:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 224:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 225:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 226:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 227:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 228:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 229:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 230:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 231:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 232:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 233:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 234:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 235:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 236:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 237:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 238:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 239:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 240:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 241:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 242:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 243:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 244:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 245:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 246:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 247:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 248:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 249:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 250:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 251:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 252:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 253:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 254:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 255:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_MSP(void)
 256:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 257:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 258:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 259:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 260:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 261:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 262:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 263:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 264:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 265:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 266:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 267:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 268:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 269:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 270:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_MSP_NS(void)
 271:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 272:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 273:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 274:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 275:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 276:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 277:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 278:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 279:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 280:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 281:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 282:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 283:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 284:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 285:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 286:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 287:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 288:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 289:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 290:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 291:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 292:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 293:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 294:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 295:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 296:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 297:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 298:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 299:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 300:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 301:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 302:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 303:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 304:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 305:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 306:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 307:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 308:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 309:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 310:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 311:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 312:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 313:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 314:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 315:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 316:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 317:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 318:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 319:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 320:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 321:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 322:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 323:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 324:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PRIMASK_NS(void)
 325:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 326:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 327:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 328:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
 329:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 330:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 331:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 332:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 333:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 334:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 335:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 336:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 337:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 338:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 339:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 340:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 341:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 342:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 343:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 344:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 345:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 346:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 347:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 348:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 349:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 350:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 351:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 352:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 353:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 354:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 355:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 356:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 357:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 358:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 359:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 360:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 361:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 362:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 363:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 364:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 365:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 366:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __enable_fault_irq(void)
 367:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 368:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 369:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 370:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 371:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 372:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 373:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 374:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 375:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 376:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 377:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __disable_fault_irq(void)
 378:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 379:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 380:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 381:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 382:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 383:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 384:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 385:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 386:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 387:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 388:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 389:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 390:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 391:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 392:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 393:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 394:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 395:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 396:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 397:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 398:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 399:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 400:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 401:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 402:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 403:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_BASEPRI_NS(void)
 404:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 405:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 406:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 407:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 408:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 409:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 410:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 411:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 412:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 413:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 414:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 415:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 416:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 417:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 418:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_BASEPRI(uint32_t basePri)
 419:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 420:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 421:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 422:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 423:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 424:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 425:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 426:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 427:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 428:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 429:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 430:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 431:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 432:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 433:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 434:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 435:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 436:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 437:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 438:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 439:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 440:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 441:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 442:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 443:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t basePri)
 444:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 445:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 446:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 447:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 448:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 449:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 450:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 451:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 452:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 453:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 454:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 455:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 456:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 457:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 458:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 459:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 460:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 461:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 462:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 463:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 464:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 465:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 466:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 467:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 468:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 469:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 470:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 471:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 472:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 473:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 474:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 475:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 476:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 477:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 478:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 479:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 480:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 481:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 482:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 483:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 484:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 485:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 486:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 487:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 488:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 489:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 490:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 491:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 492:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 493:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 494:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 495:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 496:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 497:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 498:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 499:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 500:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 501:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 502:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 503:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 504:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 505:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 506:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 507:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 508:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 509:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 510:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 511:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 512:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 513:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 514:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 515:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PSPLIM(void)
 516:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 517:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 518:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 519:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 520:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 521:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 522:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 523:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 524:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 525:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 526:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 527:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 528:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 529:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 530:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 531:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PSPLIM_NS(void)
 532:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 533:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 534:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 535:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 536:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 537:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 538:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 539:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 540:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 541:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 542:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 543:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 544:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 545:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 546:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 547:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 548:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 549:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 550:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 551:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 552:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 553:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 555:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 556:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 557:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 558:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 559:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 560:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 561:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 562:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 563:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 564:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 565:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 566:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 567:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 568:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 569:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 570:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 571:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_MSPLIM(void)
 572:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 573:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 574:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 575:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 576:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 577:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 578:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 579:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 580:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 581:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 582:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 583:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 584:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 585:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 586:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 587:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 588:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_MSPLIM_NS(void)
 589:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 590:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 591:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 592:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 593:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 594:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 595:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 596:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 597:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 598:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 599:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 600:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 601:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 602:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 603:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 604:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 605:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 606:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 607:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 608:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 609:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 610:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 611:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 612:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 613:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 614:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 615:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 616:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 617:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 618:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 619:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 620:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 621:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 622:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 623:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 624:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 625:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 626:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 627:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 628:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 629:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 630:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 631:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 632:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 633:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 634:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_FPSCR(void)
 635:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 636:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 637:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 638:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 639:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 640:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 641:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 642:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #else
 643:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****    return(0U);
 644:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 645:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 646:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 647:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 648:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 649:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 650:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 651:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 652:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 653:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 654:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 655:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 656:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 657:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 658:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #else
 659:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 660:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 661:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 662:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 663:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 664:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 665:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 666:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 667:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 668:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 669:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 670:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 671:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 672:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 673:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 674:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   @{
 675:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** */
 676:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 677:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 678:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 679:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 680:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 681:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 682:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 683:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 684:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #else
 685:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 686:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 687:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 688:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 689:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 690:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 691:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 692:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 693:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 694:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 695:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** //{
 696:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** //  __ASM volatile ("nop");
 697:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** //}
 698:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")       /* This implementation gen
 699:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 700:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 701:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 702:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 703:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 704:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 705:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** //{
 706:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** //  __ASM volatile ("wfi");
 707:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** //}
 708:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")       /* This implementation gen
 709:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 710:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 711:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 712:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 713:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 714:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 715:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 716:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 717:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** //{
 718:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** //  __ASM volatile ("wfe");
 719:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** //}
 720:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")       /* This implementation gen
 721:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 722:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 723:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 724:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 725:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 726:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 727:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 728:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** //{
 729:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** //  __ASM volatile ("sev");
 730:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** //}
 731:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")       /* This implementation gen
 732:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 733:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 734:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 735:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 736:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 737:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 738:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 739:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 740:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 741:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 742:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 743:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 744:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 745:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 746:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 747:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 748:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 749:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 750:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 751:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
  38              		.loc 2 751 53 view .LVU2
  39              	.LBB19:
 752:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 753:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
  40              		.loc 2 753 3 view .LVU3
  41              		.syntax unified
  42              	@ 753 "/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc
  43 0000 BFF34F8F 		dsb 0xF
  44              	@ 0 "" 2
  45              		.thumb
  46              		.syntax unified
  47              	.LBE19:
  48              	.LBE18:
  13:MPUeasy.c     **** 	__ISB();
  49              		.loc 1 13 2 view .LVU4
  50              	.LBB20:
  51              	.LBI20:
 740:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
  52              		.loc 2 740 53 view .LVU5
  53              	.LBB21:
 742:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
  54              		.loc 2 742 3 view .LVU6
  55              		.syntax unified
  56              	@ 742 "/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc
  57 0004 BFF36F8F 		isb 0xF
  58              	@ 0 "" 2
  59              		.thumb
  60              		.syntax unified
  61              	.LBE21:
  62              	.LBE20:
  14:MPUeasy.c     **** 	PPB->MPU_CTRL |= (enableBackgroundRegion ? 0x4 : 0x0) | 0x1;
  63              		.loc 1 14 2 view .LVU7
  64              		.loc 1 14 5 is_stmt 0 view .LVU8
  65 0008 4FF0E023 		mov	r3, #-536813568
  66 000c D3F8943D 		ldr	r3, [r3, #3476]
  67              		.loc 1 14 56 discriminator 1 view .LVU9
  68 0010 0028     		cmp	r0, #0
  69 0012 0CBF     		ite	eq
  70 0014 0122     		moveq	r2, #1
  71 0016 0522     		movne	r2, #5
  72              		.loc 1 14 16 discriminator 4 view .LVU10
  73 0018 1343     		orrs	r3, r3, r2
  74 001a 4FF0E022 		mov	r2, #-536813568
  75 001e C2F8943D 		str	r3, [r2, #3476]
  15:MPUeasy.c     **** 	__DSB();
  76              		.loc 1 15 2 is_stmt 1 view .LVU11
  77              	.LBB22:
  78              	.LBI22:
 751:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
  79              		.loc 2 751 53 view .LVU12
  80              	.LBB23:
  81              		.loc 2 753 3 view .LVU13
  82              		.syntax unified
  83              	@ 753 "/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc
  84 0022 BFF34F8F 		dsb 0xF
  85              	@ 0 "" 2
  86              		.thumb
  87              		.syntax unified
  88              	.LBE23:
  89              	.LBE22:
  16:MPUeasy.c     **** 	__ISB();
  90              		.loc 1 16 2 view .LVU14
  91              	.LBB24:
  92              	.LBI24:
 740:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
  93              		.loc 2 740 53 view .LVU15
  94              	.LBB25:
 742:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
  95              		.loc 2 742 3 view .LVU16
  96              		.syntax unified
  97              	@ 742 "/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc
  98 0026 BFF36F8F 		isb 0xF
  99              	@ 0 "" 2
 100              		.thumb
 101              		.syntax unified
 102              	.LBE25:
 103              	.LBE24:
  17:MPUeasy.c     **** }
 104              		.loc 1 17 1 is_stmt 0 view .LVU17
 105 002a 7047     		bx	lr
 106              		.cfi_endproc
 107              	.LFE128:
 109              		.section	.text.disableMPU,"ax",%progbits
 110              		.align	1
 111              		.global	disableMPU
 112              		.syntax unified
 113              		.thumb
 114              		.thumb_func
 116              	disableMPU:
 117              	.LFB129:
  18:MPUeasy.c     **** 
  19:MPUeasy.c     **** void disableMPU(void) {
 118              		.loc 1 19 23 is_stmt 1 view -0
 119              		.cfi_startproc
 120              		@ args = 0, pretend = 0, frame = 0
 121              		@ frame_needed = 0, uses_anonymous_args = 0
 122              		@ link register save eliminated.
  20:MPUeasy.c     **** 	__DSB();
 123              		.loc 1 20 2 view .LVU19
 124              	.LBB26:
 125              	.LBI26:
 751:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 126              		.loc 2 751 53 view .LVU20
 127              	.LBB27:
 128              		.loc 2 753 3 view .LVU21
 129              		.syntax unified
 130              	@ 753 "/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc
 131 0000 BFF34F8F 		dsb 0xF
 132              	@ 0 "" 2
 133              		.thumb
 134              		.syntax unified
 135              	.LBE27:
 136              	.LBE26:
  21:MPUeasy.c     **** 	__ISB();
 137              		.loc 1 21 2 view .LVU22
 138              	.LBB28:
 139              	.LBI28:
 740:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 140              		.loc 2 740 53 view .LVU23
 141              	.LBB29:
 742:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 142              		.loc 2 742 3 view .LVU24
 143              		.syntax unified
 144              	@ 742 "/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc
 145 0004 BFF36F8F 		isb 0xF
 146              	@ 0 "" 2
 147              		.thumb
 148              		.syntax unified
 149              	.LBE29:
 150              	.LBE28:
  22:MPUeasy.c     **** 	PPB->MPU_CTRL = 0;
 151              		.loc 1 22 2 view .LVU25
 152              		.loc 1 22 16 is_stmt 0 view .LVU26
 153 0008 4FF0E023 		mov	r3, #-536813568
 154 000c 0022     		movs	r2, #0
 155 000e C3F8942D 		str	r2, [r3, #3476]
  23:MPUeasy.c     **** 	__DSB();
 156              		.loc 1 23 2 is_stmt 1 view .LVU27
 157              	.LBB30:
 158              	.LBI30:
 751:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 159              		.loc 2 751 53 view .LVU28
 160              	.LBB31:
 161              		.loc 2 753 3 view .LVU29
 162              		.syntax unified
 163              	@ 753 "/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc
 164 0012 BFF34F8F 		dsb 0xF
 165              	@ 0 "" 2
 166              		.thumb
 167              		.syntax unified
 168              	.LBE31:
 169              	.LBE30:
  24:MPUeasy.c     **** 	__ISB();
 170              		.loc 1 24 2 view .LVU30
 171              	.LBB32:
 172              	.LBI32:
 740:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 173              		.loc 2 740 53 view .LVU31
 174              	.LBB33:
 742:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 175              		.loc 2 742 3 view .LVU32
 176              		.syntax unified
 177              	@ 742 "/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc
 178 0016 BFF36F8F 		isb 0xF
 179              	@ 0 "" 2
 180              		.thumb
 181              		.syntax unified
 182              	.LBE33:
 183              	.LBE32:
  25:MPUeasy.c     **** }
 184              		.loc 1 25 1 is_stmt 0 view .LVU33
 185 001a 7047     		bx	lr
 186              		.cfi_endproc
 187              	.LFE129:
 189              		.section	.text.configMPU,"ax",%progbits
 190              		.align	1
 191              		.global	configMPU
 192              		.syntax unified
 193              		.thumb
 194              		.thumb_func
 196              	configMPU:
 197              	.LFB130:
  26:MPUeasy.c     **** 
  27:MPUeasy.c     **** void configMPU(MPUconfig_t config) {
 198              		.loc 1 27 36 is_stmt 1 view -0
 199              		.cfi_startproc
 200              		@ args = 0, pretend = 0, frame = 16
 201              		@ frame_needed = 0, uses_anonymous_args = 0
 202 0000 10B5     		push	{r4, lr}
 203              	.LCFI0:
 204              		.cfi_def_cfa_offset 8
 205              		.cfi_offset 4, -8
 206              		.cfi_offset 14, -4
 207 0002 84B0     		sub	sp, sp, #16
 208              	.LCFI1:
 209              		.cfi_def_cfa_offset 24
 210 0004 04AB     		add	r3, sp, #16
 211 0006 03E90700 		stmdb	r3, {r0, r1, r2}
 212 000a 0246     		mov	r2, r0
 213              	.LVL1:
 214              		.loc 1 27 36 is_stmt 0 view .LVU35
 215 000c 0B46     		mov	r3, r1
 216              	.LVL2:
 217              		.loc 1 27 36 view .LVU36
 218 000e 9DF80C10 		ldrb	r1, [sp, #12]	@ zero_extendqisi2
 219              	.LVL3:
  28:MPUeasy.c     **** 	/* to align baseAddress, we shift right and then left again,
  29:MPUeasy.c     **** 	 * with at least the position of the ADDR bitfield
  30:MPUeasy.c     **** 	 * so other bitfields don't get changed */
  31:MPUeasy.c     **** 	uint8_t addrShift = config.size > PPB_MPU_RBAR_ADDR_Pos ? \
 220              		.loc 1 31 2 is_stmt 1 view .LVU37
 221              		.loc 1 31 10 is_stmt 0 view .LVU38
 222 0012 8E46     		mov	lr, r1
 223 0014 0929     		cmp	r1, #9
 224 0016 38BF     		it	cc
 225 0018 4FF0090E 		movcc	lr, #9
 226              	.LVL4:
  32:MPUeasy.c     **** 	                    config.size : PPB_MPU_RBAR_ADDR_Pos;
  33:MPUeasy.c     **** 	/* TEX, S, C, and B field will be set according to recommendation
  34:MPUeasy.c     **** 	 * in table 2-17 of manual */
  35:MPUeasy.c     **** 	uint8_t autoSet = config.baseAddress < (void *)0x10000000 ? 0x2 : \
 227              		.loc 1 35 2 is_stmt 1 view .LVU39
 228              		.loc 1 35 10 is_stmt 0 view .LVU40
 229 001c B0F1805F 		cmp	r0, #268435456
 230 0020 0AD3     		bcc	.L8
 231              		.loc 1 35 10 discriminator 1 view .LVU41
 232 0022 B0F1804F 		cmp	r0, #1073741824
 233 0026 32D3     		bcc	.L9
 234              		.loc 1 35 10 discriminator 5 view .LVU42
 235 0028 B0F1C04F 		cmp	r0, #1610612736
 236 002c 2CBF     		ite	cs
 237 002e 4FF0070C 		movcs	ip, #7
 238 0032 4FF0050C 		movcc	ip, #5
 239 0036 01E0     		b	.L6
 240              	.L8:
 241              		.loc 1 35 10 discriminator 2 view .LVU43
 242 0038 4FF0020C 		mov	ip, #2
 243              	.L6:
 244              	.LVL5:
  36:MPUeasy.c     **** 	                  config.baseAddress < (void *)0x40000000 ? 0x6 : \
  37:MPUeasy.c     **** 	                  config.baseAddress < (void *)0x60000000 ? 0x5 : \
  38:MPUeasy.c     **** 	                                                            0x7;
  39:MPUeasy.c     **** 	/* switch to correct priority slot */
  40:MPUeasy.c     **** 	PPB->MPU_RNR = config.priority & 0x7;
 245              		.loc 1 40 2 is_stmt 1 view .LVU44
 246              		.loc 1 40 33 is_stmt 0 view .LVU45
 247 003c 9DF80D40 		ldrb	r4, [sp, #13]	@ zero_extendqisi2
 248 0040 04F00704 		and	r4, r4, #7
 249              		.loc 1 40 15 view .LVU46
 250 0044 4FF0E020 		mov	r0, #-536813568
 251              	.LVL6:
 252              		.loc 1 40 15 view .LVU47
 253 0048 C0F8984D 		str	r4, [r0, #3480]
  41:MPUeasy.c     **** 	/* disable region before changing parameters to avoid glitches */
  42:MPUeasy.c     **** 	PPB->MPU_RASR &= ~PPB_MPU_RASR_ENABLE_Msk;
 254              		.loc 1 42 2 is_stmt 1 view .LVU48
 255              		.loc 1 42 5 is_stmt 0 view .LVU49
 256 004c D0F8A04D 		ldr	r4, [r0, #3488]
 257              		.loc 1 42 16 view .LVU50
 258 0050 24F00104 		bic	r4, r4, #1
 259 0054 C0F8A04D 		str	r4, [r0, #3488]
  43:MPUeasy.c     **** 
  44:MPUeasy.c     **** 	PPB->MPU_RBAR = ((uint32_t) config.baseAddress >> addrShift) \
 260              		.loc 1 44 2 is_stmt 1 view .LVU51
 261              		.loc 1 44 49 is_stmt 0 view .LVU52
 262 0058 22FA0EF2 		lsr	r2, r2, lr
 263              	.LVL7:
  45:MPUeasy.c     **** 	                                               << addrShift;
 264              		.loc 1 45 49 view .LVU53
 265 005c 02FA0EF2 		lsl	r2, r2, lr
  44:MPUeasy.c     **** 	                                               << addrShift;
 266              		.loc 1 44 16 view .LVU54
 267 0060 C0F89C2D 		str	r2, [r0, #3484]
  46:MPUeasy.c     **** 	PPB->MPU_RASR = (config.permissions << PPB_MPU_RASR_AP_Pos \
 268              		.loc 1 46 2 is_stmt 1 view .LVU55
 269              		.loc 1 46 38 is_stmt 0 view .LVU56
 270 0064 1806     		lsls	r0, r3, #24
  47:MPUeasy.c     ****                 & (PPB_MPU_RASR_XN_Msk | PPB_MPU_RASR_AP_Msk))  | \
 271              		.loc 1 47 17 view .LVU57
 272 0066 00F0B850 		and	r0, r0, #385875968
  48:MPUeasy.c     **** 	                (autoSet            << PPB_MPU_RASR_B_Pos  )  | \
 273              		.loc 1 48 38 view .LVU58
 274 006a 4FEA0C42 		lsl	r2, ip, #16
  49:MPUeasy.c     ****             ((config.size > 0 ? config.size - 1 : config.size)\
  50:MPUeasy.c     **** 	                                    << PPB_MPU_RASR_SIZE_Pos\
  51:MPUeasy.c     **** 	                                     & PPB_MPU_RASR_SIZE_Msk) | \
 275              		.loc 1 51 39 view .LVU59
 276 006e 89B1     		cbz	r1, .L11
  49:MPUeasy.c     ****             ((config.size > 0 ? config.size - 1 : config.size)\
 277              		.loc 1 49 45 view .LVU60
 278 0070 0139     		subs	r1, r1, #1
 279              	.LVL8:
  50:MPUeasy.c     **** 	                                     & PPB_MPU_RASR_SIZE_Msk) | \
 280              		.loc 1 50 38 view .LVU61
 281 0072 4900     		lsls	r1, r1, #1
 282              	.LVL9:
 283              		.loc 1 51 39 discriminator 1 view .LVU62
 284 0074 01F03E01 		and	r1, r1, #62
 285              	.L7:
  52:MPUeasy.c     **** 	                (config.permissions >> 7 \
  53:MPUeasy.c     **** 	                                     & PPB_MPU_RASR_ENABLE_Msk);
 286              		.loc 1 53 39 view .LVU63
 287 0078 C3F3C013 		ubfx	r3, r3, #7, #1
 288              	.LVL10:
  51:MPUeasy.c     **** 	                (config.permissions >> 7 \
 289              		.loc 1 51 64 view .LVU64
 290 007c 0343     		orrs	r3, r3, r0
 291 007e 1343     		orrs	r3, r3, r2
 292 0080 0B43     		orrs	r3, r3, r1
  46:MPUeasy.c     ****                 & (PPB_MPU_RASR_XN_Msk | PPB_MPU_RASR_AP_Msk))  | \
 293              		.loc 1 46 16 view .LVU65
 294 0082 4FF0E022 		mov	r2, #-536813568
 295 0086 C2F8A03D 		str	r3, [r2, #3488]
  54:MPUeasy.c     **** }
 296              		.loc 1 54 1 view .LVU66
 297 008a 04B0     		add	sp, sp, #16
 298              	.LCFI2:
 299              		.cfi_remember_state
 300              		.cfi_def_cfa_offset 8
 301              		@ sp needed
 302 008c 10BD     		pop	{r4, pc}
 303              	.LVL11:
 304              	.L9:
 305              	.LCFI3:
 306              		.cfi_restore_state
  35:MPUeasy.c     **** 	                  config.baseAddress < (void *)0x40000000 ? 0x6 : \
 307              		.loc 1 35 10 discriminator 4 view .LVU67
 308 008e 4FF0060C 		mov	ip, #6
 309 0092 D3E7     		b	.L6
 310              	.LVL12:
 311              	.L11:
  51:MPUeasy.c     **** 	                (config.permissions >> 7 \
 312              		.loc 1 51 39 discriminator 2 view .LVU68
 313 0094 0021     		movs	r1, #0
 314              	.LVL13:
  51:MPUeasy.c     **** 	                (config.permissions >> 7 \
 315              		.loc 1 51 39 discriminator 2 view .LVU69
 316 0096 EFE7     		b	.L7
 317              		.cfi_endproc
 318              	.LFE130:
 320              		.section	.text.MemManage_Handler,"ax",%progbits
 321              		.align	1
 322              		.global	MemManage_Handler
 323              		.syntax unified
 324              		.thumb
 325              		.thumb_func
 327              	MemManage_Handler:
 328              	.LFB131:
  55:MPUeasy.c     **** 
  56:MPUeasy.c     **** void MemManage_Handler(void) {
 329              		.loc 1 56 30 is_stmt 1 view -0
 330              		.cfi_startproc
 331              		@ args = 0, pretend = 0, frame = 0
 332              		@ frame_needed = 0, uses_anonymous_args = 0
 333              		@ link register save eliminated.
  57:MPUeasy.c     ****   uint8_t MMFSR = PPB->CFSR;
 334              		.loc 1 57 3 view .LVU71
 335              		.loc 1 57 22 is_stmt 0 view .LVU72
 336 0000 4FF0E023 		mov	r3, #-536813568
 337 0004 D3F8283D 		ldr	r3, [r3, #3368]
 338              	.LVL14:
  58:MPUeasy.c     ****   void *MMFAR = (MMFSR & PPB_CFSR_MMARVALID_Msk) ? (void *) PPB->MMFAR : NULL;
 339              		.loc 1 58 3 is_stmt 1 view .LVU73
 340              		.loc 1 58 72 is_stmt 0 view .LVU74
 341 0008 13F0800F 		tst	r3, #128
 342              		.loc 1 58 64 discriminator 1 view .LVU75
 343 000c 1CBF     		itt	ne
 344 000e 4FF0E023 		movne	r3, #-536813568
 345              	.LVL15:
 346              		.loc 1 58 64 discriminator 1 view .LVU76
 347 0012 D3F8343D 		ldrne	r3, [r3, #3380]
 348              	.L15:
  59:MPUeasy.c     ****   /* use EXC_FRAME_t with appropriate base address to inspect stacked CPU status before exception *
  60:MPUeasy.c     ****   EXC_FRAME_t *status = NULL; /* set to correct position using debugger */
  61:MPUeasy.c     ****   while(1);
 349              		.loc 1 61 3 is_stmt 1 view .LVU77
 350              		.loc 1 61 8 view .LVU78
 351 0016 FEE7     		b	.L15
 352              		.cfi_endproc
 353              	.LFE131:
 355              		.text
 356              	.Letext0:
 357              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 358              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 359              		.file 5 "/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC45
 360              		.file 6 "MPUeasy.h"
DEFINED SYMBOLS
                            *ABS*:00000000 MPUeasy.c
     /tmp/ccHy1g0o.s:20     .text.enableMPU:00000000 $t
     /tmp/ccHy1g0o.s:26     .text.enableMPU:00000000 enableMPU
     /tmp/ccHy1g0o.s:110    .text.disableMPU:00000000 $t
     /tmp/ccHy1g0o.s:116    .text.disableMPU:00000000 disableMPU
     /tmp/ccHy1g0o.s:190    .text.configMPU:00000000 $t
     /tmp/ccHy1g0o.s:196    .text.configMPU:00000000 configMPU
     /tmp/ccHy1g0o.s:321    .text.MemManage_Handler:00000000 $t
     /tmp/ccHy1g0o.s:327    .text.MemManage_Handler:00000000 MemManage_Handler
                           .group:00000000 wm4.0.72866714a5966c404084f8c69e3df25d
                           .group:00000000 wm4.stddef.h.39.38eb7ec030421799c657b13be5aa21c7
                           .group:00000000 wm4._newlib_version.h.4.0eb654b64686e2bd29646258853f6c22
                           .group:00000000 wm4.features.h.33.00009458517f941082eec7afb4810922
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.stdbool.h.29.c08aa3eec75cf5b9b5003883f43253f0
                           .group:00000000 wm4.newlib.h.7.a37ffbe9e5aff74303f4e60b1cc1c01b
                           .group:00000000 wm4.ieeefp.h.77.61a77db5804869b1dadd307a77cf78c9
                           .group:00000000 wm4.config.h.224.10ee1ad185d877c6e334e6581faab44d
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.cdefs.h.49.bafb023044e47a1dcdd854e4d6521f7d
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.158.6f8e08a347b1cff664332fa350bfceb3
                           .group:00000000 wm4._types.h.127.3bdfe3ff8ea2d0985b03d9cbe93480e3
                           .group:00000000 wm4.reent.h.18.25503cdc8b7e55dd0d6ea7b3e5af7a03
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.78.6b87466b04591b1f1cb88c14fdf2ba9e
                           .group:00000000 wm4.string.h.15.dab3980bf35408a4c507182805e2de3a
                           .group:00000000 wm4.stddef.h.158.eec8bf00b5213f43d095cb984c5f22e3
                           .group:00000000 wm4.xmc_device.h.61.ba2d082e12f51240746cffdd60d42b81
                           .group:00000000 wm4.XMC4500.h.55.9aa45b9b5790506b2dcb963e4e7adeaf
                           .group:00000000 wm4.core_cm4.h.32.6c6eb1c8daeca23ce7ba79c8e8120d52
                           .group:00000000 wm4.cmsis_gcc.h.26.91b63349961c35637933e4fba51b867b
                           .group:00000000 wm4.core_cm4.h.172.fdd5a388a160bb6ff767b7d7ee212268
                           .group:00000000 wm4.system_XMC4500.h.42.99124977c10ca8844a71949adbeabd70
                           .group:00000000 wm4.XMC4500.h.208.b340195df97f067735c4c769ba59985a
                           .group:00000000 wm4.xmc_device.h.1460.8860499b404961ffcfbb8d1fefcb2146
                           .group:00000000 wm4.xmc_common.h.92.3f4336a80569affab05a81145b87c2fc
                           .group:00000000 wm4.MPUeasy.h.9.38db277834aa83585a0ea3fb277de25f

NO UNDEFINED SYMBOLS
