// Seed: 966719830
module module_0 (
    input wand id_0
);
  module_2 modCall_1 ();
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    input supply1 id_2
);
  logic id_4;
  always begin : LABEL_0
    $signed(57);
    ;
  end
  logic id_5;
  ;
  module_0 modCall_1 (id_0);
  assign modCall_1.id_0 = 0;
endmodule
module module_2 ();
  id_1 :
  assert property (@(posedge id_1 or posedge 1) -1) id_1 <= 1;
  assign module_0.id_0 = 0;
endmodule
program module_3 #(
    parameter id_6 = 32'd86
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9["" :-1'b0],
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  input logic [7:0] id_9;
  input wire id_8;
  input wire id_7;
  output wire _id_6;
  input wire id_5;
  module_2 modCall_1 ();
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_17[id_6 : 1 'b0], id_18;
  wire [-1 : 1] id_19;
  assign id_2 = id_8;
endprogram
