# alu-4bit-verilog
A simple 4-bit ALU implemented in Verilog with simulation testbench.
cd ~/your/path/to/alu_4bit
git init
git remote add origin https://github.com/your-username/alu-4bit-verilog.git
git add .
git commit -m "Initial commit: 4-bit ALU in Verilog"
git branch -M main
git push -u origin main
# 🔢 4-bit ALU in Verilog

A simple ALU that performs arithmetic and logical operations on 4-bit inputs.

## ✅ Operations Supported
- ADD
- SUB
- AND
- OR
- XOR
- SHIFT LEFT
- SHIFT RIGHT

## 📁 File Structure
- `src/alu.v` - ALU Verilog code
- `testbench/tb_alu.v` - Testbench to verify ALU
- `waveform/result.vcd` - GTKWave simulation output

## 🛠 Tools Used
- Icarus Verilog
- GTKWave
- Git & GitHub

## 👀 Screenshot
(Add a GTKWave screenshot here once you simulate)

