m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/TAI_LIEU/ET-E9/Program/20232/EDABK-HDL_and_Computer_Architecture/lab-exercises/lab02/Majority
T_opt
!s110 1712938614
VR^^]d<@V^I6VHGAQM2gUT3
Z1 04 8 4 work adder_tb fast 0
=1-1831bf97d605-66195e76-1d2-698c
o-quiet -auto_acc_if_foreign -work work
Z2 tCvgOpt 0
n@_opt
Z3 OL;O;10.7c;67
R0
T_opt1
!s110 1712939696
V0YTGcmbT;aQHa8069nO2N3
R1
=1-1831bf97d605-661962af-3e6-33c4
o-quiet -auto_acc_if_foreign -work work +acc
R2
n@_opt1
R3
vadder
Z4 DXx6 sv_std 3 std 0 22 d=_JfHTnXCN[H5FjiaJJc0
Z5 !s110 1712939690
!i10b 1
!s100 URCkc@A]3dzU;^[S@Nz2i0
I0EKiUo_:ZDCRk]g8JhE6V2
Z6 VDg1SIo80bB@j0V0VzS_@n1
!s105 adder_sv_unit
S1
Z7 dD:/TAI_LIEU/ET-E9/Program/20232/EDABK-HDL_and_Computer_Architecture/lab-exercises/Midterm-Digital_Equalization/HDL_code/testbench/adder_tb
w1712939665
8D:/TAI_LIEU/ET-E9/Program/20232/EDABK-HDL_and_Computer_Architecture/lab-exercises/Midterm-Digital_Equalization/HDL_code/adder.sv
FD:/TAI_LIEU/ET-E9/Program/20232/EDABK-HDL_and_Computer_Architecture/lab-exercises/Midterm-Digital_Equalization/HDL_code/adder.sv
L0 1
Z8 OL;L;10.7c;67
r1
!s85 0
31
!s108 1712939690.000000
!s107 D:/TAI_LIEU/ET-E9/Program/20232/EDABK-HDL_and_Computer_Architecture/lab-exercises/Midterm-Digital_Equalization/HDL_code/adder.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|D:/TAI_LIEU/ET-E9/Program/20232/EDABK-HDL_and_Computer_Architecture/lab-exercises/Midterm-Digital_Equalization/HDL_code/adder.sv|
!i113 0
Z9 o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vadder_tb
R4
R5
!i10b 1
!s100 oYk@V^VC]ONAMDDYTNN^L3
IJUi>AEPThe56`R1Go4d790
R6
!s105 adder_tb_sv_unit
S1
R7
w1712939371
8D:\TAI_LIEU\ET-E9\Program\20232\EDABK-HDL_and_Computer_Architecture\lab-exercises\Midterm-Digital_Equalization\HDL_code\testbench\adder_tb\adder_tb.sv
FD:\TAI_LIEU\ET-E9\Program\20232\EDABK-HDL_and_Computer_Architecture\lab-exercises\Midterm-Digital_Equalization\HDL_code\testbench\adder_tb\adder_tb.sv
L0 1
R8
r1
!s85 0
31
!s108 1712939689.000000
!s107 D:\TAI_LIEU\ET-E9\Program\20232\EDABK-HDL_and_Computer_Architecture\lab-exercises\Midterm-Digital_Equalization\HDL_code\testbench\adder_tb\adder_tb.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|D:\TAI_LIEU\ET-E9\Program\20232\EDABK-HDL_and_Computer_Architecture\lab-exercises\Midterm-Digital_Equalization\HDL_code\testbench\adder_tb\adder_tb.sv|
!i113 0
R9
R2
