<def f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='979' ll='986' type='bool llvm::TargetRegisterInfo::shouldCoalesce(llvm::MachineInstr * MI, const llvm::TargetRegisterClass * SrcRC, unsigned int SubReg, const llvm::TargetRegisterClass * DstRC, unsigned int DstSubReg, const llvm::TargetRegisterClass * NewRC, llvm::LiveIntervals &amp; LIS) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='975'>//===--------------------------------------------------------------------===//
  /// Subtarget Hooks

  /// SrcRC and DstRC will be morphed into NewRC if this returns true.</doc>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1763' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer8joinCopyEPN4llvm12MachineInstrERb'/>
