<profile>

<section name = "Vitis HLS Report for 'nnlayer'" level="0">
<item name = "Date">Thu Mar 10 13:30:35 2022
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">Neuron_1</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.585 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_nnlayer_Pipeline_1_fu_125">nnlayer_Pipeline_1, 258, 258, 2.580 us, 2.580 us, 258, 258, no</column>
<column name="grp_nnlayer_Pipeline_2_fu_133">nnlayer_Pipeline_2, 65538, 65538, 0.655 ms, 0.655 ms, 65538, 65538, no</column>
<column name="grp_nnlayer_Pipeline_3_fu_141">nnlayer_Pipeline_3, 258, 258, 2.580 us, 2.580 us, 258, 258, no</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_40_1_fu_149">nnlayer_Pipeline_VITIS_LOOP_40_1, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_46_3_fu_158">nnlayer_Pipeline_VITIS_LOOP_46_3, 2, 65540, 20.000 ns, 0.655 ms, 2, 65540, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_44_2">?, ?, 2 ~ 65544, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 87, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">67, 1, 641, 824, -</column>
<column name="Memory">66, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 244, -</column>
<column name="Register">-, -, 168, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">47, ~0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 67, 0, 421, 402, 0</column>
<column name="grp_nnlayer_Pipeline_1_fu_125">nnlayer_Pipeline_1, 0, 0, 21, 63, 0</column>
<column name="grp_nnlayer_Pipeline_2_fu_133">nnlayer_Pipeline_2, 0, 0, 37, 75, 0</column>
<column name="grp_nnlayer_Pipeline_3_fu_141">nnlayer_Pipeline_3, 0, 0, 21, 63, 0</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_40_1_fu_149">nnlayer_Pipeline_VITIS_LOOP_40_1, 0, 0, 35, 74, 0</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_46_3_fu_158">nnlayer_Pipeline_VITIS_LOOP_46_3, 0, 1, 106, 147, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_16s_16s_16ns_16_4_1_U18">mac_muladd_16s_16s_16ns_16_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="input_r_U">input_r_RAM_AUTO_1R1W, 1, 0, 0, 0, 256, 16, 1, 4096</column>
<column name="bias_U">input_r_RAM_AUTO_1R1W, 1, 0, 0, 0, 256, 16, 1, 4096</column>
<column name="weights_U">weights_RAM_AUTO_1R1W, 64, 0, 0, 0, 65536, 16, 1, 1048576</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln44_1_fu_208_p2">+, 0, 0, 23, 16, 1</column>
<column name="add_ln51_fu_228_p2">+, 0, 0, 23, 16, 16</column>
<column name="cmp910_fu_195_p2">icmp, 0, 0, 13, 16, 1</column>
<column name="icmp_ln40_fu_175_p2">icmp, 0, 0, 13, 16, 1</column>
<column name="icmp_ln44_fu_203_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="ap_block_state2_on_subcall_done">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">53, 10, 1, 10</column>
<column name="bias_address0">14, 3, 8, 24</column>
<column name="bias_ce0">14, 3, 1, 3</column>
<column name="bias_we0">9, 2, 1, 2</column>
<column name="conv2726_fu_96">9, 2, 16, 32</column>
<column name="inc28714_fu_92">9, 2, 16, 32</column>
<column name="input_r_address0">14, 3, 8, 24</column>
<column name="input_r_ce0">14, 3, 1, 3</column>
<column name="input_r_we0">9, 2, 1, 2</column>
<column name="output_r_address0">20, 4, 8, 32</column>
<column name="output_r_ce0">14, 3, 1, 3</column>
<column name="output_r_d0">14, 3, 16, 48</column>
<column name="output_r_we0">14, 3, 1, 3</column>
<column name="weights_address0">14, 3, 16, 48</column>
<column name="weights_ce0">14, 3, 1, 3</column>
<column name="weights_we0">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln44_1_reg_304">16, 0, 16, 0</column>
<column name="add_ln44_reg_296">16, 0, 16, 0</column>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="cmp910_reg_292">1, 0, 1, 0</column>
<column name="conv2726_fu_96">16, 0, 16, 0</column>
<column name="conv2726_load_1_reg_314">16, 0, 16, 0</column>
<column name="grp_nnlayer_Pipeline_1_fu_125_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_nnlayer_Pipeline_2_fu_133_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_nnlayer_Pipeline_3_fu_141_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_40_1_fu_149_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_46_3_fu_158_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln40_reg_271">1, 0, 1, 0</column>
<column name="inc28714_fu_92">16, 0, 16, 0</column>
<column name="numOfInNeurons_read_reg_263">16, 0, 16, 0</column>
<column name="numOfOutNeurons_read_reg_256">16, 0, 16, 0</column>
<column name="output_r_addr_reg_309">8, 0, 8, 0</column>
<column name="output_r_load_reg_319">16, 0, 16, 0</column>
<column name="weightIndexAdded">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 18, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 18, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_local_block">out, 1, ap_ctrl_hs, nnlayer, return value</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, nnlayer, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, nnlayer, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, nnlayer, return value</column>
</table>
</item>
</section>
</profile>
