#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Dec 10 02:34:31 2021
# Process ID: 18952
# Current directory: c:/work/miet/mag_sem_3/magSem3_FPGA/project/ZedBoard
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20816 C:\work\miet\mag_sem_3\magSem3_FPGA\project\ZedBoard\ZedBoard.xpr
# Log file: c:/work/miet/mag_sem_3/magSem3_FPGA/project/ZedBoard/vivado.log
# Journal file: c:/work/miet/mag_sem_3/magSem3_FPGA/project/ZedBoard\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/work/miet/mag_sem_3/magSem3_FPGA/project/ZedBoard/ZedBoard.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/work/miet/mag_sem_3/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/system.bd}
add_files -norecurse C:/work/miet/mag_sem_3/magSem3_FPGA/src/ip/ov7670_axi_stream_capture.vhd
open_bd_design {C:/work/miet/mag_sem_3/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/system.bd}
update_compile_order -fileset sources_1
create_bd_cell -type module -reference ov7670_axi_stream_capture ov7670_axi_stream_ca_0
set_property location {5 1367 -206} [get_bd_cells ov7670_axi_stream_ca_0]
startgroup
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_0]
endgroup
delete_bd_objs [get_bd_intf_nets ov7670_decode_stream_0_axis_out] [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_nets ov7670_vsync_1] [get_bd_nets ov7670_href_1] [get_bd_nets ov7670_data_1] [get_bd_cells ov7670_decode_stream_0]
undo
delete_bd_objs [get_bd_intf_nets ov7670_decode_stream_0_axis_out] [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_nets ov7670_vsync_1] [get_bd_nets ov7670_href_1] [get_bd_nets ov7670_data_1] [get_bd_cells ov7670_decode_stream_0]
undo
delete_bd_objs [get_bd_intf_nets ov7670_decode_stream_0_axis_out] [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_nets ov7670_vsync_1] [get_bd_nets ov7670_href_1] [get_bd_nets ov7670_data_1] [get_bd_cells ov7670_decode_stream_0]
set_property location {4 1383 284} [get_bd_cells ov7670_axi_stream_ca_0]
set_property location {4 1419 -162} [get_bd_cells ov7670_axi_stream_ca_0]
set_property location {2 419 -97} [get_bd_cells ov7670_axi_stream_ca_0]
connect_bd_net [get_bd_ports ov7670_pclk] [get_bd_pins ov7670_axi_stream_ca_0/pclk]
connect_bd_net [get_bd_ports ov7670_vsync] [get_bd_pins ov7670_axi_stream_ca_0/vsync]
connect_bd_net [get_bd_ports ov7670_href] [get_bd_pins ov7670_axi_stream_ca_0/href]
set_property location {-36 324} [get_bd_ports ov7670_data]
connect_bd_net [get_bd_ports ov7670_data] [get_bd_pins ov7670_axi_stream_ca_0/d]
set_property location {-36 338} [get_bd_ports ov7670_data]
delete_bd_objs [get_bd_intf_nets fifo_s2mm_M_AXIS] [get_bd_cells fifo_s2mm]
set_property location {3.5 1341 126} [get_bd_cells ov7670_axi_stream_ca_0]
set_property location {4 1347 219} [get_bd_cells ov7670_axi_stream_ca_0]
set_property location {5 1702 245} [get_bd_cells ov7670_axi_stream_ca_0]
connect_bd_intf_net [get_bd_intf_pins ov7670_axi_stream_ca_0/m_axis] [get_bd_intf_pins vdma_camera_s2mm/S_AXIS_S2MM]
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins vdma_camera_s2mm/s_axis_s2mm_aclk]
connect_bd_net [get_bd_pins vdma_camera_s2mm/s_axis_s2mm_aclk] [get_bd_pins ov7670_axi_stream_ca_0/aclk]
set_property location {4 1719 238} [get_bd_cells ov7670_axi_stream_ca_0]
regenerate_bd_layout
validate_bd_design
disconnect_bd_net /ov7670_pclk_1 [get_bd_pins ps7_0_axi_periph/M02_ACLK]
delete_bd_objs [get_bd_nets proc_sys_reset_pclk_peripheral_aresetn]
startgroup
set_property -dict [list CONFIG.NUM_MI {2}] [get_bd_cells ps7_0_axi_periph]
endgroup
delete_bd_objs [get_bd_cells proc_sys_reset_pclk]
regenerate_bd_layout
delete_bd_objs [get_bd_nets reset_rtl_1] [get_bd_ports reset_rtl]
regenerate_bd_layout
connect_bd_net [get_bd_pins processing_system7_0_100M/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv user.org:user:ov7670_controller:1.0 ov7670_controller_0
endgroup
set_property location {6 1955 969} [get_bd_cells ov7670_controller_0]
connect_bd_net [get_bd_pins ov7670_controller_0/clk] [get_bd_pins clk_wiz_25M175/clk_out1]
startgroup
make_bd_pins_external  [get_bd_pins ov7670_controller_0/sioc] [get_bd_pins ov7670_controller_0/config_finished] [get_bd_pins ov7670_controller_0/siod] [get_bd_pins ov7670_controller_0/xclk]
endgroup
set_property name config_finished [get_bd_ports config_finished_0]
set_property name ov7670_siod [get_bd_ports siod_0]
set_property name ov7670_sioc [get_bd_ports sioc_0]
set_property name ov7670_xclk [get_bd_ports xclk_0]
set_property name logical0 [get_bd_cells xlconstant_0]
copy_bd_objs /  [get_bd_cells {logical0}]
set_property location {6 1711 1124} [get_bd_cells logical1]
connect_bd_net [get_bd_pins ov7670_controller_0/resend] [get_bd_pins logical1/dout]
set_property name logical0_1 [get_bd_cells logical1]
delete_bd_objs [get_bd_nets logical1_dout] [get_bd_cells logical0_1]
connect_bd_net [get_bd_pins ov7670_controller_0/resend] [get_bd_pins logical0/dout]
set pwdn [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 pwdn ]
  set_property -dict [ list \
CONFIG.CONST_VAL {0} \
 ] $pwdn
set_property location {6 2068 1183} [get_bd_cells pwdn]
set reset [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 reset ]
set_property location {6 1990 1298} [get_bd_cells reset]
disconnect_bd_net /xlconstant_0_dout [get_bd_pins ov7670_controller_0/resend]
startgroup
make_bd_pins_external  [get_bd_pins pwdn/dout] [get_bd_pins reset/dout]
endgroup
set_property name ov7670_pwdn [get_bd_ports dout_0]
set_property name ov7670_reset [get_bd_ports dout_1]
regenerate_bd_layout
validate_bd_design
connect_bd_net [get_bd_pins ov7670_controller_0/resend] [get_bd_pins logical0/dout]
validate_bd_design
connect_bd_net [get_bd_pins axi_vdma_vga_mm2s/mm2s_introut] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins vdma_camera_s2mm/s2mm_introut] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins processing_system7_0/IRQ_F2P]
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
save_bd_design
