{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7z020clg484-1",
      "gen_directory": "../../../../project_1.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.2"
    },
    "design_tree": {
      "data_ram_0": "",
      "alu_16bit_0": "",
      "pc_project_demo_0": "",
      "cu_0": "",
      "ir_module_0": "",
      "R1_0": ""
    },
    "components": {
      "data_ram_0": {
        "vlnv": "xilinx.com:module_ref:data_ram:1.0",
        "xci_name": "design_1_data_ram_0_0",
        "xci_path": "ip\\design_1_data_ram_0_0\\design_1_data_ram_0_0.xci",
        "inst_hier_path": "data_ram_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "data_ram",
          "boundary_crc": "0x0"
        },
        "ports": {
          "data": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "addr": {
            "direction": "I",
            "left": "16",
            "right": "0"
          },
          "we": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "dout": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "alu_16bit_0": {
        "vlnv": "xilinx.com:module_ref:alu_16bit:1.0",
        "xci_name": "design_1_alu_16bit_0_0",
        "xci_path": "ip\\design_1_alu_16bit_0_0\\design_1_alu_16bit_0_0.xci",
        "inst_hier_path": "alu_16bit_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "alu_16bit",
          "boundary_crc": "0x0"
        },
        "ports": {
          "operand1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "operand2": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "operation": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "pc_project_demo_0": {
        "vlnv": "xilinx.com:module_ref:pc_project_demo:1.0",
        "xci_name": "design_1_pc_project_demo_0_0",
        "xci_path": "ip\\design_1_pc_project_demo_0_0\\design_1_pc_project_demo_0_0.xci",
        "inst_hier_path": "pc_project_demo_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "pc_project_demo",
          "boundary_crc": "0x0"
        },
        "ports": {
          "PCResult": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "Reset": {
            "type": "rst",
            "direction": "I"
          },
          "Clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "Reset",
                "value_src": "constant"
              }
            }
          },
          "PCWrite": {
            "direction": "I"
          },
          "PCRead": {
            "direction": "I"
          },
          "D": {
            "direction": "I",
            "left": "15",
            "right": "0"
          }
        }
      },
      "cu_0": {
        "vlnv": "xilinx.com:module_ref:cu:1.0",
        "xci_name": "design_1_cu_0_0",
        "xci_path": "ip\\design_1_cu_0_0\\design_1_cu_0_0.xci",
        "inst_hier_path": "cu_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "cu",
          "boundary_crc": "0x0"
        },
        "ports": {
          "ir": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "O"
          },
          "en_decAop": {
            "direction": "O"
          },
          "en_decBop": {
            "direction": "O"
          },
          "en_decCop": {
            "direction": "O"
          },
          "en_decAout": {
            "direction": "O"
          },
          "en_decBout": {
            "direction": "O"
          },
          "en_decCout": {
            "direction": "O"
          },
          "alu_ctrl": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "dmem_read": {
            "direction": "O"
          },
          "dmem_write": {
            "direction": "O"
          },
          "imem_read": {
            "direction": "O"
          },
          "pc_inc": {
            "direction": "O"
          },
          "jump": {
            "direction": "O"
          }
        }
      },
      "ir_module_0": {
        "vlnv": "xilinx.com:module_ref:ir_module:1.0",
        "xci_name": "design_1_ir_module_0_0",
        "xci_path": "ip\\design_1_ir_module_0_0\\design_1_ir_module_0_0.xci",
        "inst_hier_path": "ir_module_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ir_module",
          "boundary_crc": "0x0"
        },
        "ports": {
          "D": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "read": {
            "direction": "I"
          },
          "writeA": {
            "direction": "I"
          },
          "writeB": {
            "direction": "I"
          },
          "A": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "B": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "R1_0": {
        "vlnv": "xilinx.com:module_ref:R1:1.0",
        "xci_name": "design_1_R1_0_0",
        "xci_path": "ip\\design_1_R1_0_0\\design_1_R1_0_0.xci",
        "inst_hier_path": "R1_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "R1",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "readA": {
            "direction": "I"
          },
          "readB": {
            "direction": "I"
          },
          "writeC": {
            "direction": "I"
          },
          "D": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "A": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "B": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "pc_project_demo_0_PCResult": {
        "ports": [
          "pc_project_demo_0/PCResult",
          "alu_16bit_0/operand1"
        ]
      }
    }
  }
}