Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Jul 16 16:37:50 2020
| Host         : DESKTOP-0FF260C running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xazu5evsfvc784-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   |  8783 |     0 |    117120 |  7.50 |
|   LUT as Logic             |  8213 |     0 |    117120 |  7.01 |
|   LUT as Memory            |   570 |     0 |     57600 |  0.99 |
|     LUT as Distributed RAM |   104 |     0 |           |       |
|     LUT as Shift Register  |   466 |     0 |           |       |
| CLB Registers              | 14592 |     0 |    234240 |  6.23 |
|   Register as Flip Flop    | 14592 |     0 |    234240 |  6.23 |
|   Register as Latch        |     0 |     0 |    234240 |  0.00 |
| CARRY8                     |    93 |     0 |     14640 |  0.64 |
| F7 Muxes                   |   250 |     0 |     58560 |  0.43 |
| F8 Muxes                   |     0 |     0 |     29280 |  0.00 |
| F9 Muxes                   |     0 |     0 |     14640 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 73    |          Yes |           - |          Set |
| 240   |          Yes |           - |        Reset |
| 388   |          Yes |         Set |            - |
| 13908 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  2205 |     0 |     14640 | 15.06 |
|   CLBL                                     |   936 |     0 |           |       |
|   CLBM                                     |  1269 |     0 |           |       |
| LUT as Logic                               |  8213 |     0 |    117120 |  7.01 |
|   using O5 output only                     |   316 |       |           |       |
|   using O6 output only                     |  5707 |       |           |       |
|   using O5 and O6                          |  2190 |       |           |       |
| LUT as Memory                              |   570 |     0 |     57600 |  0.99 |
|   LUT as Distributed RAM                   |   104 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     0 |       |           |       |
|     using O5 and O6                        |   104 |       |           |       |
|   LUT as Shift Register                    |   466 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   214 |       |           |       |
|     using O5 and O6                        |   252 |       |           |       |
| CLB Registers                              | 14592 |     0 |    234240 |  6.23 |
|   Register driven from within the CLB      |  6645 |       |           |       |
|   Register driven from outside the CLB     |  7947 |       |           |       |
|     LUT in front of the register is unused |  5475 |       |           |       |
|     LUT in front of the register is used   |  2472 |       |           |       |
| Unique Control Sets                        |   597 |       |     29280 |  2.04 |
+--------------------------------------------+-------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 24.5 |     0 |       144 | 17.01 |
|   RAMB36/FIFO*    |   22 |     0 |       144 | 15.28 |
|     FIFO36E2 only |    8 |       |           |       |
|     RAMB36E2 only |   14 |       |           |       |
|   RAMB18          |    5 |     0 |       288 |  1.74 |
|     RAMB18E2 only |    5 |       |           |       |
| URAM              |    0 |     0 |        64 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1248 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   64 |    64 |       252 | 25.40 |
| HPIOB_M          |    0 |     0 |        72 |  0.00 |
| HPIOB_S          |    1 |     1 |        72 |  1.39 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    1 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |   32 |    32 |        48 | 66.67 |
|   INPUT          |   15 |       |           |       |
|   OUTPUT         |   14 |       |           |       |
|   BIDIR          |    3 |       |           |       |
| HDIOB_S          |   31 |    31 |        48 | 64.58 |
|   INPUT          |   13 |       |           |       |
|   OUTPUT         |   15 |       |           |       |
|   BIDIR          |    3 |       |           |       |
| HPIOB_SNGL       |    0 |     0 |        12 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        96 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       208 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |        16 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    7 |     0 |       352 |  1.99 |
|   BUFGCE             |    4 |     0 |       112 |  3.57 |
|   BUFGCE_DIV         |    1 |     0 |        16 |  6.25 |
|   BUFG_GT            |    0 |     0 |        96 |  0.00 |
|   BUFG_PS            |    2 |     0 |        96 |  2.08 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    1 |     0 |         4 | 25.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |         4 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |         2 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         2 |   0.00 |
| PCIE40E4        |    0 |     0 |         2 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
| VCU             |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------+-------+---------------------+
|  Ref Name  |  Used | Functional Category |
+------------+-------+---------------------+
| FDRE       | 13908 |            Register |
| LUT3       |  2881 |                 CLB |
| LUT6       |  2275 |                 CLB |
| LUT2       |  1793 |                 CLB |
| LUT4       |  1785 |                 CLB |
| LUT5       |  1471 |                 CLB |
| SRL16E     |   557 |                 CLB |
| FDSE       |   388 |            Register |
| MUXF7      |   250 |                 CLB |
| FDCE       |   240 |            Register |
| LUT1       |   198 |                 CLB |
| RAMD32     |   182 |                 CLB |
| SRLC32E    |   159 |                 CLB |
| CARRY8     |    93 |                 CLB |
| FDPE       |    73 |            Register |
| INBUF      |    34 |                 I/O |
| IBUFCTRL   |    34 |              Others |
| OBUF       |    30 |                 I/O |
| RAMS32     |    26 |                 CLB |
| RAMB36E2   |    14 |           Block Ram |
| FIFO36E2   |     8 |           Block Ram |
| OBUFT      |     6 |                 I/O |
| RAMB18E2   |     5 |           Block Ram |
| BUFGCE     |     4 |               Clock |
| SRLC16E    |     2 |                 CLB |
| BUFG_PS    |     2 |               Clock |
| PS8        |     1 |            Advanced |
| MMCME4_ADV |     1 |               Clock |
| BUFGCE_DIV |     1 |               Clock |
| BSCANE2    |     1 |       Configuration |
+------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------+------+
|           Ref Name           | Used |
+------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0 |    1 |
| design_1_xbar_1              |    1 |
| design_1_xbar_0              |    1 |
| design_1_v_vid_in_axi4s_0_0  |    1 |
| design_1_v_tc_0_0            |    1 |
| design_1_v_axi4s_vid_out_0_0 |    1 |
| design_1_rst_ps8_0_99M_0     |    1 |
| design_1_rst_ps8_0_150M_0    |    1 |
| design_1_ila_0_0             |    1 |
| design_1_axi_vdma_1_0        |    1 |
| design_1_axi_vdma_0_0        |    1 |
| design_1_axi_gpio_0_0        |    1 |
| design_1_axi_dynclk_0_0      |    1 |
| design_1_auto_us_0           |    1 |
| design_1_auto_pc_0           |    1 |
| design_1_auto_ds_0           |    1 |
| design_1_EEPROM_8b_0_0       |    1 |
| dbg_hub                      |    1 |
+------------------------------+------+


