# Reading C:/altera/12.1sp1/modelsim_ase/tcl/vsim/pref.tcl 
# OpenFile D:/KudA/Files/Diploma/code/DDSynthesis/Modelsim/TEST_001/Test_001.mpf 
# Loading project Test_001
vsim -gui work.testbanch_tb
# vsim -gui work.testbanch_tb 
# Loading sv_std.std
# Loading work.testbanch_tb
# Loading work.counter
# Loading work.ROM
# Loading work.altsyncram
# Loading work.ALTERA_DEVICE_FAMILIES
# Loading work.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ROM_writer
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
