// Seed: 3564212376
module module_0 (
    id_1,
    id_2
);
  input id_2;
  input id_1;
  always @(1 or posedge 1) begin
    id_2 = 1;
  end
  reg id_3;
  reg id_4 = 1;
  assign id_4 = 1;
  assign id_4 = 1;
  assign id_3 = 1;
  assign id_4 = 1'b0;
  defparam id_5.id_6 = 1;
  always @(negedge 1 or 1'd0) begin
    id_5 <= id_5;
  end
  type_9(
      id_5, id_5, id_2
  );
  always id_3 = #(1'b0 : id_3  : 'h0) id_4;
endmodule
