INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Sep 24 21:21:54 2025
| Host         : shp running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : if_float2
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 addf0/ip/roundingAdder/X_1_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mulf0/ip/SignificandMultiplication/tile_0_mult/Mint/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.687ns  (logic 1.536ns (22.971%)  route 5.151ns (77.029%))
  Logic Levels:           20  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.380ns = ( 11.380 - 10.000 ) 
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3148, unset)         1.629     1.629    addf0/ip/roundingAdder/clk
    SLICE_X21Y45         FDRE                                         r  addf0/ip/roundingAdder/X_1_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.223     1.852 r  addf0/ip/roundingAdder/X_1_d1_reg[2]/Q
                         net (fo=2, routed)           0.369     2.221    addf0/ip/roundingAdder/X_1_d1_reg_n_0_[2]
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.226     2.447 r  addf0/ip/roundingAdder/transmitValue_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.447    addf0/ip/roundingAdder/transmitValue_reg_i_15_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.501 r  addf0/ip/roundingAdder/transmitValue_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.501    addf0/ip/roundingAdder/transmitValue_reg_i_14_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.555 r  addf0/ip/roundingAdder/out0_valid_INST_0_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.555    addf0/ip/roundingAdder/out0_valid_INST_0_i_46_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.609 r  addf0/ip/roundingAdder/transmitValue_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.609    addf0/ip/roundingAdder/transmitValue_reg_i_13_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.663 r  addf0/ip/roundingAdder/out0_valid_INST_0_i_30/CO[3]
                         net (fo=1, routed)           0.001     2.664    addf0/ip/roundingAdder/out0_valid_INST_0_i_30_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.718 r  addf0/ip/roundingAdder/out0_valid_INST_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.718    addf0/ip/roundingAdder/out0_valid_INST_0_i_19_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.772 r  addf0/ip/roundingAdder/out0_valid_INST_0_i_24/CO[3]
                         net (fo=1, routed)           0.000     2.772    addf0/ip/roundingAdder/out0_valid_INST_0_i_24_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     2.937 r  addf0/ip/roundingAdder/out0_valid_INST_0_i_27/O[1]
                         net (fo=3, routed)           0.376     3.313    addf0/ip/roundingAdder/ip_result__0[28]
    SLICE_X23Y51         LUT4 (Prop_lut4_I0_O)        0.125     3.438 r  addf0/ip/roundingAdder/out0_valid_INST_0_i_29/O
                         net (fo=15, routed)          0.437     3.874    addf0/ip/roundingAdder/out0_valid_INST_0_i_29_n_0
    SLICE_X23Y49         LUT6 (Prop_lut6_I2_O)        0.043     3.917 f  addf0/ip/roundingAdder/out0_valid_INST_0_i_35/O
                         net (fo=1, routed)           0.354     4.272    addf0/ip/roundingAdder/out0_valid_INST_0_i_35_n_0
    SLICE_X22Y49         LUT6 (Prop_lut6_I1_O)        0.043     4.315 f  addf0/ip/roundingAdder/out0_valid_INST_0_i_21/O
                         net (fo=2, routed)           0.648     4.963    addf0/ip/roundingAdder/out0_valid_INST_0_i_21_n_0
    SLICE_X16Y49         LUT6 (Prop_lut6_I1_O)        0.043     5.006 r  addf0/ip/roundingAdder/out0_valid_INST_0_i_14/O
                         net (fo=1, routed)           0.106     5.111    addf0/ip/roundingAdder/cmpf0/operator/ip_lhs[32]
    SLICE_X16Y49         LUT6 (Prop_lut6_I4_O)        0.043     5.154 f  addf0/ip/roundingAdder/out0_valid_INST_0_i_9/O
                         net (fo=14, routed)          0.206     5.361    fork48/control/generateBlocks[2].regblock/out0_valid
    SLICE_X17Y48         LUT6 (Prop_lut6_I0_O)        0.043     5.404 f  fork48/control/generateBlocks[2].regblock/out0_valid_INST_0_i_2/O
                         net (fo=3, routed)           0.349     5.753    control_merge0/fork_valid/generateBlocks[1].regblock/outs_reg[0]_0
    SLICE_X17Y49         LUT6 (Prop_lut6_I1_O)        0.043     5.796 r  control_merge0/fork_valid/generateBlocks[1].regblock/dataReg[31]_i_5/O
                         net (fo=58, routed)          0.496     6.292    divf0/ip/p_2_in
    SLICE_X23Y52         LUT6 (Prop_lut6_I4_O)        0.043     6.335 f  divf0/ip/dataReg[30]_i_1/O
                         net (fo=5, routed)           0.108     6.443    buffer4/control/mux1_outs[8]
    SLICE_X23Y52         LUT3 (Prop_lut3_I0_O)        0.043     6.486 f  buffer4/control/outs[30]_i_1/O
                         net (fo=18, routed)          0.385     6.871    buffer5/fifo/control/buffer4_outs[29]
    SLICE_X18Y51         LUT5 (Prop_lut5_I0_O)        0.043     6.914 r  buffer5/fifo/control/Mint_i_63/O
                         net (fo=2, routed)           0.446     7.360    buffer5/fifo/control/Mint_i_63_n_0
    SLICE_X18Y50         LUT6 (Prop_lut6_I2_O)        0.043     7.403 r  buffer5/fifo/control/Mint_i_59/O
                         net (fo=23, routed)          0.418     7.820    buffer5/fifo/control/mulf0/ieee2nfloat_rhs/sfracX1__0
    SLICE_X19Y47         LUT6 (Prop_lut6_I2_O)        0.043     7.863 r  buffer5/fifo/control/Mint_i_18/O
                         net (fo=2, routed)           0.452     8.316    mulf0/ip/SignificandMultiplication/tile_0_mult/A[22]
    DSP48_X1Y20          DSP48E1                                      r  mulf0/ip/SignificandMultiplication/tile_0_mult/Mint/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=3148, unset)         1.380    11.380    mulf0/ip/SignificandMultiplication/tile_0_mult/clk
    DSP48_X1Y20          DSP48E1                                      r  mulf0/ip/SignificandMultiplication/tile_0_mult/Mint/CLK
                         clock pessimism              0.015    11.395    
                         clock uncertainty           -0.035    11.359    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -2.655     8.704    mulf0/ip/SignificandMultiplication/tile_0_mult/Mint
  -------------------------------------------------------------------
                         required time                          8.704    
                         arrival time                          -8.316    
  -------------------------------------------------------------------
                         slack                                  0.389    




