
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000011e  00800200  00001cb8  00001d4c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001cb8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000038  0080031e  0080031e  00001e6a  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001e6a  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001ec8  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000340  00000000  00000000  00001f08  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00003038  00000000  00000000  00002248  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001ceb  00000000  00000000  00005280  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001957  00000000  00000000  00006f6b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000007a8  00000000  00000000  000088c4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000c27  00000000  00000000  0000906c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001702  00000000  00000000  00009c93  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000250  00000000  00000000  0000b395  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	ab c1       	rjmp	.+854    	; 0x364 <__vector_3>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	2e c4       	rjmp	.+2140   	; 0x89a <__vector_15>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	de c6       	rjmp	.+3516   	; 0xe5a <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	4b 07       	cpc	r20, r27
      e6:	9d 07       	cpc	r25, r29
      e8:	9d 07       	cpc	r25, r29
      ea:	9d 07       	cpc	r25, r29
      ec:	9d 07       	cpc	r25, r29
      ee:	9d 07       	cpc	r25, r29
      f0:	9d 07       	cpc	r25, r29
      f2:	9d 07       	cpc	r25, r29
      f4:	4b 07       	cpc	r20, r27
      f6:	9d 07       	cpc	r25, r29
      f8:	9d 07       	cpc	r25, r29
      fa:	9d 07       	cpc	r25, r29
      fc:	9d 07       	cpc	r25, r29
      fe:	9d 07       	cpc	r25, r29
     100:	9d 07       	cpc	r25, r29
     102:	9d 07       	cpc	r25, r29
     104:	4d 07       	cpc	r20, r29
     106:	9d 07       	cpc	r25, r29
     108:	9d 07       	cpc	r25, r29
     10a:	9d 07       	cpc	r25, r29
     10c:	9d 07       	cpc	r25, r29
     10e:	9d 07       	cpc	r25, r29
     110:	9d 07       	cpc	r25, r29
     112:	9d 07       	cpc	r25, r29
     114:	9d 07       	cpc	r25, r29
     116:	9d 07       	cpc	r25, r29
     118:	9d 07       	cpc	r25, r29
     11a:	9d 07       	cpc	r25, r29
     11c:	9d 07       	cpc	r25, r29
     11e:	9d 07       	cpc	r25, r29
     120:	9d 07       	cpc	r25, r29
     122:	9d 07       	cpc	r25, r29
     124:	4d 07       	cpc	r20, r29
     126:	9d 07       	cpc	r25, r29
     128:	9d 07       	cpc	r25, r29
     12a:	9d 07       	cpc	r25, r29
     12c:	9d 07       	cpc	r25, r29
     12e:	9d 07       	cpc	r25, r29
     130:	9d 07       	cpc	r25, r29
     132:	9d 07       	cpc	r25, r29
     134:	9d 07       	cpc	r25, r29
     136:	9d 07       	cpc	r25, r29
     138:	9d 07       	cpc	r25, r29
     13a:	9d 07       	cpc	r25, r29
     13c:	9d 07       	cpc	r25, r29
     13e:	9d 07       	cpc	r25, r29
     140:	9d 07       	cpc	r25, r29
     142:	9d 07       	cpc	r25, r29
     144:	99 07       	cpc	r25, r25
     146:	9d 07       	cpc	r25, r29
     148:	9d 07       	cpc	r25, r29
     14a:	9d 07       	cpc	r25, r29
     14c:	9d 07       	cpc	r25, r29
     14e:	9d 07       	cpc	r25, r29
     150:	9d 07       	cpc	r25, r29
     152:	9d 07       	cpc	r25, r29
     154:	76 07       	cpc	r23, r22
     156:	9d 07       	cpc	r25, r29
     158:	9d 07       	cpc	r25, r29
     15a:	9d 07       	cpc	r25, r29
     15c:	9d 07       	cpc	r25, r29
     15e:	9d 07       	cpc	r25, r29
     160:	9d 07       	cpc	r25, r29
     162:	9d 07       	cpc	r25, r29
     164:	9d 07       	cpc	r25, r29
     166:	9d 07       	cpc	r25, r29
     168:	9d 07       	cpc	r25, r29
     16a:	9d 07       	cpc	r25, r29
     16c:	9d 07       	cpc	r25, r29
     16e:	9d 07       	cpc	r25, r29
     170:	9d 07       	cpc	r25, r29
     172:	9d 07       	cpc	r25, r29
     174:	6a 07       	cpc	r22, r26
     176:	9d 07       	cpc	r25, r29
     178:	9d 07       	cpc	r25, r29
     17a:	9d 07       	cpc	r25, r29
     17c:	9d 07       	cpc	r25, r29
     17e:	9d 07       	cpc	r25, r29
     180:	9d 07       	cpc	r25, r29
     182:	9d 07       	cpc	r25, r29
     184:	88 07       	cpc	r24, r24

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	13 e0       	ldi	r17, 0x03	; 3
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e8 eb       	ldi	r30, 0xB8	; 184
     19e:	fc e1       	ldi	r31, 0x1C	; 28
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	ae 31       	cpi	r26, 0x1E	; 30
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	23 e0       	ldi	r18, 0x03	; 3
     1b2:	ae e1       	ldi	r26, 0x1E	; 30
     1b4:	b3 e0       	ldi	r27, 0x03	; 3
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a6 35       	cpi	r26, 0x56	; 86
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	40 d2       	rcall	.+1152   	; 0x642 <main>
     1c2:	0c 94 5a 0e 	jmp	0x1cb4	; 0x1cb4 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <CAN_init>:
 */ 

#include "CAN.h"

void CAN_init(uint8_t mode){
	mcp2515_init(mode);
     1c8:	a2 d2       	rcall	.+1348   	; 0x70e <mcp2515_init>
	mcp2515_write(MCP_CANINTE, MCP_RX_INT); // Enable interrupt
     1ca:	63 e0       	ldi	r22, 0x03	; 3
     1cc:	8b e2       	ldi	r24, 0x2B	; 43
     1ce:	67 d2       	rcall	.+1230   	; 0x69e <mcp2515_write>

	cli(); // Disable global interrupts
     1d0:	f8 94       	cli

	set_bit(EIMSK,INT2); // Enable interrupt 2
     1d2:	ea 9a       	sbi	0x1d, 2	; 29
	set_bit(EIFR,INTF2); // Clear intrerrupt flag 2
     1d4:	e2 9a       	sbi	0x1c, 2	; 28

	sei(); // Enable global interrupts
     1d6:	78 94       	sei
     1d8:	08 95       	ret

000001da <CAN_message_send>:
	
}
void CAN_message_send(CAN_message* msg){
     1da:	0f 93       	push	r16
     1dc:	1f 93       	push	r17
     1de:	cf 93       	push	r28
     1e0:	8c 01       	movw	r16, r24
	
	mcp2515_write(MCP_TXB0SIDH, (msg->id) >> 3); 
     1e2:	fc 01       	movw	r30, r24
     1e4:	60 81       	ld	r22, Z
     1e6:	71 81       	ldd	r23, Z+1	; 0x01
     1e8:	76 95       	lsr	r23
     1ea:	67 95       	ror	r22
     1ec:	76 95       	lsr	r23
     1ee:	67 95       	ror	r22
     1f0:	76 95       	lsr	r23
     1f2:	67 95       	ror	r22
     1f4:	81 e3       	ldi	r24, 0x31	; 49
     1f6:	53 d2       	rcall	.+1190   	; 0x69e <mcp2515_write>
	mcp2515_write(MCP_TXB0SIDL, (msg->id) << 5);
     1f8:	f8 01       	movw	r30, r16
     1fa:	60 81       	ld	r22, Z
     1fc:	62 95       	swap	r22
     1fe:	66 0f       	add	r22, r22
     200:	60 7e       	andi	r22, 0xE0	; 224
     202:	82 e3       	ldi	r24, 0x32	; 50
     204:	4c d2       	rcall	.+1176   	; 0x69e <mcp2515_write>
	mcp2515_write(MCP_TXB0DLC, (msg->length));
     206:	f8 01       	movw	r30, r16
     208:	62 81       	ldd	r22, Z+2	; 0x02
     20a:	85 e3       	ldi	r24, 0x35	; 53
     20c:	48 d2       	rcall	.+1168   	; 0x69e <mcp2515_write>
	
	for (uint8_t i = 0; i < msg->length; i++){
     20e:	f8 01       	movw	r30, r16
     210:	82 81       	ldd	r24, Z+2	; 0x02
     212:	88 23       	and	r24, r24
     214:	69 f0       	breq	.+26     	; 0x230 <CAN_message_send+0x56>
     216:	c0 e0       	ldi	r28, 0x00	; 0
		mcp2515_write(MCP_TXB0D0+i, msg->data[i]);
     218:	f8 01       	movw	r30, r16
     21a:	ec 0f       	add	r30, r28
     21c:	f1 1d       	adc	r31, r1
     21e:	63 81       	ldd	r22, Z+3	; 0x03
     220:	86 e3       	ldi	r24, 0x36	; 54
     222:	8c 0f       	add	r24, r28
     224:	3c d2       	rcall	.+1144   	; 0x69e <mcp2515_write>
	
	mcp2515_write(MCP_TXB0SIDH, (msg->id) >> 3); 
	mcp2515_write(MCP_TXB0SIDL, (msg->id) << 5);
	mcp2515_write(MCP_TXB0DLC, (msg->length));
	
	for (uint8_t i = 0; i < msg->length; i++){
     226:	cf 5f       	subi	r28, 0xFF	; 255
     228:	f8 01       	movw	r30, r16
     22a:	82 81       	ldd	r24, Z+2	; 0x02
     22c:	c8 17       	cp	r28, r24
		mcp2515_write(MCP_TXB0D0+i, msg->data[i]);
	}
	mcp2515_request_to_send(MCP_RTS_TX0);
     22e:	a0 f3       	brcs	.-24     	; 0x218 <CAN_message_send+0x3e>
     230:	81 e8       	ldi	r24, 0x81	; 129
     232:	48 d2       	rcall	.+1168   	; 0x6c4 <mcp2515_request_to_send>
}
     234:	cf 91       	pop	r28
     236:	1f 91       	pop	r17
     238:	0f 91       	pop	r16
     23a:	08 95       	ret

0000023c <CAN_receive>:

uint8_t CAN_receive(CAN_message* msg){
     23c:	0f 93       	push	r16
     23e:	1f 93       	push	r17
     240:	cf 93       	push	r28
     242:	8c 01       	movw	r16, r24
	if (CAN_int_flag){
     244:	80 91 1e 03 	lds	r24, 0x031E	; 0x80031e <__data_end>
     248:	88 23       	and	r24, r24
     24a:	71 f1       	breq	.+92     	; 0x2a8 <CAN_receive+0x6c>
		uint8_t IDHI = mcp2515_read(MCP_RXB0SIDH); //(msg->id)>>3);
     24c:	81 e6       	ldi	r24, 0x61	; 97
     24e:	1c d2       	rcall	.+1080   	; 0x688 <mcp2515_read>
     250:	c8 2f       	mov	r28, r24
		uint8_t IDLO = mcp2515_read(MCP_RXB0SIDL); //5<<(msg->id));
     252:	82 e6       	ldi	r24, 0x62	; 98
     254:	19 d2       	rcall	.+1074   	; 0x688 <mcp2515_read>
		msg->id = (IDHI << 3| IDLO >> 5);
     256:	2c 2f       	mov	r18, r28
     258:	30 e0       	ldi	r19, 0x00	; 0
     25a:	22 0f       	add	r18, r18
     25c:	33 1f       	adc	r19, r19
     25e:	22 0f       	add	r18, r18
     260:	33 1f       	adc	r19, r19
     262:	22 0f       	add	r18, r18
     264:	33 1f       	adc	r19, r19
     266:	82 95       	swap	r24
     268:	86 95       	lsr	r24
     26a:	87 70       	andi	r24, 0x07	; 7
     26c:	28 2b       	or	r18, r24
     26e:	f8 01       	movw	r30, r16
     270:	31 83       	std	Z+1, r19	; 0x01
		
		uint8_t length = mcp2515_read(MCP_RXB0DLC);
     272:	20 83       	st	Z, r18
     274:	85 e6       	ldi	r24, 0x65	; 101
     276:	08 d2       	rcall	.+1040   	; 0x688 <mcp2515_read>
		msg->length = length;
     278:	f8 01       	movw	r30, r16
     27a:	82 83       	std	Z+2, r24	; 0x02
	
	
		for (uint8_t i = 0; i < msg->length; i++){
     27c:	88 23       	and	r24, r24
     27e:	69 f0       	breq	.+26     	; 0x29a <CAN_receive+0x5e>
			msg->data[i] = mcp2515_read(MCP_RXB0D0+i);
     280:	c0 e0       	ldi	r28, 0x00	; 0
     282:	86 e6       	ldi	r24, 0x66	; 102
     284:	8c 0f       	add	r24, r28
     286:	00 d2       	rcall	.+1024   	; 0x688 <mcp2515_read>
     288:	f8 01       	movw	r30, r16
     28a:	ec 0f       	add	r30, r28
     28c:	f1 1d       	adc	r31, r1
     28e:	83 83       	std	Z+3, r24	; 0x03
		
		uint8_t length = mcp2515_read(MCP_RXB0DLC);
		msg->length = length;
	
	
		for (uint8_t i = 0; i < msg->length; i++){
     290:	cf 5f       	subi	r28, 0xFF	; 255
     292:	f8 01       	movw	r30, r16
     294:	82 81       	ldd	r24, Z+2	; 0x02
     296:	c8 17       	cp	r28, r24
			msg->data[i] = mcp2515_read(MCP_RXB0D0+i);
		}
		mcp2515_bit_modify(MCP_CANINTF,0x01,0x00); // reset interrupt flag
     298:	a0 f3       	brcs	.-24     	; 0x282 <CAN_receive+0x46>
     29a:	40 e0       	ldi	r20, 0x00	; 0
     29c:	61 e0       	ldi	r22, 0x01	; 1
     29e:	8c e2       	ldi	r24, 0x2C	; 44
     2a0:	15 d2       	rcall	.+1066   	; 0x6cc <mcp2515_bit_modify>
		CAN_int_flag = 0;
     2a2:	10 92 1e 03 	sts	0x031E, r1	; 0x80031e <__data_end>
		//CAN_print(msg);
		return 1;
     2a6:	81 e0       	ldi	r24, 0x01	; 1
	}
	return 0;
}
     2a8:	cf 91       	pop	r28
     2aa:	1f 91       	pop	r17
     2ac:	0f 91       	pop	r16
     2ae:	08 95       	ret

000002b0 <CAN_print>:

void CAN_print(CAN_message* msg){
     2b0:	cf 92       	push	r12
     2b2:	df 92       	push	r13
     2b4:	ef 92       	push	r14
     2b6:	ff 92       	push	r15
     2b8:	0f 93       	push	r16
     2ba:	1f 93       	push	r17
     2bc:	cf 93       	push	r28
     2be:	df 93       	push	r29
     2c0:	6c 01       	movw	r12, r24
	printf("CAN msg ID: %d \n", msg->id);
     2c2:	fc 01       	movw	r30, r24
     2c4:	81 81       	ldd	r24, Z+1	; 0x01
     2c6:	8f 93       	push	r24
     2c8:	80 81       	ld	r24, Z
     2ca:	8f 93       	push	r24
     2cc:	87 e0       	ldi	r24, 0x07	; 7
     2ce:	92 e0       	ldi	r25, 0x02	; 2
     2d0:	9f 93       	push	r25
     2d2:	8f 93       	push	r24
     2d4:	0e 94 53 0a 	call	0x14a6	; 0x14a6 <printf>
	printf("CAN msg length: %d \n", msg->length);
     2d8:	f6 01       	movw	r30, r12
     2da:	82 81       	ldd	r24, Z+2	; 0x02
     2dc:	1f 92       	push	r1
     2de:	8f 93       	push	r24
     2e0:	88 e1       	ldi	r24, 0x18	; 24
     2e2:	92 e0       	ldi	r25, 0x02	; 2
     2e4:	9f 93       	push	r25
     2e6:	8f 93       	push	r24
     2e8:	0e 94 53 0a 	call	0x14a6	; 0x14a6 <printf>
	printf("CAN msg data: ");
     2ec:	8d e2       	ldi	r24, 0x2D	; 45
     2ee:	92 e0       	ldi	r25, 0x02	; 2
     2f0:	9f 93       	push	r25
     2f2:	8f 93       	push	r24
     2f4:	0e 94 53 0a 	call	0x14a6	; 0x14a6 <printf>
	for (int i = 0; i < msg->length; i++){
     2f8:	f6 01       	movw	r30, r12
     2fa:	82 81       	ldd	r24, Z+2	; 0x02
     2fc:	2d b7       	in	r18, 0x3d	; 61
     2fe:	3e b7       	in	r19, 0x3e	; 62
     300:	26 5f       	subi	r18, 0xF6	; 246
     302:	3f 4f       	sbci	r19, 0xFF	; 255
     304:	0f b6       	in	r0, 0x3f	; 63
     306:	f8 94       	cli
     308:	3e bf       	out	0x3e, r19	; 62
     30a:	0f be       	out	0x3f, r0	; 63
     30c:	2d bf       	out	0x3d, r18	; 61
     30e:	88 23       	and	r24, r24
     310:	e1 f0       	breq	.+56     	; 0x34a <CAN_print+0x9a>
     312:	76 01       	movw	r14, r12
     314:	33 e0       	ldi	r19, 0x03	; 3
     316:	e3 0e       	add	r14, r19
     318:	f1 1c       	adc	r15, r1
     31a:	c0 e0       	ldi	r28, 0x00	; 0
     31c:	d0 e0       	ldi	r29, 0x00	; 0
		printf("%d \t",msg->data[i]);
     31e:	01 e4       	ldi	r16, 0x41	; 65
     320:	12 e0       	ldi	r17, 0x02	; 2
     322:	f7 01       	movw	r30, r14
     324:	81 91       	ld	r24, Z+
     326:	7f 01       	movw	r14, r30
     328:	1f 92       	push	r1
     32a:	8f 93       	push	r24
     32c:	1f 93       	push	r17
     32e:	0f 93       	push	r16
     330:	0e 94 53 0a 	call	0x14a6	; 0x14a6 <printf>

void CAN_print(CAN_message* msg){
	printf("CAN msg ID: %d \n", msg->id);
	printf("CAN msg length: %d \n", msg->length);
	printf("CAN msg data: ");
	for (int i = 0; i < msg->length; i++){
     334:	21 96       	adiw	r28, 0x01	; 1
     336:	f6 01       	movw	r30, r12
     338:	82 81       	ldd	r24, Z+2	; 0x02
     33a:	90 e0       	ldi	r25, 0x00	; 0
     33c:	0f 90       	pop	r0
     33e:	0f 90       	pop	r0
     340:	0f 90       	pop	r0
     342:	0f 90       	pop	r0
     344:	c8 17       	cp	r28, r24
     346:	d9 07       	cpc	r29, r25
     348:	64 f3       	brlt	.-40     	; 0x322 <CAN_print+0x72>
		printf("%d \t",msg->data[i]);
	}
	printf("\n");
     34a:	8a e0       	ldi	r24, 0x0A	; 10
     34c:	90 e0       	ldi	r25, 0x00	; 0
     34e:	0e 94 66 0a 	call	0x14cc	; 0x14cc <putchar>
}
     352:	df 91       	pop	r29
     354:	cf 91       	pop	r28
     356:	1f 91       	pop	r17
     358:	0f 91       	pop	r16
     35a:	ff 90       	pop	r15
     35c:	ef 90       	pop	r14
     35e:	df 90       	pop	r13
     360:	cf 90       	pop	r12
     362:	08 95       	ret

00000364 <__vector_3>:

ISR(INT2_vect) //interrupt handler
{
     364:	1f 92       	push	r1
     366:	0f 92       	push	r0
     368:	0f b6       	in	r0, 0x3f	; 63
     36a:	0f 92       	push	r0
     36c:	11 24       	eor	r1, r1
     36e:	8f 93       	push	r24
	CAN_int_flag = 1;
     370:	81 e0       	ldi	r24, 0x01	; 1
     372:	80 93 1e 03 	sts	0x031E, r24	; 0x80031e <__data_end>
}
     376:	8f 91       	pop	r24
     378:	0f 90       	pop	r0
     37a:	0f be       	out	0x3f, r0	; 63
     37c:	0f 90       	pop	r0
     37e:	1f 90       	pop	r1
     380:	18 95       	reti

00000382 <ADC_init>:
 */ 

#include "ADC.h"

void ADC_init(void){
	clear_bit(DDRF, PF0); // Channel 0 for the ADC will be used, = PF0 = A0 = input
     382:	80 98       	cbi	0x10, 0	; 16
	clear_bit(DDRF, PF1); // Channel 0 for the ADC will be used, = PF0 = A0 = input
     384:	81 98       	cbi	0x10, 1	; 16
	set_bit(ADCSRA, ADEN); // ADC Control and Status Register A - Enable ADC, next coversion takes 25 adc clock cycles
     386:	ea e7       	ldi	r30, 0x7A	; 122
     388:	f0 e0       	ldi	r31, 0x00	; 0
     38a:	80 81       	ld	r24, Z
     38c:	80 68       	ori	r24, 0x80	; 128
     38e:	80 83       	st	Z, r24
	
	// Set prescaler to 128
	set_bit(ADCSRA, ADPS0);
     390:	80 81       	ld	r24, Z
     392:	81 60       	ori	r24, 0x01	; 1
     394:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS1);
     396:	80 81       	ld	r24, Z
     398:	82 60       	ori	r24, 0x02	; 2
     39a:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS2);
     39c:	80 81       	ld	r24, Z
     39e:	84 60       	ori	r24, 0x04	; 4
     3a0:	80 83       	st	Z, r24
	// Set voltage reference to 2.56V
	set_bit(ADMUX,REFS1);
     3a2:	ec e7       	ldi	r30, 0x7C	; 124
     3a4:	f0 e0       	ldi	r31, 0x00	; 0
     3a6:	80 81       	ld	r24, Z
     3a8:	80 68       	ori	r24, 0x80	; 128
     3aa:	80 83       	st	Z, r24
	set_bit(ADMUX,REFS0);
     3ac:	80 81       	ld	r24, Z
     3ae:	80 64       	ori	r24, 0x40	; 64
     3b0:	80 83       	st	Z, r24
     3b2:	08 95       	ret

000003b4 <ADC_read>:
}

uint16_t ADC_read(void){
	// Channel 0 is default
	set_bit(ADCSRA, ADSC); // Start single conversion, takes 13 adc clokc cycles
     3b4:	ea e7       	ldi	r30, 0x7A	; 122
     3b6:	f0 e0       	ldi	r31, 0x00	; 0
     3b8:	80 81       	ld	r24, Z
     3ba:	80 64       	ori	r24, 0x40	; 64
     3bc:	80 83       	st	Z, r24
	loop_until_bit_is_set(ADCSRA, ADIF); // Wait for interrupt flag to be set
     3be:	80 81       	ld	r24, Z
     3c0:	84 ff       	sbrs	r24, 4
     3c2:	fd cf       	rjmp	.-6      	; 0x3be <ADC_read+0xa>
	uint8_t data_low = ADCL; // Low data bits of coverted data
     3c4:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x700078>
	uint16_t data_high = ADCH; // High data bits of coverted data
     3c8:	20 91 79 00 	lds	r18, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x700079>
	uint16_t data = (data_high << 8)|(data_low); // Combining low and high
	return data;
     3cc:	90 e0       	ldi	r25, 0x00	; 0
}
     3ce:	92 2b       	or	r25, r18
     3d0:	08 95       	ret

000003d2 <ADC_read_channel>:

uint16_t ADC_read_channel(uint8_t channel){
	switch(channel){
     3d2:	88 23       	and	r24, r24
     3d4:	19 f0       	breq	.+6      	; 0x3dc <ADC_read_channel+0xa>
     3d6:	81 30       	cpi	r24, 0x01	; 1
     3d8:	41 f0       	breq	.+16     	; 0x3ea <ADC_read_channel+0x18>
     3da:	0e c0       	rjmp	.+28     	; 0x3f8 <ADC_read_channel+0x26>
		case(0):
			clear_bit(ADMUX,MUX0); // Choose channel 0
     3dc:	ec e7       	ldi	r30, 0x7C	; 124
     3de:	f0 e0       	ldi	r31, 0x00	; 0
     3e0:	80 81       	ld	r24, Z
     3e2:	8e 7f       	andi	r24, 0xFE	; 254
     3e4:	80 83       	st	Z, r24
			return ADC_read();
     3e6:	e6 cf       	rjmp	.-52     	; 0x3b4 <ADC_read>
     3e8:	08 95       	ret
		case(1):
			set_bit(ADMUX,MUX0); // Choose channel 1
     3ea:	ec e7       	ldi	r30, 0x7C	; 124
     3ec:	f0 e0       	ldi	r31, 0x00	; 0
     3ee:	80 81       	ld	r24, Z
     3f0:	81 60       	ori	r24, 0x01	; 1
			return ADC_read();
     3f2:	80 83       	st	Z, r24
     3f4:	df cf       	rjmp	.-66     	; 0x3b4 <ADC_read>
     3f6:	08 95       	ret
		default:
			return 0;
     3f8:	80 e0       	ldi	r24, 0x00	; 0
     3fa:	90 e0       	ldi	r25, 0x00	; 0
	}
     3fc:	08 95       	ret

000003fe <DAC_init>:
 */ 

#include "DAC.h"

void DAC_init() {
	sei();
     3fe:	78 94       	sei
	TWI_Master_Initialise();
     400:	00 c5       	rjmp	.+2560   	; 0xe02 <TWI_Master_Initialise>
     402:	08 95       	ret

00000404 <DAC_send>:

}

void DAC_send(uint8_t data){
     404:	cf 93       	push	r28
     406:	df 93       	push	r29
     408:	00 d0       	rcall	.+0      	; 0x40a <DAC_send+0x6>
     40a:	cd b7       	in	r28, 0x3d	; 61
     40c:	de b7       	in	r29, 0x3e	; 62
	uint8_t address = 0b01010000;
	uint8_t command = 0b0;
	
	uint8_t message[3];
	message[0] = address;
     40e:	90 e5       	ldi	r25, 0x50	; 80
     410:	99 83       	std	Y+1, r25	; 0x01
	message[1] = command;
     412:	1a 82       	std	Y+2, r1	; 0x02
	message[2] = data;
     414:	8b 83       	std	Y+3, r24	; 0x03
	
	TWI_Start_Transceiver_With_Data(message, 3);
     416:	63 e0       	ldi	r22, 0x03	; 3
     418:	ce 01       	movw	r24, r28
     41a:	01 96       	adiw	r24, 0x01	; 1
     41c:	fc d4       	rcall	.+2552   	; 0xe16 <TWI_Start_Transceiver_With_Data>
     41e:	0f 90       	pop	r0
     420:	0f 90       	pop	r0
     422:	0f 90       	pop	r0
     424:	df 91       	pop	r29
     426:	cf 91       	pop	r28
     428:	08 95       	ret

0000042a <IR_init>:
static uint16_t IR1_low;
static uint8_t goal = 0;
static uint8_t last_goal_status = 0;

void IR_init(void){
	ADC_init();
     42a:	ab cf       	rjmp	.-170    	; 0x382 <ADC_init>
     42c:	08 95       	ret

0000042e <IR_MM>:
	IR1_low = 4*last_read[IR1]/5;
	printf("IR0_low: %d\t", IR0_low);
	printf("IR1_low: %d\n", IR1_low);
}

void IR_MM(void){
     42e:	0f 93       	push	r16
     430:	1f 93       	push	r17
     432:	cf 93       	push	r28
     434:	df 93       	push	r29
	
	total_read[IR0]-= readings[IR0][read_index];
     436:	80 91 29 03 	lds	r24, 0x0329	; 0x800329 <read_index>
     43a:	90 e0       	ldi	r25, 0x00	; 0
     43c:	c5 e2       	ldi	r28, 0x25	; 37
     43e:	d3 e0       	ldi	r29, 0x03	; 3
     440:	8c 01       	movw	r16, r24
     442:	00 0f       	add	r16, r16
     444:	11 1f       	adc	r17, r17
     446:	06 5d       	subi	r16, 0xD6	; 214
     448:	1c 4f       	sbci	r17, 0xFC	; 252
     44a:	28 81       	ld	r18, Y
     44c:	39 81       	ldd	r19, Y+1	; 0x01
     44e:	f8 01       	movw	r30, r16
     450:	40 81       	ld	r20, Z
     452:	51 81       	ldd	r21, Z+1	; 0x01
     454:	24 1b       	sub	r18, r20
     456:	35 0b       	sbc	r19, r21
     458:	39 83       	std	Y+1, r19	; 0x01
     45a:	28 83       	st	Y, r18
	total_read[IR1]-= readings[IR1][read_index];
     45c:	88 0f       	add	r24, r24
     45e:	99 1f       	adc	r25, r25
     460:	fc 01       	movw	r30, r24
     462:	ee 5c       	subi	r30, 0xCE	; 206
     464:	fc 4f       	sbci	r31, 0xFC	; 252
     466:	8a 81       	ldd	r24, Y+2	; 0x02
     468:	9b 81       	ldd	r25, Y+3	; 0x03
     46a:	20 81       	ld	r18, Z
     46c:	31 81       	ldd	r19, Z+1	; 0x01
     46e:	82 1b       	sub	r24, r18
     470:	93 0b       	sbc	r25, r19
     472:	9b 83       	std	Y+3, r25	; 0x03
     474:	8a 83       	std	Y+2, r24	; 0x02
	
	readings[IR0][read_index] = ADC_read_channel(IR0);
     476:	80 e0       	ldi	r24, 0x00	; 0
     478:	90 e0       	ldi	r25, 0x00	; 0
     47a:	ab df       	rcall	.-170    	; 0x3d2 <ADC_read_channel>
     47c:	f8 01       	movw	r30, r16
     47e:	91 83       	std	Z+1, r25	; 0x01
     480:	80 83       	st	Z, r24
	readings[IR1][read_index] = ADC_read_channel(IR1);
     482:	00 91 29 03 	lds	r16, 0x0329	; 0x800329 <read_index>
     486:	10 e0       	ldi	r17, 0x00	; 0
     488:	81 e0       	ldi	r24, 0x01	; 1
     48a:	90 e0       	ldi	r25, 0x00	; 0
     48c:	a2 df       	rcall	.-188    	; 0x3d2 <ADC_read_channel>
     48e:	00 0f       	add	r16, r16
     490:	11 1f       	adc	r17, r17
     492:	f8 01       	movw	r30, r16
     494:	ee 5c       	subi	r30, 0xCE	; 206
     496:	fc 4f       	sbci	r31, 0xFC	; 252
     498:	91 83       	std	Z+1, r25	; 0x01
     49a:	80 83       	st	Z, r24
	
	total_read[IR0] += readings[IR0][read_index];
     49c:	40 91 29 03 	lds	r20, 0x0329	; 0x800329 <read_index>
     4a0:	84 2f       	mov	r24, r20
     4a2:	90 e0       	ldi	r25, 0x00	; 0
     4a4:	fc 01       	movw	r30, r24
     4a6:	ee 0f       	add	r30, r30
     4a8:	ff 1f       	adc	r31, r31
     4aa:	e6 5d       	subi	r30, 0xD6	; 214
     4ac:	fc 4f       	sbci	r31, 0xFC	; 252
     4ae:	68 81       	ld	r22, Y
     4b0:	79 81       	ldd	r23, Y+1	; 0x01
     4b2:	20 81       	ld	r18, Z
     4b4:	31 81       	ldd	r19, Z+1	; 0x01
     4b6:	26 0f       	add	r18, r22
     4b8:	37 1f       	adc	r19, r23
     4ba:	39 83       	std	Y+1, r19	; 0x01
     4bc:	28 83       	st	Y, r18
	total_read[IR1] += readings[IR1][read_index];
     4be:	88 0f       	add	r24, r24
     4c0:	99 1f       	adc	r25, r25
     4c2:	fc 01       	movw	r30, r24
     4c4:	ee 5c       	subi	r30, 0xCE	; 206
     4c6:	fc 4f       	sbci	r31, 0xFC	; 252
     4c8:	6a 81       	ldd	r22, Y+2	; 0x02
     4ca:	7b 81       	ldd	r23, Y+3	; 0x03
     4cc:	80 81       	ld	r24, Z
     4ce:	91 81       	ldd	r25, Z+1	; 0x01
     4d0:	86 0f       	add	r24, r22
     4d2:	97 1f       	adc	r25, r23
     4d4:	9b 83       	std	Y+3, r25	; 0x03
     4d6:	8a 83       	std	Y+2, r24	; 0x02
	
	read_index++;
     4d8:	4f 5f       	subi	r20, 0xFF	; 255
	if(read_index >= num_reads){
     4da:	44 30       	cpi	r20, 0x04	; 4
     4dc:	18 f4       	brcc	.+6      	; 0x4e4 <IR_MM+0xb6>
	readings[IR1][read_index] = ADC_read_channel(IR1);
	
	total_read[IR0] += readings[IR0][read_index];
	total_read[IR1] += readings[IR1][read_index];
	
	read_index++;
     4de:	40 93 29 03 	sts	0x0329, r20	; 0x800329 <read_index>
     4e2:	02 c0       	rjmp	.+4      	; 0x4e8 <IR_MM+0xba>
	if(read_index >= num_reads){
		read_index = 0;
     4e4:	10 92 29 03 	sts	0x0329, r1	; 0x800329 <read_index>
	}

	printf("IR0: %d \t" ,total_read[IR0]);
     4e8:	3f 93       	push	r19
     4ea:	2f 93       	push	r18
     4ec:	8c e3       	ldi	r24, 0x3C	; 60
     4ee:	92 e0       	ldi	r25, 0x02	; 2
     4f0:	9f 93       	push	r25
     4f2:	8f 93       	push	r24
     4f4:	d8 d7       	rcall	.+4016   	; 0x14a6 <printf>
	printf("IR1: %d \t" ,total_read[IR1]);
     4f6:	e5 e2       	ldi	r30, 0x25	; 37
     4f8:	f3 e0       	ldi	r31, 0x03	; 3
     4fa:	83 81       	ldd	r24, Z+3	; 0x03
     4fc:	8f 93       	push	r24
     4fe:	82 81       	ldd	r24, Z+2	; 0x02
     500:	8f 93       	push	r24
     502:	86 e4       	ldi	r24, 0x46	; 70
     504:	92 e0       	ldi	r25, 0x02	; 2
     506:	9f 93       	push	r25
     508:	8f 93       	push	r24
     50a:	cd d7       	rcall	.+3994   	; 0x14a6 <printf>
	printf("IR0_low: %d\t", IR0_low);
     50c:	80 91 24 03 	lds	r24, 0x0324	; 0x800324 <IR0_low+0x1>
     510:	8f 93       	push	r24
     512:	80 91 23 03 	lds	r24, 0x0323	; 0x800323 <IR0_low>
     516:	8f 93       	push	r24
     518:	80 e5       	ldi	r24, 0x50	; 80
     51a:	92 e0       	ldi	r25, 0x02	; 2
     51c:	9f 93       	push	r25
     51e:	8f 93       	push	r24
     520:	c2 d7       	rcall	.+3972   	; 0x14a6 <printf>
	printf("IR1_low: %d\n", IR1_low);
     522:	80 91 22 03 	lds	r24, 0x0322	; 0x800322 <IR1_low+0x1>
     526:	8f 93       	push	r24
     528:	80 91 21 03 	lds	r24, 0x0321	; 0x800321 <IR1_low>
     52c:	8f 93       	push	r24
     52e:	8d e5       	ldi	r24, 0x5D	; 93
     530:	92 e0       	ldi	r25, 0x02	; 2
     532:	9f 93       	push	r25
     534:	8f 93       	push	r24
     536:	b7 d7       	rcall	.+3950   	; 0x14a6 <printf>
	
}
     538:	8d b7       	in	r24, 0x3d	; 61
     53a:	9e b7       	in	r25, 0x3e	; 62
     53c:	40 96       	adiw	r24, 0x10	; 16
     53e:	0f b6       	in	r0, 0x3f	; 63
     540:	f8 94       	cli
     542:	9e bf       	out	0x3e, r25	; 62
     544:	0f be       	out	0x3f, r0	; 63
     546:	8d bf       	out	0x3d, r24	; 61
     548:	df 91       	pop	r29
     54a:	cf 91       	pop	r28
     54c:	1f 91       	pop	r17
     54e:	0f 91       	pop	r16
     550:	08 95       	ret

00000552 <IR_calibrate>:

void IR_init(void){
	ADC_init();
}

void IR_calibrate(void){
     552:	0f 93       	push	r16
     554:	1f 93       	push	r17
     556:	cf 93       	push	r28
     558:	df 93       	push	r29
     55a:	ce e1       	ldi	r28, 0x1E	; 30
	for(uint8_t i = 0; i <30; i++){
		IR_MM();
     55c:	68 df       	rcall	.-304    	; 0x42e <IR_MM>
     55e:	c1 50       	subi	r28, 0x01	; 1
void IR_init(void){
	ADC_init();
}

void IR_calibrate(void){
	for(uint8_t i = 0; i <30; i++){
     560:	e9 f7       	brne	.-6      	; 0x55c <IR_calibrate+0xa>
	}
	uint16_t last_read[2] = {0};
	int diff;
	do 
	{	
		last_read[IR0] = total_read[IR0];
     562:	e5 e2       	ldi	r30, 0x25	; 37
     564:	f3 e0       	ldi	r31, 0x03	; 3
     566:	c0 81       	ld	r28, Z
     568:	d1 81       	ldd	r29, Z+1	; 0x01
		last_read[IR1] = total_read[IR1];
     56a:	02 81       	ldd	r16, Z+2	; 0x02
		IR_MM();
     56c:	13 81       	ldd	r17, Z+3	; 0x03
     56e:	5f df       	rcall	.-322    	; 0x42e <IR_MM>
		diff = last_read-total_read[IR1];
	} while (!(diff < 10 || diff > -10));
	IR0_low = last_read[IR0]/2;
     570:	ae 01       	movw	r20, r28
     572:	56 95       	lsr	r21
     574:	47 95       	ror	r20
     576:	50 93 24 03 	sts	0x0324, r21	; 0x800324 <IR0_low+0x1>
     57a:	40 93 23 03 	sts	0x0323, r20	; 0x800323 <IR0_low>
	IR1_low = 4*last_read[IR1]/5;
     57e:	98 01       	movw	r18, r16
     580:	22 0f       	add	r18, r18
     582:	33 1f       	adc	r19, r19
     584:	22 0f       	add	r18, r18
     586:	33 1f       	adc	r19, r19
     588:	ad ec       	ldi	r26, 0xCD	; 205
     58a:	bc ec       	ldi	r27, 0xCC	; 204
     58c:	33 d7       	rcall	.+3686   	; 0x13f4 <__umulhisi3>
     58e:	96 95       	lsr	r25
     590:	87 95       	ror	r24
     592:	96 95       	lsr	r25
     594:	87 95       	ror	r24
     596:	90 93 22 03 	sts	0x0322, r25	; 0x800322 <IR1_low+0x1>
     59a:	80 93 21 03 	sts	0x0321, r24	; 0x800321 <IR1_low>
	printf("IR0_low: %d\t", IR0_low);
     59e:	5f 93       	push	r21
     5a0:	4f 93       	push	r20
     5a2:	80 e5       	ldi	r24, 0x50	; 80
     5a4:	92 e0       	ldi	r25, 0x02	; 2
     5a6:	9f 93       	push	r25
     5a8:	8f 93       	push	r24
     5aa:	7d d7       	rcall	.+3834   	; 0x14a6 <printf>
	printf("IR1_low: %d\n", IR1_low);
     5ac:	80 91 22 03 	lds	r24, 0x0322	; 0x800322 <IR1_low+0x1>
     5b0:	8f 93       	push	r24
     5b2:	80 91 21 03 	lds	r24, 0x0321	; 0x800321 <IR1_low>
     5b6:	8f 93       	push	r24
     5b8:	8d e5       	ldi	r24, 0x5D	; 93
     5ba:	92 e0       	ldi	r25, 0x02	; 2
     5bc:	9f 93       	push	r25
     5be:	8f 93       	push	r24
     5c0:	72 d7       	rcall	.+3812   	; 0x14a6 <printf>
}
     5c2:	8d b7       	in	r24, 0x3d	; 61
     5c4:	9e b7       	in	r25, 0x3e	; 62
     5c6:	08 96       	adiw	r24, 0x08	; 8
     5c8:	0f b6       	in	r0, 0x3f	; 63
     5ca:	f8 94       	cli
     5cc:	9e bf       	out	0x3e, r25	; 62
     5ce:	0f be       	out	0x3f, r0	; 63
     5d0:	8d bf       	out	0x3d, r24	; 61
     5d2:	df 91       	pop	r29
     5d4:	cf 91       	pop	r28
     5d6:	1f 91       	pop	r17
     5d8:	0f 91       	pop	r16
     5da:	08 95       	ret

000005dc <is_goal>:
	printf("IR1_low: %d\n", IR1_low);
	
}

uint8_t is_goal(void){
	IR_MM();
     5dc:	28 df       	rcall	.-432    	; 0x42e <IR_MM>

	if(total_read[IR1] < IR1_low && !last_goal_status){
     5de:	20 91 27 03 	lds	r18, 0x0327	; 0x800327 <total_read+0x2>
     5e2:	30 91 28 03 	lds	r19, 0x0328	; 0x800328 <total_read+0x3>
     5e6:	80 91 21 03 	lds	r24, 0x0321	; 0x800321 <IR1_low>
     5ea:	90 91 22 03 	lds	r25, 0x0322	; 0x800322 <IR1_low+0x1>
     5ee:	28 17       	cp	r18, r24
     5f0:	39 07       	cpc	r19, r25
     5f2:	68 f4       	brcc	.+26     	; 0x60e <is_goal+0x32>
     5f4:	80 91 1f 03 	lds	r24, 0x031F	; 0x80031f <last_goal_status>
     5f8:	81 11       	cpse	r24, r1
     5fa:	0b c0       	rjmp	.+22     	; 0x612 <is_goal+0x36>
		last_goal_status = 1;
     5fc:	81 e0       	ldi	r24, 0x01	; 1
     5fe:	80 93 1f 03 	sts	0x031F, r24	; 0x80031f <last_goal_status>
		goal++;
     602:	80 91 20 03 	lds	r24, 0x0320	; 0x800320 <goal>
     606:	8f 5f       	subi	r24, 0xFF	; 255
     608:	80 93 20 03 	sts	0x0320, r24	; 0x800320 <goal>
     60c:	02 c0       	rjmp	.+4      	; 0x612 <is_goal+0x36>
	}else if(!(total_read[IR1] < IR1_low)){
		last_goal_status = 0;
     60e:	10 92 1f 03 	sts	0x031F, r1	; 0x80031f <last_goal_status>
	}
	if(goal > 1){
     612:	80 91 20 03 	lds	r24, 0x0320	; 0x800320 <goal>
     616:	82 30       	cpi	r24, 0x02	; 2
     618:	20 f0       	brcs	.+8      	; 0x622 <is_goal+0x46>
		goal = 0;
     61a:	10 92 20 03 	sts	0x0320, r1	; 0x800320 <goal>
		return 1;
     61e:	81 e0       	ldi	r24, 0x01	; 1
     620:	08 95       	ret
	}
	return 0;
     622:	80 e0       	ldi	r24, 0x00	; 0
}
     624:	08 95       	ret

00000626 <is_game_over>:
uint8_t is_game_over(void){
     626:	81 e0       	ldi	r24, 0x01	; 1
     628:	40 91 25 03 	lds	r20, 0x0325	; 0x800325 <total_read>
     62c:	50 91 26 03 	lds	r21, 0x0326	; 0x800326 <total_read+0x1>
     630:	20 91 23 03 	lds	r18, 0x0323	; 0x800323 <IR0_low>
     634:	30 91 24 03 	lds	r19, 0x0324	; 0x800324 <IR0_low+0x1>
     638:	42 17       	cp	r20, r18
     63a:	53 07       	cpc	r21, r19
     63c:	08 f0       	brcs	.+2      	; 0x640 <is_game_over+0x1a>
     63e:	80 e0       	ldi	r24, 0x00	; 0
	if(total_read[IR0] < IR0_low){
		return 1; //game over
	}
	return 0; //game not over
}
     640:	08 95       	ret

00000642 <main>:
#include "Motor.h"
#include "solenoid.h"
#include "PID.h"
#include "Pong.h"

int main(void){	
     642:	cf 93       	push	r28
     644:	df 93       	push	r29
     646:	cd b7       	in	r28, 0x3d	; 61
     648:	de b7       	in	r29, 0x3e	; 62
     64a:	2b 97       	sbiw	r28, 0x0b	; 11
     64c:	0f b6       	in	r0, 0x3f	; 63
     64e:	f8 94       	cli
     650:	de bf       	out	0x3e, r29	; 62
     652:	0f be       	out	0x3f, r0	; 63
     654:	cd bf       	out	0x3d, r28	; 61
	USART_Init();
     656:	9a d4       	rcall	.+2356   	; 0xf8c <USART_Init>
	//printf("hei\n");
	DAC_init();
     658:	d2 de       	rcall	.-604    	; 0x3fe <DAC_init>
	motor_init();
     65a:	cb d0       	rcall	.+406    	; 0x7f2 <motor_init>
	PID_init();
     65c:	65 d2       	rcall	.+1226   	; 0xb28 <PID_init>
     65e:	80 e0       	ldi	r24, 0x00	; 0
    CAN_init(MODE_NORMAL);
     660:	b3 dd       	rcall	.-1178   	; 0x1c8 <CAN_init>
     662:	60 e0       	ldi	r22, 0x00	; 0
	servo_init(F_CPU);
     664:	74 e2       	ldi	r23, 0x24	; 36
     666:	84 ef       	ldi	r24, 0xF4	; 244
     668:	90 e0       	ldi	r25, 0x00	; 0
     66a:	58 d3       	rcall	.+1712   	; 0xd1c <servo_init>
	IR_init();
     66c:	de de       	rcall	.-580    	; 0x42a <IR_init>
     66e:	ab d3       	rcall	.+1878   	; 0xdc6 <solenoid_init>
	solenoid_init();
     670:	ce 01       	movw	r24, r28
     672:	01 96       	adiw	r24, 0x01	; 1
	CAN_message msg;
	while(1){	
		
		if(CAN_receive(&msg)){
     674:	e3 dd       	rcall	.-1082   	; 0x23c <CAN_receive>
     676:	88 23       	and	r24, r24
     678:	d9 f3       	breq	.-10     	; 0x670 <main+0x2e>
     67a:	89 81       	ldd	r24, Y+1	; 0x01
     67c:	9a 81       	ldd	r25, Y+2	; 0x02
			//CAN_print(&msg);
			if (msg.id==PONG_START){
     67e:	89 2b       	or	r24, r25
     680:	b9 f7       	brne	.-18     	; 0x670 <main+0x2e>
     682:	8c 81       	ldd	r24, Y+4	; 0x04
     684:	d9 d2       	rcall	.+1458   	; 0xc38 <pong_play>
				pong_play(msg.data[0]);
     686:	f4 cf       	rjmp	.-24     	; 0x670 <main+0x2e>

00000688 <mcp2515_read>:
     688:	cf 93       	push	r28
     68a:	c8 2f       	mov	r28, r24
     68c:	2f 98       	cbi	0x05, 7	; 5
	PORTB &= ~(1<<PB7); //SelectCAN-controller Chip select
	SPI_Send(MCP_READ_STATUS);
	status = SPI_Read();
	PORTB |= (1<<PB7); //Deselect CAN - controller
	return status;
}
     68e:	83 e0       	ldi	r24, 0x03	; 3
     690:	b3 d3       	rcall	.+1894   	; 0xdf8 <SPI_Send>
     692:	8c 2f       	mov	r24, r28
     694:	b1 d3       	rcall	.+1890   	; 0xdf8 <SPI_Send>
     696:	a9 d3       	rcall	.+1874   	; 0xdea <SPI_Read>
     698:	2f 9a       	sbi	0x05, 7	; 5
     69a:	cf 91       	pop	r28
     69c:	08 95       	ret

0000069e <mcp2515_write>:
     69e:	cf 93       	push	r28
     6a0:	df 93       	push	r29
     6a2:	d8 2f       	mov	r29, r24
     6a4:	c6 2f       	mov	r28, r22
     6a6:	2f 98       	cbi	0x05, 7	; 5
     6a8:	82 e0       	ldi	r24, 0x02	; 2
     6aa:	a6 d3       	rcall	.+1868   	; 0xdf8 <SPI_Send>
     6ac:	8d 2f       	mov	r24, r29
     6ae:	a4 d3       	rcall	.+1864   	; 0xdf8 <SPI_Send>
     6b0:	8c 2f       	mov	r24, r28
     6b2:	a2 d3       	rcall	.+1860   	; 0xdf8 <SPI_Send>
     6b4:	2f 9a       	sbi	0x05, 7	; 5
     6b6:	df 91       	pop	r29
     6b8:	cf 91       	pop	r28
     6ba:	08 95       	ret

000006bc <mcp2515_set_mode>:
     6bc:	68 2f       	mov	r22, r24
     6be:	8f e0       	ldi	r24, 0x0F	; 15
     6c0:	ee cf       	rjmp	.-36     	; 0x69e <mcp2515_write>
     6c2:	08 95       	ret

000006c4 <mcp2515_request_to_send>:
     6c4:	2f 98       	cbi	0x05, 7	; 5
     6c6:	98 d3       	rcall	.+1840   	; 0xdf8 <SPI_Send>
     6c8:	2f 9a       	sbi	0x05, 7	; 5
     6ca:	08 95       	ret

000006cc <mcp2515_bit_modify>:

void mcp2515_bit_modify(uint8_t regist, uint8_t mask, uint8_t cData){
     6cc:	1f 93       	push	r17
     6ce:	cf 93       	push	r28
     6d0:	df 93       	push	r29
     6d2:	18 2f       	mov	r17, r24
     6d4:	d6 2f       	mov	r29, r22
     6d6:	c4 2f       	mov	r28, r20
	PORTB &= ~(1<<PB7); //SelectCAN-controller Chip select
     6d8:	2f 98       	cbi	0x05, 7	; 5
	SPI_Send(MCP_BITMOD);
     6da:	85 e0       	ldi	r24, 0x05	; 5
     6dc:	8d d3       	rcall	.+1818   	; 0xdf8 <SPI_Send>
	SPI_Send(regist);
     6de:	81 2f       	mov	r24, r17
     6e0:	8b d3       	rcall	.+1814   	; 0xdf8 <SPI_Send>
	SPI_Send(mask);
     6e2:	8d 2f       	mov	r24, r29
     6e4:	89 d3       	rcall	.+1810   	; 0xdf8 <SPI_Send>
	SPI_Send(cData);
     6e6:	8c 2f       	mov	r24, r28
     6e8:	87 d3       	rcall	.+1806   	; 0xdf8 <SPI_Send>
     6ea:	2f 9a       	sbi	0x05, 7	; 5
	PORTB |= (1<<PB7); //Deselect CAN - controller
     6ec:	df 91       	pop	r29
	
}
     6ee:	cf 91       	pop	r28
     6f0:	1f 91       	pop	r17
     6f2:	08 95       	ret

000006f4 <mcp2515_reset>:
     6f4:	2f 98       	cbi	0x05, 7	; 5
}

void mcp2515_reset(){
	PORTB &= ~(1<<PB7); //SelectCAN-controller Chip select
	
	SPI_Send(MCP_RESET);
     6f6:	80 ec       	ldi	r24, 0xC0	; 192
     6f8:	7f d3       	rcall	.+1790   	; 0xdf8 <SPI_Send>
	
	mcp2515_bit_modify(MCP_CANCTRL, 0x80,0x80);
     6fa:	40 e8       	ldi	r20, 0x80	; 128
     6fc:	60 e8       	ldi	r22, 0x80	; 128
     6fe:	8f e0       	ldi	r24, 0x0F	; 15
     700:	e5 df       	rcall	.-54     	; 0x6cc <mcp2515_bit_modify>
	
	PORTB |= (1<<PB7); //Deselect CAN - controller
     702:	2f 9a       	sbi	0x05, 7	; 5
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     704:	85 e3       	ldi	r24, 0x35	; 53
     706:	8a 95       	dec	r24
     708:	f1 f7       	brne	.-4      	; 0x706 <mcp2515_reset+0x12>
     70a:	00 00       	nop
     70c:	08 95       	ret

0000070e <mcp2515_init>:
	SPI_Send(cData);
	PORTB |= (1<<PB7); //Deselect CAN - controller
	
}

uint8_t mcp2515_init(uint8_t mode){
     70e:	cf 93       	push	r28
     710:	c8 2f       	mov	r28, r24
	uint8_t theValue;
	SPI_MasterInit(); //Initialize SPI
     712:	62 d3       	rcall	.+1732   	; 0xdd8 <SPI_MasterInit>
	mcp2515_reset(); // Send reset-command
     714:	ef df       	rcall	.-34     	; 0x6f4 <mcp2515_reset>
	//Self-test
	
	theValue = mcp2515_read(MCP_CANSTAT);
     716:	8e e0       	ldi	r24, 0x0E	; 14
     718:	b7 df       	rcall	.-146    	; 0x688 <mcp2515_read>
     71a:	80 7e       	andi	r24, 0xE0	; 224
	if((theValue& MODE_MASK)  != MODE_CONFIG) {
     71c:	80 38       	cpi	r24, 0x80	; 128
     71e:	39 f5       	brne	.+78     	; 0x76e <mcp2515_init+0x60>
		return 1;
	}
	else{
		//printf("MCP2515 is  in configuration mode after reset! canstat: 0x%02x\n", theValue);
	}
	mcp2515_set_mode(mode);
     720:	8c 2f       	mov	r24, r28
     722:	cc df       	rcall	.-104    	; 0x6bc <mcp2515_set_mode>
	theValue = mcp2515_read(MCP_CANSTAT);
     724:	8e e0       	ldi	r24, 0x0E	; 14
     726:	b0 df       	rcall	.-160    	; 0x688 <mcp2515_read>
     728:	98 2f       	mov	r25, r24
	int mode_bits = (theValue & MODE_MASK);
     72a:	90 7e       	andi	r25, 0xE0	; 224
     72c:	49 2f       	mov	r20, r25
     72e:	50 e0       	ldi	r21, 0x00	; 0
     730:	2c 2f       	mov	r18, r28
	if(mode_bits != mode){
     732:	30 e0       	ldi	r19, 0x00	; 0
     734:	42 17       	cp	r20, r18
     736:	53 07       	cpc	r21, r19
     738:	69 f0       	breq	.+26     	; 0x754 <mcp2515_init+0x46>
     73a:	1f 92       	push	r1
		printf("MCP2515 is NOT in correct mode after reset! Its config bits are %x\n", mode_bits);
     73c:	9f 93       	push	r25
     73e:	8a e6       	ldi	r24, 0x6A	; 106
     740:	92 e0       	ldi	r25, 0x02	; 2
     742:	9f 93       	push	r25
     744:	8f 93       	push	r24
     746:	af d6       	rcall	.+3422   	; 0x14a6 <printf>
     748:	0f 90       	pop	r0
		return 1;
     74a:	0f 90       	pop	r0
     74c:	0f 90       	pop	r0
     74e:	0f 90       	pop	r0
     750:	81 e0       	ldi	r24, 0x01	; 1
     752:	0e c0       	rjmp	.+28     	; 0x770 <mcp2515_init+0x62>
     754:	1f 92       	push	r1
	}
	printf("MCP2515 is  in loopback mode after reset! canstat: 0x%02x\n", theValue);
     756:	8f 93       	push	r24
     758:	8e ea       	ldi	r24, 0xAE	; 174
     75a:	92 e0       	ldi	r25, 0x02	; 2
     75c:	9f 93       	push	r25
     75e:	8f 93       	push	r24
     760:	a2 d6       	rcall	.+3396   	; 0x14a6 <printf>
     762:	0f 90       	pop	r0
	return 0;
     764:	0f 90       	pop	r0
     766:	0f 90       	pop	r0
     768:	0f 90       	pop	r0
     76a:	80 e0       	ldi	r24, 0x00	; 0
     76c:	01 c0       	rjmp	.+2      	; 0x770 <mcp2515_init+0x62>
     76e:	81 e0       	ldi	r24, 0x01	; 1
	//Self-test
	
	theValue = mcp2515_read(MCP_CANSTAT);
	if((theValue& MODE_MASK)  != MODE_CONFIG) {
		//printf("MCP2515 is NOT in configuration mode after reset! canstat: 0x%02x\n", theValue);
		return 1;
     770:	cf 91       	pop	r28
		printf("MCP2515 is NOT in correct mode after reset! Its config bits are %x\n", mode_bits);
		return 1;
	}
	printf("MCP2515 is  in loopback mode after reset! canstat: 0x%02x\n", theValue);
	return 0;
}
     772:	08 95       	ret

00000774 <motor_set_direction>:
}


void motor_set_direction(motor_direction_t direction){
	//printf("Y value: %d \n", direction);
	switch (direction > 121){
     774:	91 e0       	ldi	r25, 0x01	; 1
     776:	8a 37       	cpi	r24, 0x7A	; 122
     778:	08 f4       	brcc	.+2      	; 0x77c <motor_set_direction+0x8>
     77a:	90 e0       	ldi	r25, 0x00	; 0
     77c:	99 23       	and	r25, r25
     77e:	19 f0       	breq	.+6      	; 0x786 <motor_set_direction+0x12>
     780:	91 30       	cpi	r25, 0x01	; 1
     782:	39 f0       	breq	.+14     	; 0x792 <motor_set_direction+0x1e>
     784:	08 95       	ret
		case(LEFT):
			clear_bit(PORTH, PH1);
     786:	e2 e0       	ldi	r30, 0x02	; 2
     788:	f1 e0       	ldi	r31, 0x01	; 1
     78a:	80 81       	ld	r24, Z
     78c:	8d 7f       	andi	r24, 0xFD	; 253
     78e:	80 83       	st	Z, r24
			break;
     790:	08 95       	ret
		case(RIGHT):
			set_bit(PORTH, PH1);
     792:	e2 e0       	ldi	r30, 0x02	; 2
     794:	f1 e0       	ldi	r31, 0x01	; 1
     796:	80 81       	ld	r24, Z
     798:	82 60       	ori	r24, 0x02	; 2
     79a:	80 83       	st	Z, r24
     79c:	08 95       	ret

0000079e <motor_set_speed>:
			break;
	}
}

void motor_set_speed(uint8_t speed){
     79e:	cf 93       	push	r28
     7a0:	c8 2f       	mov	r28, r24
	motor_set_direction(speed);
     7a2:	e8 df       	rcall	.-48     	; 0x774 <motor_set_direction>
	switch (speed > 126){
     7a4:	81 e0       	ldi	r24, 0x01	; 1
     7a6:	cf 37       	cpi	r28, 0x7F	; 127
     7a8:	08 f4       	brcc	.+2      	; 0x7ac <motor_set_speed+0xe>
     7aa:	80 e0       	ldi	r24, 0x00	; 0
     7ac:	88 23       	and	r24, r24
     7ae:	19 f0       	breq	.+6      	; 0x7b6 <motor_set_speed+0x18>
     7b0:	81 30       	cpi	r24, 0x01	; 1
     7b2:	29 f0       	breq	.+10     	; 0x7be <motor_set_speed+0x20>
     7b4:	08 c0       	rjmp	.+16     	; 0x7c6 <motor_set_speed+0x28>
		case(LEFT):
			DAC_send(126-speed);
     7b6:	8e e7       	ldi	r24, 0x7E	; 126
     7b8:	8c 1b       	sub	r24, r28
     7ba:	24 de       	rcall	.-952    	; 0x404 <DAC_send>
			break;
     7bc:	07 c0       	rjmp	.+14     	; 0x7cc <motor_set_speed+0x2e>
		case(RIGHT):
			DAC_send(speed-127);
     7be:	81 e8       	ldi	r24, 0x81	; 129
     7c0:	8c 0f       	add	r24, r28
     7c2:	20 de       	rcall	.-960    	; 0x404 <DAC_send>
			break;
		default:
			DAC_send(speed-127);
     7c4:	03 c0       	rjmp	.+6      	; 0x7cc <motor_set_speed+0x2e>
     7c6:	81 e8       	ldi	r24, 0x81	; 129
     7c8:	8c 0f       	add	r24, r28
     7ca:	1c de       	rcall	.-968    	; 0x404 <DAC_send>
			break;
	}
}
     7cc:	cf 91       	pop	r28
     7ce:	08 95       	ret

000007d0 <motor_set_speed_2>:

void motor_set_speed_2(uint8_t speed){
		DAC_send(speed);
     7d0:	19 ce       	rjmp	.-974    	; 0x404 <DAC_send>
     7d2:	08 95       	ret

000007d4 <motor_reset_encoder>:
}

void motor_reset_encoder() {
	clear_bit(PORTH, PH6);
     7d4:	e2 e0       	ldi	r30, 0x02	; 2
     7d6:	f1 e0       	ldi	r31, 0x01	; 1
     7d8:	80 81       	ld	r24, Z
     7da:	8f 7b       	andi	r24, 0xBF	; 191
     7dc:	80 83       	st	Z, r24
     7de:	8f e1       	ldi	r24, 0x1F	; 31
     7e0:	93 e0       	ldi	r25, 0x03	; 3
     7e2:	01 97       	sbiw	r24, 0x01	; 1
     7e4:	f1 f7       	brne	.-4      	; 0x7e2 <motor_reset_encoder+0xe>
     7e6:	00 c0       	rjmp	.+0      	; 0x7e8 <motor_reset_encoder+0x14>
     7e8:	00 00       	nop
	_delay_us(200);
	set_bit(PORTH, PH6);
     7ea:	80 81       	ld	r24, Z
     7ec:	80 64       	ori	r24, 0x40	; 64
     7ee:	80 83       	st	Z, r24
     7f0:	08 95       	ret

000007f2 <motor_init>:
#include "CAN.h"

void motor_init(){
	
	// Enable motor
	set_bit(DDRH, PH4);
     7f2:	e1 e0       	ldi	r30, 0x01	; 1
     7f4:	f1 e0       	ldi	r31, 0x01	; 1
     7f6:	80 81       	ld	r24, Z
     7f8:	80 61       	ori	r24, 0x10	; 16
     7fa:	80 83       	st	Z, r24
	set_bit(PORTH, PH4);
     7fc:	a2 e0       	ldi	r26, 0x02	; 2
     7fe:	b1 e0       	ldi	r27, 0x01	; 1
     800:	8c 91       	ld	r24, X
     802:	80 61       	ori	r24, 0x10	; 16
     804:	8c 93       	st	X, r24
	
	// Set direction pin to output
	set_bit(DDRH, PH1);
     806:	80 81       	ld	r24, Z
     808:	82 60       	ori	r24, 0x02	; 2
     80a:	80 83       	st	Z, r24
	
	//--------------------Set encoder pins to output and input mode----------------------
	
	// Output Enable pin (active low): !OE
	set_bit(DDRB, PB5);
     80c:	25 9a       	sbi	0x04, 5	; 4
	
	//Selection pin: SEL
	set_bit(DDRH, PH3);
     80e:	80 81       	ld	r24, Z
     810:	88 60       	ori	r24, 0x08	; 8
     812:	80 83       	st	Z, r24
	
	// Set Reset pin: RST
	set_bit(DDRH, PH6);
     814:	80 81       	ld	r24, Z
     816:	80 64       	ori	r24, 0x40	; 64
     818:	80 83       	st	Z, r24
	// Reset encoder
	motor_reset_encoder();
     81a:	dc df       	rcall	.-72     	; 0x7d4 <motor_reset_encoder>
	
	// Set data bits to input:
	clear_bit(DDRK, PK0);
     81c:	e7 e0       	ldi	r30, 0x07	; 7
     81e:	f1 e0       	ldi	r31, 0x01	; 1
     820:	80 81       	ld	r24, Z
     822:	8e 7f       	andi	r24, 0xFE	; 254
     824:	80 83       	st	Z, r24
	clear_bit(DDRK, PK1);
     826:	80 81       	ld	r24, Z
     828:	8d 7f       	andi	r24, 0xFD	; 253
     82a:	80 83       	st	Z, r24
	clear_bit(DDRK, PK2);
     82c:	80 81       	ld	r24, Z
     82e:	8b 7f       	andi	r24, 0xFB	; 251
     830:	80 83       	st	Z, r24
	clear_bit(DDRK, PK3);
     832:	80 81       	ld	r24, Z
     834:	87 7f       	andi	r24, 0xF7	; 247
     836:	80 83       	st	Z, r24
	clear_bit(DDRK, PK4);
     838:	80 81       	ld	r24, Z
     83a:	8f 7e       	andi	r24, 0xEF	; 239
     83c:	80 83       	st	Z, r24
	clear_bit(DDRK, PK5);
     83e:	80 81       	ld	r24, Z
     840:	8f 7d       	andi	r24, 0xDF	; 223
     842:	80 83       	st	Z, r24
	clear_bit(DDRK, PK6);
     844:	80 81       	ld	r24, Z
     846:	8f 7b       	andi	r24, 0xBF	; 191
     848:	80 83       	st	Z, r24
	clear_bit(DDRK, PK7);
     84a:	80 81       	ld	r24, Z
     84c:	8f 77       	andi	r24, 0x7F	; 127
     84e:	80 83       	st	Z, r24
     850:	08 95       	ret

00000852 <motor_read_rotation>:
	clear_bit(PORTH, PH6);
	_delay_us(200);
	set_bit(PORTH, PH6);
}

int16_t motor_read_rotation(uint8_t reset_flag){
     852:	cf 93       	push	r28
     854:	df 93       	push	r29
	 |	    clear/set SEL opposite of datasheet        |
	 |  We don't know why, perhaps faulty motor box?   |
	 *-------------------------------------------------*/
	
	//Set !OE low to enable output of encoder jumps PH5
	clear_bit(PORTB, PB5);
     856:	2d 98       	cbi	0x05, 5	; 5
	
	//Set SEL high to get low byte
	set_bit(PORTH, PH3);
     858:	e2 e0       	ldi	r30, 0x02	; 2
     85a:	f1 e0       	ldi	r31, 0x01	; 1
     85c:	90 81       	ld	r25, Z
     85e:	98 60       	ori	r25, 0x08	; 8
     860:	90 83       	st	Z, r25
     862:	af ee       	ldi	r26, 0xEF	; 239
     864:	b0 e0       	ldi	r27, 0x00	; 0
     866:	11 97       	sbiw	r26, 0x01	; 1
     868:	f1 f7       	brne	.-4      	; 0x866 <motor_read_rotation+0x14>
     86a:	00 c0       	rjmp	.+0      	; 0x86c <motor_read_rotation+0x1a>
     86c:	00 00       	nop
	
	//Wait about 20 microseconds
	_delay_us(60);
	
	//Read LSB
	uint8_t low = PINK;
     86e:	a6 e0       	ldi	r26, 0x06	; 6
     870:	b1 e0       	ldi	r27, 0x01	; 1
     872:	cc 91       	ld	r28, X
	//printf("Low: %d\n", low);
	
	//Set SEL low to get high byte
	clear_bit(PORTH, PH3);
     874:	90 81       	ld	r25, Z
     876:	97 7f       	andi	r25, 0xF7	; 247
     878:	90 83       	st	Z, r25
     87a:	ef ee       	ldi	r30, 0xEF	; 239
     87c:	f0 e0       	ldi	r31, 0x00	; 0
     87e:	31 97       	sbiw	r30, 0x01	; 1
     880:	f1 f7       	brne	.-4      	; 0x87e <motor_read_rotation+0x2c>
     882:	00 c0       	rjmp	.+0      	; 0x884 <motor_read_rotation+0x32>
     884:	00 00       	nop
	
	//Wait about 20 microseconds
	_delay_us(60);
	
	//Read MSB
	uint8_t high = PINK;
     886:	dc 91       	ld	r29, X
	//printf("High: %d\n", high);
	if (reset_flag) {
     888:	81 11       	cpse	r24, r1
 		//Toggle !RST to reset encoder
		motor_reset_encoder();
     88a:	a4 df       	rcall	.-184    	; 0x7d4 <motor_reset_encoder>
	}
	//Set !OE high to disable output of encoder
	set_bit(PORTB, PB5);
     88c:	2d 9a       	sbi	0x05, 5	; 5
	
	int16_t rot = (int16_t) ( (high << 8) | low);
	
	return rot;
     88e:	8c 2f       	mov	r24, r28
     890:	90 e0       	ldi	r25, 0x00	; 0
}
     892:	9d 2b       	or	r25, r29
     894:	df 91       	pop	r29
     896:	cf 91       	pop	r28
     898:	08 95       	ret

0000089a <__vector_15>:
#include "utilities.h"

#include "PID.h"
#include "motor.h"

ISR(TIMER2_OVF_vect){
     89a:	1f 92       	push	r1
     89c:	0f 92       	push	r0
     89e:	0f b6       	in	r0, 0x3f	; 63
     8a0:	0f 92       	push	r0
     8a2:	11 24       	eor	r1, r1
     8a4:	8f 93       	push	r24
	timer_flag = 1;
     8a6:	81 e0       	ldi	r24, 0x01	; 1
     8a8:	80 93 3a 03 	sts	0x033A, r24	; 0x80033a <timer_flag>
}
     8ac:	8f 91       	pop	r24
     8ae:	0f 90       	pop	r0
     8b0:	0f be       	out	0x3f, r0	; 63
     8b2:	0f 90       	pop	r0
     8b4:	1f 90       	pop	r1
     8b6:	18 95       	reti

000008b8 <PID_calibrate>:
void PID_calibrate(void){
     8b8:	cf 92       	push	r12
     8ba:	df 92       	push	r13
     8bc:	ef 92       	push	r14
     8be:	ff 92       	push	r15
     8c0:	0f 93       	push	r16
     8c2:	1f 93       	push	r17
     8c4:	cf 93       	push	r28
     8c6:	df 93       	push	r29
	motor_set_direction(21);
     8c8:	85 e1       	ldi	r24, 0x15	; 21
     8ca:	54 df       	rcall	.-344    	; 0x774 <motor_set_direction>
	motor_set_speed(50);
     8cc:	82 e3       	ldi	r24, 0x32	; 50
     8ce:	67 df       	rcall	.-306    	; 0x79e <motor_set_speed>
	int16_t cur_rot = motor_read_rotation(0);
     8d0:	80 e0       	ldi	r24, 0x00	; 0
     8d2:	bf df       	rcall	.-130    	; 0x852 <motor_read_rotation>
     8d4:	ec 01       	movw	r28, r24
     8d6:	88 53       	subi	r24, 0x38	; 56
	int16_t prev_rot = cur_rot+200;
     8d8:	9f 4f       	sbci	r25, 0xFF	; 255
     8da:	0f 2e       	mov	r0, r31
	while(prev_rot != cur_rot) {
		printf("Encoder prev: %d\t",prev_rot);
     8dc:	f9 ee       	ldi	r31, 0xE9	; 233
     8de:	cf 2e       	mov	r12, r31
     8e0:	f2 e0       	ldi	r31, 0x02	; 2
     8e2:	df 2e       	mov	r13, r31
     8e4:	f0 2d       	mov	r31, r0
     8e6:	0f 2e       	mov	r0, r31
		prev_rot = cur_rot;
		_delay_ms(40);
		cur_rot = motor_read_rotation(0);
		
		printf("Encoder cur: %d\n",prev_rot);
     8e8:	fb ef       	ldi	r31, 0xFB	; 251
     8ea:	ef 2e       	mov	r14, r31
     8ec:	f2 e0       	ldi	r31, 0x02	; 2
     8ee:	ff 2e       	mov	r15, r31
     8f0:	f0 2d       	mov	r31, r0
     8f2:	01 c0       	rjmp	.+2      	; 0x8f6 <PID_calibrate+0x3e>
     8f4:	e8 01       	movw	r28, r16
	int16_t prev_rot = cur_rot+200;
	while(prev_rot != cur_rot) {
		printf("Encoder prev: %d\t",prev_rot);
		prev_rot = cur_rot;
		_delay_ms(40);
		cur_rot = motor_read_rotation(0);
     8f6:	9f 93       	push	r25
	motor_set_direction(21);
	motor_set_speed(50);
	int16_t cur_rot = motor_read_rotation(0);
	int16_t prev_rot = cur_rot+200;
	while(prev_rot != cur_rot) {
		printf("Encoder prev: %d\t",prev_rot);
     8f8:	8f 93       	push	r24
     8fa:	df 92       	push	r13
     8fc:	cf 92       	push	r12
     8fe:	d3 d5       	rcall	.+2982   	; 0x14a6 <printf>
     900:	2f ef       	ldi	r18, 0xFF	; 255
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     902:	33 ef       	ldi	r19, 0xF3	; 243
     904:	81 e0       	ldi	r24, 0x01	; 1
     906:	21 50       	subi	r18, 0x01	; 1
     908:	30 40       	sbci	r19, 0x00	; 0
     90a:	80 40       	sbci	r24, 0x00	; 0
     90c:	e1 f7       	brne	.-8      	; 0x906 <PID_calibrate+0x4e>
     90e:	00 c0       	rjmp	.+0      	; 0x910 <PID_calibrate+0x58>
     910:	00 00       	nop
		prev_rot = cur_rot;
		_delay_ms(40);
		cur_rot = motor_read_rotation(0);
     912:	80 e0       	ldi	r24, 0x00	; 0
     914:	9e df       	rcall	.-196    	; 0x852 <motor_read_rotation>
     916:	8c 01       	movw	r16, r24
		
		printf("Encoder cur: %d\n",prev_rot);
     918:	df 93       	push	r29
     91a:	cf 93       	push	r28
     91c:	ff 92       	push	r15
     91e:	ef 92       	push	r14
     920:	c2 d5       	rcall	.+2948   	; 0x14a6 <printf>
     922:	ce 01       	movw	r24, r28
     924:	2d b7       	in	r18, 0x3d	; 61
void PID_calibrate(void){
	motor_set_direction(21);
	motor_set_speed(50);
	int16_t cur_rot = motor_read_rotation(0);
	int16_t prev_rot = cur_rot+200;
	while(prev_rot != cur_rot) {
     926:	3e b7       	in	r19, 0x3e	; 62
     928:	28 5f       	subi	r18, 0xF8	; 248
     92a:	3f 4f       	sbci	r19, 0xFF	; 255
     92c:	0f b6       	in	r0, 0x3f	; 63
     92e:	f8 94       	cli
     930:	3e bf       	out	0x3e, r19	; 62
     932:	0f be       	out	0x3f, r0	; 63
     934:	2d bf       	out	0x3d, r18	; 61
     936:	08 17       	cp	r16, r24
     938:	19 07       	cpc	r17, r25
     93a:	e1 f6       	brne	.-72     	; 0x8f4 <PID_calibrate+0x3c>
		cur_rot = motor_read_rotation(0);
		
		printf("Encoder cur: %d\n",prev_rot);
	}
	
	motor_set_speed(0);
     93c:	80 e0       	ldi	r24, 0x00	; 0
     93e:	2f df       	rcall	.-418    	; 0x79e <motor_set_speed>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     940:	8f ec       	ldi	r24, 0xCF	; 207
     942:	97 e0       	ldi	r25, 0x07	; 7
     944:	01 97       	sbiw	r24, 0x01	; 1
     946:	f1 f7       	brne	.-4      	; 0x944 <PID_calibrate+0x8c>
	_delay_us(500);
	motor_reset_encoder();
     948:	00 c0       	rjmp	.+0      	; 0x94a <PID_calibrate+0x92>
     94a:	00 00       	nop
	motor_set_direction(150);
     94c:	43 df       	rcall	.-378    	; 0x7d4 <motor_reset_encoder>
     94e:	86 e9       	ldi	r24, 0x96	; 150
     950:	11 df       	rcall	.-478    	; 0x774 <motor_set_direction>
	motor_set_speed(200);
     952:	88 ec       	ldi	r24, 0xC8	; 200
     954:	24 df       	rcall	.-440    	; 0x79e <motor_set_speed>
     956:	38 e3       	ldi	r19, 0x38	; 56
	cur_rot = 0;
	prev_rot = cur_rot-200;
     958:	2f ef       	ldi	r18, 0xFF	; 255
     95a:	c0 e0       	ldi	r28, 0x00	; 0
	motor_set_speed(0);
	_delay_us(500);
	motor_reset_encoder();
	motor_set_direction(150);
	motor_set_speed(200);
	cur_rot = 0;
     95c:	d0 e0       	ldi	r29, 0x00	; 0
	prev_rot = cur_rot-200;
	while(prev_rot != cur_rot) {
		printf("Encoder prev: %d\n",prev_rot);
     95e:	0c e0       	ldi	r16, 0x0C	; 12
     960:	13 e0       	ldi	r17, 0x03	; 3
     962:	01 c0       	rjmp	.+2      	; 0x966 <PID_calibrate+0xae>
		prev_rot = cur_rot;
		_delay_ms(40);
		cur_rot = motor_read_rotation(0);
     964:	ec 01       	movw	r28, r24
	motor_set_direction(150);
	motor_set_speed(200);
	cur_rot = 0;
	prev_rot = cur_rot-200;
	while(prev_rot != cur_rot) {
		printf("Encoder prev: %d\n",prev_rot);
     966:	2f 93       	push	r18
     968:	3f 93       	push	r19
     96a:	1f 93       	push	r17
     96c:	0f 93       	push	r16
     96e:	9b d5       	rcall	.+2870   	; 0x14a6 <printf>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     970:	9f ef       	ldi	r25, 0xFF	; 255
     972:	23 ef       	ldi	r18, 0xF3	; 243
     974:	31 e0       	ldi	r19, 0x01	; 1
     976:	91 50       	subi	r25, 0x01	; 1
     978:	20 40       	sbci	r18, 0x00	; 0
     97a:	30 40       	sbci	r19, 0x00	; 0
     97c:	e1 f7       	brne	.-8      	; 0x976 <PID_calibrate+0xbe>
     97e:	00 c0       	rjmp	.+0      	; 0x980 <PID_calibrate+0xc8>
     980:	00 00       	nop
		prev_rot = cur_rot;
		_delay_ms(40);
		cur_rot = motor_read_rotation(0);
     982:	80 e0       	ldi	r24, 0x00	; 0
     984:	66 df       	rcall	.-308    	; 0x852 <motor_read_rotation>
     986:	3c 2f       	mov	r19, r28
     988:	2d 2f       	mov	r18, r29
     98a:	0f 90       	pop	r0
	motor_reset_encoder();
	motor_set_direction(150);
	motor_set_speed(200);
	cur_rot = 0;
	prev_rot = cur_rot-200;
	while(prev_rot != cur_rot) {
     98c:	0f 90       	pop	r0
     98e:	0f 90       	pop	r0
     990:	0f 90       	pop	r0
     992:	8c 17       	cp	r24, r28
     994:	9d 07       	cpc	r25, r29
     996:	31 f7       	brne	.-52     	; 0x964 <PID_calibrate+0xac>
     998:	d0 93 42 03 	sts	0x0342, r29	; 0x800342 <rot_max+0x1>
		_delay_ms(40);
		cur_rot = motor_read_rotation(0);
		
		//printf("Encoder cur: %d\n",prev_rot);
	}
	rot_max = cur_rot;
     99c:	c0 93 41 03 	sts	0x0341, r28	; 0x800341 <rot_max>
     9a0:	df 91       	pop	r29
}
     9a2:	cf 91       	pop	r28
     9a4:	1f 91       	pop	r17
     9a6:	0f 91       	pop	r16
     9a8:	ff 90       	pop	r15
     9aa:	ef 90       	pop	r14
     9ac:	df 90       	pop	r13
     9ae:	cf 90       	pop	r12
     9b0:	08 95       	ret

000009b2 <PID>:
     9b2:	8f 92       	push	r8
void PID(uint8_t pos_ref){
     9b4:	9f 92       	push	r9
     9b6:	af 92       	push	r10
     9b8:	bf 92       	push	r11
     9ba:	cf 92       	push	r12
     9bc:	df 92       	push	r13
     9be:	ef 92       	push	r14
     9c0:	ff 92       	push	r15
     9c2:	1f 93       	push	r17
     9c4:	cf 93       	push	r28
     9c6:	df 93       	push	r29
     9c8:	c8 2f       	mov	r28, r24
	if (timer_flag){
     9ca:	80 91 3a 03 	lds	r24, 0x033A	; 0x80033a <timer_flag>
     9ce:	88 23       	and	r24, r24
     9d0:	09 f4       	brne	.+2      	; 0x9d4 <PID+0x22>
     9d2:	9e c0       	rjmp	.+316    	; 0xb10 <PID+0x15e>
		clear_bit(TIMSK2,TOIE2); //disbale interupt whiole handling PID 
     9d4:	e0 e7       	ldi	r30, 0x70	; 112
     9d6:	f0 e0       	ldi	r31, 0x00	; 0
     9d8:	80 81       	ld	r24, Z
     9da:	8e 7f       	andi	r24, 0xFE	; 254
     9dc:	80 83       	st	Z, r24
		int16_t motor_rot = motor_read_rotation(0);
     9de:	80 e0       	ldi	r24, 0x00	; 0
     9e0:	38 df       	rcall	.-400    	; 0x852 <motor_read_rotation>
		//printf("Encoder: %d\t", motor_rot);
		double measured = (double)((motor_rot - rot_min)/(double)(rot_max))*255;
     9e2:	bc 01       	movw	r22, r24
     9e4:	99 0f       	add	r25, r25
     9e6:	88 0b       	sbc	r24, r24
     9e8:	99 0b       	sbc	r25, r25
     9ea:	e5 d3       	rcall	.+1994   	; 0x11b6 <__floatsisf>
     9ec:	6b 01       	movw	r12, r22
     9ee:	7c 01       	movw	r14, r24
     9f0:	60 91 41 03 	lds	r22, 0x0341	; 0x800341 <rot_max>
     9f4:	70 91 42 03 	lds	r23, 0x0342	; 0x800342 <rot_max+0x1>
     9f8:	07 2e       	mov	r0, r23
     9fa:	00 0c       	add	r0, r0
     9fc:	88 0b       	sbc	r24, r24
     9fe:	99 0b       	sbc	r25, r25
     a00:	da d3       	rcall	.+1972   	; 0x11b6 <__floatsisf>
     a02:	9b 01       	movw	r18, r22
     a04:	ac 01       	movw	r20, r24
     a06:	c7 01       	movw	r24, r14
     a08:	b6 01       	movw	r22, r12
     a0a:	3a d3       	rcall	.+1652   	; 0x1080 <__divsf3>
     a0c:	20 e0       	ldi	r18, 0x00	; 0
     a0e:	30 e0       	ldi	r19, 0x00	; 0
     a10:	4f e7       	ldi	r20, 0x7F	; 127
     a12:	53 e4       	ldi	r21, 0x43	; 67
     a14:	84 d4       	rcall	.+2312   	; 0x131e <__mulsf3>
		//printf("Malt: %d\t", (uint16_t)measured);
		//double measured = (motor_rot + motor_middle) / (-motor_middle/100);
		//(double)((read_value - enc_min)/(double)(enc_max))*255;
		
		if(pos_ref >240){
     a16:	c1 3f       	cpi	r28, 0xF1	; 241
     a18:	20 f4       	brcc	.+8      	; 0xa22 <PID+0x70>
			pos_ref = 240;
			} else if(pos_ref<10){
     a1a:	ca 30       	cpi	r28, 0x0A	; 10
			pos_ref = 10;
     a1c:	18 f4       	brcc	.+6      	; 0xa24 <PID+0x72>
     a1e:	ca e0       	ldi	r28, 0x0A	; 10
		//printf("Malt: %d\t", (uint16_t)measured);
		//double measured = (motor_rot + motor_middle) / (-motor_middle/100);
		//(double)((read_value - enc_min)/(double)(enc_max))*255;
		
		if(pos_ref >240){
			pos_ref = 240;
     a20:	01 c0       	rjmp	.+2      	; 0xa24 <PID+0x72>
			pos_ref = 10;
		}
		
	
	
		int16_t error = pos_ref - (int)measured;
     a22:	c0 ef       	ldi	r28, 0xF0	; 240
     a24:	d0 e0       	ldi	r29, 0x00	; 0
     a26:	94 d3       	rcall	.+1832   	; 0x1150 <__fixsfsi>
     a28:	c6 1b       	sub	r28, r22
		//printf("Error: %d\t", error);
		integral = integral + error * dt;
     a2a:	d7 0b       	sbc	r29, r23
     a2c:	be 01       	movw	r22, r28
     a2e:	0d 2e       	mov	r0, r29
     a30:	00 0c       	add	r0, r0
     a32:	88 0b       	sbc	r24, r24
     a34:	99 0b       	sbc	r25, r25
     a36:	bf d3       	rcall	.+1918   	; 0x11b6 <__floatsisf>
     a38:	6b 01       	movw	r12, r22
		int measure = (integral*(Ki));
		//printf("integral: %d\n", measure);
		if (error < 1 && error > -1){
     a3a:	7c 01       	movw	r14, r24
     a3c:	20 97       	sbiw	r28, 0x00	; 0
		
	
	
		int16_t error = pos_ref - (int)measured;
		//printf("Error: %d\t", error);
		integral = integral + error * dt;
     a3e:	c9 f0       	breq	.+50     	; 0xa72 <PID+0xc0>
     a40:	2f e6       	ldi	r18, 0x6F	; 111
     a42:	32 e1       	ldi	r19, 0x12	; 18
     a44:	43 e8       	ldi	r20, 0x83	; 131
     a46:	5c e3       	ldi	r21, 0x3C	; 60
     a48:	6a d4       	rcall	.+2260   	; 0x131e <__mulsf3>
     a4a:	9b 01       	movw	r18, r22
     a4c:	ac 01       	movw	r20, r24
     a4e:	60 91 3d 03 	lds	r22, 0x033D	; 0x80033d <integral>
     a52:	70 91 3e 03 	lds	r23, 0x033E	; 0x80033e <integral+0x1>
     a56:	80 91 3f 03 	lds	r24, 0x033F	; 0x80033f <integral+0x2>
     a5a:	90 91 40 03 	lds	r25, 0x0340	; 0x800340 <integral+0x3>
     a5e:	a8 d2       	rcall	.+1360   	; 0xfb0 <__addsf3>
     a60:	60 93 3d 03 	sts	0x033D, r22	; 0x80033d <integral>
     a64:	70 93 3e 03 	sts	0x033E, r23	; 0x80033e <integral+0x1>
     a68:	80 93 3f 03 	sts	0x033F, r24	; 0x80033f <integral+0x2>
     a6c:	90 93 40 03 	sts	0x0340, r25	; 0x800340 <integral+0x3>
     a70:	08 c0       	rjmp	.+16     	; 0xa82 <PID+0xd0>
		int measure = (integral*(Ki));
		//printf("integral: %d\n", measure);
		if (error < 1 && error > -1){
			integral = 0;
     a72:	10 92 3d 03 	sts	0x033D, r1	; 0x80033d <integral>
     a76:	10 92 3e 03 	sts	0x033E, r1	; 0x80033e <integral+0x1>
     a7a:	10 92 3f 03 	sts	0x033F, r1	; 0x80033f <integral+0x2>
     a7e:	10 92 40 03 	sts	0x0340, r1	; 0x800340 <integral+0x3>
	
		double derivative = (error - prev_error)/dt;
	
		int16_t power_signed = 0;
		uint8_t power = 0;
		power_signed = error*Kp + integral*Ki + derivative*Kd;
     a82:	80 91 3b 03 	lds	r24, 0x033B	; 0x80033b <prev_error>
     a86:	90 91 3c 03 	lds	r25, 0x033C	; 0x80033c <prev_error+0x1>
     a8a:	be 01       	movw	r22, r28
     a8c:	68 1b       	sub	r22, r24
     a8e:	79 0b       	sbc	r23, r25
     a90:	07 2e       	mov	r0, r23
     a92:	00 0c       	add	r0, r0
     a94:	88 0b       	sbc	r24, r24
     a96:	99 0b       	sbc	r25, r25
     a98:	8e d3       	rcall	.+1820   	; 0x11b6 <__floatsisf>
     a9a:	2f e6       	ldi	r18, 0x6F	; 111
     a9c:	32 e1       	ldi	r19, 0x12	; 18
     a9e:	43 e8       	ldi	r20, 0x83	; 131
     aa0:	5c e3       	ldi	r21, 0x3C	; 60
     aa2:	ee d2       	rcall	.+1500   	; 0x1080 <__divsf3>
     aa4:	2a e0       	ldi	r18, 0x0A	; 10
     aa6:	37 ed       	ldi	r19, 0xD7	; 215
     aa8:	43 e2       	ldi	r20, 0x23	; 35
     aaa:	5c e3       	ldi	r21, 0x3C	; 60
     aac:	38 d4       	rcall	.+2160   	; 0x131e <__mulsf3>
     aae:	4b 01       	movw	r8, r22
     ab0:	5c 01       	movw	r10, r24
     ab2:	20 e0       	ldi	r18, 0x00	; 0
     ab4:	30 e0       	ldi	r19, 0x00	; 0
     ab6:	40 e2       	ldi	r20, 0x20	; 32
     ab8:	51 e4       	ldi	r21, 0x41	; 65
     aba:	60 91 3d 03 	lds	r22, 0x033D	; 0x80033d <integral>
     abe:	70 91 3e 03 	lds	r23, 0x033E	; 0x80033e <integral+0x1>
     ac2:	80 91 3f 03 	lds	r24, 0x033F	; 0x80033f <integral+0x2>
     ac6:	90 91 40 03 	lds	r25, 0x0340	; 0x800340 <integral+0x3>
     aca:	29 d4       	rcall	.+2130   	; 0x131e <__mulsf3>
     acc:	a7 01       	movw	r20, r14
     ace:	96 01       	movw	r18, r12
     ad0:	6f d2       	rcall	.+1246   	; 0xfb0 <__addsf3>
     ad2:	9b 01       	movw	r18, r22
     ad4:	ac 01       	movw	r20, r24
     ad6:	c5 01       	movw	r24, r10
     ad8:	b4 01       	movw	r22, r8
     ada:	6a d2       	rcall	.+1236   	; 0xfb0 <__addsf3>
     adc:	39 d3       	rcall	.+1650   	; 0x1150 <__fixsfsi>
     ade:	16 2f       	mov	r17, r22
     ae0:	26 2f       	mov	r18, r22
	
		prev_error = error;
     ae2:	37 2f       	mov	r19, r23
     ae4:	d0 93 3c 03 	sts	0x033C, r29	; 0x80033c <prev_error+0x1>
     ae8:	c0 93 3b 03 	sts	0x033B, r28	; 0x80033b <prev_error>
		//printf("power Signed: %d\n",power_signed);
		if (power_signed < 0){
     aec:	33 23       	and	r19, r19
			motor_set_direction(23);
     aee:	2c f4       	brge	.+10     	; 0xafa <PID+0x148>
     af0:	87 e1       	ldi	r24, 0x17	; 23
     af2:	40 de       	rcall	.-896    	; 0x774 <motor_set_direction>
			power = -power_signed;
     af4:	81 2f       	mov	r24, r17
     af6:	81 95       	neg	r24
     af8:	03 c0       	rjmp	.+6      	; 0xb00 <PID+0x14e>
		}
		else{
			motor_set_direction(140);
     afa:	8c e8       	ldi	r24, 0x8C	; 140
     afc:	3b de       	rcall	.-906    	; 0x774 <motor_set_direction>
     afe:	81 2f       	mov	r24, r17
				power = power_signed;
     b00:	67 de       	rcall	.-818    	; 0x7d0 <motor_set_speed_2>
		}
	//printf("True power: %d\n", power);
		motor_set_speed_2(power);
     b02:	10 92 3a 03 	sts	0x033A, r1	; 0x80033a <timer_flag>
		timer_flag = 0;
     b06:	e0 e7       	ldi	r30, 0x70	; 112
     b08:	f0 e0       	ldi	r31, 0x00	; 0
		set_bit(TIMSK2,TOIE2); //enable interupot
     b0a:	80 81       	ld	r24, Z
     b0c:	81 60       	ori	r24, 0x01	; 1
     b0e:	80 83       	st	Z, r24
     b10:	df 91       	pop	r29
     b12:	cf 91       	pop	r28
	}
}
     b14:	1f 91       	pop	r17
     b16:	ff 90       	pop	r15
     b18:	ef 90       	pop	r14
     b1a:	df 90       	pop	r13
     b1c:	cf 90       	pop	r12
     b1e:	bf 90       	pop	r11
     b20:	af 90       	pop	r10
     b22:	9f 90       	pop	r9
     b24:	8f 90       	pop	r8
     b26:	08 95       	ret

00000b28 <PID_init>:
     b28:	f8 94       	cli
     b2a:	81 e0       	ldi	r24, 0x01	; 1
	
	// Disable global interrupts
	cli();
	
	// enable timer overflow interrupt for Timer2
	TIMSK2=(1<<TOIE2);
     b2c:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x700070>
	
	// start timer2 with /1024 prescaler
	
	TCCR2B = (1<<CS20) | (1<<CS21) | (1<<CS22);
     b30:	87 e0       	ldi	r24, 0x07	; 7
     b32:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7000b1>
	
	// Enable global interrupts
	sei();
     b36:	78 94       	sei
     b38:	08 95       	ret

00000b3a <pong_JOY>:
		default:
			break;
	}
}

void pong_JOY(void){
     b3a:	cf 93       	push	r28
     b3c:	df 93       	push	r29
     b3e:	cd b7       	in	r28, 0x3d	; 61
     b40:	de b7       	in	r29, 0x3e	; 62
     b42:	66 97       	sbiw	r28, 0x16	; 22
     b44:	0f b6       	in	r0, 0x3f	; 63
     b46:	f8 94       	cli
     b48:	de bf       	out	0x3e, r29	; 62
     b4a:	0f be       	out	0x3f, r0	; 63
     b4c:	cd bf       	out	0x3d, r28	; 61
	uint8_t game_over = 0;
	CAN_message instructions;
	CAN_message results;
	results.id = PONG_RESULT;
     b4e:	82 e0       	ldi	r24, 0x02	; 2
     b50:	90 e0       	ldi	r25, 0x00	; 0
     b52:	9d 87       	std	Y+13, r25	; 0x0d
     b54:	8c 87       	std	Y+12, r24	; 0x0c
	results.length = 2;
     b56:	8e 87       	std	Y+14, r24	; 0x0e
	results.data[0] = 0;
     b58:	1f 86       	std	Y+15, r1	; 0x0f
	results.data[1] = 0;
     b5a:	18 8a       	std	Y+16, r1	; 0x10
	
	IR_calibrate();
     b5c:	fa dc       	rcall	.-1548   	; 0x552 <IR_calibrate>
	
	//Start flow of information
	CAN_message_send(&results);
     b5e:	ce 01       	movw	r24, r28
     b60:	0c 96       	adiw	r24, 0x0c	; 12
	
	while(!game_over){
		results.data[1] = is_goal();
     b62:	3b db       	rcall	.-2442   	; 0x1da <CAN_message_send>
     b64:	3b dd       	rcall	.-1418   	; 0x5dc <is_goal>
		if(CAN_receive(&instructions)){
     b66:	88 8b       	std	Y+16, r24	; 0x10
     b68:	ce 01       	movw	r24, r28
     b6a:	01 96       	adiw	r24, 0x01	; 1
     b6c:	67 db       	rcall	.-2354   	; 0x23c <CAN_receive>
     b6e:	88 23       	and	r24, r24
			motor_set_speed(instructions.data[0]);
     b70:	79 f0       	breq	.+30     	; 0xb90 <pong_JOY+0x56>
     b72:	8c 81       	ldd	r24, Y+4	; 0x04
			//set_servo(instructions.data[1]);
			set_servo(127);
     b74:	14 de       	rcall	.-984    	; 0x79e <motor_set_speed>
     b76:	8f e7       	ldi	r24, 0x7F	; 127
     b78:	de d0       	rcall	.+444    	; 0xd36 <set_servo>
			solenoid_fire(instructions.data[2]);
     b7a:	8e 81       	ldd	r24, Y+6	; 0x06
     b7c:	27 d1       	rcall	.+590    	; 0xdcc <solenoid_fire>
     b7e:	8f e3       	ldi	r24, 0x3F	; 63
     b80:	9c e9       	ldi	r25, 0x9C	; 156
     b82:	01 97       	sbiw	r24, 0x01	; 1
     b84:	f1 f7       	brne	.-4      	; 0xb82 <pong_JOY+0x48>
     b86:	00 c0       	rjmp	.+0      	; 0xb88 <pong_JOY+0x4e>
			_delay_ms(10); // Needed for solenoid disturbance
			CAN_message_send(&results);
     b88:	00 00       	nop
     b8a:	ce 01       	movw	r24, r28
     b8c:	0c 96       	adiw	r24, 0x0c	; 12
		}
		
		game_over = is_game_over();
     b8e:	25 db       	rcall	.-2486   	; 0x1da <CAN_message_send>
	IR_calibrate();
	
	//Start flow of information
	CAN_message_send(&results);
	
	while(!game_over){
     b90:	4a dd       	rcall	.-1388   	; 0x626 <is_game_over>
     b92:	88 23       	and	r24, r24
			CAN_message_send(&results);
		}
		
		game_over = is_game_over();
	}
	results.data[0] = game_over;
     b94:	39 f3       	breq	.-50     	; 0xb64 <pong_JOY+0x2a>
	CAN_print(&results);
     b96:	8f 87       	std	Y+15, r24	; 0x0f
     b98:	ce 01       	movw	r24, r28
     b9a:	0c 96       	adiw	r24, 0x0c	; 12
     b9c:	89 db       	rcall	.-2286   	; 0x2b0 <CAN_print>
	CAN_message_send(&results);
     b9e:	ce 01       	movw	r24, r28
     ba0:	0c 96       	adiw	r24, 0x0c	; 12
     ba2:	1b db       	rcall	.-2506   	; 0x1da <CAN_message_send>
     ba4:	66 96       	adiw	r28, 0x16	; 22
}
     ba6:	0f b6       	in	r0, 0x3f	; 63
     ba8:	f8 94       	cli
     baa:	de bf       	out	0x3e, r29	; 62
     bac:	0f be       	out	0x3f, r0	; 63
     bae:	cd bf       	out	0x3d, r28	; 61
     bb0:	df 91       	pop	r29
     bb2:	cf 91       	pop	r28
     bb4:	08 95       	ret

00000bb6 <pong_slider>:
     bb6:	cf 93       	push	r28



void pong_slider(void){
     bb8:	df 93       	push	r29
     bba:	cd b7       	in	r28, 0x3d	; 61
     bbc:	de b7       	in	r29, 0x3e	; 62
     bbe:	66 97       	sbiw	r28, 0x16	; 22
     bc0:	0f b6       	in	r0, 0x3f	; 63
     bc2:	f8 94       	cli
     bc4:	de bf       	out	0x3e, r29	; 62
     bc6:	0f be       	out	0x3f, r0	; 63
     bc8:	cd bf       	out	0x3d, r28	; 61
	uint8_t game_over = 0;
	CAN_message instructions;
	CAN_message results;
	results.id = PONG_RESULT;
     bca:	82 e0       	ldi	r24, 0x02	; 2
     bcc:	90 e0       	ldi	r25, 0x00	; 0
     bce:	9d 87       	std	Y+13, r25	; 0x0d
     bd0:	8c 87       	std	Y+12, r24	; 0x0c
	results.length = 2;
     bd2:	8e 87       	std	Y+14, r24	; 0x0e
	results.data[0] = 0;
     bd4:	1f 86       	std	Y+15, r1	; 0x0f
	results.data[1] = 0;
     bd6:	18 8a       	std	Y+16, r1	; 0x10
	
	PID_calibrate();
     bd8:	6f de       	rcall	.-802    	; 0x8b8 <PID_calibrate>
	IR_calibrate();
     bda:	bb dc       	rcall	.-1674   	; 0x552 <IR_calibrate>
     bdc:	ce 01       	movw	r24, r28
	
	//Start flow of information
	CAN_message_send(&results);
     bde:	0c 96       	adiw	r24, 0x0c	; 12
     be0:	fc da       	rcall	.-2568   	; 0x1da <CAN_message_send>
	
	while(!game_over){
		results.data[1] = is_goal();
     be2:	fc dc       	rcall	.-1544   	; 0x5dc <is_goal>
     be4:	88 8b       	std	Y+16, r24	; 0x10
		if(CAN_receive(&instructions)){
     be6:	ce 01       	movw	r24, r28
     be8:	01 96       	adiw	r24, 0x01	; 1
     bea:	28 db       	rcall	.-2480   	; 0x23c <CAN_receive>
     bec:	88 23       	and	r24, r24
			//CAN_print(&instructions);
			PID(instructions.data[1]);
     bee:	79 f0       	breq	.+30     	; 0xc0e <pong_slider+0x58>
     bf0:	8d 81       	ldd	r24, Y+5	; 0x05
			set_servo(instructions.data[0]);
     bf2:	df de       	rcall	.-578    	; 0x9b2 <PID>
     bf4:	8c 81       	ldd	r24, Y+4	; 0x04
     bf6:	9f d0       	rcall	.+318    	; 0xd36 <set_servo>
			solenoid_fire(instructions.data[2]);
     bf8:	8e 81       	ldd	r24, Y+6	; 0x06
     bfa:	e8 d0       	rcall	.+464    	; 0xdcc <solenoid_fire>
     bfc:	8f e3       	ldi	r24, 0x3F	; 63
     bfe:	9c e9       	ldi	r25, 0x9C	; 156
     c00:	01 97       	sbiw	r24, 0x01	; 1
     c02:	f1 f7       	brne	.-4      	; 0xc00 <pong_slider+0x4a>
     c04:	00 c0       	rjmp	.+0      	; 0xc06 <pong_slider+0x50>
			_delay_ms(10);
			CAN_message_send(&results);
     c06:	00 00       	nop
     c08:	ce 01       	movw	r24, r28
     c0a:	0c 96       	adiw	r24, 0x0c	; 12
		}
		game_over = is_game_over();
     c0c:	e6 da       	rcall	.-2612   	; 0x1da <CAN_message_send>
     c0e:	0b dd       	rcall	.-1514   	; 0x626 <is_game_over>
	IR_calibrate();
	
	//Start flow of information
	CAN_message_send(&results);
	
	while(!game_over){
     c10:	88 23       	and	r24, r24
			CAN_message_send(&results);
		}
		game_over = is_game_over();
	}
	
	results.data[0] = game_over;
     c12:	39 f3       	breq	.-50     	; 0xbe2 <pong_slider+0x2c>
	motor_set_speed(127);
     c14:	8f 87       	std	Y+15, r24	; 0x0f
     c16:	8f e7       	ldi	r24, 0x7F	; 127
     c18:	c2 dd       	rcall	.-1148   	; 0x79e <motor_set_speed>
	CAN_print(&results);
     c1a:	ce 01       	movw	r24, r28
     c1c:	0c 96       	adiw	r24, 0x0c	; 12
     c1e:	48 db       	rcall	.-2416   	; 0x2b0 <CAN_print>
     c20:	ce 01       	movw	r24, r28
	CAN_message_send(&results);
     c22:	0c 96       	adiw	r24, 0x0c	; 12
     c24:	da da       	rcall	.-2636   	; 0x1da <CAN_message_send>
     c26:	66 96       	adiw	r28, 0x16	; 22
     c28:	0f b6       	in	r0, 0x3f	; 63
}
     c2a:	f8 94       	cli
     c2c:	de bf       	out	0x3e, r29	; 62
     c2e:	0f be       	out	0x3f, r0	; 63
     c30:	cd bf       	out	0x3d, r28	; 61
     c32:	df 91       	pop	r29
     c34:	cf 91       	pop	r28
     c36:	08 95       	ret

00000c38 <pong_play>:
     c38:	88 23       	and	r24, r24
     c3a:	19 f0       	breq	.+6      	; 0xc42 <pong_play+0xa>
 *  Author: mariuesk
 */ 
#include "Pong.h"

void pong_play(game_mode mode){
	switch(mode){
     c3c:	81 30       	cpi	r24, 0x01	; 1
     c3e:	19 f0       	breq	.+6      	; 0xc46 <pong_play+0xe>
     c40:	08 95       	ret
		case(JOY):
			pong_JOY();
     c42:	7b cf       	rjmp	.-266    	; 0xb3a <pong_JOY>
			break;
		case(SLIDER):
			pong_slider();
     c44:	08 95       	ret
     c46:	b7 cf       	rjmp	.-146    	; 0xbb6 <pong_slider>
     c48:	08 95       	ret

00000c4a <PWM_set_period>:

	// Set PB6 to output mode
	set_bit(DDRB, PB6);
}

void PWM_set_period(float period){
     c4a:	cf 92       	push	r12
     c4c:	df 92       	push	r13
     c4e:	ef 92       	push	r14
     c50:	ff 92       	push	r15
     c52:	6b 01       	movw	r12, r22
     c54:	7c 01       	movw	r14, r24
	
	// Set prescaler 256
	set_bit(TCCR1B, CS12);
     c56:	e1 e8       	ldi	r30, 0x81	; 129
     c58:	f0 e0       	ldi	r31, 0x00	; 0
     c5a:	80 81       	ld	r24, Z
     c5c:	84 60       	ori	r24, 0x04	; 4
     c5e:	80 83       	st	Z, r24
	clear_bit(TCCR1B, CS11);
     c60:	80 81       	ld	r24, Z
     c62:	8d 7f       	andi	r24, 0xFD	; 253
     c64:	80 83       	st	Z, r24
	clear_bit(TCCR1B, CS10);
     c66:	80 81       	ld	r24, Z
     c68:	8e 7f       	andi	r24, 0xFE	; 254
     c6a:	80 83       	st	Z, r24
	
	// Set period to 20 ms (prescaler 256)
	uint16_t top = pwm_timer_freq*period;
     c6c:	60 91 43 03 	lds	r22, 0x0343	; 0x800343 <pwm_timer_freq>
     c70:	70 91 44 03 	lds	r23, 0x0344	; 0x800344 <pwm_timer_freq+0x1>
     c74:	80 e0       	ldi	r24, 0x00	; 0
     c76:	90 e0       	ldi	r25, 0x00	; 0
     c78:	9c d2       	rcall	.+1336   	; 0x11b2 <__floatunsisf>
     c7a:	a7 01       	movw	r20, r14
     c7c:	96 01       	movw	r18, r12
     c7e:	4f d3       	rcall	.+1694   	; 0x131e <__mulsf3>
     c80:	6c d2       	rcall	.+1240   	; 0x115a <__fixunssfsi>
	ICR1 = top;
     c82:	70 93 87 00 	sts	0x0087, r23	; 0x800087 <__TEXT_REGION_LENGTH__+0x700087>
     c86:	60 93 86 00 	sts	0x0086, r22	; 0x800086 <__TEXT_REGION_LENGTH__+0x700086>
	
}
     c8a:	ff 90       	pop	r15
     c8c:	ef 90       	pop	r14
     c8e:	df 90       	pop	r13
     c90:	cf 90       	pop	r12
     c92:	08 95       	ret

00000c94 <PWM_init>:
 */ 

#include "PWM.h"
static uint16_t pwm_timer_freq;

void PWM_init(float period, uint32_t clock_freq){
     c94:	0f 93       	push	r16
     c96:	1f 93       	push	r17
	uint16_t prescaler = 256;
	
	//Fast PWM-MODE (mode 14, table 17-2)
	set_bit(TCCR1B, WGM13);
     c98:	e1 e8       	ldi	r30, 0x81	; 129
     c9a:	f0 e0       	ldi	r31, 0x00	; 0
     c9c:	a0 81       	ld	r26, Z
     c9e:	a0 61       	ori	r26, 0x10	; 16
     ca0:	a0 83       	st	Z, r26
	set_bit(TCCR1B, WGM12);
     ca2:	a0 81       	ld	r26, Z
     ca4:	a8 60       	ori	r26, 0x08	; 8
     ca6:	a0 83       	st	Z, r26
	set_bit(TCCR1A, WGM11);
     ca8:	e0 e8       	ldi	r30, 0x80	; 128
     caa:	f0 e0       	ldi	r31, 0x00	; 0
     cac:	a0 81       	ld	r26, Z
     cae:	a2 60       	ori	r26, 0x02	; 2
     cb0:	a0 83       	st	Z, r26
	clear_bit(TCCR1A, WGM10);
     cb2:	a0 81       	ld	r26, Z
     cb4:	ae 7f       	andi	r26, 0xFE	; 254
     cb6:	a0 83       	st	Z, r26
	
	//Set compare output on PB6 (OC1B)
	set_bit(TCCR1A, COM1B1);
     cb8:	a0 81       	ld	r26, Z
     cba:	a0 62       	ori	r26, 0x20	; 32
     cbc:	a0 83       	st	Z, r26
	clear_bit(TCCR1A, COM1B0);
     cbe:	a0 81       	ld	r26, Z
     cc0:	af 7e       	andi	r26, 0xEF	; 239
     cc2:	a0 83       	st	Z, r26
	pwm_timer_freq = (uint32_t)clock_freq/prescaler;
     cc4:	03 2f       	mov	r16, r19
     cc6:	14 2f       	mov	r17, r20
     cc8:	25 2f       	mov	r18, r21
     cca:	33 27       	eor	r19, r19
     ccc:	10 93 44 03 	sts	0x0344, r17	; 0x800344 <pwm_timer_freq+0x1>
     cd0:	00 93 43 03 	sts	0x0343, r16	; 0x800343 <pwm_timer_freq>
	PWM_set_period(period);
     cd4:	ba df       	rcall	.-140    	; 0xc4a <PWM_set_period>
	

	// Set PB6 to output mode
	set_bit(DDRB, PB6);
     cd6:	26 9a       	sbi	0x04, 6	; 4
}
     cd8:	1f 91       	pop	r17
     cda:	0f 91       	pop	r16
     cdc:	08 95       	ret

00000cde <PWM_pulse_set>:
	uint16_t top = pwm_timer_freq*period;
	ICR1 = top;
	
}

void PWM_pulse_set(float width) {
     cde:	cf 92       	push	r12
     ce0:	df 92       	push	r13
     ce2:	ef 92       	push	r14
     ce4:	ff 92       	push	r15
     ce6:	6b 01       	movw	r12, r22
     ce8:	7c 01       	movw	r14, r24
	
	uint16_t pulse = pwm_timer_freq*width-0.5;
     cea:	60 91 43 03 	lds	r22, 0x0343	; 0x800343 <pwm_timer_freq>
     cee:	70 91 44 03 	lds	r23, 0x0344	; 0x800344 <pwm_timer_freq+0x1>
     cf2:	80 e0       	ldi	r24, 0x00	; 0
     cf4:	90 e0       	ldi	r25, 0x00	; 0
     cf6:	5d d2       	rcall	.+1210   	; 0x11b2 <__floatunsisf>
     cf8:	a7 01       	movw	r20, r14
     cfa:	96 01       	movw	r18, r12
     cfc:	10 d3       	rcall	.+1568   	; 0x131e <__mulsf3>
     cfe:	20 e0       	ldi	r18, 0x00	; 0
     d00:	30 e0       	ldi	r19, 0x00	; 0
     d02:	40 e0       	ldi	r20, 0x00	; 0
     d04:	5f e3       	ldi	r21, 0x3F	; 63
     d06:	53 d1       	rcall	.+678    	; 0xfae <__subsf3>
     d08:	28 d2       	rcall	.+1104   	; 0x115a <__fixunssfsi>
	//printf("Width: %d \t Pulse: %d \n",width, pulse);
	
	OCR1B = pulse;
     d0a:	70 93 8b 00 	sts	0x008B, r23	; 0x80008b <__TEXT_REGION_LENGTH__+0x70008b>
     d0e:	60 93 8a 00 	sts	0x008A, r22	; 0x80008a <__TEXT_REGION_LENGTH__+0x70008a>
     d12:	ff 90       	pop	r15
     d14:	ef 90       	pop	r14
     d16:	df 90       	pop	r13
     d18:	cf 90       	pop	r12
     d1a:	08 95       	ret

00000d1c <servo_init>:
 * Created: 29.10.2017 12:39:17
 *  Author: mariuesk
 */ 
#include "servo.h"

void servo_init(uint32_t clock_freq){
     d1c:	9b 01       	movw	r18, r22
     d1e:	ac 01       	movw	r20, r24
	float period = 0.02;
	float initial_pos = 0.0015;
	PWM_init(period,clock_freq);
     d20:	6a e0       	ldi	r22, 0x0A	; 10
     d22:	77 ed       	ldi	r23, 0xD7	; 215
     d24:	83 ea       	ldi	r24, 0xA3	; 163
     d26:	9c e3       	ldi	r25, 0x3C	; 60
     d28:	b5 df       	rcall	.-150    	; 0xc94 <PWM_init>
	PWM_pulse_set(initial_pos);
     d2a:	66 ea       	ldi	r22, 0xA6	; 166
     d2c:	7b e9       	ldi	r23, 0x9B	; 155
     d2e:	84 ec       	ldi	r24, 0xC4	; 196
     d30:	9a e3       	ldi	r25, 0x3A	; 58
     d32:	d5 cf       	rjmp	.-86     	; 0xcde <PWM_pulse_set>
     d34:	08 95       	ret

00000d36 <set_servo>:
}

void set_servo(uint8_t servo_dir){
     d36:	cf 92       	push	r12
     d38:	df 92       	push	r13
     d3a:	ef 92       	push	r14
     d3c:	ff 92       	push	r15
	//printf("servo dir: %d \n", servo_dir);
	if(servo_dir-37 >= 0){
     d3e:	28 2f       	mov	r18, r24
     d40:	30 e0       	ldi	r19, 0x00	; 0
     d42:	25 52       	subi	r18, 0x25	; 37
     d44:	31 09       	sbc	r19, r1
     d46:	0a f0       	brmi	.+2      	; 0xd4a <set_servo+0x14>
		servo_dir -= 37;
     d48:	85 52       	subi	r24, 0x25	; 37
	float max_pw = 0.00205;
	
	
	float dir = (float)servo_dir;
	//printf("Servo_dir: %f\n", dir);
	float servo_pw = dir/211666.7 + 0.0009;
     d4a:	68 2f       	mov	r22, r24
     d4c:	70 e0       	ldi	r23, 0x00	; 0
     d4e:	80 e0       	ldi	r24, 0x00	; 0
     d50:	90 e0       	ldi	r25, 0x00	; 0
     d52:	2f d2       	rcall	.+1118   	; 0x11b2 <__floatunsisf>
     d54:	2d ea       	ldi	r18, 0xAD	; 173
     d56:	34 eb       	ldi	r19, 0xB4	; 180
     d58:	4e e4       	ldi	r20, 0x4E	; 78
     d5a:	58 e4       	ldi	r21, 0x48	; 72
     d5c:	91 d1       	rcall	.+802    	; 0x1080 <__divsf3>
     d5e:	2a ef       	ldi	r18, 0xFA	; 250
     d60:	3d ee       	ldi	r19, 0xED	; 237
     d62:	4b e6       	ldi	r20, 0x6B	; 107
     d64:	5a e3       	ldi	r21, 0x3A	; 58
     d66:	24 d1       	rcall	.+584    	; 0xfb0 <__addsf3>
     d68:	6b 01       	movw	r12, r22
     d6a:	7c 01       	movw	r14, r24
	//printf("Servo_pw: %f\n", servo_pw);
	if (servo_pw < min_pw) {
     d6c:	2c e6       	ldi	r18, 0x6C	; 108
     d6e:	39 e0       	ldi	r19, 0x09	; 9
     d70:	49 e7       	ldi	r20, 0x79	; 121
     d72:	5a e3       	ldi	r21, 0x3A	; 58
     d74:	81 d1       	rcall	.+770    	; 0x1078 <__cmpsf2>
     d76:	88 23       	and	r24, r24
     d78:	a4 f0       	brlt	.+40     	; 0xda2 <set_servo+0x6c>
		servo_pw = min_pw;
	}
	if (servo_pw > max_pw) {
     d7a:	2b e4       	ldi	r18, 0x4B	; 75
     d7c:	39 e5       	ldi	r19, 0x59	; 89
     d7e:	46 e0       	ldi	r20, 0x06	; 6
     d80:	5b e3       	ldi	r21, 0x3B	; 59
     d82:	c7 01       	movw	r24, r14
     d84:	b6 01       	movw	r22, r12
     d86:	c7 d2       	rcall	.+1422   	; 0x1316 <__gesf2>
     d88:	18 16       	cp	r1, r24
     d8a:	ac f4       	brge	.+42     	; 0xdb6 <set_servo+0x80>
		servo_pw = max_pw;
     d8c:	0f 2e       	mov	r0, r31
     d8e:	fb e4       	ldi	r31, 0x4B	; 75
     d90:	cf 2e       	mov	r12, r31
     d92:	f9 e5       	ldi	r31, 0x59	; 89
     d94:	df 2e       	mov	r13, r31
     d96:	f6 e0       	ldi	r31, 0x06	; 6
     d98:	ef 2e       	mov	r14, r31
     d9a:	fb e3       	ldi	r31, 0x3B	; 59
     d9c:	ff 2e       	mov	r15, r31
     d9e:	f0 2d       	mov	r31, r0
     da0:	0a c0       	rjmp	.+20     	; 0xdb6 <set_servo+0x80>
	float dir = (float)servo_dir;
	//printf("Servo_dir: %f\n", dir);
	float servo_pw = dir/211666.7 + 0.0009;
	//printf("Servo_pw: %f\n", servo_pw);
	if (servo_pw < min_pw) {
		servo_pw = min_pw;
     da2:	0f 2e       	mov	r0, r31
     da4:	fc e6       	ldi	r31, 0x6C	; 108
     da6:	cf 2e       	mov	r12, r31
     da8:	f9 e0       	ldi	r31, 0x09	; 9
     daa:	df 2e       	mov	r13, r31
     dac:	f9 e7       	ldi	r31, 0x79	; 121
     dae:	ef 2e       	mov	r14, r31
     db0:	fa e3       	ldi	r31, 0x3A	; 58
     db2:	ff 2e       	mov	r15, r31
	}
	if (servo_pw > max_pw) {
		servo_pw = max_pw;
	}
	
	PWM_pulse_set(servo_pw);
     db4:	f0 2d       	mov	r31, r0
     db6:	c7 01       	movw	r24, r14
     db8:	b6 01       	movw	r22, r12
     dba:	91 df       	rcall	.-222    	; 0xcde <PWM_pulse_set>

     dbc:	ff 90       	pop	r15
     dbe:	ef 90       	pop	r14
     dc0:	df 90       	pop	r13
     dc2:	cf 90       	pop	r12
     dc4:	08 95       	ret

00000dc6 <solenoid_init>:

#include "solenoid.h"

void solenoid_init(void){
	//initialize PB4 as output, PB4 = ?
	set_bit(DDRB,PB4);
     dc6:	24 9a       	sbi	0x04, 4	; 4
	PORTB |= (1 << PB4);
     dc8:	2c 9a       	sbi	0x05, 4	; 5
     dca:	08 95       	ret

00000dcc <solenoid_fire>:
}

void solenoid_fire(uint8_t button){

		if(button){
     dcc:	88 23       	and	r24, r24
     dce:	11 f0       	breq	.+4      	; 0xdd4 <solenoid_fire+0x8>
		PORTB &= ~(1<<PB4);
     dd0:	2c 98       	cbi	0x05, 4	; 5
     dd2:	08 95       	ret
		} else{
		PORTB |= (1<<PB4);
     dd4:	2c 9a       	sbi	0x05, 4	; 5
     dd6:	08 95       	ret

00000dd8 <SPI_MasterInit>:

#include "SPI.h"
#include "Utilities.h"
void SPI_MasterInit(){
	/* Set MOSI and SCK output, all others input */
	DDRB |= (1<<DDB0)|(1<< DDB7)|(1<<DDB1)|(1<<DDB2); // Setter outputs som rikitg 
     dd8:	84 b1       	in	r24, 0x04	; 4
     dda:	87 68       	ori	r24, 0x87	; 135
     ddc:	84 b9       	out	0x04, r24	; 4
	/* Enable SPI, Master, set clock rate fck/16 */
	SPCR = (1<<MSTR)|(1<<SPR0);
     dde:	81 e1       	ldi	r24, 0x11	; 17
     de0:	8c bd       	out	0x2c, r24	; 44
	SPCR |= (1<<SPE);
     de2:	8c b5       	in	r24, 0x2c	; 44
     de4:	80 64       	ori	r24, 0x40	; 64
     de6:	8c bd       	out	0x2c, r24	; 44
     de8:	08 95       	ret

00000dea <SPI_Read>:
}

char SPI_Read(){
	/* Start transmission */
	SPDR = 0xFF;
     dea:	8f ef       	ldi	r24, 0xFF	; 255
     dec:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(SPSR & (1<<SPIF))){}
     dee:	0d b4       	in	r0, 0x2d	; 45
     df0:	07 fe       	sbrs	r0, 7
     df2:	fd cf       	rjmp	.-6      	; 0xdee <SPI_Read+0x4>
	return SPDR;
     df4:	8e b5       	in	r24, 0x2e	; 46
}
     df6:	08 95       	ret

00000df8 <SPI_Send>:

void SPI_Send(char cData){
	/* Start transmission */
	SPDR = cData;
     df8:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(SPSR & (1<<SPIF))){}
     dfa:	0d b4       	in	r0, 0x2d	; 45
     dfc:	07 fe       	sbrs	r0, 7
     dfe:	fd cf       	rjmp	.-6      	; 0xdfa <SPI_Send+0x2>
     e00:	08 95       	ret

00000e02 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     e02:	8c e0       	ldi	r24, 0x0C	; 12
     e04:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7000b8>
     e08:	8f ef       	ldi	r24, 0xFF	; 255
     e0a:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     e0e:	84 e0       	ldi	r24, 0x04	; 4
     e10:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     e14:	08 95       	ret

00000e16 <TWI_Start_Transceiver_With_Data>:
     e16:	dc 01       	movw	r26, r24
     e18:	ec eb       	ldi	r30, 0xBC	; 188
     e1a:	f0 e0       	ldi	r31, 0x00	; 0
     e1c:	90 81       	ld	r25, Z
     e1e:	90 fd       	sbrc	r25, 0
     e20:	fd cf       	rjmp	.-6      	; 0xe1c <TWI_Start_Transceiver_With_Data+0x6>
     e22:	60 93 47 03 	sts	0x0347, r22	; 0x800347 <TWI_msgSize>
     e26:	8c 91       	ld	r24, X
     e28:	80 93 48 03 	sts	0x0348, r24	; 0x800348 <TWI_buf>
     e2c:	80 fd       	sbrc	r24, 0
     e2e:	0c c0       	rjmp	.+24     	; 0xe48 <TWI_Start_Transceiver_With_Data+0x32>
     e30:	62 30       	cpi	r22, 0x02	; 2
     e32:	50 f0       	brcs	.+20     	; 0xe48 <TWI_Start_Transceiver_With_Data+0x32>
     e34:	fd 01       	movw	r30, r26
     e36:	31 96       	adiw	r30, 0x01	; 1
     e38:	a9 e4       	ldi	r26, 0x49	; 73
     e3a:	b3 e0       	ldi	r27, 0x03	; 3
     e3c:	81 e0       	ldi	r24, 0x01	; 1
     e3e:	91 91       	ld	r25, Z+
     e40:	9d 93       	st	X+, r25
     e42:	8f 5f       	subi	r24, 0xFF	; 255
     e44:	68 13       	cpse	r22, r24
     e46:	fb cf       	rjmp	.-10     	; 0xe3e <TWI_Start_Transceiver_With_Data+0x28>
     e48:	10 92 46 03 	sts	0x0346, r1	; 0x800346 <TWI_statusReg>
     e4c:	88 ef       	ldi	r24, 0xF8	; 248
     e4e:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_state>
     e52:	85 ea       	ldi	r24, 0xA5	; 165
     e54:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     e58:	08 95       	ret

00000e5a <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     e5a:	1f 92       	push	r1
     e5c:	0f 92       	push	r0
     e5e:	0f b6       	in	r0, 0x3f	; 63
     e60:	0f 92       	push	r0
     e62:	11 24       	eor	r1, r1
     e64:	0b b6       	in	r0, 0x3b	; 59
     e66:	0f 92       	push	r0
     e68:	2f 93       	push	r18
     e6a:	3f 93       	push	r19
     e6c:	8f 93       	push	r24
     e6e:	9f 93       	push	r25
     e70:	af 93       	push	r26
     e72:	bf 93       	push	r27
     e74:	ef 93       	push	r30
     e76:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     e78:	e0 91 b9 00 	lds	r30, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     e7c:	8e 2f       	mov	r24, r30
     e7e:	90 e0       	ldi	r25, 0x00	; 0
     e80:	fc 01       	movw	r30, r24
     e82:	38 97       	sbiw	r30, 0x08	; 8
     e84:	e1 35       	cpi	r30, 0x51	; 81
     e86:	f1 05       	cpc	r31, r1
     e88:	08 f0       	brcs	.+2      	; 0xe8c <__vector_39+0x32>
     e8a:	57 c0       	rjmp	.+174    	; 0xf3a <__vector_39+0xe0>
     e8c:	88 27       	eor	r24, r24
     e8e:	ee 58       	subi	r30, 0x8E	; 142
     e90:	ff 4f       	sbci	r31, 0xFF	; 255
     e92:	8f 4f       	sbci	r24, 0xFF	; 255
     e94:	a7 c2       	rjmp	.+1358   	; 0x13e4 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     e96:	10 92 45 03 	sts	0x0345, r1	; 0x800345 <TWI_bufPtr.1672>
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     e9a:	e0 91 45 03 	lds	r30, 0x0345	; 0x800345 <TWI_bufPtr.1672>
     e9e:	80 91 47 03 	lds	r24, 0x0347	; 0x800347 <TWI_msgSize>
     ea2:	e8 17       	cp	r30, r24
     ea4:	70 f4       	brcc	.+28     	; 0xec2 <__vector_39+0x68>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     ea6:	81 e0       	ldi	r24, 0x01	; 1
     ea8:	8e 0f       	add	r24, r30
     eaa:	80 93 45 03 	sts	0x0345, r24	; 0x800345 <TWI_bufPtr.1672>
     eae:	f0 e0       	ldi	r31, 0x00	; 0
     eb0:	e8 5b       	subi	r30, 0xB8	; 184
     eb2:	fc 4f       	sbci	r31, 0xFC	; 252
     eb4:	80 81       	ld	r24, Z
     eb6:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     eba:	85 e8       	ldi	r24, 0x85	; 133
     ebc:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     ec0:	43 c0       	rjmp	.+134    	; 0xf48 <__vector_39+0xee>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     ec2:	80 91 46 03 	lds	r24, 0x0346	; 0x800346 <TWI_statusReg>
     ec6:	81 60       	ori	r24, 0x01	; 1
     ec8:	80 93 46 03 	sts	0x0346, r24	; 0x800346 <TWI_statusReg>
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     ecc:	84 e9       	ldi	r24, 0x94	; 148
     ece:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     ed2:	3a c0       	rjmp	.+116    	; 0xf48 <__vector_39+0xee>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     ed4:	e0 91 45 03 	lds	r30, 0x0345	; 0x800345 <TWI_bufPtr.1672>
     ed8:	81 e0       	ldi	r24, 0x01	; 1
     eda:	8e 0f       	add	r24, r30
     edc:	80 93 45 03 	sts	0x0345, r24	; 0x800345 <TWI_bufPtr.1672>
     ee0:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     ee4:	f0 e0       	ldi	r31, 0x00	; 0
     ee6:	e8 5b       	subi	r30, 0xB8	; 184
     ee8:	fc 4f       	sbci	r31, 0xFC	; 252
     eea:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     eec:	20 91 45 03 	lds	r18, 0x0345	; 0x800345 <TWI_bufPtr.1672>
     ef0:	30 e0       	ldi	r19, 0x00	; 0
     ef2:	80 91 47 03 	lds	r24, 0x0347	; 0x800347 <TWI_msgSize>
     ef6:	90 e0       	ldi	r25, 0x00	; 0
     ef8:	01 97       	sbiw	r24, 0x01	; 1
     efa:	28 17       	cp	r18, r24
     efc:	39 07       	cpc	r19, r25
     efe:	24 f4       	brge	.+8      	; 0xf08 <__vector_39+0xae>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     f00:	85 ec       	ldi	r24, 0xC5	; 197
     f02:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     f06:	20 c0       	rjmp	.+64     	; 0xf48 <__vector_39+0xee>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     f08:	85 e8       	ldi	r24, 0x85	; 133
     f0a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     f0e:	1c c0       	rjmp	.+56     	; 0xf48 <__vector_39+0xee>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     f10:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     f14:	e0 91 45 03 	lds	r30, 0x0345	; 0x800345 <TWI_bufPtr.1672>
     f18:	f0 e0       	ldi	r31, 0x00	; 0
     f1a:	e8 5b       	subi	r30, 0xB8	; 184
     f1c:	fc 4f       	sbci	r31, 0xFC	; 252
     f1e:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     f20:	80 91 46 03 	lds	r24, 0x0346	; 0x800346 <TWI_statusReg>
     f24:	81 60       	ori	r24, 0x01	; 1
     f26:	80 93 46 03 	sts	0x0346, r24	; 0x800346 <TWI_statusReg>
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     f2a:	84 e9       	ldi	r24, 0x94	; 148
     f2c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     f30:	0b c0       	rjmp	.+22     	; 0xf48 <__vector_39+0xee>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     f32:	85 ea       	ldi	r24, 0xA5	; 165
     f34:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     f38:	07 c0       	rjmp	.+14     	; 0xf48 <__vector_39+0xee>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     f3a:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     f3e:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_state>
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     f42:	84 e0       	ldi	r24, 0x04	; 4
     f44:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     f48:	ff 91       	pop	r31
     f4a:	ef 91       	pop	r30
     f4c:	bf 91       	pop	r27
     f4e:	af 91       	pop	r26
     f50:	9f 91       	pop	r25
     f52:	8f 91       	pop	r24
     f54:	3f 91       	pop	r19
     f56:	2f 91       	pop	r18
     f58:	0f 90       	pop	r0
     f5a:	0b be       	out	0x3b, r0	; 59
     f5c:	0f 90       	pop	r0
     f5e:	0f be       	out	0x3f, r0	; 63
     f60:	0f 90       	pop	r0
     f62:	1f 90       	pop	r1
     f64:	18 95       	reti

00000f66 <USART_Transmit>:
}

int USART_Transmit( unsigned char data )
{
	/* Wait for empty transmit buffer */
	while ( !( UCSR0A & (1<<UDRE0)) )
     f66:	e0 ec       	ldi	r30, 0xC0	; 192
     f68:	f0 e0       	ldi	r31, 0x00	; 0
     f6a:	90 81       	ld	r25, Z
     f6c:	95 ff       	sbrs	r25, 5
     f6e:	fd cf       	rjmp	.-6      	; 0xf6a <USART_Transmit+0x4>
	;
	/* Put data into buffer, sends the data */
	UDR0 = data;
     f70:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
	return 0;
}
     f74:	80 e0       	ldi	r24, 0x00	; 0
     f76:	90 e0       	ldi	r25, 0x00	; 0
     f78:	08 95       	ret

00000f7a <USART_Receive>:

int USART_Receive( void )
{
	/* Wait for data to be received */
	while ( !(UCSR0A & (1<<RXC0)) );
     f7a:	e0 ec       	ldi	r30, 0xC0	; 192
     f7c:	f0 e0       	ldi	r31, 0x00	; 0
     f7e:	80 81       	ld	r24, Z
     f80:	88 23       	and	r24, r24
     f82:	ec f7       	brge	.-6      	; 0xf7e <USART_Receive+0x4>
	/* Get and return received data from buffer */
	return UDR0;
     f84:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
     f88:	90 e0       	ldi	r25, 0x00	; 0
     f8a:	08 95       	ret

00000f8c <USART_Init>:

void USART_Init(void){
	//int ubrr = 11; // Usart_init parameter
	/* Set baud rate */
	uint16_t ubrr = F_CPU / 16 / BAUD - 1;
	UBRR0H = (unsigned char)(ubrr>>8);
     f8c:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
	UBRR0L = (unsigned char)ubrr;
     f90:	87 e6       	ldi	r24, 0x67	; 103
     f92:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
	/* Enable receiver and transmitter */
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);
     f96:	88 e1       	ldi	r24, 0x18	; 24
     f98:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7000c1>
	/* Set frame format: 8data, 2stop bit */
	UCSR0C = (1<<USBS0)|(3<<UCSZ00);
     f9c:	8e e0       	ldi	r24, 0x0E	; 14
     f9e:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7000c2>
	fdevopen(USART_Transmit, USART_Receive);
     fa2:	6d eb       	ldi	r22, 0xBD	; 189
     fa4:	77 e0       	ldi	r23, 0x07	; 7
     fa6:	83 eb       	ldi	r24, 0xB3	; 179
     fa8:	97 e0       	ldi	r25, 0x07	; 7
     faa:	33 c2       	rjmp	.+1126   	; 0x1412 <fdevopen>
     fac:	08 95       	ret

00000fae <__subsf3>:
     fae:	50 58       	subi	r21, 0x80	; 128

00000fb0 <__addsf3>:
     fb0:	bb 27       	eor	r27, r27
     fb2:	aa 27       	eor	r26, r26
     fb4:	0e d0       	rcall	.+28     	; 0xfd2 <__addsf3x>
     fb6:	75 c1       	rjmp	.+746    	; 0x12a2 <__fp_round>
     fb8:	66 d1       	rcall	.+716    	; 0x1286 <__fp_pscA>
     fba:	30 f0       	brcs	.+12     	; 0xfc8 <__addsf3+0x18>
     fbc:	6b d1       	rcall	.+726    	; 0x1294 <__fp_pscB>
     fbe:	20 f0       	brcs	.+8      	; 0xfc8 <__addsf3+0x18>
     fc0:	31 f4       	brne	.+12     	; 0xfce <__addsf3+0x1e>
     fc2:	9f 3f       	cpi	r25, 0xFF	; 255
     fc4:	11 f4       	brne	.+4      	; 0xfca <__addsf3+0x1a>
     fc6:	1e f4       	brtc	.+6      	; 0xfce <__addsf3+0x1e>
     fc8:	5b c1       	rjmp	.+694    	; 0x1280 <__fp_nan>
     fca:	0e f4       	brtc	.+2      	; 0xfce <__addsf3+0x1e>
     fcc:	e0 95       	com	r30
     fce:	e7 fb       	bst	r30, 7
     fd0:	51 c1       	rjmp	.+674    	; 0x1274 <__fp_inf>

00000fd2 <__addsf3x>:
     fd2:	e9 2f       	mov	r30, r25
     fd4:	77 d1       	rcall	.+750    	; 0x12c4 <__fp_split3>
     fd6:	80 f3       	brcs	.-32     	; 0xfb8 <__addsf3+0x8>
     fd8:	ba 17       	cp	r27, r26
     fda:	62 07       	cpc	r22, r18
     fdc:	73 07       	cpc	r23, r19
     fde:	84 07       	cpc	r24, r20
     fe0:	95 07       	cpc	r25, r21
     fe2:	18 f0       	brcs	.+6      	; 0xfea <__addsf3x+0x18>
     fe4:	71 f4       	brne	.+28     	; 0x1002 <__addsf3x+0x30>
     fe6:	9e f5       	brtc	.+102    	; 0x104e <__addsf3x+0x7c>
     fe8:	8f c1       	rjmp	.+798    	; 0x1308 <__fp_zero>
     fea:	0e f4       	brtc	.+2      	; 0xfee <__addsf3x+0x1c>
     fec:	e0 95       	com	r30
     fee:	0b 2e       	mov	r0, r27
     ff0:	ba 2f       	mov	r27, r26
     ff2:	a0 2d       	mov	r26, r0
     ff4:	0b 01       	movw	r0, r22
     ff6:	b9 01       	movw	r22, r18
     ff8:	90 01       	movw	r18, r0
     ffa:	0c 01       	movw	r0, r24
     ffc:	ca 01       	movw	r24, r20
     ffe:	a0 01       	movw	r20, r0
    1000:	11 24       	eor	r1, r1
    1002:	ff 27       	eor	r31, r31
    1004:	59 1b       	sub	r21, r25
    1006:	99 f0       	breq	.+38     	; 0x102e <__addsf3x+0x5c>
    1008:	59 3f       	cpi	r21, 0xF9	; 249
    100a:	50 f4       	brcc	.+20     	; 0x1020 <__addsf3x+0x4e>
    100c:	50 3e       	cpi	r21, 0xE0	; 224
    100e:	68 f1       	brcs	.+90     	; 0x106a <__addsf3x+0x98>
    1010:	1a 16       	cp	r1, r26
    1012:	f0 40       	sbci	r31, 0x00	; 0
    1014:	a2 2f       	mov	r26, r18
    1016:	23 2f       	mov	r18, r19
    1018:	34 2f       	mov	r19, r20
    101a:	44 27       	eor	r20, r20
    101c:	58 5f       	subi	r21, 0xF8	; 248
    101e:	f3 cf       	rjmp	.-26     	; 0x1006 <__addsf3x+0x34>
    1020:	46 95       	lsr	r20
    1022:	37 95       	ror	r19
    1024:	27 95       	ror	r18
    1026:	a7 95       	ror	r26
    1028:	f0 40       	sbci	r31, 0x00	; 0
    102a:	53 95       	inc	r21
    102c:	c9 f7       	brne	.-14     	; 0x1020 <__addsf3x+0x4e>
    102e:	7e f4       	brtc	.+30     	; 0x104e <__addsf3x+0x7c>
    1030:	1f 16       	cp	r1, r31
    1032:	ba 0b       	sbc	r27, r26
    1034:	62 0b       	sbc	r22, r18
    1036:	73 0b       	sbc	r23, r19
    1038:	84 0b       	sbc	r24, r20
    103a:	ba f0       	brmi	.+46     	; 0x106a <__addsf3x+0x98>
    103c:	91 50       	subi	r25, 0x01	; 1
    103e:	a1 f0       	breq	.+40     	; 0x1068 <__addsf3x+0x96>
    1040:	ff 0f       	add	r31, r31
    1042:	bb 1f       	adc	r27, r27
    1044:	66 1f       	adc	r22, r22
    1046:	77 1f       	adc	r23, r23
    1048:	88 1f       	adc	r24, r24
    104a:	c2 f7       	brpl	.-16     	; 0x103c <__addsf3x+0x6a>
    104c:	0e c0       	rjmp	.+28     	; 0x106a <__addsf3x+0x98>
    104e:	ba 0f       	add	r27, r26
    1050:	62 1f       	adc	r22, r18
    1052:	73 1f       	adc	r23, r19
    1054:	84 1f       	adc	r24, r20
    1056:	48 f4       	brcc	.+18     	; 0x106a <__addsf3x+0x98>
    1058:	87 95       	ror	r24
    105a:	77 95       	ror	r23
    105c:	67 95       	ror	r22
    105e:	b7 95       	ror	r27
    1060:	f7 95       	ror	r31
    1062:	9e 3f       	cpi	r25, 0xFE	; 254
    1064:	08 f0       	brcs	.+2      	; 0x1068 <__addsf3x+0x96>
    1066:	b3 cf       	rjmp	.-154    	; 0xfce <__addsf3+0x1e>
    1068:	93 95       	inc	r25
    106a:	88 0f       	add	r24, r24
    106c:	08 f0       	brcs	.+2      	; 0x1070 <__addsf3x+0x9e>
    106e:	99 27       	eor	r25, r25
    1070:	ee 0f       	add	r30, r30
    1072:	97 95       	ror	r25
    1074:	87 95       	ror	r24
    1076:	08 95       	ret

00001078 <__cmpsf2>:
    1078:	d9 d0       	rcall	.+434    	; 0x122c <__fp_cmp>
    107a:	08 f4       	brcc	.+2      	; 0x107e <__cmpsf2+0x6>
    107c:	81 e0       	ldi	r24, 0x01	; 1
    107e:	08 95       	ret

00001080 <__divsf3>:
    1080:	0c d0       	rcall	.+24     	; 0x109a <__divsf3x>
    1082:	0f c1       	rjmp	.+542    	; 0x12a2 <__fp_round>
    1084:	07 d1       	rcall	.+526    	; 0x1294 <__fp_pscB>
    1086:	40 f0       	brcs	.+16     	; 0x1098 <__divsf3+0x18>
    1088:	fe d0       	rcall	.+508    	; 0x1286 <__fp_pscA>
    108a:	30 f0       	brcs	.+12     	; 0x1098 <__divsf3+0x18>
    108c:	21 f4       	brne	.+8      	; 0x1096 <__divsf3+0x16>
    108e:	5f 3f       	cpi	r21, 0xFF	; 255
    1090:	19 f0       	breq	.+6      	; 0x1098 <__divsf3+0x18>
    1092:	f0 c0       	rjmp	.+480    	; 0x1274 <__fp_inf>
    1094:	51 11       	cpse	r21, r1
    1096:	39 c1       	rjmp	.+626    	; 0x130a <__fp_szero>
    1098:	f3 c0       	rjmp	.+486    	; 0x1280 <__fp_nan>

0000109a <__divsf3x>:
    109a:	14 d1       	rcall	.+552    	; 0x12c4 <__fp_split3>
    109c:	98 f3       	brcs	.-26     	; 0x1084 <__divsf3+0x4>

0000109e <__divsf3_pse>:
    109e:	99 23       	and	r25, r25
    10a0:	c9 f3       	breq	.-14     	; 0x1094 <__divsf3+0x14>
    10a2:	55 23       	and	r21, r21
    10a4:	b1 f3       	breq	.-20     	; 0x1092 <__divsf3+0x12>
    10a6:	95 1b       	sub	r25, r21
    10a8:	55 0b       	sbc	r21, r21
    10aa:	bb 27       	eor	r27, r27
    10ac:	aa 27       	eor	r26, r26
    10ae:	62 17       	cp	r22, r18
    10b0:	73 07       	cpc	r23, r19
    10b2:	84 07       	cpc	r24, r20
    10b4:	38 f0       	brcs	.+14     	; 0x10c4 <__divsf3_pse+0x26>
    10b6:	9f 5f       	subi	r25, 0xFF	; 255
    10b8:	5f 4f       	sbci	r21, 0xFF	; 255
    10ba:	22 0f       	add	r18, r18
    10bc:	33 1f       	adc	r19, r19
    10be:	44 1f       	adc	r20, r20
    10c0:	aa 1f       	adc	r26, r26
    10c2:	a9 f3       	breq	.-22     	; 0x10ae <__divsf3_pse+0x10>
    10c4:	33 d0       	rcall	.+102    	; 0x112c <__divsf3_pse+0x8e>
    10c6:	0e 2e       	mov	r0, r30
    10c8:	3a f0       	brmi	.+14     	; 0x10d8 <__divsf3_pse+0x3a>
    10ca:	e0 e8       	ldi	r30, 0x80	; 128
    10cc:	30 d0       	rcall	.+96     	; 0x112e <__divsf3_pse+0x90>
    10ce:	91 50       	subi	r25, 0x01	; 1
    10d0:	50 40       	sbci	r21, 0x00	; 0
    10d2:	e6 95       	lsr	r30
    10d4:	00 1c       	adc	r0, r0
    10d6:	ca f7       	brpl	.-14     	; 0x10ca <__divsf3_pse+0x2c>
    10d8:	29 d0       	rcall	.+82     	; 0x112c <__divsf3_pse+0x8e>
    10da:	fe 2f       	mov	r31, r30
    10dc:	27 d0       	rcall	.+78     	; 0x112c <__divsf3_pse+0x8e>
    10de:	66 0f       	add	r22, r22
    10e0:	77 1f       	adc	r23, r23
    10e2:	88 1f       	adc	r24, r24
    10e4:	bb 1f       	adc	r27, r27
    10e6:	26 17       	cp	r18, r22
    10e8:	37 07       	cpc	r19, r23
    10ea:	48 07       	cpc	r20, r24
    10ec:	ab 07       	cpc	r26, r27
    10ee:	b0 e8       	ldi	r27, 0x80	; 128
    10f0:	09 f0       	breq	.+2      	; 0x10f4 <__divsf3_pse+0x56>
    10f2:	bb 0b       	sbc	r27, r27
    10f4:	80 2d       	mov	r24, r0
    10f6:	bf 01       	movw	r22, r30
    10f8:	ff 27       	eor	r31, r31
    10fa:	93 58       	subi	r25, 0x83	; 131
    10fc:	5f 4f       	sbci	r21, 0xFF	; 255
    10fe:	2a f0       	brmi	.+10     	; 0x110a <__divsf3_pse+0x6c>
    1100:	9e 3f       	cpi	r25, 0xFE	; 254
    1102:	51 05       	cpc	r21, r1
    1104:	68 f0       	brcs	.+26     	; 0x1120 <__divsf3_pse+0x82>
    1106:	b6 c0       	rjmp	.+364    	; 0x1274 <__fp_inf>
    1108:	00 c1       	rjmp	.+512    	; 0x130a <__fp_szero>
    110a:	5f 3f       	cpi	r21, 0xFF	; 255
    110c:	ec f3       	brlt	.-6      	; 0x1108 <__divsf3_pse+0x6a>
    110e:	98 3e       	cpi	r25, 0xE8	; 232
    1110:	dc f3       	brlt	.-10     	; 0x1108 <__divsf3_pse+0x6a>
    1112:	86 95       	lsr	r24
    1114:	77 95       	ror	r23
    1116:	67 95       	ror	r22
    1118:	b7 95       	ror	r27
    111a:	f7 95       	ror	r31
    111c:	9f 5f       	subi	r25, 0xFF	; 255
    111e:	c9 f7       	brne	.-14     	; 0x1112 <__divsf3_pse+0x74>
    1120:	88 0f       	add	r24, r24
    1122:	91 1d       	adc	r25, r1
    1124:	96 95       	lsr	r25
    1126:	87 95       	ror	r24
    1128:	97 f9       	bld	r25, 7
    112a:	08 95       	ret
    112c:	e1 e0       	ldi	r30, 0x01	; 1
    112e:	66 0f       	add	r22, r22
    1130:	77 1f       	adc	r23, r23
    1132:	88 1f       	adc	r24, r24
    1134:	bb 1f       	adc	r27, r27
    1136:	62 17       	cp	r22, r18
    1138:	73 07       	cpc	r23, r19
    113a:	84 07       	cpc	r24, r20
    113c:	ba 07       	cpc	r27, r26
    113e:	20 f0       	brcs	.+8      	; 0x1148 <__divsf3_pse+0xaa>
    1140:	62 1b       	sub	r22, r18
    1142:	73 0b       	sbc	r23, r19
    1144:	84 0b       	sbc	r24, r20
    1146:	ba 0b       	sbc	r27, r26
    1148:	ee 1f       	adc	r30, r30
    114a:	88 f7       	brcc	.-30     	; 0x112e <__divsf3_pse+0x90>
    114c:	e0 95       	com	r30
    114e:	08 95       	ret

00001150 <__fixsfsi>:
    1150:	04 d0       	rcall	.+8      	; 0x115a <__fixunssfsi>
    1152:	68 94       	set
    1154:	b1 11       	cpse	r27, r1
    1156:	d9 c0       	rjmp	.+434    	; 0x130a <__fp_szero>
    1158:	08 95       	ret

0000115a <__fixunssfsi>:
    115a:	bc d0       	rcall	.+376    	; 0x12d4 <__fp_splitA>
    115c:	88 f0       	brcs	.+34     	; 0x1180 <__fixunssfsi+0x26>
    115e:	9f 57       	subi	r25, 0x7F	; 127
    1160:	90 f0       	brcs	.+36     	; 0x1186 <__fixunssfsi+0x2c>
    1162:	b9 2f       	mov	r27, r25
    1164:	99 27       	eor	r25, r25
    1166:	b7 51       	subi	r27, 0x17	; 23
    1168:	a0 f0       	brcs	.+40     	; 0x1192 <__fixunssfsi+0x38>
    116a:	d1 f0       	breq	.+52     	; 0x11a0 <__fixunssfsi+0x46>
    116c:	66 0f       	add	r22, r22
    116e:	77 1f       	adc	r23, r23
    1170:	88 1f       	adc	r24, r24
    1172:	99 1f       	adc	r25, r25
    1174:	1a f0       	brmi	.+6      	; 0x117c <__fixunssfsi+0x22>
    1176:	ba 95       	dec	r27
    1178:	c9 f7       	brne	.-14     	; 0x116c <__fixunssfsi+0x12>
    117a:	12 c0       	rjmp	.+36     	; 0x11a0 <__fixunssfsi+0x46>
    117c:	b1 30       	cpi	r27, 0x01	; 1
    117e:	81 f0       	breq	.+32     	; 0x11a0 <__fixunssfsi+0x46>
    1180:	c3 d0       	rcall	.+390    	; 0x1308 <__fp_zero>
    1182:	b1 e0       	ldi	r27, 0x01	; 1
    1184:	08 95       	ret
    1186:	c0 c0       	rjmp	.+384    	; 0x1308 <__fp_zero>
    1188:	67 2f       	mov	r22, r23
    118a:	78 2f       	mov	r23, r24
    118c:	88 27       	eor	r24, r24
    118e:	b8 5f       	subi	r27, 0xF8	; 248
    1190:	39 f0       	breq	.+14     	; 0x11a0 <__fixunssfsi+0x46>
    1192:	b9 3f       	cpi	r27, 0xF9	; 249
    1194:	cc f3       	brlt	.-14     	; 0x1188 <__fixunssfsi+0x2e>
    1196:	86 95       	lsr	r24
    1198:	77 95       	ror	r23
    119a:	67 95       	ror	r22
    119c:	b3 95       	inc	r27
    119e:	d9 f7       	brne	.-10     	; 0x1196 <__fixunssfsi+0x3c>
    11a0:	3e f4       	brtc	.+14     	; 0x11b0 <__fixunssfsi+0x56>
    11a2:	90 95       	com	r25
    11a4:	80 95       	com	r24
    11a6:	70 95       	com	r23
    11a8:	61 95       	neg	r22
    11aa:	7f 4f       	sbci	r23, 0xFF	; 255
    11ac:	8f 4f       	sbci	r24, 0xFF	; 255
    11ae:	9f 4f       	sbci	r25, 0xFF	; 255
    11b0:	08 95       	ret

000011b2 <__floatunsisf>:
    11b2:	e8 94       	clt
    11b4:	09 c0       	rjmp	.+18     	; 0x11c8 <__floatsisf+0x12>

000011b6 <__floatsisf>:
    11b6:	97 fb       	bst	r25, 7
    11b8:	3e f4       	brtc	.+14     	; 0x11c8 <__floatsisf+0x12>
    11ba:	90 95       	com	r25
    11bc:	80 95       	com	r24
    11be:	70 95       	com	r23
    11c0:	61 95       	neg	r22
    11c2:	7f 4f       	sbci	r23, 0xFF	; 255
    11c4:	8f 4f       	sbci	r24, 0xFF	; 255
    11c6:	9f 4f       	sbci	r25, 0xFF	; 255
    11c8:	99 23       	and	r25, r25
    11ca:	a9 f0       	breq	.+42     	; 0x11f6 <__floatsisf+0x40>
    11cc:	f9 2f       	mov	r31, r25
    11ce:	96 e9       	ldi	r25, 0x96	; 150
    11d0:	bb 27       	eor	r27, r27
    11d2:	93 95       	inc	r25
    11d4:	f6 95       	lsr	r31
    11d6:	87 95       	ror	r24
    11d8:	77 95       	ror	r23
    11da:	67 95       	ror	r22
    11dc:	b7 95       	ror	r27
    11de:	f1 11       	cpse	r31, r1
    11e0:	f8 cf       	rjmp	.-16     	; 0x11d2 <__floatsisf+0x1c>
    11e2:	fa f4       	brpl	.+62     	; 0x1222 <__floatsisf+0x6c>
    11e4:	bb 0f       	add	r27, r27
    11e6:	11 f4       	brne	.+4      	; 0x11ec <__floatsisf+0x36>
    11e8:	60 ff       	sbrs	r22, 0
    11ea:	1b c0       	rjmp	.+54     	; 0x1222 <__floatsisf+0x6c>
    11ec:	6f 5f       	subi	r22, 0xFF	; 255
    11ee:	7f 4f       	sbci	r23, 0xFF	; 255
    11f0:	8f 4f       	sbci	r24, 0xFF	; 255
    11f2:	9f 4f       	sbci	r25, 0xFF	; 255
    11f4:	16 c0       	rjmp	.+44     	; 0x1222 <__floatsisf+0x6c>
    11f6:	88 23       	and	r24, r24
    11f8:	11 f0       	breq	.+4      	; 0x11fe <__floatsisf+0x48>
    11fa:	96 e9       	ldi	r25, 0x96	; 150
    11fc:	11 c0       	rjmp	.+34     	; 0x1220 <__floatsisf+0x6a>
    11fe:	77 23       	and	r23, r23
    1200:	21 f0       	breq	.+8      	; 0x120a <__floatsisf+0x54>
    1202:	9e e8       	ldi	r25, 0x8E	; 142
    1204:	87 2f       	mov	r24, r23
    1206:	76 2f       	mov	r23, r22
    1208:	05 c0       	rjmp	.+10     	; 0x1214 <__floatsisf+0x5e>
    120a:	66 23       	and	r22, r22
    120c:	71 f0       	breq	.+28     	; 0x122a <__floatsisf+0x74>
    120e:	96 e8       	ldi	r25, 0x86	; 134
    1210:	86 2f       	mov	r24, r22
    1212:	70 e0       	ldi	r23, 0x00	; 0
    1214:	60 e0       	ldi	r22, 0x00	; 0
    1216:	2a f0       	brmi	.+10     	; 0x1222 <__floatsisf+0x6c>
    1218:	9a 95       	dec	r25
    121a:	66 0f       	add	r22, r22
    121c:	77 1f       	adc	r23, r23
    121e:	88 1f       	adc	r24, r24
    1220:	da f7       	brpl	.-10     	; 0x1218 <__floatsisf+0x62>
    1222:	88 0f       	add	r24, r24
    1224:	96 95       	lsr	r25
    1226:	87 95       	ror	r24
    1228:	97 f9       	bld	r25, 7
    122a:	08 95       	ret

0000122c <__fp_cmp>:
    122c:	99 0f       	add	r25, r25
    122e:	00 08       	sbc	r0, r0
    1230:	55 0f       	add	r21, r21
    1232:	aa 0b       	sbc	r26, r26
    1234:	e0 e8       	ldi	r30, 0x80	; 128
    1236:	fe ef       	ldi	r31, 0xFE	; 254
    1238:	16 16       	cp	r1, r22
    123a:	17 06       	cpc	r1, r23
    123c:	e8 07       	cpc	r30, r24
    123e:	f9 07       	cpc	r31, r25
    1240:	c0 f0       	brcs	.+48     	; 0x1272 <__fp_cmp+0x46>
    1242:	12 16       	cp	r1, r18
    1244:	13 06       	cpc	r1, r19
    1246:	e4 07       	cpc	r30, r20
    1248:	f5 07       	cpc	r31, r21
    124a:	98 f0       	brcs	.+38     	; 0x1272 <__fp_cmp+0x46>
    124c:	62 1b       	sub	r22, r18
    124e:	73 0b       	sbc	r23, r19
    1250:	84 0b       	sbc	r24, r20
    1252:	95 0b       	sbc	r25, r21
    1254:	39 f4       	brne	.+14     	; 0x1264 <__fp_cmp+0x38>
    1256:	0a 26       	eor	r0, r26
    1258:	61 f0       	breq	.+24     	; 0x1272 <__fp_cmp+0x46>
    125a:	23 2b       	or	r18, r19
    125c:	24 2b       	or	r18, r20
    125e:	25 2b       	or	r18, r21
    1260:	21 f4       	brne	.+8      	; 0x126a <__fp_cmp+0x3e>
    1262:	08 95       	ret
    1264:	0a 26       	eor	r0, r26
    1266:	09 f4       	brne	.+2      	; 0x126a <__fp_cmp+0x3e>
    1268:	a1 40       	sbci	r26, 0x01	; 1
    126a:	a6 95       	lsr	r26
    126c:	8f ef       	ldi	r24, 0xFF	; 255
    126e:	81 1d       	adc	r24, r1
    1270:	81 1d       	adc	r24, r1
    1272:	08 95       	ret

00001274 <__fp_inf>:
    1274:	97 f9       	bld	r25, 7
    1276:	9f 67       	ori	r25, 0x7F	; 127
    1278:	80 e8       	ldi	r24, 0x80	; 128
    127a:	70 e0       	ldi	r23, 0x00	; 0
    127c:	60 e0       	ldi	r22, 0x00	; 0
    127e:	08 95       	ret

00001280 <__fp_nan>:
    1280:	9f ef       	ldi	r25, 0xFF	; 255
    1282:	80 ec       	ldi	r24, 0xC0	; 192
    1284:	08 95       	ret

00001286 <__fp_pscA>:
    1286:	00 24       	eor	r0, r0
    1288:	0a 94       	dec	r0
    128a:	16 16       	cp	r1, r22
    128c:	17 06       	cpc	r1, r23
    128e:	18 06       	cpc	r1, r24
    1290:	09 06       	cpc	r0, r25
    1292:	08 95       	ret

00001294 <__fp_pscB>:
    1294:	00 24       	eor	r0, r0
    1296:	0a 94       	dec	r0
    1298:	12 16       	cp	r1, r18
    129a:	13 06       	cpc	r1, r19
    129c:	14 06       	cpc	r1, r20
    129e:	05 06       	cpc	r0, r21
    12a0:	08 95       	ret

000012a2 <__fp_round>:
    12a2:	09 2e       	mov	r0, r25
    12a4:	03 94       	inc	r0
    12a6:	00 0c       	add	r0, r0
    12a8:	11 f4       	brne	.+4      	; 0x12ae <__fp_round+0xc>
    12aa:	88 23       	and	r24, r24
    12ac:	52 f0       	brmi	.+20     	; 0x12c2 <__fp_round+0x20>
    12ae:	bb 0f       	add	r27, r27
    12b0:	40 f4       	brcc	.+16     	; 0x12c2 <__fp_round+0x20>
    12b2:	bf 2b       	or	r27, r31
    12b4:	11 f4       	brne	.+4      	; 0x12ba <__fp_round+0x18>
    12b6:	60 ff       	sbrs	r22, 0
    12b8:	04 c0       	rjmp	.+8      	; 0x12c2 <__fp_round+0x20>
    12ba:	6f 5f       	subi	r22, 0xFF	; 255
    12bc:	7f 4f       	sbci	r23, 0xFF	; 255
    12be:	8f 4f       	sbci	r24, 0xFF	; 255
    12c0:	9f 4f       	sbci	r25, 0xFF	; 255
    12c2:	08 95       	ret

000012c4 <__fp_split3>:
    12c4:	57 fd       	sbrc	r21, 7
    12c6:	90 58       	subi	r25, 0x80	; 128
    12c8:	44 0f       	add	r20, r20
    12ca:	55 1f       	adc	r21, r21
    12cc:	59 f0       	breq	.+22     	; 0x12e4 <__fp_splitA+0x10>
    12ce:	5f 3f       	cpi	r21, 0xFF	; 255
    12d0:	71 f0       	breq	.+28     	; 0x12ee <__fp_splitA+0x1a>
    12d2:	47 95       	ror	r20

000012d4 <__fp_splitA>:
    12d4:	88 0f       	add	r24, r24
    12d6:	97 fb       	bst	r25, 7
    12d8:	99 1f       	adc	r25, r25
    12da:	61 f0       	breq	.+24     	; 0x12f4 <__fp_splitA+0x20>
    12dc:	9f 3f       	cpi	r25, 0xFF	; 255
    12de:	79 f0       	breq	.+30     	; 0x12fe <__fp_splitA+0x2a>
    12e0:	87 95       	ror	r24
    12e2:	08 95       	ret
    12e4:	12 16       	cp	r1, r18
    12e6:	13 06       	cpc	r1, r19
    12e8:	14 06       	cpc	r1, r20
    12ea:	55 1f       	adc	r21, r21
    12ec:	f2 cf       	rjmp	.-28     	; 0x12d2 <__fp_split3+0xe>
    12ee:	46 95       	lsr	r20
    12f0:	f1 df       	rcall	.-30     	; 0x12d4 <__fp_splitA>
    12f2:	08 c0       	rjmp	.+16     	; 0x1304 <__fp_splitA+0x30>
    12f4:	16 16       	cp	r1, r22
    12f6:	17 06       	cpc	r1, r23
    12f8:	18 06       	cpc	r1, r24
    12fa:	99 1f       	adc	r25, r25
    12fc:	f1 cf       	rjmp	.-30     	; 0x12e0 <__fp_splitA+0xc>
    12fe:	86 95       	lsr	r24
    1300:	71 05       	cpc	r23, r1
    1302:	61 05       	cpc	r22, r1
    1304:	08 94       	sec
    1306:	08 95       	ret

00001308 <__fp_zero>:
    1308:	e8 94       	clt

0000130a <__fp_szero>:
    130a:	bb 27       	eor	r27, r27
    130c:	66 27       	eor	r22, r22
    130e:	77 27       	eor	r23, r23
    1310:	cb 01       	movw	r24, r22
    1312:	97 f9       	bld	r25, 7
    1314:	08 95       	ret

00001316 <__gesf2>:
    1316:	8a df       	rcall	.-236    	; 0x122c <__fp_cmp>
    1318:	08 f4       	brcc	.+2      	; 0x131c <__gesf2+0x6>
    131a:	8f ef       	ldi	r24, 0xFF	; 255
    131c:	08 95       	ret

0000131e <__mulsf3>:
    131e:	0b d0       	rcall	.+22     	; 0x1336 <__mulsf3x>
    1320:	c0 cf       	rjmp	.-128    	; 0x12a2 <__fp_round>
    1322:	b1 df       	rcall	.-158    	; 0x1286 <__fp_pscA>
    1324:	28 f0       	brcs	.+10     	; 0x1330 <__mulsf3+0x12>
    1326:	b6 df       	rcall	.-148    	; 0x1294 <__fp_pscB>
    1328:	18 f0       	brcs	.+6      	; 0x1330 <__mulsf3+0x12>
    132a:	95 23       	and	r25, r21
    132c:	09 f0       	breq	.+2      	; 0x1330 <__mulsf3+0x12>
    132e:	a2 cf       	rjmp	.-188    	; 0x1274 <__fp_inf>
    1330:	a7 cf       	rjmp	.-178    	; 0x1280 <__fp_nan>
    1332:	11 24       	eor	r1, r1
    1334:	ea cf       	rjmp	.-44     	; 0x130a <__fp_szero>

00001336 <__mulsf3x>:
    1336:	c6 df       	rcall	.-116    	; 0x12c4 <__fp_split3>
    1338:	a0 f3       	brcs	.-24     	; 0x1322 <__mulsf3+0x4>

0000133a <__mulsf3_pse>:
    133a:	95 9f       	mul	r25, r21
    133c:	d1 f3       	breq	.-12     	; 0x1332 <__mulsf3+0x14>
    133e:	95 0f       	add	r25, r21
    1340:	50 e0       	ldi	r21, 0x00	; 0
    1342:	55 1f       	adc	r21, r21
    1344:	62 9f       	mul	r22, r18
    1346:	f0 01       	movw	r30, r0
    1348:	72 9f       	mul	r23, r18
    134a:	bb 27       	eor	r27, r27
    134c:	f0 0d       	add	r31, r0
    134e:	b1 1d       	adc	r27, r1
    1350:	63 9f       	mul	r22, r19
    1352:	aa 27       	eor	r26, r26
    1354:	f0 0d       	add	r31, r0
    1356:	b1 1d       	adc	r27, r1
    1358:	aa 1f       	adc	r26, r26
    135a:	64 9f       	mul	r22, r20
    135c:	66 27       	eor	r22, r22
    135e:	b0 0d       	add	r27, r0
    1360:	a1 1d       	adc	r26, r1
    1362:	66 1f       	adc	r22, r22
    1364:	82 9f       	mul	r24, r18
    1366:	22 27       	eor	r18, r18
    1368:	b0 0d       	add	r27, r0
    136a:	a1 1d       	adc	r26, r1
    136c:	62 1f       	adc	r22, r18
    136e:	73 9f       	mul	r23, r19
    1370:	b0 0d       	add	r27, r0
    1372:	a1 1d       	adc	r26, r1
    1374:	62 1f       	adc	r22, r18
    1376:	83 9f       	mul	r24, r19
    1378:	a0 0d       	add	r26, r0
    137a:	61 1d       	adc	r22, r1
    137c:	22 1f       	adc	r18, r18
    137e:	74 9f       	mul	r23, r20
    1380:	33 27       	eor	r19, r19
    1382:	a0 0d       	add	r26, r0
    1384:	61 1d       	adc	r22, r1
    1386:	23 1f       	adc	r18, r19
    1388:	84 9f       	mul	r24, r20
    138a:	60 0d       	add	r22, r0
    138c:	21 1d       	adc	r18, r1
    138e:	82 2f       	mov	r24, r18
    1390:	76 2f       	mov	r23, r22
    1392:	6a 2f       	mov	r22, r26
    1394:	11 24       	eor	r1, r1
    1396:	9f 57       	subi	r25, 0x7F	; 127
    1398:	50 40       	sbci	r21, 0x00	; 0
    139a:	8a f0       	brmi	.+34     	; 0x13be <__mulsf3_pse+0x84>
    139c:	e1 f0       	breq	.+56     	; 0x13d6 <__mulsf3_pse+0x9c>
    139e:	88 23       	and	r24, r24
    13a0:	4a f0       	brmi	.+18     	; 0x13b4 <__mulsf3_pse+0x7a>
    13a2:	ee 0f       	add	r30, r30
    13a4:	ff 1f       	adc	r31, r31
    13a6:	bb 1f       	adc	r27, r27
    13a8:	66 1f       	adc	r22, r22
    13aa:	77 1f       	adc	r23, r23
    13ac:	88 1f       	adc	r24, r24
    13ae:	91 50       	subi	r25, 0x01	; 1
    13b0:	50 40       	sbci	r21, 0x00	; 0
    13b2:	a9 f7       	brne	.-22     	; 0x139e <__mulsf3_pse+0x64>
    13b4:	9e 3f       	cpi	r25, 0xFE	; 254
    13b6:	51 05       	cpc	r21, r1
    13b8:	70 f0       	brcs	.+28     	; 0x13d6 <__mulsf3_pse+0x9c>
    13ba:	5c cf       	rjmp	.-328    	; 0x1274 <__fp_inf>
    13bc:	a6 cf       	rjmp	.-180    	; 0x130a <__fp_szero>
    13be:	5f 3f       	cpi	r21, 0xFF	; 255
    13c0:	ec f3       	brlt	.-6      	; 0x13bc <__mulsf3_pse+0x82>
    13c2:	98 3e       	cpi	r25, 0xE8	; 232
    13c4:	dc f3       	brlt	.-10     	; 0x13bc <__mulsf3_pse+0x82>
    13c6:	86 95       	lsr	r24
    13c8:	77 95       	ror	r23
    13ca:	67 95       	ror	r22
    13cc:	b7 95       	ror	r27
    13ce:	f7 95       	ror	r31
    13d0:	e7 95       	ror	r30
    13d2:	9f 5f       	subi	r25, 0xFF	; 255
    13d4:	c1 f7       	brne	.-16     	; 0x13c6 <__mulsf3_pse+0x8c>
    13d6:	fe 2b       	or	r31, r30
    13d8:	88 0f       	add	r24, r24
    13da:	91 1d       	adc	r25, r1
    13dc:	96 95       	lsr	r25
    13de:	87 95       	ror	r24
    13e0:	97 f9       	bld	r25, 7
    13e2:	08 95       	ret

000013e4 <__tablejump2__>:
    13e4:	ee 0f       	add	r30, r30
    13e6:	ff 1f       	adc	r31, r31
    13e8:	88 1f       	adc	r24, r24
    13ea:	8b bf       	out	0x3b, r24	; 59
    13ec:	07 90       	elpm	r0, Z+
    13ee:	f6 91       	elpm	r31, Z
    13f0:	e0 2d       	mov	r30, r0
    13f2:	19 94       	eijmp

000013f4 <__umulhisi3>:
    13f4:	a2 9f       	mul	r26, r18
    13f6:	b0 01       	movw	r22, r0
    13f8:	b3 9f       	mul	r27, r19
    13fa:	c0 01       	movw	r24, r0
    13fc:	a3 9f       	mul	r26, r19
    13fe:	70 0d       	add	r23, r0
    1400:	81 1d       	adc	r24, r1
    1402:	11 24       	eor	r1, r1
    1404:	91 1d       	adc	r25, r1
    1406:	b2 9f       	mul	r27, r18
    1408:	70 0d       	add	r23, r0
    140a:	81 1d       	adc	r24, r1
    140c:	11 24       	eor	r1, r1
    140e:	91 1d       	adc	r25, r1
    1410:	08 95       	ret

00001412 <fdevopen>:
    1412:	0f 93       	push	r16
    1414:	1f 93       	push	r17
    1416:	cf 93       	push	r28
    1418:	df 93       	push	r29
    141a:	00 97       	sbiw	r24, 0x00	; 0
    141c:	31 f4       	brne	.+12     	; 0x142a <fdevopen+0x18>
    141e:	61 15       	cp	r22, r1
    1420:	71 05       	cpc	r23, r1
    1422:	19 f4       	brne	.+6      	; 0x142a <fdevopen+0x18>
    1424:	80 e0       	ldi	r24, 0x00	; 0
    1426:	90 e0       	ldi	r25, 0x00	; 0
    1428:	39 c0       	rjmp	.+114    	; 0x149c <fdevopen+0x8a>
    142a:	8b 01       	movw	r16, r22
    142c:	ec 01       	movw	r28, r24
    142e:	6e e0       	ldi	r22, 0x0E	; 14
    1430:	70 e0       	ldi	r23, 0x00	; 0
    1432:	81 e0       	ldi	r24, 0x01	; 1
    1434:	90 e0       	ldi	r25, 0x00	; 0
    1436:	4c d2       	rcall	.+1176   	; 0x18d0 <calloc>
    1438:	fc 01       	movw	r30, r24
    143a:	89 2b       	or	r24, r25
    143c:	99 f3       	breq	.-26     	; 0x1424 <fdevopen+0x12>
    143e:	80 e8       	ldi	r24, 0x80	; 128
    1440:	83 83       	std	Z+3, r24	; 0x03
    1442:	01 15       	cp	r16, r1
    1444:	11 05       	cpc	r17, r1
    1446:	71 f0       	breq	.+28     	; 0x1464 <fdevopen+0x52>
    1448:	13 87       	std	Z+11, r17	; 0x0b
    144a:	02 87       	std	Z+10, r16	; 0x0a
    144c:	81 e8       	ldi	r24, 0x81	; 129
    144e:	83 83       	std	Z+3, r24	; 0x03
    1450:	80 91 4c 03 	lds	r24, 0x034C	; 0x80034c <__iob>
    1454:	90 91 4d 03 	lds	r25, 0x034D	; 0x80034d <__iob+0x1>
    1458:	89 2b       	or	r24, r25
    145a:	21 f4       	brne	.+8      	; 0x1464 <fdevopen+0x52>
    145c:	f0 93 4d 03 	sts	0x034D, r31	; 0x80034d <__iob+0x1>
    1460:	e0 93 4c 03 	sts	0x034C, r30	; 0x80034c <__iob>
    1464:	20 97       	sbiw	r28, 0x00	; 0
    1466:	c9 f0       	breq	.+50     	; 0x149a <fdevopen+0x88>
    1468:	d1 87       	std	Z+9, r29	; 0x09
    146a:	c0 87       	std	Z+8, r28	; 0x08
    146c:	83 81       	ldd	r24, Z+3	; 0x03
    146e:	82 60       	ori	r24, 0x02	; 2
    1470:	83 83       	std	Z+3, r24	; 0x03
    1472:	80 91 4e 03 	lds	r24, 0x034E	; 0x80034e <__iob+0x2>
    1476:	90 91 4f 03 	lds	r25, 0x034F	; 0x80034f <__iob+0x3>
    147a:	89 2b       	or	r24, r25
    147c:	71 f4       	brne	.+28     	; 0x149a <fdevopen+0x88>
    147e:	f0 93 4f 03 	sts	0x034F, r31	; 0x80034f <__iob+0x3>
    1482:	e0 93 4e 03 	sts	0x034E, r30	; 0x80034e <__iob+0x2>
    1486:	80 91 50 03 	lds	r24, 0x0350	; 0x800350 <__iob+0x4>
    148a:	90 91 51 03 	lds	r25, 0x0351	; 0x800351 <__iob+0x5>
    148e:	89 2b       	or	r24, r25
    1490:	21 f4       	brne	.+8      	; 0x149a <fdevopen+0x88>
    1492:	f0 93 51 03 	sts	0x0351, r31	; 0x800351 <__iob+0x5>
    1496:	e0 93 50 03 	sts	0x0350, r30	; 0x800350 <__iob+0x4>
    149a:	cf 01       	movw	r24, r30
    149c:	df 91       	pop	r29
    149e:	cf 91       	pop	r28
    14a0:	1f 91       	pop	r17
    14a2:	0f 91       	pop	r16
    14a4:	08 95       	ret

000014a6 <printf>:
    14a6:	cf 93       	push	r28
    14a8:	df 93       	push	r29
    14aa:	cd b7       	in	r28, 0x3d	; 61
    14ac:	de b7       	in	r29, 0x3e	; 62
    14ae:	ae 01       	movw	r20, r28
    14b0:	4a 5f       	subi	r20, 0xFA	; 250
    14b2:	5f 4f       	sbci	r21, 0xFF	; 255
    14b4:	fa 01       	movw	r30, r20
    14b6:	61 91       	ld	r22, Z+
    14b8:	71 91       	ld	r23, Z+
    14ba:	af 01       	movw	r20, r30
    14bc:	80 91 4e 03 	lds	r24, 0x034E	; 0x80034e <__iob+0x2>
    14c0:	90 91 4f 03 	lds	r25, 0x034F	; 0x80034f <__iob+0x3>
    14c4:	08 d0       	rcall	.+16     	; 0x14d6 <vfprintf>
    14c6:	df 91       	pop	r29
    14c8:	cf 91       	pop	r28
    14ca:	08 95       	ret

000014cc <putchar>:
    14cc:	60 91 4e 03 	lds	r22, 0x034E	; 0x80034e <__iob+0x2>
    14d0:	70 91 4f 03 	lds	r23, 0x034F	; 0x80034f <__iob+0x3>
    14d4:	55 c3       	rjmp	.+1706   	; 0x1b80 <fputc>

000014d6 <vfprintf>:
    14d6:	2f 92       	push	r2
    14d8:	3f 92       	push	r3
    14da:	4f 92       	push	r4
    14dc:	5f 92       	push	r5
    14de:	6f 92       	push	r6
    14e0:	7f 92       	push	r7
    14e2:	8f 92       	push	r8
    14e4:	9f 92       	push	r9
    14e6:	af 92       	push	r10
    14e8:	bf 92       	push	r11
    14ea:	cf 92       	push	r12
    14ec:	df 92       	push	r13
    14ee:	ef 92       	push	r14
    14f0:	ff 92       	push	r15
    14f2:	0f 93       	push	r16
    14f4:	1f 93       	push	r17
    14f6:	cf 93       	push	r28
    14f8:	df 93       	push	r29
    14fa:	cd b7       	in	r28, 0x3d	; 61
    14fc:	de b7       	in	r29, 0x3e	; 62
    14fe:	2b 97       	sbiw	r28, 0x0b	; 11
    1500:	0f b6       	in	r0, 0x3f	; 63
    1502:	f8 94       	cli
    1504:	de bf       	out	0x3e, r29	; 62
    1506:	0f be       	out	0x3f, r0	; 63
    1508:	cd bf       	out	0x3d, r28	; 61
    150a:	6c 01       	movw	r12, r24
    150c:	7b 01       	movw	r14, r22
    150e:	8a 01       	movw	r16, r20
    1510:	fc 01       	movw	r30, r24
    1512:	17 82       	std	Z+7, r1	; 0x07
    1514:	16 82       	std	Z+6, r1	; 0x06
    1516:	83 81       	ldd	r24, Z+3	; 0x03
    1518:	81 ff       	sbrs	r24, 1
    151a:	bf c1       	rjmp	.+894    	; 0x189a <vfprintf+0x3c4>
    151c:	ce 01       	movw	r24, r28
    151e:	01 96       	adiw	r24, 0x01	; 1
    1520:	3c 01       	movw	r6, r24
    1522:	f6 01       	movw	r30, r12
    1524:	93 81       	ldd	r25, Z+3	; 0x03
    1526:	f7 01       	movw	r30, r14
    1528:	93 fd       	sbrc	r25, 3
    152a:	85 91       	lpm	r24, Z+
    152c:	93 ff       	sbrs	r25, 3
    152e:	81 91       	ld	r24, Z+
    1530:	7f 01       	movw	r14, r30
    1532:	88 23       	and	r24, r24
    1534:	09 f4       	brne	.+2      	; 0x1538 <vfprintf+0x62>
    1536:	ad c1       	rjmp	.+858    	; 0x1892 <vfprintf+0x3bc>
    1538:	85 32       	cpi	r24, 0x25	; 37
    153a:	39 f4       	brne	.+14     	; 0x154a <vfprintf+0x74>
    153c:	93 fd       	sbrc	r25, 3
    153e:	85 91       	lpm	r24, Z+
    1540:	93 ff       	sbrs	r25, 3
    1542:	81 91       	ld	r24, Z+
    1544:	7f 01       	movw	r14, r30
    1546:	85 32       	cpi	r24, 0x25	; 37
    1548:	21 f4       	brne	.+8      	; 0x1552 <vfprintf+0x7c>
    154a:	b6 01       	movw	r22, r12
    154c:	90 e0       	ldi	r25, 0x00	; 0
    154e:	18 d3       	rcall	.+1584   	; 0x1b80 <fputc>
    1550:	e8 cf       	rjmp	.-48     	; 0x1522 <vfprintf+0x4c>
    1552:	91 2c       	mov	r9, r1
    1554:	21 2c       	mov	r2, r1
    1556:	31 2c       	mov	r3, r1
    1558:	ff e1       	ldi	r31, 0x1F	; 31
    155a:	f3 15       	cp	r31, r3
    155c:	d8 f0       	brcs	.+54     	; 0x1594 <vfprintf+0xbe>
    155e:	8b 32       	cpi	r24, 0x2B	; 43
    1560:	79 f0       	breq	.+30     	; 0x1580 <vfprintf+0xaa>
    1562:	38 f4       	brcc	.+14     	; 0x1572 <vfprintf+0x9c>
    1564:	80 32       	cpi	r24, 0x20	; 32
    1566:	79 f0       	breq	.+30     	; 0x1586 <vfprintf+0xb0>
    1568:	83 32       	cpi	r24, 0x23	; 35
    156a:	a1 f4       	brne	.+40     	; 0x1594 <vfprintf+0xbe>
    156c:	23 2d       	mov	r18, r3
    156e:	20 61       	ori	r18, 0x10	; 16
    1570:	1d c0       	rjmp	.+58     	; 0x15ac <vfprintf+0xd6>
    1572:	8d 32       	cpi	r24, 0x2D	; 45
    1574:	61 f0       	breq	.+24     	; 0x158e <vfprintf+0xb8>
    1576:	80 33       	cpi	r24, 0x30	; 48
    1578:	69 f4       	brne	.+26     	; 0x1594 <vfprintf+0xbe>
    157a:	23 2d       	mov	r18, r3
    157c:	21 60       	ori	r18, 0x01	; 1
    157e:	16 c0       	rjmp	.+44     	; 0x15ac <vfprintf+0xd6>
    1580:	83 2d       	mov	r24, r3
    1582:	82 60       	ori	r24, 0x02	; 2
    1584:	38 2e       	mov	r3, r24
    1586:	e3 2d       	mov	r30, r3
    1588:	e4 60       	ori	r30, 0x04	; 4
    158a:	3e 2e       	mov	r3, r30
    158c:	2a c0       	rjmp	.+84     	; 0x15e2 <vfprintf+0x10c>
    158e:	f3 2d       	mov	r31, r3
    1590:	f8 60       	ori	r31, 0x08	; 8
    1592:	1d c0       	rjmp	.+58     	; 0x15ce <vfprintf+0xf8>
    1594:	37 fc       	sbrc	r3, 7
    1596:	2d c0       	rjmp	.+90     	; 0x15f2 <vfprintf+0x11c>
    1598:	20 ed       	ldi	r18, 0xD0	; 208
    159a:	28 0f       	add	r18, r24
    159c:	2a 30       	cpi	r18, 0x0A	; 10
    159e:	40 f0       	brcs	.+16     	; 0x15b0 <vfprintf+0xda>
    15a0:	8e 32       	cpi	r24, 0x2E	; 46
    15a2:	b9 f4       	brne	.+46     	; 0x15d2 <vfprintf+0xfc>
    15a4:	36 fc       	sbrc	r3, 6
    15a6:	75 c1       	rjmp	.+746    	; 0x1892 <vfprintf+0x3bc>
    15a8:	23 2d       	mov	r18, r3
    15aa:	20 64       	ori	r18, 0x40	; 64
    15ac:	32 2e       	mov	r3, r18
    15ae:	19 c0       	rjmp	.+50     	; 0x15e2 <vfprintf+0x10c>
    15b0:	36 fe       	sbrs	r3, 6
    15b2:	06 c0       	rjmp	.+12     	; 0x15c0 <vfprintf+0xea>
    15b4:	8a e0       	ldi	r24, 0x0A	; 10
    15b6:	98 9e       	mul	r9, r24
    15b8:	20 0d       	add	r18, r0
    15ba:	11 24       	eor	r1, r1
    15bc:	92 2e       	mov	r9, r18
    15be:	11 c0       	rjmp	.+34     	; 0x15e2 <vfprintf+0x10c>
    15c0:	ea e0       	ldi	r30, 0x0A	; 10
    15c2:	2e 9e       	mul	r2, r30
    15c4:	20 0d       	add	r18, r0
    15c6:	11 24       	eor	r1, r1
    15c8:	22 2e       	mov	r2, r18
    15ca:	f3 2d       	mov	r31, r3
    15cc:	f0 62       	ori	r31, 0x20	; 32
    15ce:	3f 2e       	mov	r3, r31
    15d0:	08 c0       	rjmp	.+16     	; 0x15e2 <vfprintf+0x10c>
    15d2:	8c 36       	cpi	r24, 0x6C	; 108
    15d4:	21 f4       	brne	.+8      	; 0x15de <vfprintf+0x108>
    15d6:	83 2d       	mov	r24, r3
    15d8:	80 68       	ori	r24, 0x80	; 128
    15da:	38 2e       	mov	r3, r24
    15dc:	02 c0       	rjmp	.+4      	; 0x15e2 <vfprintf+0x10c>
    15de:	88 36       	cpi	r24, 0x68	; 104
    15e0:	41 f4       	brne	.+16     	; 0x15f2 <vfprintf+0x11c>
    15e2:	f7 01       	movw	r30, r14
    15e4:	93 fd       	sbrc	r25, 3
    15e6:	85 91       	lpm	r24, Z+
    15e8:	93 ff       	sbrs	r25, 3
    15ea:	81 91       	ld	r24, Z+
    15ec:	7f 01       	movw	r14, r30
    15ee:	81 11       	cpse	r24, r1
    15f0:	b3 cf       	rjmp	.-154    	; 0x1558 <vfprintf+0x82>
    15f2:	98 2f       	mov	r25, r24
    15f4:	9f 7d       	andi	r25, 0xDF	; 223
    15f6:	95 54       	subi	r25, 0x45	; 69
    15f8:	93 30       	cpi	r25, 0x03	; 3
    15fa:	28 f4       	brcc	.+10     	; 0x1606 <vfprintf+0x130>
    15fc:	0c 5f       	subi	r16, 0xFC	; 252
    15fe:	1f 4f       	sbci	r17, 0xFF	; 255
    1600:	9f e3       	ldi	r25, 0x3F	; 63
    1602:	99 83       	std	Y+1, r25	; 0x01
    1604:	0d c0       	rjmp	.+26     	; 0x1620 <vfprintf+0x14a>
    1606:	83 36       	cpi	r24, 0x63	; 99
    1608:	31 f0       	breq	.+12     	; 0x1616 <vfprintf+0x140>
    160a:	83 37       	cpi	r24, 0x73	; 115
    160c:	71 f0       	breq	.+28     	; 0x162a <vfprintf+0x154>
    160e:	83 35       	cpi	r24, 0x53	; 83
    1610:	09 f0       	breq	.+2      	; 0x1614 <vfprintf+0x13e>
    1612:	55 c0       	rjmp	.+170    	; 0x16be <vfprintf+0x1e8>
    1614:	20 c0       	rjmp	.+64     	; 0x1656 <vfprintf+0x180>
    1616:	f8 01       	movw	r30, r16
    1618:	80 81       	ld	r24, Z
    161a:	89 83       	std	Y+1, r24	; 0x01
    161c:	0e 5f       	subi	r16, 0xFE	; 254
    161e:	1f 4f       	sbci	r17, 0xFF	; 255
    1620:	88 24       	eor	r8, r8
    1622:	83 94       	inc	r8
    1624:	91 2c       	mov	r9, r1
    1626:	53 01       	movw	r10, r6
    1628:	12 c0       	rjmp	.+36     	; 0x164e <vfprintf+0x178>
    162a:	28 01       	movw	r4, r16
    162c:	f2 e0       	ldi	r31, 0x02	; 2
    162e:	4f 0e       	add	r4, r31
    1630:	51 1c       	adc	r5, r1
    1632:	f8 01       	movw	r30, r16
    1634:	a0 80       	ld	r10, Z
    1636:	b1 80       	ldd	r11, Z+1	; 0x01
    1638:	36 fe       	sbrs	r3, 6
    163a:	03 c0       	rjmp	.+6      	; 0x1642 <vfprintf+0x16c>
    163c:	69 2d       	mov	r22, r9
    163e:	70 e0       	ldi	r23, 0x00	; 0
    1640:	02 c0       	rjmp	.+4      	; 0x1646 <vfprintf+0x170>
    1642:	6f ef       	ldi	r22, 0xFF	; 255
    1644:	7f ef       	ldi	r23, 0xFF	; 255
    1646:	c5 01       	movw	r24, r10
    1648:	90 d2       	rcall	.+1312   	; 0x1b6a <strnlen>
    164a:	4c 01       	movw	r8, r24
    164c:	82 01       	movw	r16, r4
    164e:	f3 2d       	mov	r31, r3
    1650:	ff 77       	andi	r31, 0x7F	; 127
    1652:	3f 2e       	mov	r3, r31
    1654:	15 c0       	rjmp	.+42     	; 0x1680 <vfprintf+0x1aa>
    1656:	28 01       	movw	r4, r16
    1658:	22 e0       	ldi	r18, 0x02	; 2
    165a:	42 0e       	add	r4, r18
    165c:	51 1c       	adc	r5, r1
    165e:	f8 01       	movw	r30, r16
    1660:	a0 80       	ld	r10, Z
    1662:	b1 80       	ldd	r11, Z+1	; 0x01
    1664:	36 fe       	sbrs	r3, 6
    1666:	03 c0       	rjmp	.+6      	; 0x166e <vfprintf+0x198>
    1668:	69 2d       	mov	r22, r9
    166a:	70 e0       	ldi	r23, 0x00	; 0
    166c:	02 c0       	rjmp	.+4      	; 0x1672 <vfprintf+0x19c>
    166e:	6f ef       	ldi	r22, 0xFF	; 255
    1670:	7f ef       	ldi	r23, 0xFF	; 255
    1672:	c5 01       	movw	r24, r10
    1674:	68 d2       	rcall	.+1232   	; 0x1b46 <strnlen_P>
    1676:	4c 01       	movw	r8, r24
    1678:	f3 2d       	mov	r31, r3
    167a:	f0 68       	ori	r31, 0x80	; 128
    167c:	3f 2e       	mov	r3, r31
    167e:	82 01       	movw	r16, r4
    1680:	33 fc       	sbrc	r3, 3
    1682:	19 c0       	rjmp	.+50     	; 0x16b6 <vfprintf+0x1e0>
    1684:	82 2d       	mov	r24, r2
    1686:	90 e0       	ldi	r25, 0x00	; 0
    1688:	88 16       	cp	r8, r24
    168a:	99 06       	cpc	r9, r25
    168c:	a0 f4       	brcc	.+40     	; 0x16b6 <vfprintf+0x1e0>
    168e:	b6 01       	movw	r22, r12
    1690:	80 e2       	ldi	r24, 0x20	; 32
    1692:	90 e0       	ldi	r25, 0x00	; 0
    1694:	75 d2       	rcall	.+1258   	; 0x1b80 <fputc>
    1696:	2a 94       	dec	r2
    1698:	f5 cf       	rjmp	.-22     	; 0x1684 <vfprintf+0x1ae>
    169a:	f5 01       	movw	r30, r10
    169c:	37 fc       	sbrc	r3, 7
    169e:	85 91       	lpm	r24, Z+
    16a0:	37 fe       	sbrs	r3, 7
    16a2:	81 91       	ld	r24, Z+
    16a4:	5f 01       	movw	r10, r30
    16a6:	b6 01       	movw	r22, r12
    16a8:	90 e0       	ldi	r25, 0x00	; 0
    16aa:	6a d2       	rcall	.+1236   	; 0x1b80 <fputc>
    16ac:	21 10       	cpse	r2, r1
    16ae:	2a 94       	dec	r2
    16b0:	21 e0       	ldi	r18, 0x01	; 1
    16b2:	82 1a       	sub	r8, r18
    16b4:	91 08       	sbc	r9, r1
    16b6:	81 14       	cp	r8, r1
    16b8:	91 04       	cpc	r9, r1
    16ba:	79 f7       	brne	.-34     	; 0x169a <vfprintf+0x1c4>
    16bc:	e1 c0       	rjmp	.+450    	; 0x1880 <vfprintf+0x3aa>
    16be:	84 36       	cpi	r24, 0x64	; 100
    16c0:	11 f0       	breq	.+4      	; 0x16c6 <vfprintf+0x1f0>
    16c2:	89 36       	cpi	r24, 0x69	; 105
    16c4:	39 f5       	brne	.+78     	; 0x1714 <vfprintf+0x23e>
    16c6:	f8 01       	movw	r30, r16
    16c8:	37 fe       	sbrs	r3, 7
    16ca:	07 c0       	rjmp	.+14     	; 0x16da <vfprintf+0x204>
    16cc:	60 81       	ld	r22, Z
    16ce:	71 81       	ldd	r23, Z+1	; 0x01
    16d0:	82 81       	ldd	r24, Z+2	; 0x02
    16d2:	93 81       	ldd	r25, Z+3	; 0x03
    16d4:	0c 5f       	subi	r16, 0xFC	; 252
    16d6:	1f 4f       	sbci	r17, 0xFF	; 255
    16d8:	08 c0       	rjmp	.+16     	; 0x16ea <vfprintf+0x214>
    16da:	60 81       	ld	r22, Z
    16dc:	71 81       	ldd	r23, Z+1	; 0x01
    16de:	07 2e       	mov	r0, r23
    16e0:	00 0c       	add	r0, r0
    16e2:	88 0b       	sbc	r24, r24
    16e4:	99 0b       	sbc	r25, r25
    16e6:	0e 5f       	subi	r16, 0xFE	; 254
    16e8:	1f 4f       	sbci	r17, 0xFF	; 255
    16ea:	f3 2d       	mov	r31, r3
    16ec:	ff 76       	andi	r31, 0x6F	; 111
    16ee:	3f 2e       	mov	r3, r31
    16f0:	97 ff       	sbrs	r25, 7
    16f2:	09 c0       	rjmp	.+18     	; 0x1706 <vfprintf+0x230>
    16f4:	90 95       	com	r25
    16f6:	80 95       	com	r24
    16f8:	70 95       	com	r23
    16fa:	61 95       	neg	r22
    16fc:	7f 4f       	sbci	r23, 0xFF	; 255
    16fe:	8f 4f       	sbci	r24, 0xFF	; 255
    1700:	9f 4f       	sbci	r25, 0xFF	; 255
    1702:	f0 68       	ori	r31, 0x80	; 128
    1704:	3f 2e       	mov	r3, r31
    1706:	2a e0       	ldi	r18, 0x0A	; 10
    1708:	30 e0       	ldi	r19, 0x00	; 0
    170a:	a3 01       	movw	r20, r6
    170c:	75 d2       	rcall	.+1258   	; 0x1bf8 <__ultoa_invert>
    170e:	88 2e       	mov	r8, r24
    1710:	86 18       	sub	r8, r6
    1712:	44 c0       	rjmp	.+136    	; 0x179c <vfprintf+0x2c6>
    1714:	85 37       	cpi	r24, 0x75	; 117
    1716:	31 f4       	brne	.+12     	; 0x1724 <vfprintf+0x24e>
    1718:	23 2d       	mov	r18, r3
    171a:	2f 7e       	andi	r18, 0xEF	; 239
    171c:	b2 2e       	mov	r11, r18
    171e:	2a e0       	ldi	r18, 0x0A	; 10
    1720:	30 e0       	ldi	r19, 0x00	; 0
    1722:	25 c0       	rjmp	.+74     	; 0x176e <vfprintf+0x298>
    1724:	93 2d       	mov	r25, r3
    1726:	99 7f       	andi	r25, 0xF9	; 249
    1728:	b9 2e       	mov	r11, r25
    172a:	8f 36       	cpi	r24, 0x6F	; 111
    172c:	c1 f0       	breq	.+48     	; 0x175e <vfprintf+0x288>
    172e:	18 f4       	brcc	.+6      	; 0x1736 <vfprintf+0x260>
    1730:	88 35       	cpi	r24, 0x58	; 88
    1732:	79 f0       	breq	.+30     	; 0x1752 <vfprintf+0x27c>
    1734:	ae c0       	rjmp	.+348    	; 0x1892 <vfprintf+0x3bc>
    1736:	80 37       	cpi	r24, 0x70	; 112
    1738:	19 f0       	breq	.+6      	; 0x1740 <vfprintf+0x26a>
    173a:	88 37       	cpi	r24, 0x78	; 120
    173c:	21 f0       	breq	.+8      	; 0x1746 <vfprintf+0x270>
    173e:	a9 c0       	rjmp	.+338    	; 0x1892 <vfprintf+0x3bc>
    1740:	e9 2f       	mov	r30, r25
    1742:	e0 61       	ori	r30, 0x10	; 16
    1744:	be 2e       	mov	r11, r30
    1746:	b4 fe       	sbrs	r11, 4
    1748:	0d c0       	rjmp	.+26     	; 0x1764 <vfprintf+0x28e>
    174a:	fb 2d       	mov	r31, r11
    174c:	f4 60       	ori	r31, 0x04	; 4
    174e:	bf 2e       	mov	r11, r31
    1750:	09 c0       	rjmp	.+18     	; 0x1764 <vfprintf+0x28e>
    1752:	34 fe       	sbrs	r3, 4
    1754:	0a c0       	rjmp	.+20     	; 0x176a <vfprintf+0x294>
    1756:	29 2f       	mov	r18, r25
    1758:	26 60       	ori	r18, 0x06	; 6
    175a:	b2 2e       	mov	r11, r18
    175c:	06 c0       	rjmp	.+12     	; 0x176a <vfprintf+0x294>
    175e:	28 e0       	ldi	r18, 0x08	; 8
    1760:	30 e0       	ldi	r19, 0x00	; 0
    1762:	05 c0       	rjmp	.+10     	; 0x176e <vfprintf+0x298>
    1764:	20 e1       	ldi	r18, 0x10	; 16
    1766:	30 e0       	ldi	r19, 0x00	; 0
    1768:	02 c0       	rjmp	.+4      	; 0x176e <vfprintf+0x298>
    176a:	20 e1       	ldi	r18, 0x10	; 16
    176c:	32 e0       	ldi	r19, 0x02	; 2
    176e:	f8 01       	movw	r30, r16
    1770:	b7 fe       	sbrs	r11, 7
    1772:	07 c0       	rjmp	.+14     	; 0x1782 <vfprintf+0x2ac>
    1774:	60 81       	ld	r22, Z
    1776:	71 81       	ldd	r23, Z+1	; 0x01
    1778:	82 81       	ldd	r24, Z+2	; 0x02
    177a:	93 81       	ldd	r25, Z+3	; 0x03
    177c:	0c 5f       	subi	r16, 0xFC	; 252
    177e:	1f 4f       	sbci	r17, 0xFF	; 255
    1780:	06 c0       	rjmp	.+12     	; 0x178e <vfprintf+0x2b8>
    1782:	60 81       	ld	r22, Z
    1784:	71 81       	ldd	r23, Z+1	; 0x01
    1786:	80 e0       	ldi	r24, 0x00	; 0
    1788:	90 e0       	ldi	r25, 0x00	; 0
    178a:	0e 5f       	subi	r16, 0xFE	; 254
    178c:	1f 4f       	sbci	r17, 0xFF	; 255
    178e:	a3 01       	movw	r20, r6
    1790:	33 d2       	rcall	.+1126   	; 0x1bf8 <__ultoa_invert>
    1792:	88 2e       	mov	r8, r24
    1794:	86 18       	sub	r8, r6
    1796:	fb 2d       	mov	r31, r11
    1798:	ff 77       	andi	r31, 0x7F	; 127
    179a:	3f 2e       	mov	r3, r31
    179c:	36 fe       	sbrs	r3, 6
    179e:	0d c0       	rjmp	.+26     	; 0x17ba <vfprintf+0x2e4>
    17a0:	23 2d       	mov	r18, r3
    17a2:	2e 7f       	andi	r18, 0xFE	; 254
    17a4:	a2 2e       	mov	r10, r18
    17a6:	89 14       	cp	r8, r9
    17a8:	58 f4       	brcc	.+22     	; 0x17c0 <vfprintf+0x2ea>
    17aa:	34 fe       	sbrs	r3, 4
    17ac:	0b c0       	rjmp	.+22     	; 0x17c4 <vfprintf+0x2ee>
    17ae:	32 fc       	sbrc	r3, 2
    17b0:	09 c0       	rjmp	.+18     	; 0x17c4 <vfprintf+0x2ee>
    17b2:	83 2d       	mov	r24, r3
    17b4:	8e 7e       	andi	r24, 0xEE	; 238
    17b6:	a8 2e       	mov	r10, r24
    17b8:	05 c0       	rjmp	.+10     	; 0x17c4 <vfprintf+0x2ee>
    17ba:	b8 2c       	mov	r11, r8
    17bc:	a3 2c       	mov	r10, r3
    17be:	03 c0       	rjmp	.+6      	; 0x17c6 <vfprintf+0x2f0>
    17c0:	b8 2c       	mov	r11, r8
    17c2:	01 c0       	rjmp	.+2      	; 0x17c6 <vfprintf+0x2f0>
    17c4:	b9 2c       	mov	r11, r9
    17c6:	a4 fe       	sbrs	r10, 4
    17c8:	0f c0       	rjmp	.+30     	; 0x17e8 <vfprintf+0x312>
    17ca:	fe 01       	movw	r30, r28
    17cc:	e8 0d       	add	r30, r8
    17ce:	f1 1d       	adc	r31, r1
    17d0:	80 81       	ld	r24, Z
    17d2:	80 33       	cpi	r24, 0x30	; 48
    17d4:	21 f4       	brne	.+8      	; 0x17de <vfprintf+0x308>
    17d6:	9a 2d       	mov	r25, r10
    17d8:	99 7e       	andi	r25, 0xE9	; 233
    17da:	a9 2e       	mov	r10, r25
    17dc:	09 c0       	rjmp	.+18     	; 0x17f0 <vfprintf+0x31a>
    17de:	a2 fe       	sbrs	r10, 2
    17e0:	06 c0       	rjmp	.+12     	; 0x17ee <vfprintf+0x318>
    17e2:	b3 94       	inc	r11
    17e4:	b3 94       	inc	r11
    17e6:	04 c0       	rjmp	.+8      	; 0x17f0 <vfprintf+0x31a>
    17e8:	8a 2d       	mov	r24, r10
    17ea:	86 78       	andi	r24, 0x86	; 134
    17ec:	09 f0       	breq	.+2      	; 0x17f0 <vfprintf+0x31a>
    17ee:	b3 94       	inc	r11
    17f0:	a3 fc       	sbrc	r10, 3
    17f2:	10 c0       	rjmp	.+32     	; 0x1814 <vfprintf+0x33e>
    17f4:	a0 fe       	sbrs	r10, 0
    17f6:	06 c0       	rjmp	.+12     	; 0x1804 <vfprintf+0x32e>
    17f8:	b2 14       	cp	r11, r2
    17fa:	80 f4       	brcc	.+32     	; 0x181c <vfprintf+0x346>
    17fc:	28 0c       	add	r2, r8
    17fe:	92 2c       	mov	r9, r2
    1800:	9b 18       	sub	r9, r11
    1802:	0d c0       	rjmp	.+26     	; 0x181e <vfprintf+0x348>
    1804:	b2 14       	cp	r11, r2
    1806:	58 f4       	brcc	.+22     	; 0x181e <vfprintf+0x348>
    1808:	b6 01       	movw	r22, r12
    180a:	80 e2       	ldi	r24, 0x20	; 32
    180c:	90 e0       	ldi	r25, 0x00	; 0
    180e:	b8 d1       	rcall	.+880    	; 0x1b80 <fputc>
    1810:	b3 94       	inc	r11
    1812:	f8 cf       	rjmp	.-16     	; 0x1804 <vfprintf+0x32e>
    1814:	b2 14       	cp	r11, r2
    1816:	18 f4       	brcc	.+6      	; 0x181e <vfprintf+0x348>
    1818:	2b 18       	sub	r2, r11
    181a:	02 c0       	rjmp	.+4      	; 0x1820 <vfprintf+0x34a>
    181c:	98 2c       	mov	r9, r8
    181e:	21 2c       	mov	r2, r1
    1820:	a4 fe       	sbrs	r10, 4
    1822:	0f c0       	rjmp	.+30     	; 0x1842 <vfprintf+0x36c>
    1824:	b6 01       	movw	r22, r12
    1826:	80 e3       	ldi	r24, 0x30	; 48
    1828:	90 e0       	ldi	r25, 0x00	; 0
    182a:	aa d1       	rcall	.+852    	; 0x1b80 <fputc>
    182c:	a2 fe       	sbrs	r10, 2
    182e:	16 c0       	rjmp	.+44     	; 0x185c <vfprintf+0x386>
    1830:	a1 fc       	sbrc	r10, 1
    1832:	03 c0       	rjmp	.+6      	; 0x183a <vfprintf+0x364>
    1834:	88 e7       	ldi	r24, 0x78	; 120
    1836:	90 e0       	ldi	r25, 0x00	; 0
    1838:	02 c0       	rjmp	.+4      	; 0x183e <vfprintf+0x368>
    183a:	88 e5       	ldi	r24, 0x58	; 88
    183c:	90 e0       	ldi	r25, 0x00	; 0
    183e:	b6 01       	movw	r22, r12
    1840:	0c c0       	rjmp	.+24     	; 0x185a <vfprintf+0x384>
    1842:	8a 2d       	mov	r24, r10
    1844:	86 78       	andi	r24, 0x86	; 134
    1846:	51 f0       	breq	.+20     	; 0x185c <vfprintf+0x386>
    1848:	a1 fe       	sbrs	r10, 1
    184a:	02 c0       	rjmp	.+4      	; 0x1850 <vfprintf+0x37a>
    184c:	8b e2       	ldi	r24, 0x2B	; 43
    184e:	01 c0       	rjmp	.+2      	; 0x1852 <vfprintf+0x37c>
    1850:	80 e2       	ldi	r24, 0x20	; 32
    1852:	a7 fc       	sbrc	r10, 7
    1854:	8d e2       	ldi	r24, 0x2D	; 45
    1856:	b6 01       	movw	r22, r12
    1858:	90 e0       	ldi	r25, 0x00	; 0
    185a:	92 d1       	rcall	.+804    	; 0x1b80 <fputc>
    185c:	89 14       	cp	r8, r9
    185e:	30 f4       	brcc	.+12     	; 0x186c <vfprintf+0x396>
    1860:	b6 01       	movw	r22, r12
    1862:	80 e3       	ldi	r24, 0x30	; 48
    1864:	90 e0       	ldi	r25, 0x00	; 0
    1866:	8c d1       	rcall	.+792    	; 0x1b80 <fputc>
    1868:	9a 94       	dec	r9
    186a:	f8 cf       	rjmp	.-16     	; 0x185c <vfprintf+0x386>
    186c:	8a 94       	dec	r8
    186e:	f3 01       	movw	r30, r6
    1870:	e8 0d       	add	r30, r8
    1872:	f1 1d       	adc	r31, r1
    1874:	80 81       	ld	r24, Z
    1876:	b6 01       	movw	r22, r12
    1878:	90 e0       	ldi	r25, 0x00	; 0
    187a:	82 d1       	rcall	.+772    	; 0x1b80 <fputc>
    187c:	81 10       	cpse	r8, r1
    187e:	f6 cf       	rjmp	.-20     	; 0x186c <vfprintf+0x396>
    1880:	22 20       	and	r2, r2
    1882:	09 f4       	brne	.+2      	; 0x1886 <vfprintf+0x3b0>
    1884:	4e ce       	rjmp	.-868    	; 0x1522 <vfprintf+0x4c>
    1886:	b6 01       	movw	r22, r12
    1888:	80 e2       	ldi	r24, 0x20	; 32
    188a:	90 e0       	ldi	r25, 0x00	; 0
    188c:	79 d1       	rcall	.+754    	; 0x1b80 <fputc>
    188e:	2a 94       	dec	r2
    1890:	f7 cf       	rjmp	.-18     	; 0x1880 <vfprintf+0x3aa>
    1892:	f6 01       	movw	r30, r12
    1894:	86 81       	ldd	r24, Z+6	; 0x06
    1896:	97 81       	ldd	r25, Z+7	; 0x07
    1898:	02 c0       	rjmp	.+4      	; 0x189e <vfprintf+0x3c8>
    189a:	8f ef       	ldi	r24, 0xFF	; 255
    189c:	9f ef       	ldi	r25, 0xFF	; 255
    189e:	2b 96       	adiw	r28, 0x0b	; 11
    18a0:	0f b6       	in	r0, 0x3f	; 63
    18a2:	f8 94       	cli
    18a4:	de bf       	out	0x3e, r29	; 62
    18a6:	0f be       	out	0x3f, r0	; 63
    18a8:	cd bf       	out	0x3d, r28	; 61
    18aa:	df 91       	pop	r29
    18ac:	cf 91       	pop	r28
    18ae:	1f 91       	pop	r17
    18b0:	0f 91       	pop	r16
    18b2:	ff 90       	pop	r15
    18b4:	ef 90       	pop	r14
    18b6:	df 90       	pop	r13
    18b8:	cf 90       	pop	r12
    18ba:	bf 90       	pop	r11
    18bc:	af 90       	pop	r10
    18be:	9f 90       	pop	r9
    18c0:	8f 90       	pop	r8
    18c2:	7f 90       	pop	r7
    18c4:	6f 90       	pop	r6
    18c6:	5f 90       	pop	r5
    18c8:	4f 90       	pop	r4
    18ca:	3f 90       	pop	r3
    18cc:	2f 90       	pop	r2
    18ce:	08 95       	ret

000018d0 <calloc>:
    18d0:	0f 93       	push	r16
    18d2:	1f 93       	push	r17
    18d4:	cf 93       	push	r28
    18d6:	df 93       	push	r29
    18d8:	86 9f       	mul	r24, r22
    18da:	80 01       	movw	r16, r0
    18dc:	87 9f       	mul	r24, r23
    18de:	10 0d       	add	r17, r0
    18e0:	96 9f       	mul	r25, r22
    18e2:	10 0d       	add	r17, r0
    18e4:	11 24       	eor	r1, r1
    18e6:	c8 01       	movw	r24, r16
    18e8:	0d d0       	rcall	.+26     	; 0x1904 <malloc>
    18ea:	ec 01       	movw	r28, r24
    18ec:	00 97       	sbiw	r24, 0x00	; 0
    18ee:	21 f0       	breq	.+8      	; 0x18f8 <calloc+0x28>
    18f0:	a8 01       	movw	r20, r16
    18f2:	60 e0       	ldi	r22, 0x00	; 0
    18f4:	70 e0       	ldi	r23, 0x00	; 0
    18f6:	32 d1       	rcall	.+612    	; 0x1b5c <memset>
    18f8:	ce 01       	movw	r24, r28
    18fa:	df 91       	pop	r29
    18fc:	cf 91       	pop	r28
    18fe:	1f 91       	pop	r17
    1900:	0f 91       	pop	r16
    1902:	08 95       	ret

00001904 <malloc>:
    1904:	0f 93       	push	r16
    1906:	1f 93       	push	r17
    1908:	cf 93       	push	r28
    190a:	df 93       	push	r29
    190c:	82 30       	cpi	r24, 0x02	; 2
    190e:	91 05       	cpc	r25, r1
    1910:	10 f4       	brcc	.+4      	; 0x1916 <malloc+0x12>
    1912:	82 e0       	ldi	r24, 0x02	; 2
    1914:	90 e0       	ldi	r25, 0x00	; 0
    1916:	e0 91 54 03 	lds	r30, 0x0354	; 0x800354 <__flp>
    191a:	f0 91 55 03 	lds	r31, 0x0355	; 0x800355 <__flp+0x1>
    191e:	20 e0       	ldi	r18, 0x00	; 0
    1920:	30 e0       	ldi	r19, 0x00	; 0
    1922:	a0 e0       	ldi	r26, 0x00	; 0
    1924:	b0 e0       	ldi	r27, 0x00	; 0
    1926:	30 97       	sbiw	r30, 0x00	; 0
    1928:	19 f1       	breq	.+70     	; 0x1970 <malloc+0x6c>
    192a:	40 81       	ld	r20, Z
    192c:	51 81       	ldd	r21, Z+1	; 0x01
    192e:	02 81       	ldd	r16, Z+2	; 0x02
    1930:	13 81       	ldd	r17, Z+3	; 0x03
    1932:	48 17       	cp	r20, r24
    1934:	59 07       	cpc	r21, r25
    1936:	c8 f0       	brcs	.+50     	; 0x196a <malloc+0x66>
    1938:	84 17       	cp	r24, r20
    193a:	95 07       	cpc	r25, r21
    193c:	69 f4       	brne	.+26     	; 0x1958 <malloc+0x54>
    193e:	10 97       	sbiw	r26, 0x00	; 0
    1940:	31 f0       	breq	.+12     	; 0x194e <malloc+0x4a>
    1942:	12 96       	adiw	r26, 0x02	; 2
    1944:	0c 93       	st	X, r16
    1946:	12 97       	sbiw	r26, 0x02	; 2
    1948:	13 96       	adiw	r26, 0x03	; 3
    194a:	1c 93       	st	X, r17
    194c:	27 c0       	rjmp	.+78     	; 0x199c <malloc+0x98>
    194e:	00 93 54 03 	sts	0x0354, r16	; 0x800354 <__flp>
    1952:	10 93 55 03 	sts	0x0355, r17	; 0x800355 <__flp+0x1>
    1956:	22 c0       	rjmp	.+68     	; 0x199c <malloc+0x98>
    1958:	21 15       	cp	r18, r1
    195a:	31 05       	cpc	r19, r1
    195c:	19 f0       	breq	.+6      	; 0x1964 <malloc+0x60>
    195e:	42 17       	cp	r20, r18
    1960:	53 07       	cpc	r21, r19
    1962:	18 f4       	brcc	.+6      	; 0x196a <malloc+0x66>
    1964:	9a 01       	movw	r18, r20
    1966:	bd 01       	movw	r22, r26
    1968:	ef 01       	movw	r28, r30
    196a:	df 01       	movw	r26, r30
    196c:	f8 01       	movw	r30, r16
    196e:	db cf       	rjmp	.-74     	; 0x1926 <malloc+0x22>
    1970:	21 15       	cp	r18, r1
    1972:	31 05       	cpc	r19, r1
    1974:	f9 f0       	breq	.+62     	; 0x19b4 <malloc+0xb0>
    1976:	28 1b       	sub	r18, r24
    1978:	39 0b       	sbc	r19, r25
    197a:	24 30       	cpi	r18, 0x04	; 4
    197c:	31 05       	cpc	r19, r1
    197e:	80 f4       	brcc	.+32     	; 0x19a0 <malloc+0x9c>
    1980:	8a 81       	ldd	r24, Y+2	; 0x02
    1982:	9b 81       	ldd	r25, Y+3	; 0x03
    1984:	61 15       	cp	r22, r1
    1986:	71 05       	cpc	r23, r1
    1988:	21 f0       	breq	.+8      	; 0x1992 <malloc+0x8e>
    198a:	fb 01       	movw	r30, r22
    198c:	93 83       	std	Z+3, r25	; 0x03
    198e:	82 83       	std	Z+2, r24	; 0x02
    1990:	04 c0       	rjmp	.+8      	; 0x199a <malloc+0x96>
    1992:	90 93 55 03 	sts	0x0355, r25	; 0x800355 <__flp+0x1>
    1996:	80 93 54 03 	sts	0x0354, r24	; 0x800354 <__flp>
    199a:	fe 01       	movw	r30, r28
    199c:	32 96       	adiw	r30, 0x02	; 2
    199e:	44 c0       	rjmp	.+136    	; 0x1a28 <malloc+0x124>
    19a0:	fe 01       	movw	r30, r28
    19a2:	e2 0f       	add	r30, r18
    19a4:	f3 1f       	adc	r31, r19
    19a6:	81 93       	st	Z+, r24
    19a8:	91 93       	st	Z+, r25
    19aa:	22 50       	subi	r18, 0x02	; 2
    19ac:	31 09       	sbc	r19, r1
    19ae:	39 83       	std	Y+1, r19	; 0x01
    19b0:	28 83       	st	Y, r18
    19b2:	3a c0       	rjmp	.+116    	; 0x1a28 <malloc+0x124>
    19b4:	20 91 52 03 	lds	r18, 0x0352	; 0x800352 <__brkval>
    19b8:	30 91 53 03 	lds	r19, 0x0353	; 0x800353 <__brkval+0x1>
    19bc:	23 2b       	or	r18, r19
    19be:	41 f4       	brne	.+16     	; 0x19d0 <malloc+0xcc>
    19c0:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
    19c4:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
    19c8:	30 93 53 03 	sts	0x0353, r19	; 0x800353 <__brkval+0x1>
    19cc:	20 93 52 03 	sts	0x0352, r18	; 0x800352 <__brkval>
    19d0:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__data_start>
    19d4:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__data_start+0x1>
    19d8:	21 15       	cp	r18, r1
    19da:	31 05       	cpc	r19, r1
    19dc:	41 f4       	brne	.+16     	; 0x19ee <malloc+0xea>
    19de:	2d b7       	in	r18, 0x3d	; 61
    19e0:	3e b7       	in	r19, 0x3e	; 62
    19e2:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
    19e6:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
    19ea:	24 1b       	sub	r18, r20
    19ec:	35 0b       	sbc	r19, r21
    19ee:	e0 91 52 03 	lds	r30, 0x0352	; 0x800352 <__brkval>
    19f2:	f0 91 53 03 	lds	r31, 0x0353	; 0x800353 <__brkval+0x1>
    19f6:	e2 17       	cp	r30, r18
    19f8:	f3 07       	cpc	r31, r19
    19fa:	a0 f4       	brcc	.+40     	; 0x1a24 <malloc+0x120>
    19fc:	2e 1b       	sub	r18, r30
    19fe:	3f 0b       	sbc	r19, r31
    1a00:	28 17       	cp	r18, r24
    1a02:	39 07       	cpc	r19, r25
    1a04:	78 f0       	brcs	.+30     	; 0x1a24 <malloc+0x120>
    1a06:	ac 01       	movw	r20, r24
    1a08:	4e 5f       	subi	r20, 0xFE	; 254
    1a0a:	5f 4f       	sbci	r21, 0xFF	; 255
    1a0c:	24 17       	cp	r18, r20
    1a0e:	35 07       	cpc	r19, r21
    1a10:	48 f0       	brcs	.+18     	; 0x1a24 <malloc+0x120>
    1a12:	4e 0f       	add	r20, r30
    1a14:	5f 1f       	adc	r21, r31
    1a16:	50 93 53 03 	sts	0x0353, r21	; 0x800353 <__brkval+0x1>
    1a1a:	40 93 52 03 	sts	0x0352, r20	; 0x800352 <__brkval>
    1a1e:	81 93       	st	Z+, r24
    1a20:	91 93       	st	Z+, r25
    1a22:	02 c0       	rjmp	.+4      	; 0x1a28 <malloc+0x124>
    1a24:	e0 e0       	ldi	r30, 0x00	; 0
    1a26:	f0 e0       	ldi	r31, 0x00	; 0
    1a28:	cf 01       	movw	r24, r30
    1a2a:	df 91       	pop	r29
    1a2c:	cf 91       	pop	r28
    1a2e:	1f 91       	pop	r17
    1a30:	0f 91       	pop	r16
    1a32:	08 95       	ret

00001a34 <free>:
    1a34:	cf 93       	push	r28
    1a36:	df 93       	push	r29
    1a38:	00 97       	sbiw	r24, 0x00	; 0
    1a3a:	09 f4       	brne	.+2      	; 0x1a3e <free+0xa>
    1a3c:	81 c0       	rjmp	.+258    	; 0x1b40 <free+0x10c>
    1a3e:	fc 01       	movw	r30, r24
    1a40:	32 97       	sbiw	r30, 0x02	; 2
    1a42:	13 82       	std	Z+3, r1	; 0x03
    1a44:	12 82       	std	Z+2, r1	; 0x02
    1a46:	a0 91 54 03 	lds	r26, 0x0354	; 0x800354 <__flp>
    1a4a:	b0 91 55 03 	lds	r27, 0x0355	; 0x800355 <__flp+0x1>
    1a4e:	10 97       	sbiw	r26, 0x00	; 0
    1a50:	81 f4       	brne	.+32     	; 0x1a72 <free+0x3e>
    1a52:	20 81       	ld	r18, Z
    1a54:	31 81       	ldd	r19, Z+1	; 0x01
    1a56:	82 0f       	add	r24, r18
    1a58:	93 1f       	adc	r25, r19
    1a5a:	20 91 52 03 	lds	r18, 0x0352	; 0x800352 <__brkval>
    1a5e:	30 91 53 03 	lds	r19, 0x0353	; 0x800353 <__brkval+0x1>
    1a62:	28 17       	cp	r18, r24
    1a64:	39 07       	cpc	r19, r25
    1a66:	51 f5       	brne	.+84     	; 0x1abc <free+0x88>
    1a68:	f0 93 53 03 	sts	0x0353, r31	; 0x800353 <__brkval+0x1>
    1a6c:	e0 93 52 03 	sts	0x0352, r30	; 0x800352 <__brkval>
    1a70:	67 c0       	rjmp	.+206    	; 0x1b40 <free+0x10c>
    1a72:	ed 01       	movw	r28, r26
    1a74:	20 e0       	ldi	r18, 0x00	; 0
    1a76:	30 e0       	ldi	r19, 0x00	; 0
    1a78:	ce 17       	cp	r28, r30
    1a7a:	df 07       	cpc	r29, r31
    1a7c:	40 f4       	brcc	.+16     	; 0x1a8e <free+0x5a>
    1a7e:	4a 81       	ldd	r20, Y+2	; 0x02
    1a80:	5b 81       	ldd	r21, Y+3	; 0x03
    1a82:	9e 01       	movw	r18, r28
    1a84:	41 15       	cp	r20, r1
    1a86:	51 05       	cpc	r21, r1
    1a88:	f1 f0       	breq	.+60     	; 0x1ac6 <free+0x92>
    1a8a:	ea 01       	movw	r28, r20
    1a8c:	f5 cf       	rjmp	.-22     	; 0x1a78 <free+0x44>
    1a8e:	d3 83       	std	Z+3, r29	; 0x03
    1a90:	c2 83       	std	Z+2, r28	; 0x02
    1a92:	40 81       	ld	r20, Z
    1a94:	51 81       	ldd	r21, Z+1	; 0x01
    1a96:	84 0f       	add	r24, r20
    1a98:	95 1f       	adc	r25, r21
    1a9a:	c8 17       	cp	r28, r24
    1a9c:	d9 07       	cpc	r29, r25
    1a9e:	59 f4       	brne	.+22     	; 0x1ab6 <free+0x82>
    1aa0:	88 81       	ld	r24, Y
    1aa2:	99 81       	ldd	r25, Y+1	; 0x01
    1aa4:	84 0f       	add	r24, r20
    1aa6:	95 1f       	adc	r25, r21
    1aa8:	02 96       	adiw	r24, 0x02	; 2
    1aaa:	91 83       	std	Z+1, r25	; 0x01
    1aac:	80 83       	st	Z, r24
    1aae:	8a 81       	ldd	r24, Y+2	; 0x02
    1ab0:	9b 81       	ldd	r25, Y+3	; 0x03
    1ab2:	93 83       	std	Z+3, r25	; 0x03
    1ab4:	82 83       	std	Z+2, r24	; 0x02
    1ab6:	21 15       	cp	r18, r1
    1ab8:	31 05       	cpc	r19, r1
    1aba:	29 f4       	brne	.+10     	; 0x1ac6 <free+0x92>
    1abc:	f0 93 55 03 	sts	0x0355, r31	; 0x800355 <__flp+0x1>
    1ac0:	e0 93 54 03 	sts	0x0354, r30	; 0x800354 <__flp>
    1ac4:	3d c0       	rjmp	.+122    	; 0x1b40 <free+0x10c>
    1ac6:	e9 01       	movw	r28, r18
    1ac8:	fb 83       	std	Y+3, r31	; 0x03
    1aca:	ea 83       	std	Y+2, r30	; 0x02
    1acc:	49 91       	ld	r20, Y+
    1ace:	59 91       	ld	r21, Y+
    1ad0:	c4 0f       	add	r28, r20
    1ad2:	d5 1f       	adc	r29, r21
    1ad4:	ec 17       	cp	r30, r28
    1ad6:	fd 07       	cpc	r31, r29
    1ad8:	61 f4       	brne	.+24     	; 0x1af2 <free+0xbe>
    1ada:	80 81       	ld	r24, Z
    1adc:	91 81       	ldd	r25, Z+1	; 0x01
    1ade:	84 0f       	add	r24, r20
    1ae0:	95 1f       	adc	r25, r21
    1ae2:	02 96       	adiw	r24, 0x02	; 2
    1ae4:	e9 01       	movw	r28, r18
    1ae6:	99 83       	std	Y+1, r25	; 0x01
    1ae8:	88 83       	st	Y, r24
    1aea:	82 81       	ldd	r24, Z+2	; 0x02
    1aec:	93 81       	ldd	r25, Z+3	; 0x03
    1aee:	9b 83       	std	Y+3, r25	; 0x03
    1af0:	8a 83       	std	Y+2, r24	; 0x02
    1af2:	e0 e0       	ldi	r30, 0x00	; 0
    1af4:	f0 e0       	ldi	r31, 0x00	; 0
    1af6:	12 96       	adiw	r26, 0x02	; 2
    1af8:	8d 91       	ld	r24, X+
    1afa:	9c 91       	ld	r25, X
    1afc:	13 97       	sbiw	r26, 0x03	; 3
    1afe:	00 97       	sbiw	r24, 0x00	; 0
    1b00:	19 f0       	breq	.+6      	; 0x1b08 <free+0xd4>
    1b02:	fd 01       	movw	r30, r26
    1b04:	dc 01       	movw	r26, r24
    1b06:	f7 cf       	rjmp	.-18     	; 0x1af6 <free+0xc2>
    1b08:	8d 91       	ld	r24, X+
    1b0a:	9c 91       	ld	r25, X
    1b0c:	11 97       	sbiw	r26, 0x01	; 1
    1b0e:	9d 01       	movw	r18, r26
    1b10:	2e 5f       	subi	r18, 0xFE	; 254
    1b12:	3f 4f       	sbci	r19, 0xFF	; 255
    1b14:	82 0f       	add	r24, r18
    1b16:	93 1f       	adc	r25, r19
    1b18:	20 91 52 03 	lds	r18, 0x0352	; 0x800352 <__brkval>
    1b1c:	30 91 53 03 	lds	r19, 0x0353	; 0x800353 <__brkval+0x1>
    1b20:	28 17       	cp	r18, r24
    1b22:	39 07       	cpc	r19, r25
    1b24:	69 f4       	brne	.+26     	; 0x1b40 <free+0x10c>
    1b26:	30 97       	sbiw	r30, 0x00	; 0
    1b28:	29 f4       	brne	.+10     	; 0x1b34 <free+0x100>
    1b2a:	10 92 55 03 	sts	0x0355, r1	; 0x800355 <__flp+0x1>
    1b2e:	10 92 54 03 	sts	0x0354, r1	; 0x800354 <__flp>
    1b32:	02 c0       	rjmp	.+4      	; 0x1b38 <free+0x104>
    1b34:	13 82       	std	Z+3, r1	; 0x03
    1b36:	12 82       	std	Z+2, r1	; 0x02
    1b38:	b0 93 53 03 	sts	0x0353, r27	; 0x800353 <__brkval+0x1>
    1b3c:	a0 93 52 03 	sts	0x0352, r26	; 0x800352 <__brkval>
    1b40:	df 91       	pop	r29
    1b42:	cf 91       	pop	r28
    1b44:	08 95       	ret

00001b46 <strnlen_P>:
    1b46:	fc 01       	movw	r30, r24
    1b48:	05 90       	lpm	r0, Z+
    1b4a:	61 50       	subi	r22, 0x01	; 1
    1b4c:	70 40       	sbci	r23, 0x00	; 0
    1b4e:	01 10       	cpse	r0, r1
    1b50:	d8 f7       	brcc	.-10     	; 0x1b48 <strnlen_P+0x2>
    1b52:	80 95       	com	r24
    1b54:	90 95       	com	r25
    1b56:	8e 0f       	add	r24, r30
    1b58:	9f 1f       	adc	r25, r31
    1b5a:	08 95       	ret

00001b5c <memset>:
    1b5c:	dc 01       	movw	r26, r24
    1b5e:	01 c0       	rjmp	.+2      	; 0x1b62 <memset+0x6>
    1b60:	6d 93       	st	X+, r22
    1b62:	41 50       	subi	r20, 0x01	; 1
    1b64:	50 40       	sbci	r21, 0x00	; 0
    1b66:	e0 f7       	brcc	.-8      	; 0x1b60 <memset+0x4>
    1b68:	08 95       	ret

00001b6a <strnlen>:
    1b6a:	fc 01       	movw	r30, r24
    1b6c:	61 50       	subi	r22, 0x01	; 1
    1b6e:	70 40       	sbci	r23, 0x00	; 0
    1b70:	01 90       	ld	r0, Z+
    1b72:	01 10       	cpse	r0, r1
    1b74:	d8 f7       	brcc	.-10     	; 0x1b6c <strnlen+0x2>
    1b76:	80 95       	com	r24
    1b78:	90 95       	com	r25
    1b7a:	8e 0f       	add	r24, r30
    1b7c:	9f 1f       	adc	r25, r31
    1b7e:	08 95       	ret

00001b80 <fputc>:
    1b80:	0f 93       	push	r16
    1b82:	1f 93       	push	r17
    1b84:	cf 93       	push	r28
    1b86:	df 93       	push	r29
    1b88:	fb 01       	movw	r30, r22
    1b8a:	23 81       	ldd	r18, Z+3	; 0x03
    1b8c:	21 fd       	sbrc	r18, 1
    1b8e:	03 c0       	rjmp	.+6      	; 0x1b96 <fputc+0x16>
    1b90:	8f ef       	ldi	r24, 0xFF	; 255
    1b92:	9f ef       	ldi	r25, 0xFF	; 255
    1b94:	2c c0       	rjmp	.+88     	; 0x1bee <fputc+0x6e>
    1b96:	22 ff       	sbrs	r18, 2
    1b98:	16 c0       	rjmp	.+44     	; 0x1bc6 <fputc+0x46>
    1b9a:	46 81       	ldd	r20, Z+6	; 0x06
    1b9c:	57 81       	ldd	r21, Z+7	; 0x07
    1b9e:	24 81       	ldd	r18, Z+4	; 0x04
    1ba0:	35 81       	ldd	r19, Z+5	; 0x05
    1ba2:	42 17       	cp	r20, r18
    1ba4:	53 07       	cpc	r21, r19
    1ba6:	44 f4       	brge	.+16     	; 0x1bb8 <fputc+0x38>
    1ba8:	a0 81       	ld	r26, Z
    1baa:	b1 81       	ldd	r27, Z+1	; 0x01
    1bac:	9d 01       	movw	r18, r26
    1bae:	2f 5f       	subi	r18, 0xFF	; 255
    1bb0:	3f 4f       	sbci	r19, 0xFF	; 255
    1bb2:	31 83       	std	Z+1, r19	; 0x01
    1bb4:	20 83       	st	Z, r18
    1bb6:	8c 93       	st	X, r24
    1bb8:	26 81       	ldd	r18, Z+6	; 0x06
    1bba:	37 81       	ldd	r19, Z+7	; 0x07
    1bbc:	2f 5f       	subi	r18, 0xFF	; 255
    1bbe:	3f 4f       	sbci	r19, 0xFF	; 255
    1bc0:	37 83       	std	Z+7, r19	; 0x07
    1bc2:	26 83       	std	Z+6, r18	; 0x06
    1bc4:	14 c0       	rjmp	.+40     	; 0x1bee <fputc+0x6e>
    1bc6:	8b 01       	movw	r16, r22
    1bc8:	ec 01       	movw	r28, r24
    1bca:	fb 01       	movw	r30, r22
    1bcc:	00 84       	ldd	r0, Z+8	; 0x08
    1bce:	f1 85       	ldd	r31, Z+9	; 0x09
    1bd0:	e0 2d       	mov	r30, r0
    1bd2:	19 95       	eicall
    1bd4:	89 2b       	or	r24, r25
    1bd6:	e1 f6       	brne	.-72     	; 0x1b90 <fputc+0x10>
    1bd8:	d8 01       	movw	r26, r16
    1bda:	16 96       	adiw	r26, 0x06	; 6
    1bdc:	8d 91       	ld	r24, X+
    1bde:	9c 91       	ld	r25, X
    1be0:	17 97       	sbiw	r26, 0x07	; 7
    1be2:	01 96       	adiw	r24, 0x01	; 1
    1be4:	17 96       	adiw	r26, 0x07	; 7
    1be6:	9c 93       	st	X, r25
    1be8:	8e 93       	st	-X, r24
    1bea:	16 97       	sbiw	r26, 0x06	; 6
    1bec:	ce 01       	movw	r24, r28
    1bee:	df 91       	pop	r29
    1bf0:	cf 91       	pop	r28
    1bf2:	1f 91       	pop	r17
    1bf4:	0f 91       	pop	r16
    1bf6:	08 95       	ret

00001bf8 <__ultoa_invert>:
    1bf8:	fa 01       	movw	r30, r20
    1bfa:	aa 27       	eor	r26, r26
    1bfc:	28 30       	cpi	r18, 0x08	; 8
    1bfe:	51 f1       	breq	.+84     	; 0x1c54 <__ultoa_invert+0x5c>
    1c00:	20 31       	cpi	r18, 0x10	; 16
    1c02:	81 f1       	breq	.+96     	; 0x1c64 <__ultoa_invert+0x6c>
    1c04:	e8 94       	clt
    1c06:	6f 93       	push	r22
    1c08:	6e 7f       	andi	r22, 0xFE	; 254
    1c0a:	6e 5f       	subi	r22, 0xFE	; 254
    1c0c:	7f 4f       	sbci	r23, 0xFF	; 255
    1c0e:	8f 4f       	sbci	r24, 0xFF	; 255
    1c10:	9f 4f       	sbci	r25, 0xFF	; 255
    1c12:	af 4f       	sbci	r26, 0xFF	; 255
    1c14:	b1 e0       	ldi	r27, 0x01	; 1
    1c16:	3e d0       	rcall	.+124    	; 0x1c94 <__ultoa_invert+0x9c>
    1c18:	b4 e0       	ldi	r27, 0x04	; 4
    1c1a:	3c d0       	rcall	.+120    	; 0x1c94 <__ultoa_invert+0x9c>
    1c1c:	67 0f       	add	r22, r23
    1c1e:	78 1f       	adc	r23, r24
    1c20:	89 1f       	adc	r24, r25
    1c22:	9a 1f       	adc	r25, r26
    1c24:	a1 1d       	adc	r26, r1
    1c26:	68 0f       	add	r22, r24
    1c28:	79 1f       	adc	r23, r25
    1c2a:	8a 1f       	adc	r24, r26
    1c2c:	91 1d       	adc	r25, r1
    1c2e:	a1 1d       	adc	r26, r1
    1c30:	6a 0f       	add	r22, r26
    1c32:	71 1d       	adc	r23, r1
    1c34:	81 1d       	adc	r24, r1
    1c36:	91 1d       	adc	r25, r1
    1c38:	a1 1d       	adc	r26, r1
    1c3a:	20 d0       	rcall	.+64     	; 0x1c7c <__ultoa_invert+0x84>
    1c3c:	09 f4       	brne	.+2      	; 0x1c40 <__ultoa_invert+0x48>
    1c3e:	68 94       	set
    1c40:	3f 91       	pop	r19
    1c42:	2a e0       	ldi	r18, 0x0A	; 10
    1c44:	26 9f       	mul	r18, r22
    1c46:	11 24       	eor	r1, r1
    1c48:	30 19       	sub	r19, r0
    1c4a:	30 5d       	subi	r19, 0xD0	; 208
    1c4c:	31 93       	st	Z+, r19
    1c4e:	de f6       	brtc	.-74     	; 0x1c06 <__ultoa_invert+0xe>
    1c50:	cf 01       	movw	r24, r30
    1c52:	08 95       	ret
    1c54:	46 2f       	mov	r20, r22
    1c56:	47 70       	andi	r20, 0x07	; 7
    1c58:	40 5d       	subi	r20, 0xD0	; 208
    1c5a:	41 93       	st	Z+, r20
    1c5c:	b3 e0       	ldi	r27, 0x03	; 3
    1c5e:	0f d0       	rcall	.+30     	; 0x1c7e <__ultoa_invert+0x86>
    1c60:	c9 f7       	brne	.-14     	; 0x1c54 <__ultoa_invert+0x5c>
    1c62:	f6 cf       	rjmp	.-20     	; 0x1c50 <__ultoa_invert+0x58>
    1c64:	46 2f       	mov	r20, r22
    1c66:	4f 70       	andi	r20, 0x0F	; 15
    1c68:	40 5d       	subi	r20, 0xD0	; 208
    1c6a:	4a 33       	cpi	r20, 0x3A	; 58
    1c6c:	18 f0       	brcs	.+6      	; 0x1c74 <__ultoa_invert+0x7c>
    1c6e:	49 5d       	subi	r20, 0xD9	; 217
    1c70:	31 fd       	sbrc	r19, 1
    1c72:	40 52       	subi	r20, 0x20	; 32
    1c74:	41 93       	st	Z+, r20
    1c76:	02 d0       	rcall	.+4      	; 0x1c7c <__ultoa_invert+0x84>
    1c78:	a9 f7       	brne	.-22     	; 0x1c64 <__ultoa_invert+0x6c>
    1c7a:	ea cf       	rjmp	.-44     	; 0x1c50 <__ultoa_invert+0x58>
    1c7c:	b4 e0       	ldi	r27, 0x04	; 4
    1c7e:	a6 95       	lsr	r26
    1c80:	97 95       	ror	r25
    1c82:	87 95       	ror	r24
    1c84:	77 95       	ror	r23
    1c86:	67 95       	ror	r22
    1c88:	ba 95       	dec	r27
    1c8a:	c9 f7       	brne	.-14     	; 0x1c7e <__ultoa_invert+0x86>
    1c8c:	00 97       	sbiw	r24, 0x00	; 0
    1c8e:	61 05       	cpc	r22, r1
    1c90:	71 05       	cpc	r23, r1
    1c92:	08 95       	ret
    1c94:	9b 01       	movw	r18, r22
    1c96:	ac 01       	movw	r20, r24
    1c98:	0a 2e       	mov	r0, r26
    1c9a:	06 94       	lsr	r0
    1c9c:	57 95       	ror	r21
    1c9e:	47 95       	ror	r20
    1ca0:	37 95       	ror	r19
    1ca2:	27 95       	ror	r18
    1ca4:	ba 95       	dec	r27
    1ca6:	c9 f7       	brne	.-14     	; 0x1c9a <__ultoa_invert+0xa2>
    1ca8:	62 0f       	add	r22, r18
    1caa:	73 1f       	adc	r23, r19
    1cac:	84 1f       	adc	r24, r20
    1cae:	95 1f       	adc	r25, r21
    1cb0:	a0 1d       	adc	r26, r0
    1cb2:	08 95       	ret

00001cb4 <_exit>:
    1cb4:	f8 94       	cli

00001cb6 <__stop_program>:
    1cb6:	ff cf       	rjmp	.-2      	; 0x1cb6 <__stop_program>
