// Seed: 483250007
module module_0 (
    output wor id_0
    , id_6,
    input wor id_1,
    input tri0 id_2,
    input supply0 id_3,
    output tri id_4
);
  id_7(
      1'b0, id_1, id_0
  );
  always @(posedge 1)
    if (1 == 1) id_6 = 1;
    else id_6 <= id_1 < id_3;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    output tri1 id_2,
    input supply0 id_3,
    input wand id_4,
    output wor id_5,
    input tri id_6,
    input uwire id_7,
    output wor id_8,
    output uwire id_9,
    input wand id_10,
    output tri1 id_11,
    input wor id_12,
    input uwire id_13,
    input supply1 id_14,
    output tri id_15,
    output wor id_16
    , id_20,
    input tri0 id_17,
    output supply0 id_18
);
  always disable id_21;
  xor (id_2, id_20, id_4, id_12, id_17, id_6, id_1, id_10, id_7, id_13, id_21, id_14);
  module_0(
      id_0, id_13, id_7, id_14, id_2
  );
endmodule
