<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab5.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name=".prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name=".stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name=".xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="alu.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="alu.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="alu.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="alu.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="alu.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="alu.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="alu.xst"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="aluControlUnit.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="alu_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="alu_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cpu_registers.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="cpu_registers.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="cpu_registers.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cpumemory.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="cpumemory.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="cpumemory.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cs161_datapath.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="cs161_datapath.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="cs161_datapath.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="cs161_processor.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="cs161_processor.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="cs161_processor.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="cs161_processor.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cs161_processor.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="cs161_processor.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="cs161_processor.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="cs161_processor.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="cs161_processor_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cs161_processor_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cs161_processor_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="cs161_processor_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cs161_processor_testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cs161_processor_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="cs161_processor_testbench_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cs161_processor_testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cs161_processor_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="gen_register.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="gen_register.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="gen_register.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="gen_register_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux_2_1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mux_2_1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="mux_2_1.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/alu_synthesis.nlf"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/alu_synthesis.v"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="processor.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="processor.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="processor.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="processor.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="processor.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="processor.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="processor.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="processor_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="processor_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="processor_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1589364987" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1589364987">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589773632" xil_pn:in_ck="496971483292652908" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1589773632">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="aluControlUnit.v"/>
      <outfile xil_pn:name="controlUnit.v"/>
      <outfile xil_pn:name="cpu_constant_library.v"/>
      <outfile xil_pn:name="cpu_registers.v"/>
      <outfile xil_pn:name="cpumemory.v"/>
      <outfile xil_pn:name="datapath.v"/>
      <outfile xil_pn:name="gen_register.v"/>
      <outfile xil_pn:name="mux_2_1.v"/>
      <outfile xil_pn:name="processor.v"/>
      <outfile xil_pn:name="processor_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1589537466" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8031419433673169795" xil_pn:start_ts="1589537466">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1589537466" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1922492688729052805" xil_pn:start_ts="1589537466">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1589364992" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7372709735351929850" xil_pn:start_ts="1589364992">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1589616966" xil_pn:in_ck="-1517941106954914489" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1589616966">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="aluControlUnit.v"/>
      <outfile xil_pn:name="cpu_constant_library.v"/>
      <outfile xil_pn:name="cpu_registers.v"/>
      <outfile xil_pn:name="cpumemory.v"/>
      <outfile xil_pn:name="datapath.v"/>
      <outfile xil_pn:name="gen_register.v"/>
      <outfile xil_pn:name="mux_2_1.v"/>
      <outfile xil_pn:name="processor.v"/>
      <outfile xil_pn:name="processor_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1589616967" xil_pn:in_ck="-1517941106954914489" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8596185092110406439" xil_pn:start_ts="1589616966">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="cs161_processor_testbench_beh.prj"/>
      <outfile xil_pn:name="cs161_processor_testbench_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1589616968" xil_pn:in_ck="-5576631717146173321" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2172643540858430602" xil_pn:start_ts="1589616967">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="cs161_processor_testbench_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1589362409" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1589362409">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589767073" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7716752782242763674" xil_pn:start_ts="1589767073">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589767073" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3096369343329914523" xil_pn:start_ts="1589767073">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589362409" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1589362409">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589767073" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8101854343225945244" xil_pn:start_ts="1589767073">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589362409" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280842703814" xil_pn:start_ts="1589362409">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589767073" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6127833899882708783" xil_pn:start_ts="1589767073">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589772877" xil_pn:in_ck="8684483452854384659" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-4859576817470274472" xil_pn:start_ts="1589772868">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="alu.ngr"/>
      <outfile xil_pn:name="cs161_processor.lso"/>
      <outfile xil_pn:name="cs161_processor.ngc"/>
      <outfile xil_pn:name="cs161_processor.ngr"/>
      <outfile xil_pn:name="cs161_processor.prj"/>
      <outfile xil_pn:name="cs161_processor.stx"/>
      <outfile xil_pn:name="cs161_processor.syr"/>
      <outfile xil_pn:name="cs161_processor.xst"/>
      <outfile xil_pn:name="cs161_processor_stx_beh.prj"/>
      <outfile xil_pn:name="cs161_processor_testbench_beh.prj"/>
      <outfile xil_pn:name="cs161_processor_testbench_stx_beh.prj"/>
      <outfile xil_pn:name="cs161_processor_xst.xrpt"/>
      <outfile xil_pn:name="processor.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1589767081" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-2682533780406847985" xil_pn:start_ts="1589767081">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589772879" xil_pn:in_ck="3064038240553051739" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-5343857507820975530" xil_pn:start_ts="1589772877">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/alu_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/alu_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
