

================================================================
== Vivado HLS Report for 'convolve_2d'
================================================================
* Date:           Wed Dec 18 20:43:10 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        conv2Dbuffer
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.742|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   71|   71|   71|   71|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+-----+-----+-----+-----+----------+
        |                     |          |  Latency  |  Interval | Pipeline |
        |       Instance      |  Module  | min | max | min | max |   Type   |
        +---------------------+----------+-----+-----+-----+-----+----------+
        |grp_convolve_fu_511  |convolve  |    2|    2|    1|    1| function |
        +---------------------+----------+-----+-----+-----+-----+----------+

        * Loop: 
        +-----------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                         |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |                Loop Name                | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- L_convolve_2d_label0                   |   14|   14|         1|          1|          1|    14|    yes   |
        |- convolve_2d_label6_convolve_2d_label1  |   53|   53|         6|          1|          1|    49|    yes   |
        +-----------------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   2940|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     27|     993|    539|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    297|
|Register         |        0|      -|    1609|     32|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     27|    2602|   3808|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     12|       2|      7|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |grp_convolve_fu_511       |convolve              |        0|     27|  993|  459|
    |convolve_2d_mux_7bkb_U19  |convolve_2d_mux_7bkb  |        0|      0|    0|   40|
    |convolve_2d_mux_7bkb_U20  |convolve_2d_mux_7bkb  |        0|      0|    0|   40|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|     27|  993|  539|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_s_fu_569_p2                     |     +    |      0|  0|  10|           1|           2|
    |indvar_flatten_next7_fu_1093_p2   |     +    |      0|  0|  15|           6|           1|
    |indvar_flatten_next_fu_549_p2     |     +    |      0|  0|  13|           4|           1|
    |j_1_fu_1063_p2                    |     +    |      0|  0|  12|           1|           3|
    |x_fu_1538_p2                      |     +    |      0|  0|  12|           3|           1|
    |y_fu_1137_p2                      |     +    |      0|  0|  12|           3|           1|
    |ap_block_pp1_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp1_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_io                |    and   |      0|  0|   2|           1|           1|
    |in_stream_V_0_load_A              |    and   |      0|  0|   2|           1|           1|
    |in_stream_V_0_load_B              |    and   |      0|  0|   2|           1|           1|
    |or_cond_4_fu_1517_p2              |    and   |      0|  0|   2|           1|           1|
    |out_stream_V_1_load_A             |    and   |      0|  0|   2|           1|           1|
    |out_stream_V_1_load_B             |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_1123_p2              |   icmp   |      0|  0|   9|           3|           2|
    |exitcond_flatten8_fu_1087_p2      |   icmp   |      0|  0|  11|           6|           5|
    |exitcond_flatten_fu_543_p2        |   icmp   |      0|  0|   9|           4|           3|
    |exitcond_fu_555_p2                |   icmp   |      0|  0|   9|           3|           2|
    |in_stream_V_0_state_cmp_full      |   icmp   |      0|  0|   8|           2|           1|
    |out_stream_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |sel_tmp10_fu_657_p2               |   icmp   |      0|  0|   9|           3|           1|
    |sel_tmp26_fu_1211_p2              |   icmp   |      0|  0|   9|           3|           3|
    |sel_tmp27_fu_1217_p2              |   icmp   |      0|  0|   9|           3|           4|
    |sel_tmp28_fu_1223_p2              |   icmp   |      0|  0|   9|           3|           2|
    |sel_tmp29_fu_1229_p2              |   icmp   |      0|  0|   9|           3|           2|
    |sel_tmp2_fu_601_p2                |   icmp   |      0|  0|   9|           3|           4|
    |sel_tmp30_fu_1235_p2              |   icmp   |      0|  0|   9|           3|           1|
    |sel_tmp31_fu_1241_p2              |   icmp   |      0|  0|   9|           3|           1|
    |sel_tmp4_fu_615_p2                |   icmp   |      0|  0|   9|           3|           2|
    |sel_tmp6_fu_629_p2                |   icmp   |      0|  0|   9|           3|           2|
    |sel_tmp8_fu_643_p2                |   icmp   |      0|  0|   9|           3|           1|
    |sel_tmp_fu_587_p2                 |   icmp   |      0|  0|   9|           3|           3|
    |tmp_1_mid1_fu_1143_p2             |   icmp   |      0|  0|   9|           3|           1|
    |tmp_7_fu_1511_p2                  |   icmp   |      0|  0|   9|           3|           1|
    |tmp_s_fu_1149_p2                  |   icmp   |      0|  0|   9|           3|           1|
    |ap_block_pp1_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |or_cond1_fu_909_p2                |    or    |      0|  0|   2|           1|           1|
    |or_cond2_fu_915_p2                |    or    |      0|  0|   2|           1|           1|
    |or_cond3_fu_929_p2                |    or    |      0|  0|   2|           1|           1|
    |or_cond4_fu_1247_p2               |    or    |      0|  0|   2|           1|           1|
    |or_cond5_fu_1253_p2               |    or    |      0|  0|   2|           1|           1|
    |or_cond6_fu_1259_p2               |    or    |      0|  0|   2|           1|           1|
    |or_cond7_fu_1265_p2               |    or    |      0|  0|   2|           1|           1|
    |or_cond_fu_903_p2                 |    or    |      0|  0|   2|           1|           1|
    |i_t_mid2_v_fu_575_p3              |  select  |      0|  0|   2|           1|           2|
    |j_mid2_fu_561_p3                  |  select  |      0|  0|   3|           1|           1|
    |line_buf_0_0_2_fu_1055_p3         |  select  |      0|  0|  32|           1|          32|
    |line_buf_0_0_6_fu_839_p3          |  select  |      0|  0|  32|           1|           1|
    |line_buf_0_6_16_fu_1359_p3        |  select  |      0|  0|  32|           1|          32|
    |line_buf_0_6_17_fu_1367_p3        |  select  |      0|  0|  32|           1|          32|
    |line_buf_0_6_18_fu_1375_p3        |  select  |      0|  0|  32|           1|          32|
    |line_buf_0_6_19_fu_1383_p3        |  select  |      0|  0|  32|           1|          32|
    |line_buf_0_6_5_fu_1303_p3         |  select  |      0|  0|  32|           1|          32|
    |line_buf_0_6_7_fu_1319_p3         |  select  |      0|  0|  32|           1|          32|
    |line_buf_0_6_9_fu_1343_p3         |  select  |      0|  0|  32|           1|          32|
    |line_buf_0_6_fu_1279_p3           |  select  |      0|  0|  32|           1|          32|
    |line_buf_1_0_2_fu_895_p3          |  select  |      0|  0|  32|           1|          32|
    |line_buf_1_0_6_fu_831_p3          |  select  |      0|  0|  32|           1|           1|
    |line_buf_1_1_2_fu_887_p3          |  select  |      0|  0|  32|           1|          32|
    |line_buf_1_1_6_fu_823_p3          |  select  |      0|  0|  32|           1|          32|
    |line_buf_1_2_2_fu_879_p3          |  select  |      0|  0|  32|           1|          32|
    |line_buf_1_2_6_fu_807_p3          |  select  |      0|  0|  32|           1|          32|
    |line_buf_1_3_2_fu_871_p3          |  select  |      0|  0|  32|           1|          32|
    |line_buf_1_3_6_fu_783_p3          |  select  |      0|  0|  32|           1|          32|
    |line_buf_1_4_2_fu_863_p3          |  select  |      0|  0|  32|           1|          32|
    |line_buf_1_4_6_fu_751_p3          |  select  |      0|  0|  32|           1|          32|
    |line_buf_1_5_2_fu_855_p3          |  select  |      0|  0|  32|           1|          32|
    |line_buf_1_5_6_fu_711_p3          |  select  |      0|  0|  32|           1|          32|
    |line_buf_1_6_18_fu_1463_p3        |  select  |      0|  0|  32|           1|          32|
    |line_buf_1_6_19_fu_1479_p3        |  select  |      0|  0|  32|           1|          32|
    |line_buf_1_6_20_fu_1487_p3        |  select  |      0|  0|  32|           1|          32|
    |line_buf_1_6_21_fu_1495_p3        |  select  |      0|  0|  32|           1|          32|
    |line_buf_1_6_22_fu_1503_p3        |  select  |      0|  0|  32|           1|          32|
    |line_buf_1_6_2_fu_847_p3          |  select  |      0|  0|  32|           1|          32|
    |line_buf_1_6_6_fu_663_p3          |  select  |      0|  0|  32|           1|          32|
    |line_buf_1_6_7_fu_1423_p3         |  select  |      0|  0|  32|           1|          32|
    |line_buf_1_6_9_fu_1439_p3         |  select  |      0|  0|  32|           1|          32|
    |line_buf_1_6_fu_1399_p3           |  select  |      0|  0|  32|           1|          32|
    |newSel10_fu_1007_p3               |  select  |      0|  0|  32|           1|          32|
    |newSel11_fu_1015_p3               |  select  |      0|  0|  32|           1|          32|
    |newSel12_fu_1023_p3               |  select  |      0|  0|  32|           1|          32|
    |newSel13_fu_1031_p3               |  select  |      0|  0|  32|           1|          32|
    |newSel14_fu_1039_p3               |  select  |      0|  0|  32|           1|           1|
    |newSel15_fu_1047_p3               |  select  |      0|  0|  32|           1|          32|
    |newSel16_fu_1271_p3               |  select  |      0|  0|  32|           1|          32|
    |newSel17_fu_1287_p3               |  select  |      0|  0|  32|           1|          32|
    |newSel18_fu_1295_p3               |  select  |      0|  0|  32|           1|          32|
    |newSel19_fu_1311_p3               |  select  |      0|  0|  32|           1|          32|
    |newSel1_fu_935_p3                 |  select  |      0|  0|  32|           1|          32|
    |newSel20_fu_1327_p3               |  select  |      0|  0|  32|           1|          32|
    |newSel21_fu_1335_p3               |  select  |      0|  0|  32|           1|          32|
    |newSel22_fu_1351_p3               |  select  |      0|  0|  32|           1|          32|
    |newSel23_fu_1391_p3               |  select  |      0|  0|  32|           1|          32|
    |newSel24_fu_1407_p3               |  select  |      0|  0|  32|           1|          32|
    |newSel25_fu_1415_p3               |  select  |      0|  0|  32|           1|          32|
    |newSel26_fu_1431_p3               |  select  |      0|  0|  32|           1|          32|
    |newSel27_fu_1447_p3               |  select  |      0|  0|  32|           1|          32|
    |newSel28_fu_1455_p3               |  select  |      0|  0|  32|           1|          32|
    |newSel29_fu_1471_p3               |  select  |      0|  0|  32|           1|          32|
    |newSel2_fu_943_p3                 |  select  |      0|  0|  32|           1|          32|
    |newSel3_fu_951_p3                 |  select  |      0|  0|  32|           1|           1|
    |newSel4_fu_959_p3                 |  select  |      0|  0|  32|           1|          32|
    |newSel5_fu_967_p3                 |  select  |      0|  0|  32|           1|          32|
    |newSel6_fu_975_p3                 |  select  |      0|  0|  32|           1|          32|
    |newSel7_fu_983_p3                 |  select  |      0|  0|  32|           1|          32|
    |newSel8_fu_991_p3                 |  select  |      0|  0|  32|           1|          32|
    |newSel9_fu_999_p3                 |  select  |      0|  0|  32|           1|           1|
    |newSel_fu_921_p3                  |  select  |      0|  0|  32|           1|          32|
    |sel_tmp11_fu_671_p3               |  select  |      0|  0|  32|           1|           1|
    |sel_tmp12_fu_679_p3               |  select  |      0|  0|  32|           1|          32|
    |sel_tmp13_fu_687_p3               |  select  |      0|  0|  32|           1|          32|
    |sel_tmp14_fu_695_p3               |  select  |      0|  0|  32|           1|          32|
    |sel_tmp15_fu_703_p3               |  select  |      0|  0|  32|           1|          32|
    |sel_tmp16_fu_719_p3               |  select  |      0|  0|  32|           1|           1|
    |sel_tmp17_fu_727_p3               |  select  |      0|  0|  32|           1|          32|
    |sel_tmp18_fu_735_p3               |  select  |      0|  0|  32|           1|          32|
    |sel_tmp19_fu_743_p3               |  select  |      0|  0|  32|           1|          32|
    |sel_tmp1_fu_593_p3                |  select  |      0|  0|  32|           1|          32|
    |sel_tmp20_fu_759_p3               |  select  |      0|  0|  32|           1|           1|
    |sel_tmp21_fu_767_p3               |  select  |      0|  0|  32|           1|          32|
    |sel_tmp22_fu_775_p3               |  select  |      0|  0|  32|           1|          32|
    |sel_tmp23_fu_791_p3               |  select  |      0|  0|  32|           1|           1|
    |sel_tmp24_fu_799_p3               |  select  |      0|  0|  32|           1|          32|
    |sel_tmp25_fu_815_p3               |  select  |      0|  0|  32|           1|           1|
    |sel_tmp3_fu_607_p3                |  select  |      0|  0|  32|           1|          32|
    |sel_tmp5_fu_621_p3                |  select  |      0|  0|  32|           1|          32|
    |sel_tmp7_fu_635_p3                |  select  |      0|  0|  32|           1|          32|
    |sel_tmp9_fu_649_p3                |  select  |      0|  0|  32|           1|          32|
    |tmp_1_mid2_fu_1155_p3             |  select  |      0|  0|   2|           1|           1|
    |x_assign_mid2_fu_1129_p3          |  select  |      0|  0|   3|           1|           1|
    |y_assign_mid2_fu_1163_p3          |  select  |      0|  0|   3|           1|           3|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|2940|         191|        2395|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  33|          6|    1|          6|
    |ap_enable_reg_pp1_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter5   |   9|          2|    1|          2|
    |i_reg_148                 |   9|          2|    2|          4|
    |in_stream_V_0_data_out    |   9|          2|   32|         64|
    |in_stream_V_0_state       |  15|          3|    2|          6|
    |in_stream_V_TDATA_blk_n   |   9|          2|    1|          2|
    |indvar_flatten6_reg_338   |   9|          2|    6|         12|
    |indvar_flatten_reg_137    |   9|          2|    4|          8|
    |j_reg_327                 |   9|          2|    3|          6|
    |line_buf_0_5_4_reg_440    |   9|          2|   32|         64|
    |line_buf_0_6_15_reg_470   |   9|          2|   32|         64|
    |line_buf_0_6_2_reg_480    |   9|          2|   32|         64|
    |line_buf_0_6_3_reg_490    |   9|          2|   32|         64|
    |line_buf_0_6_4_reg_430    |   9|          2|   32|         64|
    |line_buf_0_6_6_reg_450    |   9|          2|   32|         64|
    |line_buf_0_6_8_reg_460    |   9|          2|   32|         64|
    |line_buf_1_5_4_reg_370    |   9|          2|   32|         64|
    |line_buf_1_6_10_reg_420   |   9|          2|   32|         64|
    |line_buf_1_6_17_reg_390   |   9|          2|   32|         64|
    |line_buf_1_6_3_reg_400    |   9|          2|   32|         64|
    |line_buf_1_6_4_reg_360    |   9|          2|   32|         64|
    |line_buf_1_6_5_reg_410    |   9|          2|   32|         64|
    |line_buf_1_6_8_reg_380    |   9|          2|   32|         64|
    |out_stream_V_1_data_out   |   9|          2|   32|         64|
    |out_stream_V_1_state      |  15|          3|    2|          6|
    |out_stream_V_TDATA_blk_n  |   9|          2|    1|          2|
    |x_assign_reg_500          |   9|          2|    3|          6|
    |y_assign_reg_349          |   9|          2|    3|          6|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 297|         64|  542|       1092|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   5|   0|    5|          0|
    |ap_enable_reg_pp1_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5     |   1|   0|    1|          0|
    |i_reg_148                   |   2|   0|    2|          0|
    |in_stream_V_0_payload_A     |  32|   0|   32|          0|
    |in_stream_V_0_payload_B     |  32|   0|   32|          0|
    |in_stream_V_0_sel_rd        |   1|   0|    1|          0|
    |in_stream_V_0_sel_wr        |   1|   0|    1|          0|
    |in_stream_V_0_state         |   2|   0|    2|          0|
    |indvar_flatten6_reg_338     |   6|   0|    6|          0|
    |indvar_flatten_reg_137      |   4|   0|    4|          0|
    |j_reg_327                   |   3|   0|    3|          0|
    |line_buf_0_0_1_reg_315      |  32|   0|   32|          0|
    |line_buf_0_1_1_reg_303      |  32|   0|   32|          0|
    |line_buf_0_2_1_reg_291      |  32|   0|   32|          0|
    |line_buf_0_3_1_reg_279      |  32|   0|   32|          0|
    |line_buf_0_4_1_reg_267      |  32|   0|   32|          0|
    |line_buf_0_5_1_reg_255      |  32|   0|   32|          0|
    |line_buf_0_5_4_reg_440      |  32|   0|   32|          0|
    |line_buf_0_6_15_reg_470     |  32|   0|   32|          0|
    |line_buf_0_6_1_reg_243      |  32|   0|   32|          0|
    |line_buf_0_6_2_reg_480      |  32|   0|   32|          0|
    |line_buf_0_6_3_reg_490      |  32|   0|   32|          0|
    |line_buf_0_6_4_reg_430      |  32|   0|   32|          0|
    |line_buf_0_6_6_reg_450      |  32|   0|   32|          0|
    |line_buf_0_6_8_reg_460      |  32|   0|   32|          0|
    |line_buf_1_0_1_reg_231      |  32|   0|   32|          0|
    |line_buf_1_1_1_reg_219      |  32|   0|   32|          0|
    |line_buf_1_2_1_reg_207      |  32|   0|   32|          0|
    |line_buf_1_3_1_reg_195      |  32|   0|   32|          0|
    |line_buf_1_4_1_reg_183      |  32|   0|   32|          0|
    |line_buf_1_5_1_reg_171      |  32|   0|   32|          0|
    |line_buf_1_5_4_reg_370      |  32|   0|   32|          0|
    |line_buf_1_6_10_reg_420     |  32|   0|   32|          0|
    |line_buf_1_6_17_reg_390     |  32|   0|   32|          0|
    |line_buf_1_6_1_reg_159      |  32|   0|   32|          0|
    |line_buf_1_6_3_reg_400      |  32|   0|   32|          0|
    |line_buf_1_6_4_reg_360      |  32|   0|   32|          0|
    |line_buf_1_6_5_reg_410      |  32|   0|   32|          0|
    |line_buf_1_6_8_reg_380      |  32|   0|   32|          0|
    |or_cond_4_reg_1800          |   1|   0|    1|          0|
    |out_stream_V_1_payload_A    |  32|   0|   32|          0|
    |out_stream_V_1_payload_B    |  32|   0|   32|          0|
    |out_stream_V_1_sel_rd       |   1|   0|    1|          0|
    |out_stream_V_1_sel_wr       |   1|   0|    1|          0|
    |out_stream_V_1_state        |   2|   0|    2|          0|
    |tmp_5_reg_1715              |  32|   0|   32|          0|
    |window_0_0_fu_104           |  32|   0|   32|          0|
    |window_0_0_load_reg_1671    |  32|   0|   32|          0|
    |window_0_1_fu_108           |  32|   0|   32|          0|
    |window_0_1_load_1_reg_1700  |  32|   0|   32|          0|
    |window_0_2_reg_1720         |  32|   0|   32|          0|
    |window_1_0_fu_116           |  32|   0|   32|          0|
    |window_1_0_load_reg_1681    |  32|   0|   32|          0|
    |window_1_1_fu_120           |  32|   0|   32|          0|
    |window_1_1_load_1_reg_1705  |  32|   0|   32|          0|
    |window_1_2_reg_1725         |  32|   0|   32|          0|
    |window_2_0_fu_112           |  32|   0|   32|          0|
    |window_2_0_load_reg_1676    |  32|   0|   32|          0|
    |window_2_1_fu_100           |  32|   0|   32|          0|
    |window_2_1_load_1_reg_1695  |  32|   0|   32|          0|
    |x_assign_reg_500            |   3|   0|    3|          0|
    |y_assign_reg_349            |   3|   0|    3|          0|
    |or_cond_4_reg_1800          |  64|  32|    1|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |1609|  32| 1546|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |  convolve_2d | return value |
|ap_rst_n             |  in |    1| ap_ctrl_hs |  convolve_2d | return value |
|ap_start             |  in |    1| ap_ctrl_hs |  convolve_2d | return value |
|ap_done              | out |    1| ap_ctrl_hs |  convolve_2d | return value |
|ap_idle              | out |    1| ap_ctrl_hs |  convolve_2d | return value |
|ap_ready             | out |    1| ap_ctrl_hs |  convolve_2d | return value |
|out_stream_V_TDATA   | out |   32|    axis    | out_stream_V |    pointer   |
|out_stream_V_TVALID  | out |    1|    axis    | out_stream_V |    pointer   |
|out_stream_V_TREADY  |  in |    1|    axis    | out_stream_V |    pointer   |
|in_stream_V_TDATA    |  in |   32|    axis    |  in_stream_V |    pointer   |
|in_stream_V_TVALID   |  in |    1|    axis    |  in_stream_V |    pointer   |
|in_stream_V_TREADY   | out |    1|    axis    |  in_stream_V |    pointer   |
|kernel_0_0           |  in |   32|   ap_none  |  kernel_0_0  |    pointer   |
|kernel_0_1           |  in |   32|   ap_none  |  kernel_0_1  |    pointer   |
|kernel_0_2           |  in |   32|   ap_none  |  kernel_0_2  |    pointer   |
|kernel_1_0           |  in |   32|   ap_none  |  kernel_1_0  |    pointer   |
|kernel_1_1           |  in |   32|   ap_none  |  kernel_1_1  |    pointer   |
|kernel_1_2           |  in |   32|   ap_none  |  kernel_1_2  |    pointer   |
|kernel_2_0           |  in |   32|   ap_none  |  kernel_2_0  |    pointer   |
|kernel_2_1           |  in |   32|   ap_none  |  kernel_2_1  |    pointer   |
|kernel_2_2           |  in |   32|   ap_none  |  kernel_2_2  |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

