vio_digclk.v,verilog,xil_defaultlib,../../../../Lab5_DigClock.srcs/sources_1/ip/vio_digclk/sim/vio_digclk.v,incdir="../../../../Lab5_DigClock.srcs/sources_1/ip/vio_digclk/hdl/verilog"incdir="../../../../Lab5_DigClock.srcs/sources_1/ip/vio_digclk/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
