// Seed: 1280594230
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    output id_1,
    output logic id_2,
    output logic id_3
);
  type_0 id_4 (
      .id_0(id_0),
      .id_1(1 & 1'd0)
  );
endmodule
