Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date              : Mon Aug  9 17:40:27 2021
| Host              : havi running 64-bit Pop!_OS 20.10
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu2cg-sfvc784
| Speed File        : -1  PRODUCTION 1.26 08-13-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.422        0.000                      0                77676        0.010        0.000                      0                77676        1.625        0.000                       0                 25838  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
CLK_REF_P  {0.000 3.125}        6.250           160.000         
clk_pl_0   {0.000 3.125}        6.250           160.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_REF_P           0.526        0.000                      0                 1895        0.025        0.000                      0                 1895        2.351        0.000                       0                  1002  
clk_pl_0            0.680        0.000                      0                75757        0.010        0.000                      0                75757        1.625        0.000                       0                 24836  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pl_0      CLK_REF_P           3.694        0.000                      0                   34        0.084        0.000                      0                   34  
CLK_REF_P     clk_pl_0            0.422        0.000                      0                  905        3.598        0.000                      0                  905  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_REF_P
  To Clock:  CLK_REF_P

Setup :            0  Failing Endpoints,  Worst Slack        0.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.351ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 sync_EQ0/IDDRE1_inst/CB
                            (rising edge-triggered cell IDDRE1 clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/temp_mem_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_P fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 0.621ns (27.527%)  route 1.635ns (72.473%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.080ns = ( 6.205 - 3.125 ) 
    Source Clock Delay      (SCD):    3.515ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.389ns (routing 1.201ns, distribution 1.188ns)
  Clock Net Delay (Destination): 2.144ns (routing 1.091ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.389     3.515    sync_EQ0/clk_ref_BUFG
    BITSLICE_RX_TX_X0Y110
                         IDDRE1                                       f  sync_EQ0/IDDRE1_inst/CB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y110
                         IDDRE1 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_CB_Q1)
                                                      0.555     4.070 r  sync_EQ0/IDDRE1_inst/Q1
                         net (fo=3, routed)           1.567     5.637    DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/clk_beat[0]
    SLICE_X29Y67         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.066     5.703 r  DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/temp_mem_i_1__15/O
                         net (fo=1, routed)           0.068     5.771    DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/temp_mem_i_1__15_n_0
    SLICE_X29Y67         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/temp_mem_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 f  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.144     6.205    DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/clk_ref_BUFG
    SLICE_X29Y67         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
                         clock pessimism              0.300     6.505    
                         clock uncertainty           -0.235     6.269    
    SLICE_X29Y67         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     6.296    DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/temp_mem_reg
  -------------------------------------------------------------------
                         required time                          6.296    
                         arrival time                          -5.771    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 sync_FQ2/IDDRE1_inst/CB
                            (rising edge-triggered cell IDDRE1 clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/temp_mem_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_P fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 0.601ns (26.914%)  route 1.632ns (73.086%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.097ns = ( 6.222 - 3.125 ) 
    Source Clock Delay      (SCD):    3.514ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.388ns (routing 1.201ns, distribution 1.187ns)
  Clock Net Delay (Destination): 2.161ns (routing 1.091ns, distribution 1.070ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.388     3.514    sync_FQ2/clk_ref_BUFG
    BITSLICE_RX_TX_X0Y127
                         IDDRE1                                       f  sync_FQ2/IDDRE1_inst/CB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y127
                         IDDRE1 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_CB_Q1)
                                                      0.535     4.049 r  sync_FQ2/IDDRE1_inst/Q1
                         net (fo=3, routed)           1.564     5.613    DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/clk_beat[0]
    SLICE_X34Y60         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.066     5.679 r  DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/temp_mem_i_1__21/O
                         net (fo=1, routed)           0.068     5.747    DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/temp_mem_i_1__21_n_0
    SLICE_X34Y60         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/temp_mem_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 f  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.161     6.222    DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/clk_ref_BUFG
    SLICE_X34Y60         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
                         clock pessimism              0.300     6.522    
                         clock uncertainty           -0.235     6.286    
    SLICE_X34Y60         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     6.313    DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/temp_mem_reg
  -------------------------------------------------------------------
                         required time                          6.313    
                         arrival time                          -5.747    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 sync_FQ2/IDDRE1_inst/CB
                            (rising edge-triggered cell IDDRE1 clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/beat_edge_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_P fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 0.535ns (24.263%)  route 1.670ns (75.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.097ns = ( 6.222 - 3.125 ) 
    Source Clock Delay      (SCD):    3.514ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.388ns (routing 1.201ns, distribution 1.187ns)
  Clock Net Delay (Destination): 2.161ns (routing 1.091ns, distribution 1.070ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.388     3.514    sync_FQ2/clk_ref_BUFG
    BITSLICE_RX_TX_X0Y127
                         IDDRE1                                       f  sync_FQ2/IDDRE1_inst/CB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y127
                         IDDRE1 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_CB_Q1)
                                                      0.535     4.049 r  sync_FQ2/IDDRE1_inst/Q1
                         net (fo=3, routed)           1.670     5.719    DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/clk_beat[0]
    SLICE_X34Y60         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/beat_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 f  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.161     6.222    DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/clk_ref_BUFG
    SLICE_X34Y60         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/beat_edge_reg/C  (IS_INVERTED)
                         clock pessimism              0.300     6.522    
                         clock uncertainty           -0.235     6.286    
    SLICE_X34Y60         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     6.313    DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/beat_edge_reg
  -------------------------------------------------------------------
                         required time                          6.313    
                         arrival time                          -5.719    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 sync_EQ0/IDDRE1_inst/CB
                            (rising edge-triggered cell IDDRE1 clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/write_en_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_P fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 0.593ns (27.239%)  route 1.584ns (72.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.080ns = ( 6.205 - 3.125 ) 
    Source Clock Delay      (SCD):    3.515ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.389ns (routing 1.201ns, distribution 1.188ns)
  Clock Net Delay (Destination): 2.144ns (routing 1.091ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.389     3.515    sync_EQ0/clk_ref_BUFG
    BITSLICE_RX_TX_X0Y110
                         IDDRE1                                       f  sync_EQ0/IDDRE1_inst/CB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y110
                         IDDRE1 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_CB_Q1)
                                                      0.555     4.070 r  sync_EQ0/IDDRE1_inst/Q1
                         net (fo=3, routed)           1.502     5.572    sync_EQ0/clk_beat[0]
    SLICE_X29Y67         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.038     5.610 r  sync_EQ0/write_en_i_1__15/O
                         net (fo=1, routed)           0.082     5.692    DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/temp_mem1_15
    SLICE_X29Y67         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/write_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 f  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.144     6.205    DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/clk_ref_BUFG
    SLICE_X29Y67         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/write_en_reg/C  (IS_INVERTED)
                         clock pessimism              0.300     6.505    
                         clock uncertainty           -0.235     6.269    
    SLICE_X29Y67         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     6.296    DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/write_en_reg
  -------------------------------------------------------------------
                         required time                          6.296    
                         arrival time                          -5.692    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 sync_FQ2/IDDRE1_inst/CB
                            (rising edge-triggered cell IDDRE1 clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/write_en_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_P fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        2.167ns  (logic 0.573ns (26.442%)  route 1.594ns (73.558%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.097ns = ( 6.222 - 3.125 ) 
    Source Clock Delay      (SCD):    3.514ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.388ns (routing 1.201ns, distribution 1.187ns)
  Clock Net Delay (Destination): 2.161ns (routing 1.091ns, distribution 1.070ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.388     3.514    sync_FQ2/clk_ref_BUFG
    BITSLICE_RX_TX_X0Y127
                         IDDRE1                                       f  sync_FQ2/IDDRE1_inst/CB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y127
                         IDDRE1 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_CB_Q1)
                                                      0.535     4.049 r  sync_FQ2/IDDRE1_inst/Q1
                         net (fo=3, routed)           1.512     5.561    sync_FQ2/clk_beat[0]
    SLICE_X34Y60         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.038     5.599 r  sync_FQ2/write_en_i_1__21/O
                         net (fo=1, routed)           0.082     5.681    DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/temp_mem1_21
    SLICE_X34Y60         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/write_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 f  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.161     6.222    DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/clk_ref_BUFG
    SLICE_X34Y60         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/write_en_reg/C  (IS_INVERTED)
                         clock pessimism              0.300     6.522    
                         clock uncertainty           -0.235     6.286    
    SLICE_X34Y60         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     6.313    DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/write_en_reg
  -------------------------------------------------------------------
                         required time                          6.313    
                         arrival time                          -5.681    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.666ns  (required time - arrival time)
  Source:                 sync_CQ2/IDDRE1_inst/CB
                            (rising edge-triggered cell IDDRE1 clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/temp_mem_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_P fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        2.083ns  (logic 0.619ns (29.717%)  route 1.464ns (70.283%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.004ns = ( 6.129 - 3.125 ) 
    Source Clock Delay      (SCD):    3.471ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.345ns (routing 1.201ns, distribution 1.144ns)
  Clock Net Delay (Destination): 2.068ns (routing 1.091ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.345     3.471    sync_CQ2/clk_ref_BUFG
    BITSLICE_RX_TX_X0Y58 IDDRE1                                       f  sync_CQ2/IDDRE1_inst/CB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y58 IDDRE1 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_CB_Q1)
                                                      0.555     4.026 r  sync_CQ2/IDDRE1_inst/Q1
                         net (fo=3, routed)           1.404     5.430    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/clk_beat[0]
    SLICE_X23Y30         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     5.494 r  DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/temp_mem_i_1__9/O
                         net (fo=1, routed)           0.060     5.554    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/temp_mem_i_1__9_n_0
    SLICE_X23Y30         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/temp_mem_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 f  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.068     6.129    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/clk_ref_BUFG
    SLICE_X23Y30         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
                         clock pessimism              0.300     6.428    
                         clock uncertainty           -0.235     6.193    
    SLICE_X23Y30         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     6.220    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/temp_mem_reg
  -------------------------------------------------------------------
                         required time                          6.220    
                         arrival time                          -5.554    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 sync_EQ2/IDDRE1_inst/C
                            (rising edge-triggered cell IDDRE1 clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/temp_mem_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_P fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.593ns (28.373%)  route 1.497ns (71.627%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.074ns = ( 6.199 - 3.125 ) 
    Source Clock Delay      (SCD):    3.510ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.384ns (routing 1.201ns, distribution 1.183ns)
  Clock Net Delay (Destination): 2.138ns (routing 1.091ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.384     3.510    sync_EQ2/clk_ref_BUFG
    BITSLICE_RX_TX_X0Y121
                         IDDRE1                                       r  sync_EQ2/IDDRE1_inst/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y121
                         IDDRE1 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_C_Q1)
                                                      0.527     4.037 r  sync_EQ2/IDDRE1_inst/Q1
                         net (fo=3, routed)           1.429     5.466    DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/clk_beat[0]
    SLICE_X31Y79         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.066     5.532 r  DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/temp_mem_i_1__17/O
                         net (fo=1, routed)           0.068     5.600    DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/temp_mem_i_1__17_n_0
    SLICE_X31Y79         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/temp_mem_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 f  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.138     6.199    DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/clk_ref_BUFG
    SLICE_X31Y79         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
                         clock pessimism              0.300     6.499    
                         clock uncertainty           -0.235     6.263    
    SLICE_X31Y79         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     6.290    DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/temp_mem_reg
  -------------------------------------------------------------------
                         required time                          6.290    
                         arrival time                          -5.600    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.724ns  (required time - arrival time)
  Source:                 sync_CQ2/IDDRE1_inst/CB
                            (rising edge-triggered cell IDDRE1 clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/beat_edge_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_P fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.555ns (27.407%)  route 1.470ns (72.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.004ns = ( 6.129 - 3.125 ) 
    Source Clock Delay      (SCD):    3.471ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.345ns (routing 1.201ns, distribution 1.144ns)
  Clock Net Delay (Destination): 2.068ns (routing 1.091ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.345     3.471    sync_CQ2/clk_ref_BUFG
    BITSLICE_RX_TX_X0Y58 IDDRE1                                       f  sync_CQ2/IDDRE1_inst/CB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y58 IDDRE1 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_CB_Q1)
                                                      0.555     4.026 r  sync_CQ2/IDDRE1_inst/Q1
                         net (fo=3, routed)           1.470     5.496    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/clk_beat[0]
    SLICE_X23Y30         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/beat_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 f  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.068     6.129    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/clk_ref_BUFG
    SLICE_X23Y30         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/beat_edge_reg/C  (IS_INVERTED)
                         clock pessimism              0.300     6.428    
                         clock uncertainty           -0.235     6.193    
    SLICE_X23Y30         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.027     6.220    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/beat_edge_reg
  -------------------------------------------------------------------
                         required time                          6.220    
                         arrival time                          -5.496    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 sync_EQ1/IDDRE1_inst/CB
                            (rising edge-triggered cell IDDRE1 clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/write_en_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_P fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.594ns (27.809%)  route 1.542ns (72.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.156ns = ( 6.281 - 3.125 ) 
    Source Clock Delay      (SCD):    3.509ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.383ns (routing 1.201ns, distribution 1.182ns)
  Clock Net Delay (Destination): 2.220ns (routing 1.091ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.383     3.509    sync_EQ1/clk_ref_BUFG
    BITSLICE_RX_TX_X0Y136
                         IDDRE1                                       f  sync_EQ1/IDDRE1_inst/CB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y136
                         IDDRE1 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_CB_Q1)
                                                      0.555     4.064 r  sync_EQ1/IDDRE1_inst/Q1
                         net (fo=3, routed)           1.484     5.548    sync_EQ1/clk_beat[0]
    SLICE_X38Y56         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     5.587 r  sync_EQ1/write_en_i_1__16/O
                         net (fo=1, routed)           0.058     5.645    DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/temp_mem1_16
    SLICE_X38Y56         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/write_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 f  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.220     6.281    DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/clk_ref_BUFG
    SLICE_X38Y56         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/write_en_reg/C  (IS_INVERTED)
                         clock pessimism              0.300     6.581    
                         clock uncertainty           -0.235     6.345    
    SLICE_X38Y56         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     6.372    DDMTD_Array_inst/ddmtd_inst[17].DDMTD_i/write_en_reg
  -------------------------------------------------------------------
                         required time                          6.372    
                         arrival time                          -5.645    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 sync_DQ1/IDDRE1_inst/C
                            (rising edge-triggered cell IDDRE1 clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/temp_mem_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK_REF_P fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.591ns (27.838%)  route 1.532ns (72.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.145ns = ( 6.270 - 3.125 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.382ns (routing 1.201ns, distribution 1.181ns)
  Clock Net Delay (Destination): 2.209ns (routing 1.091ns, distribution 1.118ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.382     3.508    sync_DQ1/clk_ref_BUFG
    BITSLICE_RX_TX_X0Y138
                         IDDRE1                                       r  sync_DQ1/IDDRE1_inst/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y138
                         IDDRE1 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_C_Q1)
                                                      0.527     4.035 r  sync_DQ1/IDDRE1_inst/Q1
                         net (fo=3, routed)           1.472     5.507    DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/clk_beat[0]
    SLICE_X38Y63         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     5.571 r  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/temp_mem_i_1__12/O
                         net (fo=1, routed)           0.060     5.631    DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/temp_mem_i_1__12_n_0
    SLICE_X38Y63         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/temp_mem_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     3.695 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.735    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.735 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     4.037    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.061 f  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.209     6.270    DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/clk_ref_BUFG
    SLICE_X38Y63         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
                         clock pessimism              0.300     6.570    
                         clock uncertainty           -0.235     6.334    
    SLICE_X38Y63         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     6.361    DDMTD_Array_inst/ddmtd_inst[13].DDMTD_i/temp_mem_reg
  -------------------------------------------------------------------
                         required time                          6.361    
                         arrival time                          -5.631    
  -------------------------------------------------------------------
                         slack                                  0.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/beat_edge_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/DATA_IN_SYNC_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_P fall@3.125ns - CLK_REF_P fall@3.125ns)
  Data Path Delay:        0.078ns  (logic 0.037ns (47.436%)  route 0.041ns (52.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns = ( 5.186 - 3.125 ) 
    Source Clock Delay      (SCD):    1.749ns = ( 4.874 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Net Delay (Source):      1.246ns (routing 0.610ns, distribution 0.636ns)
  Clock Net Delay (Destination): 1.400ns (routing 0.678ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     3.415 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.455    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.455 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     3.611    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.628 f  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        1.246     4.874    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/clk_ref_BUFG
    SLICE_X34Y48         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/beat_edge_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     4.911 r  DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/beat_edge_reg/Q
                         net (fo=1, routed)           0.041     4.952    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/beat_edge_reg_n_0
    SLICE_X34Y48         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/DATA_IN_SYNC_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     3.520 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.570    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.570 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     3.767    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.786 f  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        1.400     5.186    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/clk_ref_BUFG
    SLICE_X34Y48         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/DATA_IN_SYNC_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.306     4.880    
    SLICE_X34Y48         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     4.927    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/DATA_IN_SYNC_reg[31]
  -------------------------------------------------------------------
                         required time                         -4.927    
                         arrival time                           4.952    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/temp_mem_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/temp_mem_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_P fall@3.125ns - CLK_REF_P fall@3.125ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns = ( 5.237 - 3.125 ) 
    Source Clock Delay      (SCD):    1.795ns = ( 4.920 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      1.292ns (routing 0.610ns, distribution 0.682ns)
  Clock Net Delay (Destination): 1.451ns (routing 0.678ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     3.415 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.455    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.455 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     3.611    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.628 f  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        1.292     4.920    DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/clk_ref_BUFG
    SLICE_X47Y56         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     4.959 r  DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/temp_mem_reg/Q
                         net (fo=2, routed)           0.025     4.984    DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/temp_mem_reg_0
    SLICE_X47Y56         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     4.999 r  DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/temp_mem_i_1__4/O
                         net (fo=1, routed)           0.017     5.016    DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/temp_mem_i_1__4_n_0
    SLICE_X47Y56         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/temp_mem_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     3.520 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.570    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.570 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     3.767    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.786 f  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        1.451     5.237    DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/clk_ref_BUFG
    SLICE_X47Y56         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
                         clock pessimism             -0.311     4.926    
    SLICE_X47Y56         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     4.972    DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/temp_mem_reg
  -------------------------------------------------------------------
                         required time                         -4.972    
                         arrival time                           5.016    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/temp_mem_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/temp_mem_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_P fall@3.125ns - CLK_REF_P fall@3.125ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns = ( 5.124 - 3.125 ) 
    Source Clock Delay      (SCD):    1.692ns = ( 4.817 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Net Delay (Source):      1.189ns (routing 0.610ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.338ns (routing 0.678ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     3.415 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.455    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.455 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     3.611    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.628 f  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        1.189     4.817    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/clk_ref_BUFG
    SLICE_X23Y30         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     4.856 r  DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/temp_mem_reg/Q
                         net (fo=2, routed)           0.025     4.881    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/temp_mem_reg_0
    SLICE_X23Y30         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     4.896 r  DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/temp_mem_i_1__9/O
                         net (fo=1, routed)           0.017     4.913    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/temp_mem_i_1__9_n_0
    SLICE_X23Y30         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/temp_mem_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     3.520 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.570    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.570 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     3.767    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.786 f  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        1.338     5.124    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/clk_ref_BUFG
    SLICE_X23Y30         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
                         clock pessimism             -0.301     4.823    
    SLICE_X23Y30         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     4.869    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/temp_mem_reg
  -------------------------------------------------------------------
                         required time                         -4.869    
                         arrival time                           4.913    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/temp_mem_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/temp_mem_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_P fall@3.125ns - CLK_REF_P fall@3.125ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns = ( 5.199 - 3.125 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 4.887 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Net Delay (Source):      1.259ns (routing 0.610ns, distribution 0.649ns)
  Clock Net Delay (Destination): 1.413ns (routing 0.678ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     3.415 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.455    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.455 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     3.611    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.628 f  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        1.259     4.887    DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/clk_ref_BUFG
    SLICE_X38Y74         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     4.926 r  DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/temp_mem_reg/Q
                         net (fo=2, routed)           0.025     4.951    DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/temp_mem_reg_0
    SLICE_X38Y74         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     4.966 r  DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/temp_mem_i_1__13/O
                         net (fo=1, routed)           0.017     4.983    DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/temp_mem_i_1__13_n_0
    SLICE_X38Y74         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/temp_mem_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     3.520 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.570    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.570 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     3.767    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.786 f  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        1.413     5.199    DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/clk_ref_BUFG
    SLICE_X38Y74         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
                         clock pessimism             -0.306     4.893    
    SLICE_X38Y74         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     4.939    DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/temp_mem_reg
  -------------------------------------------------------------------
                         required time                         -4.939    
                         arrival time                           4.983    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/temp_mem_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/temp_mem_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_P fall@3.125ns - CLK_REF_P fall@3.125ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns = ( 5.198 - 3.125 ) 
    Source Clock Delay      (SCD):    1.760ns = ( 4.885 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      1.257ns (routing 0.610ns, distribution 0.647ns)
  Clock Net Delay (Destination): 1.412ns (routing 0.678ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     3.415 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.455    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.455 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     3.611    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.628 f  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        1.257     4.885    DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/clk_ref_BUFG
    SLICE_X38Y77         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     4.924 r  DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/temp_mem_reg/Q
                         net (fo=2, routed)           0.025     4.949    DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/temp_mem_reg_0
    SLICE_X38Y77         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     4.964 r  DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/temp_mem_i_1__20/O
                         net (fo=1, routed)           0.017     4.981    DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/temp_mem_i_1__20_n_0
    SLICE_X38Y77         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/temp_mem_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     3.520 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.570    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.570 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     3.767    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.786 f  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        1.412     5.198    DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/clk_ref_BUFG
    SLICE_X38Y77         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
                         clock pessimism             -0.307     4.891    
    SLICE_X38Y77         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     4.937    DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/temp_mem_reg
  -------------------------------------------------------------------
                         required time                         -4.937    
                         arrival time                           4.981    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/temp_mem_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/temp_mem_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_P fall@3.125ns - CLK_REF_P fall@3.125ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns = ( 5.232 - 3.125 ) 
    Source Clock Delay      (SCD):    1.791ns = ( 4.916 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Net Delay (Source):      1.288ns (routing 0.610ns, distribution 0.678ns)
  Clock Net Delay (Destination): 1.446ns (routing 0.678ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     3.415 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.455    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.455 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     3.611    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.628 f  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        1.288     4.916    DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/clk_ref_BUFG
    SLICE_X47Y50         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     4.955 r  DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/temp_mem_reg/Q
                         net (fo=2, routed)           0.025     4.980    DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/temp_mem_reg_0
    SLICE_X47Y50         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     4.995 r  DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/temp_mem_i_1__5/O
                         net (fo=1, routed)           0.017     5.012    DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/temp_mem_i_1__5_n_0
    SLICE_X47Y50         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/temp_mem_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     3.520 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.570    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.570 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     3.767    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.786 f  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        1.446     5.232    DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/clk_ref_BUFG
    SLICE_X47Y50         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
                         clock pessimism             -0.310     4.922    
    SLICE_X47Y50         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     4.968    DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/temp_mem_reg
  -------------------------------------------------------------------
                         required time                         -4.968    
                         arrival time                           5.012    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/temp_mem_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/temp_mem_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_P fall@3.125ns - CLK_REF_P fall@3.125ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns = ( 5.180 - 3.125 ) 
    Source Clock Delay      (SCD):    1.742ns = ( 4.867 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      1.239ns (routing 0.610ns, distribution 0.629ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.678ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     3.415 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.455    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.455 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     3.611    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.628 f  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        1.239     4.867    DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/clk_ref_BUFG
    SLICE_X33Y33         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     4.906 r  DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/temp_mem_reg/Q
                         net (fo=2, routed)           0.025     4.931    DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/temp_mem_reg_0
    SLICE_X33Y33         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     4.946 r  DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/temp_mem_i_1__7/O
                         net (fo=1, routed)           0.017     4.963    DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/temp_mem_i_1__7_n_0
    SLICE_X33Y33         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/temp_mem_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     3.520 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.570    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.570 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     3.767    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.786 f  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        1.394     5.180    DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/clk_ref_BUFG
    SLICE_X33Y33         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
                         clock pessimism             -0.307     4.873    
    SLICE_X33Y33         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     4.919    DDMTD_Array_inst/ddmtd_inst[8].DDMTD_i/temp_mem_reg
  -------------------------------------------------------------------
                         required time                         -4.919    
                         arrival time                           4.963    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/temp_mem_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/temp_mem_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_P fall@3.125ns - CLK_REF_P fall@3.125ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns = ( 5.194 - 3.125 ) 
    Source Clock Delay      (SCD):    1.755ns = ( 4.880 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Net Delay (Source):      1.252ns (routing 0.610ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.408ns (routing 0.678ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     3.415 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.455    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.455 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     3.611    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.628 f  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        1.252     4.880    DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/clk_ref_BUFG
    SLICE_X36Y36         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     4.919 r  DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/temp_mem_reg/Q
                         net (fo=2, routed)           0.025     4.944    DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/temp_mem_reg_0
    SLICE_X36Y36         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     4.959 r  DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/temp_mem_i_1__8/O
                         net (fo=1, routed)           0.017     4.976    DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/temp_mem_i_1__8_n_0
    SLICE_X36Y36         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/temp_mem_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     3.520 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.570    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.570 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     3.767    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.786 f  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        1.408     5.194    DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/clk_ref_BUFG
    SLICE_X36Y36         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
                         clock pessimism             -0.308     4.886    
    SLICE_X36Y36         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     4.932    DDMTD_Array_inst/ddmtd_inst[9].DDMTD_i/temp_mem_reg
  -------------------------------------------------------------------
                         required time                         -4.932    
                         arrival time                           4.976    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/temp_mem_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/temp_mem_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_P fall@3.125ns - CLK_REF_P fall@3.125ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns = ( 5.132 - 3.125 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 4.825 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Net Delay (Source):      1.197ns (routing 0.610ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.678ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     3.415 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.455    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.455 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     3.611    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.628 f  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        1.197     4.825    DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/clk_ref_BUFG
    SLICE_X21Y43         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     4.864 r  DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/temp_mem_reg/Q
                         net (fo=2, routed)           0.025     4.889    DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/temp_mem_reg_0
    SLICE_X21Y43         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     4.904 r  DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/temp_mem_i_1__10/O
                         net (fo=1, routed)           0.017     4.921    DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/temp_mem_i_1__10_n_0
    SLICE_X21Y43         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/temp_mem_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     3.520 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.570    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.570 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     3.767    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.786 f  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        1.346     5.132    DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/clk_ref_BUFG
    SLICE_X21Y43         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
                         clock pessimism             -0.301     4.831    
    SLICE_X21Y43         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     4.877    DDMTD_Array_inst/ddmtd_inst[11].DDMTD_i/temp_mem_reg
  -------------------------------------------------------------------
                         required time                         -4.877    
                         arrival time                           4.921    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/temp_mem_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/temp_mem_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_REF_P fall@3.125ns - CLK_REF_P fall@3.125ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns = ( 5.193 - 3.125 ) 
    Source Clock Delay      (SCD):    1.757ns = ( 4.882 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Net Delay (Source):      1.254ns (routing 0.610ns, distribution 0.644ns)
  Clock Net Delay (Destination): 1.407ns (routing 0.678ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     3.415 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.455    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.455 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     3.611    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.628 f  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        1.254     4.882    DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/clk_ref_BUFG
    SLICE_X38Y98         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     4.921 r  DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/temp_mem_reg/Q
                         net (fo=2, routed)           0.025     4.946    DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/temp_mem_reg_0
    SLICE_X38Y98         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     4.961 r  DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/temp_mem_i_1__18/O
                         net (fo=1, routed)           0.017     4.978    DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/temp_mem_i_1__18_n_0
    SLICE_X38Y98         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/temp_mem_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     3.520 f  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.570    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.570 f  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     3.767    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.786 f  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        1.407     5.193    DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/clk_ref_BUFG
    SLICE_X38Y98         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/temp_mem_reg/C  (IS_INVERTED)
                         clock pessimism             -0.305     4.888    
    SLICE_X38Y98         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     4.934    DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/temp_mem_reg
  -------------------------------------------------------------------
                         required time                         -4.934    
                         arrival time                           4.978    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_REF_P
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { CLK_REF_P }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     IDDRE1/C   n/a            1.600         6.250       4.650      BITSLICE_RX_TX_X0Y49   sync_AQ0/IDDRE1_inst/C
Min Period        n/a     IDDRE1/CB  n/a            1.600         6.250       4.650      BITSLICE_RX_TX_X0Y49   sync_AQ0/IDDRE1_inst/CB
Min Period        n/a     IDDRE1/C   n/a            1.600         6.250       4.650      BITSLICE_RX_TX_X0Y8    sync_AQ1/IDDRE1_inst/C
Min Period        n/a     IDDRE1/CB  n/a            1.600         6.250       4.650      BITSLICE_RX_TX_X0Y8    sync_AQ1/IDDRE1_inst/CB
Min Period        n/a     IDDRE1/C   n/a            1.600         6.250       4.650      BITSLICE_RX_TX_X0Y47   sync_AQ2/IDDRE1_inst/C
Min Period        n/a     IDDRE1/CB  n/a            1.600         6.250       4.650      BITSLICE_RX_TX_X0Y47   sync_AQ2/IDDRE1_inst/CB
Min Period        n/a     IDDRE1/C   n/a            1.600         6.250       4.650      BITSLICE_RX_TX_X0Y10   sync_AQ3/IDDRE1_inst/C
Min Period        n/a     IDDRE1/CB  n/a            1.600         6.250       4.650      BITSLICE_RX_TX_X0Y10   sync_AQ3/IDDRE1_inst/CB
Min Period        n/a     IDDRE1/C   n/a            1.600         6.250       4.650      BITSLICE_RX_TX_X0Y17   sync_BQ0/IDDRE1_inst/C
Min Period        n/a     IDDRE1/CB  n/a            1.600         6.250       4.650      BITSLICE_RX_TX_X0Y17   sync_BQ0/IDDRE1_inst/CB
Low Pulse Width   Fast    IDDRE1/C   n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y15   sync_BQ3/IDDRE1_inst/C
Low Pulse Width   Fast    IDDRE1/C   n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y58   sync_CQ2/IDDRE1_inst/C
Low Pulse Width   Fast    IDDRE1/C   n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y140  sync_DQ3/IDDRE1_inst/C
Low Pulse Width   Fast    IDDRE1/C   n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y136  sync_EQ1/IDDRE1_inst/C
Low Pulse Width   Slow    IDDRE1/CB  n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y47   sync_AQ2/IDDRE1_inst/CB
Low Pulse Width   Slow    IDDRE1/CB  n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y17   sync_BQ0/IDDRE1_inst/CB
Low Pulse Width   Slow    IDDRE1/CB  n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y15   sync_BQ3/IDDRE1_inst/CB
Low Pulse Width   Slow    IDDRE1/CB  n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y19   sync_CQ1/IDDRE1_inst/CB
Low Pulse Width   Slow    IDDRE1/CB  n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y138  sync_DQ1/IDDRE1_inst/CB
Low Pulse Width   Slow    IDDRE1/C   n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y49   sync_AQ0/IDDRE1_inst/C
High Pulse Width  Fast    IDDRE1/CB  n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y8    sync_AQ1/IDDRE1_inst/CB
High Pulse Width  Fast    IDDRE1/CB  n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y47   sync_AQ2/IDDRE1_inst/CB
High Pulse Width  Fast    IDDRE1/CB  n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y17   sync_BQ0/IDDRE1_inst/CB
High Pulse Width  Fast    IDDRE1/CB  n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y58   sync_CQ2/IDDRE1_inst/CB
High Pulse Width  Fast    IDDRE1/CB  n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y143  sync_EQ3/IDDRE1_inst/CB
High Pulse Width  Slow    IDDRE1/C   n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y10   sync_AQ3/IDDRE1_inst/C
High Pulse Width  Slow    IDDRE1/C   n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y6    sync_BQ2/IDDRE1_inst/C
High Pulse Width  Slow    IDDRE1/C   n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y15   sync_BQ3/IDDRE1_inst/C
High Pulse Width  Slow    IDDRE1/C   n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y123  sync_DQ2/IDDRE1_inst/C
High Pulse Width  Slow    IDDRE1/C   n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y110  sync_EQ0/IDDRE1_inst/C
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       2.625         0.274       2.351      BITSLICE_RX_TX_X0Y8    sync_AQ1/IDDRE1_inst/CB
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       2.625         0.273       2.352      BITSLICE_RX_TX_X0Y47   sync_AQ2/IDDRE1_inst/CB
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       2.625         0.273       2.352      BITSLICE_RX_TX_X0Y138  sync_DQ1/IDDRE1_inst/CB
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       2.625         0.272       2.353      BITSLICE_RX_TX_X0Y10   sync_AQ3/IDDRE1_inst/CB
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       2.625         0.272       2.353      BITSLICE_RX_TX_X0Y17   sync_BQ0/IDDRE1_inst/CB
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       2.625         0.272       2.353      BITSLICE_RX_TX_X0Y6    sync_BQ2/IDDRE1_inst/CB
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       2.625         0.272       2.353      BITSLICE_RX_TX_X0Y58   sync_CQ2/IDDRE1_inst/CB
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       2.625         0.272       2.353      BITSLICE_RX_TX_X0Y110  sync_EQ0/IDDRE1_inst/CB
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       2.625         0.272       2.353      BITSLICE_RX_TX_X0Y121  sync_EQ2/IDDRE1_inst/CB
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       2.625         0.272       2.353      BITSLICE_RX_TX_X0Y114  sync_FQ1/IDDRE1_inst/CB



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.680ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.680ns  (required time - arrival time)
  Source:                 we_byte_sync_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 rise@6.250ns - clk_pl_0 fall@3.125ns)
  Data Path Delay:        1.622ns  (logic 0.222ns (13.687%)  route 1.400ns (86.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.920ns = ( 8.170 - 6.250 ) 
    Source Clock Delay      (SCD):    2.157ns = ( 5.282 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.950ns (routing 0.814ns, distribution 1.136ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.736ns, distribution 1.017ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     3.303    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     3.332 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.950     5.282    CLK
    SLICE_X23Y52         FDRE                                         r  we_byte_sync_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     5.381 r  we_byte_sync_reg[1]/Q
                         net (fo=8, routed)           0.818     6.199    desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/web[1]
    SLICE_X11Y82         LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.123     6.322 r  desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_87/O
                         net (fo=1, routed)           0.582     6.904    desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_44
    RAMB36_X0Y17         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.250     6.250 r  
    PS8_X0Y0             PS8                          0.000     6.250 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.390    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.417 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.753     8.170    desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y17         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.122     8.292    
                         clock uncertainty           -0.347     7.945    
    RAMB36_X0Y17         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.361     7.584    desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.584    
                         arrival time                          -6.904    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.698ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            WORDS_TO_SEND_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 1.050ns (56.060%)  route 0.823ns (43.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.006 - 3.125 ) 
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.085ns (routing 0.814ns, distribution 1.271ns)
  Clock Net Delay (Destination): 1.714ns (routing 0.736ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       2.085     2.292    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      1.050     3.342 r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/DOUTBDOUT[0]
                         net (fo=1, routed)           0.823     4.165    BRAM_PORTB_0_dout[16]
    SLICE_X20Y54         FDRE                                         r  WORDS_TO_SEND_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.714     5.006    CLK
    SLICE_X20Y54         FDRE                                         r  WORDS_TO_SEND_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.178     5.184    
                         clock uncertainty           -0.347     4.836    
    SLICE_X20Y54         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     4.863    WORDS_TO_SEND_reg[16]
  -------------------------------------------------------------------
                         required time                          4.863    
                         arrival time                          -4.165    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            WORDS_TO_SEND_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 0.955ns (55.815%)  route 0.756ns (44.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 4.988 - 3.125 ) 
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.085ns (routing 0.814ns, distribution 1.271ns)
  Clock Net Delay (Destination): 1.696ns (routing 0.736ns, distribution 0.960ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       2.085     2.292    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[12])
                                                      0.955     3.247 r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/DOUTBDOUT[12]
                         net (fo=1, routed)           0.756     4.003    BRAM_PORTB_0_dout[28]
    SLICE_X18Y60         FDRE                                         r  WORDS_TO_SEND_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.696     4.988    CLK
    SLICE_X18Y60         FDRE                                         r  WORDS_TO_SEND_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.122     5.110    
                         clock uncertainty           -0.347     4.763    
    SLICE_X18Y60         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     4.790    WORDS_TO_SEND_reg[28]
  -------------------------------------------------------------------
                         required time                          4.790    
                         arrival time                          -4.003    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            WORDS_TO_SEND_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.949ns (55.856%)  route 0.750ns (44.144%))
  Logic Levels:           0  
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 4.988 - 3.125 ) 
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.085ns (routing 0.814ns, distribution 1.271ns)
  Clock Net Delay (Destination): 1.696ns (routing 0.736ns, distribution 0.960ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       2.085     2.292    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[14])
                                                      0.949     3.241 r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/DOUTBDOUT[14]
                         net (fo=1, routed)           0.750     3.991    BRAM_PORTB_0_dout[30]
    SLICE_X18Y60         FDRE                                         r  WORDS_TO_SEND_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.696     4.988    CLK
    SLICE_X18Y60         FDRE                                         r  WORDS_TO_SEND_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.122     5.110    
                         clock uncertainty           -0.347     4.763    
    SLICE_X18Y60         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     4.790    WORDS_TO_SEND_reg[30]
  -------------------------------------------------------------------
                         required time                          4.790    
                         arrival time                          -3.991    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 we_byte_sync_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_bram_ctrl_0_bram1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 rise@6.250ns - clk_pl_0 fall@3.125ns)
  Data Path Delay:        1.493ns  (logic 0.199ns (13.329%)  route 1.294ns (86.671%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.918ns = ( 8.168 - 6.250 ) 
    Source Clock Delay      (SCD):    2.157ns = ( 5.282 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.950ns (routing 0.814ns, distribution 1.136ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.736ns, distribution 1.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     3.303    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     3.332 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.950     5.282    CLK
    SLICE_X23Y52         FDRE                                         r  we_byte_sync_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     5.381 r  we_byte_sync_reg[1]/Q
                         net (fo=8, routed)           0.818     6.199    desing_ins/design_1_i/axi_bram_ctrl_0_bram1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/web[1]
    SLICE_X11Y82         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     6.299 r  desing_ins/design_1_i/axi_bram_ctrl_0_bram1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_85/O
                         net (fo=1, routed)           0.476     6.775    desing_ins/design_1_i/axi_bram_ctrl_0_bram1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_43
    RAMB36_X1Y16         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.250     6.250 r  
    PS8_X0Y0             PS8                          0.000     6.250 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.390    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.417 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.751     8.168    desing_ins/design_1_i/axi_bram_ctrl_0_bram1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.122     8.290    
                         clock uncertainty           -0.347     7.943    
    RAMB36_X1Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.361     7.582    desing_ins/design_1_i/axi_bram_ctrl_0_bram1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.582    
                         arrival time                          -6.775    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 we_byte_sync_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 rise@6.250ns - clk_pl_0 fall@3.125ns)
  Data Path Delay:        1.578ns  (logic 0.163ns (10.330%)  route 1.415ns (89.670%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.916ns = ( 8.166 - 6.250 ) 
    Source Clock Delay      (SCD):    2.118ns = ( 5.243 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.911ns (routing 0.814ns, distribution 1.097ns)
  Clock Net Delay (Destination): 1.749ns (routing 0.736ns, distribution 1.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     3.303    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     3.332 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.911     5.243    CLK
    SLICE_X18Y87         FDRE                                         r  we_byte_sync_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y87         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     5.342 r  we_byte_sync_reg[17]/Q
                         net (fo=9, routed)           0.554     5.896    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/web[1]
    SLICE_X17Y100        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     5.960 r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_73/O
                         net (fo=1, routed)           0.861     6.821    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_37
    RAMB36_X1Y17         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.250     6.250 r  
    PS8_X0Y0             PS8                          0.000     6.250 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.390    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.417 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.749     8.166    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.173     8.339    
                         clock uncertainty           -0.347     7.992    
    RAMB36_X1Y17         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.361     7.631    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.631    
                         arrival time                          -6.821    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            WORDS_TO_SEND_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.720ns  (logic 0.957ns (55.640%)  route 0.763ns (44.360%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.878ns = ( 5.003 - 3.125 ) 
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.085ns (routing 0.814ns, distribution 1.271ns)
  Clock Net Delay (Destination): 1.711ns (routing 0.736ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       2.085     2.292    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[15])
                                                      0.957     3.249 r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/DOUTBDOUT[15]
                         net (fo=1, routed)           0.763     4.012    BRAM_PORTB_0_dout[31]
    SLICE_X18Y52         FDRE                                         r  WORDS_TO_SEND_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.711     5.003    CLK
    SLICE_X18Y52         FDRE                                         r  WORDS_TO_SEND_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.178     5.181    
                         clock uncertainty           -0.347     4.833    
    SLICE_X18Y52         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     4.860    WORDS_TO_SEND_reg[31]
  -------------------------------------------------------------------
                         required time                          4.860    
                         arrival time                          -4.012    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            WORDS_TO_SEND_reg[29]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 0.960ns (55.911%)  route 0.757ns (44.089%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.878ns = ( 5.003 - 3.125 ) 
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.085ns (routing 0.814ns, distribution 1.271ns)
  Clock Net Delay (Destination): 1.711ns (routing 0.736ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       2.085     2.292    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[13])
                                                      0.960     3.252 r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/DOUTBDOUT[13]
                         net (fo=1, routed)           0.757     4.009    BRAM_PORTB_0_dout[29]
    SLICE_X18Y52         FDRE                                         r  WORDS_TO_SEND_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.711     5.003    CLK
    SLICE_X18Y52         FDRE                                         r  WORDS_TO_SEND_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.178     5.181    
                         clock uncertainty           -0.347     4.833    
    SLICE_X18Y52         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     4.860    WORDS_TO_SEND_reg[29]
  -------------------------------------------------------------------
                         required time                          4.860    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.883ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            WORDS_TO_SEND_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.685ns  (logic 0.974ns (57.804%)  route 0.711ns (42.196%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.878ns = ( 5.003 - 3.125 ) 
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.085ns (routing 0.814ns, distribution 1.271ns)
  Clock Net Delay (Destination): 1.711ns (routing 0.736ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       2.085     2.292    desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[4])
                                                      0.974     3.266 r  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/DOUTBDOUT[4]
                         net (fo=1, routed)           0.711     3.977    BRAM_PORTB_0_dout[20]
    SLICE_X18Y52         FDRE                                         r  WORDS_TO_SEND_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.711     5.003    CLK
    SLICE_X18Y52         FDRE                                         r  WORDS_TO_SEND_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.178     5.181    
                         clock uncertainty           -0.347     4.833    
    SLICE_X18Y52         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     4.860    WORDS_TO_SEND_reg[20]
  -------------------------------------------------------------------
                         required time                          4.860    
                         arrival time                          -3.977    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.905ns  (required time - arrival time)
  Source:                 addr_pointer_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 rise@6.250ns - clk_pl_0 fall@3.125ns)
  Data Path Delay:        1.435ns  (logic 0.096ns (6.690%)  route 1.339ns (93.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.920ns = ( 8.170 - 6.250 ) 
    Source Clock Delay      (SCD):    2.165ns = ( 5.290 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.958ns (routing 0.814ns, distribution 1.144ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.736ns, distribution 1.017ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     3.303    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     3.332 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.958     5.290    CLK
    SLICE_X22Y59         FDRE                                         r  addr_pointer_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y59         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     5.386 r  addr_pointer_reg[14]/Q
                         net (fo=49, routed)          1.339     6.725    desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y17         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.250     6.250 r  
    PS8_X0Y0             PS8                          0.000     6.250 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.390    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.417 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.753     8.170    desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y17         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.122     8.292    
                         clock uncertainty           -0.347     7.945    
    RAMB36_X0Y17         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.315     7.630    desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.630    
                         arrival time                          -6.725    
  -------------------------------------------------------------------
                         slack                                  0.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][16][userdata][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.069ns (26.336%)  route 0.193ns (73.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.691ns (routing 0.736ns, distribution 0.955ns)
  Clock Net Delay (Destination): 1.992ns (routing 0.814ns, distribution 1.178ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.691     1.858    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X22Y80         FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][16][userdata][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y80         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     1.927 r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][16][userdata][2]/Q
                         net (fo=1, routed)           0.193     2.120    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/DIG0
    SLICE_X20Y80         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.992     2.199    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X20Y80         RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMG/CLK
                         clock pessimism             -0.171     2.028    
    SLICE_X20Y80         RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.082     2.110    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMG
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[145].bram_wrdata_int_reg[145]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_bram_ctrl_0_bram1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/DINADIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.070ns (23.102%)  route 0.233ns (76.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.687ns (routing 0.736ns, distribution 0.951ns)
  Clock Net Delay (Destination): 2.143ns (routing 0.814ns, distribution 1.329ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.687     1.854    desing_ins/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X26Y69         FDRE                                         r  desing_ins/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[145].bram_wrdata_int_reg[145]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y69         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     1.924 r  desing_ins/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[145].bram_wrdata_int_reg[145]/Q
                         net (fo=1, routed)           0.233     2.157    desing_ins/design_1_i/axi_bram_ctrl_0_bram1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X4Y13         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       2.143     2.350    desing_ins/design_1_i/axi_bram_ctrl_0_bram1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y13         RAMB36E2                                     r  desing_ins/design_1_i/axi_bram_ctrl_0_bram1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.174     2.176    
    RAMB36_X4Y13         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[1])
                                                     -0.029     2.147    desing_ins/design_1_i/axi_bram_ctrl_0_bram1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.071ns (28.514%)  route 0.178ns (71.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.693ns (routing 0.736ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.967ns (routing 0.814ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.693     1.860    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X15Y102        FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y102        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     1.931 r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=165, routed)         0.178     2.109    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH4
    SLICE_X16Y105        RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.967     2.174    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X16Y105        RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/CLK
                         clock pessimism             -0.171     2.003    
    SLICE_X16Y105        RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR4)
                                                      0.096     2.099    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.071ns (28.514%)  route 0.178ns (71.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.693ns (routing 0.736ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.967ns (routing 0.814ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.693     1.860    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X15Y102        FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y102        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     1.931 r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=165, routed)         0.178     2.109    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH4
    SLICE_X16Y105        RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.967     2.174    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X16Y105        RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/CLK
                         clock pessimism             -0.171     2.003    
    SLICE_X16Y105        RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR4)
                                                      0.096     2.099    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.071ns (28.514%)  route 0.178ns (71.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.693ns (routing 0.736ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.967ns (routing 0.814ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.693     1.860    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X15Y102        FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y102        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     1.931 r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=165, routed)         0.178     2.109    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH4
    SLICE_X16Y105        RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.967     2.174    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X16Y105        RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB/CLK
                         clock pessimism             -0.171     2.003    
    SLICE_X16Y105        RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR4)
                                                      0.096     2.099    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.071ns (28.514%)  route 0.178ns (71.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.693ns (routing 0.736ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.967ns (routing 0.814ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.693     1.860    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X15Y102        FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y102        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     1.931 r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=165, routed)         0.178     2.109    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH4
    SLICE_X16Y105        RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.967     2.174    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X16Y105        RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1/CLK
                         clock pessimism             -0.171     2.003    
    SLICE_X16Y105        RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR4)
                                                      0.096     2.099    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.071ns (28.514%)  route 0.178ns (71.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.693ns (routing 0.736ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.967ns (routing 0.814ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.693     1.860    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X15Y102        FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y102        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     1.931 r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=165, routed)         0.178     2.109    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH4
    SLICE_X16Y105        RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.967     2.174    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X16Y105        RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC/CLK
                         clock pessimism             -0.171     2.003    
    SLICE_X16Y105        RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR4)
                                                      0.096     2.099    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.071ns (28.514%)  route 0.178ns (71.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.693ns (routing 0.736ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.967ns (routing 0.814ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.693     1.860    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X15Y102        FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y102        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     1.931 r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=165, routed)         0.178     2.109    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH4
    SLICE_X16Y105        RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.967     2.174    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X16Y105        RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC_D1/CLK
                         clock pessimism             -0.171     2.003    
    SLICE_X16Y105        RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR4)
                                                      0.096     2.099    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.071ns (28.514%)  route 0.178ns (71.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.693ns (routing 0.736ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.967ns (routing 0.814ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.693     1.860    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X15Y102        FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y102        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     1.931 r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=165, routed)         0.178     2.109    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH4
    SLICE_X16Y105        RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.967     2.174    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X16Y105        RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD/CLK
                         clock pessimism             -0.171     2.003    
    SLICE_X16Y105        RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR4)
                                                      0.096     2.099    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.071ns (28.514%)  route 0.178ns (71.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.693ns (routing 0.736ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.967ns (routing 0.814ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.693     1.860    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X15Y102        FDRE                                         r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y102        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     1.931 r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=165, routed)         0.178     2.109    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH4
    SLICE_X16Y105        RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.967     2.174    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X16Y105        RAMD32                                       r  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD_D1/CLK
                         clock pessimism             -0.171     2.003    
    SLICE_X16Y105        RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR4)
                                                      0.096     2.099    desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         6.250       3.250      PS8_X0Y0      desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         6.250       4.700      RAMB36_X1Y17  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         6.250       4.700      RAMB36_X1Y17  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         6.250       4.700      RAMB36_X2Y18  desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         6.250       4.700      RAMB36_X2Y18  desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     FIFO36E2/RDCLK      n/a            1.550         6.250       4.700      RAMB36_X4Y12  DDMTD_Array_inst/ddmtd_inst[21].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         6.250       4.700      RAMB36_X3Y13  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         6.250       4.700      RAMB36_X3Y13  desing_ins/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         6.250       4.700      RAMB36_X1Y18  desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         6.250       4.700      RAMB36_X1Y18  desing_ins/design_1_i/axi_bram_ctrl_0_bram2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         3.125       1.625      PS8_X0Y0      desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         3.125       1.625      PS8_X0Y0      desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X20Y85  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X20Y85  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X20Y85  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X20Y85  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X20Y85  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X20Y85  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X20Y85  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X20Y85  desing_ins/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMD_D1/CLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         3.125       1.625      PS8_X0Y0      desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         3.125       1.625      PS8_X0Y0      desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X5Y56   desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMF_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X5Y56   desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMG/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X5Y56   desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMG_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.573         3.125       2.552      SLICE_X5Y56   desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMH/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.573         3.125       2.552      SLICE_X5Y56   desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAMH_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X5Y59   desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X5Y59   desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         3.125       2.552      SLICE_X5Y59   desing_ins/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  CLK_REF_P

Setup :            0  Failing Endpoints,  Worst Slack        3.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.694ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            enable_sampling_logic_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (CLK_REF_P rise@6.250ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 0.393ns (11.891%)  route 2.912ns (88.109%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns = ( 9.271 - 6.250 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.944ns (routing 0.814ns, distribution 1.130ns)
  Clock Net Delay (Destination): 2.085ns (routing 1.091ns, distribution 0.994ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.944     2.151    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y86         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.247 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.021     4.268    desing_ins/GPIO[0]
    SLICE_X25Y57         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     4.416 r  desing_ins/enable_sampling_logic_i_4/O
                         net (fo=1, routed)           0.054     4.470    desing_ins/enable_sampling_logic0
    SLICE_X25Y57         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     4.619 r  desing_ins/enable_sampling_logic_i_1/O
                         net (fo=1, routed)           0.837     5.456    desing_ins_n_37
    SLICE_X26Y51         FDRE                                         r  enable_sampling_logic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.085     9.271    clk_ref_BUFG
    SLICE_X26Y51         FDRE                                         r  enable_sampling_logic_reg/C
                         clock pessimism              0.000     9.271    
                         clock uncertainty           -0.147     9.123    
    SLICE_X26Y51         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     9.150    enable_sampling_logic_reg
  -------------------------------------------------------------------
                         required time                          9.150    
                         arrival time                          -5.456    
  -------------------------------------------------------------------
                         slack                                  3.694    

Slack (MET) :             3.821ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (CLK_REF_P rise@6.250ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.243ns (7.884%)  route 2.839ns (92.115%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 9.274 - 6.250 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.944ns (routing 0.814ns, distribution 1.130ns)
  Clock Net Delay (Destination): 2.088ns (routing 1.091ns, distribution 0.997ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.944     2.151    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y86         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.247 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.022     4.269    desing_ins/GPIO[0]
    SLICE_X24Y57         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     4.416 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.817     5.233    desing_ins_n_36
    SLICE_X26Y57         FDRE                                         r  reset_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.088     9.274    clk_ref_BUFG
    SLICE_X26Y57         FDRE                                         r  reset_counter_reg[24]/C
                         clock pessimism              0.000     9.274    
                         clock uncertainty           -0.147     9.126    
    SLICE_X26Y57         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.072     9.054    reset_counter_reg[24]
  -------------------------------------------------------------------
                         required time                          9.054    
                         arrival time                          -5.233    
  -------------------------------------------------------------------
                         slack                                  3.821    

Slack (MET) :             3.821ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (CLK_REF_P rise@6.250ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.243ns (7.884%)  route 2.839ns (92.115%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 9.274 - 6.250 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.944ns (routing 0.814ns, distribution 1.130ns)
  Clock Net Delay (Destination): 2.088ns (routing 1.091ns, distribution 0.997ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.944     2.151    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y86         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.247 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.022     4.269    desing_ins/GPIO[0]
    SLICE_X24Y57         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     4.416 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.817     5.233    desing_ins_n_36
    SLICE_X26Y57         FDRE                                         r  reset_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.088     9.274    clk_ref_BUFG
    SLICE_X26Y57         FDRE                                         r  reset_counter_reg[25]/C
                         clock pessimism              0.000     9.274    
                         clock uncertainty           -0.147     9.126    
    SLICE_X26Y57         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.072     9.054    reset_counter_reg[25]
  -------------------------------------------------------------------
                         required time                          9.054    
                         arrival time                          -5.233    
  -------------------------------------------------------------------
                         slack                                  3.821    

Slack (MET) :             3.821ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (CLK_REF_P rise@6.250ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.243ns (7.884%)  route 2.839ns (92.115%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 9.274 - 6.250 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.944ns (routing 0.814ns, distribution 1.130ns)
  Clock Net Delay (Destination): 2.088ns (routing 1.091ns, distribution 0.997ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.944     2.151    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y86         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.247 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.022     4.269    desing_ins/GPIO[0]
    SLICE_X24Y57         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     4.416 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.817     5.233    desing_ins_n_36
    SLICE_X26Y57         FDRE                                         r  reset_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.088     9.274    clk_ref_BUFG
    SLICE_X26Y57         FDRE                                         r  reset_counter_reg[26]/C
                         clock pessimism              0.000     9.274    
                         clock uncertainty           -0.147     9.126    
    SLICE_X26Y57         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.072     9.054    reset_counter_reg[26]
  -------------------------------------------------------------------
                         required time                          9.054    
                         arrival time                          -5.233    
  -------------------------------------------------------------------
                         slack                                  3.821    

Slack (MET) :             3.821ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (CLK_REF_P rise@6.250ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.243ns (7.884%)  route 2.839ns (92.115%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 9.274 - 6.250 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.944ns (routing 0.814ns, distribution 1.130ns)
  Clock Net Delay (Destination): 2.088ns (routing 1.091ns, distribution 0.997ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.944     2.151    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y86         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.247 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.022     4.269    desing_ins/GPIO[0]
    SLICE_X24Y57         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     4.416 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.817     5.233    desing_ins_n_36
    SLICE_X26Y57         FDRE                                         r  reset_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.088     9.274    clk_ref_BUFG
    SLICE_X26Y57         FDRE                                         r  reset_counter_reg[27]/C
                         clock pessimism              0.000     9.274    
                         clock uncertainty           -0.147     9.126    
    SLICE_X26Y57         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.072     9.054    reset_counter_reg[27]
  -------------------------------------------------------------------
                         required time                          9.054    
                         arrival time                          -5.233    
  -------------------------------------------------------------------
                         slack                                  3.821    

Slack (MET) :             3.825ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (CLK_REF_P rise@6.250ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.243ns (7.884%)  route 2.839ns (92.115%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns = ( 9.278 - 6.250 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.944ns (routing 0.814ns, distribution 1.130ns)
  Clock Net Delay (Destination): 2.092ns (routing 1.091ns, distribution 1.001ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.944     2.151    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y86         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.247 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.022     4.269    desing_ins/GPIO[0]
    SLICE_X24Y57         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     4.416 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.817     5.233    desing_ins_n_36
    SLICE_X26Y57         FDRE                                         r  reset_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.092     9.278    clk_ref_BUFG
    SLICE_X26Y57         FDRE                                         r  reset_counter_reg[28]/C
                         clock pessimism              0.000     9.278    
                         clock uncertainty           -0.147     9.130    
    SLICE_X26Y57         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.072     9.058    reset_counter_reg[28]
  -------------------------------------------------------------------
                         required time                          9.058    
                         arrival time                          -5.233    
  -------------------------------------------------------------------
                         slack                                  3.825    

Slack (MET) :             3.825ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (CLK_REF_P rise@6.250ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.243ns (7.884%)  route 2.839ns (92.115%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns = ( 9.278 - 6.250 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.944ns (routing 0.814ns, distribution 1.130ns)
  Clock Net Delay (Destination): 2.092ns (routing 1.091ns, distribution 1.001ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.944     2.151    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y86         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.247 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.022     4.269    desing_ins/GPIO[0]
    SLICE_X24Y57         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     4.416 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.817     5.233    desing_ins_n_36
    SLICE_X26Y57         FDRE                                         r  reset_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.092     9.278    clk_ref_BUFG
    SLICE_X26Y57         FDRE                                         r  reset_counter_reg[29]/C
                         clock pessimism              0.000     9.278    
                         clock uncertainty           -0.147     9.130    
    SLICE_X26Y57         FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.072     9.058    reset_counter_reg[29]
  -------------------------------------------------------------------
                         required time                          9.058    
                         arrival time                          -5.233    
  -------------------------------------------------------------------
                         slack                                  3.825    

Slack (MET) :             3.825ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (CLK_REF_P rise@6.250ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.243ns (7.884%)  route 2.839ns (92.115%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns = ( 9.278 - 6.250 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.944ns (routing 0.814ns, distribution 1.130ns)
  Clock Net Delay (Destination): 2.092ns (routing 1.091ns, distribution 1.001ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.944     2.151    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y86         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.247 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.022     4.269    desing_ins/GPIO[0]
    SLICE_X24Y57         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     4.416 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.817     5.233    desing_ins_n_36
    SLICE_X26Y57         FDRE                                         r  reset_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.092     9.278    clk_ref_BUFG
    SLICE_X26Y57         FDRE                                         r  reset_counter_reg[30]/C
                         clock pessimism              0.000     9.278    
                         clock uncertainty           -0.147     9.130    
    SLICE_X26Y57         FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.072     9.058    reset_counter_reg[30]
  -------------------------------------------------------------------
                         required time                          9.058    
                         arrival time                          -5.233    
  -------------------------------------------------------------------
                         slack                                  3.825    

Slack (MET) :             3.825ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (CLK_REF_P rise@6.250ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.243ns (7.884%)  route 2.839ns (92.115%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns = ( 9.278 - 6.250 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.944ns (routing 0.814ns, distribution 1.130ns)
  Clock Net Delay (Destination): 2.092ns (routing 1.091ns, distribution 1.001ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.944     2.151    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y86         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.247 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.022     4.269    desing_ins/GPIO[0]
    SLICE_X24Y57         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     4.416 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.817     5.233    desing_ins_n_36
    SLICE_X26Y57         FDRE                                         r  reset_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.092     9.278    clk_ref_BUFG
    SLICE_X26Y57         FDRE                                         r  reset_counter_reg[31]/C
                         clock pessimism              0.000     9.278    
                         clock uncertainty           -0.147     9.130    
    SLICE_X26Y57         FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.072     9.058    reset_counter_reg[31]
  -------------------------------------------------------------------
                         required time                          9.058    
                         arrival time                          -5.233    
  -------------------------------------------------------------------
                         slack                                  3.825    

Slack (MET) :             3.840ns  (required time - arrival time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (CLK_REF_P rise@6.250ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.063ns  (logic 0.243ns (7.933%)  route 2.820ns (92.067%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 9.274 - 6.250 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.944ns (routing 0.814ns, distribution 1.130ns)
  Clock Net Delay (Destination): 2.088ns (routing 1.091ns, distribution 0.997ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.944     2.151    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y86         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.247 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           2.022     4.269    desing_ins/GPIO[0]
    SLICE_X24Y57         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     4.416 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.798     5.214    desing_ins_n_36
    SLICE_X26Y55         FDRE                                         r  reset_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     7.162    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.186 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.088     9.274    clk_ref_BUFG
    SLICE_X26Y55         FDRE                                         r  reset_counter_reg[10]/C
                         clock pessimism              0.000     9.274    
                         clock uncertainty           -0.147     9.126    
    SLICE_X26Y55         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.072     9.054    reset_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          9.054    
                         arrival time                          -5.214    
  -------------------------------------------------------------------
                         slack                                  3.840    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            internal_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_P rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 0.200ns (10.644%)  route 1.679ns (89.356%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.478ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.716ns (routing 0.736ns, distribution 0.980ns)
  Clock Net Delay (Destination): 2.352ns (routing 1.201ns, distribution 1.151ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.716     1.883    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y86         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     1.953 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.232     3.185    desing_ins/GPIO[0]
    SLICE_X24Y57         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.102     3.287 r  desing_ins/internal_reset_i_2/O
                         net (fo=1, routed)           0.419     3.706    desing_ins/internal_reset_i_2_n_0
    SLICE_X20Y54         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.028     3.734 r  desing_ins/internal_reset_i_1/O
                         net (fo=1, routed)           0.028     3.762    desing_ins_n_35
    SLICE_X20Y54         FDRE                                         r  internal_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.352     3.478    clk_ref_BUFG
    SLICE_X20Y54         FDRE                                         r  internal_reset_reg/C
                         clock pessimism              0.000     3.478    
                         clock uncertainty            0.147     3.625    
    SLICE_X20Y54         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.053     3.678    internal_reset_reg
  -------------------------------------------------------------------
                         required time                         -3.678    
                         arrival time                           3.762    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_P rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.169ns (9.160%)  route 1.676ns (90.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.490ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.716ns (routing 0.736ns, distribution 0.980ns)
  Clock Net Delay (Destination): 2.364ns (routing 1.201ns, distribution 1.163ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.716     1.883    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y86         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     1.953 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.232     3.185    desing_ins/GPIO[0]
    SLICE_X24Y57         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     3.284 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.444     3.728    desing_ins_n_36
    SLICE_X26Y56         FDRE                                         r  reset_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.364     3.490    clk_ref_BUFG
    SLICE_X26Y56         FDRE                                         r  reset_counter_reg[20]/C
                         clock pessimism              0.000     3.490    
                         clock uncertainty            0.147     3.637    
    SLICE_X26Y56         FDRE (Hold_EFF_SLICEL_C_R)
                                                     -0.016     3.621    reset_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.621    
                         arrival time                           3.728    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_P rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.169ns (9.160%)  route 1.676ns (90.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.490ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.716ns (routing 0.736ns, distribution 0.980ns)
  Clock Net Delay (Destination): 2.364ns (routing 1.201ns, distribution 1.163ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.716     1.883    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y86         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     1.953 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.232     3.185    desing_ins/GPIO[0]
    SLICE_X24Y57         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     3.284 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.444     3.728    desing_ins_n_36
    SLICE_X26Y56         FDRE                                         r  reset_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.364     3.490    clk_ref_BUFG
    SLICE_X26Y56         FDRE                                         r  reset_counter_reg[21]/C
                         clock pessimism              0.000     3.490    
                         clock uncertainty            0.147     3.637    
    SLICE_X26Y56         FDRE (Hold_FFF_SLICEL_C_R)
                                                     -0.016     3.621    reset_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.621    
                         arrival time                           3.728    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_P rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.169ns (9.160%)  route 1.676ns (90.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.490ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.716ns (routing 0.736ns, distribution 0.980ns)
  Clock Net Delay (Destination): 2.364ns (routing 1.201ns, distribution 1.163ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.716     1.883    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y86         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     1.953 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.232     3.185    desing_ins/GPIO[0]
    SLICE_X24Y57         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     3.284 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.444     3.728    desing_ins_n_36
    SLICE_X26Y56         FDRE                                         r  reset_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.364     3.490    clk_ref_BUFG
    SLICE_X26Y56         FDRE                                         r  reset_counter_reg[22]/C
                         clock pessimism              0.000     3.490    
                         clock uncertainty            0.147     3.637    
    SLICE_X26Y56         FDRE (Hold_GFF_SLICEL_C_R)
                                                     -0.016     3.621    reset_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.621    
                         arrival time                           3.728    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_P rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.169ns (9.160%)  route 1.676ns (90.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.490ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.716ns (routing 0.736ns, distribution 0.980ns)
  Clock Net Delay (Destination): 2.364ns (routing 1.201ns, distribution 1.163ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.716     1.883    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y86         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     1.953 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.232     3.185    desing_ins/GPIO[0]
    SLICE_X24Y57         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     3.284 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.444     3.728    desing_ins_n_36
    SLICE_X26Y56         FDRE                                         r  reset_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.364     3.490    clk_ref_BUFG
    SLICE_X26Y56         FDRE                                         r  reset_counter_reg[23]/C
                         clock pessimism              0.000     3.490    
                         clock uncertainty            0.147     3.637    
    SLICE_X26Y56         FDRE (Hold_HFF_SLICEL_C_R)
                                                     -0.016     3.621    reset_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.621    
                         arrival time                           3.728    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_P rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.169ns (9.160%)  route 1.676ns (90.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.485ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.716ns (routing 0.736ns, distribution 0.980ns)
  Clock Net Delay (Destination): 2.359ns (routing 1.201ns, distribution 1.158ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.716     1.883    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y86         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     1.953 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.232     3.185    desing_ins/GPIO[0]
    SLICE_X24Y57         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     3.284 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.444     3.728    desing_ins_n_36
    SLICE_X26Y56         FDRE                                         r  reset_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.359     3.485    clk_ref_BUFG
    SLICE_X26Y56         FDRE                                         r  reset_counter_reg[16]/C
                         clock pessimism              0.000     3.485    
                         clock uncertainty            0.147     3.632    
    SLICE_X26Y56         FDRE (Hold_AFF_SLICEL_C_R)
                                                     -0.015     3.617    reset_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.617    
                         arrival time                           3.728    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_P rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.169ns (9.160%)  route 1.676ns (90.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.485ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.716ns (routing 0.736ns, distribution 0.980ns)
  Clock Net Delay (Destination): 2.359ns (routing 1.201ns, distribution 1.158ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.716     1.883    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y86         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     1.953 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.232     3.185    desing_ins/GPIO[0]
    SLICE_X24Y57         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     3.284 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.444     3.728    desing_ins_n_36
    SLICE_X26Y56         FDRE                                         r  reset_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.359     3.485    clk_ref_BUFG
    SLICE_X26Y56         FDRE                                         r  reset_counter_reg[17]/C
                         clock pessimism              0.000     3.485    
                         clock uncertainty            0.147     3.632    
    SLICE_X26Y56         FDRE (Hold_BFF_SLICEL_C_R)
                                                     -0.015     3.617    reset_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.617    
                         arrival time                           3.728    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_P rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.169ns (9.160%)  route 1.676ns (90.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.485ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.716ns (routing 0.736ns, distribution 0.980ns)
  Clock Net Delay (Destination): 2.359ns (routing 1.201ns, distribution 1.158ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.716     1.883    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y86         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     1.953 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.232     3.185    desing_ins/GPIO[0]
    SLICE_X24Y57         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     3.284 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.444     3.728    desing_ins_n_36
    SLICE_X26Y56         FDRE                                         r  reset_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.359     3.485    clk_ref_BUFG
    SLICE_X26Y56         FDRE                                         r  reset_counter_reg[18]/C
                         clock pessimism              0.000     3.485    
                         clock uncertainty            0.147     3.632    
    SLICE_X26Y56         FDRE (Hold_CFF_SLICEL_C_R)
                                                     -0.015     3.617    reset_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.617    
                         arrival time                           3.728    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_P rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.169ns (9.160%)  route 1.676ns (90.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.485ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.716ns (routing 0.736ns, distribution 0.980ns)
  Clock Net Delay (Destination): 2.359ns (routing 1.201ns, distribution 1.158ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.716     1.883    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y86         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     1.953 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.232     3.185    desing_ins/GPIO[0]
    SLICE_X24Y57         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     3.284 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.444     3.728    desing_ins_n_36
    SLICE_X26Y56         FDRE                                         r  reset_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.359     3.485    clk_ref_BUFG
    SLICE_X26Y56         FDRE                                         r  reset_counter_reg[19]/C
                         clock pessimism              0.000     3.485    
                         clock uncertainty            0.147     3.632    
    SLICE_X26Y56         FDRE (Hold_DFF_SLICEL_C_R)
                                                     -0.015     3.617    reset_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.617    
                         arrival time                           3.728    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            reset_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             CLK_REF_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_REF_P rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.169ns (9.106%)  route 1.687ns (90.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.606ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.489ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.716ns (routing 0.736ns, distribution 0.980ns)
  Clock Net Delay (Destination): 2.363ns (routing 1.201ns, distribution 1.162ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.716     1.883    desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y86         FDRE                                         r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     1.953 r  desing_ins/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.232     3.185    desing_ins/GPIO[0]
    SLICE_X24Y57         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     3.284 r  desing_ins/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.455     3.739    desing_ins_n_36
    SLICE_X26Y54         FDRE                                         r  reset_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.363     3.489    clk_ref_BUFG
    SLICE_X26Y54         FDRE                                         r  reset_counter_reg[4]/C
                         clock pessimism              0.000     3.489    
                         clock uncertainty            0.147     3.636    
    SLICE_X26Y54         FDRE (Hold_EFF_SLICEL_C_R)
                                                     -0.016     3.620    reset_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.620    
                         arrival time                           3.739    
  -------------------------------------------------------------------
                         slack                                  0.119    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_REF_P
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.422ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.598ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 enable_sampling_logic_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/read_en_sync_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.096ns (9.100%)  route 0.959ns (90.900%))
  Logic Levels:           0  
  Clock Path Skew:        -1.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.949ns = ( 5.074 - 3.125 ) 
    Source Clock Delay      (SCD):    3.477ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.351ns (routing 1.201ns, distribution 1.150ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.736ns, distribution 1.046ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.351     3.477    clk_ref_BUFG
    SLICE_X26Y51         FDRE                                         r  enable_sampling_logic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.573 r  enable_sampling_logic_reg/Q
                         net (fo=135, routed)         0.959     4.532    DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/enable_sampling_logic
    SLICE_X34Y61         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/read_en_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.782     5.074    DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/CLK_OUT
    SLICE_X34Y61         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/read_en_sync_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     5.074    
                         clock uncertainty           -0.147     4.927    
    SLICE_X34Y61         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     4.954    DDMTD_Array_inst/ddmtd_inst[19].DDMTD_i/read_en_sync_reg
  -------------------------------------------------------------------
                         required time                          4.954    
                         arrival time                          -4.532    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 enable_sampling_logic_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/read_en_sync_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.096ns (10.245%)  route 0.841ns (89.755%))
  Logic Levels:           0  
  Clock Path Skew:        -1.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 4.986 - 3.125 ) 
    Source Clock Delay      (SCD):    3.477ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.351ns (routing 1.201ns, distribution 1.150ns)
  Clock Net Delay (Destination): 1.694ns (routing 0.736ns, distribution 0.958ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.351     3.477    clk_ref_BUFG
    SLICE_X26Y51         FDRE                                         r  enable_sampling_logic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.573 r  enable_sampling_logic_reg/Q
                         net (fo=135, routed)         0.841     4.414    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/enable_sampling_logic
    SLICE_X18Y31         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/read_en_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.694     4.986    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/CLK_OUT
    SLICE_X18Y31         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/read_en_sync_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     4.986    
                         clock uncertainty           -0.147     4.839    
    SLICE_X18Y31         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     4.866    DDMTD_Array_inst/ddmtd_inst[10].DDMTD_i/read_en_sync_reg
  -------------------------------------------------------------------
                         required time                          4.866    
                         arrival time                          -4.414    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.132ns (15.225%)  route 0.735ns (84.775%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.875ns = ( 5.000 - 3.125 ) 
    Source Clock Delay      (SCD):    3.478ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.352ns (routing 1.201ns, distribution 1.151ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.736ns, distribution 0.972ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.352     3.478    clk_ref_BUFG
    SLICE_X20Y54         FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y54         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     3.571 f  internal_reset_reg/Q
                         net (fo=51, routed)          0.196     3.767    desing_ins/data_reg[0]
    SLICE_X21Y58         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     3.806 r  desing_ins/data[767]_i_1/O
                         net (fo=768, routed)         0.539     4.345    desing_ins_n_33
    SLICE_X20Y50         FDRE                                         r  data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.708     5.000    CLK
    SLICE_X20Y50         FDRE                                         r  data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.147     4.853    
    SLICE_X20Y50         FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.044     4.809    data_reg[0]
  -------------------------------------------------------------------
                         required time                          4.809    
                         arrival time                          -4.345    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_reg[16]/CE
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.132ns (15.207%)  route 0.736ns (84.793%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.875ns = ( 5.000 - 3.125 ) 
    Source Clock Delay      (SCD):    3.478ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.352ns (routing 1.201ns, distribution 1.151ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.736ns, distribution 0.972ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.352     3.478    clk_ref_BUFG
    SLICE_X20Y54         FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y54         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     3.571 f  internal_reset_reg/Q
                         net (fo=51, routed)          0.196     3.767    desing_ins/data_reg[0]
    SLICE_X21Y58         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     3.806 r  desing_ins/data[767]_i_1/O
                         net (fo=768, routed)         0.540     4.346    desing_ins_n_33
    SLICE_X20Y50         FDRE                                         r  data_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.708     5.000    CLK
    SLICE_X20Y50         FDRE                                         r  data_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.147     4.853    
    SLICE_X20Y50         FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.043     4.810    data_reg[16]
  -------------------------------------------------------------------
                         required time                          4.810    
                         arrival time                          -4.346    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_reg[19]/CE
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.132ns (15.225%)  route 0.735ns (84.775%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.875ns = ( 5.000 - 3.125 ) 
    Source Clock Delay      (SCD):    3.478ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.352ns (routing 1.201ns, distribution 1.151ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.736ns, distribution 0.972ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.352     3.478    clk_ref_BUFG
    SLICE_X20Y54         FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y54         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     3.571 f  internal_reset_reg/Q
                         net (fo=51, routed)          0.196     3.767    desing_ins/data_reg[0]
    SLICE_X21Y58         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     3.806 r  desing_ins/data[767]_i_1/O
                         net (fo=768, routed)         0.539     4.345    desing_ins_n_33
    SLICE_X20Y50         FDRE                                         r  data_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.708     5.000    CLK
    SLICE_X20Y50         FDRE                                         r  data_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.147     4.853    
    SLICE_X20Y50         FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.044     4.809    data_reg[19]
  -------------------------------------------------------------------
                         required time                          4.809    
                         arrival time                          -4.345    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_reg[20]/CE
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.132ns (15.207%)  route 0.736ns (84.793%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.875ns = ( 5.000 - 3.125 ) 
    Source Clock Delay      (SCD):    3.478ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.352ns (routing 1.201ns, distribution 1.151ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.736ns, distribution 0.972ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.352     3.478    clk_ref_BUFG
    SLICE_X20Y54         FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y54         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     3.571 f  internal_reset_reg/Q
                         net (fo=51, routed)          0.196     3.767    desing_ins/data_reg[0]
    SLICE_X21Y58         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     3.806 r  desing_ins/data[767]_i_1/O
                         net (fo=768, routed)         0.540     4.346    desing_ins_n_33
    SLICE_X20Y50         FDRE                                         r  data_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.708     5.000    CLK
    SLICE_X20Y50         FDRE                                         r  data_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.147     4.853    
    SLICE_X20Y50         FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.043     4.810    data_reg[20]
  -------------------------------------------------------------------
                         required time                          4.810    
                         arrival time                          -4.346    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_reg[289]/CE
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.132ns (15.225%)  route 0.735ns (84.775%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.875ns = ( 5.000 - 3.125 ) 
    Source Clock Delay      (SCD):    3.478ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.352ns (routing 1.201ns, distribution 1.151ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.736ns, distribution 0.972ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.352     3.478    clk_ref_BUFG
    SLICE_X20Y54         FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y54         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     3.571 f  internal_reset_reg/Q
                         net (fo=51, routed)          0.196     3.767    desing_ins/data_reg[0]
    SLICE_X21Y58         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     3.806 r  desing_ins/data[767]_i_1/O
                         net (fo=768, routed)         0.539     4.345    desing_ins_n_33
    SLICE_X20Y50         FDRE                                         r  data_reg[289]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.708     5.000    CLK
    SLICE_X20Y50         FDRE                                         r  data_reg[289]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.147     4.853    
    SLICE_X20Y50         FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.044     4.809    data_reg[289]
  -------------------------------------------------------------------
                         required time                          4.809    
                         arrival time                          -4.345    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_reg[295]/CE
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.132ns (15.207%)  route 0.736ns (84.793%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.875ns = ( 5.000 - 3.125 ) 
    Source Clock Delay      (SCD):    3.478ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.352ns (routing 1.201ns, distribution 1.151ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.736ns, distribution 0.972ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.352     3.478    clk_ref_BUFG
    SLICE_X20Y54         FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y54         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     3.571 f  internal_reset_reg/Q
                         net (fo=51, routed)          0.196     3.767    desing_ins/data_reg[0]
    SLICE_X21Y58         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     3.806 r  desing_ins/data[767]_i_1/O
                         net (fo=768, routed)         0.540     4.346    desing_ins_n_33
    SLICE_X20Y50         FDRE                                         r  data_reg[295]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.708     5.000    CLK
    SLICE_X20Y50         FDRE                                         r  data_reg[295]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.147     4.853    
    SLICE_X20Y50         FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.043     4.810    data_reg[295]
  -------------------------------------------------------------------
                         required time                          4.810    
                         arrival time                          -4.346    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_reg[310]/CE
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.132ns (15.225%)  route 0.735ns (84.775%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.875ns = ( 5.000 - 3.125 ) 
    Source Clock Delay      (SCD):    3.478ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.352ns (routing 1.201ns, distribution 1.151ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.736ns, distribution 0.972ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.352     3.478    clk_ref_BUFG
    SLICE_X20Y54         FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y54         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     3.571 f  internal_reset_reg/Q
                         net (fo=51, routed)          0.196     3.767    desing_ins/data_reg[0]
    SLICE_X21Y58         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     3.806 r  desing_ins/data[767]_i_1/O
                         net (fo=768, routed)         0.539     4.345    desing_ins_n_33
    SLICE_X20Y50         FDRE                                         r  data_reg[310]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.708     5.000    CLK
    SLICE_X20Y50         FDRE                                         r  data_reg[310]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.147     4.853    
    SLICE_X20Y50         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.044     4.809    data_reg[310]
  -------------------------------------------------------------------
                         required time                          4.809    
                         arrival time                          -4.345    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            data_reg[376]/CE
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.132ns (15.207%)  route 0.736ns (84.793%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.875ns = ( 5.000 - 3.125 ) 
    Source Clock Delay      (SCD):    3.478ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.352ns (routing 1.201ns, distribution 1.151ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.736ns, distribution 0.972ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     1.098    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.126 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        2.352     3.478    clk_ref_BUFG
    SLICE_X20Y54         FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y54         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     3.571 f  internal_reset_reg/Q
                         net (fo=51, routed)          0.196     3.767    desing_ins/data_reg[0]
    SLICE_X21Y58         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     3.806 r  desing_ins/data[767]_i_1/O
                         net (fo=768, routed)         0.540     4.346    desing_ins_n_33
    SLICE_X20Y50         FDRE                                         r  data_reg[376]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     3.265    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.292 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.708     5.000    CLK
    SLICE_X20Y50         FDRE                                         r  data_reg[376]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.147     4.853    
    SLICE_X20Y50         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.043     4.810    data_reg[376]
  -------------------------------------------------------------------
                         required time                          4.810    
                         arrival time                          -4.346    
  -------------------------------------------------------------------
                         slack                                  0.464    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.598ns  (arrival time - required time)
  Source:                 enable_sampling_logic_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/read_en_sync_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@6.250ns)
  Data Path Delay:        0.260ns  (logic 0.039ns (15.000%)  route 0.221ns (85.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 4.417 - 3.125 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 7.950 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.197ns (routing 0.610ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.457ns, distribution 0.697ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     6.540 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.580    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.580 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     6.736    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     6.753 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        1.197     7.950    clk_ref_BUFG
    SLICE_X26Y51         FDRE                                         r  enable_sampling_logic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     7.989 r  enable_sampling_logic_reg/Q
                         net (fo=135, routed)         0.221     8.210    DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/enable_sampling_logic
    SLICE_X35Y52         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/read_en_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.154     4.417    DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/CLK_OUT
    SLICE_X35Y52         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/read_en_sync_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     4.417    
                         clock uncertainty            0.147     4.564    
    SLICE_X35Y52         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     4.611    DDMTD_Array_inst/ddmtd_inst[6].DDMTD_i/read_en_sync_reg
  -------------------------------------------------------------------
                         required time                         -4.611    
                         arrival time                           8.210    
  -------------------------------------------------------------------
                         slack                                  3.598    

Slack (MET) :             3.624ns  (arrival time - required time)
  Source:                 enable_sampling_logic_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/read_en_sync_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@6.250ns)
  Data Path Delay:        0.285ns  (logic 0.039ns (13.684%)  route 0.246ns (86.316%))
  Logic Levels:           0  
  Clock Path Skew:        -0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 4.417 - 3.125 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 7.950 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.197ns (routing 0.610ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.457ns, distribution 0.697ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     6.540 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.580    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.580 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     6.736    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     6.753 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        1.197     7.950    clk_ref_BUFG
    SLICE_X26Y51         FDRE                                         r  enable_sampling_logic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     7.989 r  enable_sampling_logic_reg/Q
                         net (fo=135, routed)         0.246     8.235    DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/enable_sampling_logic
    SLICE_X35Y52         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/read_en_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.154     4.417    DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/CLK_OUT
    SLICE_X35Y52         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/read_en_sync_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     4.417    
                         clock uncertainty            0.147     4.564    
    SLICE_X35Y52         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     4.610    DDMTD_Array_inst/ddmtd_inst[14].DDMTD_i/read_en_sync_reg
  -------------------------------------------------------------------
                         required time                         -4.610    
                         arrival time                           8.235    
  -------------------------------------------------------------------
                         slack                                  3.624    

Slack (MET) :             3.631ns  (arrival time - required time)
  Source:                 enable_sampling_logic_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/read_en_sync_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@6.250ns)
  Data Path Delay:        0.278ns  (logic 0.039ns (14.029%)  route 0.239ns (85.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns = ( 4.403 - 3.125 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 7.950 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.197ns (routing 0.610ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.140ns (routing 0.457ns, distribution 0.683ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     6.540 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.580    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.580 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     6.736    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     6.753 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        1.197     7.950    clk_ref_BUFG
    SLICE_X26Y51         FDRE                                         r  enable_sampling_logic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     7.989 r  enable_sampling_logic_reg/Q
                         net (fo=135, routed)         0.239     8.228    DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/enable_sampling_logic
    SLICE_X32Y37         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/read_en_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.140     4.403    DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/CLK_OUT
    SLICE_X32Y37         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/read_en_sync_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     4.403    
                         clock uncertainty            0.147     4.550    
    SLICE_X32Y37         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     4.596    DDMTD_Array_inst/ddmtd_inst[4].DDMTD_i/read_en_sync_reg
  -------------------------------------------------------------------
                         required time                         -4.596    
                         arrival time                           8.228    
  -------------------------------------------------------------------
                         slack                                  3.631    

Slack (MET) :             3.633ns  (arrival time - required time)
  Source:                 enable_sampling_logic_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/read_en_sync_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@6.250ns)
  Data Path Delay:        0.290ns  (logic 0.039ns (13.448%)  route 0.251ns (86.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns = ( 4.413 - 3.125 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 7.950 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.197ns (routing 0.610ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.457ns, distribution 0.693ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     6.540 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.580    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.580 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     6.736    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     6.753 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        1.197     7.950    clk_ref_BUFG
    SLICE_X26Y51         FDRE                                         r  enable_sampling_logic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     7.989 r  enable_sampling_logic_reg/Q
                         net (fo=135, routed)         0.251     8.240    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/enable_sampling_logic
    SLICE_X33Y52         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/read_en_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.150     4.413    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/CLK_OUT
    SLICE_X33Y52         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/read_en_sync_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     4.413    
                         clock uncertainty            0.147     4.560    
    SLICE_X33Y52         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     4.606    DDMTD_Array_inst/ddmtd_inst[3].DDMTD_i/read_en_sync_reg
  -------------------------------------------------------------------
                         required time                         -4.606    
                         arrival time                           8.240    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.635ns  (arrival time - required time)
  Source:                 enable_sampling_logic_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/read_en_sync_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@6.250ns)
  Data Path Delay:        0.256ns  (logic 0.039ns (15.234%)  route 0.217ns (84.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 4.377 - 3.125 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 7.950 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.197ns (routing 0.610ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.114ns (routing 0.457ns, distribution 0.657ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     6.540 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.580    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.580 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     6.736    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     6.753 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        1.197     7.950    clk_ref_BUFG
    SLICE_X26Y51         FDRE                                         r  enable_sampling_logic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     7.989 r  enable_sampling_logic_reg/Q
                         net (fo=135, routed)         0.217     8.206    DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/enable_sampling_logic
    SLICE_X19Y59         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/read_en_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.114     4.377    DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/CLK_OUT
    SLICE_X19Y59         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/read_en_sync_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     4.377    
                         clock uncertainty            0.147     4.524    
    SLICE_X19Y59         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     4.570    DDMTD_Array_inst/ddmtd_inst[16].DDMTD_i/read_en_sync_reg
  -------------------------------------------------------------------
                         required time                         -4.570    
                         arrival time                           8.206    
  -------------------------------------------------------------------
                         slack                                  3.635    

Slack (MET) :             3.656ns  (arrival time - required time)
  Source:                 enable_sampling_logic_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/read_en_sync_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@6.250ns)
  Data Path Delay:        0.278ns  (logic 0.039ns (14.029%)  route 0.239ns (85.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns = ( 4.378 - 3.125 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 7.950 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.197ns (routing 0.610ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.457ns, distribution 0.658ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     6.540 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.580    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.580 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     6.736    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     6.753 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        1.197     7.950    clk_ref_BUFG
    SLICE_X26Y51         FDRE                                         r  enable_sampling_logic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     7.989 r  enable_sampling_logic_reg/Q
                         net (fo=135, routed)         0.239     8.228    DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/enable_sampling_logic
    SLICE_X17Y47         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/read_en_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.115     4.378    DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/CLK_OUT
    SLICE_X17Y47         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/read_en_sync_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     4.378    
                         clock uncertainty            0.147     4.525    
    SLICE_X17Y47         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     4.571    DDMTD_Array_inst/ddmtd_inst[18].DDMTD_i/read_en_sync_reg
  -------------------------------------------------------------------
                         required time                         -4.571    
                         arrival time                           8.228    
  -------------------------------------------------------------------
                         slack                                  3.656    

Slack (MET) :             3.664ns  (arrival time - required time)
  Source:                 enable_sampling_logic_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/read_en_sync_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@6.250ns)
  Data Path Delay:        0.327ns  (logic 0.039ns (11.927%)  route 0.288ns (88.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 4.418 - 3.125 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 7.950 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.197ns (routing 0.610ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.155ns (routing 0.457ns, distribution 0.698ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     6.540 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.580    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.580 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     6.736    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     6.753 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        1.197     7.950    clk_ref_BUFG
    SLICE_X26Y51         FDRE                                         r  enable_sampling_logic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     7.989 r  enable_sampling_logic_reg/Q
                         net (fo=135, routed)         0.288     8.277    DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/enable_sampling_logic
    SLICE_X35Y57         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/read_en_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.155     4.418    DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/CLK_OUT
    SLICE_X35Y57         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/read_en_sync_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     4.418    
                         clock uncertainty            0.147     4.565    
    SLICE_X35Y57         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     4.612    DDMTD_Array_inst/ddmtd_inst[5].DDMTD_i/read_en_sync_reg
  -------------------------------------------------------------------
                         required time                         -4.612    
                         arrival time                           8.277    
  -------------------------------------------------------------------
                         slack                                  3.664    

Slack (MET) :             3.667ns  (arrival time - required time)
  Source:                 enable_sampling_logic_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/read_en_sync_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@6.250ns)
  Data Path Delay:        0.321ns  (logic 0.039ns (12.150%)  route 0.282ns (87.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 4.410 - 3.125 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 7.950 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.197ns (routing 0.610ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.457ns, distribution 0.690ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     6.540 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.580    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.580 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     6.736    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     6.753 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        1.197     7.950    clk_ref_BUFG
    SLICE_X26Y51         FDRE                                         r  enable_sampling_logic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     7.989 r  enable_sampling_logic_reg/Q
                         net (fo=135, routed)         0.282     8.271    DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/enable_sampling_logic
    SLICE_X33Y57         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/read_en_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.147     4.410    DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/CLK_OUT
    SLICE_X33Y57         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/read_en_sync_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     4.410    
                         clock uncertainty            0.147     4.557    
    SLICE_X33Y57         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     4.603    DDMTD_Array_inst/ddmtd_inst[22].DDMTD_i/read_en_sync_reg
  -------------------------------------------------------------------
                         required time                         -4.603    
                         arrival time                           8.271    
  -------------------------------------------------------------------
                         slack                                  3.667    

Slack (MET) :             3.668ns  (arrival time - required time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            we_byte_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@6.250ns)
  Data Path Delay:        0.233ns  (logic 0.060ns (25.751%)  route 0.173ns (74.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 4.377 - 3.125 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 7.950 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.197ns (routing 0.610ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.114ns (routing 0.457ns, distribution 0.657ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     6.540 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.580    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.580 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     6.736    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     6.753 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        1.197     7.950    clk_ref_BUFG
    SLICE_X20Y54         FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y54         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     7.988 r  internal_reset_reg/Q
                         net (fo=51, routed)          0.066     8.054    desing_ins/data_reg[0]
    SLICE_X19Y54         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.022     8.076 r  desing_ins/WORDS_TO_SEND[31]_i_1/O
                         net (fo=113, routed)         0.107     8.183    desing_ins_n_34
    SLICE_X19Y54         FDRE                                         r  we_byte_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.114     4.377    CLK
    SLICE_X19Y54         FDRE                                         r  we_byte_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.377    
                         clock uncertainty            0.147     4.524    
    SLICE_X19Y54         FDRE (Hold_AFF_SLICEM_C_R)
                                                     -0.010     4.514    we_byte_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.514    
                         arrival time                           8.183    
  -------------------------------------------------------------------
                         slack                                  3.668    

Slack (MET) :             3.668ns  (arrival time - required time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_REF_P  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            we_byte_reg[11]/R
                            (falling edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.125ns  (clk_pl_0 fall@3.125ns - CLK_REF_P rise@6.250ns)
  Data Path Delay:        0.233ns  (logic 0.060ns (25.751%)  route 0.173ns (74.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 4.377 - 3.125 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 7.950 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.197ns (routing 0.610ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.114ns (routing 0.457ns, distribution 0.657ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_REF_P rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    IBUFGDS_CLK_REF/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     6.540 r  IBUFGDS_CLK_REF/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.580    IBUFGDS_CLK_REF/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.580 r  IBUFGDS_CLK_REF/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     6.736    clk_ref
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     6.753 r  clk_ref_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1001, routed)        1.197     7.950    clk_ref_BUFG
    SLICE_X20Y54         FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y54         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     7.988 r  internal_reset_reg/Q
                         net (fo=51, routed)          0.066     8.054    desing_ins/data_reg[0]
    SLICE_X19Y54         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.022     8.076 r  desing_ins/WORDS_TO_SEND[31]_i_1/O
                         net (fo=113, routed)         0.107     8.183    desing_ins_n_34
    SLICE_X19Y54         FDRE                                         r  we_byte_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      3.125     3.125 f  
    PS8_X0Y0             PS8                          0.000     3.125 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     3.245    desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     3.263 f  desing_ins/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=24836, routed)       1.114     4.377    CLK
    SLICE_X19Y54         FDRE                                         r  we_byte_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.377    
                         clock uncertainty            0.147     4.524    
    SLICE_X19Y54         FDRE (Hold_BFF_SLICEM_C_R)
                                                     -0.010     4.514    we_byte_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.514    
                         arrival time                           8.183    
  -------------------------------------------------------------------
                         slack                                  3.668    





