
Project1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008690  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000444  08008830  08008830  00009830  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008c74  08008c74  0000a1dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008c74  08008c74  00009c74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008c7c  08008c7c  0000a1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008c7c  08008c7c  00009c7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008c80  08008c80  00009c80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  08008c84  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000030c  200001dc  08008e60  0000a1dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004e8  08008e60  0000a4e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e389  00000000  00000000  0000a20c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002491  00000000  00000000  00018595  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d08  00000000  00000000  0001aa28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a11  00000000  00000000  0001b730  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001814b  00000000  00000000  0001c141  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fba1  00000000  00000000  0003428c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000913ef  00000000  00000000  00043e2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d521c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b84  00000000  00000000  000d5260  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  000d9de4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008818 	.word	0x08008818

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	08008818 	.word	0x08008818

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9be 	b.w	800102c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	468e      	mov	lr, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	4688      	mov	r8, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d962      	bls.n	8000e10 <__udivmoddi4+0xdc>
 8000d4a:	fab2 f682 	clz	r6, r2
 8000d4e:	b14e      	cbz	r6, 8000d64 <__udivmoddi4+0x30>
 8000d50:	f1c6 0320 	rsb	r3, r6, #32
 8000d54:	fa01 f806 	lsl.w	r8, r1, r6
 8000d58:	fa20 f303 	lsr.w	r3, r0, r3
 8000d5c:	40b7      	lsls	r7, r6
 8000d5e:	ea43 0808 	orr.w	r8, r3, r8
 8000d62:	40b4      	lsls	r4, r6
 8000d64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d68:	fa1f fc87 	uxth.w	ip, r7
 8000d6c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d70:	0c23      	lsrs	r3, r4, #16
 8000d72:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d76:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d7a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d88:	f080 80ea 	bcs.w	8000f60 <__udivmoddi4+0x22c>
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	f240 80e7 	bls.w	8000f60 <__udivmoddi4+0x22c>
 8000d92:	3902      	subs	r1, #2
 8000d94:	443b      	add	r3, r7
 8000d96:	1a9a      	subs	r2, r3, r2
 8000d98:	b2a3      	uxth	r3, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000da6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000daa:	459c      	cmp	ip, r3
 8000dac:	d909      	bls.n	8000dc2 <__udivmoddi4+0x8e>
 8000dae:	18fb      	adds	r3, r7, r3
 8000db0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000db4:	f080 80d6 	bcs.w	8000f64 <__udivmoddi4+0x230>
 8000db8:	459c      	cmp	ip, r3
 8000dba:	f240 80d3 	bls.w	8000f64 <__udivmoddi4+0x230>
 8000dbe:	443b      	add	r3, r7
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc6:	eba3 030c 	sub.w	r3, r3, ip
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11d      	cbz	r5, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40f3      	lsrs	r3, r6
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d905      	bls.n	8000dea <__udivmoddi4+0xb6>
 8000dde:	b10d      	cbz	r5, 8000de4 <__udivmoddi4+0xb0>
 8000de0:	e9c5 0100 	strd	r0, r1, [r5]
 8000de4:	2100      	movs	r1, #0
 8000de6:	4608      	mov	r0, r1
 8000de8:	e7f5      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000dea:	fab3 f183 	clz	r1, r3
 8000dee:	2900      	cmp	r1, #0
 8000df0:	d146      	bne.n	8000e80 <__udivmoddi4+0x14c>
 8000df2:	4573      	cmp	r3, lr
 8000df4:	d302      	bcc.n	8000dfc <__udivmoddi4+0xc8>
 8000df6:	4282      	cmp	r2, r0
 8000df8:	f200 8105 	bhi.w	8001006 <__udivmoddi4+0x2d2>
 8000dfc:	1a84      	subs	r4, r0, r2
 8000dfe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e02:	2001      	movs	r0, #1
 8000e04:	4690      	mov	r8, r2
 8000e06:	2d00      	cmp	r5, #0
 8000e08:	d0e5      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e0a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e0e:	e7e2      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	2a00      	cmp	r2, #0
 8000e12:	f000 8090 	beq.w	8000f36 <__udivmoddi4+0x202>
 8000e16:	fab2 f682 	clz	r6, r2
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	f040 80a4 	bne.w	8000f68 <__udivmoddi4+0x234>
 8000e20:	1a8a      	subs	r2, r1, r2
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e28:	b280      	uxth	r0, r0
 8000e2a:	b2bc      	uxth	r4, r7
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e32:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e3a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x11e>
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e48:	d202      	bcs.n	8000e50 <__udivmoddi4+0x11c>
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	f200 80e0 	bhi.w	8001010 <__udivmoddi4+0x2dc>
 8000e50:	46c4      	mov	ip, r8
 8000e52:	1a9b      	subs	r3, r3, r2
 8000e54:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e58:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e5c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e60:	fb02 f404 	mul.w	r4, r2, r4
 8000e64:	429c      	cmp	r4, r3
 8000e66:	d907      	bls.n	8000e78 <__udivmoddi4+0x144>
 8000e68:	18fb      	adds	r3, r7, r3
 8000e6a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x142>
 8000e70:	429c      	cmp	r4, r3
 8000e72:	f200 80ca 	bhi.w	800100a <__udivmoddi4+0x2d6>
 8000e76:	4602      	mov	r2, r0
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e7e:	e7a5      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e80:	f1c1 0620 	rsb	r6, r1, #32
 8000e84:	408b      	lsls	r3, r1
 8000e86:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8a:	431f      	orrs	r7, r3
 8000e8c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e90:	fa20 f306 	lsr.w	r3, r0, r6
 8000e94:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e98:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e9c:	4323      	orrs	r3, r4
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	fa1f fc87 	uxth.w	ip, r7
 8000ea6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eaa:	0c1c      	lsrs	r4, r3, #16
 8000eac:	fb09 ee10 	mls	lr, r9, r0, lr
 8000eb0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000eb4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000eb8:	45a6      	cmp	lr, r4
 8000eba:	fa02 f201 	lsl.w	r2, r2, r1
 8000ebe:	d909      	bls.n	8000ed4 <__udivmoddi4+0x1a0>
 8000ec0:	193c      	adds	r4, r7, r4
 8000ec2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ec6:	f080 809c 	bcs.w	8001002 <__udivmoddi4+0x2ce>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	f240 8099 	bls.w	8001002 <__udivmoddi4+0x2ce>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	443c      	add	r4, r7
 8000ed4:	eba4 040e 	sub.w	r4, r4, lr
 8000ed8:	fa1f fe83 	uxth.w	lr, r3
 8000edc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ee0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ee8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eec:	45a4      	cmp	ip, r4
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x1ce>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ef6:	f080 8082 	bcs.w	8000ffe <__udivmoddi4+0x2ca>
 8000efa:	45a4      	cmp	ip, r4
 8000efc:	d97f      	bls.n	8000ffe <__udivmoddi4+0x2ca>
 8000efe:	3b02      	subs	r3, #2
 8000f00:	443c      	add	r4, r7
 8000f02:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f06:	eba4 040c 	sub.w	r4, r4, ip
 8000f0a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f0e:	4564      	cmp	r4, ip
 8000f10:	4673      	mov	r3, lr
 8000f12:	46e1      	mov	r9, ip
 8000f14:	d362      	bcc.n	8000fdc <__udivmoddi4+0x2a8>
 8000f16:	d05f      	beq.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x1fe>
 8000f1a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f1e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f22:	fa04 f606 	lsl.w	r6, r4, r6
 8000f26:	fa22 f301 	lsr.w	r3, r2, r1
 8000f2a:	431e      	orrs	r6, r3
 8000f2c:	40cc      	lsrs	r4, r1
 8000f2e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f32:	2100      	movs	r1, #0
 8000f34:	e74f      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000f36:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f3a:	0c01      	lsrs	r1, r0, #16
 8000f3c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f40:	b280      	uxth	r0, r0
 8000f42:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f46:	463b      	mov	r3, r7
 8000f48:	4638      	mov	r0, r7
 8000f4a:	463c      	mov	r4, r7
 8000f4c:	46b8      	mov	r8, r7
 8000f4e:	46be      	mov	lr, r7
 8000f50:	2620      	movs	r6, #32
 8000f52:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f56:	eba2 0208 	sub.w	r2, r2, r8
 8000f5a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f5e:	e766      	b.n	8000e2e <__udivmoddi4+0xfa>
 8000f60:	4601      	mov	r1, r0
 8000f62:	e718      	b.n	8000d96 <__udivmoddi4+0x62>
 8000f64:	4610      	mov	r0, r2
 8000f66:	e72c      	b.n	8000dc2 <__udivmoddi4+0x8e>
 8000f68:	f1c6 0220 	rsb	r2, r6, #32
 8000f6c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f70:	40b7      	lsls	r7, r6
 8000f72:	40b1      	lsls	r1, r6
 8000f74:	fa20 f202 	lsr.w	r2, r0, r2
 8000f78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f82:	b2bc      	uxth	r4, r7
 8000f84:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f8e:	fb08 f904 	mul.w	r9, r8, r4
 8000f92:	40b0      	lsls	r0, r6
 8000f94:	4589      	cmp	r9, r1
 8000f96:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f9a:	b280      	uxth	r0, r0
 8000f9c:	d93e      	bls.n	800101c <__udivmoddi4+0x2e8>
 8000f9e:	1879      	adds	r1, r7, r1
 8000fa0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fa4:	d201      	bcs.n	8000faa <__udivmoddi4+0x276>
 8000fa6:	4589      	cmp	r9, r1
 8000fa8:	d81f      	bhi.n	8000fea <__udivmoddi4+0x2b6>
 8000faa:	eba1 0109 	sub.w	r1, r1, r9
 8000fae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fb2:	fb09 f804 	mul.w	r8, r9, r4
 8000fb6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fba:	b292      	uxth	r2, r2
 8000fbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fc0:	4542      	cmp	r2, r8
 8000fc2:	d229      	bcs.n	8001018 <__udivmoddi4+0x2e4>
 8000fc4:	18ba      	adds	r2, r7, r2
 8000fc6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fca:	d2c4      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fcc:	4542      	cmp	r2, r8
 8000fce:	d2c2      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fd0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fd4:	443a      	add	r2, r7
 8000fd6:	e7be      	b.n	8000f56 <__udivmoddi4+0x222>
 8000fd8:	45f0      	cmp	r8, lr
 8000fda:	d29d      	bcs.n	8000f18 <__udivmoddi4+0x1e4>
 8000fdc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fe0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fe4:	3801      	subs	r0, #1
 8000fe6:	46e1      	mov	r9, ip
 8000fe8:	e796      	b.n	8000f18 <__udivmoddi4+0x1e4>
 8000fea:	eba7 0909 	sub.w	r9, r7, r9
 8000fee:	4449      	add	r1, r9
 8000ff0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	e7db      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000ffe:	4673      	mov	r3, lr
 8001000:	e77f      	b.n	8000f02 <__udivmoddi4+0x1ce>
 8001002:	4650      	mov	r0, sl
 8001004:	e766      	b.n	8000ed4 <__udivmoddi4+0x1a0>
 8001006:	4608      	mov	r0, r1
 8001008:	e6fd      	b.n	8000e06 <__udivmoddi4+0xd2>
 800100a:	443b      	add	r3, r7
 800100c:	3a02      	subs	r2, #2
 800100e:	e733      	b.n	8000e78 <__udivmoddi4+0x144>
 8001010:	f1ac 0c02 	sub.w	ip, ip, #2
 8001014:	443b      	add	r3, r7
 8001016:	e71c      	b.n	8000e52 <__udivmoddi4+0x11e>
 8001018:	4649      	mov	r1, r9
 800101a:	e79c      	b.n	8000f56 <__udivmoddi4+0x222>
 800101c:	eba1 0109 	sub.w	r1, r1, r9
 8001020:	46c4      	mov	ip, r8
 8001022:	fbb1 f9fe 	udiv	r9, r1, lr
 8001026:	fb09 f804 	mul.w	r8, r9, r4
 800102a:	e7c4      	b.n	8000fb6 <__udivmoddi4+0x282>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <MX_GPIO_Init>:
/** Configure pins
     PA9   ------> USART1_TX
     PB7   ------> USART1_RX
*/
void MX_GPIO_Init(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b088      	sub	sp, #32
 8001034:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001036:	f107 030c 	add.w	r3, r7, #12
 800103a:	2200      	movs	r2, #0
 800103c:	601a      	str	r2, [r3, #0]
 800103e:	605a      	str	r2, [r3, #4]
 8001040:	609a      	str	r2, [r3, #8]
 8001042:	60da      	str	r2, [r3, #12]
 8001044:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001046:	2300      	movs	r3, #0
 8001048:	60bb      	str	r3, [r7, #8]
 800104a:	4b29      	ldr	r3, [pc, #164]	@ (80010f0 <MX_GPIO_Init+0xc0>)
 800104c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800104e:	4a28      	ldr	r2, [pc, #160]	@ (80010f0 <MX_GPIO_Init+0xc0>)
 8001050:	f043 0301 	orr.w	r3, r3, #1
 8001054:	6313      	str	r3, [r2, #48]	@ 0x30
 8001056:	4b26      	ldr	r3, [pc, #152]	@ (80010f0 <MX_GPIO_Init+0xc0>)
 8001058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800105a:	f003 0301 	and.w	r3, r3, #1
 800105e:	60bb      	str	r3, [r7, #8]
 8001060:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001062:	2300      	movs	r3, #0
 8001064:	607b      	str	r3, [r7, #4]
 8001066:	4b22      	ldr	r3, [pc, #136]	@ (80010f0 <MX_GPIO_Init+0xc0>)
 8001068:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800106a:	4a21      	ldr	r2, [pc, #132]	@ (80010f0 <MX_GPIO_Init+0xc0>)
 800106c:	f043 0302 	orr.w	r3, r3, #2
 8001070:	6313      	str	r3, [r2, #48]	@ 0x30
 8001072:	4b1f      	ldr	r3, [pc, #124]	@ (80010f0 <MX_GPIO_Init+0xc0>)
 8001074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001076:	f003 0302 	and.w	r3, r3, #2
 800107a:	607b      	str	r3, [r7, #4]
 800107c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 800107e:	2200      	movs	r2, #0
 8001080:	2140      	movs	r1, #64	@ 0x40
 8001082:	481c      	ldr	r0, [pc, #112]	@ (80010f4 <MX_GPIO_Init+0xc4>)
 8001084:	f001 f81a 	bl	80020bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001088:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800108c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800108e:	2302      	movs	r3, #2
 8001090:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001092:	2300      	movs	r3, #0
 8001094:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001096:	2303      	movs	r3, #3
 8001098:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800109a:	2307      	movs	r3, #7
 800109c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800109e:	f107 030c 	add.w	r3, r7, #12
 80010a2:	4619      	mov	r1, r3
 80010a4:	4814      	ldr	r0, [pc, #80]	@ (80010f8 <MX_GPIO_Init+0xc8>)
 80010a6:	f000 fe85 	bl	8001db4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80010aa:	2340      	movs	r3, #64	@ 0x40
 80010ac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010ae:	2301      	movs	r3, #1
 80010b0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b2:	2300      	movs	r3, #0
 80010b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010b6:	2303      	movs	r3, #3
 80010b8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010ba:	f107 030c 	add.w	r3, r7, #12
 80010be:	4619      	mov	r1, r3
 80010c0:	480c      	ldr	r0, [pc, #48]	@ (80010f4 <MX_GPIO_Init+0xc4>)
 80010c2:	f000 fe77 	bl	8001db4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80010c6:	2380      	movs	r3, #128	@ 0x80
 80010c8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010ca:	2302      	movs	r3, #2
 80010cc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ce:	2300      	movs	r3, #0
 80010d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010d2:	2303      	movs	r3, #3
 80010d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80010d6:	2307      	movs	r3, #7
 80010d8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010da:	f107 030c 	add.w	r3, r7, #12
 80010de:	4619      	mov	r1, r3
 80010e0:	4804      	ldr	r0, [pc, #16]	@ (80010f4 <MX_GPIO_Init+0xc4>)
 80010e2:	f000 fe67 	bl	8001db4 <HAL_GPIO_Init>

}
 80010e6:	bf00      	nop
 80010e8:	3720      	adds	r7, #32
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	40023800 	.word	0x40023800
 80010f4:	40020400 	.word	0x40020400
 80010f8:	40020000 	.word	0x40020000

080010fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b0c2      	sub	sp, #264	@ 0x108
 8001100:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	setvbuf(stdout, NULL, _IONBF, 0);
 8001102:	4b1e      	ldr	r3, [pc, #120]	@ (800117c <main+0x80>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	6898      	ldr	r0, [r3, #8]
 8001108:	2300      	movs	r3, #0
 800110a:	2202      	movs	r2, #2
 800110c:	2100      	movs	r1, #0
 800110e:	f003 fdc9 	bl	8004ca4 <setvbuf>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001112:	f000 fccb 	bl	8001aac <HAL_Init>

  /* USER CODE BEGIN Init */
  init_usart2(57600, 16000000); //usart init because my uart not working
 8001116:	491a      	ldr	r1, [pc, #104]	@ (8001180 <main+0x84>)
 8001118:	f44f 4061 	mov.w	r0, #57600	@ 0xe100
 800111c:	f000 fbd2 	bl	80018c4 <init_usart2>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001120:	f000 f830 	bl	8001184 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001124:	f7ff ff84 	bl	8001030 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001128:	f000 fa92 	bl	8001650 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 800112c:	f000 fc22 	bl	8001974 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  init_protocol();
 8001130:	f000 f88c 	bl	800124c <init_protocol>

  int length = 0;
 8001134:	2300      	movs	r3, #0
 8001136:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	char c = getchar();
 800113a:	f003 fdab 	bl	8004c94 <getchar>
 800113e:	4603      	mov	r3, r0
 8001140:	f887 3103 	strb.w	r3, [r7, #259]	@ 0x103
	if (c != '\n') {
 8001144:	f897 3103 	ldrb.w	r3, [r7, #259]	@ 0x103
 8001148:	2b0a      	cmp	r3, #10
 800114a:	d00c      	beq.n	8001166 <main+0x6a>
		string[length++] = c;
 800114c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001150:	1c5a      	adds	r2, r3, #1
 8001152:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 8001156:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800115a:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 800115e:	f897 1103 	ldrb.w	r1, [r7, #259]	@ 0x103
 8001162:	54d1      	strb	r1, [r2, r3]
 8001164:	e7e9      	b.n	800113a <main+0x3e>
	} else {
		transmit(length, string);
 8001166:	1d3b      	adds	r3, r7, #4
 8001168:	4619      	mov	r1, r3
 800116a:	f8d7 0104 	ldr.w	r0, [r7, #260]	@ 0x104
 800116e:	f000 f881 	bl	8001274 <transmit>
		length = 0;
 8001172:	2300      	movs	r3, #0
 8001174:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
  {
 8001178:	e7df      	b.n	800113a <main+0x3e>
 800117a:	bf00      	nop
 800117c:	20000020 	.word	0x20000020
 8001180:	00f42400 	.word	0x00f42400

08001184 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b094      	sub	sp, #80	@ 0x50
 8001188:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800118a:	f107 0320 	add.w	r3, r7, #32
 800118e:	2230      	movs	r2, #48	@ 0x30
 8001190:	2100      	movs	r1, #0
 8001192:	4618      	mov	r0, r3
 8001194:	f003 fe9f 	bl	8004ed6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001198:	f107 030c 	add.w	r3, r7, #12
 800119c:	2200      	movs	r2, #0
 800119e:	601a      	str	r2, [r3, #0]
 80011a0:	605a      	str	r2, [r3, #4]
 80011a2:	609a      	str	r2, [r3, #8]
 80011a4:	60da      	str	r2, [r3, #12]
 80011a6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011a8:	2300      	movs	r3, #0
 80011aa:	60bb      	str	r3, [r7, #8]
 80011ac:	4b22      	ldr	r3, [pc, #136]	@ (8001238 <SystemClock_Config+0xb4>)
 80011ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011b0:	4a21      	ldr	r2, [pc, #132]	@ (8001238 <SystemClock_Config+0xb4>)
 80011b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011b6:	6413      	str	r3, [r2, #64]	@ 0x40
 80011b8:	4b1f      	ldr	r3, [pc, #124]	@ (8001238 <SystemClock_Config+0xb4>)
 80011ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011c0:	60bb      	str	r3, [r7, #8]
 80011c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011c4:	2300      	movs	r3, #0
 80011c6:	607b      	str	r3, [r7, #4]
 80011c8:	4b1c      	ldr	r3, [pc, #112]	@ (800123c <SystemClock_Config+0xb8>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	4a1b      	ldr	r2, [pc, #108]	@ (800123c <SystemClock_Config+0xb8>)
 80011ce:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80011d2:	6013      	str	r3, [r2, #0]
 80011d4:	4b19      	ldr	r3, [pc, #100]	@ (800123c <SystemClock_Config+0xb8>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80011dc:	607b      	str	r3, [r7, #4]
 80011de:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011e0:	2302      	movs	r3, #2
 80011e2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011e4:	2301      	movs	r3, #1
 80011e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011e8:	2310      	movs	r3, #16
 80011ea:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80011ec:	2300      	movs	r3, #0
 80011ee:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011f0:	f107 0320 	add.w	r3, r7, #32
 80011f4:	4618      	mov	r0, r3
 80011f6:	f000 ff7b 	bl	80020f0 <HAL_RCC_OscConfig>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d001      	beq.n	8001204 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001200:	f000 f81e 	bl	8001240 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001204:	230f      	movs	r3, #15
 8001206:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001208:	2300      	movs	r3, #0
 800120a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800120c:	2300      	movs	r3, #0
 800120e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001210:	2300      	movs	r3, #0
 8001212:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001214:	2300      	movs	r3, #0
 8001216:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001218:	f107 030c 	add.w	r3, r7, #12
 800121c:	2100      	movs	r1, #0
 800121e:	4618      	mov	r0, r3
 8001220:	f001 f9de 	bl	80025e0 <HAL_RCC_ClockConfig>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d001      	beq.n	800122e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800122a:	f000 f809 	bl	8001240 <Error_Handler>
  }
}
 800122e:	bf00      	nop
 8001230:	3750      	adds	r7, #80	@ 0x50
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	40023800 	.word	0x40023800
 800123c:	40007000 	.word	0x40007000

08001240 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001244:	b672      	cpsid	i
}
 8001246:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001248:	bf00      	nop
 800124a:	e7fd      	b.n	8001248 <Error_Handler+0x8>

0800124c <init_protocol>:
static char MESSAGE[255 + 2];
static int curr_char = 0;
static int curr_bit = 7;
static int transmitting = 0; // false

void init_protocol(void) {
 800124c:	b580      	push	{r7, lr}
 800124e:	af00      	add	r7, sp, #0

	//gpio and timer set in ioc file
	//set pin high when idle
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8001250:	2201      	movs	r2, #1
 8001252:	2140      	movs	r1, #64	@ 0x40
 8001254:	4805      	ldr	r0, [pc, #20]	@ (800126c <init_protocol+0x20>)
 8001256:	f000 ff31 	bl	80020bc <HAL_GPIO_WritePin>

	HAL_TIM_Base_Start_IT(&htim2); // start timer for period elapsed interrupt
 800125a:	4805      	ldr	r0, [pc, #20]	@ (8001270 <init_protocol+0x24>)
 800125c:	f001 fbf0 	bl	8002a40 <HAL_TIM_Base_Start_IT>
	HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_2); // start for output compare
 8001260:	2104      	movs	r1, #4
 8001262:	4803      	ldr	r0, [pc, #12]	@ (8001270 <init_protocol+0x24>)
 8001264:	f001 fca8 	bl	8002bb8 <HAL_TIM_OC_Start_IT>
}
 8001268:	bf00      	nop
 800126a:	bd80      	pop	{r7, pc}
 800126c:	40020400 	.word	0x40020400
 8001270:	20000308 	.word	0x20000308

08001274 <transmit>:

void transmit(uint8_t length, char* message) {
 8001274:	b480      	push	{r7}
 8001276:	b085      	sub	sp, #20
 8001278:	af00      	add	r7, sp, #0
 800127a:	4603      	mov	r3, r0
 800127c:	6039      	str	r1, [r7, #0]
 800127e:	71fb      	strb	r3, [r7, #7]
	MESSAGE[0] = PREAMBLE;
 8001280:	4b15      	ldr	r3, [pc, #84]	@ (80012d8 <transmit+0x64>)
 8001282:	781a      	ldrb	r2, [r3, #0]
 8001284:	4b15      	ldr	r3, [pc, #84]	@ (80012dc <transmit+0x68>)
 8001286:	701a      	strb	r2, [r3, #0]
	MESSAGE[1] = length;
 8001288:	4a14      	ldr	r2, [pc, #80]	@ (80012dc <transmit+0x68>)
 800128a:	79fb      	ldrb	r3, [r7, #7]
 800128c:	7053      	strb	r3, [r2, #1]

	// message
	for(int i = 0; i < length; ++i) {
 800128e:	2300      	movs	r3, #0
 8001290:	60fb      	str	r3, [r7, #12]
 8001292:	e00a      	b.n	80012aa <transmit+0x36>
		MESSAGE[i+2] = message[i];
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	683a      	ldr	r2, [r7, #0]
 8001298:	441a      	add	r2, r3
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	3302      	adds	r3, #2
 800129e:	7811      	ldrb	r1, [r2, #0]
 80012a0:	4a0e      	ldr	r2, [pc, #56]	@ (80012dc <transmit+0x68>)
 80012a2:	54d1      	strb	r1, [r2, r3]
	for(int i = 0; i < length; ++i) {
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	3301      	adds	r3, #1
 80012a8:	60fb      	str	r3, [r7, #12]
 80012aa:	79fb      	ldrb	r3, [r7, #7]
 80012ac:	68fa      	ldr	r2, [r7, #12]
 80012ae:	429a      	cmp	r2, r3
 80012b0:	dbf0      	blt.n	8001294 <transmit+0x20>
	}

	curr_char = 0;
 80012b2:	4b0b      	ldr	r3, [pc, #44]	@ (80012e0 <transmit+0x6c>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	601a      	str	r2, [r3, #0]
	curr_bit = 7;
 80012b8:	4b0a      	ldr	r3, [pc, #40]	@ (80012e4 <transmit+0x70>)
 80012ba:	2207      	movs	r2, #7
 80012bc:	601a      	str	r2, [r3, #0]
	transmitting = (length + 2) * 8 * 2 + 1;
 80012be:	79fb      	ldrb	r3, [r7, #7]
 80012c0:	3302      	adds	r3, #2
 80012c2:	011b      	lsls	r3, r3, #4
 80012c4:	3301      	adds	r3, #1
 80012c6:	4a08      	ldr	r2, [pc, #32]	@ (80012e8 <transmit+0x74>)
 80012c8:	6013      	str	r3, [r2, #0]

}
 80012ca:	bf00      	nop
 80012cc:	3714      	adds	r7, #20
 80012ce:	46bd      	mov	sp, r7
 80012d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d4:	4770      	bx	lr
 80012d6:	bf00      	nop
 80012d8:	20000000 	.word	0x20000000
 80012dc:	200001f8 	.word	0x200001f8
 80012e0:	200002fc 	.word	0x200002fc
 80012e4:	20000004 	.word	0x20000004
 80012e8:	20000300 	.word	0x20000300

080012ec <HAL_TIM_PeriodElapsedCallback>:
//update event, fires at 1 ms, (sr & 1)
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b084      	sub	sp, #16
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
    if (transmitting > 1) {
 80012f4:	4b25      	ldr	r3, [pc, #148]	@ (800138c <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	2b01      	cmp	r3, #1
 80012fa:	dd35      	ble.n	8001368 <HAL_TIM_PeriodElapsedCallback+0x7c>
		uint8_t c   = MESSAGE[curr_char];
 80012fc:	4b24      	ldr	r3, [pc, #144]	@ (8001390 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	4a24      	ldr	r2, [pc, #144]	@ (8001394 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001302:	5cd3      	ldrb	r3, [r2, r3]
 8001304:	73fb      	strb	r3, [r7, #15]
		uint8_t bit = c & (1<<curr_bit);
 8001306:	4b24      	ldr	r3, [pc, #144]	@ (8001398 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	2201      	movs	r2, #1
 800130c:	fa02 f303 	lsl.w	r3, r2, r3
 8001310:	b25a      	sxtb	r2, r3
 8001312:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001316:	4013      	ands	r3, r2
 8001318:	b25b      	sxtb	r3, r3
 800131a:	73bb      	strb	r3, [r7, #14]

		if (bit) {
 800131c:	7bbb      	ldrb	r3, [r7, #14]
 800131e:	2b00      	cmp	r3, #0
 8001320:	d005      	beq.n	800132e <HAL_TIM_PeriodElapsedCallback+0x42>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET); // set
 8001322:	2201      	movs	r2, #1
 8001324:	2140      	movs	r1, #64	@ 0x40
 8001326:	481d      	ldr	r0, [pc, #116]	@ (800139c <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8001328:	f000 fec8 	bl	80020bc <HAL_GPIO_WritePin>
 800132c:	e004      	b.n	8001338 <HAL_TIM_PeriodElapsedCallback+0x4c>
		}
		else {
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET); // reset
 800132e:	2200      	movs	r2, #0
 8001330:	2140      	movs	r1, #64	@ 0x40
 8001332:	481a      	ldr	r0, [pc, #104]	@ (800139c <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8001334:	f000 fec2 	bl	80020bc <HAL_GPIO_WritePin>
		}

		curr_bit--;
 8001338:	4b17      	ldr	r3, [pc, #92]	@ (8001398 <HAL_TIM_PeriodElapsedCallback+0xac>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	3b01      	subs	r3, #1
 800133e:	4a16      	ldr	r2, [pc, #88]	@ (8001398 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001340:	6013      	str	r3, [r2, #0]
		transmitting--;
 8001342:	4b12      	ldr	r3, [pc, #72]	@ (800138c <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	3b01      	subs	r3, #1
 8001348:	4a10      	ldr	r2, [pc, #64]	@ (800138c <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800134a:	6013      	str	r3, [r2, #0]

		// move character
		if (curr_bit == -1) {
 800134c:	4b12      	ldr	r3, [pc, #72]	@ (8001398 <HAL_TIM_PeriodElapsedCallback+0xac>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001354:	d116      	bne.n	8001384 <HAL_TIM_PeriodElapsedCallback+0x98>
			curr_bit = 7;
 8001356:	4b10      	ldr	r3, [pc, #64]	@ (8001398 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001358:	2207      	movs	r2, #7
 800135a:	601a      	str	r2, [r3, #0]
			curr_char++;
 800135c:	4b0c      	ldr	r3, [pc, #48]	@ (8001390 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	3301      	adds	r3, #1
 8001362:	4a0b      	ldr	r2, [pc, #44]	@ (8001390 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001364:	6013      	str	r3, [r2, #0]
		}
    } else if (transmitting == 1) {
    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET); // set idle
    	transmitting--;
    }
}
 8001366:	e00d      	b.n	8001384 <HAL_TIM_PeriodElapsedCallback+0x98>
    } else if (transmitting == 1) {
 8001368:	4b08      	ldr	r3, [pc, #32]	@ (800138c <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	2b01      	cmp	r3, #1
 800136e:	d109      	bne.n	8001384 <HAL_TIM_PeriodElapsedCallback+0x98>
    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET); // set idle
 8001370:	2201      	movs	r2, #1
 8001372:	2140      	movs	r1, #64	@ 0x40
 8001374:	4809      	ldr	r0, [pc, #36]	@ (800139c <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8001376:	f000 fea1 	bl	80020bc <HAL_GPIO_WritePin>
    	transmitting--;
 800137a:	4b04      	ldr	r3, [pc, #16]	@ (800138c <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	3b01      	subs	r3, #1
 8001380:	4a02      	ldr	r2, [pc, #8]	@ (800138c <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001382:	6013      	str	r3, [r2, #0]
}
 8001384:	bf00      	nop
 8001386:	3710      	adds	r7, #16
 8001388:	46bd      	mov	sp, r7
 800138a:	bd80      	pop	{r7, pc}
 800138c:	20000300 	.word	0x20000300
 8001390:	200002fc 	.word	0x200002fc
 8001394:	200001f8 	.word	0x200001f8
 8001398:	20000004 	.word	0x20000004
 800139c:	40020400 	.word	0x40020400

080013a0 <HAL_TIM_OC_DelayElapsedCallback>:

//CC2, fires at 500 ms, (sr & (1<<2))
void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b084      	sub	sp, #16
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
    if (transmitting > 1) {
 80013a8:	4b15      	ldr	r3, [pc, #84]	@ (8001400 <HAL_TIM_OC_DelayElapsedCallback+0x60>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	2b01      	cmp	r3, #1
 80013ae:	dd22      	ble.n	80013f6 <HAL_TIM_OC_DelayElapsedCallback+0x56>
		uint8_t c   = MESSAGE[curr_char];
 80013b0:	4b14      	ldr	r3, [pc, #80]	@ (8001404 <HAL_TIM_OC_DelayElapsedCallback+0x64>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	4a14      	ldr	r2, [pc, #80]	@ (8001408 <HAL_TIM_OC_DelayElapsedCallback+0x68>)
 80013b6:	5cd3      	ldrb	r3, [r2, r3]
 80013b8:	73fb      	strb	r3, [r7, #15]
		uint8_t bit = c & (1 << curr_bit);
 80013ba:	4b14      	ldr	r3, [pc, #80]	@ (800140c <HAL_TIM_OC_DelayElapsedCallback+0x6c>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	2201      	movs	r2, #1
 80013c0:	fa02 f303 	lsl.w	r3, r2, r3
 80013c4:	b25a      	sxtb	r2, r3
 80013c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013ca:	4013      	ands	r3, r2
 80013cc:	b25b      	sxtb	r3, r3
 80013ce:	73bb      	strb	r3, [r7, #14]

		if (bit) {
 80013d0:	7bbb      	ldrb	r3, [r7, #14]
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d005      	beq.n	80013e2 <HAL_TIM_OC_DelayElapsedCallback+0x42>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET); // reset
 80013d6:	2200      	movs	r2, #0
 80013d8:	2140      	movs	r1, #64	@ 0x40
 80013da:	480d      	ldr	r0, [pc, #52]	@ (8001410 <HAL_TIM_OC_DelayElapsedCallback+0x70>)
 80013dc:	f000 fe6e 	bl	80020bc <HAL_GPIO_WritePin>
 80013e0:	e004      	b.n	80013ec <HAL_TIM_OC_DelayElapsedCallback+0x4c>
		}
		else {
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET); // set
 80013e2:	2201      	movs	r2, #1
 80013e4:	2140      	movs	r1, #64	@ 0x40
 80013e6:	480a      	ldr	r0, [pc, #40]	@ (8001410 <HAL_TIM_OC_DelayElapsedCallback+0x70>)
 80013e8:	f000 fe68 	bl	80020bc <HAL_GPIO_WritePin>
		}

		transmitting--;
 80013ec:	4b04      	ldr	r3, [pc, #16]	@ (8001400 <HAL_TIM_OC_DelayElapsedCallback+0x60>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	3b01      	subs	r3, #1
 80013f2:	4a03      	ldr	r2, [pc, #12]	@ (8001400 <HAL_TIM_OC_DelayElapsedCallback+0x60>)
 80013f4:	6013      	str	r3, [r2, #0]
    }
}
 80013f6:	bf00      	nop
 80013f8:	3710      	adds	r7, #16
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	20000300 	.word	0x20000300
 8001404:	200002fc 	.word	0x200002fc
 8001408:	200001f8 	.word	0x200001f8
 800140c:	20000004 	.word	0x20000004
 8001410:	40020400 	.word	0x40020400

08001414 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001414:	b480      	push	{r7}
 8001416:	b083      	sub	sp, #12
 8001418:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800141a:	2300      	movs	r3, #0
 800141c:	607b      	str	r3, [r7, #4]
 800141e:	4b10      	ldr	r3, [pc, #64]	@ (8001460 <HAL_MspInit+0x4c>)
 8001420:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001422:	4a0f      	ldr	r2, [pc, #60]	@ (8001460 <HAL_MspInit+0x4c>)
 8001424:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001428:	6453      	str	r3, [r2, #68]	@ 0x44
 800142a:	4b0d      	ldr	r3, [pc, #52]	@ (8001460 <HAL_MspInit+0x4c>)
 800142c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800142e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001432:	607b      	str	r3, [r7, #4]
 8001434:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001436:	2300      	movs	r3, #0
 8001438:	603b      	str	r3, [r7, #0]
 800143a:	4b09      	ldr	r3, [pc, #36]	@ (8001460 <HAL_MspInit+0x4c>)
 800143c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800143e:	4a08      	ldr	r2, [pc, #32]	@ (8001460 <HAL_MspInit+0x4c>)
 8001440:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001444:	6413      	str	r3, [r2, #64]	@ 0x40
 8001446:	4b06      	ldr	r3, [pc, #24]	@ (8001460 <HAL_MspInit+0x4c>)
 8001448:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800144a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800144e:	603b      	str	r3, [r7, #0]
 8001450:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001452:	bf00      	nop
 8001454:	370c      	adds	r7, #12
 8001456:	46bd      	mov	sp, r7
 8001458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145c:	4770      	bx	lr
 800145e:	bf00      	nop
 8001460:	40023800 	.word	0x40023800

08001464 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001468:	bf00      	nop
 800146a:	e7fd      	b.n	8001468 <NMI_Handler+0x4>

0800146c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800146c:	b480      	push	{r7}
 800146e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001470:	bf00      	nop
 8001472:	e7fd      	b.n	8001470 <HardFault_Handler+0x4>

08001474 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001474:	b480      	push	{r7}
 8001476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001478:	bf00      	nop
 800147a:	e7fd      	b.n	8001478 <MemManage_Handler+0x4>

0800147c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001480:	bf00      	nop
 8001482:	e7fd      	b.n	8001480 <BusFault_Handler+0x4>

08001484 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001484:	b480      	push	{r7}
 8001486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001488:	bf00      	nop
 800148a:	e7fd      	b.n	8001488 <UsageFault_Handler+0x4>

0800148c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800148c:	b480      	push	{r7}
 800148e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001490:	bf00      	nop
 8001492:	46bd      	mov	sp, r7
 8001494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001498:	4770      	bx	lr

0800149a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800149a:	b480      	push	{r7}
 800149c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800149e:	bf00      	nop
 80014a0:	46bd      	mov	sp, r7
 80014a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a6:	4770      	bx	lr

080014a8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014a8:	b480      	push	{r7}
 80014aa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014ac:	bf00      	nop
 80014ae:	46bd      	mov	sp, r7
 80014b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b4:	4770      	bx	lr

080014b6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014b6:	b580      	push	{r7, lr}
 80014b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014ba:	f000 fb49 	bl	8001b50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014be:	bf00      	nop
 80014c0:	bd80      	pop	{r7, pc}
	...

080014c4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80014c8:	4802      	ldr	r0, [pc, #8]	@ (80014d4 <TIM2_IRQHandler+0x10>)
 80014ca:	f001 fc73 	bl	8002db4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80014ce:	bf00      	nop
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	20000308 	.word	0x20000308

080014d8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80014d8:	b480      	push	{r7}
 80014da:	af00      	add	r7, sp, #0
  return 1;
 80014dc:	2301      	movs	r3, #1
}
 80014de:	4618      	mov	r0, r3
 80014e0:	46bd      	mov	sp, r7
 80014e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e6:	4770      	bx	lr

080014e8 <_kill>:

int _kill(int pid, int sig)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b082      	sub	sp, #8
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
 80014f0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80014f2:	f003 fd43 	bl	8004f7c <__errno>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2216      	movs	r2, #22
 80014fa:	601a      	str	r2, [r3, #0]
  return -1;
 80014fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001500:	4618      	mov	r0, r3
 8001502:	3708      	adds	r7, #8
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}

08001508 <_exit>:

void _exit (int status)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b082      	sub	sp, #8
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001510:	f04f 31ff 	mov.w	r1, #4294967295
 8001514:	6878      	ldr	r0, [r7, #4]
 8001516:	f7ff ffe7 	bl	80014e8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800151a:	bf00      	nop
 800151c:	e7fd      	b.n	800151a <_exit+0x12>

0800151e <_write>:

  return len;
}

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800151e:	b580      	push	{r7, lr}
 8001520:	b086      	sub	sp, #24
 8001522:	af00      	add	r7, sp, #0
 8001524:	60f8      	str	r0, [r7, #12]
 8001526:	60b9      	str	r1, [r7, #8]
 8001528:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800152a:	2300      	movs	r3, #0
 800152c:	617b      	str	r3, [r7, #20]
 800152e:	e009      	b.n	8001544 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001530:	68bb      	ldr	r3, [r7, #8]
 8001532:	1c5a      	adds	r2, r3, #1
 8001534:	60ba      	str	r2, [r7, #8]
 8001536:	781b      	ldrb	r3, [r3, #0]
 8001538:	4618      	mov	r0, r3
 800153a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800153e:	697b      	ldr	r3, [r7, #20]
 8001540:	3301      	adds	r3, #1
 8001542:	617b      	str	r3, [r7, #20]
 8001544:	697a      	ldr	r2, [r7, #20]
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	429a      	cmp	r2, r3
 800154a:	dbf1      	blt.n	8001530 <_write+0x12>
  }
  return len;
 800154c:	687b      	ldr	r3, [r7, #4]
}
 800154e:	4618      	mov	r0, r3
 8001550:	3718      	adds	r7, #24
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}

08001556 <_close>:

int _close(int file)
{
 8001556:	b480      	push	{r7}
 8001558:	b083      	sub	sp, #12
 800155a:	af00      	add	r7, sp, #0
 800155c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800155e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001562:	4618      	mov	r0, r3
 8001564:	370c      	adds	r7, #12
 8001566:	46bd      	mov	sp, r7
 8001568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156c:	4770      	bx	lr

0800156e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800156e:	b480      	push	{r7}
 8001570:	b083      	sub	sp, #12
 8001572:	af00      	add	r7, sp, #0
 8001574:	6078      	str	r0, [r7, #4]
 8001576:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800157e:	605a      	str	r2, [r3, #4]
  return 0;
 8001580:	2300      	movs	r3, #0
}
 8001582:	4618      	mov	r0, r3
 8001584:	370c      	adds	r7, #12
 8001586:	46bd      	mov	sp, r7
 8001588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158c:	4770      	bx	lr

0800158e <_isatty>:

int _isatty(int file)
{
 800158e:	b480      	push	{r7}
 8001590:	b083      	sub	sp, #12
 8001592:	af00      	add	r7, sp, #0
 8001594:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001596:	2301      	movs	r3, #1
}
 8001598:	4618      	mov	r0, r3
 800159a:	370c      	adds	r7, #12
 800159c:	46bd      	mov	sp, r7
 800159e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a2:	4770      	bx	lr

080015a4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80015a4:	b480      	push	{r7}
 80015a6:	b085      	sub	sp, #20
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	60f8      	str	r0, [r7, #12]
 80015ac:	60b9      	str	r1, [r7, #8]
 80015ae:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80015b0:	2300      	movs	r3, #0
}
 80015b2:	4618      	mov	r0, r3
 80015b4:	3714      	adds	r7, #20
 80015b6:	46bd      	mov	sp, r7
 80015b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015bc:	4770      	bx	lr
	...

080015c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b086      	sub	sp, #24
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015c8:	4a14      	ldr	r2, [pc, #80]	@ (800161c <_sbrk+0x5c>)
 80015ca:	4b15      	ldr	r3, [pc, #84]	@ (8001620 <_sbrk+0x60>)
 80015cc:	1ad3      	subs	r3, r2, r3
 80015ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015d0:	697b      	ldr	r3, [r7, #20]
 80015d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015d4:	4b13      	ldr	r3, [pc, #76]	@ (8001624 <_sbrk+0x64>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d102      	bne.n	80015e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015dc:	4b11      	ldr	r3, [pc, #68]	@ (8001624 <_sbrk+0x64>)
 80015de:	4a12      	ldr	r2, [pc, #72]	@ (8001628 <_sbrk+0x68>)
 80015e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015e2:	4b10      	ldr	r3, [pc, #64]	@ (8001624 <_sbrk+0x64>)
 80015e4:	681a      	ldr	r2, [r3, #0]
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	4413      	add	r3, r2
 80015ea:	693a      	ldr	r2, [r7, #16]
 80015ec:	429a      	cmp	r2, r3
 80015ee:	d207      	bcs.n	8001600 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015f0:	f003 fcc4 	bl	8004f7c <__errno>
 80015f4:	4603      	mov	r3, r0
 80015f6:	220c      	movs	r2, #12
 80015f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015fa:	f04f 33ff 	mov.w	r3, #4294967295
 80015fe:	e009      	b.n	8001614 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001600:	4b08      	ldr	r3, [pc, #32]	@ (8001624 <_sbrk+0x64>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001606:	4b07      	ldr	r3, [pc, #28]	@ (8001624 <_sbrk+0x64>)
 8001608:	681a      	ldr	r2, [r3, #0]
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	4413      	add	r3, r2
 800160e:	4a05      	ldr	r2, [pc, #20]	@ (8001624 <_sbrk+0x64>)
 8001610:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001612:	68fb      	ldr	r3, [r7, #12]
}
 8001614:	4618      	mov	r0, r3
 8001616:	3718      	adds	r7, #24
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}
 800161c:	20020000 	.word	0x20020000
 8001620:	00000400 	.word	0x00000400
 8001624:	20000304 	.word	0x20000304
 8001628:	200004e8 	.word	0x200004e8

0800162c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800162c:	b480      	push	{r7}
 800162e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001630:	4b06      	ldr	r3, [pc, #24]	@ (800164c <SystemInit+0x20>)
 8001632:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001636:	4a05      	ldr	r2, [pc, #20]	@ (800164c <SystemInit+0x20>)
 8001638:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800163c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001640:	bf00      	nop
 8001642:	46bd      	mov	sp, r7
 8001644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001648:	4770      	bx	lr
 800164a:	bf00      	nop
 800164c:	e000ed00 	.word	0xe000ed00

08001650 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b08e      	sub	sp, #56	@ 0x38
 8001654:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001656:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800165a:	2200      	movs	r2, #0
 800165c:	601a      	str	r2, [r3, #0]
 800165e:	605a      	str	r2, [r3, #4]
 8001660:	609a      	str	r2, [r3, #8]
 8001662:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001664:	f107 0320 	add.w	r3, r7, #32
 8001668:	2200      	movs	r2, #0
 800166a:	601a      	str	r2, [r3, #0]
 800166c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800166e:	1d3b      	adds	r3, r7, #4
 8001670:	2200      	movs	r2, #0
 8001672:	601a      	str	r2, [r3, #0]
 8001674:	605a      	str	r2, [r3, #4]
 8001676:	609a      	str	r2, [r3, #8]
 8001678:	60da      	str	r2, [r3, #12]
 800167a:	611a      	str	r2, [r3, #16]
 800167c:	615a      	str	r2, [r3, #20]
 800167e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001680:	4b2d      	ldr	r3, [pc, #180]	@ (8001738 <MX_TIM2_Init+0xe8>)
 8001682:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001686:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001688:	4b2b      	ldr	r3, [pc, #172]	@ (8001738 <MX_TIM2_Init+0xe8>)
 800168a:	2200      	movs	r2, #0
 800168c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800168e:	4b2a      	ldr	r3, [pc, #168]	@ (8001738 <MX_TIM2_Init+0xe8>)
 8001690:	2200      	movs	r2, #0
 8001692:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 15999;
 8001694:	4b28      	ldr	r3, [pc, #160]	@ (8001738 <MX_TIM2_Init+0xe8>)
 8001696:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 800169a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800169c:	4b26      	ldr	r3, [pc, #152]	@ (8001738 <MX_TIM2_Init+0xe8>)
 800169e:	2200      	movs	r2, #0
 80016a0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016a2:	4b25      	ldr	r3, [pc, #148]	@ (8001738 <MX_TIM2_Init+0xe8>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80016a8:	4823      	ldr	r0, [pc, #140]	@ (8001738 <MX_TIM2_Init+0xe8>)
 80016aa:	f001 f979 	bl	80029a0 <HAL_TIM_Base_Init>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d001      	beq.n	80016b8 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80016b4:	f7ff fdc4 	bl	8001240 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016b8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80016be:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80016c2:	4619      	mov	r1, r3
 80016c4:	481c      	ldr	r0, [pc, #112]	@ (8001738 <MX_TIM2_Init+0xe8>)
 80016c6:	f001 fcc1 	bl	800304c <HAL_TIM_ConfigClockSource>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d001      	beq.n	80016d4 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80016d0:	f7ff fdb6 	bl	8001240 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 80016d4:	4818      	ldr	r0, [pc, #96]	@ (8001738 <MX_TIM2_Init+0xe8>)
 80016d6:	f001 fa15 	bl	8002b04 <HAL_TIM_OC_Init>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d001      	beq.n	80016e4 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80016e0:	f7ff fdae 	bl	8001240 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016e4:	2300      	movs	r3, #0
 80016e6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016e8:	2300      	movs	r3, #0
 80016ea:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80016ec:	f107 0320 	add.w	r3, r7, #32
 80016f0:	4619      	mov	r1, r3
 80016f2:	4811      	ldr	r0, [pc, #68]	@ (8001738 <MX_TIM2_Init+0xe8>)
 80016f4:	f002 f862 	bl	80037bc <HAL_TIMEx_MasterConfigSynchronization>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d001      	beq.n	8001702 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80016fe:	f7ff fd9f 	bl	8001240 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001702:	2300      	movs	r3, #0
 8001704:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 8000;
 8001706:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 800170a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800170c:	2300      	movs	r3, #0
 800170e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001710:	2300      	movs	r3, #0
 8001712:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001714:	1d3b      	adds	r3, r7, #4
 8001716:	2204      	movs	r2, #4
 8001718:	4619      	mov	r1, r3
 800171a:	4807      	ldr	r0, [pc, #28]	@ (8001738 <MX_TIM2_Init+0xe8>)
 800171c:	f001 fc3a 	bl	8002f94 <HAL_TIM_OC_ConfigChannel>
 8001720:	4603      	mov	r3, r0
 8001722:	2b00      	cmp	r3, #0
 8001724:	d001      	beq.n	800172a <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8001726:	f7ff fd8b 	bl	8001240 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800172a:	4803      	ldr	r0, [pc, #12]	@ (8001738 <MX_TIM2_Init+0xe8>)
 800172c:	f000 f82c 	bl	8001788 <HAL_TIM_MspPostInit>

}
 8001730:	bf00      	nop
 8001732:	3738      	adds	r7, #56	@ 0x38
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}
 8001738:	20000308 	.word	0x20000308

0800173c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b084      	sub	sp, #16
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800174c:	d115      	bne.n	800177a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800174e:	2300      	movs	r3, #0
 8001750:	60fb      	str	r3, [r7, #12]
 8001752:	4b0c      	ldr	r3, [pc, #48]	@ (8001784 <HAL_TIM_Base_MspInit+0x48>)
 8001754:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001756:	4a0b      	ldr	r2, [pc, #44]	@ (8001784 <HAL_TIM_Base_MspInit+0x48>)
 8001758:	f043 0301 	orr.w	r3, r3, #1
 800175c:	6413      	str	r3, [r2, #64]	@ 0x40
 800175e:	4b09      	ldr	r3, [pc, #36]	@ (8001784 <HAL_TIM_Base_MspInit+0x48>)
 8001760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001762:	f003 0301 	and.w	r3, r3, #1
 8001766:	60fb      	str	r3, [r7, #12]
 8001768:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800176a:	2200      	movs	r2, #0
 800176c:	2100      	movs	r1, #0
 800176e:	201c      	movs	r0, #28
 8001770:	f000 fae9 	bl	8001d46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001774:	201c      	movs	r0, #28
 8001776:	f000 fb02 	bl	8001d7e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800177a:	bf00      	nop
 800177c:	3710      	adds	r7, #16
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	40023800 	.word	0x40023800

08001788 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b088      	sub	sp, #32
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001790:	f107 030c 	add.w	r3, r7, #12
 8001794:	2200      	movs	r2, #0
 8001796:	601a      	str	r2, [r3, #0]
 8001798:	605a      	str	r2, [r3, #4]
 800179a:	609a      	str	r2, [r3, #8]
 800179c:	60da      	str	r2, [r3, #12]
 800179e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80017a8:	d11d      	bne.n	80017e6 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017aa:	2300      	movs	r3, #0
 80017ac:	60bb      	str	r3, [r7, #8]
 80017ae:	4b10      	ldr	r3, [pc, #64]	@ (80017f0 <HAL_TIM_MspPostInit+0x68>)
 80017b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017b2:	4a0f      	ldr	r2, [pc, #60]	@ (80017f0 <HAL_TIM_MspPostInit+0x68>)
 80017b4:	f043 0301 	orr.w	r3, r3, #1
 80017b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80017ba:	4b0d      	ldr	r3, [pc, #52]	@ (80017f0 <HAL_TIM_MspPostInit+0x68>)
 80017bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017be:	f003 0301 	and.w	r3, r3, #1
 80017c2:	60bb      	str	r3, [r7, #8]
 80017c4:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80017c6:	2302      	movs	r3, #2
 80017c8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ca:	2302      	movs	r3, #2
 80017cc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ce:	2300      	movs	r3, #0
 80017d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017d2:	2300      	movs	r3, #0
 80017d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80017d6:	2301      	movs	r3, #1
 80017d8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017da:	f107 030c 	add.w	r3, r7, #12
 80017de:	4619      	mov	r1, r3
 80017e0:	4804      	ldr	r0, [pc, #16]	@ (80017f4 <HAL_TIM_MspPostInit+0x6c>)
 80017e2:	f000 fae7 	bl	8001db4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80017e6:	bf00      	nop
 80017e8:	3720      	adds	r7, #32
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	40023800 	.word	0x40023800
 80017f4:	40020000 	.word	0x40020000

080017f8 <_read>:


// These will override _read and _write in syscalls.c, which are
// prototyped as weak
int _read(int file, char *ptr, int len)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b086      	sub	sp, #24
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	60f8      	str	r0, [r7, #12]
 8001800:	60b9      	str	r1, [r7, #8]
 8001802:	607a      	str	r2, [r7, #4]
	int DataIdx;
	// Modified the for loop in order to get the correct behavior for fgets
	int byteCnt = 0;
 8001804:	2300      	movs	r3, #0
 8001806:	613b      	str	r3, [r7, #16]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001808:	2300      	movs	r3, #0
 800180a:	617b      	str	r3, [r7, #20]
 800180c:	e012      	b.n	8001834 <_read+0x3c>
	{
		//*ptr++ = __io_getchar();
		byteCnt++;
 800180e:	693b      	ldr	r3, [r7, #16]
 8001810:	3301      	adds	r3, #1
 8001812:	613b      	str	r3, [r7, #16]
		//*ptr++ = usart2_getch();
		*ptr = usart2_getch();
 8001814:	f000 f81a 	bl	800184c <usart2_getch>
 8001818:	4603      	mov	r3, r0
 800181a:	461a      	mov	r2, r3
 800181c:	68bb      	ldr	r3, [r7, #8]
 800181e:	701a      	strb	r2, [r3, #0]
		if(*ptr == '\n') break;
 8001820:	68bb      	ldr	r3, [r7, #8]
 8001822:	781b      	ldrb	r3, [r3, #0]
 8001824:	2b0a      	cmp	r3, #10
 8001826:	d00a      	beq.n	800183e <_read+0x46>
		ptr++;
 8001828:	68bb      	ldr	r3, [r7, #8]
 800182a:	3301      	adds	r3, #1
 800182c:	60bb      	str	r3, [r7, #8]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800182e:	697b      	ldr	r3, [r7, #20]
 8001830:	3301      	adds	r3, #1
 8001832:	617b      	str	r3, [r7, #20]
 8001834:	697a      	ldr	r2, [r7, #20]
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	429a      	cmp	r2, r3
 800183a:	dbe8      	blt.n	800180e <_read+0x16>
 800183c:	e000      	b.n	8001840 <_read+0x48>
		if(*ptr == '\n') break;
 800183e:	bf00      	nop
	}

	//return len;
	return byteCnt; // Return byte count
 8001840:	693b      	ldr	r3, [r7, #16]
}
 8001842:	4618      	mov	r0, r3
 8001844:	3718      	adds	r7, #24
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}
	...

0800184c <usart2_getch>:
//	return len;
//}



char usart2_getch(){
 800184c:	b580      	push	{r7, lr}
 800184e:	b082      	sub	sp, #8
 8001850:	af00      	add	r7, sp, #0
	char c;
	while((*(USART_SR)&(1<<RXNE)) != (1<<RXNE));
 8001852:	bf00      	nop
 8001854:	4b0c      	ldr	r3, [pc, #48]	@ (8001888 <usart2_getch+0x3c>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f003 0320 	and.w	r3, r3, #32
 800185c:	2b20      	cmp	r3, #32
 800185e:	d1f9      	bne.n	8001854 <usart2_getch+0x8>
	c = ((char) *USART_DR);  // Read character from usart
 8001860:	4b0a      	ldr	r3, [pc, #40]	@ (800188c <usart2_getch+0x40>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	71fb      	strb	r3, [r7, #7]
	usart2_putch(c);  // Echo back
 8001866:	79fb      	ldrb	r3, [r7, #7]
 8001868:	4618      	mov	r0, r3
 800186a:	f000 f811 	bl	8001890 <usart2_putch>

	if (c == '\r'){  // If character is CR
 800186e:	79fb      	ldrb	r3, [r7, #7]
 8001870:	2b0d      	cmp	r3, #13
 8001872:	d104      	bne.n	800187e <usart2_getch+0x32>
		usart2_putch('\n');  // send it
 8001874:	200a      	movs	r0, #10
 8001876:	f000 f80b 	bl	8001890 <usart2_putch>
		c = '\n';   // Return LF. fgets is terminated by LF
 800187a:	230a      	movs	r3, #10
 800187c:	71fb      	strb	r3, [r7, #7]
	}

	return c;
 800187e:	79fb      	ldrb	r3, [r7, #7]
}
 8001880:	4618      	mov	r0, r3
 8001882:	3708      	adds	r7, #8
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}
 8001888:	40004400 	.word	0x40004400
 800188c:	40004404 	.word	0x40004404

08001890 <usart2_putch>:

void usart2_putch(char c){
 8001890:	b480      	push	{r7}
 8001892:	b083      	sub	sp, #12
 8001894:	af00      	add	r7, sp, #0
 8001896:	4603      	mov	r3, r0
 8001898:	71fb      	strb	r3, [r7, #7]
	while((*(USART_SR)&(1<<TXE)) != (1<<TXE));
 800189a:	bf00      	nop
 800189c:	4b07      	ldr	r3, [pc, #28]	@ (80018bc <usart2_putch+0x2c>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018a4:	2b80      	cmp	r3, #128	@ 0x80
 80018a6:	d1f9      	bne.n	800189c <usart2_putch+0xc>
	*(USART_DR) = c;
 80018a8:	4a05      	ldr	r2, [pc, #20]	@ (80018c0 <usart2_putch+0x30>)
 80018aa:	79fb      	ldrb	r3, [r7, #7]
 80018ac:	6013      	str	r3, [r2, #0]
}
 80018ae:	bf00      	nop
 80018b0:	370c      	adds	r7, #12
 80018b2:	46bd      	mov	sp, r7
 80018b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b8:	4770      	bx	lr
 80018ba:	bf00      	nop
 80018bc:	40004400 	.word	0x40004400
 80018c0:	40004404 	.word	0x40004404

080018c4 <init_usart2>:

void init_usart2(uint32_t baud, uint32_t sysclk){
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b082      	sub	sp, #8
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
 80018cc:	6039      	str	r1, [r7, #0]
	// Enable clocks for GPIOA and USART2
	*(RCC_AHB1ENR) |= (1<<GPIOAEN);
 80018ce:	4b20      	ldr	r3, [pc, #128]	@ (8001950 <init_usart2+0x8c>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	4a1f      	ldr	r2, [pc, #124]	@ (8001950 <init_usart2+0x8c>)
 80018d4:	f043 0301 	orr.w	r3, r3, #1
 80018d8:	6013      	str	r3, [r2, #0]
	*(RCC_APB1ENR) |= (1<<USART2EN);
 80018da:	4b1e      	ldr	r3, [pc, #120]	@ (8001954 <init_usart2+0x90>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4a1d      	ldr	r2, [pc, #116]	@ (8001954 <init_usart2+0x90>)
 80018e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018e4:	6013      	str	r3, [r2, #0]

	// Function 7 of PORTA pins is USART
	*(GPIOA_AFRL) &= (0xFFFF00FF); // Clear the bits associated with PA3 and PA2
 80018e6:	4b1c      	ldr	r3, [pc, #112]	@ (8001958 <init_usart2+0x94>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	4a1b      	ldr	r2, [pc, #108]	@ (8001958 <init_usart2+0x94>)
 80018ec:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80018f0:	6013      	str	r3, [r2, #0]
	*(GPIOA_AFRL) |= (0b01110111<<8);  // Choose function 7 for both PA3 and PA2
 80018f2:	4b19      	ldr	r3, [pc, #100]	@ (8001958 <init_usart2+0x94>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4a18      	ldr	r2, [pc, #96]	@ (8001958 <init_usart2+0x94>)
 80018f8:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 80018fc:	6013      	str	r3, [r2, #0]
	*(GPIOA_MODER) &= (0xFFFFFF0F);  // Clear mode bits for PA3 and PA2
 80018fe:	4b17      	ldr	r3, [pc, #92]	@ (800195c <init_usart2+0x98>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	4a16      	ldr	r2, [pc, #88]	@ (800195c <init_usart2+0x98>)
 8001904:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001908:	6013      	str	r3, [r2, #0]
	*(GPIOA_MODER) |= (0b1010<<4);  // Both PA3 and PA2 in alt function mode
 800190a:	4b14      	ldr	r3, [pc, #80]	@ (800195c <init_usart2+0x98>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	4a13      	ldr	r2, [pc, #76]	@ (800195c <init_usart2+0x98>)
 8001910:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8001914:	6013      	str	r3, [r2, #0]
	//USART2_init();  //8n1 no flow control
	// over8 = 0..oversample by 16
	// M = 0..1 start bit, data size is 8, 1 stop bit
	// PCE= 0..Parity check not enabled
	// no interrupts... using polling
	*(USART_CR1) = (1<<UE)|(1<<TE)|(1<<RE); // Enable UART, Tx and Rx
 8001916:	4b12      	ldr	r3, [pc, #72]	@ (8001960 <init_usart2+0x9c>)
 8001918:	f242 020c 	movw	r2, #8204	@ 0x200c
 800191c:	601a      	str	r2, [r3, #0]
	*(USART_CR2) = 0;  // This is the default, but do it anyway
 800191e:	4b11      	ldr	r3, [pc, #68]	@ (8001964 <init_usart2+0xa0>)
 8001920:	2200      	movs	r2, #0
 8001922:	601a      	str	r2, [r3, #0]
	*(USART_CR3) = 0;  // This is the default, but do it anyway
 8001924:	4b10      	ldr	r3, [pc, #64]	@ (8001968 <init_usart2+0xa4>)
 8001926:	2200      	movs	r2, #0
 8001928:	601a      	str	r2, [r3, #0]
	*(USART_BRR) = sysclk/baud;
 800192a:	4910      	ldr	r1, [pc, #64]	@ (800196c <init_usart2+0xa8>)
 800192c:	683a      	ldr	r2, [r7, #0]
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	fbb2 f3f3 	udiv	r3, r2, r3
 8001934:	600b      	str	r3, [r1, #0]

	/* I'm not sure if this is needed for standard IO*/
	 //setvbuf(stderr, NULL, _IONBF, 0);
	 //setvbuf(stdin, NULL, _IONBF, 0);
	 setvbuf(stdout, NULL, _IONBF, 0);
 8001936:	4b0e      	ldr	r3, [pc, #56]	@ (8001970 <init_usart2+0xac>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	6898      	ldr	r0, [r3, #8]
 800193c:	2300      	movs	r3, #0
 800193e:	2202      	movs	r2, #2
 8001940:	2100      	movs	r1, #0
 8001942:	f003 f9af 	bl	8004ca4 <setvbuf>
}
 8001946:	bf00      	nop
 8001948:	3708      	adds	r7, #8
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	40023830 	.word	0x40023830
 8001954:	40023840 	.word	0x40023840
 8001958:	40020020 	.word	0x40020020
 800195c:	40020000 	.word	0x40020000
 8001960:	4000440c 	.word	0x4000440c
 8001964:	40004410 	.word	0x40004410
 8001968:	40004414 	.word	0x40004414
 800196c:	40004408 	.word	0x40004408
 8001970:	20000020 	.word	0x20000020

08001974 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001978:	4b11      	ldr	r3, [pc, #68]	@ (80019c0 <MX_USART2_UART_Init+0x4c>)
 800197a:	4a12      	ldr	r2, [pc, #72]	@ (80019c4 <MX_USART2_UART_Init+0x50>)
 800197c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 57600;
 800197e:	4b10      	ldr	r3, [pc, #64]	@ (80019c0 <MX_USART2_UART_Init+0x4c>)
 8001980:	f44f 4261 	mov.w	r2, #57600	@ 0xe100
 8001984:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001986:	4b0e      	ldr	r3, [pc, #56]	@ (80019c0 <MX_USART2_UART_Init+0x4c>)
 8001988:	2200      	movs	r2, #0
 800198a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800198c:	4b0c      	ldr	r3, [pc, #48]	@ (80019c0 <MX_USART2_UART_Init+0x4c>)
 800198e:	2200      	movs	r2, #0
 8001990:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001992:	4b0b      	ldr	r3, [pc, #44]	@ (80019c0 <MX_USART2_UART_Init+0x4c>)
 8001994:	2200      	movs	r2, #0
 8001996:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001998:	4b09      	ldr	r3, [pc, #36]	@ (80019c0 <MX_USART2_UART_Init+0x4c>)
 800199a:	220c      	movs	r2, #12
 800199c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800199e:	4b08      	ldr	r3, [pc, #32]	@ (80019c0 <MX_USART2_UART_Init+0x4c>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80019a4:	4b06      	ldr	r3, [pc, #24]	@ (80019c0 <MX_USART2_UART_Init+0x4c>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80019aa:	4805      	ldr	r0, [pc, #20]	@ (80019c0 <MX_USART2_UART_Init+0x4c>)
 80019ac:	f001 ff88 	bl	80038c0 <HAL_UART_Init>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d001      	beq.n	80019ba <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80019b6:	f7ff fc43 	bl	8001240 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80019ba:	bf00      	nop
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	bf00      	nop
 80019c0:	20000350 	.word	0x20000350
 80019c4:	40004400 	.word	0x40004400

080019c8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b08a      	sub	sp, #40	@ 0x28
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019d0:	f107 0314 	add.w	r3, r7, #20
 80019d4:	2200      	movs	r2, #0
 80019d6:	601a      	str	r2, [r3, #0]
 80019d8:	605a      	str	r2, [r3, #4]
 80019da:	609a      	str	r2, [r3, #8]
 80019dc:	60da      	str	r2, [r3, #12]
 80019de:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4a19      	ldr	r2, [pc, #100]	@ (8001a4c <HAL_UART_MspInit+0x84>)
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d12b      	bne.n	8001a42 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80019ea:	2300      	movs	r3, #0
 80019ec:	613b      	str	r3, [r7, #16]
 80019ee:	4b18      	ldr	r3, [pc, #96]	@ (8001a50 <HAL_UART_MspInit+0x88>)
 80019f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019f2:	4a17      	ldr	r2, [pc, #92]	@ (8001a50 <HAL_UART_MspInit+0x88>)
 80019f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80019fa:	4b15      	ldr	r3, [pc, #84]	@ (8001a50 <HAL_UART_MspInit+0x88>)
 80019fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a02:	613b      	str	r3, [r7, #16]
 8001a04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a06:	2300      	movs	r3, #0
 8001a08:	60fb      	str	r3, [r7, #12]
 8001a0a:	4b11      	ldr	r3, [pc, #68]	@ (8001a50 <HAL_UART_MspInit+0x88>)
 8001a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a0e:	4a10      	ldr	r2, [pc, #64]	@ (8001a50 <HAL_UART_MspInit+0x88>)
 8001a10:	f043 0301 	orr.w	r3, r3, #1
 8001a14:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a16:	4b0e      	ldr	r3, [pc, #56]	@ (8001a50 <HAL_UART_MspInit+0x88>)
 8001a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a1a:	f003 0301 	and.w	r3, r3, #1
 8001a1e:	60fb      	str	r3, [r7, #12]
 8001a20:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001a22:	230c      	movs	r3, #12
 8001a24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a26:	2302      	movs	r3, #2
 8001a28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a2e:	2303      	movs	r3, #3
 8001a30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a32:	2307      	movs	r3, #7
 8001a34:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a36:	f107 0314 	add.w	r3, r7, #20
 8001a3a:	4619      	mov	r1, r3
 8001a3c:	4805      	ldr	r0, [pc, #20]	@ (8001a54 <HAL_UART_MspInit+0x8c>)
 8001a3e:	f000 f9b9 	bl	8001db4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001a42:	bf00      	nop
 8001a44:	3728      	adds	r7, #40	@ 0x28
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	40004400 	.word	0x40004400
 8001a50:	40023800 	.word	0x40023800
 8001a54:	40020000 	.word	0x40020000

08001a58 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001a58:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001a90 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001a5c:	f7ff fde6 	bl	800162c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a60:	480c      	ldr	r0, [pc, #48]	@ (8001a94 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001a62:	490d      	ldr	r1, [pc, #52]	@ (8001a98 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001a64:	4a0d      	ldr	r2, [pc, #52]	@ (8001a9c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001a66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a68:	e002      	b.n	8001a70 <LoopCopyDataInit>

08001a6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a6e:	3304      	adds	r3, #4

08001a70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a74:	d3f9      	bcc.n	8001a6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a76:	4a0a      	ldr	r2, [pc, #40]	@ (8001aa0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001a78:	4c0a      	ldr	r4, [pc, #40]	@ (8001aa4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001a7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a7c:	e001      	b.n	8001a82 <LoopFillZerobss>

08001a7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a80:	3204      	adds	r2, #4

08001a82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a84:	d3fb      	bcc.n	8001a7e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a86:	f003 fa7f 	bl	8004f88 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a8a:	f7ff fb37 	bl	80010fc <main>
  bx  lr    
 8001a8e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001a90:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001a94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a98:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001a9c:	08008c84 	.word	0x08008c84
  ldr r2, =_sbss
 8001aa0:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001aa4:	200004e8 	.word	0x200004e8

08001aa8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001aa8:	e7fe      	b.n	8001aa8 <ADC_IRQHandler>
	...

08001aac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001ab0:	4b0e      	ldr	r3, [pc, #56]	@ (8001aec <HAL_Init+0x40>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4a0d      	ldr	r2, [pc, #52]	@ (8001aec <HAL_Init+0x40>)
 8001ab6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001aba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001abc:	4b0b      	ldr	r3, [pc, #44]	@ (8001aec <HAL_Init+0x40>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4a0a      	ldr	r2, [pc, #40]	@ (8001aec <HAL_Init+0x40>)
 8001ac2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001ac6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ac8:	4b08      	ldr	r3, [pc, #32]	@ (8001aec <HAL_Init+0x40>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4a07      	ldr	r2, [pc, #28]	@ (8001aec <HAL_Init+0x40>)
 8001ace:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ad2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ad4:	2003      	movs	r0, #3
 8001ad6:	f000 f92b 	bl	8001d30 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ada:	200f      	movs	r0, #15
 8001adc:	f000 f808 	bl	8001af0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ae0:	f7ff fc98 	bl	8001414 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ae4:	2300      	movs	r3, #0
}
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	bd80      	pop	{r7, pc}
 8001aea:	bf00      	nop
 8001aec:	40023c00 	.word	0x40023c00

08001af0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b082      	sub	sp, #8
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001af8:	4b12      	ldr	r3, [pc, #72]	@ (8001b44 <HAL_InitTick+0x54>)
 8001afa:	681a      	ldr	r2, [r3, #0]
 8001afc:	4b12      	ldr	r3, [pc, #72]	@ (8001b48 <HAL_InitTick+0x58>)
 8001afe:	781b      	ldrb	r3, [r3, #0]
 8001b00:	4619      	mov	r1, r3
 8001b02:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b06:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f000 f943 	bl	8001d9a <HAL_SYSTICK_Config>
 8001b14:	4603      	mov	r3, r0
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d001      	beq.n	8001b1e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	e00e      	b.n	8001b3c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	2b0f      	cmp	r3, #15
 8001b22:	d80a      	bhi.n	8001b3a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b24:	2200      	movs	r2, #0
 8001b26:	6879      	ldr	r1, [r7, #4]
 8001b28:	f04f 30ff 	mov.w	r0, #4294967295
 8001b2c:	f000 f90b 	bl	8001d46 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b30:	4a06      	ldr	r2, [pc, #24]	@ (8001b4c <HAL_InitTick+0x5c>)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b36:	2300      	movs	r3, #0
 8001b38:	e000      	b.n	8001b3c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b3a:	2301      	movs	r3, #1
}
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	3708      	adds	r7, #8
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bd80      	pop	{r7, pc}
 8001b44:	20000008 	.word	0x20000008
 8001b48:	20000010 	.word	0x20000010
 8001b4c:	2000000c 	.word	0x2000000c

08001b50 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b50:	b480      	push	{r7}
 8001b52:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b54:	4b06      	ldr	r3, [pc, #24]	@ (8001b70 <HAL_IncTick+0x20>)
 8001b56:	781b      	ldrb	r3, [r3, #0]
 8001b58:	461a      	mov	r2, r3
 8001b5a:	4b06      	ldr	r3, [pc, #24]	@ (8001b74 <HAL_IncTick+0x24>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	4413      	add	r3, r2
 8001b60:	4a04      	ldr	r2, [pc, #16]	@ (8001b74 <HAL_IncTick+0x24>)
 8001b62:	6013      	str	r3, [r2, #0]
}
 8001b64:	bf00      	nop
 8001b66:	46bd      	mov	sp, r7
 8001b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6c:	4770      	bx	lr
 8001b6e:	bf00      	nop
 8001b70:	20000010 	.word	0x20000010
 8001b74:	20000398 	.word	0x20000398

08001b78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0
  return uwTick;
 8001b7c:	4b03      	ldr	r3, [pc, #12]	@ (8001b8c <HAL_GetTick+0x14>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
}
 8001b80:	4618      	mov	r0, r3
 8001b82:	46bd      	mov	sp, r7
 8001b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b88:	4770      	bx	lr
 8001b8a:	bf00      	nop
 8001b8c:	20000398 	.word	0x20000398

08001b90 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b90:	b480      	push	{r7}
 8001b92:	b085      	sub	sp, #20
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	f003 0307 	and.w	r3, r3, #7
 8001b9e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ba0:	4b0c      	ldr	r3, [pc, #48]	@ (8001bd4 <__NVIC_SetPriorityGrouping+0x44>)
 8001ba2:	68db      	ldr	r3, [r3, #12]
 8001ba4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ba6:	68ba      	ldr	r2, [r7, #8]
 8001ba8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001bac:	4013      	ands	r3, r2
 8001bae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bb4:	68bb      	ldr	r3, [r7, #8]
 8001bb6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bb8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001bbc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001bc0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bc2:	4a04      	ldr	r2, [pc, #16]	@ (8001bd4 <__NVIC_SetPriorityGrouping+0x44>)
 8001bc4:	68bb      	ldr	r3, [r7, #8]
 8001bc6:	60d3      	str	r3, [r2, #12]
}
 8001bc8:	bf00      	nop
 8001bca:	3714      	adds	r7, #20
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd2:	4770      	bx	lr
 8001bd4:	e000ed00 	.word	0xe000ed00

08001bd8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bdc:	4b04      	ldr	r3, [pc, #16]	@ (8001bf0 <__NVIC_GetPriorityGrouping+0x18>)
 8001bde:	68db      	ldr	r3, [r3, #12]
 8001be0:	0a1b      	lsrs	r3, r3, #8
 8001be2:	f003 0307 	and.w	r3, r3, #7
}
 8001be6:	4618      	mov	r0, r3
 8001be8:	46bd      	mov	sp, r7
 8001bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bee:	4770      	bx	lr
 8001bf0:	e000ed00 	.word	0xe000ed00

08001bf4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	b083      	sub	sp, #12
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	db0b      	blt.n	8001c1e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c06:	79fb      	ldrb	r3, [r7, #7]
 8001c08:	f003 021f 	and.w	r2, r3, #31
 8001c0c:	4907      	ldr	r1, [pc, #28]	@ (8001c2c <__NVIC_EnableIRQ+0x38>)
 8001c0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c12:	095b      	lsrs	r3, r3, #5
 8001c14:	2001      	movs	r0, #1
 8001c16:	fa00 f202 	lsl.w	r2, r0, r2
 8001c1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001c1e:	bf00      	nop
 8001c20:	370c      	adds	r7, #12
 8001c22:	46bd      	mov	sp, r7
 8001c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c28:	4770      	bx	lr
 8001c2a:	bf00      	nop
 8001c2c:	e000e100 	.word	0xe000e100

08001c30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c30:	b480      	push	{r7}
 8001c32:	b083      	sub	sp, #12
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	4603      	mov	r3, r0
 8001c38:	6039      	str	r1, [r7, #0]
 8001c3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	db0a      	blt.n	8001c5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	b2da      	uxtb	r2, r3
 8001c48:	490c      	ldr	r1, [pc, #48]	@ (8001c7c <__NVIC_SetPriority+0x4c>)
 8001c4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c4e:	0112      	lsls	r2, r2, #4
 8001c50:	b2d2      	uxtb	r2, r2
 8001c52:	440b      	add	r3, r1
 8001c54:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c58:	e00a      	b.n	8001c70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	b2da      	uxtb	r2, r3
 8001c5e:	4908      	ldr	r1, [pc, #32]	@ (8001c80 <__NVIC_SetPriority+0x50>)
 8001c60:	79fb      	ldrb	r3, [r7, #7]
 8001c62:	f003 030f 	and.w	r3, r3, #15
 8001c66:	3b04      	subs	r3, #4
 8001c68:	0112      	lsls	r2, r2, #4
 8001c6a:	b2d2      	uxtb	r2, r2
 8001c6c:	440b      	add	r3, r1
 8001c6e:	761a      	strb	r2, [r3, #24]
}
 8001c70:	bf00      	nop
 8001c72:	370c      	adds	r7, #12
 8001c74:	46bd      	mov	sp, r7
 8001c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7a:	4770      	bx	lr
 8001c7c:	e000e100 	.word	0xe000e100
 8001c80:	e000ed00 	.word	0xe000ed00

08001c84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b089      	sub	sp, #36	@ 0x24
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	60f8      	str	r0, [r7, #12]
 8001c8c:	60b9      	str	r1, [r7, #8]
 8001c8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	f003 0307 	and.w	r3, r3, #7
 8001c96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c98:	69fb      	ldr	r3, [r7, #28]
 8001c9a:	f1c3 0307 	rsb	r3, r3, #7
 8001c9e:	2b04      	cmp	r3, #4
 8001ca0:	bf28      	it	cs
 8001ca2:	2304      	movcs	r3, #4
 8001ca4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ca6:	69fb      	ldr	r3, [r7, #28]
 8001ca8:	3304      	adds	r3, #4
 8001caa:	2b06      	cmp	r3, #6
 8001cac:	d902      	bls.n	8001cb4 <NVIC_EncodePriority+0x30>
 8001cae:	69fb      	ldr	r3, [r7, #28]
 8001cb0:	3b03      	subs	r3, #3
 8001cb2:	e000      	b.n	8001cb6 <NVIC_EncodePriority+0x32>
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cb8:	f04f 32ff 	mov.w	r2, #4294967295
 8001cbc:	69bb      	ldr	r3, [r7, #24]
 8001cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc2:	43da      	mvns	r2, r3
 8001cc4:	68bb      	ldr	r3, [r7, #8]
 8001cc6:	401a      	ands	r2, r3
 8001cc8:	697b      	ldr	r3, [r7, #20]
 8001cca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ccc:	f04f 31ff 	mov.w	r1, #4294967295
 8001cd0:	697b      	ldr	r3, [r7, #20]
 8001cd2:	fa01 f303 	lsl.w	r3, r1, r3
 8001cd6:	43d9      	mvns	r1, r3
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cdc:	4313      	orrs	r3, r2
         );
}
 8001cde:	4618      	mov	r0, r3
 8001ce0:	3724      	adds	r7, #36	@ 0x24
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce8:	4770      	bx	lr
	...

08001cec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b082      	sub	sp, #8
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	3b01      	subs	r3, #1
 8001cf8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001cfc:	d301      	bcc.n	8001d02 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001cfe:	2301      	movs	r3, #1
 8001d00:	e00f      	b.n	8001d22 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d02:	4a0a      	ldr	r2, [pc, #40]	@ (8001d2c <SysTick_Config+0x40>)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	3b01      	subs	r3, #1
 8001d08:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d0a:	210f      	movs	r1, #15
 8001d0c:	f04f 30ff 	mov.w	r0, #4294967295
 8001d10:	f7ff ff8e 	bl	8001c30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d14:	4b05      	ldr	r3, [pc, #20]	@ (8001d2c <SysTick_Config+0x40>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d1a:	4b04      	ldr	r3, [pc, #16]	@ (8001d2c <SysTick_Config+0x40>)
 8001d1c:	2207      	movs	r2, #7
 8001d1e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d20:	2300      	movs	r3, #0
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	3708      	adds	r7, #8
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	e000e010 	.word	0xe000e010

08001d30 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b082      	sub	sp, #8
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d38:	6878      	ldr	r0, [r7, #4]
 8001d3a:	f7ff ff29 	bl	8001b90 <__NVIC_SetPriorityGrouping>
}
 8001d3e:	bf00      	nop
 8001d40:	3708      	adds	r7, #8
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}

08001d46 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d46:	b580      	push	{r7, lr}
 8001d48:	b086      	sub	sp, #24
 8001d4a:	af00      	add	r7, sp, #0
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	60b9      	str	r1, [r7, #8]
 8001d50:	607a      	str	r2, [r7, #4]
 8001d52:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d54:	2300      	movs	r3, #0
 8001d56:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d58:	f7ff ff3e 	bl	8001bd8 <__NVIC_GetPriorityGrouping>
 8001d5c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d5e:	687a      	ldr	r2, [r7, #4]
 8001d60:	68b9      	ldr	r1, [r7, #8]
 8001d62:	6978      	ldr	r0, [r7, #20]
 8001d64:	f7ff ff8e 	bl	8001c84 <NVIC_EncodePriority>
 8001d68:	4602      	mov	r2, r0
 8001d6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d6e:	4611      	mov	r1, r2
 8001d70:	4618      	mov	r0, r3
 8001d72:	f7ff ff5d 	bl	8001c30 <__NVIC_SetPriority>
}
 8001d76:	bf00      	nop
 8001d78:	3718      	adds	r7, #24
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}

08001d7e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d7e:	b580      	push	{r7, lr}
 8001d80:	b082      	sub	sp, #8
 8001d82:	af00      	add	r7, sp, #0
 8001d84:	4603      	mov	r3, r0
 8001d86:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f7ff ff31 	bl	8001bf4 <__NVIC_EnableIRQ>
}
 8001d92:	bf00      	nop
 8001d94:	3708      	adds	r7, #8
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}

08001d9a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d9a:	b580      	push	{r7, lr}
 8001d9c:	b082      	sub	sp, #8
 8001d9e:	af00      	add	r7, sp, #0
 8001da0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001da2:	6878      	ldr	r0, [r7, #4]
 8001da4:	f7ff ffa2 	bl	8001cec <SysTick_Config>
 8001da8:	4603      	mov	r3, r0
}
 8001daa:	4618      	mov	r0, r3
 8001dac:	3708      	adds	r7, #8
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}
	...

08001db4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001db4:	b480      	push	{r7}
 8001db6:	b089      	sub	sp, #36	@ 0x24
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
 8001dbc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001dca:	2300      	movs	r3, #0
 8001dcc:	61fb      	str	r3, [r7, #28]
 8001dce:	e159      	b.n	8002084 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001dd0:	2201      	movs	r2, #1
 8001dd2:	69fb      	ldr	r3, [r7, #28]
 8001dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	697a      	ldr	r2, [r7, #20]
 8001de0:	4013      	ands	r3, r2
 8001de2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001de4:	693a      	ldr	r2, [r7, #16]
 8001de6:	697b      	ldr	r3, [r7, #20]
 8001de8:	429a      	cmp	r2, r3
 8001dea:	f040 8148 	bne.w	800207e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	685b      	ldr	r3, [r3, #4]
 8001df2:	f003 0303 	and.w	r3, r3, #3
 8001df6:	2b01      	cmp	r3, #1
 8001df8:	d005      	beq.n	8001e06 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e02:	2b02      	cmp	r3, #2
 8001e04:	d130      	bne.n	8001e68 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	689b      	ldr	r3, [r3, #8]
 8001e0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001e0c:	69fb      	ldr	r3, [r7, #28]
 8001e0e:	005b      	lsls	r3, r3, #1
 8001e10:	2203      	movs	r2, #3
 8001e12:	fa02 f303 	lsl.w	r3, r2, r3
 8001e16:	43db      	mvns	r3, r3
 8001e18:	69ba      	ldr	r2, [r7, #24]
 8001e1a:	4013      	ands	r3, r2
 8001e1c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	68da      	ldr	r2, [r3, #12]
 8001e22:	69fb      	ldr	r3, [r7, #28]
 8001e24:	005b      	lsls	r3, r3, #1
 8001e26:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2a:	69ba      	ldr	r2, [r7, #24]
 8001e2c:	4313      	orrs	r3, r2
 8001e2e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	69ba      	ldr	r2, [r7, #24]
 8001e34:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001e3c:	2201      	movs	r2, #1
 8001e3e:	69fb      	ldr	r3, [r7, #28]
 8001e40:	fa02 f303 	lsl.w	r3, r2, r3
 8001e44:	43db      	mvns	r3, r3
 8001e46:	69ba      	ldr	r2, [r7, #24]
 8001e48:	4013      	ands	r3, r2
 8001e4a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	091b      	lsrs	r3, r3, #4
 8001e52:	f003 0201 	and.w	r2, r3, #1
 8001e56:	69fb      	ldr	r3, [r7, #28]
 8001e58:	fa02 f303 	lsl.w	r3, r2, r3
 8001e5c:	69ba      	ldr	r2, [r7, #24]
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	69ba      	ldr	r2, [r7, #24]
 8001e66:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	685b      	ldr	r3, [r3, #4]
 8001e6c:	f003 0303 	and.w	r3, r3, #3
 8001e70:	2b03      	cmp	r3, #3
 8001e72:	d017      	beq.n	8001ea4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	68db      	ldr	r3, [r3, #12]
 8001e78:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001e7a:	69fb      	ldr	r3, [r7, #28]
 8001e7c:	005b      	lsls	r3, r3, #1
 8001e7e:	2203      	movs	r2, #3
 8001e80:	fa02 f303 	lsl.w	r3, r2, r3
 8001e84:	43db      	mvns	r3, r3
 8001e86:	69ba      	ldr	r2, [r7, #24]
 8001e88:	4013      	ands	r3, r2
 8001e8a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	689a      	ldr	r2, [r3, #8]
 8001e90:	69fb      	ldr	r3, [r7, #28]
 8001e92:	005b      	lsls	r3, r3, #1
 8001e94:	fa02 f303 	lsl.w	r3, r2, r3
 8001e98:	69ba      	ldr	r2, [r7, #24]
 8001e9a:	4313      	orrs	r3, r2
 8001e9c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	69ba      	ldr	r2, [r7, #24]
 8001ea2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	f003 0303 	and.w	r3, r3, #3
 8001eac:	2b02      	cmp	r3, #2
 8001eae:	d123      	bne.n	8001ef8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001eb0:	69fb      	ldr	r3, [r7, #28]
 8001eb2:	08da      	lsrs	r2, r3, #3
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	3208      	adds	r2, #8
 8001eb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ebc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001ebe:	69fb      	ldr	r3, [r7, #28]
 8001ec0:	f003 0307 	and.w	r3, r3, #7
 8001ec4:	009b      	lsls	r3, r3, #2
 8001ec6:	220f      	movs	r2, #15
 8001ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ecc:	43db      	mvns	r3, r3
 8001ece:	69ba      	ldr	r2, [r7, #24]
 8001ed0:	4013      	ands	r3, r2
 8001ed2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	691a      	ldr	r2, [r3, #16]
 8001ed8:	69fb      	ldr	r3, [r7, #28]
 8001eda:	f003 0307 	and.w	r3, r3, #7
 8001ede:	009b      	lsls	r3, r3, #2
 8001ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee4:	69ba      	ldr	r2, [r7, #24]
 8001ee6:	4313      	orrs	r3, r2
 8001ee8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001eea:	69fb      	ldr	r3, [r7, #28]
 8001eec:	08da      	lsrs	r2, r3, #3
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	3208      	adds	r2, #8
 8001ef2:	69b9      	ldr	r1, [r7, #24]
 8001ef4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001efe:	69fb      	ldr	r3, [r7, #28]
 8001f00:	005b      	lsls	r3, r3, #1
 8001f02:	2203      	movs	r2, #3
 8001f04:	fa02 f303 	lsl.w	r3, r2, r3
 8001f08:	43db      	mvns	r3, r3
 8001f0a:	69ba      	ldr	r2, [r7, #24]
 8001f0c:	4013      	ands	r3, r2
 8001f0e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	f003 0203 	and.w	r2, r3, #3
 8001f18:	69fb      	ldr	r3, [r7, #28]
 8001f1a:	005b      	lsls	r3, r3, #1
 8001f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f20:	69ba      	ldr	r2, [r7, #24]
 8001f22:	4313      	orrs	r3, r2
 8001f24:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	69ba      	ldr	r2, [r7, #24]
 8001f2a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	f000 80a2 	beq.w	800207e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	60fb      	str	r3, [r7, #12]
 8001f3e:	4b57      	ldr	r3, [pc, #348]	@ (800209c <HAL_GPIO_Init+0x2e8>)
 8001f40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f42:	4a56      	ldr	r2, [pc, #344]	@ (800209c <HAL_GPIO_Init+0x2e8>)
 8001f44:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f48:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f4a:	4b54      	ldr	r3, [pc, #336]	@ (800209c <HAL_GPIO_Init+0x2e8>)
 8001f4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f4e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f52:	60fb      	str	r3, [r7, #12]
 8001f54:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001f56:	4a52      	ldr	r2, [pc, #328]	@ (80020a0 <HAL_GPIO_Init+0x2ec>)
 8001f58:	69fb      	ldr	r3, [r7, #28]
 8001f5a:	089b      	lsrs	r3, r3, #2
 8001f5c:	3302      	adds	r3, #2
 8001f5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f62:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001f64:	69fb      	ldr	r3, [r7, #28]
 8001f66:	f003 0303 	and.w	r3, r3, #3
 8001f6a:	009b      	lsls	r3, r3, #2
 8001f6c:	220f      	movs	r2, #15
 8001f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f72:	43db      	mvns	r3, r3
 8001f74:	69ba      	ldr	r2, [r7, #24]
 8001f76:	4013      	ands	r3, r2
 8001f78:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	4a49      	ldr	r2, [pc, #292]	@ (80020a4 <HAL_GPIO_Init+0x2f0>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d019      	beq.n	8001fb6 <HAL_GPIO_Init+0x202>
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	4a48      	ldr	r2, [pc, #288]	@ (80020a8 <HAL_GPIO_Init+0x2f4>)
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d013      	beq.n	8001fb2 <HAL_GPIO_Init+0x1fe>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	4a47      	ldr	r2, [pc, #284]	@ (80020ac <HAL_GPIO_Init+0x2f8>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d00d      	beq.n	8001fae <HAL_GPIO_Init+0x1fa>
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	4a46      	ldr	r2, [pc, #280]	@ (80020b0 <HAL_GPIO_Init+0x2fc>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d007      	beq.n	8001faa <HAL_GPIO_Init+0x1f6>
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	4a45      	ldr	r2, [pc, #276]	@ (80020b4 <HAL_GPIO_Init+0x300>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d101      	bne.n	8001fa6 <HAL_GPIO_Init+0x1f2>
 8001fa2:	2304      	movs	r3, #4
 8001fa4:	e008      	b.n	8001fb8 <HAL_GPIO_Init+0x204>
 8001fa6:	2307      	movs	r3, #7
 8001fa8:	e006      	b.n	8001fb8 <HAL_GPIO_Init+0x204>
 8001faa:	2303      	movs	r3, #3
 8001fac:	e004      	b.n	8001fb8 <HAL_GPIO_Init+0x204>
 8001fae:	2302      	movs	r3, #2
 8001fb0:	e002      	b.n	8001fb8 <HAL_GPIO_Init+0x204>
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	e000      	b.n	8001fb8 <HAL_GPIO_Init+0x204>
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	69fa      	ldr	r2, [r7, #28]
 8001fba:	f002 0203 	and.w	r2, r2, #3
 8001fbe:	0092      	lsls	r2, r2, #2
 8001fc0:	4093      	lsls	r3, r2
 8001fc2:	69ba      	ldr	r2, [r7, #24]
 8001fc4:	4313      	orrs	r3, r2
 8001fc6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001fc8:	4935      	ldr	r1, [pc, #212]	@ (80020a0 <HAL_GPIO_Init+0x2ec>)
 8001fca:	69fb      	ldr	r3, [r7, #28]
 8001fcc:	089b      	lsrs	r3, r3, #2
 8001fce:	3302      	adds	r3, #2
 8001fd0:	69ba      	ldr	r2, [r7, #24]
 8001fd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001fd6:	4b38      	ldr	r3, [pc, #224]	@ (80020b8 <HAL_GPIO_Init+0x304>)
 8001fd8:	689b      	ldr	r3, [r3, #8]
 8001fda:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fdc:	693b      	ldr	r3, [r7, #16]
 8001fde:	43db      	mvns	r3, r3
 8001fe0:	69ba      	ldr	r2, [r7, #24]
 8001fe2:	4013      	ands	r3, r2
 8001fe4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	685b      	ldr	r3, [r3, #4]
 8001fea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d003      	beq.n	8001ffa <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001ff2:	69ba      	ldr	r2, [r7, #24]
 8001ff4:	693b      	ldr	r3, [r7, #16]
 8001ff6:	4313      	orrs	r3, r2
 8001ff8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001ffa:	4a2f      	ldr	r2, [pc, #188]	@ (80020b8 <HAL_GPIO_Init+0x304>)
 8001ffc:	69bb      	ldr	r3, [r7, #24]
 8001ffe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002000:	4b2d      	ldr	r3, [pc, #180]	@ (80020b8 <HAL_GPIO_Init+0x304>)
 8002002:	68db      	ldr	r3, [r3, #12]
 8002004:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002006:	693b      	ldr	r3, [r7, #16]
 8002008:	43db      	mvns	r3, r3
 800200a:	69ba      	ldr	r2, [r7, #24]
 800200c:	4013      	ands	r3, r2
 800200e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002018:	2b00      	cmp	r3, #0
 800201a:	d003      	beq.n	8002024 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800201c:	69ba      	ldr	r2, [r7, #24]
 800201e:	693b      	ldr	r3, [r7, #16]
 8002020:	4313      	orrs	r3, r2
 8002022:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002024:	4a24      	ldr	r2, [pc, #144]	@ (80020b8 <HAL_GPIO_Init+0x304>)
 8002026:	69bb      	ldr	r3, [r7, #24]
 8002028:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800202a:	4b23      	ldr	r3, [pc, #140]	@ (80020b8 <HAL_GPIO_Init+0x304>)
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002030:	693b      	ldr	r3, [r7, #16]
 8002032:	43db      	mvns	r3, r3
 8002034:	69ba      	ldr	r2, [r7, #24]
 8002036:	4013      	ands	r3, r2
 8002038:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	685b      	ldr	r3, [r3, #4]
 800203e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002042:	2b00      	cmp	r3, #0
 8002044:	d003      	beq.n	800204e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002046:	69ba      	ldr	r2, [r7, #24]
 8002048:	693b      	ldr	r3, [r7, #16]
 800204a:	4313      	orrs	r3, r2
 800204c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800204e:	4a1a      	ldr	r2, [pc, #104]	@ (80020b8 <HAL_GPIO_Init+0x304>)
 8002050:	69bb      	ldr	r3, [r7, #24]
 8002052:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002054:	4b18      	ldr	r3, [pc, #96]	@ (80020b8 <HAL_GPIO_Init+0x304>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800205a:	693b      	ldr	r3, [r7, #16]
 800205c:	43db      	mvns	r3, r3
 800205e:	69ba      	ldr	r2, [r7, #24]
 8002060:	4013      	ands	r3, r2
 8002062:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800206c:	2b00      	cmp	r3, #0
 800206e:	d003      	beq.n	8002078 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002070:	69ba      	ldr	r2, [r7, #24]
 8002072:	693b      	ldr	r3, [r7, #16]
 8002074:	4313      	orrs	r3, r2
 8002076:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002078:	4a0f      	ldr	r2, [pc, #60]	@ (80020b8 <HAL_GPIO_Init+0x304>)
 800207a:	69bb      	ldr	r3, [r7, #24]
 800207c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800207e:	69fb      	ldr	r3, [r7, #28]
 8002080:	3301      	adds	r3, #1
 8002082:	61fb      	str	r3, [r7, #28]
 8002084:	69fb      	ldr	r3, [r7, #28]
 8002086:	2b0f      	cmp	r3, #15
 8002088:	f67f aea2 	bls.w	8001dd0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800208c:	bf00      	nop
 800208e:	bf00      	nop
 8002090:	3724      	adds	r7, #36	@ 0x24
 8002092:	46bd      	mov	sp, r7
 8002094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002098:	4770      	bx	lr
 800209a:	bf00      	nop
 800209c:	40023800 	.word	0x40023800
 80020a0:	40013800 	.word	0x40013800
 80020a4:	40020000 	.word	0x40020000
 80020a8:	40020400 	.word	0x40020400
 80020ac:	40020800 	.word	0x40020800
 80020b0:	40020c00 	.word	0x40020c00
 80020b4:	40021000 	.word	0x40021000
 80020b8:	40013c00 	.word	0x40013c00

080020bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020bc:	b480      	push	{r7}
 80020be:	b083      	sub	sp, #12
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
 80020c4:	460b      	mov	r3, r1
 80020c6:	807b      	strh	r3, [r7, #2]
 80020c8:	4613      	mov	r3, r2
 80020ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80020cc:	787b      	ldrb	r3, [r7, #1]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d003      	beq.n	80020da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80020d2:	887a      	ldrh	r2, [r7, #2]
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80020d8:	e003      	b.n	80020e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80020da:	887b      	ldrh	r3, [r7, #2]
 80020dc:	041a      	lsls	r2, r3, #16
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	619a      	str	r2, [r3, #24]
}
 80020e2:	bf00      	nop
 80020e4:	370c      	adds	r7, #12
 80020e6:	46bd      	mov	sp, r7
 80020e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ec:	4770      	bx	lr
	...

080020f0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b086      	sub	sp, #24
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d101      	bne.n	8002102 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80020fe:	2301      	movs	r3, #1
 8002100:	e267      	b.n	80025d2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f003 0301 	and.w	r3, r3, #1
 800210a:	2b00      	cmp	r3, #0
 800210c:	d075      	beq.n	80021fa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800210e:	4b88      	ldr	r3, [pc, #544]	@ (8002330 <HAL_RCC_OscConfig+0x240>)
 8002110:	689b      	ldr	r3, [r3, #8]
 8002112:	f003 030c 	and.w	r3, r3, #12
 8002116:	2b04      	cmp	r3, #4
 8002118:	d00c      	beq.n	8002134 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800211a:	4b85      	ldr	r3, [pc, #532]	@ (8002330 <HAL_RCC_OscConfig+0x240>)
 800211c:	689b      	ldr	r3, [r3, #8]
 800211e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002122:	2b08      	cmp	r3, #8
 8002124:	d112      	bne.n	800214c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002126:	4b82      	ldr	r3, [pc, #520]	@ (8002330 <HAL_RCC_OscConfig+0x240>)
 8002128:	685b      	ldr	r3, [r3, #4]
 800212a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800212e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002132:	d10b      	bne.n	800214c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002134:	4b7e      	ldr	r3, [pc, #504]	@ (8002330 <HAL_RCC_OscConfig+0x240>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800213c:	2b00      	cmp	r3, #0
 800213e:	d05b      	beq.n	80021f8 <HAL_RCC_OscConfig+0x108>
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d157      	bne.n	80021f8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002148:	2301      	movs	r3, #1
 800214a:	e242      	b.n	80025d2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002154:	d106      	bne.n	8002164 <HAL_RCC_OscConfig+0x74>
 8002156:	4b76      	ldr	r3, [pc, #472]	@ (8002330 <HAL_RCC_OscConfig+0x240>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	4a75      	ldr	r2, [pc, #468]	@ (8002330 <HAL_RCC_OscConfig+0x240>)
 800215c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002160:	6013      	str	r3, [r2, #0]
 8002162:	e01d      	b.n	80021a0 <HAL_RCC_OscConfig+0xb0>
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800216c:	d10c      	bne.n	8002188 <HAL_RCC_OscConfig+0x98>
 800216e:	4b70      	ldr	r3, [pc, #448]	@ (8002330 <HAL_RCC_OscConfig+0x240>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	4a6f      	ldr	r2, [pc, #444]	@ (8002330 <HAL_RCC_OscConfig+0x240>)
 8002174:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002178:	6013      	str	r3, [r2, #0]
 800217a:	4b6d      	ldr	r3, [pc, #436]	@ (8002330 <HAL_RCC_OscConfig+0x240>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4a6c      	ldr	r2, [pc, #432]	@ (8002330 <HAL_RCC_OscConfig+0x240>)
 8002180:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002184:	6013      	str	r3, [r2, #0]
 8002186:	e00b      	b.n	80021a0 <HAL_RCC_OscConfig+0xb0>
 8002188:	4b69      	ldr	r3, [pc, #420]	@ (8002330 <HAL_RCC_OscConfig+0x240>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	4a68      	ldr	r2, [pc, #416]	@ (8002330 <HAL_RCC_OscConfig+0x240>)
 800218e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002192:	6013      	str	r3, [r2, #0]
 8002194:	4b66      	ldr	r3, [pc, #408]	@ (8002330 <HAL_RCC_OscConfig+0x240>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4a65      	ldr	r2, [pc, #404]	@ (8002330 <HAL_RCC_OscConfig+0x240>)
 800219a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800219e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d013      	beq.n	80021d0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021a8:	f7ff fce6 	bl	8001b78 <HAL_GetTick>
 80021ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021ae:	e008      	b.n	80021c2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021b0:	f7ff fce2 	bl	8001b78 <HAL_GetTick>
 80021b4:	4602      	mov	r2, r0
 80021b6:	693b      	ldr	r3, [r7, #16]
 80021b8:	1ad3      	subs	r3, r2, r3
 80021ba:	2b64      	cmp	r3, #100	@ 0x64
 80021bc:	d901      	bls.n	80021c2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80021be:	2303      	movs	r3, #3
 80021c0:	e207      	b.n	80025d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021c2:	4b5b      	ldr	r3, [pc, #364]	@ (8002330 <HAL_RCC_OscConfig+0x240>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d0f0      	beq.n	80021b0 <HAL_RCC_OscConfig+0xc0>
 80021ce:	e014      	b.n	80021fa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021d0:	f7ff fcd2 	bl	8001b78 <HAL_GetTick>
 80021d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021d6:	e008      	b.n	80021ea <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021d8:	f7ff fcce 	bl	8001b78 <HAL_GetTick>
 80021dc:	4602      	mov	r2, r0
 80021de:	693b      	ldr	r3, [r7, #16]
 80021e0:	1ad3      	subs	r3, r2, r3
 80021e2:	2b64      	cmp	r3, #100	@ 0x64
 80021e4:	d901      	bls.n	80021ea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80021e6:	2303      	movs	r3, #3
 80021e8:	e1f3      	b.n	80025d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021ea:	4b51      	ldr	r3, [pc, #324]	@ (8002330 <HAL_RCC_OscConfig+0x240>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d1f0      	bne.n	80021d8 <HAL_RCC_OscConfig+0xe8>
 80021f6:	e000      	b.n	80021fa <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f003 0302 	and.w	r3, r3, #2
 8002202:	2b00      	cmp	r3, #0
 8002204:	d063      	beq.n	80022ce <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002206:	4b4a      	ldr	r3, [pc, #296]	@ (8002330 <HAL_RCC_OscConfig+0x240>)
 8002208:	689b      	ldr	r3, [r3, #8]
 800220a:	f003 030c 	and.w	r3, r3, #12
 800220e:	2b00      	cmp	r3, #0
 8002210:	d00b      	beq.n	800222a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002212:	4b47      	ldr	r3, [pc, #284]	@ (8002330 <HAL_RCC_OscConfig+0x240>)
 8002214:	689b      	ldr	r3, [r3, #8]
 8002216:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800221a:	2b08      	cmp	r3, #8
 800221c:	d11c      	bne.n	8002258 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800221e:	4b44      	ldr	r3, [pc, #272]	@ (8002330 <HAL_RCC_OscConfig+0x240>)
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002226:	2b00      	cmp	r3, #0
 8002228:	d116      	bne.n	8002258 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800222a:	4b41      	ldr	r3, [pc, #260]	@ (8002330 <HAL_RCC_OscConfig+0x240>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f003 0302 	and.w	r3, r3, #2
 8002232:	2b00      	cmp	r3, #0
 8002234:	d005      	beq.n	8002242 <HAL_RCC_OscConfig+0x152>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	68db      	ldr	r3, [r3, #12]
 800223a:	2b01      	cmp	r3, #1
 800223c:	d001      	beq.n	8002242 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800223e:	2301      	movs	r3, #1
 8002240:	e1c7      	b.n	80025d2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002242:	4b3b      	ldr	r3, [pc, #236]	@ (8002330 <HAL_RCC_OscConfig+0x240>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	691b      	ldr	r3, [r3, #16]
 800224e:	00db      	lsls	r3, r3, #3
 8002250:	4937      	ldr	r1, [pc, #220]	@ (8002330 <HAL_RCC_OscConfig+0x240>)
 8002252:	4313      	orrs	r3, r2
 8002254:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002256:	e03a      	b.n	80022ce <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	68db      	ldr	r3, [r3, #12]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d020      	beq.n	80022a2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002260:	4b34      	ldr	r3, [pc, #208]	@ (8002334 <HAL_RCC_OscConfig+0x244>)
 8002262:	2201      	movs	r2, #1
 8002264:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002266:	f7ff fc87 	bl	8001b78 <HAL_GetTick>
 800226a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800226c:	e008      	b.n	8002280 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800226e:	f7ff fc83 	bl	8001b78 <HAL_GetTick>
 8002272:	4602      	mov	r2, r0
 8002274:	693b      	ldr	r3, [r7, #16]
 8002276:	1ad3      	subs	r3, r2, r3
 8002278:	2b02      	cmp	r3, #2
 800227a:	d901      	bls.n	8002280 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800227c:	2303      	movs	r3, #3
 800227e:	e1a8      	b.n	80025d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002280:	4b2b      	ldr	r3, [pc, #172]	@ (8002330 <HAL_RCC_OscConfig+0x240>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f003 0302 	and.w	r3, r3, #2
 8002288:	2b00      	cmp	r3, #0
 800228a:	d0f0      	beq.n	800226e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800228c:	4b28      	ldr	r3, [pc, #160]	@ (8002330 <HAL_RCC_OscConfig+0x240>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	691b      	ldr	r3, [r3, #16]
 8002298:	00db      	lsls	r3, r3, #3
 800229a:	4925      	ldr	r1, [pc, #148]	@ (8002330 <HAL_RCC_OscConfig+0x240>)
 800229c:	4313      	orrs	r3, r2
 800229e:	600b      	str	r3, [r1, #0]
 80022a0:	e015      	b.n	80022ce <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80022a2:	4b24      	ldr	r3, [pc, #144]	@ (8002334 <HAL_RCC_OscConfig+0x244>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022a8:	f7ff fc66 	bl	8001b78 <HAL_GetTick>
 80022ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022ae:	e008      	b.n	80022c2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022b0:	f7ff fc62 	bl	8001b78 <HAL_GetTick>
 80022b4:	4602      	mov	r2, r0
 80022b6:	693b      	ldr	r3, [r7, #16]
 80022b8:	1ad3      	subs	r3, r2, r3
 80022ba:	2b02      	cmp	r3, #2
 80022bc:	d901      	bls.n	80022c2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80022be:	2303      	movs	r3, #3
 80022c0:	e187      	b.n	80025d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022c2:	4b1b      	ldr	r3, [pc, #108]	@ (8002330 <HAL_RCC_OscConfig+0x240>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f003 0302 	and.w	r3, r3, #2
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d1f0      	bne.n	80022b0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f003 0308 	and.w	r3, r3, #8
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d036      	beq.n	8002348 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	695b      	ldr	r3, [r3, #20]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d016      	beq.n	8002310 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80022e2:	4b15      	ldr	r3, [pc, #84]	@ (8002338 <HAL_RCC_OscConfig+0x248>)
 80022e4:	2201      	movs	r2, #1
 80022e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022e8:	f7ff fc46 	bl	8001b78 <HAL_GetTick>
 80022ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022ee:	e008      	b.n	8002302 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022f0:	f7ff fc42 	bl	8001b78 <HAL_GetTick>
 80022f4:	4602      	mov	r2, r0
 80022f6:	693b      	ldr	r3, [r7, #16]
 80022f8:	1ad3      	subs	r3, r2, r3
 80022fa:	2b02      	cmp	r3, #2
 80022fc:	d901      	bls.n	8002302 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80022fe:	2303      	movs	r3, #3
 8002300:	e167      	b.n	80025d2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002302:	4b0b      	ldr	r3, [pc, #44]	@ (8002330 <HAL_RCC_OscConfig+0x240>)
 8002304:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002306:	f003 0302 	and.w	r3, r3, #2
 800230a:	2b00      	cmp	r3, #0
 800230c:	d0f0      	beq.n	80022f0 <HAL_RCC_OscConfig+0x200>
 800230e:	e01b      	b.n	8002348 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002310:	4b09      	ldr	r3, [pc, #36]	@ (8002338 <HAL_RCC_OscConfig+0x248>)
 8002312:	2200      	movs	r2, #0
 8002314:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002316:	f7ff fc2f 	bl	8001b78 <HAL_GetTick>
 800231a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800231c:	e00e      	b.n	800233c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800231e:	f7ff fc2b 	bl	8001b78 <HAL_GetTick>
 8002322:	4602      	mov	r2, r0
 8002324:	693b      	ldr	r3, [r7, #16]
 8002326:	1ad3      	subs	r3, r2, r3
 8002328:	2b02      	cmp	r3, #2
 800232a:	d907      	bls.n	800233c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800232c:	2303      	movs	r3, #3
 800232e:	e150      	b.n	80025d2 <HAL_RCC_OscConfig+0x4e2>
 8002330:	40023800 	.word	0x40023800
 8002334:	42470000 	.word	0x42470000
 8002338:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800233c:	4b88      	ldr	r3, [pc, #544]	@ (8002560 <HAL_RCC_OscConfig+0x470>)
 800233e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002340:	f003 0302 	and.w	r3, r3, #2
 8002344:	2b00      	cmp	r3, #0
 8002346:	d1ea      	bne.n	800231e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f003 0304 	and.w	r3, r3, #4
 8002350:	2b00      	cmp	r3, #0
 8002352:	f000 8097 	beq.w	8002484 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002356:	2300      	movs	r3, #0
 8002358:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800235a:	4b81      	ldr	r3, [pc, #516]	@ (8002560 <HAL_RCC_OscConfig+0x470>)
 800235c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800235e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002362:	2b00      	cmp	r3, #0
 8002364:	d10f      	bne.n	8002386 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002366:	2300      	movs	r3, #0
 8002368:	60bb      	str	r3, [r7, #8]
 800236a:	4b7d      	ldr	r3, [pc, #500]	@ (8002560 <HAL_RCC_OscConfig+0x470>)
 800236c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800236e:	4a7c      	ldr	r2, [pc, #496]	@ (8002560 <HAL_RCC_OscConfig+0x470>)
 8002370:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002374:	6413      	str	r3, [r2, #64]	@ 0x40
 8002376:	4b7a      	ldr	r3, [pc, #488]	@ (8002560 <HAL_RCC_OscConfig+0x470>)
 8002378:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800237a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800237e:	60bb      	str	r3, [r7, #8]
 8002380:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002382:	2301      	movs	r3, #1
 8002384:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002386:	4b77      	ldr	r3, [pc, #476]	@ (8002564 <HAL_RCC_OscConfig+0x474>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800238e:	2b00      	cmp	r3, #0
 8002390:	d118      	bne.n	80023c4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002392:	4b74      	ldr	r3, [pc, #464]	@ (8002564 <HAL_RCC_OscConfig+0x474>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	4a73      	ldr	r2, [pc, #460]	@ (8002564 <HAL_RCC_OscConfig+0x474>)
 8002398:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800239c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800239e:	f7ff fbeb 	bl	8001b78 <HAL_GetTick>
 80023a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023a4:	e008      	b.n	80023b8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023a6:	f7ff fbe7 	bl	8001b78 <HAL_GetTick>
 80023aa:	4602      	mov	r2, r0
 80023ac:	693b      	ldr	r3, [r7, #16]
 80023ae:	1ad3      	subs	r3, r2, r3
 80023b0:	2b02      	cmp	r3, #2
 80023b2:	d901      	bls.n	80023b8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80023b4:	2303      	movs	r3, #3
 80023b6:	e10c      	b.n	80025d2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023b8:	4b6a      	ldr	r3, [pc, #424]	@ (8002564 <HAL_RCC_OscConfig+0x474>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d0f0      	beq.n	80023a6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	689b      	ldr	r3, [r3, #8]
 80023c8:	2b01      	cmp	r3, #1
 80023ca:	d106      	bne.n	80023da <HAL_RCC_OscConfig+0x2ea>
 80023cc:	4b64      	ldr	r3, [pc, #400]	@ (8002560 <HAL_RCC_OscConfig+0x470>)
 80023ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023d0:	4a63      	ldr	r2, [pc, #396]	@ (8002560 <HAL_RCC_OscConfig+0x470>)
 80023d2:	f043 0301 	orr.w	r3, r3, #1
 80023d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80023d8:	e01c      	b.n	8002414 <HAL_RCC_OscConfig+0x324>
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	689b      	ldr	r3, [r3, #8]
 80023de:	2b05      	cmp	r3, #5
 80023e0:	d10c      	bne.n	80023fc <HAL_RCC_OscConfig+0x30c>
 80023e2:	4b5f      	ldr	r3, [pc, #380]	@ (8002560 <HAL_RCC_OscConfig+0x470>)
 80023e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023e6:	4a5e      	ldr	r2, [pc, #376]	@ (8002560 <HAL_RCC_OscConfig+0x470>)
 80023e8:	f043 0304 	orr.w	r3, r3, #4
 80023ec:	6713      	str	r3, [r2, #112]	@ 0x70
 80023ee:	4b5c      	ldr	r3, [pc, #368]	@ (8002560 <HAL_RCC_OscConfig+0x470>)
 80023f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023f2:	4a5b      	ldr	r2, [pc, #364]	@ (8002560 <HAL_RCC_OscConfig+0x470>)
 80023f4:	f043 0301 	orr.w	r3, r3, #1
 80023f8:	6713      	str	r3, [r2, #112]	@ 0x70
 80023fa:	e00b      	b.n	8002414 <HAL_RCC_OscConfig+0x324>
 80023fc:	4b58      	ldr	r3, [pc, #352]	@ (8002560 <HAL_RCC_OscConfig+0x470>)
 80023fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002400:	4a57      	ldr	r2, [pc, #348]	@ (8002560 <HAL_RCC_OscConfig+0x470>)
 8002402:	f023 0301 	bic.w	r3, r3, #1
 8002406:	6713      	str	r3, [r2, #112]	@ 0x70
 8002408:	4b55      	ldr	r3, [pc, #340]	@ (8002560 <HAL_RCC_OscConfig+0x470>)
 800240a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800240c:	4a54      	ldr	r2, [pc, #336]	@ (8002560 <HAL_RCC_OscConfig+0x470>)
 800240e:	f023 0304 	bic.w	r3, r3, #4
 8002412:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	689b      	ldr	r3, [r3, #8]
 8002418:	2b00      	cmp	r3, #0
 800241a:	d015      	beq.n	8002448 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800241c:	f7ff fbac 	bl	8001b78 <HAL_GetTick>
 8002420:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002422:	e00a      	b.n	800243a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002424:	f7ff fba8 	bl	8001b78 <HAL_GetTick>
 8002428:	4602      	mov	r2, r0
 800242a:	693b      	ldr	r3, [r7, #16]
 800242c:	1ad3      	subs	r3, r2, r3
 800242e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002432:	4293      	cmp	r3, r2
 8002434:	d901      	bls.n	800243a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002436:	2303      	movs	r3, #3
 8002438:	e0cb      	b.n	80025d2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800243a:	4b49      	ldr	r3, [pc, #292]	@ (8002560 <HAL_RCC_OscConfig+0x470>)
 800243c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800243e:	f003 0302 	and.w	r3, r3, #2
 8002442:	2b00      	cmp	r3, #0
 8002444:	d0ee      	beq.n	8002424 <HAL_RCC_OscConfig+0x334>
 8002446:	e014      	b.n	8002472 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002448:	f7ff fb96 	bl	8001b78 <HAL_GetTick>
 800244c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800244e:	e00a      	b.n	8002466 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002450:	f7ff fb92 	bl	8001b78 <HAL_GetTick>
 8002454:	4602      	mov	r2, r0
 8002456:	693b      	ldr	r3, [r7, #16]
 8002458:	1ad3      	subs	r3, r2, r3
 800245a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800245e:	4293      	cmp	r3, r2
 8002460:	d901      	bls.n	8002466 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002462:	2303      	movs	r3, #3
 8002464:	e0b5      	b.n	80025d2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002466:	4b3e      	ldr	r3, [pc, #248]	@ (8002560 <HAL_RCC_OscConfig+0x470>)
 8002468:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800246a:	f003 0302 	and.w	r3, r3, #2
 800246e:	2b00      	cmp	r3, #0
 8002470:	d1ee      	bne.n	8002450 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002472:	7dfb      	ldrb	r3, [r7, #23]
 8002474:	2b01      	cmp	r3, #1
 8002476:	d105      	bne.n	8002484 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002478:	4b39      	ldr	r3, [pc, #228]	@ (8002560 <HAL_RCC_OscConfig+0x470>)
 800247a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800247c:	4a38      	ldr	r2, [pc, #224]	@ (8002560 <HAL_RCC_OscConfig+0x470>)
 800247e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002482:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	699b      	ldr	r3, [r3, #24]
 8002488:	2b00      	cmp	r3, #0
 800248a:	f000 80a1 	beq.w	80025d0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800248e:	4b34      	ldr	r3, [pc, #208]	@ (8002560 <HAL_RCC_OscConfig+0x470>)
 8002490:	689b      	ldr	r3, [r3, #8]
 8002492:	f003 030c 	and.w	r3, r3, #12
 8002496:	2b08      	cmp	r3, #8
 8002498:	d05c      	beq.n	8002554 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	699b      	ldr	r3, [r3, #24]
 800249e:	2b02      	cmp	r3, #2
 80024a0:	d141      	bne.n	8002526 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024a2:	4b31      	ldr	r3, [pc, #196]	@ (8002568 <HAL_RCC_OscConfig+0x478>)
 80024a4:	2200      	movs	r2, #0
 80024a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024a8:	f7ff fb66 	bl	8001b78 <HAL_GetTick>
 80024ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024ae:	e008      	b.n	80024c2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024b0:	f7ff fb62 	bl	8001b78 <HAL_GetTick>
 80024b4:	4602      	mov	r2, r0
 80024b6:	693b      	ldr	r3, [r7, #16]
 80024b8:	1ad3      	subs	r3, r2, r3
 80024ba:	2b02      	cmp	r3, #2
 80024bc:	d901      	bls.n	80024c2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80024be:	2303      	movs	r3, #3
 80024c0:	e087      	b.n	80025d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024c2:	4b27      	ldr	r3, [pc, #156]	@ (8002560 <HAL_RCC_OscConfig+0x470>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d1f0      	bne.n	80024b0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	69da      	ldr	r2, [r3, #28]
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6a1b      	ldr	r3, [r3, #32]
 80024d6:	431a      	orrs	r2, r3
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024dc:	019b      	lsls	r3, r3, #6
 80024de:	431a      	orrs	r2, r3
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024e4:	085b      	lsrs	r3, r3, #1
 80024e6:	3b01      	subs	r3, #1
 80024e8:	041b      	lsls	r3, r3, #16
 80024ea:	431a      	orrs	r2, r3
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024f0:	061b      	lsls	r3, r3, #24
 80024f2:	491b      	ldr	r1, [pc, #108]	@ (8002560 <HAL_RCC_OscConfig+0x470>)
 80024f4:	4313      	orrs	r3, r2
 80024f6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80024f8:	4b1b      	ldr	r3, [pc, #108]	@ (8002568 <HAL_RCC_OscConfig+0x478>)
 80024fa:	2201      	movs	r2, #1
 80024fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024fe:	f7ff fb3b 	bl	8001b78 <HAL_GetTick>
 8002502:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002504:	e008      	b.n	8002518 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002506:	f7ff fb37 	bl	8001b78 <HAL_GetTick>
 800250a:	4602      	mov	r2, r0
 800250c:	693b      	ldr	r3, [r7, #16]
 800250e:	1ad3      	subs	r3, r2, r3
 8002510:	2b02      	cmp	r3, #2
 8002512:	d901      	bls.n	8002518 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002514:	2303      	movs	r3, #3
 8002516:	e05c      	b.n	80025d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002518:	4b11      	ldr	r3, [pc, #68]	@ (8002560 <HAL_RCC_OscConfig+0x470>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002520:	2b00      	cmp	r3, #0
 8002522:	d0f0      	beq.n	8002506 <HAL_RCC_OscConfig+0x416>
 8002524:	e054      	b.n	80025d0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002526:	4b10      	ldr	r3, [pc, #64]	@ (8002568 <HAL_RCC_OscConfig+0x478>)
 8002528:	2200      	movs	r2, #0
 800252a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800252c:	f7ff fb24 	bl	8001b78 <HAL_GetTick>
 8002530:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002532:	e008      	b.n	8002546 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002534:	f7ff fb20 	bl	8001b78 <HAL_GetTick>
 8002538:	4602      	mov	r2, r0
 800253a:	693b      	ldr	r3, [r7, #16]
 800253c:	1ad3      	subs	r3, r2, r3
 800253e:	2b02      	cmp	r3, #2
 8002540:	d901      	bls.n	8002546 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002542:	2303      	movs	r3, #3
 8002544:	e045      	b.n	80025d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002546:	4b06      	ldr	r3, [pc, #24]	@ (8002560 <HAL_RCC_OscConfig+0x470>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800254e:	2b00      	cmp	r3, #0
 8002550:	d1f0      	bne.n	8002534 <HAL_RCC_OscConfig+0x444>
 8002552:	e03d      	b.n	80025d0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	699b      	ldr	r3, [r3, #24]
 8002558:	2b01      	cmp	r3, #1
 800255a:	d107      	bne.n	800256c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800255c:	2301      	movs	r3, #1
 800255e:	e038      	b.n	80025d2 <HAL_RCC_OscConfig+0x4e2>
 8002560:	40023800 	.word	0x40023800
 8002564:	40007000 	.word	0x40007000
 8002568:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800256c:	4b1b      	ldr	r3, [pc, #108]	@ (80025dc <HAL_RCC_OscConfig+0x4ec>)
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	699b      	ldr	r3, [r3, #24]
 8002576:	2b01      	cmp	r3, #1
 8002578:	d028      	beq.n	80025cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002584:	429a      	cmp	r2, r3
 8002586:	d121      	bne.n	80025cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002592:	429a      	cmp	r2, r3
 8002594:	d11a      	bne.n	80025cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002596:	68fa      	ldr	r2, [r7, #12]
 8002598:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800259c:	4013      	ands	r3, r2
 800259e:	687a      	ldr	r2, [r7, #4]
 80025a0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80025a2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80025a4:	4293      	cmp	r3, r2
 80025a6:	d111      	bne.n	80025cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025b2:	085b      	lsrs	r3, r3, #1
 80025b4:	3b01      	subs	r3, #1
 80025b6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80025b8:	429a      	cmp	r2, r3
 80025ba:	d107      	bne.n	80025cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025c6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80025c8:	429a      	cmp	r2, r3
 80025ca:	d001      	beq.n	80025d0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80025cc:	2301      	movs	r3, #1
 80025ce:	e000      	b.n	80025d2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80025d0:	2300      	movs	r3, #0
}
 80025d2:	4618      	mov	r0, r3
 80025d4:	3718      	adds	r7, #24
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	40023800 	.word	0x40023800

080025e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b084      	sub	sp, #16
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
 80025e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d101      	bne.n	80025f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80025f0:	2301      	movs	r3, #1
 80025f2:	e0cc      	b.n	800278e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80025f4:	4b68      	ldr	r3, [pc, #416]	@ (8002798 <HAL_RCC_ClockConfig+0x1b8>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f003 0307 	and.w	r3, r3, #7
 80025fc:	683a      	ldr	r2, [r7, #0]
 80025fe:	429a      	cmp	r2, r3
 8002600:	d90c      	bls.n	800261c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002602:	4b65      	ldr	r3, [pc, #404]	@ (8002798 <HAL_RCC_ClockConfig+0x1b8>)
 8002604:	683a      	ldr	r2, [r7, #0]
 8002606:	b2d2      	uxtb	r2, r2
 8002608:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800260a:	4b63      	ldr	r3, [pc, #396]	@ (8002798 <HAL_RCC_ClockConfig+0x1b8>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f003 0307 	and.w	r3, r3, #7
 8002612:	683a      	ldr	r2, [r7, #0]
 8002614:	429a      	cmp	r2, r3
 8002616:	d001      	beq.n	800261c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002618:	2301      	movs	r3, #1
 800261a:	e0b8      	b.n	800278e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f003 0302 	and.w	r3, r3, #2
 8002624:	2b00      	cmp	r3, #0
 8002626:	d020      	beq.n	800266a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f003 0304 	and.w	r3, r3, #4
 8002630:	2b00      	cmp	r3, #0
 8002632:	d005      	beq.n	8002640 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002634:	4b59      	ldr	r3, [pc, #356]	@ (800279c <HAL_RCC_ClockConfig+0x1bc>)
 8002636:	689b      	ldr	r3, [r3, #8]
 8002638:	4a58      	ldr	r2, [pc, #352]	@ (800279c <HAL_RCC_ClockConfig+0x1bc>)
 800263a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800263e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f003 0308 	and.w	r3, r3, #8
 8002648:	2b00      	cmp	r3, #0
 800264a:	d005      	beq.n	8002658 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800264c:	4b53      	ldr	r3, [pc, #332]	@ (800279c <HAL_RCC_ClockConfig+0x1bc>)
 800264e:	689b      	ldr	r3, [r3, #8]
 8002650:	4a52      	ldr	r2, [pc, #328]	@ (800279c <HAL_RCC_ClockConfig+0x1bc>)
 8002652:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002656:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002658:	4b50      	ldr	r3, [pc, #320]	@ (800279c <HAL_RCC_ClockConfig+0x1bc>)
 800265a:	689b      	ldr	r3, [r3, #8]
 800265c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	689b      	ldr	r3, [r3, #8]
 8002664:	494d      	ldr	r1, [pc, #308]	@ (800279c <HAL_RCC_ClockConfig+0x1bc>)
 8002666:	4313      	orrs	r3, r2
 8002668:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f003 0301 	and.w	r3, r3, #1
 8002672:	2b00      	cmp	r3, #0
 8002674:	d044      	beq.n	8002700 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	2b01      	cmp	r3, #1
 800267c:	d107      	bne.n	800268e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800267e:	4b47      	ldr	r3, [pc, #284]	@ (800279c <HAL_RCC_ClockConfig+0x1bc>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002686:	2b00      	cmp	r3, #0
 8002688:	d119      	bne.n	80026be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800268a:	2301      	movs	r3, #1
 800268c:	e07f      	b.n	800278e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	2b02      	cmp	r3, #2
 8002694:	d003      	beq.n	800269e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800269a:	2b03      	cmp	r3, #3
 800269c:	d107      	bne.n	80026ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800269e:	4b3f      	ldr	r3, [pc, #252]	@ (800279c <HAL_RCC_ClockConfig+0x1bc>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d109      	bne.n	80026be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026aa:	2301      	movs	r3, #1
 80026ac:	e06f      	b.n	800278e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026ae:	4b3b      	ldr	r3, [pc, #236]	@ (800279c <HAL_RCC_ClockConfig+0x1bc>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f003 0302 	and.w	r3, r3, #2
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d101      	bne.n	80026be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026ba:	2301      	movs	r3, #1
 80026bc:	e067      	b.n	800278e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80026be:	4b37      	ldr	r3, [pc, #220]	@ (800279c <HAL_RCC_ClockConfig+0x1bc>)
 80026c0:	689b      	ldr	r3, [r3, #8]
 80026c2:	f023 0203 	bic.w	r2, r3, #3
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	4934      	ldr	r1, [pc, #208]	@ (800279c <HAL_RCC_ClockConfig+0x1bc>)
 80026cc:	4313      	orrs	r3, r2
 80026ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80026d0:	f7ff fa52 	bl	8001b78 <HAL_GetTick>
 80026d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026d6:	e00a      	b.n	80026ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026d8:	f7ff fa4e 	bl	8001b78 <HAL_GetTick>
 80026dc:	4602      	mov	r2, r0
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	1ad3      	subs	r3, r2, r3
 80026e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d901      	bls.n	80026ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80026ea:	2303      	movs	r3, #3
 80026ec:	e04f      	b.n	800278e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026ee:	4b2b      	ldr	r3, [pc, #172]	@ (800279c <HAL_RCC_ClockConfig+0x1bc>)
 80026f0:	689b      	ldr	r3, [r3, #8]
 80026f2:	f003 020c 	and.w	r2, r3, #12
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	009b      	lsls	r3, r3, #2
 80026fc:	429a      	cmp	r2, r3
 80026fe:	d1eb      	bne.n	80026d8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002700:	4b25      	ldr	r3, [pc, #148]	@ (8002798 <HAL_RCC_ClockConfig+0x1b8>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f003 0307 	and.w	r3, r3, #7
 8002708:	683a      	ldr	r2, [r7, #0]
 800270a:	429a      	cmp	r2, r3
 800270c:	d20c      	bcs.n	8002728 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800270e:	4b22      	ldr	r3, [pc, #136]	@ (8002798 <HAL_RCC_ClockConfig+0x1b8>)
 8002710:	683a      	ldr	r2, [r7, #0]
 8002712:	b2d2      	uxtb	r2, r2
 8002714:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002716:	4b20      	ldr	r3, [pc, #128]	@ (8002798 <HAL_RCC_ClockConfig+0x1b8>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f003 0307 	and.w	r3, r3, #7
 800271e:	683a      	ldr	r2, [r7, #0]
 8002720:	429a      	cmp	r2, r3
 8002722:	d001      	beq.n	8002728 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002724:	2301      	movs	r3, #1
 8002726:	e032      	b.n	800278e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f003 0304 	and.w	r3, r3, #4
 8002730:	2b00      	cmp	r3, #0
 8002732:	d008      	beq.n	8002746 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002734:	4b19      	ldr	r3, [pc, #100]	@ (800279c <HAL_RCC_ClockConfig+0x1bc>)
 8002736:	689b      	ldr	r3, [r3, #8]
 8002738:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	68db      	ldr	r3, [r3, #12]
 8002740:	4916      	ldr	r1, [pc, #88]	@ (800279c <HAL_RCC_ClockConfig+0x1bc>)
 8002742:	4313      	orrs	r3, r2
 8002744:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f003 0308 	and.w	r3, r3, #8
 800274e:	2b00      	cmp	r3, #0
 8002750:	d009      	beq.n	8002766 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002752:	4b12      	ldr	r3, [pc, #72]	@ (800279c <HAL_RCC_ClockConfig+0x1bc>)
 8002754:	689b      	ldr	r3, [r3, #8]
 8002756:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	691b      	ldr	r3, [r3, #16]
 800275e:	00db      	lsls	r3, r3, #3
 8002760:	490e      	ldr	r1, [pc, #56]	@ (800279c <HAL_RCC_ClockConfig+0x1bc>)
 8002762:	4313      	orrs	r3, r2
 8002764:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002766:	f000 f821 	bl	80027ac <HAL_RCC_GetSysClockFreq>
 800276a:	4602      	mov	r2, r0
 800276c:	4b0b      	ldr	r3, [pc, #44]	@ (800279c <HAL_RCC_ClockConfig+0x1bc>)
 800276e:	689b      	ldr	r3, [r3, #8]
 8002770:	091b      	lsrs	r3, r3, #4
 8002772:	f003 030f 	and.w	r3, r3, #15
 8002776:	490a      	ldr	r1, [pc, #40]	@ (80027a0 <HAL_RCC_ClockConfig+0x1c0>)
 8002778:	5ccb      	ldrb	r3, [r1, r3]
 800277a:	fa22 f303 	lsr.w	r3, r2, r3
 800277e:	4a09      	ldr	r2, [pc, #36]	@ (80027a4 <HAL_RCC_ClockConfig+0x1c4>)
 8002780:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002782:	4b09      	ldr	r3, [pc, #36]	@ (80027a8 <HAL_RCC_ClockConfig+0x1c8>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	4618      	mov	r0, r3
 8002788:	f7ff f9b2 	bl	8001af0 <HAL_InitTick>

  return HAL_OK;
 800278c:	2300      	movs	r3, #0
}
 800278e:	4618      	mov	r0, r3
 8002790:	3710      	adds	r7, #16
 8002792:	46bd      	mov	sp, r7
 8002794:	bd80      	pop	{r7, pc}
 8002796:	bf00      	nop
 8002798:	40023c00 	.word	0x40023c00
 800279c:	40023800 	.word	0x40023800
 80027a0:	08008830 	.word	0x08008830
 80027a4:	20000008 	.word	0x20000008
 80027a8:	2000000c 	.word	0x2000000c

080027ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80027ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80027b0:	b090      	sub	sp, #64	@ 0x40
 80027b2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80027b4:	2300      	movs	r3, #0
 80027b6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80027b8:	2300      	movs	r3, #0
 80027ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80027bc:	2300      	movs	r3, #0
 80027be:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80027c0:	2300      	movs	r3, #0
 80027c2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80027c4:	4b59      	ldr	r3, [pc, #356]	@ (800292c <HAL_RCC_GetSysClockFreq+0x180>)
 80027c6:	689b      	ldr	r3, [r3, #8]
 80027c8:	f003 030c 	and.w	r3, r3, #12
 80027cc:	2b08      	cmp	r3, #8
 80027ce:	d00d      	beq.n	80027ec <HAL_RCC_GetSysClockFreq+0x40>
 80027d0:	2b08      	cmp	r3, #8
 80027d2:	f200 80a1 	bhi.w	8002918 <HAL_RCC_GetSysClockFreq+0x16c>
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d002      	beq.n	80027e0 <HAL_RCC_GetSysClockFreq+0x34>
 80027da:	2b04      	cmp	r3, #4
 80027dc:	d003      	beq.n	80027e6 <HAL_RCC_GetSysClockFreq+0x3a>
 80027de:	e09b      	b.n	8002918 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80027e0:	4b53      	ldr	r3, [pc, #332]	@ (8002930 <HAL_RCC_GetSysClockFreq+0x184>)
 80027e2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80027e4:	e09b      	b.n	800291e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80027e6:	4b53      	ldr	r3, [pc, #332]	@ (8002934 <HAL_RCC_GetSysClockFreq+0x188>)
 80027e8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80027ea:	e098      	b.n	800291e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80027ec:	4b4f      	ldr	r3, [pc, #316]	@ (800292c <HAL_RCC_GetSysClockFreq+0x180>)
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80027f4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80027f6:	4b4d      	ldr	r3, [pc, #308]	@ (800292c <HAL_RCC_GetSysClockFreq+0x180>)
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d028      	beq.n	8002854 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002802:	4b4a      	ldr	r3, [pc, #296]	@ (800292c <HAL_RCC_GetSysClockFreq+0x180>)
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	099b      	lsrs	r3, r3, #6
 8002808:	2200      	movs	r2, #0
 800280a:	623b      	str	r3, [r7, #32]
 800280c:	627a      	str	r2, [r7, #36]	@ 0x24
 800280e:	6a3b      	ldr	r3, [r7, #32]
 8002810:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002814:	2100      	movs	r1, #0
 8002816:	4b47      	ldr	r3, [pc, #284]	@ (8002934 <HAL_RCC_GetSysClockFreq+0x188>)
 8002818:	fb03 f201 	mul.w	r2, r3, r1
 800281c:	2300      	movs	r3, #0
 800281e:	fb00 f303 	mul.w	r3, r0, r3
 8002822:	4413      	add	r3, r2
 8002824:	4a43      	ldr	r2, [pc, #268]	@ (8002934 <HAL_RCC_GetSysClockFreq+0x188>)
 8002826:	fba0 1202 	umull	r1, r2, r0, r2
 800282a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800282c:	460a      	mov	r2, r1
 800282e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002830:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002832:	4413      	add	r3, r2
 8002834:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002836:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002838:	2200      	movs	r2, #0
 800283a:	61bb      	str	r3, [r7, #24]
 800283c:	61fa      	str	r2, [r7, #28]
 800283e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002842:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002846:	f7fe fa27 	bl	8000c98 <__aeabi_uldivmod>
 800284a:	4602      	mov	r2, r0
 800284c:	460b      	mov	r3, r1
 800284e:	4613      	mov	r3, r2
 8002850:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002852:	e053      	b.n	80028fc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002854:	4b35      	ldr	r3, [pc, #212]	@ (800292c <HAL_RCC_GetSysClockFreq+0x180>)
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	099b      	lsrs	r3, r3, #6
 800285a:	2200      	movs	r2, #0
 800285c:	613b      	str	r3, [r7, #16]
 800285e:	617a      	str	r2, [r7, #20]
 8002860:	693b      	ldr	r3, [r7, #16]
 8002862:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002866:	f04f 0b00 	mov.w	fp, #0
 800286a:	4652      	mov	r2, sl
 800286c:	465b      	mov	r3, fp
 800286e:	f04f 0000 	mov.w	r0, #0
 8002872:	f04f 0100 	mov.w	r1, #0
 8002876:	0159      	lsls	r1, r3, #5
 8002878:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800287c:	0150      	lsls	r0, r2, #5
 800287e:	4602      	mov	r2, r0
 8002880:	460b      	mov	r3, r1
 8002882:	ebb2 080a 	subs.w	r8, r2, sl
 8002886:	eb63 090b 	sbc.w	r9, r3, fp
 800288a:	f04f 0200 	mov.w	r2, #0
 800288e:	f04f 0300 	mov.w	r3, #0
 8002892:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002896:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800289a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800289e:	ebb2 0408 	subs.w	r4, r2, r8
 80028a2:	eb63 0509 	sbc.w	r5, r3, r9
 80028a6:	f04f 0200 	mov.w	r2, #0
 80028aa:	f04f 0300 	mov.w	r3, #0
 80028ae:	00eb      	lsls	r3, r5, #3
 80028b0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80028b4:	00e2      	lsls	r2, r4, #3
 80028b6:	4614      	mov	r4, r2
 80028b8:	461d      	mov	r5, r3
 80028ba:	eb14 030a 	adds.w	r3, r4, sl
 80028be:	603b      	str	r3, [r7, #0]
 80028c0:	eb45 030b 	adc.w	r3, r5, fp
 80028c4:	607b      	str	r3, [r7, #4]
 80028c6:	f04f 0200 	mov.w	r2, #0
 80028ca:	f04f 0300 	mov.w	r3, #0
 80028ce:	e9d7 4500 	ldrd	r4, r5, [r7]
 80028d2:	4629      	mov	r1, r5
 80028d4:	028b      	lsls	r3, r1, #10
 80028d6:	4621      	mov	r1, r4
 80028d8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80028dc:	4621      	mov	r1, r4
 80028de:	028a      	lsls	r2, r1, #10
 80028e0:	4610      	mov	r0, r2
 80028e2:	4619      	mov	r1, r3
 80028e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80028e6:	2200      	movs	r2, #0
 80028e8:	60bb      	str	r3, [r7, #8]
 80028ea:	60fa      	str	r2, [r7, #12]
 80028ec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80028f0:	f7fe f9d2 	bl	8000c98 <__aeabi_uldivmod>
 80028f4:	4602      	mov	r2, r0
 80028f6:	460b      	mov	r3, r1
 80028f8:	4613      	mov	r3, r2
 80028fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80028fc:	4b0b      	ldr	r3, [pc, #44]	@ (800292c <HAL_RCC_GetSysClockFreq+0x180>)
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	0c1b      	lsrs	r3, r3, #16
 8002902:	f003 0303 	and.w	r3, r3, #3
 8002906:	3301      	adds	r3, #1
 8002908:	005b      	lsls	r3, r3, #1
 800290a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800290c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800290e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002910:	fbb2 f3f3 	udiv	r3, r2, r3
 8002914:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002916:	e002      	b.n	800291e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002918:	4b05      	ldr	r3, [pc, #20]	@ (8002930 <HAL_RCC_GetSysClockFreq+0x184>)
 800291a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800291c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800291e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002920:	4618      	mov	r0, r3
 8002922:	3740      	adds	r7, #64	@ 0x40
 8002924:	46bd      	mov	sp, r7
 8002926:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800292a:	bf00      	nop
 800292c:	40023800 	.word	0x40023800
 8002930:	00f42400 	.word	0x00f42400
 8002934:	017d7840 	.word	0x017d7840

08002938 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002938:	b480      	push	{r7}
 800293a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800293c:	4b03      	ldr	r3, [pc, #12]	@ (800294c <HAL_RCC_GetHCLKFreq+0x14>)
 800293e:	681b      	ldr	r3, [r3, #0]
}
 8002940:	4618      	mov	r0, r3
 8002942:	46bd      	mov	sp, r7
 8002944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002948:	4770      	bx	lr
 800294a:	bf00      	nop
 800294c:	20000008 	.word	0x20000008

08002950 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002954:	f7ff fff0 	bl	8002938 <HAL_RCC_GetHCLKFreq>
 8002958:	4602      	mov	r2, r0
 800295a:	4b05      	ldr	r3, [pc, #20]	@ (8002970 <HAL_RCC_GetPCLK1Freq+0x20>)
 800295c:	689b      	ldr	r3, [r3, #8]
 800295e:	0a9b      	lsrs	r3, r3, #10
 8002960:	f003 0307 	and.w	r3, r3, #7
 8002964:	4903      	ldr	r1, [pc, #12]	@ (8002974 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002966:	5ccb      	ldrb	r3, [r1, r3]
 8002968:	fa22 f303 	lsr.w	r3, r2, r3
}
 800296c:	4618      	mov	r0, r3
 800296e:	bd80      	pop	{r7, pc}
 8002970:	40023800 	.word	0x40023800
 8002974:	08008840 	.word	0x08008840

08002978 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800297c:	f7ff ffdc 	bl	8002938 <HAL_RCC_GetHCLKFreq>
 8002980:	4602      	mov	r2, r0
 8002982:	4b05      	ldr	r3, [pc, #20]	@ (8002998 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002984:	689b      	ldr	r3, [r3, #8]
 8002986:	0b5b      	lsrs	r3, r3, #13
 8002988:	f003 0307 	and.w	r3, r3, #7
 800298c:	4903      	ldr	r1, [pc, #12]	@ (800299c <HAL_RCC_GetPCLK2Freq+0x24>)
 800298e:	5ccb      	ldrb	r3, [r1, r3]
 8002990:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002994:	4618      	mov	r0, r3
 8002996:	bd80      	pop	{r7, pc}
 8002998:	40023800 	.word	0x40023800
 800299c:	08008840 	.word	0x08008840

080029a0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b082      	sub	sp, #8
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d101      	bne.n	80029b2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80029ae:	2301      	movs	r3, #1
 80029b0:	e041      	b.n	8002a36 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80029b8:	b2db      	uxtb	r3, r3
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d106      	bne.n	80029cc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2200      	movs	r2, #0
 80029c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80029c6:	6878      	ldr	r0, [r7, #4]
 80029c8:	f7fe feb8 	bl	800173c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2202      	movs	r2, #2
 80029d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681a      	ldr	r2, [r3, #0]
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	3304      	adds	r3, #4
 80029dc:	4619      	mov	r1, r3
 80029de:	4610      	mov	r0, r2
 80029e0:	f000 fc1a 	bl	8003218 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2201      	movs	r2, #1
 80029e8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2201      	movs	r2, #1
 80029f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2201      	movs	r2, #1
 80029f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2201      	movs	r2, #1
 8002a00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2201      	movs	r2, #1
 8002a08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2201      	movs	r2, #1
 8002a10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2201      	movs	r2, #1
 8002a18:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2201      	movs	r2, #1
 8002a20:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2201      	movs	r2, #1
 8002a28:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2201      	movs	r2, #1
 8002a30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002a34:	2300      	movs	r3, #0
}
 8002a36:	4618      	mov	r0, r3
 8002a38:	3708      	adds	r7, #8
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}
	...

08002a40 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002a40:	b480      	push	{r7}
 8002a42:	b085      	sub	sp, #20
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a4e:	b2db      	uxtb	r3, r3
 8002a50:	2b01      	cmp	r3, #1
 8002a52:	d001      	beq.n	8002a58 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002a54:	2301      	movs	r3, #1
 8002a56:	e044      	b.n	8002ae2 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2202      	movs	r2, #2
 8002a5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	68da      	ldr	r2, [r3, #12]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f042 0201 	orr.w	r2, r2, #1
 8002a6e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4a1e      	ldr	r2, [pc, #120]	@ (8002af0 <HAL_TIM_Base_Start_IT+0xb0>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d018      	beq.n	8002aac <HAL_TIM_Base_Start_IT+0x6c>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a82:	d013      	beq.n	8002aac <HAL_TIM_Base_Start_IT+0x6c>
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4a1a      	ldr	r2, [pc, #104]	@ (8002af4 <HAL_TIM_Base_Start_IT+0xb4>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d00e      	beq.n	8002aac <HAL_TIM_Base_Start_IT+0x6c>
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4a19      	ldr	r2, [pc, #100]	@ (8002af8 <HAL_TIM_Base_Start_IT+0xb8>)
 8002a94:	4293      	cmp	r3, r2
 8002a96:	d009      	beq.n	8002aac <HAL_TIM_Base_Start_IT+0x6c>
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4a17      	ldr	r2, [pc, #92]	@ (8002afc <HAL_TIM_Base_Start_IT+0xbc>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d004      	beq.n	8002aac <HAL_TIM_Base_Start_IT+0x6c>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4a16      	ldr	r2, [pc, #88]	@ (8002b00 <HAL_TIM_Base_Start_IT+0xc0>)
 8002aa8:	4293      	cmp	r3, r2
 8002aaa:	d111      	bne.n	8002ad0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	689b      	ldr	r3, [r3, #8]
 8002ab2:	f003 0307 	and.w	r3, r3, #7
 8002ab6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	2b06      	cmp	r3, #6
 8002abc:	d010      	beq.n	8002ae0 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	681a      	ldr	r2, [r3, #0]
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f042 0201 	orr.w	r2, r2, #1
 8002acc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ace:	e007      	b.n	8002ae0 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	681a      	ldr	r2, [r3, #0]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f042 0201 	orr.w	r2, r2, #1
 8002ade:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002ae0:	2300      	movs	r3, #0
}
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	3714      	adds	r7, #20
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aec:	4770      	bx	lr
 8002aee:	bf00      	nop
 8002af0:	40010000 	.word	0x40010000
 8002af4:	40000400 	.word	0x40000400
 8002af8:	40000800 	.word	0x40000800
 8002afc:	40000c00 	.word	0x40000c00
 8002b00:	40014000 	.word	0x40014000

08002b04 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b082      	sub	sp, #8
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d101      	bne.n	8002b16 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
 8002b14:	e041      	b.n	8002b9a <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b1c:	b2db      	uxtb	r3, r3
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d106      	bne.n	8002b30 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2200      	movs	r2, #0
 8002b26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8002b2a:	6878      	ldr	r0, [r7, #4]
 8002b2c:	f000 f839 	bl	8002ba2 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2202      	movs	r2, #2
 8002b34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681a      	ldr	r2, [r3, #0]
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	3304      	adds	r3, #4
 8002b40:	4619      	mov	r1, r3
 8002b42:	4610      	mov	r0, r2
 8002b44:	f000 fb68 	bl	8003218 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2201      	movs	r2, #1
 8002b4c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2201      	movs	r2, #1
 8002b54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2201      	movs	r2, #1
 8002b5c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2201      	movs	r2, #1
 8002b64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2201      	movs	r2, #1
 8002b6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2201      	movs	r2, #1
 8002b74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2201      	movs	r2, #1
 8002b84:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2201      	movs	r2, #1
 8002b8c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2201      	movs	r2, #1
 8002b94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002b98:	2300      	movs	r3, #0
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	3708      	adds	r7, #8
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}

08002ba2 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8002ba2:	b480      	push	{r7}
 8002ba4:	b083      	sub	sp, #12
 8002ba6:	af00      	add	r7, sp, #0
 8002ba8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8002baa:	bf00      	nop
 8002bac:	370c      	adds	r7, #12
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb4:	4770      	bx	lr
	...

08002bb8 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b084      	sub	sp, #16
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
 8002bc0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d109      	bne.n	8002be0 <HAL_TIM_OC_Start_IT+0x28>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002bd2:	b2db      	uxtb	r3, r3
 8002bd4:	2b01      	cmp	r3, #1
 8002bd6:	bf14      	ite	ne
 8002bd8:	2301      	movne	r3, #1
 8002bda:	2300      	moveq	r3, #0
 8002bdc:	b2db      	uxtb	r3, r3
 8002bde:	e022      	b.n	8002c26 <HAL_TIM_OC_Start_IT+0x6e>
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	2b04      	cmp	r3, #4
 8002be4:	d109      	bne.n	8002bfa <HAL_TIM_OC_Start_IT+0x42>
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002bec:	b2db      	uxtb	r3, r3
 8002bee:	2b01      	cmp	r3, #1
 8002bf0:	bf14      	ite	ne
 8002bf2:	2301      	movne	r3, #1
 8002bf4:	2300      	moveq	r3, #0
 8002bf6:	b2db      	uxtb	r3, r3
 8002bf8:	e015      	b.n	8002c26 <HAL_TIM_OC_Start_IT+0x6e>
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	2b08      	cmp	r3, #8
 8002bfe:	d109      	bne.n	8002c14 <HAL_TIM_OC_Start_IT+0x5c>
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002c06:	b2db      	uxtb	r3, r3
 8002c08:	2b01      	cmp	r3, #1
 8002c0a:	bf14      	ite	ne
 8002c0c:	2301      	movne	r3, #1
 8002c0e:	2300      	moveq	r3, #0
 8002c10:	b2db      	uxtb	r3, r3
 8002c12:	e008      	b.n	8002c26 <HAL_TIM_OC_Start_IT+0x6e>
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c1a:	b2db      	uxtb	r3, r3
 8002c1c:	2b01      	cmp	r3, #1
 8002c1e:	bf14      	ite	ne
 8002c20:	2301      	movne	r3, #1
 8002c22:	2300      	moveq	r3, #0
 8002c24:	b2db      	uxtb	r3, r3
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d001      	beq.n	8002c2e <HAL_TIM_OC_Start_IT+0x76>
  {
    return HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	e0b3      	b.n	8002d96 <HAL_TIM_OC_Start_IT+0x1de>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d104      	bne.n	8002c3e <HAL_TIM_OC_Start_IT+0x86>
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2202      	movs	r2, #2
 8002c38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002c3c:	e013      	b.n	8002c66 <HAL_TIM_OC_Start_IT+0xae>
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	2b04      	cmp	r3, #4
 8002c42:	d104      	bne.n	8002c4e <HAL_TIM_OC_Start_IT+0x96>
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2202      	movs	r2, #2
 8002c48:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002c4c:	e00b      	b.n	8002c66 <HAL_TIM_OC_Start_IT+0xae>
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	2b08      	cmp	r3, #8
 8002c52:	d104      	bne.n	8002c5e <HAL_TIM_OC_Start_IT+0xa6>
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2202      	movs	r2, #2
 8002c58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002c5c:	e003      	b.n	8002c66 <HAL_TIM_OC_Start_IT+0xae>
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2202      	movs	r2, #2
 8002c62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  switch (Channel)
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	2b0c      	cmp	r3, #12
 8002c6a:	d841      	bhi.n	8002cf0 <HAL_TIM_OC_Start_IT+0x138>
 8002c6c:	a201      	add	r2, pc, #4	@ (adr r2, 8002c74 <HAL_TIM_OC_Start_IT+0xbc>)
 8002c6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c72:	bf00      	nop
 8002c74:	08002ca9 	.word	0x08002ca9
 8002c78:	08002cf1 	.word	0x08002cf1
 8002c7c:	08002cf1 	.word	0x08002cf1
 8002c80:	08002cf1 	.word	0x08002cf1
 8002c84:	08002cbb 	.word	0x08002cbb
 8002c88:	08002cf1 	.word	0x08002cf1
 8002c8c:	08002cf1 	.word	0x08002cf1
 8002c90:	08002cf1 	.word	0x08002cf1
 8002c94:	08002ccd 	.word	0x08002ccd
 8002c98:	08002cf1 	.word	0x08002cf1
 8002c9c:	08002cf1 	.word	0x08002cf1
 8002ca0:	08002cf1 	.word	0x08002cf1
 8002ca4:	08002cdf 	.word	0x08002cdf
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	68da      	ldr	r2, [r3, #12]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f042 0202 	orr.w	r2, r2, #2
 8002cb6:	60da      	str	r2, [r3, #12]
      break;
 8002cb8:	e01d      	b.n	8002cf6 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	68da      	ldr	r2, [r3, #12]
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f042 0204 	orr.w	r2, r2, #4
 8002cc8:	60da      	str	r2, [r3, #12]
      break;
 8002cca:	e014      	b.n	8002cf6 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	68da      	ldr	r2, [r3, #12]
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f042 0208 	orr.w	r2, r2, #8
 8002cda:	60da      	str	r2, [r3, #12]
      break;
 8002cdc:	e00b      	b.n	8002cf6 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	68da      	ldr	r2, [r3, #12]
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f042 0210 	orr.w	r2, r2, #16
 8002cec:	60da      	str	r2, [r3, #12]
      break;
 8002cee:	e002      	b.n	8002cf6 <HAL_TIM_OC_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	73fb      	strb	r3, [r7, #15]
      break;
 8002cf4:	bf00      	nop
  }

  if (status == HAL_OK)
 8002cf6:	7bfb      	ldrb	r3, [r7, #15]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d14b      	bne.n	8002d94 <HAL_TIM_OC_Start_IT+0x1dc>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	2201      	movs	r2, #1
 8002d02:	6839      	ldr	r1, [r7, #0]
 8002d04:	4618      	mov	r0, r3
 8002d06:	f000 fd33 	bl	8003770 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	4a24      	ldr	r2, [pc, #144]	@ (8002da0 <HAL_TIM_OC_Start_IT+0x1e8>)
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d107      	bne.n	8002d24 <HAL_TIM_OC_Start_IT+0x16c>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002d22:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a1d      	ldr	r2, [pc, #116]	@ (8002da0 <HAL_TIM_OC_Start_IT+0x1e8>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d018      	beq.n	8002d60 <HAL_TIM_OC_Start_IT+0x1a8>
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d36:	d013      	beq.n	8002d60 <HAL_TIM_OC_Start_IT+0x1a8>
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a19      	ldr	r2, [pc, #100]	@ (8002da4 <HAL_TIM_OC_Start_IT+0x1ec>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d00e      	beq.n	8002d60 <HAL_TIM_OC_Start_IT+0x1a8>
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4a18      	ldr	r2, [pc, #96]	@ (8002da8 <HAL_TIM_OC_Start_IT+0x1f0>)
 8002d48:	4293      	cmp	r3, r2
 8002d4a:	d009      	beq.n	8002d60 <HAL_TIM_OC_Start_IT+0x1a8>
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a16      	ldr	r2, [pc, #88]	@ (8002dac <HAL_TIM_OC_Start_IT+0x1f4>)
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d004      	beq.n	8002d60 <HAL_TIM_OC_Start_IT+0x1a8>
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4a15      	ldr	r2, [pc, #84]	@ (8002db0 <HAL_TIM_OC_Start_IT+0x1f8>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d111      	bne.n	8002d84 <HAL_TIM_OC_Start_IT+0x1cc>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	689b      	ldr	r3, [r3, #8]
 8002d66:	f003 0307 	and.w	r3, r3, #7
 8002d6a:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d6c:	68bb      	ldr	r3, [r7, #8]
 8002d6e:	2b06      	cmp	r3, #6
 8002d70:	d010      	beq.n	8002d94 <HAL_TIM_OC_Start_IT+0x1dc>
      {
        __HAL_TIM_ENABLE(htim);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	681a      	ldr	r2, [r3, #0]
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f042 0201 	orr.w	r2, r2, #1
 8002d80:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d82:	e007      	b.n	8002d94 <HAL_TIM_OC_Start_IT+0x1dc>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	681a      	ldr	r2, [r3, #0]
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f042 0201 	orr.w	r2, r2, #1
 8002d92:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8002d94:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d96:	4618      	mov	r0, r3
 8002d98:	3710      	adds	r7, #16
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bd80      	pop	{r7, pc}
 8002d9e:	bf00      	nop
 8002da0:	40010000 	.word	0x40010000
 8002da4:	40000400 	.word	0x40000400
 8002da8:	40000800 	.word	0x40000800
 8002dac:	40000c00 	.word	0x40000c00
 8002db0:	40014000 	.word	0x40014000

08002db4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b084      	sub	sp, #16
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	68db      	ldr	r3, [r3, #12]
 8002dc2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	691b      	ldr	r3, [r3, #16]
 8002dca:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002dcc:	68bb      	ldr	r3, [r7, #8]
 8002dce:	f003 0302 	and.w	r3, r3, #2
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d020      	beq.n	8002e18 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	f003 0302 	and.w	r3, r3, #2
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d01b      	beq.n	8002e18 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f06f 0202 	mvn.w	r2, #2
 8002de8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2201      	movs	r2, #1
 8002dee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	699b      	ldr	r3, [r3, #24]
 8002df6:	f003 0303 	and.w	r3, r3, #3
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d003      	beq.n	8002e06 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002dfe:	6878      	ldr	r0, [r7, #4]
 8002e00:	f000 f9eb 	bl	80031da <HAL_TIM_IC_CaptureCallback>
 8002e04:	e005      	b.n	8002e12 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e06:	6878      	ldr	r0, [r7, #4]
 8002e08:	f7fe faca 	bl	80013a0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e0c:	6878      	ldr	r0, [r7, #4]
 8002e0e:	f000 f9ee 	bl	80031ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2200      	movs	r2, #0
 8002e16:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002e18:	68bb      	ldr	r3, [r7, #8]
 8002e1a:	f003 0304 	and.w	r3, r3, #4
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d020      	beq.n	8002e64 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	f003 0304 	and.w	r3, r3, #4
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d01b      	beq.n	8002e64 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f06f 0204 	mvn.w	r2, #4
 8002e34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2202      	movs	r2, #2
 8002e3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	699b      	ldr	r3, [r3, #24]
 8002e42:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d003      	beq.n	8002e52 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e4a:	6878      	ldr	r0, [r7, #4]
 8002e4c:	f000 f9c5 	bl	80031da <HAL_TIM_IC_CaptureCallback>
 8002e50:	e005      	b.n	8002e5e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e52:	6878      	ldr	r0, [r7, #4]
 8002e54:	f7fe faa4 	bl	80013a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e58:	6878      	ldr	r0, [r7, #4]
 8002e5a:	f000 f9c8 	bl	80031ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2200      	movs	r2, #0
 8002e62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002e64:	68bb      	ldr	r3, [r7, #8]
 8002e66:	f003 0308 	and.w	r3, r3, #8
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d020      	beq.n	8002eb0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	f003 0308 	and.w	r3, r3, #8
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d01b      	beq.n	8002eb0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f06f 0208 	mvn.w	r2, #8
 8002e80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2204      	movs	r2, #4
 8002e86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	69db      	ldr	r3, [r3, #28]
 8002e8e:	f003 0303 	and.w	r3, r3, #3
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d003      	beq.n	8002e9e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e96:	6878      	ldr	r0, [r7, #4]
 8002e98:	f000 f99f 	bl	80031da <HAL_TIM_IC_CaptureCallback>
 8002e9c:	e005      	b.n	8002eaa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e9e:	6878      	ldr	r0, [r7, #4]
 8002ea0:	f7fe fa7e 	bl	80013a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ea4:	6878      	ldr	r0, [r7, #4]
 8002ea6:	f000 f9a2 	bl	80031ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2200      	movs	r2, #0
 8002eae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002eb0:	68bb      	ldr	r3, [r7, #8]
 8002eb2:	f003 0310 	and.w	r3, r3, #16
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d020      	beq.n	8002efc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	f003 0310 	and.w	r3, r3, #16
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d01b      	beq.n	8002efc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f06f 0210 	mvn.w	r2, #16
 8002ecc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2208      	movs	r2, #8
 8002ed2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	69db      	ldr	r3, [r3, #28]
 8002eda:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d003      	beq.n	8002eea <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ee2:	6878      	ldr	r0, [r7, #4]
 8002ee4:	f000 f979 	bl	80031da <HAL_TIM_IC_CaptureCallback>
 8002ee8:	e005      	b.n	8002ef6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002eea:	6878      	ldr	r0, [r7, #4]
 8002eec:	f7fe fa58 	bl	80013a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ef0:	6878      	ldr	r0, [r7, #4]
 8002ef2:	f000 f97c 	bl	80031ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2200      	movs	r2, #0
 8002efa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002efc:	68bb      	ldr	r3, [r7, #8]
 8002efe:	f003 0301 	and.w	r3, r3, #1
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d00c      	beq.n	8002f20 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	f003 0301 	and.w	r3, r3, #1
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d007      	beq.n	8002f20 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f06f 0201 	mvn.w	r2, #1
 8002f18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002f1a:	6878      	ldr	r0, [r7, #4]
 8002f1c:	f7fe f9e6 	bl	80012ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002f20:	68bb      	ldr	r3, [r7, #8]
 8002f22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d00c      	beq.n	8002f44 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d007      	beq.n	8002f44 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002f3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002f3e:	6878      	ldr	r0, [r7, #4]
 8002f40:	f000 fcb4 	bl	80038ac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002f44:	68bb      	ldr	r3, [r7, #8]
 8002f46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d00c      	beq.n	8002f68 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d007      	beq.n	8002f68 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002f60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002f62:	6878      	ldr	r0, [r7, #4]
 8002f64:	f000 f94d 	bl	8003202 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002f68:	68bb      	ldr	r3, [r7, #8]
 8002f6a:	f003 0320 	and.w	r3, r3, #32
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d00c      	beq.n	8002f8c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	f003 0320 	and.w	r3, r3, #32
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d007      	beq.n	8002f8c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f06f 0220 	mvn.w	r2, #32
 8002f84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002f86:	6878      	ldr	r0, [r7, #4]
 8002f88:	f000 fc86 	bl	8003898 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002f8c:	bf00      	nop
 8002f8e:	3710      	adds	r7, #16
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bd80      	pop	{r7, pc}

08002f94 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b086      	sub	sp, #24
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	60f8      	str	r0, [r7, #12]
 8002f9c:	60b9      	str	r1, [r7, #8]
 8002f9e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002faa:	2b01      	cmp	r3, #1
 8002fac:	d101      	bne.n	8002fb2 <HAL_TIM_OC_ConfigChannel+0x1e>
 8002fae:	2302      	movs	r3, #2
 8002fb0:	e048      	b.n	8003044 <HAL_TIM_OC_ConfigChannel+0xb0>
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	2201      	movs	r2, #1
 8002fb6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	2b0c      	cmp	r3, #12
 8002fbe:	d839      	bhi.n	8003034 <HAL_TIM_OC_ConfigChannel+0xa0>
 8002fc0:	a201      	add	r2, pc, #4	@ (adr r2, 8002fc8 <HAL_TIM_OC_ConfigChannel+0x34>)
 8002fc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fc6:	bf00      	nop
 8002fc8:	08002ffd 	.word	0x08002ffd
 8002fcc:	08003035 	.word	0x08003035
 8002fd0:	08003035 	.word	0x08003035
 8002fd4:	08003035 	.word	0x08003035
 8002fd8:	0800300b 	.word	0x0800300b
 8002fdc:	08003035 	.word	0x08003035
 8002fe0:	08003035 	.word	0x08003035
 8002fe4:	08003035 	.word	0x08003035
 8002fe8:	08003019 	.word	0x08003019
 8002fec:	08003035 	.word	0x08003035
 8002ff0:	08003035 	.word	0x08003035
 8002ff4:	08003035 	.word	0x08003035
 8002ff8:	08003027 	.word	0x08003027
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	68b9      	ldr	r1, [r7, #8]
 8003002:	4618      	mov	r0, r3
 8003004:	f000 f98e 	bl	8003324 <TIM_OC1_SetConfig>
      break;
 8003008:	e017      	b.n	800303a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	68b9      	ldr	r1, [r7, #8]
 8003010:	4618      	mov	r0, r3
 8003012:	f000 f9ed 	bl	80033f0 <TIM_OC2_SetConfig>
      break;
 8003016:	e010      	b.n	800303a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	68b9      	ldr	r1, [r7, #8]
 800301e:	4618      	mov	r0, r3
 8003020:	f000 fa52 	bl	80034c8 <TIM_OC3_SetConfig>
      break;
 8003024:	e009      	b.n	800303a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	68b9      	ldr	r1, [r7, #8]
 800302c:	4618      	mov	r0, r3
 800302e:	f000 fab5 	bl	800359c <TIM_OC4_SetConfig>
      break;
 8003032:	e002      	b.n	800303a <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8003034:	2301      	movs	r3, #1
 8003036:	75fb      	strb	r3, [r7, #23]
      break;
 8003038:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	2200      	movs	r2, #0
 800303e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003042:	7dfb      	ldrb	r3, [r7, #23]
}
 8003044:	4618      	mov	r0, r3
 8003046:	3718      	adds	r7, #24
 8003048:	46bd      	mov	sp, r7
 800304a:	bd80      	pop	{r7, pc}

0800304c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b084      	sub	sp, #16
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
 8003054:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003056:	2300      	movs	r3, #0
 8003058:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003060:	2b01      	cmp	r3, #1
 8003062:	d101      	bne.n	8003068 <HAL_TIM_ConfigClockSource+0x1c>
 8003064:	2302      	movs	r3, #2
 8003066:	e0b4      	b.n	80031d2 <HAL_TIM_ConfigClockSource+0x186>
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2201      	movs	r2, #1
 800306c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2202      	movs	r2, #2
 8003074:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	689b      	ldr	r3, [r3, #8]
 800307e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003086:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800308e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	68ba      	ldr	r2, [r7, #8]
 8003096:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030a0:	d03e      	beq.n	8003120 <HAL_TIM_ConfigClockSource+0xd4>
 80030a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030a6:	f200 8087 	bhi.w	80031b8 <HAL_TIM_ConfigClockSource+0x16c>
 80030aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030ae:	f000 8086 	beq.w	80031be <HAL_TIM_ConfigClockSource+0x172>
 80030b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030b6:	d87f      	bhi.n	80031b8 <HAL_TIM_ConfigClockSource+0x16c>
 80030b8:	2b70      	cmp	r3, #112	@ 0x70
 80030ba:	d01a      	beq.n	80030f2 <HAL_TIM_ConfigClockSource+0xa6>
 80030bc:	2b70      	cmp	r3, #112	@ 0x70
 80030be:	d87b      	bhi.n	80031b8 <HAL_TIM_ConfigClockSource+0x16c>
 80030c0:	2b60      	cmp	r3, #96	@ 0x60
 80030c2:	d050      	beq.n	8003166 <HAL_TIM_ConfigClockSource+0x11a>
 80030c4:	2b60      	cmp	r3, #96	@ 0x60
 80030c6:	d877      	bhi.n	80031b8 <HAL_TIM_ConfigClockSource+0x16c>
 80030c8:	2b50      	cmp	r3, #80	@ 0x50
 80030ca:	d03c      	beq.n	8003146 <HAL_TIM_ConfigClockSource+0xfa>
 80030cc:	2b50      	cmp	r3, #80	@ 0x50
 80030ce:	d873      	bhi.n	80031b8 <HAL_TIM_ConfigClockSource+0x16c>
 80030d0:	2b40      	cmp	r3, #64	@ 0x40
 80030d2:	d058      	beq.n	8003186 <HAL_TIM_ConfigClockSource+0x13a>
 80030d4:	2b40      	cmp	r3, #64	@ 0x40
 80030d6:	d86f      	bhi.n	80031b8 <HAL_TIM_ConfigClockSource+0x16c>
 80030d8:	2b30      	cmp	r3, #48	@ 0x30
 80030da:	d064      	beq.n	80031a6 <HAL_TIM_ConfigClockSource+0x15a>
 80030dc:	2b30      	cmp	r3, #48	@ 0x30
 80030de:	d86b      	bhi.n	80031b8 <HAL_TIM_ConfigClockSource+0x16c>
 80030e0:	2b20      	cmp	r3, #32
 80030e2:	d060      	beq.n	80031a6 <HAL_TIM_ConfigClockSource+0x15a>
 80030e4:	2b20      	cmp	r3, #32
 80030e6:	d867      	bhi.n	80031b8 <HAL_TIM_ConfigClockSource+0x16c>
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d05c      	beq.n	80031a6 <HAL_TIM_ConfigClockSource+0x15a>
 80030ec:	2b10      	cmp	r3, #16
 80030ee:	d05a      	beq.n	80031a6 <HAL_TIM_ConfigClockSource+0x15a>
 80030f0:	e062      	b.n	80031b8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003102:	f000 fb15 	bl	8003730 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	689b      	ldr	r3, [r3, #8]
 800310c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003114:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	68ba      	ldr	r2, [r7, #8]
 800311c:	609a      	str	r2, [r3, #8]
      break;
 800311e:	e04f      	b.n	80031c0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003130:	f000 fafe 	bl	8003730 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	689a      	ldr	r2, [r3, #8]
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003142:	609a      	str	r2, [r3, #8]
      break;
 8003144:	e03c      	b.n	80031c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003152:	461a      	mov	r2, r3
 8003154:	f000 fa72 	bl	800363c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	2150      	movs	r1, #80	@ 0x50
 800315e:	4618      	mov	r0, r3
 8003160:	f000 facb 	bl	80036fa <TIM_ITRx_SetConfig>
      break;
 8003164:	e02c      	b.n	80031c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003172:	461a      	mov	r2, r3
 8003174:	f000 fa91 	bl	800369a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	2160      	movs	r1, #96	@ 0x60
 800317e:	4618      	mov	r0, r3
 8003180:	f000 fabb 	bl	80036fa <TIM_ITRx_SetConfig>
      break;
 8003184:	e01c      	b.n	80031c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003192:	461a      	mov	r2, r3
 8003194:	f000 fa52 	bl	800363c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	2140      	movs	r1, #64	@ 0x40
 800319e:	4618      	mov	r0, r3
 80031a0:	f000 faab 	bl	80036fa <TIM_ITRx_SetConfig>
      break;
 80031a4:	e00c      	b.n	80031c0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4619      	mov	r1, r3
 80031b0:	4610      	mov	r0, r2
 80031b2:	f000 faa2 	bl	80036fa <TIM_ITRx_SetConfig>
      break;
 80031b6:	e003      	b.n	80031c0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	73fb      	strb	r3, [r7, #15]
      break;
 80031bc:	e000      	b.n	80031c0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80031be:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2201      	movs	r2, #1
 80031c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2200      	movs	r2, #0
 80031cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80031d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80031d2:	4618      	mov	r0, r3
 80031d4:	3710      	adds	r7, #16
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}

080031da <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80031da:	b480      	push	{r7}
 80031dc:	b083      	sub	sp, #12
 80031de:	af00      	add	r7, sp, #0
 80031e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80031e2:	bf00      	nop
 80031e4:	370c      	adds	r7, #12
 80031e6:	46bd      	mov	sp, r7
 80031e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ec:	4770      	bx	lr

080031ee <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80031ee:	b480      	push	{r7}
 80031f0:	b083      	sub	sp, #12
 80031f2:	af00      	add	r7, sp, #0
 80031f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80031f6:	bf00      	nop
 80031f8:	370c      	adds	r7, #12
 80031fa:	46bd      	mov	sp, r7
 80031fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003200:	4770      	bx	lr

08003202 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003202:	b480      	push	{r7}
 8003204:	b083      	sub	sp, #12
 8003206:	af00      	add	r7, sp, #0
 8003208:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800320a:	bf00      	nop
 800320c:	370c      	adds	r7, #12
 800320e:	46bd      	mov	sp, r7
 8003210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003214:	4770      	bx	lr
	...

08003218 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003218:	b480      	push	{r7}
 800321a:	b085      	sub	sp, #20
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
 8003220:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	4a37      	ldr	r2, [pc, #220]	@ (8003308 <TIM_Base_SetConfig+0xf0>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d00f      	beq.n	8003250 <TIM_Base_SetConfig+0x38>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003236:	d00b      	beq.n	8003250 <TIM_Base_SetConfig+0x38>
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	4a34      	ldr	r2, [pc, #208]	@ (800330c <TIM_Base_SetConfig+0xf4>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d007      	beq.n	8003250 <TIM_Base_SetConfig+0x38>
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	4a33      	ldr	r2, [pc, #204]	@ (8003310 <TIM_Base_SetConfig+0xf8>)
 8003244:	4293      	cmp	r3, r2
 8003246:	d003      	beq.n	8003250 <TIM_Base_SetConfig+0x38>
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	4a32      	ldr	r2, [pc, #200]	@ (8003314 <TIM_Base_SetConfig+0xfc>)
 800324c:	4293      	cmp	r3, r2
 800324e:	d108      	bne.n	8003262 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003256:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	68fa      	ldr	r2, [r7, #12]
 800325e:	4313      	orrs	r3, r2
 8003260:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	4a28      	ldr	r2, [pc, #160]	@ (8003308 <TIM_Base_SetConfig+0xf0>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d01b      	beq.n	80032a2 <TIM_Base_SetConfig+0x8a>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003270:	d017      	beq.n	80032a2 <TIM_Base_SetConfig+0x8a>
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	4a25      	ldr	r2, [pc, #148]	@ (800330c <TIM_Base_SetConfig+0xf4>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d013      	beq.n	80032a2 <TIM_Base_SetConfig+0x8a>
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	4a24      	ldr	r2, [pc, #144]	@ (8003310 <TIM_Base_SetConfig+0xf8>)
 800327e:	4293      	cmp	r3, r2
 8003280:	d00f      	beq.n	80032a2 <TIM_Base_SetConfig+0x8a>
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	4a23      	ldr	r2, [pc, #140]	@ (8003314 <TIM_Base_SetConfig+0xfc>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d00b      	beq.n	80032a2 <TIM_Base_SetConfig+0x8a>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	4a22      	ldr	r2, [pc, #136]	@ (8003318 <TIM_Base_SetConfig+0x100>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d007      	beq.n	80032a2 <TIM_Base_SetConfig+0x8a>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	4a21      	ldr	r2, [pc, #132]	@ (800331c <TIM_Base_SetConfig+0x104>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d003      	beq.n	80032a2 <TIM_Base_SetConfig+0x8a>
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	4a20      	ldr	r2, [pc, #128]	@ (8003320 <TIM_Base_SetConfig+0x108>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d108      	bne.n	80032b4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80032a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	68db      	ldr	r3, [r3, #12]
 80032ae:	68fa      	ldr	r2, [r7, #12]
 80032b0:	4313      	orrs	r3, r2
 80032b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	695b      	ldr	r3, [r3, #20]
 80032be:	4313      	orrs	r3, r2
 80032c0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	689a      	ldr	r2, [r3, #8]
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	681a      	ldr	r2, [r3, #0]
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	4a0c      	ldr	r2, [pc, #48]	@ (8003308 <TIM_Base_SetConfig+0xf0>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d103      	bne.n	80032e2 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	691a      	ldr	r2, [r3, #16]
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f043 0204 	orr.w	r2, r3, #4
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2201      	movs	r2, #1
 80032f2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	68fa      	ldr	r2, [r7, #12]
 80032f8:	601a      	str	r2, [r3, #0]
}
 80032fa:	bf00      	nop
 80032fc:	3714      	adds	r7, #20
 80032fe:	46bd      	mov	sp, r7
 8003300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003304:	4770      	bx	lr
 8003306:	bf00      	nop
 8003308:	40010000 	.word	0x40010000
 800330c:	40000400 	.word	0x40000400
 8003310:	40000800 	.word	0x40000800
 8003314:	40000c00 	.word	0x40000c00
 8003318:	40014000 	.word	0x40014000
 800331c:	40014400 	.word	0x40014400
 8003320:	40014800 	.word	0x40014800

08003324 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003324:	b480      	push	{r7}
 8003326:	b087      	sub	sp, #28
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
 800332c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6a1b      	ldr	r3, [r3, #32]
 8003332:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6a1b      	ldr	r3, [r3, #32]
 8003338:	f023 0201 	bic.w	r2, r3, #1
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	699b      	ldr	r3, [r3, #24]
 800334a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003352:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	f023 0303 	bic.w	r3, r3, #3
 800335a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	68fa      	ldr	r2, [r7, #12]
 8003362:	4313      	orrs	r3, r2
 8003364:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003366:	697b      	ldr	r3, [r7, #20]
 8003368:	f023 0302 	bic.w	r3, r3, #2
 800336c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	689b      	ldr	r3, [r3, #8]
 8003372:	697a      	ldr	r2, [r7, #20]
 8003374:	4313      	orrs	r3, r2
 8003376:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	4a1c      	ldr	r2, [pc, #112]	@ (80033ec <TIM_OC1_SetConfig+0xc8>)
 800337c:	4293      	cmp	r3, r2
 800337e:	d10c      	bne.n	800339a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003380:	697b      	ldr	r3, [r7, #20]
 8003382:	f023 0308 	bic.w	r3, r3, #8
 8003386:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	68db      	ldr	r3, [r3, #12]
 800338c:	697a      	ldr	r2, [r7, #20]
 800338e:	4313      	orrs	r3, r2
 8003390:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003392:	697b      	ldr	r3, [r7, #20]
 8003394:	f023 0304 	bic.w	r3, r3, #4
 8003398:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	4a13      	ldr	r2, [pc, #76]	@ (80033ec <TIM_OC1_SetConfig+0xc8>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d111      	bne.n	80033c6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80033a2:	693b      	ldr	r3, [r7, #16]
 80033a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80033a8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80033aa:	693b      	ldr	r3, [r7, #16]
 80033ac:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80033b0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	695b      	ldr	r3, [r3, #20]
 80033b6:	693a      	ldr	r2, [r7, #16]
 80033b8:	4313      	orrs	r3, r2
 80033ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	699b      	ldr	r3, [r3, #24]
 80033c0:	693a      	ldr	r2, [r7, #16]
 80033c2:	4313      	orrs	r3, r2
 80033c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	693a      	ldr	r2, [r7, #16]
 80033ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	68fa      	ldr	r2, [r7, #12]
 80033d0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	685a      	ldr	r2, [r3, #4]
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	697a      	ldr	r2, [r7, #20]
 80033de:	621a      	str	r2, [r3, #32]
}
 80033e0:	bf00      	nop
 80033e2:	371c      	adds	r7, #28
 80033e4:	46bd      	mov	sp, r7
 80033e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ea:	4770      	bx	lr
 80033ec:	40010000 	.word	0x40010000

080033f0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80033f0:	b480      	push	{r7}
 80033f2:	b087      	sub	sp, #28
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
 80033f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6a1b      	ldr	r3, [r3, #32]
 80033fe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6a1b      	ldr	r3, [r3, #32]
 8003404:	f023 0210 	bic.w	r2, r3, #16
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	699b      	ldr	r3, [r3, #24]
 8003416:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800341e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003426:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	021b      	lsls	r3, r3, #8
 800342e:	68fa      	ldr	r2, [r7, #12]
 8003430:	4313      	orrs	r3, r2
 8003432:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003434:	697b      	ldr	r3, [r7, #20]
 8003436:	f023 0320 	bic.w	r3, r3, #32
 800343a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	689b      	ldr	r3, [r3, #8]
 8003440:	011b      	lsls	r3, r3, #4
 8003442:	697a      	ldr	r2, [r7, #20]
 8003444:	4313      	orrs	r3, r2
 8003446:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	4a1e      	ldr	r2, [pc, #120]	@ (80034c4 <TIM_OC2_SetConfig+0xd4>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d10d      	bne.n	800346c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003450:	697b      	ldr	r3, [r7, #20]
 8003452:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003456:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	68db      	ldr	r3, [r3, #12]
 800345c:	011b      	lsls	r3, r3, #4
 800345e:	697a      	ldr	r2, [r7, #20]
 8003460:	4313      	orrs	r3, r2
 8003462:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003464:	697b      	ldr	r3, [r7, #20]
 8003466:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800346a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	4a15      	ldr	r2, [pc, #84]	@ (80034c4 <TIM_OC2_SetConfig+0xd4>)
 8003470:	4293      	cmp	r3, r2
 8003472:	d113      	bne.n	800349c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003474:	693b      	ldr	r3, [r7, #16]
 8003476:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800347a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800347c:	693b      	ldr	r3, [r7, #16]
 800347e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003482:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	695b      	ldr	r3, [r3, #20]
 8003488:	009b      	lsls	r3, r3, #2
 800348a:	693a      	ldr	r2, [r7, #16]
 800348c:	4313      	orrs	r3, r2
 800348e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	699b      	ldr	r3, [r3, #24]
 8003494:	009b      	lsls	r3, r3, #2
 8003496:	693a      	ldr	r2, [r7, #16]
 8003498:	4313      	orrs	r3, r2
 800349a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	693a      	ldr	r2, [r7, #16]
 80034a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	68fa      	ldr	r2, [r7, #12]
 80034a6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	685a      	ldr	r2, [r3, #4]
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	697a      	ldr	r2, [r7, #20]
 80034b4:	621a      	str	r2, [r3, #32]
}
 80034b6:	bf00      	nop
 80034b8:	371c      	adds	r7, #28
 80034ba:	46bd      	mov	sp, r7
 80034bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c0:	4770      	bx	lr
 80034c2:	bf00      	nop
 80034c4:	40010000 	.word	0x40010000

080034c8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80034c8:	b480      	push	{r7}
 80034ca:	b087      	sub	sp, #28
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
 80034d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6a1b      	ldr	r3, [r3, #32]
 80034d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6a1b      	ldr	r3, [r3, #32]
 80034dc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	69db      	ldr	r3, [r3, #28]
 80034ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80034f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	f023 0303 	bic.w	r3, r3, #3
 80034fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	68fa      	ldr	r2, [r7, #12]
 8003506:	4313      	orrs	r3, r2
 8003508:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800350a:	697b      	ldr	r3, [r7, #20]
 800350c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003510:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	689b      	ldr	r3, [r3, #8]
 8003516:	021b      	lsls	r3, r3, #8
 8003518:	697a      	ldr	r2, [r7, #20]
 800351a:	4313      	orrs	r3, r2
 800351c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	4a1d      	ldr	r2, [pc, #116]	@ (8003598 <TIM_OC3_SetConfig+0xd0>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d10d      	bne.n	8003542 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003526:	697b      	ldr	r3, [r7, #20]
 8003528:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800352c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	68db      	ldr	r3, [r3, #12]
 8003532:	021b      	lsls	r3, r3, #8
 8003534:	697a      	ldr	r2, [r7, #20]
 8003536:	4313      	orrs	r3, r2
 8003538:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800353a:	697b      	ldr	r3, [r7, #20]
 800353c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003540:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	4a14      	ldr	r2, [pc, #80]	@ (8003598 <TIM_OC3_SetConfig+0xd0>)
 8003546:	4293      	cmp	r3, r2
 8003548:	d113      	bne.n	8003572 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800354a:	693b      	ldr	r3, [r7, #16]
 800354c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003550:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003552:	693b      	ldr	r3, [r7, #16]
 8003554:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003558:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	695b      	ldr	r3, [r3, #20]
 800355e:	011b      	lsls	r3, r3, #4
 8003560:	693a      	ldr	r2, [r7, #16]
 8003562:	4313      	orrs	r3, r2
 8003564:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	699b      	ldr	r3, [r3, #24]
 800356a:	011b      	lsls	r3, r3, #4
 800356c:	693a      	ldr	r2, [r7, #16]
 800356e:	4313      	orrs	r3, r2
 8003570:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	693a      	ldr	r2, [r7, #16]
 8003576:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	68fa      	ldr	r2, [r7, #12]
 800357c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	685a      	ldr	r2, [r3, #4]
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	697a      	ldr	r2, [r7, #20]
 800358a:	621a      	str	r2, [r3, #32]
}
 800358c:	bf00      	nop
 800358e:	371c      	adds	r7, #28
 8003590:	46bd      	mov	sp, r7
 8003592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003596:	4770      	bx	lr
 8003598:	40010000 	.word	0x40010000

0800359c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800359c:	b480      	push	{r7}
 800359e:	b087      	sub	sp, #28
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
 80035a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6a1b      	ldr	r3, [r3, #32]
 80035aa:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6a1b      	ldr	r3, [r3, #32]
 80035b0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	69db      	ldr	r3, [r3, #28]
 80035c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80035ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80035d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	021b      	lsls	r3, r3, #8
 80035da:	68fa      	ldr	r2, [r7, #12]
 80035dc:	4313      	orrs	r3, r2
 80035de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80035e0:	693b      	ldr	r3, [r7, #16]
 80035e2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80035e6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	689b      	ldr	r3, [r3, #8]
 80035ec:	031b      	lsls	r3, r3, #12
 80035ee:	693a      	ldr	r2, [r7, #16]
 80035f0:	4313      	orrs	r3, r2
 80035f2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	4a10      	ldr	r2, [pc, #64]	@ (8003638 <TIM_OC4_SetConfig+0x9c>)
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d109      	bne.n	8003610 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80035fc:	697b      	ldr	r3, [r7, #20]
 80035fe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003602:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	695b      	ldr	r3, [r3, #20]
 8003608:	019b      	lsls	r3, r3, #6
 800360a:	697a      	ldr	r2, [r7, #20]
 800360c:	4313      	orrs	r3, r2
 800360e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	697a      	ldr	r2, [r7, #20]
 8003614:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	68fa      	ldr	r2, [r7, #12]
 800361a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	685a      	ldr	r2, [r3, #4]
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	693a      	ldr	r2, [r7, #16]
 8003628:	621a      	str	r2, [r3, #32]
}
 800362a:	bf00      	nop
 800362c:	371c      	adds	r7, #28
 800362e:	46bd      	mov	sp, r7
 8003630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003634:	4770      	bx	lr
 8003636:	bf00      	nop
 8003638:	40010000 	.word	0x40010000

0800363c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800363c:	b480      	push	{r7}
 800363e:	b087      	sub	sp, #28
 8003640:	af00      	add	r7, sp, #0
 8003642:	60f8      	str	r0, [r7, #12]
 8003644:	60b9      	str	r1, [r7, #8]
 8003646:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	6a1b      	ldr	r3, [r3, #32]
 800364c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	6a1b      	ldr	r3, [r3, #32]
 8003652:	f023 0201 	bic.w	r2, r3, #1
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	699b      	ldr	r3, [r3, #24]
 800365e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003660:	693b      	ldr	r3, [r7, #16]
 8003662:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003666:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	011b      	lsls	r3, r3, #4
 800366c:	693a      	ldr	r2, [r7, #16]
 800366e:	4313      	orrs	r3, r2
 8003670:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003672:	697b      	ldr	r3, [r7, #20]
 8003674:	f023 030a 	bic.w	r3, r3, #10
 8003678:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800367a:	697a      	ldr	r2, [r7, #20]
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	4313      	orrs	r3, r2
 8003680:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	693a      	ldr	r2, [r7, #16]
 8003686:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	697a      	ldr	r2, [r7, #20]
 800368c:	621a      	str	r2, [r3, #32]
}
 800368e:	bf00      	nop
 8003690:	371c      	adds	r7, #28
 8003692:	46bd      	mov	sp, r7
 8003694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003698:	4770      	bx	lr

0800369a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800369a:	b480      	push	{r7}
 800369c:	b087      	sub	sp, #28
 800369e:	af00      	add	r7, sp, #0
 80036a0:	60f8      	str	r0, [r7, #12]
 80036a2:	60b9      	str	r1, [r7, #8]
 80036a4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	6a1b      	ldr	r3, [r3, #32]
 80036aa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	6a1b      	ldr	r3, [r3, #32]
 80036b0:	f023 0210 	bic.w	r2, r3, #16
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	699b      	ldr	r3, [r3, #24]
 80036bc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80036be:	693b      	ldr	r3, [r7, #16]
 80036c0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80036c4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	031b      	lsls	r3, r3, #12
 80036ca:	693a      	ldr	r2, [r7, #16]
 80036cc:	4313      	orrs	r3, r2
 80036ce:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80036d0:	697b      	ldr	r3, [r7, #20]
 80036d2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80036d6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80036d8:	68bb      	ldr	r3, [r7, #8]
 80036da:	011b      	lsls	r3, r3, #4
 80036dc:	697a      	ldr	r2, [r7, #20]
 80036de:	4313      	orrs	r3, r2
 80036e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	693a      	ldr	r2, [r7, #16]
 80036e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	697a      	ldr	r2, [r7, #20]
 80036ec:	621a      	str	r2, [r3, #32]
}
 80036ee:	bf00      	nop
 80036f0:	371c      	adds	r7, #28
 80036f2:	46bd      	mov	sp, r7
 80036f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f8:	4770      	bx	lr

080036fa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80036fa:	b480      	push	{r7}
 80036fc:	b085      	sub	sp, #20
 80036fe:	af00      	add	r7, sp, #0
 8003700:	6078      	str	r0, [r7, #4]
 8003702:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	689b      	ldr	r3, [r3, #8]
 8003708:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003710:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003712:	683a      	ldr	r2, [r7, #0]
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	4313      	orrs	r3, r2
 8003718:	f043 0307 	orr.w	r3, r3, #7
 800371c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	68fa      	ldr	r2, [r7, #12]
 8003722:	609a      	str	r2, [r3, #8]
}
 8003724:	bf00      	nop
 8003726:	3714      	adds	r7, #20
 8003728:	46bd      	mov	sp, r7
 800372a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372e:	4770      	bx	lr

08003730 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003730:	b480      	push	{r7}
 8003732:	b087      	sub	sp, #28
 8003734:	af00      	add	r7, sp, #0
 8003736:	60f8      	str	r0, [r7, #12]
 8003738:	60b9      	str	r1, [r7, #8]
 800373a:	607a      	str	r2, [r7, #4]
 800373c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	689b      	ldr	r3, [r3, #8]
 8003742:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003744:	697b      	ldr	r3, [r7, #20]
 8003746:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800374a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	021a      	lsls	r2, r3, #8
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	431a      	orrs	r2, r3
 8003754:	68bb      	ldr	r3, [r7, #8]
 8003756:	4313      	orrs	r3, r2
 8003758:	697a      	ldr	r2, [r7, #20]
 800375a:	4313      	orrs	r3, r2
 800375c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	697a      	ldr	r2, [r7, #20]
 8003762:	609a      	str	r2, [r3, #8]
}
 8003764:	bf00      	nop
 8003766:	371c      	adds	r7, #28
 8003768:	46bd      	mov	sp, r7
 800376a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376e:	4770      	bx	lr

08003770 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003770:	b480      	push	{r7}
 8003772:	b087      	sub	sp, #28
 8003774:	af00      	add	r7, sp, #0
 8003776:	60f8      	str	r0, [r7, #12]
 8003778:	60b9      	str	r1, [r7, #8]
 800377a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800377c:	68bb      	ldr	r3, [r7, #8]
 800377e:	f003 031f 	and.w	r3, r3, #31
 8003782:	2201      	movs	r2, #1
 8003784:	fa02 f303 	lsl.w	r3, r2, r3
 8003788:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	6a1a      	ldr	r2, [r3, #32]
 800378e:	697b      	ldr	r3, [r7, #20]
 8003790:	43db      	mvns	r3, r3
 8003792:	401a      	ands	r2, r3
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	6a1a      	ldr	r2, [r3, #32]
 800379c:	68bb      	ldr	r3, [r7, #8]
 800379e:	f003 031f 	and.w	r3, r3, #31
 80037a2:	6879      	ldr	r1, [r7, #4]
 80037a4:	fa01 f303 	lsl.w	r3, r1, r3
 80037a8:	431a      	orrs	r2, r3
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	621a      	str	r2, [r3, #32]
}
 80037ae:	bf00      	nop
 80037b0:	371c      	adds	r7, #28
 80037b2:	46bd      	mov	sp, r7
 80037b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b8:	4770      	bx	lr
	...

080037bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80037bc:	b480      	push	{r7}
 80037be:	b085      	sub	sp, #20
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
 80037c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80037cc:	2b01      	cmp	r3, #1
 80037ce:	d101      	bne.n	80037d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80037d0:	2302      	movs	r3, #2
 80037d2:	e050      	b.n	8003876 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2201      	movs	r2, #1
 80037d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2202      	movs	r2, #2
 80037e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	689b      	ldr	r3, [r3, #8]
 80037f2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80037fa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	68fa      	ldr	r2, [r7, #12]
 8003802:	4313      	orrs	r3, r2
 8003804:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	68fa      	ldr	r2, [r7, #12]
 800380c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	4a1c      	ldr	r2, [pc, #112]	@ (8003884 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003814:	4293      	cmp	r3, r2
 8003816:	d018      	beq.n	800384a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003820:	d013      	beq.n	800384a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	4a18      	ldr	r2, [pc, #96]	@ (8003888 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003828:	4293      	cmp	r3, r2
 800382a:	d00e      	beq.n	800384a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4a16      	ldr	r2, [pc, #88]	@ (800388c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003832:	4293      	cmp	r3, r2
 8003834:	d009      	beq.n	800384a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	4a15      	ldr	r2, [pc, #84]	@ (8003890 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800383c:	4293      	cmp	r3, r2
 800383e:	d004      	beq.n	800384a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	4a13      	ldr	r2, [pc, #76]	@ (8003894 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d10c      	bne.n	8003864 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800384a:	68bb      	ldr	r3, [r7, #8]
 800384c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003850:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	68ba      	ldr	r2, [r7, #8]
 8003858:	4313      	orrs	r3, r2
 800385a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	68ba      	ldr	r2, [r7, #8]
 8003862:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2201      	movs	r2, #1
 8003868:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2200      	movs	r2, #0
 8003870:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003874:	2300      	movs	r3, #0
}
 8003876:	4618      	mov	r0, r3
 8003878:	3714      	adds	r7, #20
 800387a:	46bd      	mov	sp, r7
 800387c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003880:	4770      	bx	lr
 8003882:	bf00      	nop
 8003884:	40010000 	.word	0x40010000
 8003888:	40000400 	.word	0x40000400
 800388c:	40000800 	.word	0x40000800
 8003890:	40000c00 	.word	0x40000c00
 8003894:	40014000 	.word	0x40014000

08003898 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003898:	b480      	push	{r7}
 800389a:	b083      	sub	sp, #12
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80038a0:	bf00      	nop
 80038a2:	370c      	adds	r7, #12
 80038a4:	46bd      	mov	sp, r7
 80038a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038aa:	4770      	bx	lr

080038ac <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80038ac:	b480      	push	{r7}
 80038ae:	b083      	sub	sp, #12
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80038b4:	bf00      	nop
 80038b6:	370c      	adds	r7, #12
 80038b8:	46bd      	mov	sp, r7
 80038ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038be:	4770      	bx	lr

080038c0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b082      	sub	sp, #8
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d101      	bne.n	80038d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80038ce:	2301      	movs	r3, #1
 80038d0:	e042      	b.n	8003958 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80038d8:	b2db      	uxtb	r3, r3
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d106      	bne.n	80038ec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2200      	movs	r2, #0
 80038e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80038e6:	6878      	ldr	r0, [r7, #4]
 80038e8:	f7fe f86e 	bl	80019c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2224      	movs	r2, #36	@ 0x24
 80038f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	68da      	ldr	r2, [r3, #12]
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003902:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003904:	6878      	ldr	r0, [r7, #4]
 8003906:	f000 f82b 	bl	8003960 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	691a      	ldr	r2, [r3, #16]
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003918:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	695a      	ldr	r2, [r3, #20]
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003928:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	68da      	ldr	r2, [r3, #12]
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003938:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2200      	movs	r2, #0
 800393e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2220      	movs	r2, #32
 8003944:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2220      	movs	r2, #32
 800394c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2200      	movs	r2, #0
 8003954:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003956:	2300      	movs	r3, #0
}
 8003958:	4618      	mov	r0, r3
 800395a:	3708      	adds	r7, #8
 800395c:	46bd      	mov	sp, r7
 800395e:	bd80      	pop	{r7, pc}

08003960 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003960:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003964:	b0c0      	sub	sp, #256	@ 0x100
 8003966:	af00      	add	r7, sp, #0
 8003968:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800396c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	691b      	ldr	r3, [r3, #16]
 8003974:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003978:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800397c:	68d9      	ldr	r1, [r3, #12]
 800397e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003982:	681a      	ldr	r2, [r3, #0]
 8003984:	ea40 0301 	orr.w	r3, r0, r1
 8003988:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800398a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800398e:	689a      	ldr	r2, [r3, #8]
 8003990:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003994:	691b      	ldr	r3, [r3, #16]
 8003996:	431a      	orrs	r2, r3
 8003998:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800399c:	695b      	ldr	r3, [r3, #20]
 800399e:	431a      	orrs	r2, r3
 80039a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039a4:	69db      	ldr	r3, [r3, #28]
 80039a6:	4313      	orrs	r3, r2
 80039a8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80039ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	68db      	ldr	r3, [r3, #12]
 80039b4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80039b8:	f021 010c 	bic.w	r1, r1, #12
 80039bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039c0:	681a      	ldr	r2, [r3, #0]
 80039c2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80039c6:	430b      	orrs	r3, r1
 80039c8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80039ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	695b      	ldr	r3, [r3, #20]
 80039d2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80039d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039da:	6999      	ldr	r1, [r3, #24]
 80039dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039e0:	681a      	ldr	r2, [r3, #0]
 80039e2:	ea40 0301 	orr.w	r3, r0, r1
 80039e6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80039e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039ec:	681a      	ldr	r2, [r3, #0]
 80039ee:	4b8f      	ldr	r3, [pc, #572]	@ (8003c2c <UART_SetConfig+0x2cc>)
 80039f0:	429a      	cmp	r2, r3
 80039f2:	d005      	beq.n	8003a00 <UART_SetConfig+0xa0>
 80039f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039f8:	681a      	ldr	r2, [r3, #0]
 80039fa:	4b8d      	ldr	r3, [pc, #564]	@ (8003c30 <UART_SetConfig+0x2d0>)
 80039fc:	429a      	cmp	r2, r3
 80039fe:	d104      	bne.n	8003a0a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003a00:	f7fe ffba 	bl	8002978 <HAL_RCC_GetPCLK2Freq>
 8003a04:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003a08:	e003      	b.n	8003a12 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003a0a:	f7fe ffa1 	bl	8002950 <HAL_RCC_GetPCLK1Freq>
 8003a0e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003a12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a16:	69db      	ldr	r3, [r3, #28]
 8003a18:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a1c:	f040 810c 	bne.w	8003c38 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003a20:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003a24:	2200      	movs	r2, #0
 8003a26:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003a2a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003a2e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003a32:	4622      	mov	r2, r4
 8003a34:	462b      	mov	r3, r5
 8003a36:	1891      	adds	r1, r2, r2
 8003a38:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003a3a:	415b      	adcs	r3, r3
 8003a3c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003a3e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003a42:	4621      	mov	r1, r4
 8003a44:	eb12 0801 	adds.w	r8, r2, r1
 8003a48:	4629      	mov	r1, r5
 8003a4a:	eb43 0901 	adc.w	r9, r3, r1
 8003a4e:	f04f 0200 	mov.w	r2, #0
 8003a52:	f04f 0300 	mov.w	r3, #0
 8003a56:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003a5a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003a5e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003a62:	4690      	mov	r8, r2
 8003a64:	4699      	mov	r9, r3
 8003a66:	4623      	mov	r3, r4
 8003a68:	eb18 0303 	adds.w	r3, r8, r3
 8003a6c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003a70:	462b      	mov	r3, r5
 8003a72:	eb49 0303 	adc.w	r3, r9, r3
 8003a76:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003a7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	2200      	movs	r2, #0
 8003a82:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003a86:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003a8a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003a8e:	460b      	mov	r3, r1
 8003a90:	18db      	adds	r3, r3, r3
 8003a92:	653b      	str	r3, [r7, #80]	@ 0x50
 8003a94:	4613      	mov	r3, r2
 8003a96:	eb42 0303 	adc.w	r3, r2, r3
 8003a9a:	657b      	str	r3, [r7, #84]	@ 0x54
 8003a9c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003aa0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003aa4:	f7fd f8f8 	bl	8000c98 <__aeabi_uldivmod>
 8003aa8:	4602      	mov	r2, r0
 8003aaa:	460b      	mov	r3, r1
 8003aac:	4b61      	ldr	r3, [pc, #388]	@ (8003c34 <UART_SetConfig+0x2d4>)
 8003aae:	fba3 2302 	umull	r2, r3, r3, r2
 8003ab2:	095b      	lsrs	r3, r3, #5
 8003ab4:	011c      	lsls	r4, r3, #4
 8003ab6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003aba:	2200      	movs	r2, #0
 8003abc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003ac0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003ac4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003ac8:	4642      	mov	r2, r8
 8003aca:	464b      	mov	r3, r9
 8003acc:	1891      	adds	r1, r2, r2
 8003ace:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003ad0:	415b      	adcs	r3, r3
 8003ad2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003ad4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003ad8:	4641      	mov	r1, r8
 8003ada:	eb12 0a01 	adds.w	sl, r2, r1
 8003ade:	4649      	mov	r1, r9
 8003ae0:	eb43 0b01 	adc.w	fp, r3, r1
 8003ae4:	f04f 0200 	mov.w	r2, #0
 8003ae8:	f04f 0300 	mov.w	r3, #0
 8003aec:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003af0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003af4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003af8:	4692      	mov	sl, r2
 8003afa:	469b      	mov	fp, r3
 8003afc:	4643      	mov	r3, r8
 8003afe:	eb1a 0303 	adds.w	r3, sl, r3
 8003b02:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003b06:	464b      	mov	r3, r9
 8003b08:	eb4b 0303 	adc.w	r3, fp, r3
 8003b0c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003b10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b14:	685b      	ldr	r3, [r3, #4]
 8003b16:	2200      	movs	r2, #0
 8003b18:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003b1c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003b20:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003b24:	460b      	mov	r3, r1
 8003b26:	18db      	adds	r3, r3, r3
 8003b28:	643b      	str	r3, [r7, #64]	@ 0x40
 8003b2a:	4613      	mov	r3, r2
 8003b2c:	eb42 0303 	adc.w	r3, r2, r3
 8003b30:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b32:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003b36:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003b3a:	f7fd f8ad 	bl	8000c98 <__aeabi_uldivmod>
 8003b3e:	4602      	mov	r2, r0
 8003b40:	460b      	mov	r3, r1
 8003b42:	4611      	mov	r1, r2
 8003b44:	4b3b      	ldr	r3, [pc, #236]	@ (8003c34 <UART_SetConfig+0x2d4>)
 8003b46:	fba3 2301 	umull	r2, r3, r3, r1
 8003b4a:	095b      	lsrs	r3, r3, #5
 8003b4c:	2264      	movs	r2, #100	@ 0x64
 8003b4e:	fb02 f303 	mul.w	r3, r2, r3
 8003b52:	1acb      	subs	r3, r1, r3
 8003b54:	00db      	lsls	r3, r3, #3
 8003b56:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003b5a:	4b36      	ldr	r3, [pc, #216]	@ (8003c34 <UART_SetConfig+0x2d4>)
 8003b5c:	fba3 2302 	umull	r2, r3, r3, r2
 8003b60:	095b      	lsrs	r3, r3, #5
 8003b62:	005b      	lsls	r3, r3, #1
 8003b64:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003b68:	441c      	add	r4, r3
 8003b6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003b6e:	2200      	movs	r2, #0
 8003b70:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003b74:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003b78:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003b7c:	4642      	mov	r2, r8
 8003b7e:	464b      	mov	r3, r9
 8003b80:	1891      	adds	r1, r2, r2
 8003b82:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003b84:	415b      	adcs	r3, r3
 8003b86:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003b88:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003b8c:	4641      	mov	r1, r8
 8003b8e:	1851      	adds	r1, r2, r1
 8003b90:	6339      	str	r1, [r7, #48]	@ 0x30
 8003b92:	4649      	mov	r1, r9
 8003b94:	414b      	adcs	r3, r1
 8003b96:	637b      	str	r3, [r7, #52]	@ 0x34
 8003b98:	f04f 0200 	mov.w	r2, #0
 8003b9c:	f04f 0300 	mov.w	r3, #0
 8003ba0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003ba4:	4659      	mov	r1, fp
 8003ba6:	00cb      	lsls	r3, r1, #3
 8003ba8:	4651      	mov	r1, sl
 8003baa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003bae:	4651      	mov	r1, sl
 8003bb0:	00ca      	lsls	r2, r1, #3
 8003bb2:	4610      	mov	r0, r2
 8003bb4:	4619      	mov	r1, r3
 8003bb6:	4603      	mov	r3, r0
 8003bb8:	4642      	mov	r2, r8
 8003bba:	189b      	adds	r3, r3, r2
 8003bbc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003bc0:	464b      	mov	r3, r9
 8003bc2:	460a      	mov	r2, r1
 8003bc4:	eb42 0303 	adc.w	r3, r2, r3
 8003bc8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003bcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003bd8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003bdc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003be0:	460b      	mov	r3, r1
 8003be2:	18db      	adds	r3, r3, r3
 8003be4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003be6:	4613      	mov	r3, r2
 8003be8:	eb42 0303 	adc.w	r3, r2, r3
 8003bec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003bee:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003bf2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003bf6:	f7fd f84f 	bl	8000c98 <__aeabi_uldivmod>
 8003bfa:	4602      	mov	r2, r0
 8003bfc:	460b      	mov	r3, r1
 8003bfe:	4b0d      	ldr	r3, [pc, #52]	@ (8003c34 <UART_SetConfig+0x2d4>)
 8003c00:	fba3 1302 	umull	r1, r3, r3, r2
 8003c04:	095b      	lsrs	r3, r3, #5
 8003c06:	2164      	movs	r1, #100	@ 0x64
 8003c08:	fb01 f303 	mul.w	r3, r1, r3
 8003c0c:	1ad3      	subs	r3, r2, r3
 8003c0e:	00db      	lsls	r3, r3, #3
 8003c10:	3332      	adds	r3, #50	@ 0x32
 8003c12:	4a08      	ldr	r2, [pc, #32]	@ (8003c34 <UART_SetConfig+0x2d4>)
 8003c14:	fba2 2303 	umull	r2, r3, r2, r3
 8003c18:	095b      	lsrs	r3, r3, #5
 8003c1a:	f003 0207 	and.w	r2, r3, #7
 8003c1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4422      	add	r2, r4
 8003c26:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003c28:	e106      	b.n	8003e38 <UART_SetConfig+0x4d8>
 8003c2a:	bf00      	nop
 8003c2c:	40011000 	.word	0x40011000
 8003c30:	40011400 	.word	0x40011400
 8003c34:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003c38:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003c42:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003c46:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003c4a:	4642      	mov	r2, r8
 8003c4c:	464b      	mov	r3, r9
 8003c4e:	1891      	adds	r1, r2, r2
 8003c50:	6239      	str	r1, [r7, #32]
 8003c52:	415b      	adcs	r3, r3
 8003c54:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c56:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003c5a:	4641      	mov	r1, r8
 8003c5c:	1854      	adds	r4, r2, r1
 8003c5e:	4649      	mov	r1, r9
 8003c60:	eb43 0501 	adc.w	r5, r3, r1
 8003c64:	f04f 0200 	mov.w	r2, #0
 8003c68:	f04f 0300 	mov.w	r3, #0
 8003c6c:	00eb      	lsls	r3, r5, #3
 8003c6e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003c72:	00e2      	lsls	r2, r4, #3
 8003c74:	4614      	mov	r4, r2
 8003c76:	461d      	mov	r5, r3
 8003c78:	4643      	mov	r3, r8
 8003c7a:	18e3      	adds	r3, r4, r3
 8003c7c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003c80:	464b      	mov	r3, r9
 8003c82:	eb45 0303 	adc.w	r3, r5, r3
 8003c86:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003c8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	2200      	movs	r2, #0
 8003c92:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003c96:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003c9a:	f04f 0200 	mov.w	r2, #0
 8003c9e:	f04f 0300 	mov.w	r3, #0
 8003ca2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003ca6:	4629      	mov	r1, r5
 8003ca8:	008b      	lsls	r3, r1, #2
 8003caa:	4621      	mov	r1, r4
 8003cac:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003cb0:	4621      	mov	r1, r4
 8003cb2:	008a      	lsls	r2, r1, #2
 8003cb4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003cb8:	f7fc ffee 	bl	8000c98 <__aeabi_uldivmod>
 8003cbc:	4602      	mov	r2, r0
 8003cbe:	460b      	mov	r3, r1
 8003cc0:	4b60      	ldr	r3, [pc, #384]	@ (8003e44 <UART_SetConfig+0x4e4>)
 8003cc2:	fba3 2302 	umull	r2, r3, r3, r2
 8003cc6:	095b      	lsrs	r3, r3, #5
 8003cc8:	011c      	lsls	r4, r3, #4
 8003cca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003cce:	2200      	movs	r2, #0
 8003cd0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003cd4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003cd8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003cdc:	4642      	mov	r2, r8
 8003cde:	464b      	mov	r3, r9
 8003ce0:	1891      	adds	r1, r2, r2
 8003ce2:	61b9      	str	r1, [r7, #24]
 8003ce4:	415b      	adcs	r3, r3
 8003ce6:	61fb      	str	r3, [r7, #28]
 8003ce8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003cec:	4641      	mov	r1, r8
 8003cee:	1851      	adds	r1, r2, r1
 8003cf0:	6139      	str	r1, [r7, #16]
 8003cf2:	4649      	mov	r1, r9
 8003cf4:	414b      	adcs	r3, r1
 8003cf6:	617b      	str	r3, [r7, #20]
 8003cf8:	f04f 0200 	mov.w	r2, #0
 8003cfc:	f04f 0300 	mov.w	r3, #0
 8003d00:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003d04:	4659      	mov	r1, fp
 8003d06:	00cb      	lsls	r3, r1, #3
 8003d08:	4651      	mov	r1, sl
 8003d0a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003d0e:	4651      	mov	r1, sl
 8003d10:	00ca      	lsls	r2, r1, #3
 8003d12:	4610      	mov	r0, r2
 8003d14:	4619      	mov	r1, r3
 8003d16:	4603      	mov	r3, r0
 8003d18:	4642      	mov	r2, r8
 8003d1a:	189b      	adds	r3, r3, r2
 8003d1c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003d20:	464b      	mov	r3, r9
 8003d22:	460a      	mov	r2, r1
 8003d24:	eb42 0303 	adc.w	r3, r2, r3
 8003d28:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003d2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d30:	685b      	ldr	r3, [r3, #4]
 8003d32:	2200      	movs	r2, #0
 8003d34:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003d36:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003d38:	f04f 0200 	mov.w	r2, #0
 8003d3c:	f04f 0300 	mov.w	r3, #0
 8003d40:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003d44:	4649      	mov	r1, r9
 8003d46:	008b      	lsls	r3, r1, #2
 8003d48:	4641      	mov	r1, r8
 8003d4a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003d4e:	4641      	mov	r1, r8
 8003d50:	008a      	lsls	r2, r1, #2
 8003d52:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003d56:	f7fc ff9f 	bl	8000c98 <__aeabi_uldivmod>
 8003d5a:	4602      	mov	r2, r0
 8003d5c:	460b      	mov	r3, r1
 8003d5e:	4611      	mov	r1, r2
 8003d60:	4b38      	ldr	r3, [pc, #224]	@ (8003e44 <UART_SetConfig+0x4e4>)
 8003d62:	fba3 2301 	umull	r2, r3, r3, r1
 8003d66:	095b      	lsrs	r3, r3, #5
 8003d68:	2264      	movs	r2, #100	@ 0x64
 8003d6a:	fb02 f303 	mul.w	r3, r2, r3
 8003d6e:	1acb      	subs	r3, r1, r3
 8003d70:	011b      	lsls	r3, r3, #4
 8003d72:	3332      	adds	r3, #50	@ 0x32
 8003d74:	4a33      	ldr	r2, [pc, #204]	@ (8003e44 <UART_SetConfig+0x4e4>)
 8003d76:	fba2 2303 	umull	r2, r3, r2, r3
 8003d7a:	095b      	lsrs	r3, r3, #5
 8003d7c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003d80:	441c      	add	r4, r3
 8003d82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003d86:	2200      	movs	r2, #0
 8003d88:	673b      	str	r3, [r7, #112]	@ 0x70
 8003d8a:	677a      	str	r2, [r7, #116]	@ 0x74
 8003d8c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003d90:	4642      	mov	r2, r8
 8003d92:	464b      	mov	r3, r9
 8003d94:	1891      	adds	r1, r2, r2
 8003d96:	60b9      	str	r1, [r7, #8]
 8003d98:	415b      	adcs	r3, r3
 8003d9a:	60fb      	str	r3, [r7, #12]
 8003d9c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003da0:	4641      	mov	r1, r8
 8003da2:	1851      	adds	r1, r2, r1
 8003da4:	6039      	str	r1, [r7, #0]
 8003da6:	4649      	mov	r1, r9
 8003da8:	414b      	adcs	r3, r1
 8003daa:	607b      	str	r3, [r7, #4]
 8003dac:	f04f 0200 	mov.w	r2, #0
 8003db0:	f04f 0300 	mov.w	r3, #0
 8003db4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003db8:	4659      	mov	r1, fp
 8003dba:	00cb      	lsls	r3, r1, #3
 8003dbc:	4651      	mov	r1, sl
 8003dbe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003dc2:	4651      	mov	r1, sl
 8003dc4:	00ca      	lsls	r2, r1, #3
 8003dc6:	4610      	mov	r0, r2
 8003dc8:	4619      	mov	r1, r3
 8003dca:	4603      	mov	r3, r0
 8003dcc:	4642      	mov	r2, r8
 8003dce:	189b      	adds	r3, r3, r2
 8003dd0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003dd2:	464b      	mov	r3, r9
 8003dd4:	460a      	mov	r2, r1
 8003dd6:	eb42 0303 	adc.w	r3, r2, r3
 8003dda:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003ddc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003de0:	685b      	ldr	r3, [r3, #4]
 8003de2:	2200      	movs	r2, #0
 8003de4:	663b      	str	r3, [r7, #96]	@ 0x60
 8003de6:	667a      	str	r2, [r7, #100]	@ 0x64
 8003de8:	f04f 0200 	mov.w	r2, #0
 8003dec:	f04f 0300 	mov.w	r3, #0
 8003df0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003df4:	4649      	mov	r1, r9
 8003df6:	008b      	lsls	r3, r1, #2
 8003df8:	4641      	mov	r1, r8
 8003dfa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003dfe:	4641      	mov	r1, r8
 8003e00:	008a      	lsls	r2, r1, #2
 8003e02:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003e06:	f7fc ff47 	bl	8000c98 <__aeabi_uldivmod>
 8003e0a:	4602      	mov	r2, r0
 8003e0c:	460b      	mov	r3, r1
 8003e0e:	4b0d      	ldr	r3, [pc, #52]	@ (8003e44 <UART_SetConfig+0x4e4>)
 8003e10:	fba3 1302 	umull	r1, r3, r3, r2
 8003e14:	095b      	lsrs	r3, r3, #5
 8003e16:	2164      	movs	r1, #100	@ 0x64
 8003e18:	fb01 f303 	mul.w	r3, r1, r3
 8003e1c:	1ad3      	subs	r3, r2, r3
 8003e1e:	011b      	lsls	r3, r3, #4
 8003e20:	3332      	adds	r3, #50	@ 0x32
 8003e22:	4a08      	ldr	r2, [pc, #32]	@ (8003e44 <UART_SetConfig+0x4e4>)
 8003e24:	fba2 2303 	umull	r2, r3, r2, r3
 8003e28:	095b      	lsrs	r3, r3, #5
 8003e2a:	f003 020f 	and.w	r2, r3, #15
 8003e2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	4422      	add	r2, r4
 8003e36:	609a      	str	r2, [r3, #8]
}
 8003e38:	bf00      	nop
 8003e3a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e44:	51eb851f 	.word	0x51eb851f

08003e48 <__cvt>:
 8003e48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003e4c:	ec57 6b10 	vmov	r6, r7, d0
 8003e50:	2f00      	cmp	r7, #0
 8003e52:	460c      	mov	r4, r1
 8003e54:	4619      	mov	r1, r3
 8003e56:	463b      	mov	r3, r7
 8003e58:	bfbb      	ittet	lt
 8003e5a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8003e5e:	461f      	movlt	r7, r3
 8003e60:	2300      	movge	r3, #0
 8003e62:	232d      	movlt	r3, #45	@ 0x2d
 8003e64:	700b      	strb	r3, [r1, #0]
 8003e66:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003e68:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8003e6c:	4691      	mov	r9, r2
 8003e6e:	f023 0820 	bic.w	r8, r3, #32
 8003e72:	bfbc      	itt	lt
 8003e74:	4632      	movlt	r2, r6
 8003e76:	4616      	movlt	r6, r2
 8003e78:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003e7c:	d005      	beq.n	8003e8a <__cvt+0x42>
 8003e7e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8003e82:	d100      	bne.n	8003e86 <__cvt+0x3e>
 8003e84:	3401      	adds	r4, #1
 8003e86:	2102      	movs	r1, #2
 8003e88:	e000      	b.n	8003e8c <__cvt+0x44>
 8003e8a:	2103      	movs	r1, #3
 8003e8c:	ab03      	add	r3, sp, #12
 8003e8e:	9301      	str	r3, [sp, #4]
 8003e90:	ab02      	add	r3, sp, #8
 8003e92:	9300      	str	r3, [sp, #0]
 8003e94:	ec47 6b10 	vmov	d0, r6, r7
 8003e98:	4653      	mov	r3, sl
 8003e9a:	4622      	mov	r2, r4
 8003e9c:	f001 f92c 	bl	80050f8 <_dtoa_r>
 8003ea0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8003ea4:	4605      	mov	r5, r0
 8003ea6:	d119      	bne.n	8003edc <__cvt+0x94>
 8003ea8:	f019 0f01 	tst.w	r9, #1
 8003eac:	d00e      	beq.n	8003ecc <__cvt+0x84>
 8003eae:	eb00 0904 	add.w	r9, r0, r4
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	4630      	mov	r0, r6
 8003eb8:	4639      	mov	r1, r7
 8003eba:	f7fc fe0d 	bl	8000ad8 <__aeabi_dcmpeq>
 8003ebe:	b108      	cbz	r0, 8003ec4 <__cvt+0x7c>
 8003ec0:	f8cd 900c 	str.w	r9, [sp, #12]
 8003ec4:	2230      	movs	r2, #48	@ 0x30
 8003ec6:	9b03      	ldr	r3, [sp, #12]
 8003ec8:	454b      	cmp	r3, r9
 8003eca:	d31e      	bcc.n	8003f0a <__cvt+0xc2>
 8003ecc:	9b03      	ldr	r3, [sp, #12]
 8003ece:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003ed0:	1b5b      	subs	r3, r3, r5
 8003ed2:	4628      	mov	r0, r5
 8003ed4:	6013      	str	r3, [r2, #0]
 8003ed6:	b004      	add	sp, #16
 8003ed8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003edc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003ee0:	eb00 0904 	add.w	r9, r0, r4
 8003ee4:	d1e5      	bne.n	8003eb2 <__cvt+0x6a>
 8003ee6:	7803      	ldrb	r3, [r0, #0]
 8003ee8:	2b30      	cmp	r3, #48	@ 0x30
 8003eea:	d10a      	bne.n	8003f02 <__cvt+0xba>
 8003eec:	2200      	movs	r2, #0
 8003eee:	2300      	movs	r3, #0
 8003ef0:	4630      	mov	r0, r6
 8003ef2:	4639      	mov	r1, r7
 8003ef4:	f7fc fdf0 	bl	8000ad8 <__aeabi_dcmpeq>
 8003ef8:	b918      	cbnz	r0, 8003f02 <__cvt+0xba>
 8003efa:	f1c4 0401 	rsb	r4, r4, #1
 8003efe:	f8ca 4000 	str.w	r4, [sl]
 8003f02:	f8da 3000 	ldr.w	r3, [sl]
 8003f06:	4499      	add	r9, r3
 8003f08:	e7d3      	b.n	8003eb2 <__cvt+0x6a>
 8003f0a:	1c59      	adds	r1, r3, #1
 8003f0c:	9103      	str	r1, [sp, #12]
 8003f0e:	701a      	strb	r2, [r3, #0]
 8003f10:	e7d9      	b.n	8003ec6 <__cvt+0x7e>

08003f12 <__exponent>:
 8003f12:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003f14:	2900      	cmp	r1, #0
 8003f16:	bfba      	itte	lt
 8003f18:	4249      	neglt	r1, r1
 8003f1a:	232d      	movlt	r3, #45	@ 0x2d
 8003f1c:	232b      	movge	r3, #43	@ 0x2b
 8003f1e:	2909      	cmp	r1, #9
 8003f20:	7002      	strb	r2, [r0, #0]
 8003f22:	7043      	strb	r3, [r0, #1]
 8003f24:	dd29      	ble.n	8003f7a <__exponent+0x68>
 8003f26:	f10d 0307 	add.w	r3, sp, #7
 8003f2a:	461d      	mov	r5, r3
 8003f2c:	270a      	movs	r7, #10
 8003f2e:	461a      	mov	r2, r3
 8003f30:	fbb1 f6f7 	udiv	r6, r1, r7
 8003f34:	fb07 1416 	mls	r4, r7, r6, r1
 8003f38:	3430      	adds	r4, #48	@ 0x30
 8003f3a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8003f3e:	460c      	mov	r4, r1
 8003f40:	2c63      	cmp	r4, #99	@ 0x63
 8003f42:	f103 33ff 	add.w	r3, r3, #4294967295
 8003f46:	4631      	mov	r1, r6
 8003f48:	dcf1      	bgt.n	8003f2e <__exponent+0x1c>
 8003f4a:	3130      	adds	r1, #48	@ 0x30
 8003f4c:	1e94      	subs	r4, r2, #2
 8003f4e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003f52:	1c41      	adds	r1, r0, #1
 8003f54:	4623      	mov	r3, r4
 8003f56:	42ab      	cmp	r3, r5
 8003f58:	d30a      	bcc.n	8003f70 <__exponent+0x5e>
 8003f5a:	f10d 0309 	add.w	r3, sp, #9
 8003f5e:	1a9b      	subs	r3, r3, r2
 8003f60:	42ac      	cmp	r4, r5
 8003f62:	bf88      	it	hi
 8003f64:	2300      	movhi	r3, #0
 8003f66:	3302      	adds	r3, #2
 8003f68:	4403      	add	r3, r0
 8003f6a:	1a18      	subs	r0, r3, r0
 8003f6c:	b003      	add	sp, #12
 8003f6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f70:	f813 6b01 	ldrb.w	r6, [r3], #1
 8003f74:	f801 6f01 	strb.w	r6, [r1, #1]!
 8003f78:	e7ed      	b.n	8003f56 <__exponent+0x44>
 8003f7a:	2330      	movs	r3, #48	@ 0x30
 8003f7c:	3130      	adds	r1, #48	@ 0x30
 8003f7e:	7083      	strb	r3, [r0, #2]
 8003f80:	70c1      	strb	r1, [r0, #3]
 8003f82:	1d03      	adds	r3, r0, #4
 8003f84:	e7f1      	b.n	8003f6a <__exponent+0x58>
	...

08003f88 <_printf_float>:
 8003f88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f8c:	b08d      	sub	sp, #52	@ 0x34
 8003f8e:	460c      	mov	r4, r1
 8003f90:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8003f94:	4616      	mov	r6, r2
 8003f96:	461f      	mov	r7, r3
 8003f98:	4605      	mov	r5, r0
 8003f9a:	f000 ffa5 	bl	8004ee8 <_localeconv_r>
 8003f9e:	6803      	ldr	r3, [r0, #0]
 8003fa0:	9304      	str	r3, [sp, #16]
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	f7fc f96c 	bl	8000280 <strlen>
 8003fa8:	2300      	movs	r3, #0
 8003faa:	930a      	str	r3, [sp, #40]	@ 0x28
 8003fac:	f8d8 3000 	ldr.w	r3, [r8]
 8003fb0:	9005      	str	r0, [sp, #20]
 8003fb2:	3307      	adds	r3, #7
 8003fb4:	f023 0307 	bic.w	r3, r3, #7
 8003fb8:	f103 0208 	add.w	r2, r3, #8
 8003fbc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003fc0:	f8d4 b000 	ldr.w	fp, [r4]
 8003fc4:	f8c8 2000 	str.w	r2, [r8]
 8003fc8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003fcc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8003fd0:	9307      	str	r3, [sp, #28]
 8003fd2:	f8cd 8018 	str.w	r8, [sp, #24]
 8003fd6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8003fda:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003fde:	4b9c      	ldr	r3, [pc, #624]	@ (8004250 <_printf_float+0x2c8>)
 8003fe0:	f04f 32ff 	mov.w	r2, #4294967295
 8003fe4:	f7fc fdaa 	bl	8000b3c <__aeabi_dcmpun>
 8003fe8:	bb70      	cbnz	r0, 8004048 <_printf_float+0xc0>
 8003fea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003fee:	4b98      	ldr	r3, [pc, #608]	@ (8004250 <_printf_float+0x2c8>)
 8003ff0:	f04f 32ff 	mov.w	r2, #4294967295
 8003ff4:	f7fc fd84 	bl	8000b00 <__aeabi_dcmple>
 8003ff8:	bb30      	cbnz	r0, 8004048 <_printf_float+0xc0>
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	4640      	mov	r0, r8
 8004000:	4649      	mov	r1, r9
 8004002:	f7fc fd73 	bl	8000aec <__aeabi_dcmplt>
 8004006:	b110      	cbz	r0, 800400e <_printf_float+0x86>
 8004008:	232d      	movs	r3, #45	@ 0x2d
 800400a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800400e:	4a91      	ldr	r2, [pc, #580]	@ (8004254 <_printf_float+0x2cc>)
 8004010:	4b91      	ldr	r3, [pc, #580]	@ (8004258 <_printf_float+0x2d0>)
 8004012:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004016:	bf8c      	ite	hi
 8004018:	4690      	movhi	r8, r2
 800401a:	4698      	movls	r8, r3
 800401c:	2303      	movs	r3, #3
 800401e:	6123      	str	r3, [r4, #16]
 8004020:	f02b 0304 	bic.w	r3, fp, #4
 8004024:	6023      	str	r3, [r4, #0]
 8004026:	f04f 0900 	mov.w	r9, #0
 800402a:	9700      	str	r7, [sp, #0]
 800402c:	4633      	mov	r3, r6
 800402e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004030:	4621      	mov	r1, r4
 8004032:	4628      	mov	r0, r5
 8004034:	f000 f9d2 	bl	80043dc <_printf_common>
 8004038:	3001      	adds	r0, #1
 800403a:	f040 808d 	bne.w	8004158 <_printf_float+0x1d0>
 800403e:	f04f 30ff 	mov.w	r0, #4294967295
 8004042:	b00d      	add	sp, #52	@ 0x34
 8004044:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004048:	4642      	mov	r2, r8
 800404a:	464b      	mov	r3, r9
 800404c:	4640      	mov	r0, r8
 800404e:	4649      	mov	r1, r9
 8004050:	f7fc fd74 	bl	8000b3c <__aeabi_dcmpun>
 8004054:	b140      	cbz	r0, 8004068 <_printf_float+0xe0>
 8004056:	464b      	mov	r3, r9
 8004058:	2b00      	cmp	r3, #0
 800405a:	bfbc      	itt	lt
 800405c:	232d      	movlt	r3, #45	@ 0x2d
 800405e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004062:	4a7e      	ldr	r2, [pc, #504]	@ (800425c <_printf_float+0x2d4>)
 8004064:	4b7e      	ldr	r3, [pc, #504]	@ (8004260 <_printf_float+0x2d8>)
 8004066:	e7d4      	b.n	8004012 <_printf_float+0x8a>
 8004068:	6863      	ldr	r3, [r4, #4]
 800406a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800406e:	9206      	str	r2, [sp, #24]
 8004070:	1c5a      	adds	r2, r3, #1
 8004072:	d13b      	bne.n	80040ec <_printf_float+0x164>
 8004074:	2306      	movs	r3, #6
 8004076:	6063      	str	r3, [r4, #4]
 8004078:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800407c:	2300      	movs	r3, #0
 800407e:	6022      	str	r2, [r4, #0]
 8004080:	9303      	str	r3, [sp, #12]
 8004082:	ab0a      	add	r3, sp, #40	@ 0x28
 8004084:	e9cd a301 	strd	sl, r3, [sp, #4]
 8004088:	ab09      	add	r3, sp, #36	@ 0x24
 800408a:	9300      	str	r3, [sp, #0]
 800408c:	6861      	ldr	r1, [r4, #4]
 800408e:	ec49 8b10 	vmov	d0, r8, r9
 8004092:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8004096:	4628      	mov	r0, r5
 8004098:	f7ff fed6 	bl	8003e48 <__cvt>
 800409c:	9b06      	ldr	r3, [sp, #24]
 800409e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80040a0:	2b47      	cmp	r3, #71	@ 0x47
 80040a2:	4680      	mov	r8, r0
 80040a4:	d129      	bne.n	80040fa <_printf_float+0x172>
 80040a6:	1cc8      	adds	r0, r1, #3
 80040a8:	db02      	blt.n	80040b0 <_printf_float+0x128>
 80040aa:	6863      	ldr	r3, [r4, #4]
 80040ac:	4299      	cmp	r1, r3
 80040ae:	dd41      	ble.n	8004134 <_printf_float+0x1ac>
 80040b0:	f1aa 0a02 	sub.w	sl, sl, #2
 80040b4:	fa5f fa8a 	uxtb.w	sl, sl
 80040b8:	3901      	subs	r1, #1
 80040ba:	4652      	mov	r2, sl
 80040bc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80040c0:	9109      	str	r1, [sp, #36]	@ 0x24
 80040c2:	f7ff ff26 	bl	8003f12 <__exponent>
 80040c6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80040c8:	1813      	adds	r3, r2, r0
 80040ca:	2a01      	cmp	r2, #1
 80040cc:	4681      	mov	r9, r0
 80040ce:	6123      	str	r3, [r4, #16]
 80040d0:	dc02      	bgt.n	80040d8 <_printf_float+0x150>
 80040d2:	6822      	ldr	r2, [r4, #0]
 80040d4:	07d2      	lsls	r2, r2, #31
 80040d6:	d501      	bpl.n	80040dc <_printf_float+0x154>
 80040d8:	3301      	adds	r3, #1
 80040da:	6123      	str	r3, [r4, #16]
 80040dc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d0a2      	beq.n	800402a <_printf_float+0xa2>
 80040e4:	232d      	movs	r3, #45	@ 0x2d
 80040e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80040ea:	e79e      	b.n	800402a <_printf_float+0xa2>
 80040ec:	9a06      	ldr	r2, [sp, #24]
 80040ee:	2a47      	cmp	r2, #71	@ 0x47
 80040f0:	d1c2      	bne.n	8004078 <_printf_float+0xf0>
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d1c0      	bne.n	8004078 <_printf_float+0xf0>
 80040f6:	2301      	movs	r3, #1
 80040f8:	e7bd      	b.n	8004076 <_printf_float+0xee>
 80040fa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80040fe:	d9db      	bls.n	80040b8 <_printf_float+0x130>
 8004100:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004104:	d118      	bne.n	8004138 <_printf_float+0x1b0>
 8004106:	2900      	cmp	r1, #0
 8004108:	6863      	ldr	r3, [r4, #4]
 800410a:	dd0b      	ble.n	8004124 <_printf_float+0x19c>
 800410c:	6121      	str	r1, [r4, #16]
 800410e:	b913      	cbnz	r3, 8004116 <_printf_float+0x18e>
 8004110:	6822      	ldr	r2, [r4, #0]
 8004112:	07d0      	lsls	r0, r2, #31
 8004114:	d502      	bpl.n	800411c <_printf_float+0x194>
 8004116:	3301      	adds	r3, #1
 8004118:	440b      	add	r3, r1
 800411a:	6123      	str	r3, [r4, #16]
 800411c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800411e:	f04f 0900 	mov.w	r9, #0
 8004122:	e7db      	b.n	80040dc <_printf_float+0x154>
 8004124:	b913      	cbnz	r3, 800412c <_printf_float+0x1a4>
 8004126:	6822      	ldr	r2, [r4, #0]
 8004128:	07d2      	lsls	r2, r2, #31
 800412a:	d501      	bpl.n	8004130 <_printf_float+0x1a8>
 800412c:	3302      	adds	r3, #2
 800412e:	e7f4      	b.n	800411a <_printf_float+0x192>
 8004130:	2301      	movs	r3, #1
 8004132:	e7f2      	b.n	800411a <_printf_float+0x192>
 8004134:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004138:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800413a:	4299      	cmp	r1, r3
 800413c:	db05      	blt.n	800414a <_printf_float+0x1c2>
 800413e:	6823      	ldr	r3, [r4, #0]
 8004140:	6121      	str	r1, [r4, #16]
 8004142:	07d8      	lsls	r0, r3, #31
 8004144:	d5ea      	bpl.n	800411c <_printf_float+0x194>
 8004146:	1c4b      	adds	r3, r1, #1
 8004148:	e7e7      	b.n	800411a <_printf_float+0x192>
 800414a:	2900      	cmp	r1, #0
 800414c:	bfd4      	ite	le
 800414e:	f1c1 0202 	rsble	r2, r1, #2
 8004152:	2201      	movgt	r2, #1
 8004154:	4413      	add	r3, r2
 8004156:	e7e0      	b.n	800411a <_printf_float+0x192>
 8004158:	6823      	ldr	r3, [r4, #0]
 800415a:	055a      	lsls	r2, r3, #21
 800415c:	d407      	bmi.n	800416e <_printf_float+0x1e6>
 800415e:	6923      	ldr	r3, [r4, #16]
 8004160:	4642      	mov	r2, r8
 8004162:	4631      	mov	r1, r6
 8004164:	4628      	mov	r0, r5
 8004166:	47b8      	blx	r7
 8004168:	3001      	adds	r0, #1
 800416a:	d12b      	bne.n	80041c4 <_printf_float+0x23c>
 800416c:	e767      	b.n	800403e <_printf_float+0xb6>
 800416e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004172:	f240 80dd 	bls.w	8004330 <_printf_float+0x3a8>
 8004176:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800417a:	2200      	movs	r2, #0
 800417c:	2300      	movs	r3, #0
 800417e:	f7fc fcab 	bl	8000ad8 <__aeabi_dcmpeq>
 8004182:	2800      	cmp	r0, #0
 8004184:	d033      	beq.n	80041ee <_printf_float+0x266>
 8004186:	4a37      	ldr	r2, [pc, #220]	@ (8004264 <_printf_float+0x2dc>)
 8004188:	2301      	movs	r3, #1
 800418a:	4631      	mov	r1, r6
 800418c:	4628      	mov	r0, r5
 800418e:	47b8      	blx	r7
 8004190:	3001      	adds	r0, #1
 8004192:	f43f af54 	beq.w	800403e <_printf_float+0xb6>
 8004196:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800419a:	4543      	cmp	r3, r8
 800419c:	db02      	blt.n	80041a4 <_printf_float+0x21c>
 800419e:	6823      	ldr	r3, [r4, #0]
 80041a0:	07d8      	lsls	r0, r3, #31
 80041a2:	d50f      	bpl.n	80041c4 <_printf_float+0x23c>
 80041a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80041a8:	4631      	mov	r1, r6
 80041aa:	4628      	mov	r0, r5
 80041ac:	47b8      	blx	r7
 80041ae:	3001      	adds	r0, #1
 80041b0:	f43f af45 	beq.w	800403e <_printf_float+0xb6>
 80041b4:	f04f 0900 	mov.w	r9, #0
 80041b8:	f108 38ff 	add.w	r8, r8, #4294967295
 80041bc:	f104 0a1a 	add.w	sl, r4, #26
 80041c0:	45c8      	cmp	r8, r9
 80041c2:	dc09      	bgt.n	80041d8 <_printf_float+0x250>
 80041c4:	6823      	ldr	r3, [r4, #0]
 80041c6:	079b      	lsls	r3, r3, #30
 80041c8:	f100 8103 	bmi.w	80043d2 <_printf_float+0x44a>
 80041cc:	68e0      	ldr	r0, [r4, #12]
 80041ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80041d0:	4298      	cmp	r0, r3
 80041d2:	bfb8      	it	lt
 80041d4:	4618      	movlt	r0, r3
 80041d6:	e734      	b.n	8004042 <_printf_float+0xba>
 80041d8:	2301      	movs	r3, #1
 80041da:	4652      	mov	r2, sl
 80041dc:	4631      	mov	r1, r6
 80041de:	4628      	mov	r0, r5
 80041e0:	47b8      	blx	r7
 80041e2:	3001      	adds	r0, #1
 80041e4:	f43f af2b 	beq.w	800403e <_printf_float+0xb6>
 80041e8:	f109 0901 	add.w	r9, r9, #1
 80041ec:	e7e8      	b.n	80041c0 <_printf_float+0x238>
 80041ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	dc39      	bgt.n	8004268 <_printf_float+0x2e0>
 80041f4:	4a1b      	ldr	r2, [pc, #108]	@ (8004264 <_printf_float+0x2dc>)
 80041f6:	2301      	movs	r3, #1
 80041f8:	4631      	mov	r1, r6
 80041fa:	4628      	mov	r0, r5
 80041fc:	47b8      	blx	r7
 80041fe:	3001      	adds	r0, #1
 8004200:	f43f af1d 	beq.w	800403e <_printf_float+0xb6>
 8004204:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004208:	ea59 0303 	orrs.w	r3, r9, r3
 800420c:	d102      	bne.n	8004214 <_printf_float+0x28c>
 800420e:	6823      	ldr	r3, [r4, #0]
 8004210:	07d9      	lsls	r1, r3, #31
 8004212:	d5d7      	bpl.n	80041c4 <_printf_float+0x23c>
 8004214:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004218:	4631      	mov	r1, r6
 800421a:	4628      	mov	r0, r5
 800421c:	47b8      	blx	r7
 800421e:	3001      	adds	r0, #1
 8004220:	f43f af0d 	beq.w	800403e <_printf_float+0xb6>
 8004224:	f04f 0a00 	mov.w	sl, #0
 8004228:	f104 0b1a 	add.w	fp, r4, #26
 800422c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800422e:	425b      	negs	r3, r3
 8004230:	4553      	cmp	r3, sl
 8004232:	dc01      	bgt.n	8004238 <_printf_float+0x2b0>
 8004234:	464b      	mov	r3, r9
 8004236:	e793      	b.n	8004160 <_printf_float+0x1d8>
 8004238:	2301      	movs	r3, #1
 800423a:	465a      	mov	r2, fp
 800423c:	4631      	mov	r1, r6
 800423e:	4628      	mov	r0, r5
 8004240:	47b8      	blx	r7
 8004242:	3001      	adds	r0, #1
 8004244:	f43f aefb 	beq.w	800403e <_printf_float+0xb6>
 8004248:	f10a 0a01 	add.w	sl, sl, #1
 800424c:	e7ee      	b.n	800422c <_printf_float+0x2a4>
 800424e:	bf00      	nop
 8004250:	7fefffff 	.word	0x7fefffff
 8004254:	0800884c 	.word	0x0800884c
 8004258:	08008848 	.word	0x08008848
 800425c:	08008854 	.word	0x08008854
 8004260:	08008850 	.word	0x08008850
 8004264:	08008858 	.word	0x08008858
 8004268:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800426a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800426e:	4553      	cmp	r3, sl
 8004270:	bfa8      	it	ge
 8004272:	4653      	movge	r3, sl
 8004274:	2b00      	cmp	r3, #0
 8004276:	4699      	mov	r9, r3
 8004278:	dc36      	bgt.n	80042e8 <_printf_float+0x360>
 800427a:	f04f 0b00 	mov.w	fp, #0
 800427e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004282:	f104 021a 	add.w	r2, r4, #26
 8004286:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004288:	9306      	str	r3, [sp, #24]
 800428a:	eba3 0309 	sub.w	r3, r3, r9
 800428e:	455b      	cmp	r3, fp
 8004290:	dc31      	bgt.n	80042f6 <_printf_float+0x36e>
 8004292:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004294:	459a      	cmp	sl, r3
 8004296:	dc3a      	bgt.n	800430e <_printf_float+0x386>
 8004298:	6823      	ldr	r3, [r4, #0]
 800429a:	07da      	lsls	r2, r3, #31
 800429c:	d437      	bmi.n	800430e <_printf_float+0x386>
 800429e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80042a0:	ebaa 0903 	sub.w	r9, sl, r3
 80042a4:	9b06      	ldr	r3, [sp, #24]
 80042a6:	ebaa 0303 	sub.w	r3, sl, r3
 80042aa:	4599      	cmp	r9, r3
 80042ac:	bfa8      	it	ge
 80042ae:	4699      	movge	r9, r3
 80042b0:	f1b9 0f00 	cmp.w	r9, #0
 80042b4:	dc33      	bgt.n	800431e <_printf_float+0x396>
 80042b6:	f04f 0800 	mov.w	r8, #0
 80042ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80042be:	f104 0b1a 	add.w	fp, r4, #26
 80042c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80042c4:	ebaa 0303 	sub.w	r3, sl, r3
 80042c8:	eba3 0309 	sub.w	r3, r3, r9
 80042cc:	4543      	cmp	r3, r8
 80042ce:	f77f af79 	ble.w	80041c4 <_printf_float+0x23c>
 80042d2:	2301      	movs	r3, #1
 80042d4:	465a      	mov	r2, fp
 80042d6:	4631      	mov	r1, r6
 80042d8:	4628      	mov	r0, r5
 80042da:	47b8      	blx	r7
 80042dc:	3001      	adds	r0, #1
 80042de:	f43f aeae 	beq.w	800403e <_printf_float+0xb6>
 80042e2:	f108 0801 	add.w	r8, r8, #1
 80042e6:	e7ec      	b.n	80042c2 <_printf_float+0x33a>
 80042e8:	4642      	mov	r2, r8
 80042ea:	4631      	mov	r1, r6
 80042ec:	4628      	mov	r0, r5
 80042ee:	47b8      	blx	r7
 80042f0:	3001      	adds	r0, #1
 80042f2:	d1c2      	bne.n	800427a <_printf_float+0x2f2>
 80042f4:	e6a3      	b.n	800403e <_printf_float+0xb6>
 80042f6:	2301      	movs	r3, #1
 80042f8:	4631      	mov	r1, r6
 80042fa:	4628      	mov	r0, r5
 80042fc:	9206      	str	r2, [sp, #24]
 80042fe:	47b8      	blx	r7
 8004300:	3001      	adds	r0, #1
 8004302:	f43f ae9c 	beq.w	800403e <_printf_float+0xb6>
 8004306:	9a06      	ldr	r2, [sp, #24]
 8004308:	f10b 0b01 	add.w	fp, fp, #1
 800430c:	e7bb      	b.n	8004286 <_printf_float+0x2fe>
 800430e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004312:	4631      	mov	r1, r6
 8004314:	4628      	mov	r0, r5
 8004316:	47b8      	blx	r7
 8004318:	3001      	adds	r0, #1
 800431a:	d1c0      	bne.n	800429e <_printf_float+0x316>
 800431c:	e68f      	b.n	800403e <_printf_float+0xb6>
 800431e:	9a06      	ldr	r2, [sp, #24]
 8004320:	464b      	mov	r3, r9
 8004322:	4442      	add	r2, r8
 8004324:	4631      	mov	r1, r6
 8004326:	4628      	mov	r0, r5
 8004328:	47b8      	blx	r7
 800432a:	3001      	adds	r0, #1
 800432c:	d1c3      	bne.n	80042b6 <_printf_float+0x32e>
 800432e:	e686      	b.n	800403e <_printf_float+0xb6>
 8004330:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004334:	f1ba 0f01 	cmp.w	sl, #1
 8004338:	dc01      	bgt.n	800433e <_printf_float+0x3b6>
 800433a:	07db      	lsls	r3, r3, #31
 800433c:	d536      	bpl.n	80043ac <_printf_float+0x424>
 800433e:	2301      	movs	r3, #1
 8004340:	4642      	mov	r2, r8
 8004342:	4631      	mov	r1, r6
 8004344:	4628      	mov	r0, r5
 8004346:	47b8      	blx	r7
 8004348:	3001      	adds	r0, #1
 800434a:	f43f ae78 	beq.w	800403e <_printf_float+0xb6>
 800434e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004352:	4631      	mov	r1, r6
 8004354:	4628      	mov	r0, r5
 8004356:	47b8      	blx	r7
 8004358:	3001      	adds	r0, #1
 800435a:	f43f ae70 	beq.w	800403e <_printf_float+0xb6>
 800435e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004362:	2200      	movs	r2, #0
 8004364:	2300      	movs	r3, #0
 8004366:	f10a 3aff 	add.w	sl, sl, #4294967295
 800436a:	f7fc fbb5 	bl	8000ad8 <__aeabi_dcmpeq>
 800436e:	b9c0      	cbnz	r0, 80043a2 <_printf_float+0x41a>
 8004370:	4653      	mov	r3, sl
 8004372:	f108 0201 	add.w	r2, r8, #1
 8004376:	4631      	mov	r1, r6
 8004378:	4628      	mov	r0, r5
 800437a:	47b8      	blx	r7
 800437c:	3001      	adds	r0, #1
 800437e:	d10c      	bne.n	800439a <_printf_float+0x412>
 8004380:	e65d      	b.n	800403e <_printf_float+0xb6>
 8004382:	2301      	movs	r3, #1
 8004384:	465a      	mov	r2, fp
 8004386:	4631      	mov	r1, r6
 8004388:	4628      	mov	r0, r5
 800438a:	47b8      	blx	r7
 800438c:	3001      	adds	r0, #1
 800438e:	f43f ae56 	beq.w	800403e <_printf_float+0xb6>
 8004392:	f108 0801 	add.w	r8, r8, #1
 8004396:	45d0      	cmp	r8, sl
 8004398:	dbf3      	blt.n	8004382 <_printf_float+0x3fa>
 800439a:	464b      	mov	r3, r9
 800439c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80043a0:	e6df      	b.n	8004162 <_printf_float+0x1da>
 80043a2:	f04f 0800 	mov.w	r8, #0
 80043a6:	f104 0b1a 	add.w	fp, r4, #26
 80043aa:	e7f4      	b.n	8004396 <_printf_float+0x40e>
 80043ac:	2301      	movs	r3, #1
 80043ae:	4642      	mov	r2, r8
 80043b0:	e7e1      	b.n	8004376 <_printf_float+0x3ee>
 80043b2:	2301      	movs	r3, #1
 80043b4:	464a      	mov	r2, r9
 80043b6:	4631      	mov	r1, r6
 80043b8:	4628      	mov	r0, r5
 80043ba:	47b8      	blx	r7
 80043bc:	3001      	adds	r0, #1
 80043be:	f43f ae3e 	beq.w	800403e <_printf_float+0xb6>
 80043c2:	f108 0801 	add.w	r8, r8, #1
 80043c6:	68e3      	ldr	r3, [r4, #12]
 80043c8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80043ca:	1a5b      	subs	r3, r3, r1
 80043cc:	4543      	cmp	r3, r8
 80043ce:	dcf0      	bgt.n	80043b2 <_printf_float+0x42a>
 80043d0:	e6fc      	b.n	80041cc <_printf_float+0x244>
 80043d2:	f04f 0800 	mov.w	r8, #0
 80043d6:	f104 0919 	add.w	r9, r4, #25
 80043da:	e7f4      	b.n	80043c6 <_printf_float+0x43e>

080043dc <_printf_common>:
 80043dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80043e0:	4616      	mov	r6, r2
 80043e2:	4698      	mov	r8, r3
 80043e4:	688a      	ldr	r2, [r1, #8]
 80043e6:	690b      	ldr	r3, [r1, #16]
 80043e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80043ec:	4293      	cmp	r3, r2
 80043ee:	bfb8      	it	lt
 80043f0:	4613      	movlt	r3, r2
 80043f2:	6033      	str	r3, [r6, #0]
 80043f4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80043f8:	4607      	mov	r7, r0
 80043fa:	460c      	mov	r4, r1
 80043fc:	b10a      	cbz	r2, 8004402 <_printf_common+0x26>
 80043fe:	3301      	adds	r3, #1
 8004400:	6033      	str	r3, [r6, #0]
 8004402:	6823      	ldr	r3, [r4, #0]
 8004404:	0699      	lsls	r1, r3, #26
 8004406:	bf42      	ittt	mi
 8004408:	6833      	ldrmi	r3, [r6, #0]
 800440a:	3302      	addmi	r3, #2
 800440c:	6033      	strmi	r3, [r6, #0]
 800440e:	6825      	ldr	r5, [r4, #0]
 8004410:	f015 0506 	ands.w	r5, r5, #6
 8004414:	d106      	bne.n	8004424 <_printf_common+0x48>
 8004416:	f104 0a19 	add.w	sl, r4, #25
 800441a:	68e3      	ldr	r3, [r4, #12]
 800441c:	6832      	ldr	r2, [r6, #0]
 800441e:	1a9b      	subs	r3, r3, r2
 8004420:	42ab      	cmp	r3, r5
 8004422:	dc26      	bgt.n	8004472 <_printf_common+0x96>
 8004424:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004428:	6822      	ldr	r2, [r4, #0]
 800442a:	3b00      	subs	r3, #0
 800442c:	bf18      	it	ne
 800442e:	2301      	movne	r3, #1
 8004430:	0692      	lsls	r2, r2, #26
 8004432:	d42b      	bmi.n	800448c <_printf_common+0xb0>
 8004434:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004438:	4641      	mov	r1, r8
 800443a:	4638      	mov	r0, r7
 800443c:	47c8      	blx	r9
 800443e:	3001      	adds	r0, #1
 8004440:	d01e      	beq.n	8004480 <_printf_common+0xa4>
 8004442:	6823      	ldr	r3, [r4, #0]
 8004444:	6922      	ldr	r2, [r4, #16]
 8004446:	f003 0306 	and.w	r3, r3, #6
 800444a:	2b04      	cmp	r3, #4
 800444c:	bf02      	ittt	eq
 800444e:	68e5      	ldreq	r5, [r4, #12]
 8004450:	6833      	ldreq	r3, [r6, #0]
 8004452:	1aed      	subeq	r5, r5, r3
 8004454:	68a3      	ldr	r3, [r4, #8]
 8004456:	bf0c      	ite	eq
 8004458:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800445c:	2500      	movne	r5, #0
 800445e:	4293      	cmp	r3, r2
 8004460:	bfc4      	itt	gt
 8004462:	1a9b      	subgt	r3, r3, r2
 8004464:	18ed      	addgt	r5, r5, r3
 8004466:	2600      	movs	r6, #0
 8004468:	341a      	adds	r4, #26
 800446a:	42b5      	cmp	r5, r6
 800446c:	d11a      	bne.n	80044a4 <_printf_common+0xc8>
 800446e:	2000      	movs	r0, #0
 8004470:	e008      	b.n	8004484 <_printf_common+0xa8>
 8004472:	2301      	movs	r3, #1
 8004474:	4652      	mov	r2, sl
 8004476:	4641      	mov	r1, r8
 8004478:	4638      	mov	r0, r7
 800447a:	47c8      	blx	r9
 800447c:	3001      	adds	r0, #1
 800447e:	d103      	bne.n	8004488 <_printf_common+0xac>
 8004480:	f04f 30ff 	mov.w	r0, #4294967295
 8004484:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004488:	3501      	adds	r5, #1
 800448a:	e7c6      	b.n	800441a <_printf_common+0x3e>
 800448c:	18e1      	adds	r1, r4, r3
 800448e:	1c5a      	adds	r2, r3, #1
 8004490:	2030      	movs	r0, #48	@ 0x30
 8004492:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004496:	4422      	add	r2, r4
 8004498:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800449c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80044a0:	3302      	adds	r3, #2
 80044a2:	e7c7      	b.n	8004434 <_printf_common+0x58>
 80044a4:	2301      	movs	r3, #1
 80044a6:	4622      	mov	r2, r4
 80044a8:	4641      	mov	r1, r8
 80044aa:	4638      	mov	r0, r7
 80044ac:	47c8      	blx	r9
 80044ae:	3001      	adds	r0, #1
 80044b0:	d0e6      	beq.n	8004480 <_printf_common+0xa4>
 80044b2:	3601      	adds	r6, #1
 80044b4:	e7d9      	b.n	800446a <_printf_common+0x8e>
	...

080044b8 <_printf_i>:
 80044b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80044bc:	7e0f      	ldrb	r7, [r1, #24]
 80044be:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80044c0:	2f78      	cmp	r7, #120	@ 0x78
 80044c2:	4691      	mov	r9, r2
 80044c4:	4680      	mov	r8, r0
 80044c6:	460c      	mov	r4, r1
 80044c8:	469a      	mov	sl, r3
 80044ca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80044ce:	d807      	bhi.n	80044e0 <_printf_i+0x28>
 80044d0:	2f62      	cmp	r7, #98	@ 0x62
 80044d2:	d80a      	bhi.n	80044ea <_printf_i+0x32>
 80044d4:	2f00      	cmp	r7, #0
 80044d6:	f000 80d1 	beq.w	800467c <_printf_i+0x1c4>
 80044da:	2f58      	cmp	r7, #88	@ 0x58
 80044dc:	f000 80b8 	beq.w	8004650 <_printf_i+0x198>
 80044e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80044e4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80044e8:	e03a      	b.n	8004560 <_printf_i+0xa8>
 80044ea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80044ee:	2b15      	cmp	r3, #21
 80044f0:	d8f6      	bhi.n	80044e0 <_printf_i+0x28>
 80044f2:	a101      	add	r1, pc, #4	@ (adr r1, 80044f8 <_printf_i+0x40>)
 80044f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80044f8:	08004551 	.word	0x08004551
 80044fc:	08004565 	.word	0x08004565
 8004500:	080044e1 	.word	0x080044e1
 8004504:	080044e1 	.word	0x080044e1
 8004508:	080044e1 	.word	0x080044e1
 800450c:	080044e1 	.word	0x080044e1
 8004510:	08004565 	.word	0x08004565
 8004514:	080044e1 	.word	0x080044e1
 8004518:	080044e1 	.word	0x080044e1
 800451c:	080044e1 	.word	0x080044e1
 8004520:	080044e1 	.word	0x080044e1
 8004524:	08004663 	.word	0x08004663
 8004528:	0800458f 	.word	0x0800458f
 800452c:	0800461d 	.word	0x0800461d
 8004530:	080044e1 	.word	0x080044e1
 8004534:	080044e1 	.word	0x080044e1
 8004538:	08004685 	.word	0x08004685
 800453c:	080044e1 	.word	0x080044e1
 8004540:	0800458f 	.word	0x0800458f
 8004544:	080044e1 	.word	0x080044e1
 8004548:	080044e1 	.word	0x080044e1
 800454c:	08004625 	.word	0x08004625
 8004550:	6833      	ldr	r3, [r6, #0]
 8004552:	1d1a      	adds	r2, r3, #4
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	6032      	str	r2, [r6, #0]
 8004558:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800455c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004560:	2301      	movs	r3, #1
 8004562:	e09c      	b.n	800469e <_printf_i+0x1e6>
 8004564:	6833      	ldr	r3, [r6, #0]
 8004566:	6820      	ldr	r0, [r4, #0]
 8004568:	1d19      	adds	r1, r3, #4
 800456a:	6031      	str	r1, [r6, #0]
 800456c:	0606      	lsls	r6, r0, #24
 800456e:	d501      	bpl.n	8004574 <_printf_i+0xbc>
 8004570:	681d      	ldr	r5, [r3, #0]
 8004572:	e003      	b.n	800457c <_printf_i+0xc4>
 8004574:	0645      	lsls	r5, r0, #25
 8004576:	d5fb      	bpl.n	8004570 <_printf_i+0xb8>
 8004578:	f9b3 5000 	ldrsh.w	r5, [r3]
 800457c:	2d00      	cmp	r5, #0
 800457e:	da03      	bge.n	8004588 <_printf_i+0xd0>
 8004580:	232d      	movs	r3, #45	@ 0x2d
 8004582:	426d      	negs	r5, r5
 8004584:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004588:	4858      	ldr	r0, [pc, #352]	@ (80046ec <_printf_i+0x234>)
 800458a:	230a      	movs	r3, #10
 800458c:	e011      	b.n	80045b2 <_printf_i+0xfa>
 800458e:	6821      	ldr	r1, [r4, #0]
 8004590:	6833      	ldr	r3, [r6, #0]
 8004592:	0608      	lsls	r0, r1, #24
 8004594:	f853 5b04 	ldr.w	r5, [r3], #4
 8004598:	d402      	bmi.n	80045a0 <_printf_i+0xe8>
 800459a:	0649      	lsls	r1, r1, #25
 800459c:	bf48      	it	mi
 800459e:	b2ad      	uxthmi	r5, r5
 80045a0:	2f6f      	cmp	r7, #111	@ 0x6f
 80045a2:	4852      	ldr	r0, [pc, #328]	@ (80046ec <_printf_i+0x234>)
 80045a4:	6033      	str	r3, [r6, #0]
 80045a6:	bf14      	ite	ne
 80045a8:	230a      	movne	r3, #10
 80045aa:	2308      	moveq	r3, #8
 80045ac:	2100      	movs	r1, #0
 80045ae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80045b2:	6866      	ldr	r6, [r4, #4]
 80045b4:	60a6      	str	r6, [r4, #8]
 80045b6:	2e00      	cmp	r6, #0
 80045b8:	db05      	blt.n	80045c6 <_printf_i+0x10e>
 80045ba:	6821      	ldr	r1, [r4, #0]
 80045bc:	432e      	orrs	r6, r5
 80045be:	f021 0104 	bic.w	r1, r1, #4
 80045c2:	6021      	str	r1, [r4, #0]
 80045c4:	d04b      	beq.n	800465e <_printf_i+0x1a6>
 80045c6:	4616      	mov	r6, r2
 80045c8:	fbb5 f1f3 	udiv	r1, r5, r3
 80045cc:	fb03 5711 	mls	r7, r3, r1, r5
 80045d0:	5dc7      	ldrb	r7, [r0, r7]
 80045d2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80045d6:	462f      	mov	r7, r5
 80045d8:	42bb      	cmp	r3, r7
 80045da:	460d      	mov	r5, r1
 80045dc:	d9f4      	bls.n	80045c8 <_printf_i+0x110>
 80045de:	2b08      	cmp	r3, #8
 80045e0:	d10b      	bne.n	80045fa <_printf_i+0x142>
 80045e2:	6823      	ldr	r3, [r4, #0]
 80045e4:	07df      	lsls	r7, r3, #31
 80045e6:	d508      	bpl.n	80045fa <_printf_i+0x142>
 80045e8:	6923      	ldr	r3, [r4, #16]
 80045ea:	6861      	ldr	r1, [r4, #4]
 80045ec:	4299      	cmp	r1, r3
 80045ee:	bfde      	ittt	le
 80045f0:	2330      	movle	r3, #48	@ 0x30
 80045f2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80045f6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80045fa:	1b92      	subs	r2, r2, r6
 80045fc:	6122      	str	r2, [r4, #16]
 80045fe:	f8cd a000 	str.w	sl, [sp]
 8004602:	464b      	mov	r3, r9
 8004604:	aa03      	add	r2, sp, #12
 8004606:	4621      	mov	r1, r4
 8004608:	4640      	mov	r0, r8
 800460a:	f7ff fee7 	bl	80043dc <_printf_common>
 800460e:	3001      	adds	r0, #1
 8004610:	d14a      	bne.n	80046a8 <_printf_i+0x1f0>
 8004612:	f04f 30ff 	mov.w	r0, #4294967295
 8004616:	b004      	add	sp, #16
 8004618:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800461c:	6823      	ldr	r3, [r4, #0]
 800461e:	f043 0320 	orr.w	r3, r3, #32
 8004622:	6023      	str	r3, [r4, #0]
 8004624:	4832      	ldr	r0, [pc, #200]	@ (80046f0 <_printf_i+0x238>)
 8004626:	2778      	movs	r7, #120	@ 0x78
 8004628:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800462c:	6823      	ldr	r3, [r4, #0]
 800462e:	6831      	ldr	r1, [r6, #0]
 8004630:	061f      	lsls	r7, r3, #24
 8004632:	f851 5b04 	ldr.w	r5, [r1], #4
 8004636:	d402      	bmi.n	800463e <_printf_i+0x186>
 8004638:	065f      	lsls	r7, r3, #25
 800463a:	bf48      	it	mi
 800463c:	b2ad      	uxthmi	r5, r5
 800463e:	6031      	str	r1, [r6, #0]
 8004640:	07d9      	lsls	r1, r3, #31
 8004642:	bf44      	itt	mi
 8004644:	f043 0320 	orrmi.w	r3, r3, #32
 8004648:	6023      	strmi	r3, [r4, #0]
 800464a:	b11d      	cbz	r5, 8004654 <_printf_i+0x19c>
 800464c:	2310      	movs	r3, #16
 800464e:	e7ad      	b.n	80045ac <_printf_i+0xf4>
 8004650:	4826      	ldr	r0, [pc, #152]	@ (80046ec <_printf_i+0x234>)
 8004652:	e7e9      	b.n	8004628 <_printf_i+0x170>
 8004654:	6823      	ldr	r3, [r4, #0]
 8004656:	f023 0320 	bic.w	r3, r3, #32
 800465a:	6023      	str	r3, [r4, #0]
 800465c:	e7f6      	b.n	800464c <_printf_i+0x194>
 800465e:	4616      	mov	r6, r2
 8004660:	e7bd      	b.n	80045de <_printf_i+0x126>
 8004662:	6833      	ldr	r3, [r6, #0]
 8004664:	6825      	ldr	r5, [r4, #0]
 8004666:	6961      	ldr	r1, [r4, #20]
 8004668:	1d18      	adds	r0, r3, #4
 800466a:	6030      	str	r0, [r6, #0]
 800466c:	062e      	lsls	r6, r5, #24
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	d501      	bpl.n	8004676 <_printf_i+0x1be>
 8004672:	6019      	str	r1, [r3, #0]
 8004674:	e002      	b.n	800467c <_printf_i+0x1c4>
 8004676:	0668      	lsls	r0, r5, #25
 8004678:	d5fb      	bpl.n	8004672 <_printf_i+0x1ba>
 800467a:	8019      	strh	r1, [r3, #0]
 800467c:	2300      	movs	r3, #0
 800467e:	6123      	str	r3, [r4, #16]
 8004680:	4616      	mov	r6, r2
 8004682:	e7bc      	b.n	80045fe <_printf_i+0x146>
 8004684:	6833      	ldr	r3, [r6, #0]
 8004686:	1d1a      	adds	r2, r3, #4
 8004688:	6032      	str	r2, [r6, #0]
 800468a:	681e      	ldr	r6, [r3, #0]
 800468c:	6862      	ldr	r2, [r4, #4]
 800468e:	2100      	movs	r1, #0
 8004690:	4630      	mov	r0, r6
 8004692:	f7fb fda5 	bl	80001e0 <memchr>
 8004696:	b108      	cbz	r0, 800469c <_printf_i+0x1e4>
 8004698:	1b80      	subs	r0, r0, r6
 800469a:	6060      	str	r0, [r4, #4]
 800469c:	6863      	ldr	r3, [r4, #4]
 800469e:	6123      	str	r3, [r4, #16]
 80046a0:	2300      	movs	r3, #0
 80046a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80046a6:	e7aa      	b.n	80045fe <_printf_i+0x146>
 80046a8:	6923      	ldr	r3, [r4, #16]
 80046aa:	4632      	mov	r2, r6
 80046ac:	4649      	mov	r1, r9
 80046ae:	4640      	mov	r0, r8
 80046b0:	47d0      	blx	sl
 80046b2:	3001      	adds	r0, #1
 80046b4:	d0ad      	beq.n	8004612 <_printf_i+0x15a>
 80046b6:	6823      	ldr	r3, [r4, #0]
 80046b8:	079b      	lsls	r3, r3, #30
 80046ba:	d413      	bmi.n	80046e4 <_printf_i+0x22c>
 80046bc:	68e0      	ldr	r0, [r4, #12]
 80046be:	9b03      	ldr	r3, [sp, #12]
 80046c0:	4298      	cmp	r0, r3
 80046c2:	bfb8      	it	lt
 80046c4:	4618      	movlt	r0, r3
 80046c6:	e7a6      	b.n	8004616 <_printf_i+0x15e>
 80046c8:	2301      	movs	r3, #1
 80046ca:	4632      	mov	r2, r6
 80046cc:	4649      	mov	r1, r9
 80046ce:	4640      	mov	r0, r8
 80046d0:	47d0      	blx	sl
 80046d2:	3001      	adds	r0, #1
 80046d4:	d09d      	beq.n	8004612 <_printf_i+0x15a>
 80046d6:	3501      	adds	r5, #1
 80046d8:	68e3      	ldr	r3, [r4, #12]
 80046da:	9903      	ldr	r1, [sp, #12]
 80046dc:	1a5b      	subs	r3, r3, r1
 80046de:	42ab      	cmp	r3, r5
 80046e0:	dcf2      	bgt.n	80046c8 <_printf_i+0x210>
 80046e2:	e7eb      	b.n	80046bc <_printf_i+0x204>
 80046e4:	2500      	movs	r5, #0
 80046e6:	f104 0619 	add.w	r6, r4, #25
 80046ea:	e7f5      	b.n	80046d8 <_printf_i+0x220>
 80046ec:	0800885a 	.word	0x0800885a
 80046f0:	0800886b 	.word	0x0800886b

080046f4 <_scanf_float>:
 80046f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046f8:	b087      	sub	sp, #28
 80046fa:	4691      	mov	r9, r2
 80046fc:	9303      	str	r3, [sp, #12]
 80046fe:	688b      	ldr	r3, [r1, #8]
 8004700:	1e5a      	subs	r2, r3, #1
 8004702:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8004706:	bf81      	itttt	hi
 8004708:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800470c:	eb03 0b05 	addhi.w	fp, r3, r5
 8004710:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8004714:	608b      	strhi	r3, [r1, #8]
 8004716:	680b      	ldr	r3, [r1, #0]
 8004718:	460a      	mov	r2, r1
 800471a:	f04f 0500 	mov.w	r5, #0
 800471e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8004722:	f842 3b1c 	str.w	r3, [r2], #28
 8004726:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800472a:	4680      	mov	r8, r0
 800472c:	460c      	mov	r4, r1
 800472e:	bf98      	it	ls
 8004730:	f04f 0b00 	movls.w	fp, #0
 8004734:	9201      	str	r2, [sp, #4]
 8004736:	4616      	mov	r6, r2
 8004738:	46aa      	mov	sl, r5
 800473a:	462f      	mov	r7, r5
 800473c:	9502      	str	r5, [sp, #8]
 800473e:	68a2      	ldr	r2, [r4, #8]
 8004740:	b15a      	cbz	r2, 800475a <_scanf_float+0x66>
 8004742:	f8d9 3000 	ldr.w	r3, [r9]
 8004746:	781b      	ldrb	r3, [r3, #0]
 8004748:	2b4e      	cmp	r3, #78	@ 0x4e
 800474a:	d863      	bhi.n	8004814 <_scanf_float+0x120>
 800474c:	2b40      	cmp	r3, #64	@ 0x40
 800474e:	d83b      	bhi.n	80047c8 <_scanf_float+0xd4>
 8004750:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8004754:	b2c8      	uxtb	r0, r1
 8004756:	280e      	cmp	r0, #14
 8004758:	d939      	bls.n	80047ce <_scanf_float+0xda>
 800475a:	b11f      	cbz	r7, 8004764 <_scanf_float+0x70>
 800475c:	6823      	ldr	r3, [r4, #0]
 800475e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004762:	6023      	str	r3, [r4, #0]
 8004764:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004768:	f1ba 0f01 	cmp.w	sl, #1
 800476c:	f200 8114 	bhi.w	8004998 <_scanf_float+0x2a4>
 8004770:	9b01      	ldr	r3, [sp, #4]
 8004772:	429e      	cmp	r6, r3
 8004774:	f200 8105 	bhi.w	8004982 <_scanf_float+0x28e>
 8004778:	2001      	movs	r0, #1
 800477a:	b007      	add	sp, #28
 800477c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004780:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8004784:	2a0d      	cmp	r2, #13
 8004786:	d8e8      	bhi.n	800475a <_scanf_float+0x66>
 8004788:	a101      	add	r1, pc, #4	@ (adr r1, 8004790 <_scanf_float+0x9c>)
 800478a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800478e:	bf00      	nop
 8004790:	080048d9 	.word	0x080048d9
 8004794:	0800475b 	.word	0x0800475b
 8004798:	0800475b 	.word	0x0800475b
 800479c:	0800475b 	.word	0x0800475b
 80047a0:	08004935 	.word	0x08004935
 80047a4:	0800490f 	.word	0x0800490f
 80047a8:	0800475b 	.word	0x0800475b
 80047ac:	0800475b 	.word	0x0800475b
 80047b0:	080048e7 	.word	0x080048e7
 80047b4:	0800475b 	.word	0x0800475b
 80047b8:	0800475b 	.word	0x0800475b
 80047bc:	0800475b 	.word	0x0800475b
 80047c0:	0800475b 	.word	0x0800475b
 80047c4:	080048a3 	.word	0x080048a3
 80047c8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80047cc:	e7da      	b.n	8004784 <_scanf_float+0x90>
 80047ce:	290e      	cmp	r1, #14
 80047d0:	d8c3      	bhi.n	800475a <_scanf_float+0x66>
 80047d2:	a001      	add	r0, pc, #4	@ (adr r0, 80047d8 <_scanf_float+0xe4>)
 80047d4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80047d8:	08004893 	.word	0x08004893
 80047dc:	0800475b 	.word	0x0800475b
 80047e0:	08004893 	.word	0x08004893
 80047e4:	08004923 	.word	0x08004923
 80047e8:	0800475b 	.word	0x0800475b
 80047ec:	08004835 	.word	0x08004835
 80047f0:	08004879 	.word	0x08004879
 80047f4:	08004879 	.word	0x08004879
 80047f8:	08004879 	.word	0x08004879
 80047fc:	08004879 	.word	0x08004879
 8004800:	08004879 	.word	0x08004879
 8004804:	08004879 	.word	0x08004879
 8004808:	08004879 	.word	0x08004879
 800480c:	08004879 	.word	0x08004879
 8004810:	08004879 	.word	0x08004879
 8004814:	2b6e      	cmp	r3, #110	@ 0x6e
 8004816:	d809      	bhi.n	800482c <_scanf_float+0x138>
 8004818:	2b60      	cmp	r3, #96	@ 0x60
 800481a:	d8b1      	bhi.n	8004780 <_scanf_float+0x8c>
 800481c:	2b54      	cmp	r3, #84	@ 0x54
 800481e:	d07b      	beq.n	8004918 <_scanf_float+0x224>
 8004820:	2b59      	cmp	r3, #89	@ 0x59
 8004822:	d19a      	bne.n	800475a <_scanf_float+0x66>
 8004824:	2d07      	cmp	r5, #7
 8004826:	d198      	bne.n	800475a <_scanf_float+0x66>
 8004828:	2508      	movs	r5, #8
 800482a:	e02f      	b.n	800488c <_scanf_float+0x198>
 800482c:	2b74      	cmp	r3, #116	@ 0x74
 800482e:	d073      	beq.n	8004918 <_scanf_float+0x224>
 8004830:	2b79      	cmp	r3, #121	@ 0x79
 8004832:	e7f6      	b.n	8004822 <_scanf_float+0x12e>
 8004834:	6821      	ldr	r1, [r4, #0]
 8004836:	05c8      	lsls	r0, r1, #23
 8004838:	d51e      	bpl.n	8004878 <_scanf_float+0x184>
 800483a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800483e:	6021      	str	r1, [r4, #0]
 8004840:	3701      	adds	r7, #1
 8004842:	f1bb 0f00 	cmp.w	fp, #0
 8004846:	d003      	beq.n	8004850 <_scanf_float+0x15c>
 8004848:	3201      	adds	r2, #1
 800484a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800484e:	60a2      	str	r2, [r4, #8]
 8004850:	68a3      	ldr	r3, [r4, #8]
 8004852:	3b01      	subs	r3, #1
 8004854:	60a3      	str	r3, [r4, #8]
 8004856:	6923      	ldr	r3, [r4, #16]
 8004858:	3301      	adds	r3, #1
 800485a:	6123      	str	r3, [r4, #16]
 800485c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8004860:	3b01      	subs	r3, #1
 8004862:	2b00      	cmp	r3, #0
 8004864:	f8c9 3004 	str.w	r3, [r9, #4]
 8004868:	f340 8082 	ble.w	8004970 <_scanf_float+0x27c>
 800486c:	f8d9 3000 	ldr.w	r3, [r9]
 8004870:	3301      	adds	r3, #1
 8004872:	f8c9 3000 	str.w	r3, [r9]
 8004876:	e762      	b.n	800473e <_scanf_float+0x4a>
 8004878:	eb1a 0105 	adds.w	r1, sl, r5
 800487c:	f47f af6d 	bne.w	800475a <_scanf_float+0x66>
 8004880:	6822      	ldr	r2, [r4, #0]
 8004882:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8004886:	6022      	str	r2, [r4, #0]
 8004888:	460d      	mov	r5, r1
 800488a:	468a      	mov	sl, r1
 800488c:	f806 3b01 	strb.w	r3, [r6], #1
 8004890:	e7de      	b.n	8004850 <_scanf_float+0x15c>
 8004892:	6822      	ldr	r2, [r4, #0]
 8004894:	0610      	lsls	r0, r2, #24
 8004896:	f57f af60 	bpl.w	800475a <_scanf_float+0x66>
 800489a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800489e:	6022      	str	r2, [r4, #0]
 80048a0:	e7f4      	b.n	800488c <_scanf_float+0x198>
 80048a2:	f1ba 0f00 	cmp.w	sl, #0
 80048a6:	d10c      	bne.n	80048c2 <_scanf_float+0x1ce>
 80048a8:	b977      	cbnz	r7, 80048c8 <_scanf_float+0x1d4>
 80048aa:	6822      	ldr	r2, [r4, #0]
 80048ac:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80048b0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80048b4:	d108      	bne.n	80048c8 <_scanf_float+0x1d4>
 80048b6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80048ba:	6022      	str	r2, [r4, #0]
 80048bc:	f04f 0a01 	mov.w	sl, #1
 80048c0:	e7e4      	b.n	800488c <_scanf_float+0x198>
 80048c2:	f1ba 0f02 	cmp.w	sl, #2
 80048c6:	d050      	beq.n	800496a <_scanf_float+0x276>
 80048c8:	2d01      	cmp	r5, #1
 80048ca:	d002      	beq.n	80048d2 <_scanf_float+0x1de>
 80048cc:	2d04      	cmp	r5, #4
 80048ce:	f47f af44 	bne.w	800475a <_scanf_float+0x66>
 80048d2:	3501      	adds	r5, #1
 80048d4:	b2ed      	uxtb	r5, r5
 80048d6:	e7d9      	b.n	800488c <_scanf_float+0x198>
 80048d8:	f1ba 0f01 	cmp.w	sl, #1
 80048dc:	f47f af3d 	bne.w	800475a <_scanf_float+0x66>
 80048e0:	f04f 0a02 	mov.w	sl, #2
 80048e4:	e7d2      	b.n	800488c <_scanf_float+0x198>
 80048e6:	b975      	cbnz	r5, 8004906 <_scanf_float+0x212>
 80048e8:	2f00      	cmp	r7, #0
 80048ea:	f47f af37 	bne.w	800475c <_scanf_float+0x68>
 80048ee:	6822      	ldr	r2, [r4, #0]
 80048f0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80048f4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80048f8:	f040 8103 	bne.w	8004b02 <_scanf_float+0x40e>
 80048fc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004900:	6022      	str	r2, [r4, #0]
 8004902:	2501      	movs	r5, #1
 8004904:	e7c2      	b.n	800488c <_scanf_float+0x198>
 8004906:	2d03      	cmp	r5, #3
 8004908:	d0e3      	beq.n	80048d2 <_scanf_float+0x1de>
 800490a:	2d05      	cmp	r5, #5
 800490c:	e7df      	b.n	80048ce <_scanf_float+0x1da>
 800490e:	2d02      	cmp	r5, #2
 8004910:	f47f af23 	bne.w	800475a <_scanf_float+0x66>
 8004914:	2503      	movs	r5, #3
 8004916:	e7b9      	b.n	800488c <_scanf_float+0x198>
 8004918:	2d06      	cmp	r5, #6
 800491a:	f47f af1e 	bne.w	800475a <_scanf_float+0x66>
 800491e:	2507      	movs	r5, #7
 8004920:	e7b4      	b.n	800488c <_scanf_float+0x198>
 8004922:	6822      	ldr	r2, [r4, #0]
 8004924:	0591      	lsls	r1, r2, #22
 8004926:	f57f af18 	bpl.w	800475a <_scanf_float+0x66>
 800492a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800492e:	6022      	str	r2, [r4, #0]
 8004930:	9702      	str	r7, [sp, #8]
 8004932:	e7ab      	b.n	800488c <_scanf_float+0x198>
 8004934:	6822      	ldr	r2, [r4, #0]
 8004936:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800493a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800493e:	d005      	beq.n	800494c <_scanf_float+0x258>
 8004940:	0550      	lsls	r0, r2, #21
 8004942:	f57f af0a 	bpl.w	800475a <_scanf_float+0x66>
 8004946:	2f00      	cmp	r7, #0
 8004948:	f000 80db 	beq.w	8004b02 <_scanf_float+0x40e>
 800494c:	0591      	lsls	r1, r2, #22
 800494e:	bf58      	it	pl
 8004950:	9902      	ldrpl	r1, [sp, #8]
 8004952:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004956:	bf58      	it	pl
 8004958:	1a79      	subpl	r1, r7, r1
 800495a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800495e:	bf58      	it	pl
 8004960:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004964:	6022      	str	r2, [r4, #0]
 8004966:	2700      	movs	r7, #0
 8004968:	e790      	b.n	800488c <_scanf_float+0x198>
 800496a:	f04f 0a03 	mov.w	sl, #3
 800496e:	e78d      	b.n	800488c <_scanf_float+0x198>
 8004970:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8004974:	4649      	mov	r1, r9
 8004976:	4640      	mov	r0, r8
 8004978:	4798      	blx	r3
 800497a:	2800      	cmp	r0, #0
 800497c:	f43f aedf 	beq.w	800473e <_scanf_float+0x4a>
 8004980:	e6eb      	b.n	800475a <_scanf_float+0x66>
 8004982:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004986:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800498a:	464a      	mov	r2, r9
 800498c:	4640      	mov	r0, r8
 800498e:	4798      	blx	r3
 8004990:	6923      	ldr	r3, [r4, #16]
 8004992:	3b01      	subs	r3, #1
 8004994:	6123      	str	r3, [r4, #16]
 8004996:	e6eb      	b.n	8004770 <_scanf_float+0x7c>
 8004998:	1e6b      	subs	r3, r5, #1
 800499a:	2b06      	cmp	r3, #6
 800499c:	d824      	bhi.n	80049e8 <_scanf_float+0x2f4>
 800499e:	2d02      	cmp	r5, #2
 80049a0:	d836      	bhi.n	8004a10 <_scanf_float+0x31c>
 80049a2:	9b01      	ldr	r3, [sp, #4]
 80049a4:	429e      	cmp	r6, r3
 80049a6:	f67f aee7 	bls.w	8004778 <_scanf_float+0x84>
 80049aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80049ae:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80049b2:	464a      	mov	r2, r9
 80049b4:	4640      	mov	r0, r8
 80049b6:	4798      	blx	r3
 80049b8:	6923      	ldr	r3, [r4, #16]
 80049ba:	3b01      	subs	r3, #1
 80049bc:	6123      	str	r3, [r4, #16]
 80049be:	e7f0      	b.n	80049a2 <_scanf_float+0x2ae>
 80049c0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80049c4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80049c8:	464a      	mov	r2, r9
 80049ca:	4640      	mov	r0, r8
 80049cc:	4798      	blx	r3
 80049ce:	6923      	ldr	r3, [r4, #16]
 80049d0:	3b01      	subs	r3, #1
 80049d2:	6123      	str	r3, [r4, #16]
 80049d4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80049d8:	fa5f fa8a 	uxtb.w	sl, sl
 80049dc:	f1ba 0f02 	cmp.w	sl, #2
 80049e0:	d1ee      	bne.n	80049c0 <_scanf_float+0x2cc>
 80049e2:	3d03      	subs	r5, #3
 80049e4:	b2ed      	uxtb	r5, r5
 80049e6:	1b76      	subs	r6, r6, r5
 80049e8:	6823      	ldr	r3, [r4, #0]
 80049ea:	05da      	lsls	r2, r3, #23
 80049ec:	d530      	bpl.n	8004a50 <_scanf_float+0x35c>
 80049ee:	055b      	lsls	r3, r3, #21
 80049f0:	d511      	bpl.n	8004a16 <_scanf_float+0x322>
 80049f2:	9b01      	ldr	r3, [sp, #4]
 80049f4:	429e      	cmp	r6, r3
 80049f6:	f67f aebf 	bls.w	8004778 <_scanf_float+0x84>
 80049fa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80049fe:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004a02:	464a      	mov	r2, r9
 8004a04:	4640      	mov	r0, r8
 8004a06:	4798      	blx	r3
 8004a08:	6923      	ldr	r3, [r4, #16]
 8004a0a:	3b01      	subs	r3, #1
 8004a0c:	6123      	str	r3, [r4, #16]
 8004a0e:	e7f0      	b.n	80049f2 <_scanf_float+0x2fe>
 8004a10:	46aa      	mov	sl, r5
 8004a12:	46b3      	mov	fp, r6
 8004a14:	e7de      	b.n	80049d4 <_scanf_float+0x2e0>
 8004a16:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8004a1a:	6923      	ldr	r3, [r4, #16]
 8004a1c:	2965      	cmp	r1, #101	@ 0x65
 8004a1e:	f103 33ff 	add.w	r3, r3, #4294967295
 8004a22:	f106 35ff 	add.w	r5, r6, #4294967295
 8004a26:	6123      	str	r3, [r4, #16]
 8004a28:	d00c      	beq.n	8004a44 <_scanf_float+0x350>
 8004a2a:	2945      	cmp	r1, #69	@ 0x45
 8004a2c:	d00a      	beq.n	8004a44 <_scanf_float+0x350>
 8004a2e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004a32:	464a      	mov	r2, r9
 8004a34:	4640      	mov	r0, r8
 8004a36:	4798      	blx	r3
 8004a38:	6923      	ldr	r3, [r4, #16]
 8004a3a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004a3e:	3b01      	subs	r3, #1
 8004a40:	1eb5      	subs	r5, r6, #2
 8004a42:	6123      	str	r3, [r4, #16]
 8004a44:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004a48:	464a      	mov	r2, r9
 8004a4a:	4640      	mov	r0, r8
 8004a4c:	4798      	blx	r3
 8004a4e:	462e      	mov	r6, r5
 8004a50:	6822      	ldr	r2, [r4, #0]
 8004a52:	f012 0210 	ands.w	r2, r2, #16
 8004a56:	d001      	beq.n	8004a5c <_scanf_float+0x368>
 8004a58:	2000      	movs	r0, #0
 8004a5a:	e68e      	b.n	800477a <_scanf_float+0x86>
 8004a5c:	7032      	strb	r2, [r6, #0]
 8004a5e:	6823      	ldr	r3, [r4, #0]
 8004a60:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004a64:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a68:	d125      	bne.n	8004ab6 <_scanf_float+0x3c2>
 8004a6a:	9b02      	ldr	r3, [sp, #8]
 8004a6c:	429f      	cmp	r7, r3
 8004a6e:	d00a      	beq.n	8004a86 <_scanf_float+0x392>
 8004a70:	1bda      	subs	r2, r3, r7
 8004a72:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8004a76:	429e      	cmp	r6, r3
 8004a78:	bf28      	it	cs
 8004a7a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8004a7e:	4922      	ldr	r1, [pc, #136]	@ (8004b08 <_scanf_float+0x414>)
 8004a80:	4630      	mov	r0, r6
 8004a82:	f000 f9c3 	bl	8004e0c <siprintf>
 8004a86:	9901      	ldr	r1, [sp, #4]
 8004a88:	2200      	movs	r2, #0
 8004a8a:	4640      	mov	r0, r8
 8004a8c:	f002 fcb0 	bl	80073f0 <_strtod_r>
 8004a90:	9b03      	ldr	r3, [sp, #12]
 8004a92:	6821      	ldr	r1, [r4, #0]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f011 0f02 	tst.w	r1, #2
 8004a9a:	ec57 6b10 	vmov	r6, r7, d0
 8004a9e:	f103 0204 	add.w	r2, r3, #4
 8004aa2:	d015      	beq.n	8004ad0 <_scanf_float+0x3dc>
 8004aa4:	9903      	ldr	r1, [sp, #12]
 8004aa6:	600a      	str	r2, [r1, #0]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	e9c3 6700 	strd	r6, r7, [r3]
 8004aae:	68e3      	ldr	r3, [r4, #12]
 8004ab0:	3301      	adds	r3, #1
 8004ab2:	60e3      	str	r3, [r4, #12]
 8004ab4:	e7d0      	b.n	8004a58 <_scanf_float+0x364>
 8004ab6:	9b04      	ldr	r3, [sp, #16]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d0e4      	beq.n	8004a86 <_scanf_float+0x392>
 8004abc:	9905      	ldr	r1, [sp, #20]
 8004abe:	230a      	movs	r3, #10
 8004ac0:	3101      	adds	r1, #1
 8004ac2:	4640      	mov	r0, r8
 8004ac4:	f002 fd14 	bl	80074f0 <_strtol_r>
 8004ac8:	9b04      	ldr	r3, [sp, #16]
 8004aca:	9e05      	ldr	r6, [sp, #20]
 8004acc:	1ac2      	subs	r2, r0, r3
 8004ace:	e7d0      	b.n	8004a72 <_scanf_float+0x37e>
 8004ad0:	f011 0f04 	tst.w	r1, #4
 8004ad4:	9903      	ldr	r1, [sp, #12]
 8004ad6:	600a      	str	r2, [r1, #0]
 8004ad8:	d1e6      	bne.n	8004aa8 <_scanf_float+0x3b4>
 8004ada:	681d      	ldr	r5, [r3, #0]
 8004adc:	4632      	mov	r2, r6
 8004ade:	463b      	mov	r3, r7
 8004ae0:	4630      	mov	r0, r6
 8004ae2:	4639      	mov	r1, r7
 8004ae4:	f7fc f82a 	bl	8000b3c <__aeabi_dcmpun>
 8004ae8:	b128      	cbz	r0, 8004af6 <_scanf_float+0x402>
 8004aea:	4808      	ldr	r0, [pc, #32]	@ (8004b0c <_scanf_float+0x418>)
 8004aec:	f000 fa74 	bl	8004fd8 <nanf>
 8004af0:	ed85 0a00 	vstr	s0, [r5]
 8004af4:	e7db      	b.n	8004aae <_scanf_float+0x3ba>
 8004af6:	4630      	mov	r0, r6
 8004af8:	4639      	mov	r1, r7
 8004afa:	f7fc f87d 	bl	8000bf8 <__aeabi_d2f>
 8004afe:	6028      	str	r0, [r5, #0]
 8004b00:	e7d5      	b.n	8004aae <_scanf_float+0x3ba>
 8004b02:	2700      	movs	r7, #0
 8004b04:	e62e      	b.n	8004764 <_scanf_float+0x70>
 8004b06:	bf00      	nop
 8004b08:	0800887c 	.word	0x0800887c
 8004b0c:	080089bd 	.word	0x080089bd

08004b10 <std>:
 8004b10:	2300      	movs	r3, #0
 8004b12:	b510      	push	{r4, lr}
 8004b14:	4604      	mov	r4, r0
 8004b16:	e9c0 3300 	strd	r3, r3, [r0]
 8004b1a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004b1e:	6083      	str	r3, [r0, #8]
 8004b20:	8181      	strh	r1, [r0, #12]
 8004b22:	6643      	str	r3, [r0, #100]	@ 0x64
 8004b24:	81c2      	strh	r2, [r0, #14]
 8004b26:	6183      	str	r3, [r0, #24]
 8004b28:	4619      	mov	r1, r3
 8004b2a:	2208      	movs	r2, #8
 8004b2c:	305c      	adds	r0, #92	@ 0x5c
 8004b2e:	f000 f9d2 	bl	8004ed6 <memset>
 8004b32:	4b0d      	ldr	r3, [pc, #52]	@ (8004b68 <std+0x58>)
 8004b34:	6263      	str	r3, [r4, #36]	@ 0x24
 8004b36:	4b0d      	ldr	r3, [pc, #52]	@ (8004b6c <std+0x5c>)
 8004b38:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004b3a:	4b0d      	ldr	r3, [pc, #52]	@ (8004b70 <std+0x60>)
 8004b3c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004b3e:	4b0d      	ldr	r3, [pc, #52]	@ (8004b74 <std+0x64>)
 8004b40:	6323      	str	r3, [r4, #48]	@ 0x30
 8004b42:	4b0d      	ldr	r3, [pc, #52]	@ (8004b78 <std+0x68>)
 8004b44:	6224      	str	r4, [r4, #32]
 8004b46:	429c      	cmp	r4, r3
 8004b48:	d006      	beq.n	8004b58 <std+0x48>
 8004b4a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004b4e:	4294      	cmp	r4, r2
 8004b50:	d002      	beq.n	8004b58 <std+0x48>
 8004b52:	33d0      	adds	r3, #208	@ 0xd0
 8004b54:	429c      	cmp	r4, r3
 8004b56:	d105      	bne.n	8004b64 <std+0x54>
 8004b58:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004b5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b60:	f000 ba36 	b.w	8004fd0 <__retarget_lock_init_recursive>
 8004b64:	bd10      	pop	{r4, pc}
 8004b66:	bf00      	nop
 8004b68:	08004e51 	.word	0x08004e51
 8004b6c:	08004e73 	.word	0x08004e73
 8004b70:	08004eab 	.word	0x08004eab
 8004b74:	08004ecf 	.word	0x08004ecf
 8004b78:	2000039c 	.word	0x2000039c

08004b7c <stdio_exit_handler>:
 8004b7c:	4a02      	ldr	r2, [pc, #8]	@ (8004b88 <stdio_exit_handler+0xc>)
 8004b7e:	4903      	ldr	r1, [pc, #12]	@ (8004b8c <stdio_exit_handler+0x10>)
 8004b80:	4803      	ldr	r0, [pc, #12]	@ (8004b90 <stdio_exit_handler+0x14>)
 8004b82:	f000 b869 	b.w	8004c58 <_fwalk_sglue>
 8004b86:	bf00      	nop
 8004b88:	20000014 	.word	0x20000014
 8004b8c:	080078ad 	.word	0x080078ad
 8004b90:	20000024 	.word	0x20000024

08004b94 <cleanup_stdio>:
 8004b94:	6841      	ldr	r1, [r0, #4]
 8004b96:	4b0c      	ldr	r3, [pc, #48]	@ (8004bc8 <cleanup_stdio+0x34>)
 8004b98:	4299      	cmp	r1, r3
 8004b9a:	b510      	push	{r4, lr}
 8004b9c:	4604      	mov	r4, r0
 8004b9e:	d001      	beq.n	8004ba4 <cleanup_stdio+0x10>
 8004ba0:	f002 fe84 	bl	80078ac <_fflush_r>
 8004ba4:	68a1      	ldr	r1, [r4, #8]
 8004ba6:	4b09      	ldr	r3, [pc, #36]	@ (8004bcc <cleanup_stdio+0x38>)
 8004ba8:	4299      	cmp	r1, r3
 8004baa:	d002      	beq.n	8004bb2 <cleanup_stdio+0x1e>
 8004bac:	4620      	mov	r0, r4
 8004bae:	f002 fe7d 	bl	80078ac <_fflush_r>
 8004bb2:	68e1      	ldr	r1, [r4, #12]
 8004bb4:	4b06      	ldr	r3, [pc, #24]	@ (8004bd0 <cleanup_stdio+0x3c>)
 8004bb6:	4299      	cmp	r1, r3
 8004bb8:	d004      	beq.n	8004bc4 <cleanup_stdio+0x30>
 8004bba:	4620      	mov	r0, r4
 8004bbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004bc0:	f002 be74 	b.w	80078ac <_fflush_r>
 8004bc4:	bd10      	pop	{r4, pc}
 8004bc6:	bf00      	nop
 8004bc8:	2000039c 	.word	0x2000039c
 8004bcc:	20000404 	.word	0x20000404
 8004bd0:	2000046c 	.word	0x2000046c

08004bd4 <global_stdio_init.part.0>:
 8004bd4:	b510      	push	{r4, lr}
 8004bd6:	4b0b      	ldr	r3, [pc, #44]	@ (8004c04 <global_stdio_init.part.0+0x30>)
 8004bd8:	4c0b      	ldr	r4, [pc, #44]	@ (8004c08 <global_stdio_init.part.0+0x34>)
 8004bda:	4a0c      	ldr	r2, [pc, #48]	@ (8004c0c <global_stdio_init.part.0+0x38>)
 8004bdc:	601a      	str	r2, [r3, #0]
 8004bde:	4620      	mov	r0, r4
 8004be0:	2200      	movs	r2, #0
 8004be2:	2104      	movs	r1, #4
 8004be4:	f7ff ff94 	bl	8004b10 <std>
 8004be8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004bec:	2201      	movs	r2, #1
 8004bee:	2109      	movs	r1, #9
 8004bf0:	f7ff ff8e 	bl	8004b10 <std>
 8004bf4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004bf8:	2202      	movs	r2, #2
 8004bfa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004bfe:	2112      	movs	r1, #18
 8004c00:	f7ff bf86 	b.w	8004b10 <std>
 8004c04:	200004d4 	.word	0x200004d4
 8004c08:	2000039c 	.word	0x2000039c
 8004c0c:	08004b7d 	.word	0x08004b7d

08004c10 <__sfp_lock_acquire>:
 8004c10:	4801      	ldr	r0, [pc, #4]	@ (8004c18 <__sfp_lock_acquire+0x8>)
 8004c12:	f000 b9de 	b.w	8004fd2 <__retarget_lock_acquire_recursive>
 8004c16:	bf00      	nop
 8004c18:	200004dd 	.word	0x200004dd

08004c1c <__sfp_lock_release>:
 8004c1c:	4801      	ldr	r0, [pc, #4]	@ (8004c24 <__sfp_lock_release+0x8>)
 8004c1e:	f000 b9d9 	b.w	8004fd4 <__retarget_lock_release_recursive>
 8004c22:	bf00      	nop
 8004c24:	200004dd 	.word	0x200004dd

08004c28 <__sinit>:
 8004c28:	b510      	push	{r4, lr}
 8004c2a:	4604      	mov	r4, r0
 8004c2c:	f7ff fff0 	bl	8004c10 <__sfp_lock_acquire>
 8004c30:	6a23      	ldr	r3, [r4, #32]
 8004c32:	b11b      	cbz	r3, 8004c3c <__sinit+0x14>
 8004c34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c38:	f7ff bff0 	b.w	8004c1c <__sfp_lock_release>
 8004c3c:	4b04      	ldr	r3, [pc, #16]	@ (8004c50 <__sinit+0x28>)
 8004c3e:	6223      	str	r3, [r4, #32]
 8004c40:	4b04      	ldr	r3, [pc, #16]	@ (8004c54 <__sinit+0x2c>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d1f5      	bne.n	8004c34 <__sinit+0xc>
 8004c48:	f7ff ffc4 	bl	8004bd4 <global_stdio_init.part.0>
 8004c4c:	e7f2      	b.n	8004c34 <__sinit+0xc>
 8004c4e:	bf00      	nop
 8004c50:	08004b95 	.word	0x08004b95
 8004c54:	200004d4 	.word	0x200004d4

08004c58 <_fwalk_sglue>:
 8004c58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004c5c:	4607      	mov	r7, r0
 8004c5e:	4688      	mov	r8, r1
 8004c60:	4614      	mov	r4, r2
 8004c62:	2600      	movs	r6, #0
 8004c64:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004c68:	f1b9 0901 	subs.w	r9, r9, #1
 8004c6c:	d505      	bpl.n	8004c7a <_fwalk_sglue+0x22>
 8004c6e:	6824      	ldr	r4, [r4, #0]
 8004c70:	2c00      	cmp	r4, #0
 8004c72:	d1f7      	bne.n	8004c64 <_fwalk_sglue+0xc>
 8004c74:	4630      	mov	r0, r6
 8004c76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004c7a:	89ab      	ldrh	r3, [r5, #12]
 8004c7c:	2b01      	cmp	r3, #1
 8004c7e:	d907      	bls.n	8004c90 <_fwalk_sglue+0x38>
 8004c80:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004c84:	3301      	adds	r3, #1
 8004c86:	d003      	beq.n	8004c90 <_fwalk_sglue+0x38>
 8004c88:	4629      	mov	r1, r5
 8004c8a:	4638      	mov	r0, r7
 8004c8c:	47c0      	blx	r8
 8004c8e:	4306      	orrs	r6, r0
 8004c90:	3568      	adds	r5, #104	@ 0x68
 8004c92:	e7e9      	b.n	8004c68 <_fwalk_sglue+0x10>

08004c94 <getchar>:
 8004c94:	4b02      	ldr	r3, [pc, #8]	@ (8004ca0 <getchar+0xc>)
 8004c96:	6818      	ldr	r0, [r3, #0]
 8004c98:	6841      	ldr	r1, [r0, #4]
 8004c9a:	f002 be2f 	b.w	80078fc <_getc_r>
 8004c9e:	bf00      	nop
 8004ca0:	20000020 	.word	0x20000020

08004ca4 <setvbuf>:
 8004ca4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004ca8:	461d      	mov	r5, r3
 8004caa:	4b57      	ldr	r3, [pc, #348]	@ (8004e08 <setvbuf+0x164>)
 8004cac:	681f      	ldr	r7, [r3, #0]
 8004cae:	4604      	mov	r4, r0
 8004cb0:	460e      	mov	r6, r1
 8004cb2:	4690      	mov	r8, r2
 8004cb4:	b127      	cbz	r7, 8004cc0 <setvbuf+0x1c>
 8004cb6:	6a3b      	ldr	r3, [r7, #32]
 8004cb8:	b913      	cbnz	r3, 8004cc0 <setvbuf+0x1c>
 8004cba:	4638      	mov	r0, r7
 8004cbc:	f7ff ffb4 	bl	8004c28 <__sinit>
 8004cc0:	f1b8 0f02 	cmp.w	r8, #2
 8004cc4:	d006      	beq.n	8004cd4 <setvbuf+0x30>
 8004cc6:	f1b8 0f01 	cmp.w	r8, #1
 8004cca:	f200 809a 	bhi.w	8004e02 <setvbuf+0x15e>
 8004cce:	2d00      	cmp	r5, #0
 8004cd0:	f2c0 8097 	blt.w	8004e02 <setvbuf+0x15e>
 8004cd4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004cd6:	07d9      	lsls	r1, r3, #31
 8004cd8:	d405      	bmi.n	8004ce6 <setvbuf+0x42>
 8004cda:	89a3      	ldrh	r3, [r4, #12]
 8004cdc:	059a      	lsls	r2, r3, #22
 8004cde:	d402      	bmi.n	8004ce6 <setvbuf+0x42>
 8004ce0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004ce2:	f000 f976 	bl	8004fd2 <__retarget_lock_acquire_recursive>
 8004ce6:	4621      	mov	r1, r4
 8004ce8:	4638      	mov	r0, r7
 8004cea:	f002 fddf 	bl	80078ac <_fflush_r>
 8004cee:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004cf0:	b141      	cbz	r1, 8004d04 <setvbuf+0x60>
 8004cf2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004cf6:	4299      	cmp	r1, r3
 8004cf8:	d002      	beq.n	8004d00 <setvbuf+0x5c>
 8004cfa:	4638      	mov	r0, r7
 8004cfc:	f000 ffcc 	bl	8005c98 <_free_r>
 8004d00:	2300      	movs	r3, #0
 8004d02:	6363      	str	r3, [r4, #52]	@ 0x34
 8004d04:	2300      	movs	r3, #0
 8004d06:	61a3      	str	r3, [r4, #24]
 8004d08:	6063      	str	r3, [r4, #4]
 8004d0a:	89a3      	ldrh	r3, [r4, #12]
 8004d0c:	061b      	lsls	r3, r3, #24
 8004d0e:	d503      	bpl.n	8004d18 <setvbuf+0x74>
 8004d10:	6921      	ldr	r1, [r4, #16]
 8004d12:	4638      	mov	r0, r7
 8004d14:	f000 ffc0 	bl	8005c98 <_free_r>
 8004d18:	89a3      	ldrh	r3, [r4, #12]
 8004d1a:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8004d1e:	f023 0303 	bic.w	r3, r3, #3
 8004d22:	f1b8 0f02 	cmp.w	r8, #2
 8004d26:	81a3      	strh	r3, [r4, #12]
 8004d28:	d061      	beq.n	8004dee <setvbuf+0x14a>
 8004d2a:	ab01      	add	r3, sp, #4
 8004d2c:	466a      	mov	r2, sp
 8004d2e:	4621      	mov	r1, r4
 8004d30:	4638      	mov	r0, r7
 8004d32:	f002 fe0e 	bl	8007952 <__swhatbuf_r>
 8004d36:	89a3      	ldrh	r3, [r4, #12]
 8004d38:	4318      	orrs	r0, r3
 8004d3a:	81a0      	strh	r0, [r4, #12]
 8004d3c:	bb2d      	cbnz	r5, 8004d8a <setvbuf+0xe6>
 8004d3e:	9d00      	ldr	r5, [sp, #0]
 8004d40:	4628      	mov	r0, r5
 8004d42:	f000 fff3 	bl	8005d2c <malloc>
 8004d46:	4606      	mov	r6, r0
 8004d48:	2800      	cmp	r0, #0
 8004d4a:	d152      	bne.n	8004df2 <setvbuf+0x14e>
 8004d4c:	f8dd 9000 	ldr.w	r9, [sp]
 8004d50:	45a9      	cmp	r9, r5
 8004d52:	d140      	bne.n	8004dd6 <setvbuf+0x132>
 8004d54:	f04f 35ff 	mov.w	r5, #4294967295
 8004d58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004d5c:	f043 0202 	orr.w	r2, r3, #2
 8004d60:	81a2      	strh	r2, [r4, #12]
 8004d62:	2200      	movs	r2, #0
 8004d64:	60a2      	str	r2, [r4, #8]
 8004d66:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8004d6a:	6022      	str	r2, [r4, #0]
 8004d6c:	6122      	str	r2, [r4, #16]
 8004d6e:	2201      	movs	r2, #1
 8004d70:	6162      	str	r2, [r4, #20]
 8004d72:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004d74:	07d6      	lsls	r6, r2, #31
 8004d76:	d404      	bmi.n	8004d82 <setvbuf+0xde>
 8004d78:	0598      	lsls	r0, r3, #22
 8004d7a:	d402      	bmi.n	8004d82 <setvbuf+0xde>
 8004d7c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004d7e:	f000 f929 	bl	8004fd4 <__retarget_lock_release_recursive>
 8004d82:	4628      	mov	r0, r5
 8004d84:	b003      	add	sp, #12
 8004d86:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004d8a:	2e00      	cmp	r6, #0
 8004d8c:	d0d8      	beq.n	8004d40 <setvbuf+0x9c>
 8004d8e:	6a3b      	ldr	r3, [r7, #32]
 8004d90:	b913      	cbnz	r3, 8004d98 <setvbuf+0xf4>
 8004d92:	4638      	mov	r0, r7
 8004d94:	f7ff ff48 	bl	8004c28 <__sinit>
 8004d98:	f1b8 0f01 	cmp.w	r8, #1
 8004d9c:	bf08      	it	eq
 8004d9e:	89a3      	ldrheq	r3, [r4, #12]
 8004da0:	6026      	str	r6, [r4, #0]
 8004da2:	bf04      	itt	eq
 8004da4:	f043 0301 	orreq.w	r3, r3, #1
 8004da8:	81a3      	strheq	r3, [r4, #12]
 8004daa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004dae:	f013 0208 	ands.w	r2, r3, #8
 8004db2:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8004db6:	d01e      	beq.n	8004df6 <setvbuf+0x152>
 8004db8:	07d9      	lsls	r1, r3, #31
 8004dba:	bf41      	itttt	mi
 8004dbc:	2200      	movmi	r2, #0
 8004dbe:	426d      	negmi	r5, r5
 8004dc0:	60a2      	strmi	r2, [r4, #8]
 8004dc2:	61a5      	strmi	r5, [r4, #24]
 8004dc4:	bf58      	it	pl
 8004dc6:	60a5      	strpl	r5, [r4, #8]
 8004dc8:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004dca:	07d2      	lsls	r2, r2, #31
 8004dcc:	d401      	bmi.n	8004dd2 <setvbuf+0x12e>
 8004dce:	059b      	lsls	r3, r3, #22
 8004dd0:	d513      	bpl.n	8004dfa <setvbuf+0x156>
 8004dd2:	2500      	movs	r5, #0
 8004dd4:	e7d5      	b.n	8004d82 <setvbuf+0xde>
 8004dd6:	4648      	mov	r0, r9
 8004dd8:	f000 ffa8 	bl	8005d2c <malloc>
 8004ddc:	4606      	mov	r6, r0
 8004dde:	2800      	cmp	r0, #0
 8004de0:	d0b8      	beq.n	8004d54 <setvbuf+0xb0>
 8004de2:	89a3      	ldrh	r3, [r4, #12]
 8004de4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004de8:	81a3      	strh	r3, [r4, #12]
 8004dea:	464d      	mov	r5, r9
 8004dec:	e7cf      	b.n	8004d8e <setvbuf+0xea>
 8004dee:	2500      	movs	r5, #0
 8004df0:	e7b2      	b.n	8004d58 <setvbuf+0xb4>
 8004df2:	46a9      	mov	r9, r5
 8004df4:	e7f5      	b.n	8004de2 <setvbuf+0x13e>
 8004df6:	60a2      	str	r2, [r4, #8]
 8004df8:	e7e6      	b.n	8004dc8 <setvbuf+0x124>
 8004dfa:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004dfc:	f000 f8ea 	bl	8004fd4 <__retarget_lock_release_recursive>
 8004e00:	e7e7      	b.n	8004dd2 <setvbuf+0x12e>
 8004e02:	f04f 35ff 	mov.w	r5, #4294967295
 8004e06:	e7bc      	b.n	8004d82 <setvbuf+0xde>
 8004e08:	20000020 	.word	0x20000020

08004e0c <siprintf>:
 8004e0c:	b40e      	push	{r1, r2, r3}
 8004e0e:	b510      	push	{r4, lr}
 8004e10:	b09d      	sub	sp, #116	@ 0x74
 8004e12:	ab1f      	add	r3, sp, #124	@ 0x7c
 8004e14:	9002      	str	r0, [sp, #8]
 8004e16:	9006      	str	r0, [sp, #24]
 8004e18:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004e1c:	480a      	ldr	r0, [pc, #40]	@ (8004e48 <siprintf+0x3c>)
 8004e1e:	9107      	str	r1, [sp, #28]
 8004e20:	9104      	str	r1, [sp, #16]
 8004e22:	490a      	ldr	r1, [pc, #40]	@ (8004e4c <siprintf+0x40>)
 8004e24:	f853 2b04 	ldr.w	r2, [r3], #4
 8004e28:	9105      	str	r1, [sp, #20]
 8004e2a:	2400      	movs	r4, #0
 8004e2c:	a902      	add	r1, sp, #8
 8004e2e:	6800      	ldr	r0, [r0, #0]
 8004e30:	9301      	str	r3, [sp, #4]
 8004e32:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004e34:	f002 fbba 	bl	80075ac <_svfiprintf_r>
 8004e38:	9b02      	ldr	r3, [sp, #8]
 8004e3a:	701c      	strb	r4, [r3, #0]
 8004e3c:	b01d      	add	sp, #116	@ 0x74
 8004e3e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e42:	b003      	add	sp, #12
 8004e44:	4770      	bx	lr
 8004e46:	bf00      	nop
 8004e48:	20000020 	.word	0x20000020
 8004e4c:	ffff0208 	.word	0xffff0208

08004e50 <__sread>:
 8004e50:	b510      	push	{r4, lr}
 8004e52:	460c      	mov	r4, r1
 8004e54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e58:	f000 f86c 	bl	8004f34 <_read_r>
 8004e5c:	2800      	cmp	r0, #0
 8004e5e:	bfab      	itete	ge
 8004e60:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004e62:	89a3      	ldrhlt	r3, [r4, #12]
 8004e64:	181b      	addge	r3, r3, r0
 8004e66:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004e6a:	bfac      	ite	ge
 8004e6c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004e6e:	81a3      	strhlt	r3, [r4, #12]
 8004e70:	bd10      	pop	{r4, pc}

08004e72 <__swrite>:
 8004e72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e76:	461f      	mov	r7, r3
 8004e78:	898b      	ldrh	r3, [r1, #12]
 8004e7a:	05db      	lsls	r3, r3, #23
 8004e7c:	4605      	mov	r5, r0
 8004e7e:	460c      	mov	r4, r1
 8004e80:	4616      	mov	r6, r2
 8004e82:	d505      	bpl.n	8004e90 <__swrite+0x1e>
 8004e84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e88:	2302      	movs	r3, #2
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	f000 f840 	bl	8004f10 <_lseek_r>
 8004e90:	89a3      	ldrh	r3, [r4, #12]
 8004e92:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004e96:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004e9a:	81a3      	strh	r3, [r4, #12]
 8004e9c:	4632      	mov	r2, r6
 8004e9e:	463b      	mov	r3, r7
 8004ea0:	4628      	mov	r0, r5
 8004ea2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004ea6:	f000 b857 	b.w	8004f58 <_write_r>

08004eaa <__sseek>:
 8004eaa:	b510      	push	{r4, lr}
 8004eac:	460c      	mov	r4, r1
 8004eae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004eb2:	f000 f82d 	bl	8004f10 <_lseek_r>
 8004eb6:	1c43      	adds	r3, r0, #1
 8004eb8:	89a3      	ldrh	r3, [r4, #12]
 8004eba:	bf15      	itete	ne
 8004ebc:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004ebe:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004ec2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004ec6:	81a3      	strheq	r3, [r4, #12]
 8004ec8:	bf18      	it	ne
 8004eca:	81a3      	strhne	r3, [r4, #12]
 8004ecc:	bd10      	pop	{r4, pc}

08004ece <__sclose>:
 8004ece:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ed2:	f000 b80d 	b.w	8004ef0 <_close_r>

08004ed6 <memset>:
 8004ed6:	4402      	add	r2, r0
 8004ed8:	4603      	mov	r3, r0
 8004eda:	4293      	cmp	r3, r2
 8004edc:	d100      	bne.n	8004ee0 <memset+0xa>
 8004ede:	4770      	bx	lr
 8004ee0:	f803 1b01 	strb.w	r1, [r3], #1
 8004ee4:	e7f9      	b.n	8004eda <memset+0x4>
	...

08004ee8 <_localeconv_r>:
 8004ee8:	4800      	ldr	r0, [pc, #0]	@ (8004eec <_localeconv_r+0x4>)
 8004eea:	4770      	bx	lr
 8004eec:	20000160 	.word	0x20000160

08004ef0 <_close_r>:
 8004ef0:	b538      	push	{r3, r4, r5, lr}
 8004ef2:	4d06      	ldr	r5, [pc, #24]	@ (8004f0c <_close_r+0x1c>)
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	4604      	mov	r4, r0
 8004ef8:	4608      	mov	r0, r1
 8004efa:	602b      	str	r3, [r5, #0]
 8004efc:	f7fc fb2b 	bl	8001556 <_close>
 8004f00:	1c43      	adds	r3, r0, #1
 8004f02:	d102      	bne.n	8004f0a <_close_r+0x1a>
 8004f04:	682b      	ldr	r3, [r5, #0]
 8004f06:	b103      	cbz	r3, 8004f0a <_close_r+0x1a>
 8004f08:	6023      	str	r3, [r4, #0]
 8004f0a:	bd38      	pop	{r3, r4, r5, pc}
 8004f0c:	200004d8 	.word	0x200004d8

08004f10 <_lseek_r>:
 8004f10:	b538      	push	{r3, r4, r5, lr}
 8004f12:	4d07      	ldr	r5, [pc, #28]	@ (8004f30 <_lseek_r+0x20>)
 8004f14:	4604      	mov	r4, r0
 8004f16:	4608      	mov	r0, r1
 8004f18:	4611      	mov	r1, r2
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	602a      	str	r2, [r5, #0]
 8004f1e:	461a      	mov	r2, r3
 8004f20:	f7fc fb40 	bl	80015a4 <_lseek>
 8004f24:	1c43      	adds	r3, r0, #1
 8004f26:	d102      	bne.n	8004f2e <_lseek_r+0x1e>
 8004f28:	682b      	ldr	r3, [r5, #0]
 8004f2a:	b103      	cbz	r3, 8004f2e <_lseek_r+0x1e>
 8004f2c:	6023      	str	r3, [r4, #0]
 8004f2e:	bd38      	pop	{r3, r4, r5, pc}
 8004f30:	200004d8 	.word	0x200004d8

08004f34 <_read_r>:
 8004f34:	b538      	push	{r3, r4, r5, lr}
 8004f36:	4d07      	ldr	r5, [pc, #28]	@ (8004f54 <_read_r+0x20>)
 8004f38:	4604      	mov	r4, r0
 8004f3a:	4608      	mov	r0, r1
 8004f3c:	4611      	mov	r1, r2
 8004f3e:	2200      	movs	r2, #0
 8004f40:	602a      	str	r2, [r5, #0]
 8004f42:	461a      	mov	r2, r3
 8004f44:	f7fc fc58 	bl	80017f8 <_read>
 8004f48:	1c43      	adds	r3, r0, #1
 8004f4a:	d102      	bne.n	8004f52 <_read_r+0x1e>
 8004f4c:	682b      	ldr	r3, [r5, #0]
 8004f4e:	b103      	cbz	r3, 8004f52 <_read_r+0x1e>
 8004f50:	6023      	str	r3, [r4, #0]
 8004f52:	bd38      	pop	{r3, r4, r5, pc}
 8004f54:	200004d8 	.word	0x200004d8

08004f58 <_write_r>:
 8004f58:	b538      	push	{r3, r4, r5, lr}
 8004f5a:	4d07      	ldr	r5, [pc, #28]	@ (8004f78 <_write_r+0x20>)
 8004f5c:	4604      	mov	r4, r0
 8004f5e:	4608      	mov	r0, r1
 8004f60:	4611      	mov	r1, r2
 8004f62:	2200      	movs	r2, #0
 8004f64:	602a      	str	r2, [r5, #0]
 8004f66:	461a      	mov	r2, r3
 8004f68:	f7fc fad9 	bl	800151e <_write>
 8004f6c:	1c43      	adds	r3, r0, #1
 8004f6e:	d102      	bne.n	8004f76 <_write_r+0x1e>
 8004f70:	682b      	ldr	r3, [r5, #0]
 8004f72:	b103      	cbz	r3, 8004f76 <_write_r+0x1e>
 8004f74:	6023      	str	r3, [r4, #0]
 8004f76:	bd38      	pop	{r3, r4, r5, pc}
 8004f78:	200004d8 	.word	0x200004d8

08004f7c <__errno>:
 8004f7c:	4b01      	ldr	r3, [pc, #4]	@ (8004f84 <__errno+0x8>)
 8004f7e:	6818      	ldr	r0, [r3, #0]
 8004f80:	4770      	bx	lr
 8004f82:	bf00      	nop
 8004f84:	20000020 	.word	0x20000020

08004f88 <__libc_init_array>:
 8004f88:	b570      	push	{r4, r5, r6, lr}
 8004f8a:	4d0d      	ldr	r5, [pc, #52]	@ (8004fc0 <__libc_init_array+0x38>)
 8004f8c:	4c0d      	ldr	r4, [pc, #52]	@ (8004fc4 <__libc_init_array+0x3c>)
 8004f8e:	1b64      	subs	r4, r4, r5
 8004f90:	10a4      	asrs	r4, r4, #2
 8004f92:	2600      	movs	r6, #0
 8004f94:	42a6      	cmp	r6, r4
 8004f96:	d109      	bne.n	8004fac <__libc_init_array+0x24>
 8004f98:	4d0b      	ldr	r5, [pc, #44]	@ (8004fc8 <__libc_init_array+0x40>)
 8004f9a:	4c0c      	ldr	r4, [pc, #48]	@ (8004fcc <__libc_init_array+0x44>)
 8004f9c:	f003 fc3c 	bl	8008818 <_init>
 8004fa0:	1b64      	subs	r4, r4, r5
 8004fa2:	10a4      	asrs	r4, r4, #2
 8004fa4:	2600      	movs	r6, #0
 8004fa6:	42a6      	cmp	r6, r4
 8004fa8:	d105      	bne.n	8004fb6 <__libc_init_array+0x2e>
 8004faa:	bd70      	pop	{r4, r5, r6, pc}
 8004fac:	f855 3b04 	ldr.w	r3, [r5], #4
 8004fb0:	4798      	blx	r3
 8004fb2:	3601      	adds	r6, #1
 8004fb4:	e7ee      	b.n	8004f94 <__libc_init_array+0xc>
 8004fb6:	f855 3b04 	ldr.w	r3, [r5], #4
 8004fba:	4798      	blx	r3
 8004fbc:	3601      	adds	r6, #1
 8004fbe:	e7f2      	b.n	8004fa6 <__libc_init_array+0x1e>
 8004fc0:	08008c7c 	.word	0x08008c7c
 8004fc4:	08008c7c 	.word	0x08008c7c
 8004fc8:	08008c7c 	.word	0x08008c7c
 8004fcc:	08008c80 	.word	0x08008c80

08004fd0 <__retarget_lock_init_recursive>:
 8004fd0:	4770      	bx	lr

08004fd2 <__retarget_lock_acquire_recursive>:
 8004fd2:	4770      	bx	lr

08004fd4 <__retarget_lock_release_recursive>:
 8004fd4:	4770      	bx	lr
	...

08004fd8 <nanf>:
 8004fd8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8004fe0 <nanf+0x8>
 8004fdc:	4770      	bx	lr
 8004fde:	bf00      	nop
 8004fe0:	7fc00000 	.word	0x7fc00000

08004fe4 <quorem>:
 8004fe4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fe8:	6903      	ldr	r3, [r0, #16]
 8004fea:	690c      	ldr	r4, [r1, #16]
 8004fec:	42a3      	cmp	r3, r4
 8004fee:	4607      	mov	r7, r0
 8004ff0:	db7e      	blt.n	80050f0 <quorem+0x10c>
 8004ff2:	3c01      	subs	r4, #1
 8004ff4:	f101 0814 	add.w	r8, r1, #20
 8004ff8:	00a3      	lsls	r3, r4, #2
 8004ffa:	f100 0514 	add.w	r5, r0, #20
 8004ffe:	9300      	str	r3, [sp, #0]
 8005000:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005004:	9301      	str	r3, [sp, #4]
 8005006:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800500a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800500e:	3301      	adds	r3, #1
 8005010:	429a      	cmp	r2, r3
 8005012:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005016:	fbb2 f6f3 	udiv	r6, r2, r3
 800501a:	d32e      	bcc.n	800507a <quorem+0x96>
 800501c:	f04f 0a00 	mov.w	sl, #0
 8005020:	46c4      	mov	ip, r8
 8005022:	46ae      	mov	lr, r5
 8005024:	46d3      	mov	fp, sl
 8005026:	f85c 3b04 	ldr.w	r3, [ip], #4
 800502a:	b298      	uxth	r0, r3
 800502c:	fb06 a000 	mla	r0, r6, r0, sl
 8005030:	0c02      	lsrs	r2, r0, #16
 8005032:	0c1b      	lsrs	r3, r3, #16
 8005034:	fb06 2303 	mla	r3, r6, r3, r2
 8005038:	f8de 2000 	ldr.w	r2, [lr]
 800503c:	b280      	uxth	r0, r0
 800503e:	b292      	uxth	r2, r2
 8005040:	1a12      	subs	r2, r2, r0
 8005042:	445a      	add	r2, fp
 8005044:	f8de 0000 	ldr.w	r0, [lr]
 8005048:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800504c:	b29b      	uxth	r3, r3
 800504e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005052:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005056:	b292      	uxth	r2, r2
 8005058:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800505c:	45e1      	cmp	r9, ip
 800505e:	f84e 2b04 	str.w	r2, [lr], #4
 8005062:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005066:	d2de      	bcs.n	8005026 <quorem+0x42>
 8005068:	9b00      	ldr	r3, [sp, #0]
 800506a:	58eb      	ldr	r3, [r5, r3]
 800506c:	b92b      	cbnz	r3, 800507a <quorem+0x96>
 800506e:	9b01      	ldr	r3, [sp, #4]
 8005070:	3b04      	subs	r3, #4
 8005072:	429d      	cmp	r5, r3
 8005074:	461a      	mov	r2, r3
 8005076:	d32f      	bcc.n	80050d8 <quorem+0xf4>
 8005078:	613c      	str	r4, [r7, #16]
 800507a:	4638      	mov	r0, r7
 800507c:	f001 f9c8 	bl	8006410 <__mcmp>
 8005080:	2800      	cmp	r0, #0
 8005082:	db25      	blt.n	80050d0 <quorem+0xec>
 8005084:	4629      	mov	r1, r5
 8005086:	2000      	movs	r0, #0
 8005088:	f858 2b04 	ldr.w	r2, [r8], #4
 800508c:	f8d1 c000 	ldr.w	ip, [r1]
 8005090:	fa1f fe82 	uxth.w	lr, r2
 8005094:	fa1f f38c 	uxth.w	r3, ip
 8005098:	eba3 030e 	sub.w	r3, r3, lr
 800509c:	4403      	add	r3, r0
 800509e:	0c12      	lsrs	r2, r2, #16
 80050a0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80050a4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80050a8:	b29b      	uxth	r3, r3
 80050aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80050ae:	45c1      	cmp	r9, r8
 80050b0:	f841 3b04 	str.w	r3, [r1], #4
 80050b4:	ea4f 4022 	mov.w	r0, r2, asr #16
 80050b8:	d2e6      	bcs.n	8005088 <quorem+0xa4>
 80050ba:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80050be:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80050c2:	b922      	cbnz	r2, 80050ce <quorem+0xea>
 80050c4:	3b04      	subs	r3, #4
 80050c6:	429d      	cmp	r5, r3
 80050c8:	461a      	mov	r2, r3
 80050ca:	d30b      	bcc.n	80050e4 <quorem+0x100>
 80050cc:	613c      	str	r4, [r7, #16]
 80050ce:	3601      	adds	r6, #1
 80050d0:	4630      	mov	r0, r6
 80050d2:	b003      	add	sp, #12
 80050d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050d8:	6812      	ldr	r2, [r2, #0]
 80050da:	3b04      	subs	r3, #4
 80050dc:	2a00      	cmp	r2, #0
 80050de:	d1cb      	bne.n	8005078 <quorem+0x94>
 80050e0:	3c01      	subs	r4, #1
 80050e2:	e7c6      	b.n	8005072 <quorem+0x8e>
 80050e4:	6812      	ldr	r2, [r2, #0]
 80050e6:	3b04      	subs	r3, #4
 80050e8:	2a00      	cmp	r2, #0
 80050ea:	d1ef      	bne.n	80050cc <quorem+0xe8>
 80050ec:	3c01      	subs	r4, #1
 80050ee:	e7ea      	b.n	80050c6 <quorem+0xe2>
 80050f0:	2000      	movs	r0, #0
 80050f2:	e7ee      	b.n	80050d2 <quorem+0xee>
 80050f4:	0000      	movs	r0, r0
	...

080050f8 <_dtoa_r>:
 80050f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050fc:	69c7      	ldr	r7, [r0, #28]
 80050fe:	b097      	sub	sp, #92	@ 0x5c
 8005100:	ed8d 0b04 	vstr	d0, [sp, #16]
 8005104:	ec55 4b10 	vmov	r4, r5, d0
 8005108:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800510a:	9107      	str	r1, [sp, #28]
 800510c:	4681      	mov	r9, r0
 800510e:	920c      	str	r2, [sp, #48]	@ 0x30
 8005110:	9311      	str	r3, [sp, #68]	@ 0x44
 8005112:	b97f      	cbnz	r7, 8005134 <_dtoa_r+0x3c>
 8005114:	2010      	movs	r0, #16
 8005116:	f000 fe09 	bl	8005d2c <malloc>
 800511a:	4602      	mov	r2, r0
 800511c:	f8c9 001c 	str.w	r0, [r9, #28]
 8005120:	b920      	cbnz	r0, 800512c <_dtoa_r+0x34>
 8005122:	4ba9      	ldr	r3, [pc, #676]	@ (80053c8 <_dtoa_r+0x2d0>)
 8005124:	21ef      	movs	r1, #239	@ 0xef
 8005126:	48a9      	ldr	r0, [pc, #676]	@ (80053cc <_dtoa_r+0x2d4>)
 8005128:	f002 fd02 	bl	8007b30 <__assert_func>
 800512c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005130:	6007      	str	r7, [r0, #0]
 8005132:	60c7      	str	r7, [r0, #12]
 8005134:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005138:	6819      	ldr	r1, [r3, #0]
 800513a:	b159      	cbz	r1, 8005154 <_dtoa_r+0x5c>
 800513c:	685a      	ldr	r2, [r3, #4]
 800513e:	604a      	str	r2, [r1, #4]
 8005140:	2301      	movs	r3, #1
 8005142:	4093      	lsls	r3, r2
 8005144:	608b      	str	r3, [r1, #8]
 8005146:	4648      	mov	r0, r9
 8005148:	f000 fee6 	bl	8005f18 <_Bfree>
 800514c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005150:	2200      	movs	r2, #0
 8005152:	601a      	str	r2, [r3, #0]
 8005154:	1e2b      	subs	r3, r5, #0
 8005156:	bfb9      	ittee	lt
 8005158:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800515c:	9305      	strlt	r3, [sp, #20]
 800515e:	2300      	movge	r3, #0
 8005160:	6033      	strge	r3, [r6, #0]
 8005162:	9f05      	ldr	r7, [sp, #20]
 8005164:	4b9a      	ldr	r3, [pc, #616]	@ (80053d0 <_dtoa_r+0x2d8>)
 8005166:	bfbc      	itt	lt
 8005168:	2201      	movlt	r2, #1
 800516a:	6032      	strlt	r2, [r6, #0]
 800516c:	43bb      	bics	r3, r7
 800516e:	d112      	bne.n	8005196 <_dtoa_r+0x9e>
 8005170:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005172:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005176:	6013      	str	r3, [r2, #0]
 8005178:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800517c:	4323      	orrs	r3, r4
 800517e:	f000 855a 	beq.w	8005c36 <_dtoa_r+0xb3e>
 8005182:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005184:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80053e4 <_dtoa_r+0x2ec>
 8005188:	2b00      	cmp	r3, #0
 800518a:	f000 855c 	beq.w	8005c46 <_dtoa_r+0xb4e>
 800518e:	f10a 0303 	add.w	r3, sl, #3
 8005192:	f000 bd56 	b.w	8005c42 <_dtoa_r+0xb4a>
 8005196:	ed9d 7b04 	vldr	d7, [sp, #16]
 800519a:	2200      	movs	r2, #0
 800519c:	ec51 0b17 	vmov	r0, r1, d7
 80051a0:	2300      	movs	r3, #0
 80051a2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80051a6:	f7fb fc97 	bl	8000ad8 <__aeabi_dcmpeq>
 80051aa:	4680      	mov	r8, r0
 80051ac:	b158      	cbz	r0, 80051c6 <_dtoa_r+0xce>
 80051ae:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80051b0:	2301      	movs	r3, #1
 80051b2:	6013      	str	r3, [r2, #0]
 80051b4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80051b6:	b113      	cbz	r3, 80051be <_dtoa_r+0xc6>
 80051b8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80051ba:	4b86      	ldr	r3, [pc, #536]	@ (80053d4 <_dtoa_r+0x2dc>)
 80051bc:	6013      	str	r3, [r2, #0]
 80051be:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80053e8 <_dtoa_r+0x2f0>
 80051c2:	f000 bd40 	b.w	8005c46 <_dtoa_r+0xb4e>
 80051c6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80051ca:	aa14      	add	r2, sp, #80	@ 0x50
 80051cc:	a915      	add	r1, sp, #84	@ 0x54
 80051ce:	4648      	mov	r0, r9
 80051d0:	f001 fa3e 	bl	8006650 <__d2b>
 80051d4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80051d8:	9002      	str	r0, [sp, #8]
 80051da:	2e00      	cmp	r6, #0
 80051dc:	d078      	beq.n	80052d0 <_dtoa_r+0x1d8>
 80051de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80051e0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80051e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80051e8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80051ec:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80051f0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80051f4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80051f8:	4619      	mov	r1, r3
 80051fa:	2200      	movs	r2, #0
 80051fc:	4b76      	ldr	r3, [pc, #472]	@ (80053d8 <_dtoa_r+0x2e0>)
 80051fe:	f7fb f84b 	bl	8000298 <__aeabi_dsub>
 8005202:	a36b      	add	r3, pc, #428	@ (adr r3, 80053b0 <_dtoa_r+0x2b8>)
 8005204:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005208:	f7fb f9fe 	bl	8000608 <__aeabi_dmul>
 800520c:	a36a      	add	r3, pc, #424	@ (adr r3, 80053b8 <_dtoa_r+0x2c0>)
 800520e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005212:	f7fb f843 	bl	800029c <__adddf3>
 8005216:	4604      	mov	r4, r0
 8005218:	4630      	mov	r0, r6
 800521a:	460d      	mov	r5, r1
 800521c:	f7fb f98a 	bl	8000534 <__aeabi_i2d>
 8005220:	a367      	add	r3, pc, #412	@ (adr r3, 80053c0 <_dtoa_r+0x2c8>)
 8005222:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005226:	f7fb f9ef 	bl	8000608 <__aeabi_dmul>
 800522a:	4602      	mov	r2, r0
 800522c:	460b      	mov	r3, r1
 800522e:	4620      	mov	r0, r4
 8005230:	4629      	mov	r1, r5
 8005232:	f7fb f833 	bl	800029c <__adddf3>
 8005236:	4604      	mov	r4, r0
 8005238:	460d      	mov	r5, r1
 800523a:	f7fb fc95 	bl	8000b68 <__aeabi_d2iz>
 800523e:	2200      	movs	r2, #0
 8005240:	4607      	mov	r7, r0
 8005242:	2300      	movs	r3, #0
 8005244:	4620      	mov	r0, r4
 8005246:	4629      	mov	r1, r5
 8005248:	f7fb fc50 	bl	8000aec <__aeabi_dcmplt>
 800524c:	b140      	cbz	r0, 8005260 <_dtoa_r+0x168>
 800524e:	4638      	mov	r0, r7
 8005250:	f7fb f970 	bl	8000534 <__aeabi_i2d>
 8005254:	4622      	mov	r2, r4
 8005256:	462b      	mov	r3, r5
 8005258:	f7fb fc3e 	bl	8000ad8 <__aeabi_dcmpeq>
 800525c:	b900      	cbnz	r0, 8005260 <_dtoa_r+0x168>
 800525e:	3f01      	subs	r7, #1
 8005260:	2f16      	cmp	r7, #22
 8005262:	d852      	bhi.n	800530a <_dtoa_r+0x212>
 8005264:	4b5d      	ldr	r3, [pc, #372]	@ (80053dc <_dtoa_r+0x2e4>)
 8005266:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800526a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800526e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005272:	f7fb fc3b 	bl	8000aec <__aeabi_dcmplt>
 8005276:	2800      	cmp	r0, #0
 8005278:	d049      	beq.n	800530e <_dtoa_r+0x216>
 800527a:	3f01      	subs	r7, #1
 800527c:	2300      	movs	r3, #0
 800527e:	9310      	str	r3, [sp, #64]	@ 0x40
 8005280:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005282:	1b9b      	subs	r3, r3, r6
 8005284:	1e5a      	subs	r2, r3, #1
 8005286:	bf45      	ittet	mi
 8005288:	f1c3 0301 	rsbmi	r3, r3, #1
 800528c:	9300      	strmi	r3, [sp, #0]
 800528e:	2300      	movpl	r3, #0
 8005290:	2300      	movmi	r3, #0
 8005292:	9206      	str	r2, [sp, #24]
 8005294:	bf54      	ite	pl
 8005296:	9300      	strpl	r3, [sp, #0]
 8005298:	9306      	strmi	r3, [sp, #24]
 800529a:	2f00      	cmp	r7, #0
 800529c:	db39      	blt.n	8005312 <_dtoa_r+0x21a>
 800529e:	9b06      	ldr	r3, [sp, #24]
 80052a0:	970d      	str	r7, [sp, #52]	@ 0x34
 80052a2:	443b      	add	r3, r7
 80052a4:	9306      	str	r3, [sp, #24]
 80052a6:	2300      	movs	r3, #0
 80052a8:	9308      	str	r3, [sp, #32]
 80052aa:	9b07      	ldr	r3, [sp, #28]
 80052ac:	2b09      	cmp	r3, #9
 80052ae:	d863      	bhi.n	8005378 <_dtoa_r+0x280>
 80052b0:	2b05      	cmp	r3, #5
 80052b2:	bfc4      	itt	gt
 80052b4:	3b04      	subgt	r3, #4
 80052b6:	9307      	strgt	r3, [sp, #28]
 80052b8:	9b07      	ldr	r3, [sp, #28]
 80052ba:	f1a3 0302 	sub.w	r3, r3, #2
 80052be:	bfcc      	ite	gt
 80052c0:	2400      	movgt	r4, #0
 80052c2:	2401      	movle	r4, #1
 80052c4:	2b03      	cmp	r3, #3
 80052c6:	d863      	bhi.n	8005390 <_dtoa_r+0x298>
 80052c8:	e8df f003 	tbb	[pc, r3]
 80052cc:	2b375452 	.word	0x2b375452
 80052d0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80052d4:	441e      	add	r6, r3
 80052d6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80052da:	2b20      	cmp	r3, #32
 80052dc:	bfc1      	itttt	gt
 80052de:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80052e2:	409f      	lslgt	r7, r3
 80052e4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80052e8:	fa24 f303 	lsrgt.w	r3, r4, r3
 80052ec:	bfd6      	itet	le
 80052ee:	f1c3 0320 	rsble	r3, r3, #32
 80052f2:	ea47 0003 	orrgt.w	r0, r7, r3
 80052f6:	fa04 f003 	lslle.w	r0, r4, r3
 80052fa:	f7fb f90b 	bl	8000514 <__aeabi_ui2d>
 80052fe:	2201      	movs	r2, #1
 8005300:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005304:	3e01      	subs	r6, #1
 8005306:	9212      	str	r2, [sp, #72]	@ 0x48
 8005308:	e776      	b.n	80051f8 <_dtoa_r+0x100>
 800530a:	2301      	movs	r3, #1
 800530c:	e7b7      	b.n	800527e <_dtoa_r+0x186>
 800530e:	9010      	str	r0, [sp, #64]	@ 0x40
 8005310:	e7b6      	b.n	8005280 <_dtoa_r+0x188>
 8005312:	9b00      	ldr	r3, [sp, #0]
 8005314:	1bdb      	subs	r3, r3, r7
 8005316:	9300      	str	r3, [sp, #0]
 8005318:	427b      	negs	r3, r7
 800531a:	9308      	str	r3, [sp, #32]
 800531c:	2300      	movs	r3, #0
 800531e:	930d      	str	r3, [sp, #52]	@ 0x34
 8005320:	e7c3      	b.n	80052aa <_dtoa_r+0x1b2>
 8005322:	2301      	movs	r3, #1
 8005324:	9309      	str	r3, [sp, #36]	@ 0x24
 8005326:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005328:	eb07 0b03 	add.w	fp, r7, r3
 800532c:	f10b 0301 	add.w	r3, fp, #1
 8005330:	2b01      	cmp	r3, #1
 8005332:	9303      	str	r3, [sp, #12]
 8005334:	bfb8      	it	lt
 8005336:	2301      	movlt	r3, #1
 8005338:	e006      	b.n	8005348 <_dtoa_r+0x250>
 800533a:	2301      	movs	r3, #1
 800533c:	9309      	str	r3, [sp, #36]	@ 0x24
 800533e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005340:	2b00      	cmp	r3, #0
 8005342:	dd28      	ble.n	8005396 <_dtoa_r+0x29e>
 8005344:	469b      	mov	fp, r3
 8005346:	9303      	str	r3, [sp, #12]
 8005348:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800534c:	2100      	movs	r1, #0
 800534e:	2204      	movs	r2, #4
 8005350:	f102 0514 	add.w	r5, r2, #20
 8005354:	429d      	cmp	r5, r3
 8005356:	d926      	bls.n	80053a6 <_dtoa_r+0x2ae>
 8005358:	6041      	str	r1, [r0, #4]
 800535a:	4648      	mov	r0, r9
 800535c:	f000 fd9c 	bl	8005e98 <_Balloc>
 8005360:	4682      	mov	sl, r0
 8005362:	2800      	cmp	r0, #0
 8005364:	d142      	bne.n	80053ec <_dtoa_r+0x2f4>
 8005366:	4b1e      	ldr	r3, [pc, #120]	@ (80053e0 <_dtoa_r+0x2e8>)
 8005368:	4602      	mov	r2, r0
 800536a:	f240 11af 	movw	r1, #431	@ 0x1af
 800536e:	e6da      	b.n	8005126 <_dtoa_r+0x2e>
 8005370:	2300      	movs	r3, #0
 8005372:	e7e3      	b.n	800533c <_dtoa_r+0x244>
 8005374:	2300      	movs	r3, #0
 8005376:	e7d5      	b.n	8005324 <_dtoa_r+0x22c>
 8005378:	2401      	movs	r4, #1
 800537a:	2300      	movs	r3, #0
 800537c:	9307      	str	r3, [sp, #28]
 800537e:	9409      	str	r4, [sp, #36]	@ 0x24
 8005380:	f04f 3bff 	mov.w	fp, #4294967295
 8005384:	2200      	movs	r2, #0
 8005386:	f8cd b00c 	str.w	fp, [sp, #12]
 800538a:	2312      	movs	r3, #18
 800538c:	920c      	str	r2, [sp, #48]	@ 0x30
 800538e:	e7db      	b.n	8005348 <_dtoa_r+0x250>
 8005390:	2301      	movs	r3, #1
 8005392:	9309      	str	r3, [sp, #36]	@ 0x24
 8005394:	e7f4      	b.n	8005380 <_dtoa_r+0x288>
 8005396:	f04f 0b01 	mov.w	fp, #1
 800539a:	f8cd b00c 	str.w	fp, [sp, #12]
 800539e:	465b      	mov	r3, fp
 80053a0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80053a4:	e7d0      	b.n	8005348 <_dtoa_r+0x250>
 80053a6:	3101      	adds	r1, #1
 80053a8:	0052      	lsls	r2, r2, #1
 80053aa:	e7d1      	b.n	8005350 <_dtoa_r+0x258>
 80053ac:	f3af 8000 	nop.w
 80053b0:	636f4361 	.word	0x636f4361
 80053b4:	3fd287a7 	.word	0x3fd287a7
 80053b8:	8b60c8b3 	.word	0x8b60c8b3
 80053bc:	3fc68a28 	.word	0x3fc68a28
 80053c0:	509f79fb 	.word	0x509f79fb
 80053c4:	3fd34413 	.word	0x3fd34413
 80053c8:	0800888e 	.word	0x0800888e
 80053cc:	080088a5 	.word	0x080088a5
 80053d0:	7ff00000 	.word	0x7ff00000
 80053d4:	08008859 	.word	0x08008859
 80053d8:	3ff80000 	.word	0x3ff80000
 80053dc:	08008a58 	.word	0x08008a58
 80053e0:	080088fd 	.word	0x080088fd
 80053e4:	0800888a 	.word	0x0800888a
 80053e8:	08008858 	.word	0x08008858
 80053ec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80053f0:	6018      	str	r0, [r3, #0]
 80053f2:	9b03      	ldr	r3, [sp, #12]
 80053f4:	2b0e      	cmp	r3, #14
 80053f6:	f200 80a1 	bhi.w	800553c <_dtoa_r+0x444>
 80053fa:	2c00      	cmp	r4, #0
 80053fc:	f000 809e 	beq.w	800553c <_dtoa_r+0x444>
 8005400:	2f00      	cmp	r7, #0
 8005402:	dd33      	ble.n	800546c <_dtoa_r+0x374>
 8005404:	4b9c      	ldr	r3, [pc, #624]	@ (8005678 <_dtoa_r+0x580>)
 8005406:	f007 020f 	and.w	r2, r7, #15
 800540a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800540e:	ed93 7b00 	vldr	d7, [r3]
 8005412:	05f8      	lsls	r0, r7, #23
 8005414:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8005418:	ea4f 1427 	mov.w	r4, r7, asr #4
 800541c:	d516      	bpl.n	800544c <_dtoa_r+0x354>
 800541e:	4b97      	ldr	r3, [pc, #604]	@ (800567c <_dtoa_r+0x584>)
 8005420:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005424:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005428:	f7fb fa18 	bl	800085c <__aeabi_ddiv>
 800542c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005430:	f004 040f 	and.w	r4, r4, #15
 8005434:	2603      	movs	r6, #3
 8005436:	4d91      	ldr	r5, [pc, #580]	@ (800567c <_dtoa_r+0x584>)
 8005438:	b954      	cbnz	r4, 8005450 <_dtoa_r+0x358>
 800543a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800543e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005442:	f7fb fa0b 	bl	800085c <__aeabi_ddiv>
 8005446:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800544a:	e028      	b.n	800549e <_dtoa_r+0x3a6>
 800544c:	2602      	movs	r6, #2
 800544e:	e7f2      	b.n	8005436 <_dtoa_r+0x33e>
 8005450:	07e1      	lsls	r1, r4, #31
 8005452:	d508      	bpl.n	8005466 <_dtoa_r+0x36e>
 8005454:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005458:	e9d5 2300 	ldrd	r2, r3, [r5]
 800545c:	f7fb f8d4 	bl	8000608 <__aeabi_dmul>
 8005460:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005464:	3601      	adds	r6, #1
 8005466:	1064      	asrs	r4, r4, #1
 8005468:	3508      	adds	r5, #8
 800546a:	e7e5      	b.n	8005438 <_dtoa_r+0x340>
 800546c:	f000 80af 	beq.w	80055ce <_dtoa_r+0x4d6>
 8005470:	427c      	negs	r4, r7
 8005472:	4b81      	ldr	r3, [pc, #516]	@ (8005678 <_dtoa_r+0x580>)
 8005474:	4d81      	ldr	r5, [pc, #516]	@ (800567c <_dtoa_r+0x584>)
 8005476:	f004 020f 	and.w	r2, r4, #15
 800547a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800547e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005482:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005486:	f7fb f8bf 	bl	8000608 <__aeabi_dmul>
 800548a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800548e:	1124      	asrs	r4, r4, #4
 8005490:	2300      	movs	r3, #0
 8005492:	2602      	movs	r6, #2
 8005494:	2c00      	cmp	r4, #0
 8005496:	f040 808f 	bne.w	80055b8 <_dtoa_r+0x4c0>
 800549a:	2b00      	cmp	r3, #0
 800549c:	d1d3      	bne.n	8005446 <_dtoa_r+0x34e>
 800549e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80054a0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	f000 8094 	beq.w	80055d2 <_dtoa_r+0x4da>
 80054aa:	4b75      	ldr	r3, [pc, #468]	@ (8005680 <_dtoa_r+0x588>)
 80054ac:	2200      	movs	r2, #0
 80054ae:	4620      	mov	r0, r4
 80054b0:	4629      	mov	r1, r5
 80054b2:	f7fb fb1b 	bl	8000aec <__aeabi_dcmplt>
 80054b6:	2800      	cmp	r0, #0
 80054b8:	f000 808b 	beq.w	80055d2 <_dtoa_r+0x4da>
 80054bc:	9b03      	ldr	r3, [sp, #12]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	f000 8087 	beq.w	80055d2 <_dtoa_r+0x4da>
 80054c4:	f1bb 0f00 	cmp.w	fp, #0
 80054c8:	dd34      	ble.n	8005534 <_dtoa_r+0x43c>
 80054ca:	4620      	mov	r0, r4
 80054cc:	4b6d      	ldr	r3, [pc, #436]	@ (8005684 <_dtoa_r+0x58c>)
 80054ce:	2200      	movs	r2, #0
 80054d0:	4629      	mov	r1, r5
 80054d2:	f7fb f899 	bl	8000608 <__aeabi_dmul>
 80054d6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80054da:	f107 38ff 	add.w	r8, r7, #4294967295
 80054de:	3601      	adds	r6, #1
 80054e0:	465c      	mov	r4, fp
 80054e2:	4630      	mov	r0, r6
 80054e4:	f7fb f826 	bl	8000534 <__aeabi_i2d>
 80054e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80054ec:	f7fb f88c 	bl	8000608 <__aeabi_dmul>
 80054f0:	4b65      	ldr	r3, [pc, #404]	@ (8005688 <_dtoa_r+0x590>)
 80054f2:	2200      	movs	r2, #0
 80054f4:	f7fa fed2 	bl	800029c <__adddf3>
 80054f8:	4605      	mov	r5, r0
 80054fa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80054fe:	2c00      	cmp	r4, #0
 8005500:	d16a      	bne.n	80055d8 <_dtoa_r+0x4e0>
 8005502:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005506:	4b61      	ldr	r3, [pc, #388]	@ (800568c <_dtoa_r+0x594>)
 8005508:	2200      	movs	r2, #0
 800550a:	f7fa fec5 	bl	8000298 <__aeabi_dsub>
 800550e:	4602      	mov	r2, r0
 8005510:	460b      	mov	r3, r1
 8005512:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005516:	462a      	mov	r2, r5
 8005518:	4633      	mov	r3, r6
 800551a:	f7fb fb05 	bl	8000b28 <__aeabi_dcmpgt>
 800551e:	2800      	cmp	r0, #0
 8005520:	f040 8298 	bne.w	8005a54 <_dtoa_r+0x95c>
 8005524:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005528:	462a      	mov	r2, r5
 800552a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800552e:	f7fb fadd 	bl	8000aec <__aeabi_dcmplt>
 8005532:	bb38      	cbnz	r0, 8005584 <_dtoa_r+0x48c>
 8005534:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8005538:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800553c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800553e:	2b00      	cmp	r3, #0
 8005540:	f2c0 8157 	blt.w	80057f2 <_dtoa_r+0x6fa>
 8005544:	2f0e      	cmp	r7, #14
 8005546:	f300 8154 	bgt.w	80057f2 <_dtoa_r+0x6fa>
 800554a:	4b4b      	ldr	r3, [pc, #300]	@ (8005678 <_dtoa_r+0x580>)
 800554c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005550:	ed93 7b00 	vldr	d7, [r3]
 8005554:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005556:	2b00      	cmp	r3, #0
 8005558:	ed8d 7b00 	vstr	d7, [sp]
 800555c:	f280 80e5 	bge.w	800572a <_dtoa_r+0x632>
 8005560:	9b03      	ldr	r3, [sp, #12]
 8005562:	2b00      	cmp	r3, #0
 8005564:	f300 80e1 	bgt.w	800572a <_dtoa_r+0x632>
 8005568:	d10c      	bne.n	8005584 <_dtoa_r+0x48c>
 800556a:	4b48      	ldr	r3, [pc, #288]	@ (800568c <_dtoa_r+0x594>)
 800556c:	2200      	movs	r2, #0
 800556e:	ec51 0b17 	vmov	r0, r1, d7
 8005572:	f7fb f849 	bl	8000608 <__aeabi_dmul>
 8005576:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800557a:	f7fb facb 	bl	8000b14 <__aeabi_dcmpge>
 800557e:	2800      	cmp	r0, #0
 8005580:	f000 8266 	beq.w	8005a50 <_dtoa_r+0x958>
 8005584:	2400      	movs	r4, #0
 8005586:	4625      	mov	r5, r4
 8005588:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800558a:	4656      	mov	r6, sl
 800558c:	ea6f 0803 	mvn.w	r8, r3
 8005590:	2700      	movs	r7, #0
 8005592:	4621      	mov	r1, r4
 8005594:	4648      	mov	r0, r9
 8005596:	f000 fcbf 	bl	8005f18 <_Bfree>
 800559a:	2d00      	cmp	r5, #0
 800559c:	f000 80bd 	beq.w	800571a <_dtoa_r+0x622>
 80055a0:	b12f      	cbz	r7, 80055ae <_dtoa_r+0x4b6>
 80055a2:	42af      	cmp	r7, r5
 80055a4:	d003      	beq.n	80055ae <_dtoa_r+0x4b6>
 80055a6:	4639      	mov	r1, r7
 80055a8:	4648      	mov	r0, r9
 80055aa:	f000 fcb5 	bl	8005f18 <_Bfree>
 80055ae:	4629      	mov	r1, r5
 80055b0:	4648      	mov	r0, r9
 80055b2:	f000 fcb1 	bl	8005f18 <_Bfree>
 80055b6:	e0b0      	b.n	800571a <_dtoa_r+0x622>
 80055b8:	07e2      	lsls	r2, r4, #31
 80055ba:	d505      	bpl.n	80055c8 <_dtoa_r+0x4d0>
 80055bc:	e9d5 2300 	ldrd	r2, r3, [r5]
 80055c0:	f7fb f822 	bl	8000608 <__aeabi_dmul>
 80055c4:	3601      	adds	r6, #1
 80055c6:	2301      	movs	r3, #1
 80055c8:	1064      	asrs	r4, r4, #1
 80055ca:	3508      	adds	r5, #8
 80055cc:	e762      	b.n	8005494 <_dtoa_r+0x39c>
 80055ce:	2602      	movs	r6, #2
 80055d0:	e765      	b.n	800549e <_dtoa_r+0x3a6>
 80055d2:	9c03      	ldr	r4, [sp, #12]
 80055d4:	46b8      	mov	r8, r7
 80055d6:	e784      	b.n	80054e2 <_dtoa_r+0x3ea>
 80055d8:	4b27      	ldr	r3, [pc, #156]	@ (8005678 <_dtoa_r+0x580>)
 80055da:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80055dc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80055e0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80055e4:	4454      	add	r4, sl
 80055e6:	2900      	cmp	r1, #0
 80055e8:	d054      	beq.n	8005694 <_dtoa_r+0x59c>
 80055ea:	4929      	ldr	r1, [pc, #164]	@ (8005690 <_dtoa_r+0x598>)
 80055ec:	2000      	movs	r0, #0
 80055ee:	f7fb f935 	bl	800085c <__aeabi_ddiv>
 80055f2:	4633      	mov	r3, r6
 80055f4:	462a      	mov	r2, r5
 80055f6:	f7fa fe4f 	bl	8000298 <__aeabi_dsub>
 80055fa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80055fe:	4656      	mov	r6, sl
 8005600:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005604:	f7fb fab0 	bl	8000b68 <__aeabi_d2iz>
 8005608:	4605      	mov	r5, r0
 800560a:	f7fa ff93 	bl	8000534 <__aeabi_i2d>
 800560e:	4602      	mov	r2, r0
 8005610:	460b      	mov	r3, r1
 8005612:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005616:	f7fa fe3f 	bl	8000298 <__aeabi_dsub>
 800561a:	3530      	adds	r5, #48	@ 0x30
 800561c:	4602      	mov	r2, r0
 800561e:	460b      	mov	r3, r1
 8005620:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005624:	f806 5b01 	strb.w	r5, [r6], #1
 8005628:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800562c:	f7fb fa5e 	bl	8000aec <__aeabi_dcmplt>
 8005630:	2800      	cmp	r0, #0
 8005632:	d172      	bne.n	800571a <_dtoa_r+0x622>
 8005634:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005638:	4911      	ldr	r1, [pc, #68]	@ (8005680 <_dtoa_r+0x588>)
 800563a:	2000      	movs	r0, #0
 800563c:	f7fa fe2c 	bl	8000298 <__aeabi_dsub>
 8005640:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005644:	f7fb fa52 	bl	8000aec <__aeabi_dcmplt>
 8005648:	2800      	cmp	r0, #0
 800564a:	f040 80b4 	bne.w	80057b6 <_dtoa_r+0x6be>
 800564e:	42a6      	cmp	r6, r4
 8005650:	f43f af70 	beq.w	8005534 <_dtoa_r+0x43c>
 8005654:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005658:	4b0a      	ldr	r3, [pc, #40]	@ (8005684 <_dtoa_r+0x58c>)
 800565a:	2200      	movs	r2, #0
 800565c:	f7fa ffd4 	bl	8000608 <__aeabi_dmul>
 8005660:	4b08      	ldr	r3, [pc, #32]	@ (8005684 <_dtoa_r+0x58c>)
 8005662:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005666:	2200      	movs	r2, #0
 8005668:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800566c:	f7fa ffcc 	bl	8000608 <__aeabi_dmul>
 8005670:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005674:	e7c4      	b.n	8005600 <_dtoa_r+0x508>
 8005676:	bf00      	nop
 8005678:	08008a58 	.word	0x08008a58
 800567c:	08008a30 	.word	0x08008a30
 8005680:	3ff00000 	.word	0x3ff00000
 8005684:	40240000 	.word	0x40240000
 8005688:	401c0000 	.word	0x401c0000
 800568c:	40140000 	.word	0x40140000
 8005690:	3fe00000 	.word	0x3fe00000
 8005694:	4631      	mov	r1, r6
 8005696:	4628      	mov	r0, r5
 8005698:	f7fa ffb6 	bl	8000608 <__aeabi_dmul>
 800569c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80056a0:	9413      	str	r4, [sp, #76]	@ 0x4c
 80056a2:	4656      	mov	r6, sl
 80056a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80056a8:	f7fb fa5e 	bl	8000b68 <__aeabi_d2iz>
 80056ac:	4605      	mov	r5, r0
 80056ae:	f7fa ff41 	bl	8000534 <__aeabi_i2d>
 80056b2:	4602      	mov	r2, r0
 80056b4:	460b      	mov	r3, r1
 80056b6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80056ba:	f7fa fded 	bl	8000298 <__aeabi_dsub>
 80056be:	3530      	adds	r5, #48	@ 0x30
 80056c0:	f806 5b01 	strb.w	r5, [r6], #1
 80056c4:	4602      	mov	r2, r0
 80056c6:	460b      	mov	r3, r1
 80056c8:	42a6      	cmp	r6, r4
 80056ca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80056ce:	f04f 0200 	mov.w	r2, #0
 80056d2:	d124      	bne.n	800571e <_dtoa_r+0x626>
 80056d4:	4baf      	ldr	r3, [pc, #700]	@ (8005994 <_dtoa_r+0x89c>)
 80056d6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80056da:	f7fa fddf 	bl	800029c <__adddf3>
 80056de:	4602      	mov	r2, r0
 80056e0:	460b      	mov	r3, r1
 80056e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80056e6:	f7fb fa1f 	bl	8000b28 <__aeabi_dcmpgt>
 80056ea:	2800      	cmp	r0, #0
 80056ec:	d163      	bne.n	80057b6 <_dtoa_r+0x6be>
 80056ee:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80056f2:	49a8      	ldr	r1, [pc, #672]	@ (8005994 <_dtoa_r+0x89c>)
 80056f4:	2000      	movs	r0, #0
 80056f6:	f7fa fdcf 	bl	8000298 <__aeabi_dsub>
 80056fa:	4602      	mov	r2, r0
 80056fc:	460b      	mov	r3, r1
 80056fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005702:	f7fb f9f3 	bl	8000aec <__aeabi_dcmplt>
 8005706:	2800      	cmp	r0, #0
 8005708:	f43f af14 	beq.w	8005534 <_dtoa_r+0x43c>
 800570c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800570e:	1e73      	subs	r3, r6, #1
 8005710:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005712:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005716:	2b30      	cmp	r3, #48	@ 0x30
 8005718:	d0f8      	beq.n	800570c <_dtoa_r+0x614>
 800571a:	4647      	mov	r7, r8
 800571c:	e03b      	b.n	8005796 <_dtoa_r+0x69e>
 800571e:	4b9e      	ldr	r3, [pc, #632]	@ (8005998 <_dtoa_r+0x8a0>)
 8005720:	f7fa ff72 	bl	8000608 <__aeabi_dmul>
 8005724:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005728:	e7bc      	b.n	80056a4 <_dtoa_r+0x5ac>
 800572a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800572e:	4656      	mov	r6, sl
 8005730:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005734:	4620      	mov	r0, r4
 8005736:	4629      	mov	r1, r5
 8005738:	f7fb f890 	bl	800085c <__aeabi_ddiv>
 800573c:	f7fb fa14 	bl	8000b68 <__aeabi_d2iz>
 8005740:	4680      	mov	r8, r0
 8005742:	f7fa fef7 	bl	8000534 <__aeabi_i2d>
 8005746:	e9dd 2300 	ldrd	r2, r3, [sp]
 800574a:	f7fa ff5d 	bl	8000608 <__aeabi_dmul>
 800574e:	4602      	mov	r2, r0
 8005750:	460b      	mov	r3, r1
 8005752:	4620      	mov	r0, r4
 8005754:	4629      	mov	r1, r5
 8005756:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800575a:	f7fa fd9d 	bl	8000298 <__aeabi_dsub>
 800575e:	f806 4b01 	strb.w	r4, [r6], #1
 8005762:	9d03      	ldr	r5, [sp, #12]
 8005764:	eba6 040a 	sub.w	r4, r6, sl
 8005768:	42a5      	cmp	r5, r4
 800576a:	4602      	mov	r2, r0
 800576c:	460b      	mov	r3, r1
 800576e:	d133      	bne.n	80057d8 <_dtoa_r+0x6e0>
 8005770:	f7fa fd94 	bl	800029c <__adddf3>
 8005774:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005778:	4604      	mov	r4, r0
 800577a:	460d      	mov	r5, r1
 800577c:	f7fb f9d4 	bl	8000b28 <__aeabi_dcmpgt>
 8005780:	b9c0      	cbnz	r0, 80057b4 <_dtoa_r+0x6bc>
 8005782:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005786:	4620      	mov	r0, r4
 8005788:	4629      	mov	r1, r5
 800578a:	f7fb f9a5 	bl	8000ad8 <__aeabi_dcmpeq>
 800578e:	b110      	cbz	r0, 8005796 <_dtoa_r+0x69e>
 8005790:	f018 0f01 	tst.w	r8, #1
 8005794:	d10e      	bne.n	80057b4 <_dtoa_r+0x6bc>
 8005796:	9902      	ldr	r1, [sp, #8]
 8005798:	4648      	mov	r0, r9
 800579a:	f000 fbbd 	bl	8005f18 <_Bfree>
 800579e:	2300      	movs	r3, #0
 80057a0:	7033      	strb	r3, [r6, #0]
 80057a2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80057a4:	3701      	adds	r7, #1
 80057a6:	601f      	str	r7, [r3, #0]
 80057a8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	f000 824b 	beq.w	8005c46 <_dtoa_r+0xb4e>
 80057b0:	601e      	str	r6, [r3, #0]
 80057b2:	e248      	b.n	8005c46 <_dtoa_r+0xb4e>
 80057b4:	46b8      	mov	r8, r7
 80057b6:	4633      	mov	r3, r6
 80057b8:	461e      	mov	r6, r3
 80057ba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80057be:	2a39      	cmp	r2, #57	@ 0x39
 80057c0:	d106      	bne.n	80057d0 <_dtoa_r+0x6d8>
 80057c2:	459a      	cmp	sl, r3
 80057c4:	d1f8      	bne.n	80057b8 <_dtoa_r+0x6c0>
 80057c6:	2230      	movs	r2, #48	@ 0x30
 80057c8:	f108 0801 	add.w	r8, r8, #1
 80057cc:	f88a 2000 	strb.w	r2, [sl]
 80057d0:	781a      	ldrb	r2, [r3, #0]
 80057d2:	3201      	adds	r2, #1
 80057d4:	701a      	strb	r2, [r3, #0]
 80057d6:	e7a0      	b.n	800571a <_dtoa_r+0x622>
 80057d8:	4b6f      	ldr	r3, [pc, #444]	@ (8005998 <_dtoa_r+0x8a0>)
 80057da:	2200      	movs	r2, #0
 80057dc:	f7fa ff14 	bl	8000608 <__aeabi_dmul>
 80057e0:	2200      	movs	r2, #0
 80057e2:	2300      	movs	r3, #0
 80057e4:	4604      	mov	r4, r0
 80057e6:	460d      	mov	r5, r1
 80057e8:	f7fb f976 	bl	8000ad8 <__aeabi_dcmpeq>
 80057ec:	2800      	cmp	r0, #0
 80057ee:	d09f      	beq.n	8005730 <_dtoa_r+0x638>
 80057f0:	e7d1      	b.n	8005796 <_dtoa_r+0x69e>
 80057f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80057f4:	2a00      	cmp	r2, #0
 80057f6:	f000 80ea 	beq.w	80059ce <_dtoa_r+0x8d6>
 80057fa:	9a07      	ldr	r2, [sp, #28]
 80057fc:	2a01      	cmp	r2, #1
 80057fe:	f300 80cd 	bgt.w	800599c <_dtoa_r+0x8a4>
 8005802:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005804:	2a00      	cmp	r2, #0
 8005806:	f000 80c1 	beq.w	800598c <_dtoa_r+0x894>
 800580a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800580e:	9c08      	ldr	r4, [sp, #32]
 8005810:	9e00      	ldr	r6, [sp, #0]
 8005812:	9a00      	ldr	r2, [sp, #0]
 8005814:	441a      	add	r2, r3
 8005816:	9200      	str	r2, [sp, #0]
 8005818:	9a06      	ldr	r2, [sp, #24]
 800581a:	2101      	movs	r1, #1
 800581c:	441a      	add	r2, r3
 800581e:	4648      	mov	r0, r9
 8005820:	9206      	str	r2, [sp, #24]
 8005822:	f000 fc77 	bl	8006114 <__i2b>
 8005826:	4605      	mov	r5, r0
 8005828:	b166      	cbz	r6, 8005844 <_dtoa_r+0x74c>
 800582a:	9b06      	ldr	r3, [sp, #24]
 800582c:	2b00      	cmp	r3, #0
 800582e:	dd09      	ble.n	8005844 <_dtoa_r+0x74c>
 8005830:	42b3      	cmp	r3, r6
 8005832:	9a00      	ldr	r2, [sp, #0]
 8005834:	bfa8      	it	ge
 8005836:	4633      	movge	r3, r6
 8005838:	1ad2      	subs	r2, r2, r3
 800583a:	9200      	str	r2, [sp, #0]
 800583c:	9a06      	ldr	r2, [sp, #24]
 800583e:	1af6      	subs	r6, r6, r3
 8005840:	1ad3      	subs	r3, r2, r3
 8005842:	9306      	str	r3, [sp, #24]
 8005844:	9b08      	ldr	r3, [sp, #32]
 8005846:	b30b      	cbz	r3, 800588c <_dtoa_r+0x794>
 8005848:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800584a:	2b00      	cmp	r3, #0
 800584c:	f000 80c6 	beq.w	80059dc <_dtoa_r+0x8e4>
 8005850:	2c00      	cmp	r4, #0
 8005852:	f000 80c0 	beq.w	80059d6 <_dtoa_r+0x8de>
 8005856:	4629      	mov	r1, r5
 8005858:	4622      	mov	r2, r4
 800585a:	4648      	mov	r0, r9
 800585c:	f000 fd12 	bl	8006284 <__pow5mult>
 8005860:	9a02      	ldr	r2, [sp, #8]
 8005862:	4601      	mov	r1, r0
 8005864:	4605      	mov	r5, r0
 8005866:	4648      	mov	r0, r9
 8005868:	f000 fc6a 	bl	8006140 <__multiply>
 800586c:	9902      	ldr	r1, [sp, #8]
 800586e:	4680      	mov	r8, r0
 8005870:	4648      	mov	r0, r9
 8005872:	f000 fb51 	bl	8005f18 <_Bfree>
 8005876:	9b08      	ldr	r3, [sp, #32]
 8005878:	1b1b      	subs	r3, r3, r4
 800587a:	9308      	str	r3, [sp, #32]
 800587c:	f000 80b1 	beq.w	80059e2 <_dtoa_r+0x8ea>
 8005880:	9a08      	ldr	r2, [sp, #32]
 8005882:	4641      	mov	r1, r8
 8005884:	4648      	mov	r0, r9
 8005886:	f000 fcfd 	bl	8006284 <__pow5mult>
 800588a:	9002      	str	r0, [sp, #8]
 800588c:	2101      	movs	r1, #1
 800588e:	4648      	mov	r0, r9
 8005890:	f000 fc40 	bl	8006114 <__i2b>
 8005894:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005896:	4604      	mov	r4, r0
 8005898:	2b00      	cmp	r3, #0
 800589a:	f000 81d8 	beq.w	8005c4e <_dtoa_r+0xb56>
 800589e:	461a      	mov	r2, r3
 80058a0:	4601      	mov	r1, r0
 80058a2:	4648      	mov	r0, r9
 80058a4:	f000 fcee 	bl	8006284 <__pow5mult>
 80058a8:	9b07      	ldr	r3, [sp, #28]
 80058aa:	2b01      	cmp	r3, #1
 80058ac:	4604      	mov	r4, r0
 80058ae:	f300 809f 	bgt.w	80059f0 <_dtoa_r+0x8f8>
 80058b2:	9b04      	ldr	r3, [sp, #16]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	f040 8097 	bne.w	80059e8 <_dtoa_r+0x8f0>
 80058ba:	9b05      	ldr	r3, [sp, #20]
 80058bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	f040 8093 	bne.w	80059ec <_dtoa_r+0x8f4>
 80058c6:	9b05      	ldr	r3, [sp, #20]
 80058c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80058cc:	0d1b      	lsrs	r3, r3, #20
 80058ce:	051b      	lsls	r3, r3, #20
 80058d0:	b133      	cbz	r3, 80058e0 <_dtoa_r+0x7e8>
 80058d2:	9b00      	ldr	r3, [sp, #0]
 80058d4:	3301      	adds	r3, #1
 80058d6:	9300      	str	r3, [sp, #0]
 80058d8:	9b06      	ldr	r3, [sp, #24]
 80058da:	3301      	adds	r3, #1
 80058dc:	9306      	str	r3, [sp, #24]
 80058de:	2301      	movs	r3, #1
 80058e0:	9308      	str	r3, [sp, #32]
 80058e2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	f000 81b8 	beq.w	8005c5a <_dtoa_r+0xb62>
 80058ea:	6923      	ldr	r3, [r4, #16]
 80058ec:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80058f0:	6918      	ldr	r0, [r3, #16]
 80058f2:	f000 fbc3 	bl	800607c <__hi0bits>
 80058f6:	f1c0 0020 	rsb	r0, r0, #32
 80058fa:	9b06      	ldr	r3, [sp, #24]
 80058fc:	4418      	add	r0, r3
 80058fe:	f010 001f 	ands.w	r0, r0, #31
 8005902:	f000 8082 	beq.w	8005a0a <_dtoa_r+0x912>
 8005906:	f1c0 0320 	rsb	r3, r0, #32
 800590a:	2b04      	cmp	r3, #4
 800590c:	dd73      	ble.n	80059f6 <_dtoa_r+0x8fe>
 800590e:	9b00      	ldr	r3, [sp, #0]
 8005910:	f1c0 001c 	rsb	r0, r0, #28
 8005914:	4403      	add	r3, r0
 8005916:	9300      	str	r3, [sp, #0]
 8005918:	9b06      	ldr	r3, [sp, #24]
 800591a:	4403      	add	r3, r0
 800591c:	4406      	add	r6, r0
 800591e:	9306      	str	r3, [sp, #24]
 8005920:	9b00      	ldr	r3, [sp, #0]
 8005922:	2b00      	cmp	r3, #0
 8005924:	dd05      	ble.n	8005932 <_dtoa_r+0x83a>
 8005926:	9902      	ldr	r1, [sp, #8]
 8005928:	461a      	mov	r2, r3
 800592a:	4648      	mov	r0, r9
 800592c:	f000 fd04 	bl	8006338 <__lshift>
 8005930:	9002      	str	r0, [sp, #8]
 8005932:	9b06      	ldr	r3, [sp, #24]
 8005934:	2b00      	cmp	r3, #0
 8005936:	dd05      	ble.n	8005944 <_dtoa_r+0x84c>
 8005938:	4621      	mov	r1, r4
 800593a:	461a      	mov	r2, r3
 800593c:	4648      	mov	r0, r9
 800593e:	f000 fcfb 	bl	8006338 <__lshift>
 8005942:	4604      	mov	r4, r0
 8005944:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005946:	2b00      	cmp	r3, #0
 8005948:	d061      	beq.n	8005a0e <_dtoa_r+0x916>
 800594a:	9802      	ldr	r0, [sp, #8]
 800594c:	4621      	mov	r1, r4
 800594e:	f000 fd5f 	bl	8006410 <__mcmp>
 8005952:	2800      	cmp	r0, #0
 8005954:	da5b      	bge.n	8005a0e <_dtoa_r+0x916>
 8005956:	2300      	movs	r3, #0
 8005958:	9902      	ldr	r1, [sp, #8]
 800595a:	220a      	movs	r2, #10
 800595c:	4648      	mov	r0, r9
 800595e:	f000 fafd 	bl	8005f5c <__multadd>
 8005962:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005964:	9002      	str	r0, [sp, #8]
 8005966:	f107 38ff 	add.w	r8, r7, #4294967295
 800596a:	2b00      	cmp	r3, #0
 800596c:	f000 8177 	beq.w	8005c5e <_dtoa_r+0xb66>
 8005970:	4629      	mov	r1, r5
 8005972:	2300      	movs	r3, #0
 8005974:	220a      	movs	r2, #10
 8005976:	4648      	mov	r0, r9
 8005978:	f000 faf0 	bl	8005f5c <__multadd>
 800597c:	f1bb 0f00 	cmp.w	fp, #0
 8005980:	4605      	mov	r5, r0
 8005982:	dc6f      	bgt.n	8005a64 <_dtoa_r+0x96c>
 8005984:	9b07      	ldr	r3, [sp, #28]
 8005986:	2b02      	cmp	r3, #2
 8005988:	dc49      	bgt.n	8005a1e <_dtoa_r+0x926>
 800598a:	e06b      	b.n	8005a64 <_dtoa_r+0x96c>
 800598c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800598e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005992:	e73c      	b.n	800580e <_dtoa_r+0x716>
 8005994:	3fe00000 	.word	0x3fe00000
 8005998:	40240000 	.word	0x40240000
 800599c:	9b03      	ldr	r3, [sp, #12]
 800599e:	1e5c      	subs	r4, r3, #1
 80059a0:	9b08      	ldr	r3, [sp, #32]
 80059a2:	42a3      	cmp	r3, r4
 80059a4:	db09      	blt.n	80059ba <_dtoa_r+0x8c2>
 80059a6:	1b1c      	subs	r4, r3, r4
 80059a8:	9b03      	ldr	r3, [sp, #12]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	f6bf af30 	bge.w	8005810 <_dtoa_r+0x718>
 80059b0:	9b00      	ldr	r3, [sp, #0]
 80059b2:	9a03      	ldr	r2, [sp, #12]
 80059b4:	1a9e      	subs	r6, r3, r2
 80059b6:	2300      	movs	r3, #0
 80059b8:	e72b      	b.n	8005812 <_dtoa_r+0x71a>
 80059ba:	9b08      	ldr	r3, [sp, #32]
 80059bc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80059be:	9408      	str	r4, [sp, #32]
 80059c0:	1ae3      	subs	r3, r4, r3
 80059c2:	441a      	add	r2, r3
 80059c4:	9e00      	ldr	r6, [sp, #0]
 80059c6:	9b03      	ldr	r3, [sp, #12]
 80059c8:	920d      	str	r2, [sp, #52]	@ 0x34
 80059ca:	2400      	movs	r4, #0
 80059cc:	e721      	b.n	8005812 <_dtoa_r+0x71a>
 80059ce:	9c08      	ldr	r4, [sp, #32]
 80059d0:	9e00      	ldr	r6, [sp, #0]
 80059d2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80059d4:	e728      	b.n	8005828 <_dtoa_r+0x730>
 80059d6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80059da:	e751      	b.n	8005880 <_dtoa_r+0x788>
 80059dc:	9a08      	ldr	r2, [sp, #32]
 80059de:	9902      	ldr	r1, [sp, #8]
 80059e0:	e750      	b.n	8005884 <_dtoa_r+0x78c>
 80059e2:	f8cd 8008 	str.w	r8, [sp, #8]
 80059e6:	e751      	b.n	800588c <_dtoa_r+0x794>
 80059e8:	2300      	movs	r3, #0
 80059ea:	e779      	b.n	80058e0 <_dtoa_r+0x7e8>
 80059ec:	9b04      	ldr	r3, [sp, #16]
 80059ee:	e777      	b.n	80058e0 <_dtoa_r+0x7e8>
 80059f0:	2300      	movs	r3, #0
 80059f2:	9308      	str	r3, [sp, #32]
 80059f4:	e779      	b.n	80058ea <_dtoa_r+0x7f2>
 80059f6:	d093      	beq.n	8005920 <_dtoa_r+0x828>
 80059f8:	9a00      	ldr	r2, [sp, #0]
 80059fa:	331c      	adds	r3, #28
 80059fc:	441a      	add	r2, r3
 80059fe:	9200      	str	r2, [sp, #0]
 8005a00:	9a06      	ldr	r2, [sp, #24]
 8005a02:	441a      	add	r2, r3
 8005a04:	441e      	add	r6, r3
 8005a06:	9206      	str	r2, [sp, #24]
 8005a08:	e78a      	b.n	8005920 <_dtoa_r+0x828>
 8005a0a:	4603      	mov	r3, r0
 8005a0c:	e7f4      	b.n	80059f8 <_dtoa_r+0x900>
 8005a0e:	9b03      	ldr	r3, [sp, #12]
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	46b8      	mov	r8, r7
 8005a14:	dc20      	bgt.n	8005a58 <_dtoa_r+0x960>
 8005a16:	469b      	mov	fp, r3
 8005a18:	9b07      	ldr	r3, [sp, #28]
 8005a1a:	2b02      	cmp	r3, #2
 8005a1c:	dd1e      	ble.n	8005a5c <_dtoa_r+0x964>
 8005a1e:	f1bb 0f00 	cmp.w	fp, #0
 8005a22:	f47f adb1 	bne.w	8005588 <_dtoa_r+0x490>
 8005a26:	4621      	mov	r1, r4
 8005a28:	465b      	mov	r3, fp
 8005a2a:	2205      	movs	r2, #5
 8005a2c:	4648      	mov	r0, r9
 8005a2e:	f000 fa95 	bl	8005f5c <__multadd>
 8005a32:	4601      	mov	r1, r0
 8005a34:	4604      	mov	r4, r0
 8005a36:	9802      	ldr	r0, [sp, #8]
 8005a38:	f000 fcea 	bl	8006410 <__mcmp>
 8005a3c:	2800      	cmp	r0, #0
 8005a3e:	f77f ada3 	ble.w	8005588 <_dtoa_r+0x490>
 8005a42:	4656      	mov	r6, sl
 8005a44:	2331      	movs	r3, #49	@ 0x31
 8005a46:	f806 3b01 	strb.w	r3, [r6], #1
 8005a4a:	f108 0801 	add.w	r8, r8, #1
 8005a4e:	e59f      	b.n	8005590 <_dtoa_r+0x498>
 8005a50:	9c03      	ldr	r4, [sp, #12]
 8005a52:	46b8      	mov	r8, r7
 8005a54:	4625      	mov	r5, r4
 8005a56:	e7f4      	b.n	8005a42 <_dtoa_r+0x94a>
 8005a58:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8005a5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	f000 8101 	beq.w	8005c66 <_dtoa_r+0xb6e>
 8005a64:	2e00      	cmp	r6, #0
 8005a66:	dd05      	ble.n	8005a74 <_dtoa_r+0x97c>
 8005a68:	4629      	mov	r1, r5
 8005a6a:	4632      	mov	r2, r6
 8005a6c:	4648      	mov	r0, r9
 8005a6e:	f000 fc63 	bl	8006338 <__lshift>
 8005a72:	4605      	mov	r5, r0
 8005a74:	9b08      	ldr	r3, [sp, #32]
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d05c      	beq.n	8005b34 <_dtoa_r+0xa3c>
 8005a7a:	6869      	ldr	r1, [r5, #4]
 8005a7c:	4648      	mov	r0, r9
 8005a7e:	f000 fa0b 	bl	8005e98 <_Balloc>
 8005a82:	4606      	mov	r6, r0
 8005a84:	b928      	cbnz	r0, 8005a92 <_dtoa_r+0x99a>
 8005a86:	4b82      	ldr	r3, [pc, #520]	@ (8005c90 <_dtoa_r+0xb98>)
 8005a88:	4602      	mov	r2, r0
 8005a8a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005a8e:	f7ff bb4a 	b.w	8005126 <_dtoa_r+0x2e>
 8005a92:	692a      	ldr	r2, [r5, #16]
 8005a94:	3202      	adds	r2, #2
 8005a96:	0092      	lsls	r2, r2, #2
 8005a98:	f105 010c 	add.w	r1, r5, #12
 8005a9c:	300c      	adds	r0, #12
 8005a9e:	f002 f831 	bl	8007b04 <memcpy>
 8005aa2:	2201      	movs	r2, #1
 8005aa4:	4631      	mov	r1, r6
 8005aa6:	4648      	mov	r0, r9
 8005aa8:	f000 fc46 	bl	8006338 <__lshift>
 8005aac:	f10a 0301 	add.w	r3, sl, #1
 8005ab0:	9300      	str	r3, [sp, #0]
 8005ab2:	eb0a 030b 	add.w	r3, sl, fp
 8005ab6:	9308      	str	r3, [sp, #32]
 8005ab8:	9b04      	ldr	r3, [sp, #16]
 8005aba:	f003 0301 	and.w	r3, r3, #1
 8005abe:	462f      	mov	r7, r5
 8005ac0:	9306      	str	r3, [sp, #24]
 8005ac2:	4605      	mov	r5, r0
 8005ac4:	9b00      	ldr	r3, [sp, #0]
 8005ac6:	9802      	ldr	r0, [sp, #8]
 8005ac8:	4621      	mov	r1, r4
 8005aca:	f103 3bff 	add.w	fp, r3, #4294967295
 8005ace:	f7ff fa89 	bl	8004fe4 <quorem>
 8005ad2:	4603      	mov	r3, r0
 8005ad4:	3330      	adds	r3, #48	@ 0x30
 8005ad6:	9003      	str	r0, [sp, #12]
 8005ad8:	4639      	mov	r1, r7
 8005ada:	9802      	ldr	r0, [sp, #8]
 8005adc:	9309      	str	r3, [sp, #36]	@ 0x24
 8005ade:	f000 fc97 	bl	8006410 <__mcmp>
 8005ae2:	462a      	mov	r2, r5
 8005ae4:	9004      	str	r0, [sp, #16]
 8005ae6:	4621      	mov	r1, r4
 8005ae8:	4648      	mov	r0, r9
 8005aea:	f000 fcad 	bl	8006448 <__mdiff>
 8005aee:	68c2      	ldr	r2, [r0, #12]
 8005af0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005af2:	4606      	mov	r6, r0
 8005af4:	bb02      	cbnz	r2, 8005b38 <_dtoa_r+0xa40>
 8005af6:	4601      	mov	r1, r0
 8005af8:	9802      	ldr	r0, [sp, #8]
 8005afa:	f000 fc89 	bl	8006410 <__mcmp>
 8005afe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005b00:	4602      	mov	r2, r0
 8005b02:	4631      	mov	r1, r6
 8005b04:	4648      	mov	r0, r9
 8005b06:	920c      	str	r2, [sp, #48]	@ 0x30
 8005b08:	9309      	str	r3, [sp, #36]	@ 0x24
 8005b0a:	f000 fa05 	bl	8005f18 <_Bfree>
 8005b0e:	9b07      	ldr	r3, [sp, #28]
 8005b10:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005b12:	9e00      	ldr	r6, [sp, #0]
 8005b14:	ea42 0103 	orr.w	r1, r2, r3
 8005b18:	9b06      	ldr	r3, [sp, #24]
 8005b1a:	4319      	orrs	r1, r3
 8005b1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005b1e:	d10d      	bne.n	8005b3c <_dtoa_r+0xa44>
 8005b20:	2b39      	cmp	r3, #57	@ 0x39
 8005b22:	d027      	beq.n	8005b74 <_dtoa_r+0xa7c>
 8005b24:	9a04      	ldr	r2, [sp, #16]
 8005b26:	2a00      	cmp	r2, #0
 8005b28:	dd01      	ble.n	8005b2e <_dtoa_r+0xa36>
 8005b2a:	9b03      	ldr	r3, [sp, #12]
 8005b2c:	3331      	adds	r3, #49	@ 0x31
 8005b2e:	f88b 3000 	strb.w	r3, [fp]
 8005b32:	e52e      	b.n	8005592 <_dtoa_r+0x49a>
 8005b34:	4628      	mov	r0, r5
 8005b36:	e7b9      	b.n	8005aac <_dtoa_r+0x9b4>
 8005b38:	2201      	movs	r2, #1
 8005b3a:	e7e2      	b.n	8005b02 <_dtoa_r+0xa0a>
 8005b3c:	9904      	ldr	r1, [sp, #16]
 8005b3e:	2900      	cmp	r1, #0
 8005b40:	db04      	blt.n	8005b4c <_dtoa_r+0xa54>
 8005b42:	9807      	ldr	r0, [sp, #28]
 8005b44:	4301      	orrs	r1, r0
 8005b46:	9806      	ldr	r0, [sp, #24]
 8005b48:	4301      	orrs	r1, r0
 8005b4a:	d120      	bne.n	8005b8e <_dtoa_r+0xa96>
 8005b4c:	2a00      	cmp	r2, #0
 8005b4e:	ddee      	ble.n	8005b2e <_dtoa_r+0xa36>
 8005b50:	9902      	ldr	r1, [sp, #8]
 8005b52:	9300      	str	r3, [sp, #0]
 8005b54:	2201      	movs	r2, #1
 8005b56:	4648      	mov	r0, r9
 8005b58:	f000 fbee 	bl	8006338 <__lshift>
 8005b5c:	4621      	mov	r1, r4
 8005b5e:	9002      	str	r0, [sp, #8]
 8005b60:	f000 fc56 	bl	8006410 <__mcmp>
 8005b64:	2800      	cmp	r0, #0
 8005b66:	9b00      	ldr	r3, [sp, #0]
 8005b68:	dc02      	bgt.n	8005b70 <_dtoa_r+0xa78>
 8005b6a:	d1e0      	bne.n	8005b2e <_dtoa_r+0xa36>
 8005b6c:	07da      	lsls	r2, r3, #31
 8005b6e:	d5de      	bpl.n	8005b2e <_dtoa_r+0xa36>
 8005b70:	2b39      	cmp	r3, #57	@ 0x39
 8005b72:	d1da      	bne.n	8005b2a <_dtoa_r+0xa32>
 8005b74:	2339      	movs	r3, #57	@ 0x39
 8005b76:	f88b 3000 	strb.w	r3, [fp]
 8005b7a:	4633      	mov	r3, r6
 8005b7c:	461e      	mov	r6, r3
 8005b7e:	3b01      	subs	r3, #1
 8005b80:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005b84:	2a39      	cmp	r2, #57	@ 0x39
 8005b86:	d04e      	beq.n	8005c26 <_dtoa_r+0xb2e>
 8005b88:	3201      	adds	r2, #1
 8005b8a:	701a      	strb	r2, [r3, #0]
 8005b8c:	e501      	b.n	8005592 <_dtoa_r+0x49a>
 8005b8e:	2a00      	cmp	r2, #0
 8005b90:	dd03      	ble.n	8005b9a <_dtoa_r+0xaa2>
 8005b92:	2b39      	cmp	r3, #57	@ 0x39
 8005b94:	d0ee      	beq.n	8005b74 <_dtoa_r+0xa7c>
 8005b96:	3301      	adds	r3, #1
 8005b98:	e7c9      	b.n	8005b2e <_dtoa_r+0xa36>
 8005b9a:	9a00      	ldr	r2, [sp, #0]
 8005b9c:	9908      	ldr	r1, [sp, #32]
 8005b9e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005ba2:	428a      	cmp	r2, r1
 8005ba4:	d028      	beq.n	8005bf8 <_dtoa_r+0xb00>
 8005ba6:	9902      	ldr	r1, [sp, #8]
 8005ba8:	2300      	movs	r3, #0
 8005baa:	220a      	movs	r2, #10
 8005bac:	4648      	mov	r0, r9
 8005bae:	f000 f9d5 	bl	8005f5c <__multadd>
 8005bb2:	42af      	cmp	r7, r5
 8005bb4:	9002      	str	r0, [sp, #8]
 8005bb6:	f04f 0300 	mov.w	r3, #0
 8005bba:	f04f 020a 	mov.w	r2, #10
 8005bbe:	4639      	mov	r1, r7
 8005bc0:	4648      	mov	r0, r9
 8005bc2:	d107      	bne.n	8005bd4 <_dtoa_r+0xadc>
 8005bc4:	f000 f9ca 	bl	8005f5c <__multadd>
 8005bc8:	4607      	mov	r7, r0
 8005bca:	4605      	mov	r5, r0
 8005bcc:	9b00      	ldr	r3, [sp, #0]
 8005bce:	3301      	adds	r3, #1
 8005bd0:	9300      	str	r3, [sp, #0]
 8005bd2:	e777      	b.n	8005ac4 <_dtoa_r+0x9cc>
 8005bd4:	f000 f9c2 	bl	8005f5c <__multadd>
 8005bd8:	4629      	mov	r1, r5
 8005bda:	4607      	mov	r7, r0
 8005bdc:	2300      	movs	r3, #0
 8005bde:	220a      	movs	r2, #10
 8005be0:	4648      	mov	r0, r9
 8005be2:	f000 f9bb 	bl	8005f5c <__multadd>
 8005be6:	4605      	mov	r5, r0
 8005be8:	e7f0      	b.n	8005bcc <_dtoa_r+0xad4>
 8005bea:	f1bb 0f00 	cmp.w	fp, #0
 8005bee:	bfcc      	ite	gt
 8005bf0:	465e      	movgt	r6, fp
 8005bf2:	2601      	movle	r6, #1
 8005bf4:	4456      	add	r6, sl
 8005bf6:	2700      	movs	r7, #0
 8005bf8:	9902      	ldr	r1, [sp, #8]
 8005bfa:	9300      	str	r3, [sp, #0]
 8005bfc:	2201      	movs	r2, #1
 8005bfe:	4648      	mov	r0, r9
 8005c00:	f000 fb9a 	bl	8006338 <__lshift>
 8005c04:	4621      	mov	r1, r4
 8005c06:	9002      	str	r0, [sp, #8]
 8005c08:	f000 fc02 	bl	8006410 <__mcmp>
 8005c0c:	2800      	cmp	r0, #0
 8005c0e:	dcb4      	bgt.n	8005b7a <_dtoa_r+0xa82>
 8005c10:	d102      	bne.n	8005c18 <_dtoa_r+0xb20>
 8005c12:	9b00      	ldr	r3, [sp, #0]
 8005c14:	07db      	lsls	r3, r3, #31
 8005c16:	d4b0      	bmi.n	8005b7a <_dtoa_r+0xa82>
 8005c18:	4633      	mov	r3, r6
 8005c1a:	461e      	mov	r6, r3
 8005c1c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005c20:	2a30      	cmp	r2, #48	@ 0x30
 8005c22:	d0fa      	beq.n	8005c1a <_dtoa_r+0xb22>
 8005c24:	e4b5      	b.n	8005592 <_dtoa_r+0x49a>
 8005c26:	459a      	cmp	sl, r3
 8005c28:	d1a8      	bne.n	8005b7c <_dtoa_r+0xa84>
 8005c2a:	2331      	movs	r3, #49	@ 0x31
 8005c2c:	f108 0801 	add.w	r8, r8, #1
 8005c30:	f88a 3000 	strb.w	r3, [sl]
 8005c34:	e4ad      	b.n	8005592 <_dtoa_r+0x49a>
 8005c36:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005c38:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8005c94 <_dtoa_r+0xb9c>
 8005c3c:	b11b      	cbz	r3, 8005c46 <_dtoa_r+0xb4e>
 8005c3e:	f10a 0308 	add.w	r3, sl, #8
 8005c42:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8005c44:	6013      	str	r3, [r2, #0]
 8005c46:	4650      	mov	r0, sl
 8005c48:	b017      	add	sp, #92	@ 0x5c
 8005c4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c4e:	9b07      	ldr	r3, [sp, #28]
 8005c50:	2b01      	cmp	r3, #1
 8005c52:	f77f ae2e 	ble.w	80058b2 <_dtoa_r+0x7ba>
 8005c56:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005c58:	9308      	str	r3, [sp, #32]
 8005c5a:	2001      	movs	r0, #1
 8005c5c:	e64d      	b.n	80058fa <_dtoa_r+0x802>
 8005c5e:	f1bb 0f00 	cmp.w	fp, #0
 8005c62:	f77f aed9 	ble.w	8005a18 <_dtoa_r+0x920>
 8005c66:	4656      	mov	r6, sl
 8005c68:	9802      	ldr	r0, [sp, #8]
 8005c6a:	4621      	mov	r1, r4
 8005c6c:	f7ff f9ba 	bl	8004fe4 <quorem>
 8005c70:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8005c74:	f806 3b01 	strb.w	r3, [r6], #1
 8005c78:	eba6 020a 	sub.w	r2, r6, sl
 8005c7c:	4593      	cmp	fp, r2
 8005c7e:	ddb4      	ble.n	8005bea <_dtoa_r+0xaf2>
 8005c80:	9902      	ldr	r1, [sp, #8]
 8005c82:	2300      	movs	r3, #0
 8005c84:	220a      	movs	r2, #10
 8005c86:	4648      	mov	r0, r9
 8005c88:	f000 f968 	bl	8005f5c <__multadd>
 8005c8c:	9002      	str	r0, [sp, #8]
 8005c8e:	e7eb      	b.n	8005c68 <_dtoa_r+0xb70>
 8005c90:	080088fd 	.word	0x080088fd
 8005c94:	08008881 	.word	0x08008881

08005c98 <_free_r>:
 8005c98:	b538      	push	{r3, r4, r5, lr}
 8005c9a:	4605      	mov	r5, r0
 8005c9c:	2900      	cmp	r1, #0
 8005c9e:	d041      	beq.n	8005d24 <_free_r+0x8c>
 8005ca0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005ca4:	1f0c      	subs	r4, r1, #4
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	bfb8      	it	lt
 8005caa:	18e4      	addlt	r4, r4, r3
 8005cac:	f000 f8e8 	bl	8005e80 <__malloc_lock>
 8005cb0:	4a1d      	ldr	r2, [pc, #116]	@ (8005d28 <_free_r+0x90>)
 8005cb2:	6813      	ldr	r3, [r2, #0]
 8005cb4:	b933      	cbnz	r3, 8005cc4 <_free_r+0x2c>
 8005cb6:	6063      	str	r3, [r4, #4]
 8005cb8:	6014      	str	r4, [r2, #0]
 8005cba:	4628      	mov	r0, r5
 8005cbc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005cc0:	f000 b8e4 	b.w	8005e8c <__malloc_unlock>
 8005cc4:	42a3      	cmp	r3, r4
 8005cc6:	d908      	bls.n	8005cda <_free_r+0x42>
 8005cc8:	6820      	ldr	r0, [r4, #0]
 8005cca:	1821      	adds	r1, r4, r0
 8005ccc:	428b      	cmp	r3, r1
 8005cce:	bf01      	itttt	eq
 8005cd0:	6819      	ldreq	r1, [r3, #0]
 8005cd2:	685b      	ldreq	r3, [r3, #4]
 8005cd4:	1809      	addeq	r1, r1, r0
 8005cd6:	6021      	streq	r1, [r4, #0]
 8005cd8:	e7ed      	b.n	8005cb6 <_free_r+0x1e>
 8005cda:	461a      	mov	r2, r3
 8005cdc:	685b      	ldr	r3, [r3, #4]
 8005cde:	b10b      	cbz	r3, 8005ce4 <_free_r+0x4c>
 8005ce0:	42a3      	cmp	r3, r4
 8005ce2:	d9fa      	bls.n	8005cda <_free_r+0x42>
 8005ce4:	6811      	ldr	r1, [r2, #0]
 8005ce6:	1850      	adds	r0, r2, r1
 8005ce8:	42a0      	cmp	r0, r4
 8005cea:	d10b      	bne.n	8005d04 <_free_r+0x6c>
 8005cec:	6820      	ldr	r0, [r4, #0]
 8005cee:	4401      	add	r1, r0
 8005cf0:	1850      	adds	r0, r2, r1
 8005cf2:	4283      	cmp	r3, r0
 8005cf4:	6011      	str	r1, [r2, #0]
 8005cf6:	d1e0      	bne.n	8005cba <_free_r+0x22>
 8005cf8:	6818      	ldr	r0, [r3, #0]
 8005cfa:	685b      	ldr	r3, [r3, #4]
 8005cfc:	6053      	str	r3, [r2, #4]
 8005cfe:	4408      	add	r0, r1
 8005d00:	6010      	str	r0, [r2, #0]
 8005d02:	e7da      	b.n	8005cba <_free_r+0x22>
 8005d04:	d902      	bls.n	8005d0c <_free_r+0x74>
 8005d06:	230c      	movs	r3, #12
 8005d08:	602b      	str	r3, [r5, #0]
 8005d0a:	e7d6      	b.n	8005cba <_free_r+0x22>
 8005d0c:	6820      	ldr	r0, [r4, #0]
 8005d0e:	1821      	adds	r1, r4, r0
 8005d10:	428b      	cmp	r3, r1
 8005d12:	bf04      	itt	eq
 8005d14:	6819      	ldreq	r1, [r3, #0]
 8005d16:	685b      	ldreq	r3, [r3, #4]
 8005d18:	6063      	str	r3, [r4, #4]
 8005d1a:	bf04      	itt	eq
 8005d1c:	1809      	addeq	r1, r1, r0
 8005d1e:	6021      	streq	r1, [r4, #0]
 8005d20:	6054      	str	r4, [r2, #4]
 8005d22:	e7ca      	b.n	8005cba <_free_r+0x22>
 8005d24:	bd38      	pop	{r3, r4, r5, pc}
 8005d26:	bf00      	nop
 8005d28:	200004e4 	.word	0x200004e4

08005d2c <malloc>:
 8005d2c:	4b02      	ldr	r3, [pc, #8]	@ (8005d38 <malloc+0xc>)
 8005d2e:	4601      	mov	r1, r0
 8005d30:	6818      	ldr	r0, [r3, #0]
 8005d32:	f000 b825 	b.w	8005d80 <_malloc_r>
 8005d36:	bf00      	nop
 8005d38:	20000020 	.word	0x20000020

08005d3c <sbrk_aligned>:
 8005d3c:	b570      	push	{r4, r5, r6, lr}
 8005d3e:	4e0f      	ldr	r6, [pc, #60]	@ (8005d7c <sbrk_aligned+0x40>)
 8005d40:	460c      	mov	r4, r1
 8005d42:	6831      	ldr	r1, [r6, #0]
 8005d44:	4605      	mov	r5, r0
 8005d46:	b911      	cbnz	r1, 8005d4e <sbrk_aligned+0x12>
 8005d48:	f001 fecc 	bl	8007ae4 <_sbrk_r>
 8005d4c:	6030      	str	r0, [r6, #0]
 8005d4e:	4621      	mov	r1, r4
 8005d50:	4628      	mov	r0, r5
 8005d52:	f001 fec7 	bl	8007ae4 <_sbrk_r>
 8005d56:	1c43      	adds	r3, r0, #1
 8005d58:	d103      	bne.n	8005d62 <sbrk_aligned+0x26>
 8005d5a:	f04f 34ff 	mov.w	r4, #4294967295
 8005d5e:	4620      	mov	r0, r4
 8005d60:	bd70      	pop	{r4, r5, r6, pc}
 8005d62:	1cc4      	adds	r4, r0, #3
 8005d64:	f024 0403 	bic.w	r4, r4, #3
 8005d68:	42a0      	cmp	r0, r4
 8005d6a:	d0f8      	beq.n	8005d5e <sbrk_aligned+0x22>
 8005d6c:	1a21      	subs	r1, r4, r0
 8005d6e:	4628      	mov	r0, r5
 8005d70:	f001 feb8 	bl	8007ae4 <_sbrk_r>
 8005d74:	3001      	adds	r0, #1
 8005d76:	d1f2      	bne.n	8005d5e <sbrk_aligned+0x22>
 8005d78:	e7ef      	b.n	8005d5a <sbrk_aligned+0x1e>
 8005d7a:	bf00      	nop
 8005d7c:	200004e0 	.word	0x200004e0

08005d80 <_malloc_r>:
 8005d80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d84:	1ccd      	adds	r5, r1, #3
 8005d86:	f025 0503 	bic.w	r5, r5, #3
 8005d8a:	3508      	adds	r5, #8
 8005d8c:	2d0c      	cmp	r5, #12
 8005d8e:	bf38      	it	cc
 8005d90:	250c      	movcc	r5, #12
 8005d92:	2d00      	cmp	r5, #0
 8005d94:	4606      	mov	r6, r0
 8005d96:	db01      	blt.n	8005d9c <_malloc_r+0x1c>
 8005d98:	42a9      	cmp	r1, r5
 8005d9a:	d904      	bls.n	8005da6 <_malloc_r+0x26>
 8005d9c:	230c      	movs	r3, #12
 8005d9e:	6033      	str	r3, [r6, #0]
 8005da0:	2000      	movs	r0, #0
 8005da2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005da6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005e7c <_malloc_r+0xfc>
 8005daa:	f000 f869 	bl	8005e80 <__malloc_lock>
 8005dae:	f8d8 3000 	ldr.w	r3, [r8]
 8005db2:	461c      	mov	r4, r3
 8005db4:	bb44      	cbnz	r4, 8005e08 <_malloc_r+0x88>
 8005db6:	4629      	mov	r1, r5
 8005db8:	4630      	mov	r0, r6
 8005dba:	f7ff ffbf 	bl	8005d3c <sbrk_aligned>
 8005dbe:	1c43      	adds	r3, r0, #1
 8005dc0:	4604      	mov	r4, r0
 8005dc2:	d158      	bne.n	8005e76 <_malloc_r+0xf6>
 8005dc4:	f8d8 4000 	ldr.w	r4, [r8]
 8005dc8:	4627      	mov	r7, r4
 8005dca:	2f00      	cmp	r7, #0
 8005dcc:	d143      	bne.n	8005e56 <_malloc_r+0xd6>
 8005dce:	2c00      	cmp	r4, #0
 8005dd0:	d04b      	beq.n	8005e6a <_malloc_r+0xea>
 8005dd2:	6823      	ldr	r3, [r4, #0]
 8005dd4:	4639      	mov	r1, r7
 8005dd6:	4630      	mov	r0, r6
 8005dd8:	eb04 0903 	add.w	r9, r4, r3
 8005ddc:	f001 fe82 	bl	8007ae4 <_sbrk_r>
 8005de0:	4581      	cmp	r9, r0
 8005de2:	d142      	bne.n	8005e6a <_malloc_r+0xea>
 8005de4:	6821      	ldr	r1, [r4, #0]
 8005de6:	1a6d      	subs	r5, r5, r1
 8005de8:	4629      	mov	r1, r5
 8005dea:	4630      	mov	r0, r6
 8005dec:	f7ff ffa6 	bl	8005d3c <sbrk_aligned>
 8005df0:	3001      	adds	r0, #1
 8005df2:	d03a      	beq.n	8005e6a <_malloc_r+0xea>
 8005df4:	6823      	ldr	r3, [r4, #0]
 8005df6:	442b      	add	r3, r5
 8005df8:	6023      	str	r3, [r4, #0]
 8005dfa:	f8d8 3000 	ldr.w	r3, [r8]
 8005dfe:	685a      	ldr	r2, [r3, #4]
 8005e00:	bb62      	cbnz	r2, 8005e5c <_malloc_r+0xdc>
 8005e02:	f8c8 7000 	str.w	r7, [r8]
 8005e06:	e00f      	b.n	8005e28 <_malloc_r+0xa8>
 8005e08:	6822      	ldr	r2, [r4, #0]
 8005e0a:	1b52      	subs	r2, r2, r5
 8005e0c:	d420      	bmi.n	8005e50 <_malloc_r+0xd0>
 8005e0e:	2a0b      	cmp	r2, #11
 8005e10:	d917      	bls.n	8005e42 <_malloc_r+0xc2>
 8005e12:	1961      	adds	r1, r4, r5
 8005e14:	42a3      	cmp	r3, r4
 8005e16:	6025      	str	r5, [r4, #0]
 8005e18:	bf18      	it	ne
 8005e1a:	6059      	strne	r1, [r3, #4]
 8005e1c:	6863      	ldr	r3, [r4, #4]
 8005e1e:	bf08      	it	eq
 8005e20:	f8c8 1000 	streq.w	r1, [r8]
 8005e24:	5162      	str	r2, [r4, r5]
 8005e26:	604b      	str	r3, [r1, #4]
 8005e28:	4630      	mov	r0, r6
 8005e2a:	f000 f82f 	bl	8005e8c <__malloc_unlock>
 8005e2e:	f104 000b 	add.w	r0, r4, #11
 8005e32:	1d23      	adds	r3, r4, #4
 8005e34:	f020 0007 	bic.w	r0, r0, #7
 8005e38:	1ac2      	subs	r2, r0, r3
 8005e3a:	bf1c      	itt	ne
 8005e3c:	1a1b      	subne	r3, r3, r0
 8005e3e:	50a3      	strne	r3, [r4, r2]
 8005e40:	e7af      	b.n	8005da2 <_malloc_r+0x22>
 8005e42:	6862      	ldr	r2, [r4, #4]
 8005e44:	42a3      	cmp	r3, r4
 8005e46:	bf0c      	ite	eq
 8005e48:	f8c8 2000 	streq.w	r2, [r8]
 8005e4c:	605a      	strne	r2, [r3, #4]
 8005e4e:	e7eb      	b.n	8005e28 <_malloc_r+0xa8>
 8005e50:	4623      	mov	r3, r4
 8005e52:	6864      	ldr	r4, [r4, #4]
 8005e54:	e7ae      	b.n	8005db4 <_malloc_r+0x34>
 8005e56:	463c      	mov	r4, r7
 8005e58:	687f      	ldr	r7, [r7, #4]
 8005e5a:	e7b6      	b.n	8005dca <_malloc_r+0x4a>
 8005e5c:	461a      	mov	r2, r3
 8005e5e:	685b      	ldr	r3, [r3, #4]
 8005e60:	42a3      	cmp	r3, r4
 8005e62:	d1fb      	bne.n	8005e5c <_malloc_r+0xdc>
 8005e64:	2300      	movs	r3, #0
 8005e66:	6053      	str	r3, [r2, #4]
 8005e68:	e7de      	b.n	8005e28 <_malloc_r+0xa8>
 8005e6a:	230c      	movs	r3, #12
 8005e6c:	6033      	str	r3, [r6, #0]
 8005e6e:	4630      	mov	r0, r6
 8005e70:	f000 f80c 	bl	8005e8c <__malloc_unlock>
 8005e74:	e794      	b.n	8005da0 <_malloc_r+0x20>
 8005e76:	6005      	str	r5, [r0, #0]
 8005e78:	e7d6      	b.n	8005e28 <_malloc_r+0xa8>
 8005e7a:	bf00      	nop
 8005e7c:	200004e4 	.word	0x200004e4

08005e80 <__malloc_lock>:
 8005e80:	4801      	ldr	r0, [pc, #4]	@ (8005e88 <__malloc_lock+0x8>)
 8005e82:	f7ff b8a6 	b.w	8004fd2 <__retarget_lock_acquire_recursive>
 8005e86:	bf00      	nop
 8005e88:	200004dc 	.word	0x200004dc

08005e8c <__malloc_unlock>:
 8005e8c:	4801      	ldr	r0, [pc, #4]	@ (8005e94 <__malloc_unlock+0x8>)
 8005e8e:	f7ff b8a1 	b.w	8004fd4 <__retarget_lock_release_recursive>
 8005e92:	bf00      	nop
 8005e94:	200004dc 	.word	0x200004dc

08005e98 <_Balloc>:
 8005e98:	b570      	push	{r4, r5, r6, lr}
 8005e9a:	69c6      	ldr	r6, [r0, #28]
 8005e9c:	4604      	mov	r4, r0
 8005e9e:	460d      	mov	r5, r1
 8005ea0:	b976      	cbnz	r6, 8005ec0 <_Balloc+0x28>
 8005ea2:	2010      	movs	r0, #16
 8005ea4:	f7ff ff42 	bl	8005d2c <malloc>
 8005ea8:	4602      	mov	r2, r0
 8005eaa:	61e0      	str	r0, [r4, #28]
 8005eac:	b920      	cbnz	r0, 8005eb8 <_Balloc+0x20>
 8005eae:	4b18      	ldr	r3, [pc, #96]	@ (8005f10 <_Balloc+0x78>)
 8005eb0:	4818      	ldr	r0, [pc, #96]	@ (8005f14 <_Balloc+0x7c>)
 8005eb2:	216b      	movs	r1, #107	@ 0x6b
 8005eb4:	f001 fe3c 	bl	8007b30 <__assert_func>
 8005eb8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005ebc:	6006      	str	r6, [r0, #0]
 8005ebe:	60c6      	str	r6, [r0, #12]
 8005ec0:	69e6      	ldr	r6, [r4, #28]
 8005ec2:	68f3      	ldr	r3, [r6, #12]
 8005ec4:	b183      	cbz	r3, 8005ee8 <_Balloc+0x50>
 8005ec6:	69e3      	ldr	r3, [r4, #28]
 8005ec8:	68db      	ldr	r3, [r3, #12]
 8005eca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005ece:	b9b8      	cbnz	r0, 8005f00 <_Balloc+0x68>
 8005ed0:	2101      	movs	r1, #1
 8005ed2:	fa01 f605 	lsl.w	r6, r1, r5
 8005ed6:	1d72      	adds	r2, r6, #5
 8005ed8:	0092      	lsls	r2, r2, #2
 8005eda:	4620      	mov	r0, r4
 8005edc:	f001 fe46 	bl	8007b6c <_calloc_r>
 8005ee0:	b160      	cbz	r0, 8005efc <_Balloc+0x64>
 8005ee2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005ee6:	e00e      	b.n	8005f06 <_Balloc+0x6e>
 8005ee8:	2221      	movs	r2, #33	@ 0x21
 8005eea:	2104      	movs	r1, #4
 8005eec:	4620      	mov	r0, r4
 8005eee:	f001 fe3d 	bl	8007b6c <_calloc_r>
 8005ef2:	69e3      	ldr	r3, [r4, #28]
 8005ef4:	60f0      	str	r0, [r6, #12]
 8005ef6:	68db      	ldr	r3, [r3, #12]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d1e4      	bne.n	8005ec6 <_Balloc+0x2e>
 8005efc:	2000      	movs	r0, #0
 8005efe:	bd70      	pop	{r4, r5, r6, pc}
 8005f00:	6802      	ldr	r2, [r0, #0]
 8005f02:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005f06:	2300      	movs	r3, #0
 8005f08:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005f0c:	e7f7      	b.n	8005efe <_Balloc+0x66>
 8005f0e:	bf00      	nop
 8005f10:	0800888e 	.word	0x0800888e
 8005f14:	0800890e 	.word	0x0800890e

08005f18 <_Bfree>:
 8005f18:	b570      	push	{r4, r5, r6, lr}
 8005f1a:	69c6      	ldr	r6, [r0, #28]
 8005f1c:	4605      	mov	r5, r0
 8005f1e:	460c      	mov	r4, r1
 8005f20:	b976      	cbnz	r6, 8005f40 <_Bfree+0x28>
 8005f22:	2010      	movs	r0, #16
 8005f24:	f7ff ff02 	bl	8005d2c <malloc>
 8005f28:	4602      	mov	r2, r0
 8005f2a:	61e8      	str	r0, [r5, #28]
 8005f2c:	b920      	cbnz	r0, 8005f38 <_Bfree+0x20>
 8005f2e:	4b09      	ldr	r3, [pc, #36]	@ (8005f54 <_Bfree+0x3c>)
 8005f30:	4809      	ldr	r0, [pc, #36]	@ (8005f58 <_Bfree+0x40>)
 8005f32:	218f      	movs	r1, #143	@ 0x8f
 8005f34:	f001 fdfc 	bl	8007b30 <__assert_func>
 8005f38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005f3c:	6006      	str	r6, [r0, #0]
 8005f3e:	60c6      	str	r6, [r0, #12]
 8005f40:	b13c      	cbz	r4, 8005f52 <_Bfree+0x3a>
 8005f42:	69eb      	ldr	r3, [r5, #28]
 8005f44:	6862      	ldr	r2, [r4, #4]
 8005f46:	68db      	ldr	r3, [r3, #12]
 8005f48:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005f4c:	6021      	str	r1, [r4, #0]
 8005f4e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005f52:	bd70      	pop	{r4, r5, r6, pc}
 8005f54:	0800888e 	.word	0x0800888e
 8005f58:	0800890e 	.word	0x0800890e

08005f5c <__multadd>:
 8005f5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f60:	690d      	ldr	r5, [r1, #16]
 8005f62:	4607      	mov	r7, r0
 8005f64:	460c      	mov	r4, r1
 8005f66:	461e      	mov	r6, r3
 8005f68:	f101 0c14 	add.w	ip, r1, #20
 8005f6c:	2000      	movs	r0, #0
 8005f6e:	f8dc 3000 	ldr.w	r3, [ip]
 8005f72:	b299      	uxth	r1, r3
 8005f74:	fb02 6101 	mla	r1, r2, r1, r6
 8005f78:	0c1e      	lsrs	r6, r3, #16
 8005f7a:	0c0b      	lsrs	r3, r1, #16
 8005f7c:	fb02 3306 	mla	r3, r2, r6, r3
 8005f80:	b289      	uxth	r1, r1
 8005f82:	3001      	adds	r0, #1
 8005f84:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005f88:	4285      	cmp	r5, r0
 8005f8a:	f84c 1b04 	str.w	r1, [ip], #4
 8005f8e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005f92:	dcec      	bgt.n	8005f6e <__multadd+0x12>
 8005f94:	b30e      	cbz	r6, 8005fda <__multadd+0x7e>
 8005f96:	68a3      	ldr	r3, [r4, #8]
 8005f98:	42ab      	cmp	r3, r5
 8005f9a:	dc19      	bgt.n	8005fd0 <__multadd+0x74>
 8005f9c:	6861      	ldr	r1, [r4, #4]
 8005f9e:	4638      	mov	r0, r7
 8005fa0:	3101      	adds	r1, #1
 8005fa2:	f7ff ff79 	bl	8005e98 <_Balloc>
 8005fa6:	4680      	mov	r8, r0
 8005fa8:	b928      	cbnz	r0, 8005fb6 <__multadd+0x5a>
 8005faa:	4602      	mov	r2, r0
 8005fac:	4b0c      	ldr	r3, [pc, #48]	@ (8005fe0 <__multadd+0x84>)
 8005fae:	480d      	ldr	r0, [pc, #52]	@ (8005fe4 <__multadd+0x88>)
 8005fb0:	21ba      	movs	r1, #186	@ 0xba
 8005fb2:	f001 fdbd 	bl	8007b30 <__assert_func>
 8005fb6:	6922      	ldr	r2, [r4, #16]
 8005fb8:	3202      	adds	r2, #2
 8005fba:	f104 010c 	add.w	r1, r4, #12
 8005fbe:	0092      	lsls	r2, r2, #2
 8005fc0:	300c      	adds	r0, #12
 8005fc2:	f001 fd9f 	bl	8007b04 <memcpy>
 8005fc6:	4621      	mov	r1, r4
 8005fc8:	4638      	mov	r0, r7
 8005fca:	f7ff ffa5 	bl	8005f18 <_Bfree>
 8005fce:	4644      	mov	r4, r8
 8005fd0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005fd4:	3501      	adds	r5, #1
 8005fd6:	615e      	str	r6, [r3, #20]
 8005fd8:	6125      	str	r5, [r4, #16]
 8005fda:	4620      	mov	r0, r4
 8005fdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005fe0:	080088fd 	.word	0x080088fd
 8005fe4:	0800890e 	.word	0x0800890e

08005fe8 <__s2b>:
 8005fe8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005fec:	460c      	mov	r4, r1
 8005fee:	4615      	mov	r5, r2
 8005ff0:	461f      	mov	r7, r3
 8005ff2:	2209      	movs	r2, #9
 8005ff4:	3308      	adds	r3, #8
 8005ff6:	4606      	mov	r6, r0
 8005ff8:	fb93 f3f2 	sdiv	r3, r3, r2
 8005ffc:	2100      	movs	r1, #0
 8005ffe:	2201      	movs	r2, #1
 8006000:	429a      	cmp	r2, r3
 8006002:	db09      	blt.n	8006018 <__s2b+0x30>
 8006004:	4630      	mov	r0, r6
 8006006:	f7ff ff47 	bl	8005e98 <_Balloc>
 800600a:	b940      	cbnz	r0, 800601e <__s2b+0x36>
 800600c:	4602      	mov	r2, r0
 800600e:	4b19      	ldr	r3, [pc, #100]	@ (8006074 <__s2b+0x8c>)
 8006010:	4819      	ldr	r0, [pc, #100]	@ (8006078 <__s2b+0x90>)
 8006012:	21d3      	movs	r1, #211	@ 0xd3
 8006014:	f001 fd8c 	bl	8007b30 <__assert_func>
 8006018:	0052      	lsls	r2, r2, #1
 800601a:	3101      	adds	r1, #1
 800601c:	e7f0      	b.n	8006000 <__s2b+0x18>
 800601e:	9b08      	ldr	r3, [sp, #32]
 8006020:	6143      	str	r3, [r0, #20]
 8006022:	2d09      	cmp	r5, #9
 8006024:	f04f 0301 	mov.w	r3, #1
 8006028:	6103      	str	r3, [r0, #16]
 800602a:	dd16      	ble.n	800605a <__s2b+0x72>
 800602c:	f104 0909 	add.w	r9, r4, #9
 8006030:	46c8      	mov	r8, r9
 8006032:	442c      	add	r4, r5
 8006034:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006038:	4601      	mov	r1, r0
 800603a:	3b30      	subs	r3, #48	@ 0x30
 800603c:	220a      	movs	r2, #10
 800603e:	4630      	mov	r0, r6
 8006040:	f7ff ff8c 	bl	8005f5c <__multadd>
 8006044:	45a0      	cmp	r8, r4
 8006046:	d1f5      	bne.n	8006034 <__s2b+0x4c>
 8006048:	f1a5 0408 	sub.w	r4, r5, #8
 800604c:	444c      	add	r4, r9
 800604e:	1b2d      	subs	r5, r5, r4
 8006050:	1963      	adds	r3, r4, r5
 8006052:	42bb      	cmp	r3, r7
 8006054:	db04      	blt.n	8006060 <__s2b+0x78>
 8006056:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800605a:	340a      	adds	r4, #10
 800605c:	2509      	movs	r5, #9
 800605e:	e7f6      	b.n	800604e <__s2b+0x66>
 8006060:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006064:	4601      	mov	r1, r0
 8006066:	3b30      	subs	r3, #48	@ 0x30
 8006068:	220a      	movs	r2, #10
 800606a:	4630      	mov	r0, r6
 800606c:	f7ff ff76 	bl	8005f5c <__multadd>
 8006070:	e7ee      	b.n	8006050 <__s2b+0x68>
 8006072:	bf00      	nop
 8006074:	080088fd 	.word	0x080088fd
 8006078:	0800890e 	.word	0x0800890e

0800607c <__hi0bits>:
 800607c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006080:	4603      	mov	r3, r0
 8006082:	bf36      	itet	cc
 8006084:	0403      	lslcc	r3, r0, #16
 8006086:	2000      	movcs	r0, #0
 8006088:	2010      	movcc	r0, #16
 800608a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800608e:	bf3c      	itt	cc
 8006090:	021b      	lslcc	r3, r3, #8
 8006092:	3008      	addcc	r0, #8
 8006094:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006098:	bf3c      	itt	cc
 800609a:	011b      	lslcc	r3, r3, #4
 800609c:	3004      	addcc	r0, #4
 800609e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80060a2:	bf3c      	itt	cc
 80060a4:	009b      	lslcc	r3, r3, #2
 80060a6:	3002      	addcc	r0, #2
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	db05      	blt.n	80060b8 <__hi0bits+0x3c>
 80060ac:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80060b0:	f100 0001 	add.w	r0, r0, #1
 80060b4:	bf08      	it	eq
 80060b6:	2020      	moveq	r0, #32
 80060b8:	4770      	bx	lr

080060ba <__lo0bits>:
 80060ba:	6803      	ldr	r3, [r0, #0]
 80060bc:	4602      	mov	r2, r0
 80060be:	f013 0007 	ands.w	r0, r3, #7
 80060c2:	d00b      	beq.n	80060dc <__lo0bits+0x22>
 80060c4:	07d9      	lsls	r1, r3, #31
 80060c6:	d421      	bmi.n	800610c <__lo0bits+0x52>
 80060c8:	0798      	lsls	r0, r3, #30
 80060ca:	bf49      	itett	mi
 80060cc:	085b      	lsrmi	r3, r3, #1
 80060ce:	089b      	lsrpl	r3, r3, #2
 80060d0:	2001      	movmi	r0, #1
 80060d2:	6013      	strmi	r3, [r2, #0]
 80060d4:	bf5c      	itt	pl
 80060d6:	6013      	strpl	r3, [r2, #0]
 80060d8:	2002      	movpl	r0, #2
 80060da:	4770      	bx	lr
 80060dc:	b299      	uxth	r1, r3
 80060de:	b909      	cbnz	r1, 80060e4 <__lo0bits+0x2a>
 80060e0:	0c1b      	lsrs	r3, r3, #16
 80060e2:	2010      	movs	r0, #16
 80060e4:	b2d9      	uxtb	r1, r3
 80060e6:	b909      	cbnz	r1, 80060ec <__lo0bits+0x32>
 80060e8:	3008      	adds	r0, #8
 80060ea:	0a1b      	lsrs	r3, r3, #8
 80060ec:	0719      	lsls	r1, r3, #28
 80060ee:	bf04      	itt	eq
 80060f0:	091b      	lsreq	r3, r3, #4
 80060f2:	3004      	addeq	r0, #4
 80060f4:	0799      	lsls	r1, r3, #30
 80060f6:	bf04      	itt	eq
 80060f8:	089b      	lsreq	r3, r3, #2
 80060fa:	3002      	addeq	r0, #2
 80060fc:	07d9      	lsls	r1, r3, #31
 80060fe:	d403      	bmi.n	8006108 <__lo0bits+0x4e>
 8006100:	085b      	lsrs	r3, r3, #1
 8006102:	f100 0001 	add.w	r0, r0, #1
 8006106:	d003      	beq.n	8006110 <__lo0bits+0x56>
 8006108:	6013      	str	r3, [r2, #0]
 800610a:	4770      	bx	lr
 800610c:	2000      	movs	r0, #0
 800610e:	4770      	bx	lr
 8006110:	2020      	movs	r0, #32
 8006112:	4770      	bx	lr

08006114 <__i2b>:
 8006114:	b510      	push	{r4, lr}
 8006116:	460c      	mov	r4, r1
 8006118:	2101      	movs	r1, #1
 800611a:	f7ff febd 	bl	8005e98 <_Balloc>
 800611e:	4602      	mov	r2, r0
 8006120:	b928      	cbnz	r0, 800612e <__i2b+0x1a>
 8006122:	4b05      	ldr	r3, [pc, #20]	@ (8006138 <__i2b+0x24>)
 8006124:	4805      	ldr	r0, [pc, #20]	@ (800613c <__i2b+0x28>)
 8006126:	f240 1145 	movw	r1, #325	@ 0x145
 800612a:	f001 fd01 	bl	8007b30 <__assert_func>
 800612e:	2301      	movs	r3, #1
 8006130:	6144      	str	r4, [r0, #20]
 8006132:	6103      	str	r3, [r0, #16]
 8006134:	bd10      	pop	{r4, pc}
 8006136:	bf00      	nop
 8006138:	080088fd 	.word	0x080088fd
 800613c:	0800890e 	.word	0x0800890e

08006140 <__multiply>:
 8006140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006144:	4617      	mov	r7, r2
 8006146:	690a      	ldr	r2, [r1, #16]
 8006148:	693b      	ldr	r3, [r7, #16]
 800614a:	429a      	cmp	r2, r3
 800614c:	bfa8      	it	ge
 800614e:	463b      	movge	r3, r7
 8006150:	4689      	mov	r9, r1
 8006152:	bfa4      	itt	ge
 8006154:	460f      	movge	r7, r1
 8006156:	4699      	movge	r9, r3
 8006158:	693d      	ldr	r5, [r7, #16]
 800615a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800615e:	68bb      	ldr	r3, [r7, #8]
 8006160:	6879      	ldr	r1, [r7, #4]
 8006162:	eb05 060a 	add.w	r6, r5, sl
 8006166:	42b3      	cmp	r3, r6
 8006168:	b085      	sub	sp, #20
 800616a:	bfb8      	it	lt
 800616c:	3101      	addlt	r1, #1
 800616e:	f7ff fe93 	bl	8005e98 <_Balloc>
 8006172:	b930      	cbnz	r0, 8006182 <__multiply+0x42>
 8006174:	4602      	mov	r2, r0
 8006176:	4b41      	ldr	r3, [pc, #260]	@ (800627c <__multiply+0x13c>)
 8006178:	4841      	ldr	r0, [pc, #260]	@ (8006280 <__multiply+0x140>)
 800617a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800617e:	f001 fcd7 	bl	8007b30 <__assert_func>
 8006182:	f100 0414 	add.w	r4, r0, #20
 8006186:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800618a:	4623      	mov	r3, r4
 800618c:	2200      	movs	r2, #0
 800618e:	4573      	cmp	r3, lr
 8006190:	d320      	bcc.n	80061d4 <__multiply+0x94>
 8006192:	f107 0814 	add.w	r8, r7, #20
 8006196:	f109 0114 	add.w	r1, r9, #20
 800619a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800619e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80061a2:	9302      	str	r3, [sp, #8]
 80061a4:	1beb      	subs	r3, r5, r7
 80061a6:	3b15      	subs	r3, #21
 80061a8:	f023 0303 	bic.w	r3, r3, #3
 80061ac:	3304      	adds	r3, #4
 80061ae:	3715      	adds	r7, #21
 80061b0:	42bd      	cmp	r5, r7
 80061b2:	bf38      	it	cc
 80061b4:	2304      	movcc	r3, #4
 80061b6:	9301      	str	r3, [sp, #4]
 80061b8:	9b02      	ldr	r3, [sp, #8]
 80061ba:	9103      	str	r1, [sp, #12]
 80061bc:	428b      	cmp	r3, r1
 80061be:	d80c      	bhi.n	80061da <__multiply+0x9a>
 80061c0:	2e00      	cmp	r6, #0
 80061c2:	dd03      	ble.n	80061cc <__multiply+0x8c>
 80061c4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d055      	beq.n	8006278 <__multiply+0x138>
 80061cc:	6106      	str	r6, [r0, #16]
 80061ce:	b005      	add	sp, #20
 80061d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061d4:	f843 2b04 	str.w	r2, [r3], #4
 80061d8:	e7d9      	b.n	800618e <__multiply+0x4e>
 80061da:	f8b1 a000 	ldrh.w	sl, [r1]
 80061de:	f1ba 0f00 	cmp.w	sl, #0
 80061e2:	d01f      	beq.n	8006224 <__multiply+0xe4>
 80061e4:	46c4      	mov	ip, r8
 80061e6:	46a1      	mov	r9, r4
 80061e8:	2700      	movs	r7, #0
 80061ea:	f85c 2b04 	ldr.w	r2, [ip], #4
 80061ee:	f8d9 3000 	ldr.w	r3, [r9]
 80061f2:	fa1f fb82 	uxth.w	fp, r2
 80061f6:	b29b      	uxth	r3, r3
 80061f8:	fb0a 330b 	mla	r3, sl, fp, r3
 80061fc:	443b      	add	r3, r7
 80061fe:	f8d9 7000 	ldr.w	r7, [r9]
 8006202:	0c12      	lsrs	r2, r2, #16
 8006204:	0c3f      	lsrs	r7, r7, #16
 8006206:	fb0a 7202 	mla	r2, sl, r2, r7
 800620a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800620e:	b29b      	uxth	r3, r3
 8006210:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006214:	4565      	cmp	r5, ip
 8006216:	f849 3b04 	str.w	r3, [r9], #4
 800621a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800621e:	d8e4      	bhi.n	80061ea <__multiply+0xaa>
 8006220:	9b01      	ldr	r3, [sp, #4]
 8006222:	50e7      	str	r7, [r4, r3]
 8006224:	9b03      	ldr	r3, [sp, #12]
 8006226:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800622a:	3104      	adds	r1, #4
 800622c:	f1b9 0f00 	cmp.w	r9, #0
 8006230:	d020      	beq.n	8006274 <__multiply+0x134>
 8006232:	6823      	ldr	r3, [r4, #0]
 8006234:	4647      	mov	r7, r8
 8006236:	46a4      	mov	ip, r4
 8006238:	f04f 0a00 	mov.w	sl, #0
 800623c:	f8b7 b000 	ldrh.w	fp, [r7]
 8006240:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006244:	fb09 220b 	mla	r2, r9, fp, r2
 8006248:	4452      	add	r2, sl
 800624a:	b29b      	uxth	r3, r3
 800624c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006250:	f84c 3b04 	str.w	r3, [ip], #4
 8006254:	f857 3b04 	ldr.w	r3, [r7], #4
 8006258:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800625c:	f8bc 3000 	ldrh.w	r3, [ip]
 8006260:	fb09 330a 	mla	r3, r9, sl, r3
 8006264:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006268:	42bd      	cmp	r5, r7
 800626a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800626e:	d8e5      	bhi.n	800623c <__multiply+0xfc>
 8006270:	9a01      	ldr	r2, [sp, #4]
 8006272:	50a3      	str	r3, [r4, r2]
 8006274:	3404      	adds	r4, #4
 8006276:	e79f      	b.n	80061b8 <__multiply+0x78>
 8006278:	3e01      	subs	r6, #1
 800627a:	e7a1      	b.n	80061c0 <__multiply+0x80>
 800627c:	080088fd 	.word	0x080088fd
 8006280:	0800890e 	.word	0x0800890e

08006284 <__pow5mult>:
 8006284:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006288:	4615      	mov	r5, r2
 800628a:	f012 0203 	ands.w	r2, r2, #3
 800628e:	4607      	mov	r7, r0
 8006290:	460e      	mov	r6, r1
 8006292:	d007      	beq.n	80062a4 <__pow5mult+0x20>
 8006294:	4c25      	ldr	r4, [pc, #148]	@ (800632c <__pow5mult+0xa8>)
 8006296:	3a01      	subs	r2, #1
 8006298:	2300      	movs	r3, #0
 800629a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800629e:	f7ff fe5d 	bl	8005f5c <__multadd>
 80062a2:	4606      	mov	r6, r0
 80062a4:	10ad      	asrs	r5, r5, #2
 80062a6:	d03d      	beq.n	8006324 <__pow5mult+0xa0>
 80062a8:	69fc      	ldr	r4, [r7, #28]
 80062aa:	b97c      	cbnz	r4, 80062cc <__pow5mult+0x48>
 80062ac:	2010      	movs	r0, #16
 80062ae:	f7ff fd3d 	bl	8005d2c <malloc>
 80062b2:	4602      	mov	r2, r0
 80062b4:	61f8      	str	r0, [r7, #28]
 80062b6:	b928      	cbnz	r0, 80062c4 <__pow5mult+0x40>
 80062b8:	4b1d      	ldr	r3, [pc, #116]	@ (8006330 <__pow5mult+0xac>)
 80062ba:	481e      	ldr	r0, [pc, #120]	@ (8006334 <__pow5mult+0xb0>)
 80062bc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80062c0:	f001 fc36 	bl	8007b30 <__assert_func>
 80062c4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80062c8:	6004      	str	r4, [r0, #0]
 80062ca:	60c4      	str	r4, [r0, #12]
 80062cc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80062d0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80062d4:	b94c      	cbnz	r4, 80062ea <__pow5mult+0x66>
 80062d6:	f240 2171 	movw	r1, #625	@ 0x271
 80062da:	4638      	mov	r0, r7
 80062dc:	f7ff ff1a 	bl	8006114 <__i2b>
 80062e0:	2300      	movs	r3, #0
 80062e2:	f8c8 0008 	str.w	r0, [r8, #8]
 80062e6:	4604      	mov	r4, r0
 80062e8:	6003      	str	r3, [r0, #0]
 80062ea:	f04f 0900 	mov.w	r9, #0
 80062ee:	07eb      	lsls	r3, r5, #31
 80062f0:	d50a      	bpl.n	8006308 <__pow5mult+0x84>
 80062f2:	4631      	mov	r1, r6
 80062f4:	4622      	mov	r2, r4
 80062f6:	4638      	mov	r0, r7
 80062f8:	f7ff ff22 	bl	8006140 <__multiply>
 80062fc:	4631      	mov	r1, r6
 80062fe:	4680      	mov	r8, r0
 8006300:	4638      	mov	r0, r7
 8006302:	f7ff fe09 	bl	8005f18 <_Bfree>
 8006306:	4646      	mov	r6, r8
 8006308:	106d      	asrs	r5, r5, #1
 800630a:	d00b      	beq.n	8006324 <__pow5mult+0xa0>
 800630c:	6820      	ldr	r0, [r4, #0]
 800630e:	b938      	cbnz	r0, 8006320 <__pow5mult+0x9c>
 8006310:	4622      	mov	r2, r4
 8006312:	4621      	mov	r1, r4
 8006314:	4638      	mov	r0, r7
 8006316:	f7ff ff13 	bl	8006140 <__multiply>
 800631a:	6020      	str	r0, [r4, #0]
 800631c:	f8c0 9000 	str.w	r9, [r0]
 8006320:	4604      	mov	r4, r0
 8006322:	e7e4      	b.n	80062ee <__pow5mult+0x6a>
 8006324:	4630      	mov	r0, r6
 8006326:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800632a:	bf00      	nop
 800632c:	08008a20 	.word	0x08008a20
 8006330:	0800888e 	.word	0x0800888e
 8006334:	0800890e 	.word	0x0800890e

08006338 <__lshift>:
 8006338:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800633c:	460c      	mov	r4, r1
 800633e:	6849      	ldr	r1, [r1, #4]
 8006340:	6923      	ldr	r3, [r4, #16]
 8006342:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006346:	68a3      	ldr	r3, [r4, #8]
 8006348:	4607      	mov	r7, r0
 800634a:	4691      	mov	r9, r2
 800634c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006350:	f108 0601 	add.w	r6, r8, #1
 8006354:	42b3      	cmp	r3, r6
 8006356:	db0b      	blt.n	8006370 <__lshift+0x38>
 8006358:	4638      	mov	r0, r7
 800635a:	f7ff fd9d 	bl	8005e98 <_Balloc>
 800635e:	4605      	mov	r5, r0
 8006360:	b948      	cbnz	r0, 8006376 <__lshift+0x3e>
 8006362:	4602      	mov	r2, r0
 8006364:	4b28      	ldr	r3, [pc, #160]	@ (8006408 <__lshift+0xd0>)
 8006366:	4829      	ldr	r0, [pc, #164]	@ (800640c <__lshift+0xd4>)
 8006368:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800636c:	f001 fbe0 	bl	8007b30 <__assert_func>
 8006370:	3101      	adds	r1, #1
 8006372:	005b      	lsls	r3, r3, #1
 8006374:	e7ee      	b.n	8006354 <__lshift+0x1c>
 8006376:	2300      	movs	r3, #0
 8006378:	f100 0114 	add.w	r1, r0, #20
 800637c:	f100 0210 	add.w	r2, r0, #16
 8006380:	4618      	mov	r0, r3
 8006382:	4553      	cmp	r3, sl
 8006384:	db33      	blt.n	80063ee <__lshift+0xb6>
 8006386:	6920      	ldr	r0, [r4, #16]
 8006388:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800638c:	f104 0314 	add.w	r3, r4, #20
 8006390:	f019 091f 	ands.w	r9, r9, #31
 8006394:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006398:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800639c:	d02b      	beq.n	80063f6 <__lshift+0xbe>
 800639e:	f1c9 0e20 	rsb	lr, r9, #32
 80063a2:	468a      	mov	sl, r1
 80063a4:	2200      	movs	r2, #0
 80063a6:	6818      	ldr	r0, [r3, #0]
 80063a8:	fa00 f009 	lsl.w	r0, r0, r9
 80063ac:	4310      	orrs	r0, r2
 80063ae:	f84a 0b04 	str.w	r0, [sl], #4
 80063b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80063b6:	459c      	cmp	ip, r3
 80063b8:	fa22 f20e 	lsr.w	r2, r2, lr
 80063bc:	d8f3      	bhi.n	80063a6 <__lshift+0x6e>
 80063be:	ebac 0304 	sub.w	r3, ip, r4
 80063c2:	3b15      	subs	r3, #21
 80063c4:	f023 0303 	bic.w	r3, r3, #3
 80063c8:	3304      	adds	r3, #4
 80063ca:	f104 0015 	add.w	r0, r4, #21
 80063ce:	4560      	cmp	r0, ip
 80063d0:	bf88      	it	hi
 80063d2:	2304      	movhi	r3, #4
 80063d4:	50ca      	str	r2, [r1, r3]
 80063d6:	b10a      	cbz	r2, 80063dc <__lshift+0xa4>
 80063d8:	f108 0602 	add.w	r6, r8, #2
 80063dc:	3e01      	subs	r6, #1
 80063de:	4638      	mov	r0, r7
 80063e0:	612e      	str	r6, [r5, #16]
 80063e2:	4621      	mov	r1, r4
 80063e4:	f7ff fd98 	bl	8005f18 <_Bfree>
 80063e8:	4628      	mov	r0, r5
 80063ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063ee:	f842 0f04 	str.w	r0, [r2, #4]!
 80063f2:	3301      	adds	r3, #1
 80063f4:	e7c5      	b.n	8006382 <__lshift+0x4a>
 80063f6:	3904      	subs	r1, #4
 80063f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80063fc:	f841 2f04 	str.w	r2, [r1, #4]!
 8006400:	459c      	cmp	ip, r3
 8006402:	d8f9      	bhi.n	80063f8 <__lshift+0xc0>
 8006404:	e7ea      	b.n	80063dc <__lshift+0xa4>
 8006406:	bf00      	nop
 8006408:	080088fd 	.word	0x080088fd
 800640c:	0800890e 	.word	0x0800890e

08006410 <__mcmp>:
 8006410:	690a      	ldr	r2, [r1, #16]
 8006412:	4603      	mov	r3, r0
 8006414:	6900      	ldr	r0, [r0, #16]
 8006416:	1a80      	subs	r0, r0, r2
 8006418:	b530      	push	{r4, r5, lr}
 800641a:	d10e      	bne.n	800643a <__mcmp+0x2a>
 800641c:	3314      	adds	r3, #20
 800641e:	3114      	adds	r1, #20
 8006420:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006424:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006428:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800642c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006430:	4295      	cmp	r5, r2
 8006432:	d003      	beq.n	800643c <__mcmp+0x2c>
 8006434:	d205      	bcs.n	8006442 <__mcmp+0x32>
 8006436:	f04f 30ff 	mov.w	r0, #4294967295
 800643a:	bd30      	pop	{r4, r5, pc}
 800643c:	42a3      	cmp	r3, r4
 800643e:	d3f3      	bcc.n	8006428 <__mcmp+0x18>
 8006440:	e7fb      	b.n	800643a <__mcmp+0x2a>
 8006442:	2001      	movs	r0, #1
 8006444:	e7f9      	b.n	800643a <__mcmp+0x2a>
	...

08006448 <__mdiff>:
 8006448:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800644c:	4689      	mov	r9, r1
 800644e:	4606      	mov	r6, r0
 8006450:	4611      	mov	r1, r2
 8006452:	4648      	mov	r0, r9
 8006454:	4614      	mov	r4, r2
 8006456:	f7ff ffdb 	bl	8006410 <__mcmp>
 800645a:	1e05      	subs	r5, r0, #0
 800645c:	d112      	bne.n	8006484 <__mdiff+0x3c>
 800645e:	4629      	mov	r1, r5
 8006460:	4630      	mov	r0, r6
 8006462:	f7ff fd19 	bl	8005e98 <_Balloc>
 8006466:	4602      	mov	r2, r0
 8006468:	b928      	cbnz	r0, 8006476 <__mdiff+0x2e>
 800646a:	4b3f      	ldr	r3, [pc, #252]	@ (8006568 <__mdiff+0x120>)
 800646c:	f240 2137 	movw	r1, #567	@ 0x237
 8006470:	483e      	ldr	r0, [pc, #248]	@ (800656c <__mdiff+0x124>)
 8006472:	f001 fb5d 	bl	8007b30 <__assert_func>
 8006476:	2301      	movs	r3, #1
 8006478:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800647c:	4610      	mov	r0, r2
 800647e:	b003      	add	sp, #12
 8006480:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006484:	bfbc      	itt	lt
 8006486:	464b      	movlt	r3, r9
 8006488:	46a1      	movlt	r9, r4
 800648a:	4630      	mov	r0, r6
 800648c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006490:	bfba      	itte	lt
 8006492:	461c      	movlt	r4, r3
 8006494:	2501      	movlt	r5, #1
 8006496:	2500      	movge	r5, #0
 8006498:	f7ff fcfe 	bl	8005e98 <_Balloc>
 800649c:	4602      	mov	r2, r0
 800649e:	b918      	cbnz	r0, 80064a8 <__mdiff+0x60>
 80064a0:	4b31      	ldr	r3, [pc, #196]	@ (8006568 <__mdiff+0x120>)
 80064a2:	f240 2145 	movw	r1, #581	@ 0x245
 80064a6:	e7e3      	b.n	8006470 <__mdiff+0x28>
 80064a8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80064ac:	6926      	ldr	r6, [r4, #16]
 80064ae:	60c5      	str	r5, [r0, #12]
 80064b0:	f109 0310 	add.w	r3, r9, #16
 80064b4:	f109 0514 	add.w	r5, r9, #20
 80064b8:	f104 0e14 	add.w	lr, r4, #20
 80064bc:	f100 0b14 	add.w	fp, r0, #20
 80064c0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80064c4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80064c8:	9301      	str	r3, [sp, #4]
 80064ca:	46d9      	mov	r9, fp
 80064cc:	f04f 0c00 	mov.w	ip, #0
 80064d0:	9b01      	ldr	r3, [sp, #4]
 80064d2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80064d6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80064da:	9301      	str	r3, [sp, #4]
 80064dc:	fa1f f38a 	uxth.w	r3, sl
 80064e0:	4619      	mov	r1, r3
 80064e2:	b283      	uxth	r3, r0
 80064e4:	1acb      	subs	r3, r1, r3
 80064e6:	0c00      	lsrs	r0, r0, #16
 80064e8:	4463      	add	r3, ip
 80064ea:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80064ee:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80064f2:	b29b      	uxth	r3, r3
 80064f4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80064f8:	4576      	cmp	r6, lr
 80064fa:	f849 3b04 	str.w	r3, [r9], #4
 80064fe:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006502:	d8e5      	bhi.n	80064d0 <__mdiff+0x88>
 8006504:	1b33      	subs	r3, r6, r4
 8006506:	3b15      	subs	r3, #21
 8006508:	f023 0303 	bic.w	r3, r3, #3
 800650c:	3415      	adds	r4, #21
 800650e:	3304      	adds	r3, #4
 8006510:	42a6      	cmp	r6, r4
 8006512:	bf38      	it	cc
 8006514:	2304      	movcc	r3, #4
 8006516:	441d      	add	r5, r3
 8006518:	445b      	add	r3, fp
 800651a:	461e      	mov	r6, r3
 800651c:	462c      	mov	r4, r5
 800651e:	4544      	cmp	r4, r8
 8006520:	d30e      	bcc.n	8006540 <__mdiff+0xf8>
 8006522:	f108 0103 	add.w	r1, r8, #3
 8006526:	1b49      	subs	r1, r1, r5
 8006528:	f021 0103 	bic.w	r1, r1, #3
 800652c:	3d03      	subs	r5, #3
 800652e:	45a8      	cmp	r8, r5
 8006530:	bf38      	it	cc
 8006532:	2100      	movcc	r1, #0
 8006534:	440b      	add	r3, r1
 8006536:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800653a:	b191      	cbz	r1, 8006562 <__mdiff+0x11a>
 800653c:	6117      	str	r7, [r2, #16]
 800653e:	e79d      	b.n	800647c <__mdiff+0x34>
 8006540:	f854 1b04 	ldr.w	r1, [r4], #4
 8006544:	46e6      	mov	lr, ip
 8006546:	0c08      	lsrs	r0, r1, #16
 8006548:	fa1c fc81 	uxtah	ip, ip, r1
 800654c:	4471      	add	r1, lr
 800654e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006552:	b289      	uxth	r1, r1
 8006554:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006558:	f846 1b04 	str.w	r1, [r6], #4
 800655c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006560:	e7dd      	b.n	800651e <__mdiff+0xd6>
 8006562:	3f01      	subs	r7, #1
 8006564:	e7e7      	b.n	8006536 <__mdiff+0xee>
 8006566:	bf00      	nop
 8006568:	080088fd 	.word	0x080088fd
 800656c:	0800890e 	.word	0x0800890e

08006570 <__ulp>:
 8006570:	b082      	sub	sp, #8
 8006572:	ed8d 0b00 	vstr	d0, [sp]
 8006576:	9a01      	ldr	r2, [sp, #4]
 8006578:	4b0f      	ldr	r3, [pc, #60]	@ (80065b8 <__ulp+0x48>)
 800657a:	4013      	ands	r3, r2
 800657c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8006580:	2b00      	cmp	r3, #0
 8006582:	dc08      	bgt.n	8006596 <__ulp+0x26>
 8006584:	425b      	negs	r3, r3
 8006586:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800658a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800658e:	da04      	bge.n	800659a <__ulp+0x2a>
 8006590:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8006594:	4113      	asrs	r3, r2
 8006596:	2200      	movs	r2, #0
 8006598:	e008      	b.n	80065ac <__ulp+0x3c>
 800659a:	f1a2 0314 	sub.w	r3, r2, #20
 800659e:	2b1e      	cmp	r3, #30
 80065a0:	bfda      	itte	le
 80065a2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80065a6:	40da      	lsrle	r2, r3
 80065a8:	2201      	movgt	r2, #1
 80065aa:	2300      	movs	r3, #0
 80065ac:	4619      	mov	r1, r3
 80065ae:	4610      	mov	r0, r2
 80065b0:	ec41 0b10 	vmov	d0, r0, r1
 80065b4:	b002      	add	sp, #8
 80065b6:	4770      	bx	lr
 80065b8:	7ff00000 	.word	0x7ff00000

080065bc <__b2d>:
 80065bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80065c0:	6906      	ldr	r6, [r0, #16]
 80065c2:	f100 0814 	add.w	r8, r0, #20
 80065c6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80065ca:	1f37      	subs	r7, r6, #4
 80065cc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80065d0:	4610      	mov	r0, r2
 80065d2:	f7ff fd53 	bl	800607c <__hi0bits>
 80065d6:	f1c0 0320 	rsb	r3, r0, #32
 80065da:	280a      	cmp	r0, #10
 80065dc:	600b      	str	r3, [r1, #0]
 80065de:	491b      	ldr	r1, [pc, #108]	@ (800664c <__b2d+0x90>)
 80065e0:	dc15      	bgt.n	800660e <__b2d+0x52>
 80065e2:	f1c0 0c0b 	rsb	ip, r0, #11
 80065e6:	fa22 f30c 	lsr.w	r3, r2, ip
 80065ea:	45b8      	cmp	r8, r7
 80065ec:	ea43 0501 	orr.w	r5, r3, r1
 80065f0:	bf34      	ite	cc
 80065f2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80065f6:	2300      	movcs	r3, #0
 80065f8:	3015      	adds	r0, #21
 80065fa:	fa02 f000 	lsl.w	r0, r2, r0
 80065fe:	fa23 f30c 	lsr.w	r3, r3, ip
 8006602:	4303      	orrs	r3, r0
 8006604:	461c      	mov	r4, r3
 8006606:	ec45 4b10 	vmov	d0, r4, r5
 800660a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800660e:	45b8      	cmp	r8, r7
 8006610:	bf3a      	itte	cc
 8006612:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8006616:	f1a6 0708 	subcc.w	r7, r6, #8
 800661a:	2300      	movcs	r3, #0
 800661c:	380b      	subs	r0, #11
 800661e:	d012      	beq.n	8006646 <__b2d+0x8a>
 8006620:	f1c0 0120 	rsb	r1, r0, #32
 8006624:	fa23 f401 	lsr.w	r4, r3, r1
 8006628:	4082      	lsls	r2, r0
 800662a:	4322      	orrs	r2, r4
 800662c:	4547      	cmp	r7, r8
 800662e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8006632:	bf8c      	ite	hi
 8006634:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8006638:	2200      	movls	r2, #0
 800663a:	4083      	lsls	r3, r0
 800663c:	40ca      	lsrs	r2, r1
 800663e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8006642:	4313      	orrs	r3, r2
 8006644:	e7de      	b.n	8006604 <__b2d+0x48>
 8006646:	ea42 0501 	orr.w	r5, r2, r1
 800664a:	e7db      	b.n	8006604 <__b2d+0x48>
 800664c:	3ff00000 	.word	0x3ff00000

08006650 <__d2b>:
 8006650:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006654:	460f      	mov	r7, r1
 8006656:	2101      	movs	r1, #1
 8006658:	ec59 8b10 	vmov	r8, r9, d0
 800665c:	4616      	mov	r6, r2
 800665e:	f7ff fc1b 	bl	8005e98 <_Balloc>
 8006662:	4604      	mov	r4, r0
 8006664:	b930      	cbnz	r0, 8006674 <__d2b+0x24>
 8006666:	4602      	mov	r2, r0
 8006668:	4b23      	ldr	r3, [pc, #140]	@ (80066f8 <__d2b+0xa8>)
 800666a:	4824      	ldr	r0, [pc, #144]	@ (80066fc <__d2b+0xac>)
 800666c:	f240 310f 	movw	r1, #783	@ 0x30f
 8006670:	f001 fa5e 	bl	8007b30 <__assert_func>
 8006674:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006678:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800667c:	b10d      	cbz	r5, 8006682 <__d2b+0x32>
 800667e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006682:	9301      	str	r3, [sp, #4]
 8006684:	f1b8 0300 	subs.w	r3, r8, #0
 8006688:	d023      	beq.n	80066d2 <__d2b+0x82>
 800668a:	4668      	mov	r0, sp
 800668c:	9300      	str	r3, [sp, #0]
 800668e:	f7ff fd14 	bl	80060ba <__lo0bits>
 8006692:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006696:	b1d0      	cbz	r0, 80066ce <__d2b+0x7e>
 8006698:	f1c0 0320 	rsb	r3, r0, #32
 800669c:	fa02 f303 	lsl.w	r3, r2, r3
 80066a0:	430b      	orrs	r3, r1
 80066a2:	40c2      	lsrs	r2, r0
 80066a4:	6163      	str	r3, [r4, #20]
 80066a6:	9201      	str	r2, [sp, #4]
 80066a8:	9b01      	ldr	r3, [sp, #4]
 80066aa:	61a3      	str	r3, [r4, #24]
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	bf0c      	ite	eq
 80066b0:	2201      	moveq	r2, #1
 80066b2:	2202      	movne	r2, #2
 80066b4:	6122      	str	r2, [r4, #16]
 80066b6:	b1a5      	cbz	r5, 80066e2 <__d2b+0x92>
 80066b8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80066bc:	4405      	add	r5, r0
 80066be:	603d      	str	r5, [r7, #0]
 80066c0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80066c4:	6030      	str	r0, [r6, #0]
 80066c6:	4620      	mov	r0, r4
 80066c8:	b003      	add	sp, #12
 80066ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80066ce:	6161      	str	r1, [r4, #20]
 80066d0:	e7ea      	b.n	80066a8 <__d2b+0x58>
 80066d2:	a801      	add	r0, sp, #4
 80066d4:	f7ff fcf1 	bl	80060ba <__lo0bits>
 80066d8:	9b01      	ldr	r3, [sp, #4]
 80066da:	6163      	str	r3, [r4, #20]
 80066dc:	3020      	adds	r0, #32
 80066de:	2201      	movs	r2, #1
 80066e0:	e7e8      	b.n	80066b4 <__d2b+0x64>
 80066e2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80066e6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80066ea:	6038      	str	r0, [r7, #0]
 80066ec:	6918      	ldr	r0, [r3, #16]
 80066ee:	f7ff fcc5 	bl	800607c <__hi0bits>
 80066f2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80066f6:	e7e5      	b.n	80066c4 <__d2b+0x74>
 80066f8:	080088fd 	.word	0x080088fd
 80066fc:	0800890e 	.word	0x0800890e

08006700 <__ratio>:
 8006700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006704:	b085      	sub	sp, #20
 8006706:	e9cd 1000 	strd	r1, r0, [sp]
 800670a:	a902      	add	r1, sp, #8
 800670c:	f7ff ff56 	bl	80065bc <__b2d>
 8006710:	9800      	ldr	r0, [sp, #0]
 8006712:	a903      	add	r1, sp, #12
 8006714:	ec55 4b10 	vmov	r4, r5, d0
 8006718:	f7ff ff50 	bl	80065bc <__b2d>
 800671c:	9b01      	ldr	r3, [sp, #4]
 800671e:	6919      	ldr	r1, [r3, #16]
 8006720:	9b00      	ldr	r3, [sp, #0]
 8006722:	691b      	ldr	r3, [r3, #16]
 8006724:	1ac9      	subs	r1, r1, r3
 8006726:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800672a:	1a9b      	subs	r3, r3, r2
 800672c:	ec5b ab10 	vmov	sl, fp, d0
 8006730:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8006734:	2b00      	cmp	r3, #0
 8006736:	bfce      	itee	gt
 8006738:	462a      	movgt	r2, r5
 800673a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800673e:	465a      	movle	r2, fp
 8006740:	462f      	mov	r7, r5
 8006742:	46d9      	mov	r9, fp
 8006744:	bfcc      	ite	gt
 8006746:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800674a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800674e:	464b      	mov	r3, r9
 8006750:	4652      	mov	r2, sl
 8006752:	4620      	mov	r0, r4
 8006754:	4639      	mov	r1, r7
 8006756:	f7fa f881 	bl	800085c <__aeabi_ddiv>
 800675a:	ec41 0b10 	vmov	d0, r0, r1
 800675e:	b005      	add	sp, #20
 8006760:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006764 <__copybits>:
 8006764:	3901      	subs	r1, #1
 8006766:	b570      	push	{r4, r5, r6, lr}
 8006768:	1149      	asrs	r1, r1, #5
 800676a:	6914      	ldr	r4, [r2, #16]
 800676c:	3101      	adds	r1, #1
 800676e:	f102 0314 	add.w	r3, r2, #20
 8006772:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006776:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800677a:	1f05      	subs	r5, r0, #4
 800677c:	42a3      	cmp	r3, r4
 800677e:	d30c      	bcc.n	800679a <__copybits+0x36>
 8006780:	1aa3      	subs	r3, r4, r2
 8006782:	3b11      	subs	r3, #17
 8006784:	f023 0303 	bic.w	r3, r3, #3
 8006788:	3211      	adds	r2, #17
 800678a:	42a2      	cmp	r2, r4
 800678c:	bf88      	it	hi
 800678e:	2300      	movhi	r3, #0
 8006790:	4418      	add	r0, r3
 8006792:	2300      	movs	r3, #0
 8006794:	4288      	cmp	r0, r1
 8006796:	d305      	bcc.n	80067a4 <__copybits+0x40>
 8006798:	bd70      	pop	{r4, r5, r6, pc}
 800679a:	f853 6b04 	ldr.w	r6, [r3], #4
 800679e:	f845 6f04 	str.w	r6, [r5, #4]!
 80067a2:	e7eb      	b.n	800677c <__copybits+0x18>
 80067a4:	f840 3b04 	str.w	r3, [r0], #4
 80067a8:	e7f4      	b.n	8006794 <__copybits+0x30>

080067aa <__any_on>:
 80067aa:	f100 0214 	add.w	r2, r0, #20
 80067ae:	6900      	ldr	r0, [r0, #16]
 80067b0:	114b      	asrs	r3, r1, #5
 80067b2:	4298      	cmp	r0, r3
 80067b4:	b510      	push	{r4, lr}
 80067b6:	db11      	blt.n	80067dc <__any_on+0x32>
 80067b8:	dd0a      	ble.n	80067d0 <__any_on+0x26>
 80067ba:	f011 011f 	ands.w	r1, r1, #31
 80067be:	d007      	beq.n	80067d0 <__any_on+0x26>
 80067c0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80067c4:	fa24 f001 	lsr.w	r0, r4, r1
 80067c8:	fa00 f101 	lsl.w	r1, r0, r1
 80067cc:	428c      	cmp	r4, r1
 80067ce:	d10b      	bne.n	80067e8 <__any_on+0x3e>
 80067d0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80067d4:	4293      	cmp	r3, r2
 80067d6:	d803      	bhi.n	80067e0 <__any_on+0x36>
 80067d8:	2000      	movs	r0, #0
 80067da:	bd10      	pop	{r4, pc}
 80067dc:	4603      	mov	r3, r0
 80067de:	e7f7      	b.n	80067d0 <__any_on+0x26>
 80067e0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80067e4:	2900      	cmp	r1, #0
 80067e6:	d0f5      	beq.n	80067d4 <__any_on+0x2a>
 80067e8:	2001      	movs	r0, #1
 80067ea:	e7f6      	b.n	80067da <__any_on+0x30>

080067ec <sulp>:
 80067ec:	b570      	push	{r4, r5, r6, lr}
 80067ee:	4604      	mov	r4, r0
 80067f0:	460d      	mov	r5, r1
 80067f2:	ec45 4b10 	vmov	d0, r4, r5
 80067f6:	4616      	mov	r6, r2
 80067f8:	f7ff feba 	bl	8006570 <__ulp>
 80067fc:	ec51 0b10 	vmov	r0, r1, d0
 8006800:	b17e      	cbz	r6, 8006822 <sulp+0x36>
 8006802:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006806:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800680a:	2b00      	cmp	r3, #0
 800680c:	dd09      	ble.n	8006822 <sulp+0x36>
 800680e:	051b      	lsls	r3, r3, #20
 8006810:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8006814:	2400      	movs	r4, #0
 8006816:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800681a:	4622      	mov	r2, r4
 800681c:	462b      	mov	r3, r5
 800681e:	f7f9 fef3 	bl	8000608 <__aeabi_dmul>
 8006822:	ec41 0b10 	vmov	d0, r0, r1
 8006826:	bd70      	pop	{r4, r5, r6, pc}

08006828 <_strtod_l>:
 8006828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800682c:	b09f      	sub	sp, #124	@ 0x7c
 800682e:	460c      	mov	r4, r1
 8006830:	9217      	str	r2, [sp, #92]	@ 0x5c
 8006832:	2200      	movs	r2, #0
 8006834:	921a      	str	r2, [sp, #104]	@ 0x68
 8006836:	9005      	str	r0, [sp, #20]
 8006838:	f04f 0a00 	mov.w	sl, #0
 800683c:	f04f 0b00 	mov.w	fp, #0
 8006840:	460a      	mov	r2, r1
 8006842:	9219      	str	r2, [sp, #100]	@ 0x64
 8006844:	7811      	ldrb	r1, [r2, #0]
 8006846:	292b      	cmp	r1, #43	@ 0x2b
 8006848:	d04a      	beq.n	80068e0 <_strtod_l+0xb8>
 800684a:	d838      	bhi.n	80068be <_strtod_l+0x96>
 800684c:	290d      	cmp	r1, #13
 800684e:	d832      	bhi.n	80068b6 <_strtod_l+0x8e>
 8006850:	2908      	cmp	r1, #8
 8006852:	d832      	bhi.n	80068ba <_strtod_l+0x92>
 8006854:	2900      	cmp	r1, #0
 8006856:	d03b      	beq.n	80068d0 <_strtod_l+0xa8>
 8006858:	2200      	movs	r2, #0
 800685a:	920e      	str	r2, [sp, #56]	@ 0x38
 800685c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800685e:	782a      	ldrb	r2, [r5, #0]
 8006860:	2a30      	cmp	r2, #48	@ 0x30
 8006862:	f040 80b2 	bne.w	80069ca <_strtod_l+0x1a2>
 8006866:	786a      	ldrb	r2, [r5, #1]
 8006868:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800686c:	2a58      	cmp	r2, #88	@ 0x58
 800686e:	d16e      	bne.n	800694e <_strtod_l+0x126>
 8006870:	9302      	str	r3, [sp, #8]
 8006872:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006874:	9301      	str	r3, [sp, #4]
 8006876:	ab1a      	add	r3, sp, #104	@ 0x68
 8006878:	9300      	str	r3, [sp, #0]
 800687a:	4a8f      	ldr	r2, [pc, #572]	@ (8006ab8 <_strtod_l+0x290>)
 800687c:	9805      	ldr	r0, [sp, #20]
 800687e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8006880:	a919      	add	r1, sp, #100	@ 0x64
 8006882:	f001 f9ef 	bl	8007c64 <__gethex>
 8006886:	f010 060f 	ands.w	r6, r0, #15
 800688a:	4604      	mov	r4, r0
 800688c:	d005      	beq.n	800689a <_strtod_l+0x72>
 800688e:	2e06      	cmp	r6, #6
 8006890:	d128      	bne.n	80068e4 <_strtod_l+0xbc>
 8006892:	3501      	adds	r5, #1
 8006894:	2300      	movs	r3, #0
 8006896:	9519      	str	r5, [sp, #100]	@ 0x64
 8006898:	930e      	str	r3, [sp, #56]	@ 0x38
 800689a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800689c:	2b00      	cmp	r3, #0
 800689e:	f040 858e 	bne.w	80073be <_strtod_l+0xb96>
 80068a2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80068a4:	b1cb      	cbz	r3, 80068da <_strtod_l+0xb2>
 80068a6:	4652      	mov	r2, sl
 80068a8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80068ac:	ec43 2b10 	vmov	d0, r2, r3
 80068b0:	b01f      	add	sp, #124	@ 0x7c
 80068b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068b6:	2920      	cmp	r1, #32
 80068b8:	d1ce      	bne.n	8006858 <_strtod_l+0x30>
 80068ba:	3201      	adds	r2, #1
 80068bc:	e7c1      	b.n	8006842 <_strtod_l+0x1a>
 80068be:	292d      	cmp	r1, #45	@ 0x2d
 80068c0:	d1ca      	bne.n	8006858 <_strtod_l+0x30>
 80068c2:	2101      	movs	r1, #1
 80068c4:	910e      	str	r1, [sp, #56]	@ 0x38
 80068c6:	1c51      	adds	r1, r2, #1
 80068c8:	9119      	str	r1, [sp, #100]	@ 0x64
 80068ca:	7852      	ldrb	r2, [r2, #1]
 80068cc:	2a00      	cmp	r2, #0
 80068ce:	d1c5      	bne.n	800685c <_strtod_l+0x34>
 80068d0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80068d2:	9419      	str	r4, [sp, #100]	@ 0x64
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	f040 8570 	bne.w	80073ba <_strtod_l+0xb92>
 80068da:	4652      	mov	r2, sl
 80068dc:	465b      	mov	r3, fp
 80068de:	e7e5      	b.n	80068ac <_strtod_l+0x84>
 80068e0:	2100      	movs	r1, #0
 80068e2:	e7ef      	b.n	80068c4 <_strtod_l+0x9c>
 80068e4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80068e6:	b13a      	cbz	r2, 80068f8 <_strtod_l+0xd0>
 80068e8:	2135      	movs	r1, #53	@ 0x35
 80068ea:	a81c      	add	r0, sp, #112	@ 0x70
 80068ec:	f7ff ff3a 	bl	8006764 <__copybits>
 80068f0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80068f2:	9805      	ldr	r0, [sp, #20]
 80068f4:	f7ff fb10 	bl	8005f18 <_Bfree>
 80068f8:	3e01      	subs	r6, #1
 80068fa:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80068fc:	2e04      	cmp	r6, #4
 80068fe:	d806      	bhi.n	800690e <_strtod_l+0xe6>
 8006900:	e8df f006 	tbb	[pc, r6]
 8006904:	201d0314 	.word	0x201d0314
 8006908:	14          	.byte	0x14
 8006909:	00          	.byte	0x00
 800690a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800690e:	05e1      	lsls	r1, r4, #23
 8006910:	bf48      	it	mi
 8006912:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8006916:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800691a:	0d1b      	lsrs	r3, r3, #20
 800691c:	051b      	lsls	r3, r3, #20
 800691e:	2b00      	cmp	r3, #0
 8006920:	d1bb      	bne.n	800689a <_strtod_l+0x72>
 8006922:	f7fe fb2b 	bl	8004f7c <__errno>
 8006926:	2322      	movs	r3, #34	@ 0x22
 8006928:	6003      	str	r3, [r0, #0]
 800692a:	e7b6      	b.n	800689a <_strtod_l+0x72>
 800692c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8006930:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8006934:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006938:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800693c:	e7e7      	b.n	800690e <_strtod_l+0xe6>
 800693e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8006ac0 <_strtod_l+0x298>
 8006942:	e7e4      	b.n	800690e <_strtod_l+0xe6>
 8006944:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8006948:	f04f 3aff 	mov.w	sl, #4294967295
 800694c:	e7df      	b.n	800690e <_strtod_l+0xe6>
 800694e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006950:	1c5a      	adds	r2, r3, #1
 8006952:	9219      	str	r2, [sp, #100]	@ 0x64
 8006954:	785b      	ldrb	r3, [r3, #1]
 8006956:	2b30      	cmp	r3, #48	@ 0x30
 8006958:	d0f9      	beq.n	800694e <_strtod_l+0x126>
 800695a:	2b00      	cmp	r3, #0
 800695c:	d09d      	beq.n	800689a <_strtod_l+0x72>
 800695e:	2301      	movs	r3, #1
 8006960:	2700      	movs	r7, #0
 8006962:	9308      	str	r3, [sp, #32]
 8006964:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006966:	930c      	str	r3, [sp, #48]	@ 0x30
 8006968:	970b      	str	r7, [sp, #44]	@ 0x2c
 800696a:	46b9      	mov	r9, r7
 800696c:	220a      	movs	r2, #10
 800696e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8006970:	7805      	ldrb	r5, [r0, #0]
 8006972:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8006976:	b2d9      	uxtb	r1, r3
 8006978:	2909      	cmp	r1, #9
 800697a:	d928      	bls.n	80069ce <_strtod_l+0x1a6>
 800697c:	494f      	ldr	r1, [pc, #316]	@ (8006abc <_strtod_l+0x294>)
 800697e:	2201      	movs	r2, #1
 8006980:	f001 f87b 	bl	8007a7a <strncmp>
 8006984:	2800      	cmp	r0, #0
 8006986:	d032      	beq.n	80069ee <_strtod_l+0x1c6>
 8006988:	2000      	movs	r0, #0
 800698a:	462a      	mov	r2, r5
 800698c:	900a      	str	r0, [sp, #40]	@ 0x28
 800698e:	464d      	mov	r5, r9
 8006990:	4603      	mov	r3, r0
 8006992:	2a65      	cmp	r2, #101	@ 0x65
 8006994:	d001      	beq.n	800699a <_strtod_l+0x172>
 8006996:	2a45      	cmp	r2, #69	@ 0x45
 8006998:	d114      	bne.n	80069c4 <_strtod_l+0x19c>
 800699a:	b91d      	cbnz	r5, 80069a4 <_strtod_l+0x17c>
 800699c:	9a08      	ldr	r2, [sp, #32]
 800699e:	4302      	orrs	r2, r0
 80069a0:	d096      	beq.n	80068d0 <_strtod_l+0xa8>
 80069a2:	2500      	movs	r5, #0
 80069a4:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80069a6:	1c62      	adds	r2, r4, #1
 80069a8:	9219      	str	r2, [sp, #100]	@ 0x64
 80069aa:	7862      	ldrb	r2, [r4, #1]
 80069ac:	2a2b      	cmp	r2, #43	@ 0x2b
 80069ae:	d07a      	beq.n	8006aa6 <_strtod_l+0x27e>
 80069b0:	2a2d      	cmp	r2, #45	@ 0x2d
 80069b2:	d07e      	beq.n	8006ab2 <_strtod_l+0x28a>
 80069b4:	f04f 0c00 	mov.w	ip, #0
 80069b8:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80069bc:	2909      	cmp	r1, #9
 80069be:	f240 8085 	bls.w	8006acc <_strtod_l+0x2a4>
 80069c2:	9419      	str	r4, [sp, #100]	@ 0x64
 80069c4:	f04f 0800 	mov.w	r8, #0
 80069c8:	e0a5      	b.n	8006b16 <_strtod_l+0x2ee>
 80069ca:	2300      	movs	r3, #0
 80069cc:	e7c8      	b.n	8006960 <_strtod_l+0x138>
 80069ce:	f1b9 0f08 	cmp.w	r9, #8
 80069d2:	bfd8      	it	le
 80069d4:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 80069d6:	f100 0001 	add.w	r0, r0, #1
 80069da:	bfda      	itte	le
 80069dc:	fb02 3301 	mlale	r3, r2, r1, r3
 80069e0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 80069e2:	fb02 3707 	mlagt	r7, r2, r7, r3
 80069e6:	f109 0901 	add.w	r9, r9, #1
 80069ea:	9019      	str	r0, [sp, #100]	@ 0x64
 80069ec:	e7bf      	b.n	800696e <_strtod_l+0x146>
 80069ee:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80069f0:	1c5a      	adds	r2, r3, #1
 80069f2:	9219      	str	r2, [sp, #100]	@ 0x64
 80069f4:	785a      	ldrb	r2, [r3, #1]
 80069f6:	f1b9 0f00 	cmp.w	r9, #0
 80069fa:	d03b      	beq.n	8006a74 <_strtod_l+0x24c>
 80069fc:	900a      	str	r0, [sp, #40]	@ 0x28
 80069fe:	464d      	mov	r5, r9
 8006a00:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8006a04:	2b09      	cmp	r3, #9
 8006a06:	d912      	bls.n	8006a2e <_strtod_l+0x206>
 8006a08:	2301      	movs	r3, #1
 8006a0a:	e7c2      	b.n	8006992 <_strtod_l+0x16a>
 8006a0c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006a0e:	1c5a      	adds	r2, r3, #1
 8006a10:	9219      	str	r2, [sp, #100]	@ 0x64
 8006a12:	785a      	ldrb	r2, [r3, #1]
 8006a14:	3001      	adds	r0, #1
 8006a16:	2a30      	cmp	r2, #48	@ 0x30
 8006a18:	d0f8      	beq.n	8006a0c <_strtod_l+0x1e4>
 8006a1a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8006a1e:	2b08      	cmp	r3, #8
 8006a20:	f200 84d2 	bhi.w	80073c8 <_strtod_l+0xba0>
 8006a24:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006a26:	900a      	str	r0, [sp, #40]	@ 0x28
 8006a28:	2000      	movs	r0, #0
 8006a2a:	930c      	str	r3, [sp, #48]	@ 0x30
 8006a2c:	4605      	mov	r5, r0
 8006a2e:	3a30      	subs	r2, #48	@ 0x30
 8006a30:	f100 0301 	add.w	r3, r0, #1
 8006a34:	d018      	beq.n	8006a68 <_strtod_l+0x240>
 8006a36:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006a38:	4419      	add	r1, r3
 8006a3a:	910a      	str	r1, [sp, #40]	@ 0x28
 8006a3c:	462e      	mov	r6, r5
 8006a3e:	f04f 0e0a 	mov.w	lr, #10
 8006a42:	1c71      	adds	r1, r6, #1
 8006a44:	eba1 0c05 	sub.w	ip, r1, r5
 8006a48:	4563      	cmp	r3, ip
 8006a4a:	dc15      	bgt.n	8006a78 <_strtod_l+0x250>
 8006a4c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8006a50:	182b      	adds	r3, r5, r0
 8006a52:	2b08      	cmp	r3, #8
 8006a54:	f105 0501 	add.w	r5, r5, #1
 8006a58:	4405      	add	r5, r0
 8006a5a:	dc1a      	bgt.n	8006a92 <_strtod_l+0x26a>
 8006a5c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006a5e:	230a      	movs	r3, #10
 8006a60:	fb03 2301 	mla	r3, r3, r1, r2
 8006a64:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006a66:	2300      	movs	r3, #0
 8006a68:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006a6a:	1c51      	adds	r1, r2, #1
 8006a6c:	9119      	str	r1, [sp, #100]	@ 0x64
 8006a6e:	7852      	ldrb	r2, [r2, #1]
 8006a70:	4618      	mov	r0, r3
 8006a72:	e7c5      	b.n	8006a00 <_strtod_l+0x1d8>
 8006a74:	4648      	mov	r0, r9
 8006a76:	e7ce      	b.n	8006a16 <_strtod_l+0x1ee>
 8006a78:	2e08      	cmp	r6, #8
 8006a7a:	dc05      	bgt.n	8006a88 <_strtod_l+0x260>
 8006a7c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8006a7e:	fb0e f606 	mul.w	r6, lr, r6
 8006a82:	960b      	str	r6, [sp, #44]	@ 0x2c
 8006a84:	460e      	mov	r6, r1
 8006a86:	e7dc      	b.n	8006a42 <_strtod_l+0x21a>
 8006a88:	2910      	cmp	r1, #16
 8006a8a:	bfd8      	it	le
 8006a8c:	fb0e f707 	mulle.w	r7, lr, r7
 8006a90:	e7f8      	b.n	8006a84 <_strtod_l+0x25c>
 8006a92:	2b0f      	cmp	r3, #15
 8006a94:	bfdc      	itt	le
 8006a96:	230a      	movle	r3, #10
 8006a98:	fb03 2707 	mlale	r7, r3, r7, r2
 8006a9c:	e7e3      	b.n	8006a66 <_strtod_l+0x23e>
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	930a      	str	r3, [sp, #40]	@ 0x28
 8006aa2:	2301      	movs	r3, #1
 8006aa4:	e77a      	b.n	800699c <_strtod_l+0x174>
 8006aa6:	f04f 0c00 	mov.w	ip, #0
 8006aaa:	1ca2      	adds	r2, r4, #2
 8006aac:	9219      	str	r2, [sp, #100]	@ 0x64
 8006aae:	78a2      	ldrb	r2, [r4, #2]
 8006ab0:	e782      	b.n	80069b8 <_strtod_l+0x190>
 8006ab2:	f04f 0c01 	mov.w	ip, #1
 8006ab6:	e7f8      	b.n	8006aaa <_strtod_l+0x282>
 8006ab8:	08008b34 	.word	0x08008b34
 8006abc:	08008967 	.word	0x08008967
 8006ac0:	7ff00000 	.word	0x7ff00000
 8006ac4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006ac6:	1c51      	adds	r1, r2, #1
 8006ac8:	9119      	str	r1, [sp, #100]	@ 0x64
 8006aca:	7852      	ldrb	r2, [r2, #1]
 8006acc:	2a30      	cmp	r2, #48	@ 0x30
 8006ace:	d0f9      	beq.n	8006ac4 <_strtod_l+0x29c>
 8006ad0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8006ad4:	2908      	cmp	r1, #8
 8006ad6:	f63f af75 	bhi.w	80069c4 <_strtod_l+0x19c>
 8006ada:	3a30      	subs	r2, #48	@ 0x30
 8006adc:	9209      	str	r2, [sp, #36]	@ 0x24
 8006ade:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006ae0:	920f      	str	r2, [sp, #60]	@ 0x3c
 8006ae2:	f04f 080a 	mov.w	r8, #10
 8006ae6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006ae8:	1c56      	adds	r6, r2, #1
 8006aea:	9619      	str	r6, [sp, #100]	@ 0x64
 8006aec:	7852      	ldrb	r2, [r2, #1]
 8006aee:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8006af2:	f1be 0f09 	cmp.w	lr, #9
 8006af6:	d939      	bls.n	8006b6c <_strtod_l+0x344>
 8006af8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006afa:	1a76      	subs	r6, r6, r1
 8006afc:	2e08      	cmp	r6, #8
 8006afe:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8006b02:	dc03      	bgt.n	8006b0c <_strtod_l+0x2e4>
 8006b04:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006b06:	4588      	cmp	r8, r1
 8006b08:	bfa8      	it	ge
 8006b0a:	4688      	movge	r8, r1
 8006b0c:	f1bc 0f00 	cmp.w	ip, #0
 8006b10:	d001      	beq.n	8006b16 <_strtod_l+0x2ee>
 8006b12:	f1c8 0800 	rsb	r8, r8, #0
 8006b16:	2d00      	cmp	r5, #0
 8006b18:	d14e      	bne.n	8006bb8 <_strtod_l+0x390>
 8006b1a:	9908      	ldr	r1, [sp, #32]
 8006b1c:	4308      	orrs	r0, r1
 8006b1e:	f47f aebc 	bne.w	800689a <_strtod_l+0x72>
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	f47f aed4 	bne.w	80068d0 <_strtod_l+0xa8>
 8006b28:	2a69      	cmp	r2, #105	@ 0x69
 8006b2a:	d028      	beq.n	8006b7e <_strtod_l+0x356>
 8006b2c:	dc25      	bgt.n	8006b7a <_strtod_l+0x352>
 8006b2e:	2a49      	cmp	r2, #73	@ 0x49
 8006b30:	d025      	beq.n	8006b7e <_strtod_l+0x356>
 8006b32:	2a4e      	cmp	r2, #78	@ 0x4e
 8006b34:	f47f aecc 	bne.w	80068d0 <_strtod_l+0xa8>
 8006b38:	499a      	ldr	r1, [pc, #616]	@ (8006da4 <_strtod_l+0x57c>)
 8006b3a:	a819      	add	r0, sp, #100	@ 0x64
 8006b3c:	f001 fab4 	bl	80080a8 <__match>
 8006b40:	2800      	cmp	r0, #0
 8006b42:	f43f aec5 	beq.w	80068d0 <_strtod_l+0xa8>
 8006b46:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006b48:	781b      	ldrb	r3, [r3, #0]
 8006b4a:	2b28      	cmp	r3, #40	@ 0x28
 8006b4c:	d12e      	bne.n	8006bac <_strtod_l+0x384>
 8006b4e:	4996      	ldr	r1, [pc, #600]	@ (8006da8 <_strtod_l+0x580>)
 8006b50:	aa1c      	add	r2, sp, #112	@ 0x70
 8006b52:	a819      	add	r0, sp, #100	@ 0x64
 8006b54:	f001 fabc 	bl	80080d0 <__hexnan>
 8006b58:	2805      	cmp	r0, #5
 8006b5a:	d127      	bne.n	8006bac <_strtod_l+0x384>
 8006b5c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006b5e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8006b62:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8006b66:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8006b6a:	e696      	b.n	800689a <_strtod_l+0x72>
 8006b6c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006b6e:	fb08 2101 	mla	r1, r8, r1, r2
 8006b72:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8006b76:	9209      	str	r2, [sp, #36]	@ 0x24
 8006b78:	e7b5      	b.n	8006ae6 <_strtod_l+0x2be>
 8006b7a:	2a6e      	cmp	r2, #110	@ 0x6e
 8006b7c:	e7da      	b.n	8006b34 <_strtod_l+0x30c>
 8006b7e:	498b      	ldr	r1, [pc, #556]	@ (8006dac <_strtod_l+0x584>)
 8006b80:	a819      	add	r0, sp, #100	@ 0x64
 8006b82:	f001 fa91 	bl	80080a8 <__match>
 8006b86:	2800      	cmp	r0, #0
 8006b88:	f43f aea2 	beq.w	80068d0 <_strtod_l+0xa8>
 8006b8c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006b8e:	4988      	ldr	r1, [pc, #544]	@ (8006db0 <_strtod_l+0x588>)
 8006b90:	3b01      	subs	r3, #1
 8006b92:	a819      	add	r0, sp, #100	@ 0x64
 8006b94:	9319      	str	r3, [sp, #100]	@ 0x64
 8006b96:	f001 fa87 	bl	80080a8 <__match>
 8006b9a:	b910      	cbnz	r0, 8006ba2 <_strtod_l+0x37a>
 8006b9c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006b9e:	3301      	adds	r3, #1
 8006ba0:	9319      	str	r3, [sp, #100]	@ 0x64
 8006ba2:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8006dc0 <_strtod_l+0x598>
 8006ba6:	f04f 0a00 	mov.w	sl, #0
 8006baa:	e676      	b.n	800689a <_strtod_l+0x72>
 8006bac:	4881      	ldr	r0, [pc, #516]	@ (8006db4 <_strtod_l+0x58c>)
 8006bae:	f000 ffb7 	bl	8007b20 <nan>
 8006bb2:	ec5b ab10 	vmov	sl, fp, d0
 8006bb6:	e670      	b.n	800689a <_strtod_l+0x72>
 8006bb8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006bba:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8006bbc:	eba8 0303 	sub.w	r3, r8, r3
 8006bc0:	f1b9 0f00 	cmp.w	r9, #0
 8006bc4:	bf08      	it	eq
 8006bc6:	46a9      	moveq	r9, r5
 8006bc8:	2d10      	cmp	r5, #16
 8006bca:	9309      	str	r3, [sp, #36]	@ 0x24
 8006bcc:	462c      	mov	r4, r5
 8006bce:	bfa8      	it	ge
 8006bd0:	2410      	movge	r4, #16
 8006bd2:	f7f9 fc9f 	bl	8000514 <__aeabi_ui2d>
 8006bd6:	2d09      	cmp	r5, #9
 8006bd8:	4682      	mov	sl, r0
 8006bda:	468b      	mov	fp, r1
 8006bdc:	dc13      	bgt.n	8006c06 <_strtod_l+0x3de>
 8006bde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	f43f ae5a 	beq.w	800689a <_strtod_l+0x72>
 8006be6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006be8:	dd78      	ble.n	8006cdc <_strtod_l+0x4b4>
 8006bea:	2b16      	cmp	r3, #22
 8006bec:	dc5f      	bgt.n	8006cae <_strtod_l+0x486>
 8006bee:	4972      	ldr	r1, [pc, #456]	@ (8006db8 <_strtod_l+0x590>)
 8006bf0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006bf4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006bf8:	4652      	mov	r2, sl
 8006bfa:	465b      	mov	r3, fp
 8006bfc:	f7f9 fd04 	bl	8000608 <__aeabi_dmul>
 8006c00:	4682      	mov	sl, r0
 8006c02:	468b      	mov	fp, r1
 8006c04:	e649      	b.n	800689a <_strtod_l+0x72>
 8006c06:	4b6c      	ldr	r3, [pc, #432]	@ (8006db8 <_strtod_l+0x590>)
 8006c08:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006c0c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8006c10:	f7f9 fcfa 	bl	8000608 <__aeabi_dmul>
 8006c14:	4682      	mov	sl, r0
 8006c16:	4638      	mov	r0, r7
 8006c18:	468b      	mov	fp, r1
 8006c1a:	f7f9 fc7b 	bl	8000514 <__aeabi_ui2d>
 8006c1e:	4602      	mov	r2, r0
 8006c20:	460b      	mov	r3, r1
 8006c22:	4650      	mov	r0, sl
 8006c24:	4659      	mov	r1, fp
 8006c26:	f7f9 fb39 	bl	800029c <__adddf3>
 8006c2a:	2d0f      	cmp	r5, #15
 8006c2c:	4682      	mov	sl, r0
 8006c2e:	468b      	mov	fp, r1
 8006c30:	ddd5      	ble.n	8006bde <_strtod_l+0x3b6>
 8006c32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c34:	1b2c      	subs	r4, r5, r4
 8006c36:	441c      	add	r4, r3
 8006c38:	2c00      	cmp	r4, #0
 8006c3a:	f340 8093 	ble.w	8006d64 <_strtod_l+0x53c>
 8006c3e:	f014 030f 	ands.w	r3, r4, #15
 8006c42:	d00a      	beq.n	8006c5a <_strtod_l+0x432>
 8006c44:	495c      	ldr	r1, [pc, #368]	@ (8006db8 <_strtod_l+0x590>)
 8006c46:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006c4a:	4652      	mov	r2, sl
 8006c4c:	465b      	mov	r3, fp
 8006c4e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006c52:	f7f9 fcd9 	bl	8000608 <__aeabi_dmul>
 8006c56:	4682      	mov	sl, r0
 8006c58:	468b      	mov	fp, r1
 8006c5a:	f034 040f 	bics.w	r4, r4, #15
 8006c5e:	d073      	beq.n	8006d48 <_strtod_l+0x520>
 8006c60:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8006c64:	dd49      	ble.n	8006cfa <_strtod_l+0x4d2>
 8006c66:	2400      	movs	r4, #0
 8006c68:	46a0      	mov	r8, r4
 8006c6a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006c6c:	46a1      	mov	r9, r4
 8006c6e:	9a05      	ldr	r2, [sp, #20]
 8006c70:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8006dc0 <_strtod_l+0x598>
 8006c74:	2322      	movs	r3, #34	@ 0x22
 8006c76:	6013      	str	r3, [r2, #0]
 8006c78:	f04f 0a00 	mov.w	sl, #0
 8006c7c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	f43f ae0b 	beq.w	800689a <_strtod_l+0x72>
 8006c84:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006c86:	9805      	ldr	r0, [sp, #20]
 8006c88:	f7ff f946 	bl	8005f18 <_Bfree>
 8006c8c:	9805      	ldr	r0, [sp, #20]
 8006c8e:	4649      	mov	r1, r9
 8006c90:	f7ff f942 	bl	8005f18 <_Bfree>
 8006c94:	9805      	ldr	r0, [sp, #20]
 8006c96:	4641      	mov	r1, r8
 8006c98:	f7ff f93e 	bl	8005f18 <_Bfree>
 8006c9c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006c9e:	9805      	ldr	r0, [sp, #20]
 8006ca0:	f7ff f93a 	bl	8005f18 <_Bfree>
 8006ca4:	9805      	ldr	r0, [sp, #20]
 8006ca6:	4621      	mov	r1, r4
 8006ca8:	f7ff f936 	bl	8005f18 <_Bfree>
 8006cac:	e5f5      	b.n	800689a <_strtod_l+0x72>
 8006cae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006cb0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8006cb4:	4293      	cmp	r3, r2
 8006cb6:	dbbc      	blt.n	8006c32 <_strtod_l+0x40a>
 8006cb8:	4c3f      	ldr	r4, [pc, #252]	@ (8006db8 <_strtod_l+0x590>)
 8006cba:	f1c5 050f 	rsb	r5, r5, #15
 8006cbe:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006cc2:	4652      	mov	r2, sl
 8006cc4:	465b      	mov	r3, fp
 8006cc6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006cca:	f7f9 fc9d 	bl	8000608 <__aeabi_dmul>
 8006cce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cd0:	1b5d      	subs	r5, r3, r5
 8006cd2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8006cd6:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006cda:	e78f      	b.n	8006bfc <_strtod_l+0x3d4>
 8006cdc:	3316      	adds	r3, #22
 8006cde:	dba8      	blt.n	8006c32 <_strtod_l+0x40a>
 8006ce0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006ce2:	eba3 0808 	sub.w	r8, r3, r8
 8006ce6:	4b34      	ldr	r3, [pc, #208]	@ (8006db8 <_strtod_l+0x590>)
 8006ce8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8006cec:	e9d8 2300 	ldrd	r2, r3, [r8]
 8006cf0:	4650      	mov	r0, sl
 8006cf2:	4659      	mov	r1, fp
 8006cf4:	f7f9 fdb2 	bl	800085c <__aeabi_ddiv>
 8006cf8:	e782      	b.n	8006c00 <_strtod_l+0x3d8>
 8006cfa:	2300      	movs	r3, #0
 8006cfc:	4f2f      	ldr	r7, [pc, #188]	@ (8006dbc <_strtod_l+0x594>)
 8006cfe:	1124      	asrs	r4, r4, #4
 8006d00:	4650      	mov	r0, sl
 8006d02:	4659      	mov	r1, fp
 8006d04:	461e      	mov	r6, r3
 8006d06:	2c01      	cmp	r4, #1
 8006d08:	dc21      	bgt.n	8006d4e <_strtod_l+0x526>
 8006d0a:	b10b      	cbz	r3, 8006d10 <_strtod_l+0x4e8>
 8006d0c:	4682      	mov	sl, r0
 8006d0e:	468b      	mov	fp, r1
 8006d10:	492a      	ldr	r1, [pc, #168]	@ (8006dbc <_strtod_l+0x594>)
 8006d12:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8006d16:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8006d1a:	4652      	mov	r2, sl
 8006d1c:	465b      	mov	r3, fp
 8006d1e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006d22:	f7f9 fc71 	bl	8000608 <__aeabi_dmul>
 8006d26:	4b26      	ldr	r3, [pc, #152]	@ (8006dc0 <_strtod_l+0x598>)
 8006d28:	460a      	mov	r2, r1
 8006d2a:	400b      	ands	r3, r1
 8006d2c:	4925      	ldr	r1, [pc, #148]	@ (8006dc4 <_strtod_l+0x59c>)
 8006d2e:	428b      	cmp	r3, r1
 8006d30:	4682      	mov	sl, r0
 8006d32:	d898      	bhi.n	8006c66 <_strtod_l+0x43e>
 8006d34:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8006d38:	428b      	cmp	r3, r1
 8006d3a:	bf86      	itte	hi
 8006d3c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8006dc8 <_strtod_l+0x5a0>
 8006d40:	f04f 3aff 	movhi.w	sl, #4294967295
 8006d44:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8006d48:	2300      	movs	r3, #0
 8006d4a:	9308      	str	r3, [sp, #32]
 8006d4c:	e076      	b.n	8006e3c <_strtod_l+0x614>
 8006d4e:	07e2      	lsls	r2, r4, #31
 8006d50:	d504      	bpl.n	8006d5c <_strtod_l+0x534>
 8006d52:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006d56:	f7f9 fc57 	bl	8000608 <__aeabi_dmul>
 8006d5a:	2301      	movs	r3, #1
 8006d5c:	3601      	adds	r6, #1
 8006d5e:	1064      	asrs	r4, r4, #1
 8006d60:	3708      	adds	r7, #8
 8006d62:	e7d0      	b.n	8006d06 <_strtod_l+0x4de>
 8006d64:	d0f0      	beq.n	8006d48 <_strtod_l+0x520>
 8006d66:	4264      	negs	r4, r4
 8006d68:	f014 020f 	ands.w	r2, r4, #15
 8006d6c:	d00a      	beq.n	8006d84 <_strtod_l+0x55c>
 8006d6e:	4b12      	ldr	r3, [pc, #72]	@ (8006db8 <_strtod_l+0x590>)
 8006d70:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006d74:	4650      	mov	r0, sl
 8006d76:	4659      	mov	r1, fp
 8006d78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d7c:	f7f9 fd6e 	bl	800085c <__aeabi_ddiv>
 8006d80:	4682      	mov	sl, r0
 8006d82:	468b      	mov	fp, r1
 8006d84:	1124      	asrs	r4, r4, #4
 8006d86:	d0df      	beq.n	8006d48 <_strtod_l+0x520>
 8006d88:	2c1f      	cmp	r4, #31
 8006d8a:	dd1f      	ble.n	8006dcc <_strtod_l+0x5a4>
 8006d8c:	2400      	movs	r4, #0
 8006d8e:	46a0      	mov	r8, r4
 8006d90:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006d92:	46a1      	mov	r9, r4
 8006d94:	9a05      	ldr	r2, [sp, #20]
 8006d96:	2322      	movs	r3, #34	@ 0x22
 8006d98:	f04f 0a00 	mov.w	sl, #0
 8006d9c:	f04f 0b00 	mov.w	fp, #0
 8006da0:	6013      	str	r3, [r2, #0]
 8006da2:	e76b      	b.n	8006c7c <_strtod_l+0x454>
 8006da4:	08008855 	.word	0x08008855
 8006da8:	08008b20 	.word	0x08008b20
 8006dac:	0800884d 	.word	0x0800884d
 8006db0:	08008884 	.word	0x08008884
 8006db4:	080089bd 	.word	0x080089bd
 8006db8:	08008a58 	.word	0x08008a58
 8006dbc:	08008a30 	.word	0x08008a30
 8006dc0:	7ff00000 	.word	0x7ff00000
 8006dc4:	7ca00000 	.word	0x7ca00000
 8006dc8:	7fefffff 	.word	0x7fefffff
 8006dcc:	f014 0310 	ands.w	r3, r4, #16
 8006dd0:	bf18      	it	ne
 8006dd2:	236a      	movne	r3, #106	@ 0x6a
 8006dd4:	4ea9      	ldr	r6, [pc, #676]	@ (800707c <_strtod_l+0x854>)
 8006dd6:	9308      	str	r3, [sp, #32]
 8006dd8:	4650      	mov	r0, sl
 8006dda:	4659      	mov	r1, fp
 8006ddc:	2300      	movs	r3, #0
 8006dde:	07e7      	lsls	r7, r4, #31
 8006de0:	d504      	bpl.n	8006dec <_strtod_l+0x5c4>
 8006de2:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006de6:	f7f9 fc0f 	bl	8000608 <__aeabi_dmul>
 8006dea:	2301      	movs	r3, #1
 8006dec:	1064      	asrs	r4, r4, #1
 8006dee:	f106 0608 	add.w	r6, r6, #8
 8006df2:	d1f4      	bne.n	8006dde <_strtod_l+0x5b6>
 8006df4:	b10b      	cbz	r3, 8006dfa <_strtod_l+0x5d2>
 8006df6:	4682      	mov	sl, r0
 8006df8:	468b      	mov	fp, r1
 8006dfa:	9b08      	ldr	r3, [sp, #32]
 8006dfc:	b1b3      	cbz	r3, 8006e2c <_strtod_l+0x604>
 8006dfe:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8006e02:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	4659      	mov	r1, fp
 8006e0a:	dd0f      	ble.n	8006e2c <_strtod_l+0x604>
 8006e0c:	2b1f      	cmp	r3, #31
 8006e0e:	dd56      	ble.n	8006ebe <_strtod_l+0x696>
 8006e10:	2b34      	cmp	r3, #52	@ 0x34
 8006e12:	bfde      	ittt	le
 8006e14:	f04f 33ff 	movle.w	r3, #4294967295
 8006e18:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8006e1c:	4093      	lslle	r3, r2
 8006e1e:	f04f 0a00 	mov.w	sl, #0
 8006e22:	bfcc      	ite	gt
 8006e24:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8006e28:	ea03 0b01 	andle.w	fp, r3, r1
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	2300      	movs	r3, #0
 8006e30:	4650      	mov	r0, sl
 8006e32:	4659      	mov	r1, fp
 8006e34:	f7f9 fe50 	bl	8000ad8 <__aeabi_dcmpeq>
 8006e38:	2800      	cmp	r0, #0
 8006e3a:	d1a7      	bne.n	8006d8c <_strtod_l+0x564>
 8006e3c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006e3e:	9300      	str	r3, [sp, #0]
 8006e40:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8006e42:	9805      	ldr	r0, [sp, #20]
 8006e44:	462b      	mov	r3, r5
 8006e46:	464a      	mov	r2, r9
 8006e48:	f7ff f8ce 	bl	8005fe8 <__s2b>
 8006e4c:	900b      	str	r0, [sp, #44]	@ 0x2c
 8006e4e:	2800      	cmp	r0, #0
 8006e50:	f43f af09 	beq.w	8006c66 <_strtod_l+0x43e>
 8006e54:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006e56:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006e58:	2a00      	cmp	r2, #0
 8006e5a:	eba3 0308 	sub.w	r3, r3, r8
 8006e5e:	bfa8      	it	ge
 8006e60:	2300      	movge	r3, #0
 8006e62:	9312      	str	r3, [sp, #72]	@ 0x48
 8006e64:	2400      	movs	r4, #0
 8006e66:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8006e6a:	9316      	str	r3, [sp, #88]	@ 0x58
 8006e6c:	46a0      	mov	r8, r4
 8006e6e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006e70:	9805      	ldr	r0, [sp, #20]
 8006e72:	6859      	ldr	r1, [r3, #4]
 8006e74:	f7ff f810 	bl	8005e98 <_Balloc>
 8006e78:	4681      	mov	r9, r0
 8006e7a:	2800      	cmp	r0, #0
 8006e7c:	f43f aef7 	beq.w	8006c6e <_strtod_l+0x446>
 8006e80:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006e82:	691a      	ldr	r2, [r3, #16]
 8006e84:	3202      	adds	r2, #2
 8006e86:	f103 010c 	add.w	r1, r3, #12
 8006e8a:	0092      	lsls	r2, r2, #2
 8006e8c:	300c      	adds	r0, #12
 8006e8e:	f000 fe39 	bl	8007b04 <memcpy>
 8006e92:	ec4b ab10 	vmov	d0, sl, fp
 8006e96:	9805      	ldr	r0, [sp, #20]
 8006e98:	aa1c      	add	r2, sp, #112	@ 0x70
 8006e9a:	a91b      	add	r1, sp, #108	@ 0x6c
 8006e9c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8006ea0:	f7ff fbd6 	bl	8006650 <__d2b>
 8006ea4:	901a      	str	r0, [sp, #104]	@ 0x68
 8006ea6:	2800      	cmp	r0, #0
 8006ea8:	f43f aee1 	beq.w	8006c6e <_strtod_l+0x446>
 8006eac:	9805      	ldr	r0, [sp, #20]
 8006eae:	2101      	movs	r1, #1
 8006eb0:	f7ff f930 	bl	8006114 <__i2b>
 8006eb4:	4680      	mov	r8, r0
 8006eb6:	b948      	cbnz	r0, 8006ecc <_strtod_l+0x6a4>
 8006eb8:	f04f 0800 	mov.w	r8, #0
 8006ebc:	e6d7      	b.n	8006c6e <_strtod_l+0x446>
 8006ebe:	f04f 32ff 	mov.w	r2, #4294967295
 8006ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8006ec6:	ea03 0a0a 	and.w	sl, r3, sl
 8006eca:	e7af      	b.n	8006e2c <_strtod_l+0x604>
 8006ecc:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8006ece:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8006ed0:	2d00      	cmp	r5, #0
 8006ed2:	bfab      	itete	ge
 8006ed4:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8006ed6:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8006ed8:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8006eda:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8006edc:	bfac      	ite	ge
 8006ede:	18ef      	addge	r7, r5, r3
 8006ee0:	1b5e      	sublt	r6, r3, r5
 8006ee2:	9b08      	ldr	r3, [sp, #32]
 8006ee4:	1aed      	subs	r5, r5, r3
 8006ee6:	4415      	add	r5, r2
 8006ee8:	4b65      	ldr	r3, [pc, #404]	@ (8007080 <_strtod_l+0x858>)
 8006eea:	3d01      	subs	r5, #1
 8006eec:	429d      	cmp	r5, r3
 8006eee:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8006ef2:	da50      	bge.n	8006f96 <_strtod_l+0x76e>
 8006ef4:	1b5b      	subs	r3, r3, r5
 8006ef6:	2b1f      	cmp	r3, #31
 8006ef8:	eba2 0203 	sub.w	r2, r2, r3
 8006efc:	f04f 0101 	mov.w	r1, #1
 8006f00:	dc3d      	bgt.n	8006f7e <_strtod_l+0x756>
 8006f02:	fa01 f303 	lsl.w	r3, r1, r3
 8006f06:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006f08:	2300      	movs	r3, #0
 8006f0a:	9310      	str	r3, [sp, #64]	@ 0x40
 8006f0c:	18bd      	adds	r5, r7, r2
 8006f0e:	9b08      	ldr	r3, [sp, #32]
 8006f10:	42af      	cmp	r7, r5
 8006f12:	4416      	add	r6, r2
 8006f14:	441e      	add	r6, r3
 8006f16:	463b      	mov	r3, r7
 8006f18:	bfa8      	it	ge
 8006f1a:	462b      	movge	r3, r5
 8006f1c:	42b3      	cmp	r3, r6
 8006f1e:	bfa8      	it	ge
 8006f20:	4633      	movge	r3, r6
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	bfc2      	ittt	gt
 8006f26:	1aed      	subgt	r5, r5, r3
 8006f28:	1af6      	subgt	r6, r6, r3
 8006f2a:	1aff      	subgt	r7, r7, r3
 8006f2c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	dd16      	ble.n	8006f60 <_strtod_l+0x738>
 8006f32:	4641      	mov	r1, r8
 8006f34:	9805      	ldr	r0, [sp, #20]
 8006f36:	461a      	mov	r2, r3
 8006f38:	f7ff f9a4 	bl	8006284 <__pow5mult>
 8006f3c:	4680      	mov	r8, r0
 8006f3e:	2800      	cmp	r0, #0
 8006f40:	d0ba      	beq.n	8006eb8 <_strtod_l+0x690>
 8006f42:	4601      	mov	r1, r0
 8006f44:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006f46:	9805      	ldr	r0, [sp, #20]
 8006f48:	f7ff f8fa 	bl	8006140 <__multiply>
 8006f4c:	900a      	str	r0, [sp, #40]	@ 0x28
 8006f4e:	2800      	cmp	r0, #0
 8006f50:	f43f ae8d 	beq.w	8006c6e <_strtod_l+0x446>
 8006f54:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006f56:	9805      	ldr	r0, [sp, #20]
 8006f58:	f7fe ffde 	bl	8005f18 <_Bfree>
 8006f5c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006f5e:	931a      	str	r3, [sp, #104]	@ 0x68
 8006f60:	2d00      	cmp	r5, #0
 8006f62:	dc1d      	bgt.n	8006fa0 <_strtod_l+0x778>
 8006f64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	dd23      	ble.n	8006fb2 <_strtod_l+0x78a>
 8006f6a:	4649      	mov	r1, r9
 8006f6c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8006f6e:	9805      	ldr	r0, [sp, #20]
 8006f70:	f7ff f988 	bl	8006284 <__pow5mult>
 8006f74:	4681      	mov	r9, r0
 8006f76:	b9e0      	cbnz	r0, 8006fb2 <_strtod_l+0x78a>
 8006f78:	f04f 0900 	mov.w	r9, #0
 8006f7c:	e677      	b.n	8006c6e <_strtod_l+0x446>
 8006f7e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8006f82:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8006f86:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8006f8a:	35e2      	adds	r5, #226	@ 0xe2
 8006f8c:	fa01 f305 	lsl.w	r3, r1, r5
 8006f90:	9310      	str	r3, [sp, #64]	@ 0x40
 8006f92:	9113      	str	r1, [sp, #76]	@ 0x4c
 8006f94:	e7ba      	b.n	8006f0c <_strtod_l+0x6e4>
 8006f96:	2300      	movs	r3, #0
 8006f98:	9310      	str	r3, [sp, #64]	@ 0x40
 8006f9a:	2301      	movs	r3, #1
 8006f9c:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006f9e:	e7b5      	b.n	8006f0c <_strtod_l+0x6e4>
 8006fa0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006fa2:	9805      	ldr	r0, [sp, #20]
 8006fa4:	462a      	mov	r2, r5
 8006fa6:	f7ff f9c7 	bl	8006338 <__lshift>
 8006faa:	901a      	str	r0, [sp, #104]	@ 0x68
 8006fac:	2800      	cmp	r0, #0
 8006fae:	d1d9      	bne.n	8006f64 <_strtod_l+0x73c>
 8006fb0:	e65d      	b.n	8006c6e <_strtod_l+0x446>
 8006fb2:	2e00      	cmp	r6, #0
 8006fb4:	dd07      	ble.n	8006fc6 <_strtod_l+0x79e>
 8006fb6:	4649      	mov	r1, r9
 8006fb8:	9805      	ldr	r0, [sp, #20]
 8006fba:	4632      	mov	r2, r6
 8006fbc:	f7ff f9bc 	bl	8006338 <__lshift>
 8006fc0:	4681      	mov	r9, r0
 8006fc2:	2800      	cmp	r0, #0
 8006fc4:	d0d8      	beq.n	8006f78 <_strtod_l+0x750>
 8006fc6:	2f00      	cmp	r7, #0
 8006fc8:	dd08      	ble.n	8006fdc <_strtod_l+0x7b4>
 8006fca:	4641      	mov	r1, r8
 8006fcc:	9805      	ldr	r0, [sp, #20]
 8006fce:	463a      	mov	r2, r7
 8006fd0:	f7ff f9b2 	bl	8006338 <__lshift>
 8006fd4:	4680      	mov	r8, r0
 8006fd6:	2800      	cmp	r0, #0
 8006fd8:	f43f ae49 	beq.w	8006c6e <_strtod_l+0x446>
 8006fdc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006fde:	9805      	ldr	r0, [sp, #20]
 8006fe0:	464a      	mov	r2, r9
 8006fe2:	f7ff fa31 	bl	8006448 <__mdiff>
 8006fe6:	4604      	mov	r4, r0
 8006fe8:	2800      	cmp	r0, #0
 8006fea:	f43f ae40 	beq.w	8006c6e <_strtod_l+0x446>
 8006fee:	68c3      	ldr	r3, [r0, #12]
 8006ff0:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	60c3      	str	r3, [r0, #12]
 8006ff6:	4641      	mov	r1, r8
 8006ff8:	f7ff fa0a 	bl	8006410 <__mcmp>
 8006ffc:	2800      	cmp	r0, #0
 8006ffe:	da45      	bge.n	800708c <_strtod_l+0x864>
 8007000:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007002:	ea53 030a 	orrs.w	r3, r3, sl
 8007006:	d16b      	bne.n	80070e0 <_strtod_l+0x8b8>
 8007008:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800700c:	2b00      	cmp	r3, #0
 800700e:	d167      	bne.n	80070e0 <_strtod_l+0x8b8>
 8007010:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007014:	0d1b      	lsrs	r3, r3, #20
 8007016:	051b      	lsls	r3, r3, #20
 8007018:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800701c:	d960      	bls.n	80070e0 <_strtod_l+0x8b8>
 800701e:	6963      	ldr	r3, [r4, #20]
 8007020:	b913      	cbnz	r3, 8007028 <_strtod_l+0x800>
 8007022:	6923      	ldr	r3, [r4, #16]
 8007024:	2b01      	cmp	r3, #1
 8007026:	dd5b      	ble.n	80070e0 <_strtod_l+0x8b8>
 8007028:	4621      	mov	r1, r4
 800702a:	2201      	movs	r2, #1
 800702c:	9805      	ldr	r0, [sp, #20]
 800702e:	f7ff f983 	bl	8006338 <__lshift>
 8007032:	4641      	mov	r1, r8
 8007034:	4604      	mov	r4, r0
 8007036:	f7ff f9eb 	bl	8006410 <__mcmp>
 800703a:	2800      	cmp	r0, #0
 800703c:	dd50      	ble.n	80070e0 <_strtod_l+0x8b8>
 800703e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007042:	9a08      	ldr	r2, [sp, #32]
 8007044:	0d1b      	lsrs	r3, r3, #20
 8007046:	051b      	lsls	r3, r3, #20
 8007048:	2a00      	cmp	r2, #0
 800704a:	d06a      	beq.n	8007122 <_strtod_l+0x8fa>
 800704c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007050:	d867      	bhi.n	8007122 <_strtod_l+0x8fa>
 8007052:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8007056:	f67f ae9d 	bls.w	8006d94 <_strtod_l+0x56c>
 800705a:	4b0a      	ldr	r3, [pc, #40]	@ (8007084 <_strtod_l+0x85c>)
 800705c:	4650      	mov	r0, sl
 800705e:	4659      	mov	r1, fp
 8007060:	2200      	movs	r2, #0
 8007062:	f7f9 fad1 	bl	8000608 <__aeabi_dmul>
 8007066:	4b08      	ldr	r3, [pc, #32]	@ (8007088 <_strtod_l+0x860>)
 8007068:	400b      	ands	r3, r1
 800706a:	4682      	mov	sl, r0
 800706c:	468b      	mov	fp, r1
 800706e:	2b00      	cmp	r3, #0
 8007070:	f47f ae08 	bne.w	8006c84 <_strtod_l+0x45c>
 8007074:	9a05      	ldr	r2, [sp, #20]
 8007076:	2322      	movs	r3, #34	@ 0x22
 8007078:	6013      	str	r3, [r2, #0]
 800707a:	e603      	b.n	8006c84 <_strtod_l+0x45c>
 800707c:	08008b48 	.word	0x08008b48
 8007080:	fffffc02 	.word	0xfffffc02
 8007084:	39500000 	.word	0x39500000
 8007088:	7ff00000 	.word	0x7ff00000
 800708c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8007090:	d165      	bne.n	800715e <_strtod_l+0x936>
 8007092:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007094:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007098:	b35a      	cbz	r2, 80070f2 <_strtod_l+0x8ca>
 800709a:	4a9f      	ldr	r2, [pc, #636]	@ (8007318 <_strtod_l+0xaf0>)
 800709c:	4293      	cmp	r3, r2
 800709e:	d12b      	bne.n	80070f8 <_strtod_l+0x8d0>
 80070a0:	9b08      	ldr	r3, [sp, #32]
 80070a2:	4651      	mov	r1, sl
 80070a4:	b303      	cbz	r3, 80070e8 <_strtod_l+0x8c0>
 80070a6:	4b9d      	ldr	r3, [pc, #628]	@ (800731c <_strtod_l+0xaf4>)
 80070a8:	465a      	mov	r2, fp
 80070aa:	4013      	ands	r3, r2
 80070ac:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80070b0:	f04f 32ff 	mov.w	r2, #4294967295
 80070b4:	d81b      	bhi.n	80070ee <_strtod_l+0x8c6>
 80070b6:	0d1b      	lsrs	r3, r3, #20
 80070b8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80070bc:	fa02 f303 	lsl.w	r3, r2, r3
 80070c0:	4299      	cmp	r1, r3
 80070c2:	d119      	bne.n	80070f8 <_strtod_l+0x8d0>
 80070c4:	4b96      	ldr	r3, [pc, #600]	@ (8007320 <_strtod_l+0xaf8>)
 80070c6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80070c8:	429a      	cmp	r2, r3
 80070ca:	d102      	bne.n	80070d2 <_strtod_l+0x8aa>
 80070cc:	3101      	adds	r1, #1
 80070ce:	f43f adce 	beq.w	8006c6e <_strtod_l+0x446>
 80070d2:	4b92      	ldr	r3, [pc, #584]	@ (800731c <_strtod_l+0xaf4>)
 80070d4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80070d6:	401a      	ands	r2, r3
 80070d8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80070dc:	f04f 0a00 	mov.w	sl, #0
 80070e0:	9b08      	ldr	r3, [sp, #32]
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d1b9      	bne.n	800705a <_strtod_l+0x832>
 80070e6:	e5cd      	b.n	8006c84 <_strtod_l+0x45c>
 80070e8:	f04f 33ff 	mov.w	r3, #4294967295
 80070ec:	e7e8      	b.n	80070c0 <_strtod_l+0x898>
 80070ee:	4613      	mov	r3, r2
 80070f0:	e7e6      	b.n	80070c0 <_strtod_l+0x898>
 80070f2:	ea53 030a 	orrs.w	r3, r3, sl
 80070f6:	d0a2      	beq.n	800703e <_strtod_l+0x816>
 80070f8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80070fa:	b1db      	cbz	r3, 8007134 <_strtod_l+0x90c>
 80070fc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80070fe:	4213      	tst	r3, r2
 8007100:	d0ee      	beq.n	80070e0 <_strtod_l+0x8b8>
 8007102:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007104:	9a08      	ldr	r2, [sp, #32]
 8007106:	4650      	mov	r0, sl
 8007108:	4659      	mov	r1, fp
 800710a:	b1bb      	cbz	r3, 800713c <_strtod_l+0x914>
 800710c:	f7ff fb6e 	bl	80067ec <sulp>
 8007110:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007114:	ec53 2b10 	vmov	r2, r3, d0
 8007118:	f7f9 f8c0 	bl	800029c <__adddf3>
 800711c:	4682      	mov	sl, r0
 800711e:	468b      	mov	fp, r1
 8007120:	e7de      	b.n	80070e0 <_strtod_l+0x8b8>
 8007122:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8007126:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800712a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800712e:	f04f 3aff 	mov.w	sl, #4294967295
 8007132:	e7d5      	b.n	80070e0 <_strtod_l+0x8b8>
 8007134:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007136:	ea13 0f0a 	tst.w	r3, sl
 800713a:	e7e1      	b.n	8007100 <_strtod_l+0x8d8>
 800713c:	f7ff fb56 	bl	80067ec <sulp>
 8007140:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007144:	ec53 2b10 	vmov	r2, r3, d0
 8007148:	f7f9 f8a6 	bl	8000298 <__aeabi_dsub>
 800714c:	2200      	movs	r2, #0
 800714e:	2300      	movs	r3, #0
 8007150:	4682      	mov	sl, r0
 8007152:	468b      	mov	fp, r1
 8007154:	f7f9 fcc0 	bl	8000ad8 <__aeabi_dcmpeq>
 8007158:	2800      	cmp	r0, #0
 800715a:	d0c1      	beq.n	80070e0 <_strtod_l+0x8b8>
 800715c:	e61a      	b.n	8006d94 <_strtod_l+0x56c>
 800715e:	4641      	mov	r1, r8
 8007160:	4620      	mov	r0, r4
 8007162:	f7ff facd 	bl	8006700 <__ratio>
 8007166:	ec57 6b10 	vmov	r6, r7, d0
 800716a:	2200      	movs	r2, #0
 800716c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007170:	4630      	mov	r0, r6
 8007172:	4639      	mov	r1, r7
 8007174:	f7f9 fcc4 	bl	8000b00 <__aeabi_dcmple>
 8007178:	2800      	cmp	r0, #0
 800717a:	d06f      	beq.n	800725c <_strtod_l+0xa34>
 800717c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800717e:	2b00      	cmp	r3, #0
 8007180:	d17a      	bne.n	8007278 <_strtod_l+0xa50>
 8007182:	f1ba 0f00 	cmp.w	sl, #0
 8007186:	d158      	bne.n	800723a <_strtod_l+0xa12>
 8007188:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800718a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800718e:	2b00      	cmp	r3, #0
 8007190:	d15a      	bne.n	8007248 <_strtod_l+0xa20>
 8007192:	4b64      	ldr	r3, [pc, #400]	@ (8007324 <_strtod_l+0xafc>)
 8007194:	2200      	movs	r2, #0
 8007196:	4630      	mov	r0, r6
 8007198:	4639      	mov	r1, r7
 800719a:	f7f9 fca7 	bl	8000aec <__aeabi_dcmplt>
 800719e:	2800      	cmp	r0, #0
 80071a0:	d159      	bne.n	8007256 <_strtod_l+0xa2e>
 80071a2:	4630      	mov	r0, r6
 80071a4:	4639      	mov	r1, r7
 80071a6:	4b60      	ldr	r3, [pc, #384]	@ (8007328 <_strtod_l+0xb00>)
 80071a8:	2200      	movs	r2, #0
 80071aa:	f7f9 fa2d 	bl	8000608 <__aeabi_dmul>
 80071ae:	4606      	mov	r6, r0
 80071b0:	460f      	mov	r7, r1
 80071b2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80071b6:	9606      	str	r6, [sp, #24]
 80071b8:	9307      	str	r3, [sp, #28]
 80071ba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80071be:	4d57      	ldr	r5, [pc, #348]	@ (800731c <_strtod_l+0xaf4>)
 80071c0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80071c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80071c6:	401d      	ands	r5, r3
 80071c8:	4b58      	ldr	r3, [pc, #352]	@ (800732c <_strtod_l+0xb04>)
 80071ca:	429d      	cmp	r5, r3
 80071cc:	f040 80b2 	bne.w	8007334 <_strtod_l+0xb0c>
 80071d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80071d2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80071d6:	ec4b ab10 	vmov	d0, sl, fp
 80071da:	f7ff f9c9 	bl	8006570 <__ulp>
 80071de:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80071e2:	ec51 0b10 	vmov	r0, r1, d0
 80071e6:	f7f9 fa0f 	bl	8000608 <__aeabi_dmul>
 80071ea:	4652      	mov	r2, sl
 80071ec:	465b      	mov	r3, fp
 80071ee:	f7f9 f855 	bl	800029c <__adddf3>
 80071f2:	460b      	mov	r3, r1
 80071f4:	4949      	ldr	r1, [pc, #292]	@ (800731c <_strtod_l+0xaf4>)
 80071f6:	4a4e      	ldr	r2, [pc, #312]	@ (8007330 <_strtod_l+0xb08>)
 80071f8:	4019      	ands	r1, r3
 80071fa:	4291      	cmp	r1, r2
 80071fc:	4682      	mov	sl, r0
 80071fe:	d942      	bls.n	8007286 <_strtod_l+0xa5e>
 8007200:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007202:	4b47      	ldr	r3, [pc, #284]	@ (8007320 <_strtod_l+0xaf8>)
 8007204:	429a      	cmp	r2, r3
 8007206:	d103      	bne.n	8007210 <_strtod_l+0x9e8>
 8007208:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800720a:	3301      	adds	r3, #1
 800720c:	f43f ad2f 	beq.w	8006c6e <_strtod_l+0x446>
 8007210:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8007320 <_strtod_l+0xaf8>
 8007214:	f04f 3aff 	mov.w	sl, #4294967295
 8007218:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800721a:	9805      	ldr	r0, [sp, #20]
 800721c:	f7fe fe7c 	bl	8005f18 <_Bfree>
 8007220:	9805      	ldr	r0, [sp, #20]
 8007222:	4649      	mov	r1, r9
 8007224:	f7fe fe78 	bl	8005f18 <_Bfree>
 8007228:	9805      	ldr	r0, [sp, #20]
 800722a:	4641      	mov	r1, r8
 800722c:	f7fe fe74 	bl	8005f18 <_Bfree>
 8007230:	9805      	ldr	r0, [sp, #20]
 8007232:	4621      	mov	r1, r4
 8007234:	f7fe fe70 	bl	8005f18 <_Bfree>
 8007238:	e619      	b.n	8006e6e <_strtod_l+0x646>
 800723a:	f1ba 0f01 	cmp.w	sl, #1
 800723e:	d103      	bne.n	8007248 <_strtod_l+0xa20>
 8007240:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007242:	2b00      	cmp	r3, #0
 8007244:	f43f ada6 	beq.w	8006d94 <_strtod_l+0x56c>
 8007248:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80072f8 <_strtod_l+0xad0>
 800724c:	4f35      	ldr	r7, [pc, #212]	@ (8007324 <_strtod_l+0xafc>)
 800724e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007252:	2600      	movs	r6, #0
 8007254:	e7b1      	b.n	80071ba <_strtod_l+0x992>
 8007256:	4f34      	ldr	r7, [pc, #208]	@ (8007328 <_strtod_l+0xb00>)
 8007258:	2600      	movs	r6, #0
 800725a:	e7aa      	b.n	80071b2 <_strtod_l+0x98a>
 800725c:	4b32      	ldr	r3, [pc, #200]	@ (8007328 <_strtod_l+0xb00>)
 800725e:	4630      	mov	r0, r6
 8007260:	4639      	mov	r1, r7
 8007262:	2200      	movs	r2, #0
 8007264:	f7f9 f9d0 	bl	8000608 <__aeabi_dmul>
 8007268:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800726a:	4606      	mov	r6, r0
 800726c:	460f      	mov	r7, r1
 800726e:	2b00      	cmp	r3, #0
 8007270:	d09f      	beq.n	80071b2 <_strtod_l+0x98a>
 8007272:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8007276:	e7a0      	b.n	80071ba <_strtod_l+0x992>
 8007278:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8007300 <_strtod_l+0xad8>
 800727c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007280:	ec57 6b17 	vmov	r6, r7, d7
 8007284:	e799      	b.n	80071ba <_strtod_l+0x992>
 8007286:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800728a:	9b08      	ldr	r3, [sp, #32]
 800728c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8007290:	2b00      	cmp	r3, #0
 8007292:	d1c1      	bne.n	8007218 <_strtod_l+0x9f0>
 8007294:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007298:	0d1b      	lsrs	r3, r3, #20
 800729a:	051b      	lsls	r3, r3, #20
 800729c:	429d      	cmp	r5, r3
 800729e:	d1bb      	bne.n	8007218 <_strtod_l+0x9f0>
 80072a0:	4630      	mov	r0, r6
 80072a2:	4639      	mov	r1, r7
 80072a4:	f7f9 fd10 	bl	8000cc8 <__aeabi_d2lz>
 80072a8:	f7f9 f980 	bl	80005ac <__aeabi_l2d>
 80072ac:	4602      	mov	r2, r0
 80072ae:	460b      	mov	r3, r1
 80072b0:	4630      	mov	r0, r6
 80072b2:	4639      	mov	r1, r7
 80072b4:	f7f8 fff0 	bl	8000298 <__aeabi_dsub>
 80072b8:	460b      	mov	r3, r1
 80072ba:	4602      	mov	r2, r0
 80072bc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80072c0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80072c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80072c6:	ea46 060a 	orr.w	r6, r6, sl
 80072ca:	431e      	orrs	r6, r3
 80072cc:	d06f      	beq.n	80073ae <_strtod_l+0xb86>
 80072ce:	a30e      	add	r3, pc, #56	@ (adr r3, 8007308 <_strtod_l+0xae0>)
 80072d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072d4:	f7f9 fc0a 	bl	8000aec <__aeabi_dcmplt>
 80072d8:	2800      	cmp	r0, #0
 80072da:	f47f acd3 	bne.w	8006c84 <_strtod_l+0x45c>
 80072de:	a30c      	add	r3, pc, #48	@ (adr r3, 8007310 <_strtod_l+0xae8>)
 80072e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072e4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80072e8:	f7f9 fc1e 	bl	8000b28 <__aeabi_dcmpgt>
 80072ec:	2800      	cmp	r0, #0
 80072ee:	d093      	beq.n	8007218 <_strtod_l+0x9f0>
 80072f0:	e4c8      	b.n	8006c84 <_strtod_l+0x45c>
 80072f2:	bf00      	nop
 80072f4:	f3af 8000 	nop.w
 80072f8:	00000000 	.word	0x00000000
 80072fc:	bff00000 	.word	0xbff00000
 8007300:	00000000 	.word	0x00000000
 8007304:	3ff00000 	.word	0x3ff00000
 8007308:	94a03595 	.word	0x94a03595
 800730c:	3fdfffff 	.word	0x3fdfffff
 8007310:	35afe535 	.word	0x35afe535
 8007314:	3fe00000 	.word	0x3fe00000
 8007318:	000fffff 	.word	0x000fffff
 800731c:	7ff00000 	.word	0x7ff00000
 8007320:	7fefffff 	.word	0x7fefffff
 8007324:	3ff00000 	.word	0x3ff00000
 8007328:	3fe00000 	.word	0x3fe00000
 800732c:	7fe00000 	.word	0x7fe00000
 8007330:	7c9fffff 	.word	0x7c9fffff
 8007334:	9b08      	ldr	r3, [sp, #32]
 8007336:	b323      	cbz	r3, 8007382 <_strtod_l+0xb5a>
 8007338:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800733c:	d821      	bhi.n	8007382 <_strtod_l+0xb5a>
 800733e:	a328      	add	r3, pc, #160	@ (adr r3, 80073e0 <_strtod_l+0xbb8>)
 8007340:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007344:	4630      	mov	r0, r6
 8007346:	4639      	mov	r1, r7
 8007348:	f7f9 fbda 	bl	8000b00 <__aeabi_dcmple>
 800734c:	b1a0      	cbz	r0, 8007378 <_strtod_l+0xb50>
 800734e:	4639      	mov	r1, r7
 8007350:	4630      	mov	r0, r6
 8007352:	f7f9 fc31 	bl	8000bb8 <__aeabi_d2uiz>
 8007356:	2801      	cmp	r0, #1
 8007358:	bf38      	it	cc
 800735a:	2001      	movcc	r0, #1
 800735c:	f7f9 f8da 	bl	8000514 <__aeabi_ui2d>
 8007360:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007362:	4606      	mov	r6, r0
 8007364:	460f      	mov	r7, r1
 8007366:	b9fb      	cbnz	r3, 80073a8 <_strtod_l+0xb80>
 8007368:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800736c:	9014      	str	r0, [sp, #80]	@ 0x50
 800736e:	9315      	str	r3, [sp, #84]	@ 0x54
 8007370:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8007374:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007378:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800737a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800737e:	1b5b      	subs	r3, r3, r5
 8007380:	9311      	str	r3, [sp, #68]	@ 0x44
 8007382:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8007386:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800738a:	f7ff f8f1 	bl	8006570 <__ulp>
 800738e:	4650      	mov	r0, sl
 8007390:	ec53 2b10 	vmov	r2, r3, d0
 8007394:	4659      	mov	r1, fp
 8007396:	f7f9 f937 	bl	8000608 <__aeabi_dmul>
 800739a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800739e:	f7f8 ff7d 	bl	800029c <__adddf3>
 80073a2:	4682      	mov	sl, r0
 80073a4:	468b      	mov	fp, r1
 80073a6:	e770      	b.n	800728a <_strtod_l+0xa62>
 80073a8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80073ac:	e7e0      	b.n	8007370 <_strtod_l+0xb48>
 80073ae:	a30e      	add	r3, pc, #56	@ (adr r3, 80073e8 <_strtod_l+0xbc0>)
 80073b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073b4:	f7f9 fb9a 	bl	8000aec <__aeabi_dcmplt>
 80073b8:	e798      	b.n	80072ec <_strtod_l+0xac4>
 80073ba:	2300      	movs	r3, #0
 80073bc:	930e      	str	r3, [sp, #56]	@ 0x38
 80073be:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80073c0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80073c2:	6013      	str	r3, [r2, #0]
 80073c4:	f7ff ba6d 	b.w	80068a2 <_strtod_l+0x7a>
 80073c8:	2a65      	cmp	r2, #101	@ 0x65
 80073ca:	f43f ab68 	beq.w	8006a9e <_strtod_l+0x276>
 80073ce:	2a45      	cmp	r2, #69	@ 0x45
 80073d0:	f43f ab65 	beq.w	8006a9e <_strtod_l+0x276>
 80073d4:	2301      	movs	r3, #1
 80073d6:	f7ff bba0 	b.w	8006b1a <_strtod_l+0x2f2>
 80073da:	bf00      	nop
 80073dc:	f3af 8000 	nop.w
 80073e0:	ffc00000 	.word	0xffc00000
 80073e4:	41dfffff 	.word	0x41dfffff
 80073e8:	94a03595 	.word	0x94a03595
 80073ec:	3fcfffff 	.word	0x3fcfffff

080073f0 <_strtod_r>:
 80073f0:	4b01      	ldr	r3, [pc, #4]	@ (80073f8 <_strtod_r+0x8>)
 80073f2:	f7ff ba19 	b.w	8006828 <_strtod_l>
 80073f6:	bf00      	nop
 80073f8:	20000070 	.word	0x20000070

080073fc <_strtol_l.isra.0>:
 80073fc:	2b24      	cmp	r3, #36	@ 0x24
 80073fe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007402:	4686      	mov	lr, r0
 8007404:	4690      	mov	r8, r2
 8007406:	d801      	bhi.n	800740c <_strtol_l.isra.0+0x10>
 8007408:	2b01      	cmp	r3, #1
 800740a:	d106      	bne.n	800741a <_strtol_l.isra.0+0x1e>
 800740c:	f7fd fdb6 	bl	8004f7c <__errno>
 8007410:	2316      	movs	r3, #22
 8007412:	6003      	str	r3, [r0, #0]
 8007414:	2000      	movs	r0, #0
 8007416:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800741a:	4834      	ldr	r0, [pc, #208]	@ (80074ec <_strtol_l.isra.0+0xf0>)
 800741c:	460d      	mov	r5, r1
 800741e:	462a      	mov	r2, r5
 8007420:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007424:	5d06      	ldrb	r6, [r0, r4]
 8007426:	f016 0608 	ands.w	r6, r6, #8
 800742a:	d1f8      	bne.n	800741e <_strtol_l.isra.0+0x22>
 800742c:	2c2d      	cmp	r4, #45	@ 0x2d
 800742e:	d110      	bne.n	8007452 <_strtol_l.isra.0+0x56>
 8007430:	782c      	ldrb	r4, [r5, #0]
 8007432:	2601      	movs	r6, #1
 8007434:	1c95      	adds	r5, r2, #2
 8007436:	f033 0210 	bics.w	r2, r3, #16
 800743a:	d115      	bne.n	8007468 <_strtol_l.isra.0+0x6c>
 800743c:	2c30      	cmp	r4, #48	@ 0x30
 800743e:	d10d      	bne.n	800745c <_strtol_l.isra.0+0x60>
 8007440:	782a      	ldrb	r2, [r5, #0]
 8007442:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007446:	2a58      	cmp	r2, #88	@ 0x58
 8007448:	d108      	bne.n	800745c <_strtol_l.isra.0+0x60>
 800744a:	786c      	ldrb	r4, [r5, #1]
 800744c:	3502      	adds	r5, #2
 800744e:	2310      	movs	r3, #16
 8007450:	e00a      	b.n	8007468 <_strtol_l.isra.0+0x6c>
 8007452:	2c2b      	cmp	r4, #43	@ 0x2b
 8007454:	bf04      	itt	eq
 8007456:	782c      	ldrbeq	r4, [r5, #0]
 8007458:	1c95      	addeq	r5, r2, #2
 800745a:	e7ec      	b.n	8007436 <_strtol_l.isra.0+0x3a>
 800745c:	2b00      	cmp	r3, #0
 800745e:	d1f6      	bne.n	800744e <_strtol_l.isra.0+0x52>
 8007460:	2c30      	cmp	r4, #48	@ 0x30
 8007462:	bf14      	ite	ne
 8007464:	230a      	movne	r3, #10
 8007466:	2308      	moveq	r3, #8
 8007468:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800746c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007470:	2200      	movs	r2, #0
 8007472:	fbbc f9f3 	udiv	r9, ip, r3
 8007476:	4610      	mov	r0, r2
 8007478:	fb03 ca19 	mls	sl, r3, r9, ip
 800747c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007480:	2f09      	cmp	r7, #9
 8007482:	d80f      	bhi.n	80074a4 <_strtol_l.isra.0+0xa8>
 8007484:	463c      	mov	r4, r7
 8007486:	42a3      	cmp	r3, r4
 8007488:	dd1b      	ble.n	80074c2 <_strtol_l.isra.0+0xc6>
 800748a:	1c57      	adds	r7, r2, #1
 800748c:	d007      	beq.n	800749e <_strtol_l.isra.0+0xa2>
 800748e:	4581      	cmp	r9, r0
 8007490:	d314      	bcc.n	80074bc <_strtol_l.isra.0+0xc0>
 8007492:	d101      	bne.n	8007498 <_strtol_l.isra.0+0x9c>
 8007494:	45a2      	cmp	sl, r4
 8007496:	db11      	blt.n	80074bc <_strtol_l.isra.0+0xc0>
 8007498:	fb00 4003 	mla	r0, r0, r3, r4
 800749c:	2201      	movs	r2, #1
 800749e:	f815 4b01 	ldrb.w	r4, [r5], #1
 80074a2:	e7eb      	b.n	800747c <_strtol_l.isra.0+0x80>
 80074a4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80074a8:	2f19      	cmp	r7, #25
 80074aa:	d801      	bhi.n	80074b0 <_strtol_l.isra.0+0xb4>
 80074ac:	3c37      	subs	r4, #55	@ 0x37
 80074ae:	e7ea      	b.n	8007486 <_strtol_l.isra.0+0x8a>
 80074b0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80074b4:	2f19      	cmp	r7, #25
 80074b6:	d804      	bhi.n	80074c2 <_strtol_l.isra.0+0xc6>
 80074b8:	3c57      	subs	r4, #87	@ 0x57
 80074ba:	e7e4      	b.n	8007486 <_strtol_l.isra.0+0x8a>
 80074bc:	f04f 32ff 	mov.w	r2, #4294967295
 80074c0:	e7ed      	b.n	800749e <_strtol_l.isra.0+0xa2>
 80074c2:	1c53      	adds	r3, r2, #1
 80074c4:	d108      	bne.n	80074d8 <_strtol_l.isra.0+0xdc>
 80074c6:	2322      	movs	r3, #34	@ 0x22
 80074c8:	f8ce 3000 	str.w	r3, [lr]
 80074cc:	4660      	mov	r0, ip
 80074ce:	f1b8 0f00 	cmp.w	r8, #0
 80074d2:	d0a0      	beq.n	8007416 <_strtol_l.isra.0+0x1a>
 80074d4:	1e69      	subs	r1, r5, #1
 80074d6:	e006      	b.n	80074e6 <_strtol_l.isra.0+0xea>
 80074d8:	b106      	cbz	r6, 80074dc <_strtol_l.isra.0+0xe0>
 80074da:	4240      	negs	r0, r0
 80074dc:	f1b8 0f00 	cmp.w	r8, #0
 80074e0:	d099      	beq.n	8007416 <_strtol_l.isra.0+0x1a>
 80074e2:	2a00      	cmp	r2, #0
 80074e4:	d1f6      	bne.n	80074d4 <_strtol_l.isra.0+0xd8>
 80074e6:	f8c8 1000 	str.w	r1, [r8]
 80074ea:	e794      	b.n	8007416 <_strtol_l.isra.0+0x1a>
 80074ec:	08008b71 	.word	0x08008b71

080074f0 <_strtol_r>:
 80074f0:	f7ff bf84 	b.w	80073fc <_strtol_l.isra.0>

080074f4 <__ssputs_r>:
 80074f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074f8:	688e      	ldr	r6, [r1, #8]
 80074fa:	461f      	mov	r7, r3
 80074fc:	42be      	cmp	r6, r7
 80074fe:	680b      	ldr	r3, [r1, #0]
 8007500:	4682      	mov	sl, r0
 8007502:	460c      	mov	r4, r1
 8007504:	4690      	mov	r8, r2
 8007506:	d82d      	bhi.n	8007564 <__ssputs_r+0x70>
 8007508:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800750c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007510:	d026      	beq.n	8007560 <__ssputs_r+0x6c>
 8007512:	6965      	ldr	r5, [r4, #20]
 8007514:	6909      	ldr	r1, [r1, #16]
 8007516:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800751a:	eba3 0901 	sub.w	r9, r3, r1
 800751e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007522:	1c7b      	adds	r3, r7, #1
 8007524:	444b      	add	r3, r9
 8007526:	106d      	asrs	r5, r5, #1
 8007528:	429d      	cmp	r5, r3
 800752a:	bf38      	it	cc
 800752c:	461d      	movcc	r5, r3
 800752e:	0553      	lsls	r3, r2, #21
 8007530:	d527      	bpl.n	8007582 <__ssputs_r+0x8e>
 8007532:	4629      	mov	r1, r5
 8007534:	f7fe fc24 	bl	8005d80 <_malloc_r>
 8007538:	4606      	mov	r6, r0
 800753a:	b360      	cbz	r0, 8007596 <__ssputs_r+0xa2>
 800753c:	6921      	ldr	r1, [r4, #16]
 800753e:	464a      	mov	r2, r9
 8007540:	f000 fae0 	bl	8007b04 <memcpy>
 8007544:	89a3      	ldrh	r3, [r4, #12]
 8007546:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800754a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800754e:	81a3      	strh	r3, [r4, #12]
 8007550:	6126      	str	r6, [r4, #16]
 8007552:	6165      	str	r5, [r4, #20]
 8007554:	444e      	add	r6, r9
 8007556:	eba5 0509 	sub.w	r5, r5, r9
 800755a:	6026      	str	r6, [r4, #0]
 800755c:	60a5      	str	r5, [r4, #8]
 800755e:	463e      	mov	r6, r7
 8007560:	42be      	cmp	r6, r7
 8007562:	d900      	bls.n	8007566 <__ssputs_r+0x72>
 8007564:	463e      	mov	r6, r7
 8007566:	6820      	ldr	r0, [r4, #0]
 8007568:	4632      	mov	r2, r6
 800756a:	4641      	mov	r1, r8
 800756c:	f000 fa6b 	bl	8007a46 <memmove>
 8007570:	68a3      	ldr	r3, [r4, #8]
 8007572:	1b9b      	subs	r3, r3, r6
 8007574:	60a3      	str	r3, [r4, #8]
 8007576:	6823      	ldr	r3, [r4, #0]
 8007578:	4433      	add	r3, r6
 800757a:	6023      	str	r3, [r4, #0]
 800757c:	2000      	movs	r0, #0
 800757e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007582:	462a      	mov	r2, r5
 8007584:	f000 fe51 	bl	800822a <_realloc_r>
 8007588:	4606      	mov	r6, r0
 800758a:	2800      	cmp	r0, #0
 800758c:	d1e0      	bne.n	8007550 <__ssputs_r+0x5c>
 800758e:	6921      	ldr	r1, [r4, #16]
 8007590:	4650      	mov	r0, sl
 8007592:	f7fe fb81 	bl	8005c98 <_free_r>
 8007596:	230c      	movs	r3, #12
 8007598:	f8ca 3000 	str.w	r3, [sl]
 800759c:	89a3      	ldrh	r3, [r4, #12]
 800759e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80075a2:	81a3      	strh	r3, [r4, #12]
 80075a4:	f04f 30ff 	mov.w	r0, #4294967295
 80075a8:	e7e9      	b.n	800757e <__ssputs_r+0x8a>
	...

080075ac <_svfiprintf_r>:
 80075ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075b0:	4698      	mov	r8, r3
 80075b2:	898b      	ldrh	r3, [r1, #12]
 80075b4:	061b      	lsls	r3, r3, #24
 80075b6:	b09d      	sub	sp, #116	@ 0x74
 80075b8:	4607      	mov	r7, r0
 80075ba:	460d      	mov	r5, r1
 80075bc:	4614      	mov	r4, r2
 80075be:	d510      	bpl.n	80075e2 <_svfiprintf_r+0x36>
 80075c0:	690b      	ldr	r3, [r1, #16]
 80075c2:	b973      	cbnz	r3, 80075e2 <_svfiprintf_r+0x36>
 80075c4:	2140      	movs	r1, #64	@ 0x40
 80075c6:	f7fe fbdb 	bl	8005d80 <_malloc_r>
 80075ca:	6028      	str	r0, [r5, #0]
 80075cc:	6128      	str	r0, [r5, #16]
 80075ce:	b930      	cbnz	r0, 80075de <_svfiprintf_r+0x32>
 80075d0:	230c      	movs	r3, #12
 80075d2:	603b      	str	r3, [r7, #0]
 80075d4:	f04f 30ff 	mov.w	r0, #4294967295
 80075d8:	b01d      	add	sp, #116	@ 0x74
 80075da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075de:	2340      	movs	r3, #64	@ 0x40
 80075e0:	616b      	str	r3, [r5, #20]
 80075e2:	2300      	movs	r3, #0
 80075e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80075e6:	2320      	movs	r3, #32
 80075e8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80075ec:	f8cd 800c 	str.w	r8, [sp, #12]
 80075f0:	2330      	movs	r3, #48	@ 0x30
 80075f2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007790 <_svfiprintf_r+0x1e4>
 80075f6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80075fa:	f04f 0901 	mov.w	r9, #1
 80075fe:	4623      	mov	r3, r4
 8007600:	469a      	mov	sl, r3
 8007602:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007606:	b10a      	cbz	r2, 800760c <_svfiprintf_r+0x60>
 8007608:	2a25      	cmp	r2, #37	@ 0x25
 800760a:	d1f9      	bne.n	8007600 <_svfiprintf_r+0x54>
 800760c:	ebba 0b04 	subs.w	fp, sl, r4
 8007610:	d00b      	beq.n	800762a <_svfiprintf_r+0x7e>
 8007612:	465b      	mov	r3, fp
 8007614:	4622      	mov	r2, r4
 8007616:	4629      	mov	r1, r5
 8007618:	4638      	mov	r0, r7
 800761a:	f7ff ff6b 	bl	80074f4 <__ssputs_r>
 800761e:	3001      	adds	r0, #1
 8007620:	f000 80a7 	beq.w	8007772 <_svfiprintf_r+0x1c6>
 8007624:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007626:	445a      	add	r2, fp
 8007628:	9209      	str	r2, [sp, #36]	@ 0x24
 800762a:	f89a 3000 	ldrb.w	r3, [sl]
 800762e:	2b00      	cmp	r3, #0
 8007630:	f000 809f 	beq.w	8007772 <_svfiprintf_r+0x1c6>
 8007634:	2300      	movs	r3, #0
 8007636:	f04f 32ff 	mov.w	r2, #4294967295
 800763a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800763e:	f10a 0a01 	add.w	sl, sl, #1
 8007642:	9304      	str	r3, [sp, #16]
 8007644:	9307      	str	r3, [sp, #28]
 8007646:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800764a:	931a      	str	r3, [sp, #104]	@ 0x68
 800764c:	4654      	mov	r4, sl
 800764e:	2205      	movs	r2, #5
 8007650:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007654:	484e      	ldr	r0, [pc, #312]	@ (8007790 <_svfiprintf_r+0x1e4>)
 8007656:	f7f8 fdc3 	bl	80001e0 <memchr>
 800765a:	9a04      	ldr	r2, [sp, #16]
 800765c:	b9d8      	cbnz	r0, 8007696 <_svfiprintf_r+0xea>
 800765e:	06d0      	lsls	r0, r2, #27
 8007660:	bf44      	itt	mi
 8007662:	2320      	movmi	r3, #32
 8007664:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007668:	0711      	lsls	r1, r2, #28
 800766a:	bf44      	itt	mi
 800766c:	232b      	movmi	r3, #43	@ 0x2b
 800766e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007672:	f89a 3000 	ldrb.w	r3, [sl]
 8007676:	2b2a      	cmp	r3, #42	@ 0x2a
 8007678:	d015      	beq.n	80076a6 <_svfiprintf_r+0xfa>
 800767a:	9a07      	ldr	r2, [sp, #28]
 800767c:	4654      	mov	r4, sl
 800767e:	2000      	movs	r0, #0
 8007680:	f04f 0c0a 	mov.w	ip, #10
 8007684:	4621      	mov	r1, r4
 8007686:	f811 3b01 	ldrb.w	r3, [r1], #1
 800768a:	3b30      	subs	r3, #48	@ 0x30
 800768c:	2b09      	cmp	r3, #9
 800768e:	d94b      	bls.n	8007728 <_svfiprintf_r+0x17c>
 8007690:	b1b0      	cbz	r0, 80076c0 <_svfiprintf_r+0x114>
 8007692:	9207      	str	r2, [sp, #28]
 8007694:	e014      	b.n	80076c0 <_svfiprintf_r+0x114>
 8007696:	eba0 0308 	sub.w	r3, r0, r8
 800769a:	fa09 f303 	lsl.w	r3, r9, r3
 800769e:	4313      	orrs	r3, r2
 80076a0:	9304      	str	r3, [sp, #16]
 80076a2:	46a2      	mov	sl, r4
 80076a4:	e7d2      	b.n	800764c <_svfiprintf_r+0xa0>
 80076a6:	9b03      	ldr	r3, [sp, #12]
 80076a8:	1d19      	adds	r1, r3, #4
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	9103      	str	r1, [sp, #12]
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	bfbb      	ittet	lt
 80076b2:	425b      	neglt	r3, r3
 80076b4:	f042 0202 	orrlt.w	r2, r2, #2
 80076b8:	9307      	strge	r3, [sp, #28]
 80076ba:	9307      	strlt	r3, [sp, #28]
 80076bc:	bfb8      	it	lt
 80076be:	9204      	strlt	r2, [sp, #16]
 80076c0:	7823      	ldrb	r3, [r4, #0]
 80076c2:	2b2e      	cmp	r3, #46	@ 0x2e
 80076c4:	d10a      	bne.n	80076dc <_svfiprintf_r+0x130>
 80076c6:	7863      	ldrb	r3, [r4, #1]
 80076c8:	2b2a      	cmp	r3, #42	@ 0x2a
 80076ca:	d132      	bne.n	8007732 <_svfiprintf_r+0x186>
 80076cc:	9b03      	ldr	r3, [sp, #12]
 80076ce:	1d1a      	adds	r2, r3, #4
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	9203      	str	r2, [sp, #12]
 80076d4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80076d8:	3402      	adds	r4, #2
 80076da:	9305      	str	r3, [sp, #20]
 80076dc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80077a0 <_svfiprintf_r+0x1f4>
 80076e0:	7821      	ldrb	r1, [r4, #0]
 80076e2:	2203      	movs	r2, #3
 80076e4:	4650      	mov	r0, sl
 80076e6:	f7f8 fd7b 	bl	80001e0 <memchr>
 80076ea:	b138      	cbz	r0, 80076fc <_svfiprintf_r+0x150>
 80076ec:	9b04      	ldr	r3, [sp, #16]
 80076ee:	eba0 000a 	sub.w	r0, r0, sl
 80076f2:	2240      	movs	r2, #64	@ 0x40
 80076f4:	4082      	lsls	r2, r0
 80076f6:	4313      	orrs	r3, r2
 80076f8:	3401      	adds	r4, #1
 80076fa:	9304      	str	r3, [sp, #16]
 80076fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007700:	4824      	ldr	r0, [pc, #144]	@ (8007794 <_svfiprintf_r+0x1e8>)
 8007702:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007706:	2206      	movs	r2, #6
 8007708:	f7f8 fd6a 	bl	80001e0 <memchr>
 800770c:	2800      	cmp	r0, #0
 800770e:	d036      	beq.n	800777e <_svfiprintf_r+0x1d2>
 8007710:	4b21      	ldr	r3, [pc, #132]	@ (8007798 <_svfiprintf_r+0x1ec>)
 8007712:	bb1b      	cbnz	r3, 800775c <_svfiprintf_r+0x1b0>
 8007714:	9b03      	ldr	r3, [sp, #12]
 8007716:	3307      	adds	r3, #7
 8007718:	f023 0307 	bic.w	r3, r3, #7
 800771c:	3308      	adds	r3, #8
 800771e:	9303      	str	r3, [sp, #12]
 8007720:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007722:	4433      	add	r3, r6
 8007724:	9309      	str	r3, [sp, #36]	@ 0x24
 8007726:	e76a      	b.n	80075fe <_svfiprintf_r+0x52>
 8007728:	fb0c 3202 	mla	r2, ip, r2, r3
 800772c:	460c      	mov	r4, r1
 800772e:	2001      	movs	r0, #1
 8007730:	e7a8      	b.n	8007684 <_svfiprintf_r+0xd8>
 8007732:	2300      	movs	r3, #0
 8007734:	3401      	adds	r4, #1
 8007736:	9305      	str	r3, [sp, #20]
 8007738:	4619      	mov	r1, r3
 800773a:	f04f 0c0a 	mov.w	ip, #10
 800773e:	4620      	mov	r0, r4
 8007740:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007744:	3a30      	subs	r2, #48	@ 0x30
 8007746:	2a09      	cmp	r2, #9
 8007748:	d903      	bls.n	8007752 <_svfiprintf_r+0x1a6>
 800774a:	2b00      	cmp	r3, #0
 800774c:	d0c6      	beq.n	80076dc <_svfiprintf_r+0x130>
 800774e:	9105      	str	r1, [sp, #20]
 8007750:	e7c4      	b.n	80076dc <_svfiprintf_r+0x130>
 8007752:	fb0c 2101 	mla	r1, ip, r1, r2
 8007756:	4604      	mov	r4, r0
 8007758:	2301      	movs	r3, #1
 800775a:	e7f0      	b.n	800773e <_svfiprintf_r+0x192>
 800775c:	ab03      	add	r3, sp, #12
 800775e:	9300      	str	r3, [sp, #0]
 8007760:	462a      	mov	r2, r5
 8007762:	4b0e      	ldr	r3, [pc, #56]	@ (800779c <_svfiprintf_r+0x1f0>)
 8007764:	a904      	add	r1, sp, #16
 8007766:	4638      	mov	r0, r7
 8007768:	f7fc fc0e 	bl	8003f88 <_printf_float>
 800776c:	1c42      	adds	r2, r0, #1
 800776e:	4606      	mov	r6, r0
 8007770:	d1d6      	bne.n	8007720 <_svfiprintf_r+0x174>
 8007772:	89ab      	ldrh	r3, [r5, #12]
 8007774:	065b      	lsls	r3, r3, #25
 8007776:	f53f af2d 	bmi.w	80075d4 <_svfiprintf_r+0x28>
 800777a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800777c:	e72c      	b.n	80075d8 <_svfiprintf_r+0x2c>
 800777e:	ab03      	add	r3, sp, #12
 8007780:	9300      	str	r3, [sp, #0]
 8007782:	462a      	mov	r2, r5
 8007784:	4b05      	ldr	r3, [pc, #20]	@ (800779c <_svfiprintf_r+0x1f0>)
 8007786:	a904      	add	r1, sp, #16
 8007788:	4638      	mov	r0, r7
 800778a:	f7fc fe95 	bl	80044b8 <_printf_i>
 800778e:	e7ed      	b.n	800776c <_svfiprintf_r+0x1c0>
 8007790:	08008969 	.word	0x08008969
 8007794:	08008973 	.word	0x08008973
 8007798:	08003f89 	.word	0x08003f89
 800779c:	080074f5 	.word	0x080074f5
 80077a0:	0800896f 	.word	0x0800896f

080077a4 <__sflush_r>:
 80077a4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80077a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077ac:	0716      	lsls	r6, r2, #28
 80077ae:	4605      	mov	r5, r0
 80077b0:	460c      	mov	r4, r1
 80077b2:	d454      	bmi.n	800785e <__sflush_r+0xba>
 80077b4:	684b      	ldr	r3, [r1, #4]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	dc02      	bgt.n	80077c0 <__sflush_r+0x1c>
 80077ba:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80077bc:	2b00      	cmp	r3, #0
 80077be:	dd48      	ble.n	8007852 <__sflush_r+0xae>
 80077c0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80077c2:	2e00      	cmp	r6, #0
 80077c4:	d045      	beq.n	8007852 <__sflush_r+0xae>
 80077c6:	2300      	movs	r3, #0
 80077c8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80077cc:	682f      	ldr	r7, [r5, #0]
 80077ce:	6a21      	ldr	r1, [r4, #32]
 80077d0:	602b      	str	r3, [r5, #0]
 80077d2:	d030      	beq.n	8007836 <__sflush_r+0x92>
 80077d4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80077d6:	89a3      	ldrh	r3, [r4, #12]
 80077d8:	0759      	lsls	r1, r3, #29
 80077da:	d505      	bpl.n	80077e8 <__sflush_r+0x44>
 80077dc:	6863      	ldr	r3, [r4, #4]
 80077de:	1ad2      	subs	r2, r2, r3
 80077e0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80077e2:	b10b      	cbz	r3, 80077e8 <__sflush_r+0x44>
 80077e4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80077e6:	1ad2      	subs	r2, r2, r3
 80077e8:	2300      	movs	r3, #0
 80077ea:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80077ec:	6a21      	ldr	r1, [r4, #32]
 80077ee:	4628      	mov	r0, r5
 80077f0:	47b0      	blx	r6
 80077f2:	1c43      	adds	r3, r0, #1
 80077f4:	89a3      	ldrh	r3, [r4, #12]
 80077f6:	d106      	bne.n	8007806 <__sflush_r+0x62>
 80077f8:	6829      	ldr	r1, [r5, #0]
 80077fa:	291d      	cmp	r1, #29
 80077fc:	d82b      	bhi.n	8007856 <__sflush_r+0xb2>
 80077fe:	4a2a      	ldr	r2, [pc, #168]	@ (80078a8 <__sflush_r+0x104>)
 8007800:	40ca      	lsrs	r2, r1
 8007802:	07d6      	lsls	r6, r2, #31
 8007804:	d527      	bpl.n	8007856 <__sflush_r+0xb2>
 8007806:	2200      	movs	r2, #0
 8007808:	6062      	str	r2, [r4, #4]
 800780a:	04d9      	lsls	r1, r3, #19
 800780c:	6922      	ldr	r2, [r4, #16]
 800780e:	6022      	str	r2, [r4, #0]
 8007810:	d504      	bpl.n	800781c <__sflush_r+0x78>
 8007812:	1c42      	adds	r2, r0, #1
 8007814:	d101      	bne.n	800781a <__sflush_r+0x76>
 8007816:	682b      	ldr	r3, [r5, #0]
 8007818:	b903      	cbnz	r3, 800781c <__sflush_r+0x78>
 800781a:	6560      	str	r0, [r4, #84]	@ 0x54
 800781c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800781e:	602f      	str	r7, [r5, #0]
 8007820:	b1b9      	cbz	r1, 8007852 <__sflush_r+0xae>
 8007822:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007826:	4299      	cmp	r1, r3
 8007828:	d002      	beq.n	8007830 <__sflush_r+0x8c>
 800782a:	4628      	mov	r0, r5
 800782c:	f7fe fa34 	bl	8005c98 <_free_r>
 8007830:	2300      	movs	r3, #0
 8007832:	6363      	str	r3, [r4, #52]	@ 0x34
 8007834:	e00d      	b.n	8007852 <__sflush_r+0xae>
 8007836:	2301      	movs	r3, #1
 8007838:	4628      	mov	r0, r5
 800783a:	47b0      	blx	r6
 800783c:	4602      	mov	r2, r0
 800783e:	1c50      	adds	r0, r2, #1
 8007840:	d1c9      	bne.n	80077d6 <__sflush_r+0x32>
 8007842:	682b      	ldr	r3, [r5, #0]
 8007844:	2b00      	cmp	r3, #0
 8007846:	d0c6      	beq.n	80077d6 <__sflush_r+0x32>
 8007848:	2b1d      	cmp	r3, #29
 800784a:	d001      	beq.n	8007850 <__sflush_r+0xac>
 800784c:	2b16      	cmp	r3, #22
 800784e:	d11e      	bne.n	800788e <__sflush_r+0xea>
 8007850:	602f      	str	r7, [r5, #0]
 8007852:	2000      	movs	r0, #0
 8007854:	e022      	b.n	800789c <__sflush_r+0xf8>
 8007856:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800785a:	b21b      	sxth	r3, r3
 800785c:	e01b      	b.n	8007896 <__sflush_r+0xf2>
 800785e:	690f      	ldr	r7, [r1, #16]
 8007860:	2f00      	cmp	r7, #0
 8007862:	d0f6      	beq.n	8007852 <__sflush_r+0xae>
 8007864:	0793      	lsls	r3, r2, #30
 8007866:	680e      	ldr	r6, [r1, #0]
 8007868:	bf08      	it	eq
 800786a:	694b      	ldreq	r3, [r1, #20]
 800786c:	600f      	str	r7, [r1, #0]
 800786e:	bf18      	it	ne
 8007870:	2300      	movne	r3, #0
 8007872:	eba6 0807 	sub.w	r8, r6, r7
 8007876:	608b      	str	r3, [r1, #8]
 8007878:	f1b8 0f00 	cmp.w	r8, #0
 800787c:	dde9      	ble.n	8007852 <__sflush_r+0xae>
 800787e:	6a21      	ldr	r1, [r4, #32]
 8007880:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007882:	4643      	mov	r3, r8
 8007884:	463a      	mov	r2, r7
 8007886:	4628      	mov	r0, r5
 8007888:	47b0      	blx	r6
 800788a:	2800      	cmp	r0, #0
 800788c:	dc08      	bgt.n	80078a0 <__sflush_r+0xfc>
 800788e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007892:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007896:	81a3      	strh	r3, [r4, #12]
 8007898:	f04f 30ff 	mov.w	r0, #4294967295
 800789c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80078a0:	4407      	add	r7, r0
 80078a2:	eba8 0800 	sub.w	r8, r8, r0
 80078a6:	e7e7      	b.n	8007878 <__sflush_r+0xd4>
 80078a8:	20400001 	.word	0x20400001

080078ac <_fflush_r>:
 80078ac:	b538      	push	{r3, r4, r5, lr}
 80078ae:	690b      	ldr	r3, [r1, #16]
 80078b0:	4605      	mov	r5, r0
 80078b2:	460c      	mov	r4, r1
 80078b4:	b913      	cbnz	r3, 80078bc <_fflush_r+0x10>
 80078b6:	2500      	movs	r5, #0
 80078b8:	4628      	mov	r0, r5
 80078ba:	bd38      	pop	{r3, r4, r5, pc}
 80078bc:	b118      	cbz	r0, 80078c6 <_fflush_r+0x1a>
 80078be:	6a03      	ldr	r3, [r0, #32]
 80078c0:	b90b      	cbnz	r3, 80078c6 <_fflush_r+0x1a>
 80078c2:	f7fd f9b1 	bl	8004c28 <__sinit>
 80078c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d0f3      	beq.n	80078b6 <_fflush_r+0xa>
 80078ce:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80078d0:	07d0      	lsls	r0, r2, #31
 80078d2:	d404      	bmi.n	80078de <_fflush_r+0x32>
 80078d4:	0599      	lsls	r1, r3, #22
 80078d6:	d402      	bmi.n	80078de <_fflush_r+0x32>
 80078d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80078da:	f7fd fb7a 	bl	8004fd2 <__retarget_lock_acquire_recursive>
 80078de:	4628      	mov	r0, r5
 80078e0:	4621      	mov	r1, r4
 80078e2:	f7ff ff5f 	bl	80077a4 <__sflush_r>
 80078e6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80078e8:	07da      	lsls	r2, r3, #31
 80078ea:	4605      	mov	r5, r0
 80078ec:	d4e4      	bmi.n	80078b8 <_fflush_r+0xc>
 80078ee:	89a3      	ldrh	r3, [r4, #12]
 80078f0:	059b      	lsls	r3, r3, #22
 80078f2:	d4e1      	bmi.n	80078b8 <_fflush_r+0xc>
 80078f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80078f6:	f7fd fb6d 	bl	8004fd4 <__retarget_lock_release_recursive>
 80078fa:	e7dd      	b.n	80078b8 <_fflush_r+0xc>

080078fc <_getc_r>:
 80078fc:	b538      	push	{r3, r4, r5, lr}
 80078fe:	460c      	mov	r4, r1
 8007900:	4605      	mov	r5, r0
 8007902:	b118      	cbz	r0, 800790c <_getc_r+0x10>
 8007904:	6a03      	ldr	r3, [r0, #32]
 8007906:	b90b      	cbnz	r3, 800790c <_getc_r+0x10>
 8007908:	f7fd f98e 	bl	8004c28 <__sinit>
 800790c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800790e:	07d8      	lsls	r0, r3, #31
 8007910:	d405      	bmi.n	800791e <_getc_r+0x22>
 8007912:	89a3      	ldrh	r3, [r4, #12]
 8007914:	0599      	lsls	r1, r3, #22
 8007916:	d402      	bmi.n	800791e <_getc_r+0x22>
 8007918:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800791a:	f7fd fb5a 	bl	8004fd2 <__retarget_lock_acquire_recursive>
 800791e:	6863      	ldr	r3, [r4, #4]
 8007920:	3b01      	subs	r3, #1
 8007922:	2b00      	cmp	r3, #0
 8007924:	6063      	str	r3, [r4, #4]
 8007926:	da0f      	bge.n	8007948 <_getc_r+0x4c>
 8007928:	4628      	mov	r0, r5
 800792a:	4621      	mov	r1, r4
 800792c:	f000 f873 	bl	8007a16 <__srget_r>
 8007930:	4605      	mov	r5, r0
 8007932:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007934:	07da      	lsls	r2, r3, #31
 8007936:	d405      	bmi.n	8007944 <_getc_r+0x48>
 8007938:	89a3      	ldrh	r3, [r4, #12]
 800793a:	059b      	lsls	r3, r3, #22
 800793c:	d402      	bmi.n	8007944 <_getc_r+0x48>
 800793e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007940:	f7fd fb48 	bl	8004fd4 <__retarget_lock_release_recursive>
 8007944:	4628      	mov	r0, r5
 8007946:	bd38      	pop	{r3, r4, r5, pc}
 8007948:	6823      	ldr	r3, [r4, #0]
 800794a:	1c5a      	adds	r2, r3, #1
 800794c:	6022      	str	r2, [r4, #0]
 800794e:	781d      	ldrb	r5, [r3, #0]
 8007950:	e7ef      	b.n	8007932 <_getc_r+0x36>

08007952 <__swhatbuf_r>:
 8007952:	b570      	push	{r4, r5, r6, lr}
 8007954:	460c      	mov	r4, r1
 8007956:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800795a:	2900      	cmp	r1, #0
 800795c:	b096      	sub	sp, #88	@ 0x58
 800795e:	4615      	mov	r5, r2
 8007960:	461e      	mov	r6, r3
 8007962:	da0d      	bge.n	8007980 <__swhatbuf_r+0x2e>
 8007964:	89a3      	ldrh	r3, [r4, #12]
 8007966:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800796a:	f04f 0100 	mov.w	r1, #0
 800796e:	bf14      	ite	ne
 8007970:	2340      	movne	r3, #64	@ 0x40
 8007972:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007976:	2000      	movs	r0, #0
 8007978:	6031      	str	r1, [r6, #0]
 800797a:	602b      	str	r3, [r5, #0]
 800797c:	b016      	add	sp, #88	@ 0x58
 800797e:	bd70      	pop	{r4, r5, r6, pc}
 8007980:	466a      	mov	r2, sp
 8007982:	f000 f88d 	bl	8007aa0 <_fstat_r>
 8007986:	2800      	cmp	r0, #0
 8007988:	dbec      	blt.n	8007964 <__swhatbuf_r+0x12>
 800798a:	9901      	ldr	r1, [sp, #4]
 800798c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007990:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007994:	4259      	negs	r1, r3
 8007996:	4159      	adcs	r1, r3
 8007998:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800799c:	e7eb      	b.n	8007976 <__swhatbuf_r+0x24>

0800799e <__smakebuf_r>:
 800799e:	898b      	ldrh	r3, [r1, #12]
 80079a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80079a2:	079d      	lsls	r5, r3, #30
 80079a4:	4606      	mov	r6, r0
 80079a6:	460c      	mov	r4, r1
 80079a8:	d507      	bpl.n	80079ba <__smakebuf_r+0x1c>
 80079aa:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80079ae:	6023      	str	r3, [r4, #0]
 80079b0:	6123      	str	r3, [r4, #16]
 80079b2:	2301      	movs	r3, #1
 80079b4:	6163      	str	r3, [r4, #20]
 80079b6:	b003      	add	sp, #12
 80079b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80079ba:	ab01      	add	r3, sp, #4
 80079bc:	466a      	mov	r2, sp
 80079be:	f7ff ffc8 	bl	8007952 <__swhatbuf_r>
 80079c2:	9f00      	ldr	r7, [sp, #0]
 80079c4:	4605      	mov	r5, r0
 80079c6:	4639      	mov	r1, r7
 80079c8:	4630      	mov	r0, r6
 80079ca:	f7fe f9d9 	bl	8005d80 <_malloc_r>
 80079ce:	b948      	cbnz	r0, 80079e4 <__smakebuf_r+0x46>
 80079d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80079d4:	059a      	lsls	r2, r3, #22
 80079d6:	d4ee      	bmi.n	80079b6 <__smakebuf_r+0x18>
 80079d8:	f023 0303 	bic.w	r3, r3, #3
 80079dc:	f043 0302 	orr.w	r3, r3, #2
 80079e0:	81a3      	strh	r3, [r4, #12]
 80079e2:	e7e2      	b.n	80079aa <__smakebuf_r+0xc>
 80079e4:	89a3      	ldrh	r3, [r4, #12]
 80079e6:	6020      	str	r0, [r4, #0]
 80079e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80079ec:	81a3      	strh	r3, [r4, #12]
 80079ee:	9b01      	ldr	r3, [sp, #4]
 80079f0:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80079f4:	b15b      	cbz	r3, 8007a0e <__smakebuf_r+0x70>
 80079f6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80079fa:	4630      	mov	r0, r6
 80079fc:	f000 f862 	bl	8007ac4 <_isatty_r>
 8007a00:	b128      	cbz	r0, 8007a0e <__smakebuf_r+0x70>
 8007a02:	89a3      	ldrh	r3, [r4, #12]
 8007a04:	f023 0303 	bic.w	r3, r3, #3
 8007a08:	f043 0301 	orr.w	r3, r3, #1
 8007a0c:	81a3      	strh	r3, [r4, #12]
 8007a0e:	89a3      	ldrh	r3, [r4, #12]
 8007a10:	431d      	orrs	r5, r3
 8007a12:	81a5      	strh	r5, [r4, #12]
 8007a14:	e7cf      	b.n	80079b6 <__smakebuf_r+0x18>

08007a16 <__srget_r>:
 8007a16:	b538      	push	{r3, r4, r5, lr}
 8007a18:	460c      	mov	r4, r1
 8007a1a:	4605      	mov	r5, r0
 8007a1c:	b118      	cbz	r0, 8007a26 <__srget_r+0x10>
 8007a1e:	6a03      	ldr	r3, [r0, #32]
 8007a20:	b90b      	cbnz	r3, 8007a26 <__srget_r+0x10>
 8007a22:	f7fd f901 	bl	8004c28 <__sinit>
 8007a26:	4621      	mov	r1, r4
 8007a28:	4628      	mov	r0, r5
 8007a2a:	f000 fc59 	bl	80082e0 <__srefill_r>
 8007a2e:	b938      	cbnz	r0, 8007a40 <__srget_r+0x2a>
 8007a30:	6863      	ldr	r3, [r4, #4]
 8007a32:	3b01      	subs	r3, #1
 8007a34:	6063      	str	r3, [r4, #4]
 8007a36:	6823      	ldr	r3, [r4, #0]
 8007a38:	1c5a      	adds	r2, r3, #1
 8007a3a:	6022      	str	r2, [r4, #0]
 8007a3c:	7818      	ldrb	r0, [r3, #0]
 8007a3e:	bd38      	pop	{r3, r4, r5, pc}
 8007a40:	f04f 30ff 	mov.w	r0, #4294967295
 8007a44:	e7fb      	b.n	8007a3e <__srget_r+0x28>

08007a46 <memmove>:
 8007a46:	4288      	cmp	r0, r1
 8007a48:	b510      	push	{r4, lr}
 8007a4a:	eb01 0402 	add.w	r4, r1, r2
 8007a4e:	d902      	bls.n	8007a56 <memmove+0x10>
 8007a50:	4284      	cmp	r4, r0
 8007a52:	4623      	mov	r3, r4
 8007a54:	d807      	bhi.n	8007a66 <memmove+0x20>
 8007a56:	1e43      	subs	r3, r0, #1
 8007a58:	42a1      	cmp	r1, r4
 8007a5a:	d008      	beq.n	8007a6e <memmove+0x28>
 8007a5c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007a60:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007a64:	e7f8      	b.n	8007a58 <memmove+0x12>
 8007a66:	4402      	add	r2, r0
 8007a68:	4601      	mov	r1, r0
 8007a6a:	428a      	cmp	r2, r1
 8007a6c:	d100      	bne.n	8007a70 <memmove+0x2a>
 8007a6e:	bd10      	pop	{r4, pc}
 8007a70:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007a74:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007a78:	e7f7      	b.n	8007a6a <memmove+0x24>

08007a7a <strncmp>:
 8007a7a:	b510      	push	{r4, lr}
 8007a7c:	b16a      	cbz	r2, 8007a9a <strncmp+0x20>
 8007a7e:	3901      	subs	r1, #1
 8007a80:	1884      	adds	r4, r0, r2
 8007a82:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007a86:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007a8a:	429a      	cmp	r2, r3
 8007a8c:	d103      	bne.n	8007a96 <strncmp+0x1c>
 8007a8e:	42a0      	cmp	r0, r4
 8007a90:	d001      	beq.n	8007a96 <strncmp+0x1c>
 8007a92:	2a00      	cmp	r2, #0
 8007a94:	d1f5      	bne.n	8007a82 <strncmp+0x8>
 8007a96:	1ad0      	subs	r0, r2, r3
 8007a98:	bd10      	pop	{r4, pc}
 8007a9a:	4610      	mov	r0, r2
 8007a9c:	e7fc      	b.n	8007a98 <strncmp+0x1e>
	...

08007aa0 <_fstat_r>:
 8007aa0:	b538      	push	{r3, r4, r5, lr}
 8007aa2:	4d07      	ldr	r5, [pc, #28]	@ (8007ac0 <_fstat_r+0x20>)
 8007aa4:	2300      	movs	r3, #0
 8007aa6:	4604      	mov	r4, r0
 8007aa8:	4608      	mov	r0, r1
 8007aaa:	4611      	mov	r1, r2
 8007aac:	602b      	str	r3, [r5, #0]
 8007aae:	f7f9 fd5e 	bl	800156e <_fstat>
 8007ab2:	1c43      	adds	r3, r0, #1
 8007ab4:	d102      	bne.n	8007abc <_fstat_r+0x1c>
 8007ab6:	682b      	ldr	r3, [r5, #0]
 8007ab8:	b103      	cbz	r3, 8007abc <_fstat_r+0x1c>
 8007aba:	6023      	str	r3, [r4, #0]
 8007abc:	bd38      	pop	{r3, r4, r5, pc}
 8007abe:	bf00      	nop
 8007ac0:	200004d8 	.word	0x200004d8

08007ac4 <_isatty_r>:
 8007ac4:	b538      	push	{r3, r4, r5, lr}
 8007ac6:	4d06      	ldr	r5, [pc, #24]	@ (8007ae0 <_isatty_r+0x1c>)
 8007ac8:	2300      	movs	r3, #0
 8007aca:	4604      	mov	r4, r0
 8007acc:	4608      	mov	r0, r1
 8007ace:	602b      	str	r3, [r5, #0]
 8007ad0:	f7f9 fd5d 	bl	800158e <_isatty>
 8007ad4:	1c43      	adds	r3, r0, #1
 8007ad6:	d102      	bne.n	8007ade <_isatty_r+0x1a>
 8007ad8:	682b      	ldr	r3, [r5, #0]
 8007ada:	b103      	cbz	r3, 8007ade <_isatty_r+0x1a>
 8007adc:	6023      	str	r3, [r4, #0]
 8007ade:	bd38      	pop	{r3, r4, r5, pc}
 8007ae0:	200004d8 	.word	0x200004d8

08007ae4 <_sbrk_r>:
 8007ae4:	b538      	push	{r3, r4, r5, lr}
 8007ae6:	4d06      	ldr	r5, [pc, #24]	@ (8007b00 <_sbrk_r+0x1c>)
 8007ae8:	2300      	movs	r3, #0
 8007aea:	4604      	mov	r4, r0
 8007aec:	4608      	mov	r0, r1
 8007aee:	602b      	str	r3, [r5, #0]
 8007af0:	f7f9 fd66 	bl	80015c0 <_sbrk>
 8007af4:	1c43      	adds	r3, r0, #1
 8007af6:	d102      	bne.n	8007afe <_sbrk_r+0x1a>
 8007af8:	682b      	ldr	r3, [r5, #0]
 8007afa:	b103      	cbz	r3, 8007afe <_sbrk_r+0x1a>
 8007afc:	6023      	str	r3, [r4, #0]
 8007afe:	bd38      	pop	{r3, r4, r5, pc}
 8007b00:	200004d8 	.word	0x200004d8

08007b04 <memcpy>:
 8007b04:	440a      	add	r2, r1
 8007b06:	4291      	cmp	r1, r2
 8007b08:	f100 33ff 	add.w	r3, r0, #4294967295
 8007b0c:	d100      	bne.n	8007b10 <memcpy+0xc>
 8007b0e:	4770      	bx	lr
 8007b10:	b510      	push	{r4, lr}
 8007b12:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007b16:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007b1a:	4291      	cmp	r1, r2
 8007b1c:	d1f9      	bne.n	8007b12 <memcpy+0xe>
 8007b1e:	bd10      	pop	{r4, pc}

08007b20 <nan>:
 8007b20:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8007b28 <nan+0x8>
 8007b24:	4770      	bx	lr
 8007b26:	bf00      	nop
 8007b28:	00000000 	.word	0x00000000
 8007b2c:	7ff80000 	.word	0x7ff80000

08007b30 <__assert_func>:
 8007b30:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007b32:	4614      	mov	r4, r2
 8007b34:	461a      	mov	r2, r3
 8007b36:	4b09      	ldr	r3, [pc, #36]	@ (8007b5c <__assert_func+0x2c>)
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	4605      	mov	r5, r0
 8007b3c:	68d8      	ldr	r0, [r3, #12]
 8007b3e:	b14c      	cbz	r4, 8007b54 <__assert_func+0x24>
 8007b40:	4b07      	ldr	r3, [pc, #28]	@ (8007b60 <__assert_func+0x30>)
 8007b42:	9100      	str	r1, [sp, #0]
 8007b44:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007b48:	4906      	ldr	r1, [pc, #24]	@ (8007b64 <__assert_func+0x34>)
 8007b4a:	462b      	mov	r3, r5
 8007b4c:	f000 fba8 	bl	80082a0 <fiprintf>
 8007b50:	f000 fc3a 	bl	80083c8 <abort>
 8007b54:	4b04      	ldr	r3, [pc, #16]	@ (8007b68 <__assert_func+0x38>)
 8007b56:	461c      	mov	r4, r3
 8007b58:	e7f3      	b.n	8007b42 <__assert_func+0x12>
 8007b5a:	bf00      	nop
 8007b5c:	20000020 	.word	0x20000020
 8007b60:	08008982 	.word	0x08008982
 8007b64:	0800898f 	.word	0x0800898f
 8007b68:	080089bd 	.word	0x080089bd

08007b6c <_calloc_r>:
 8007b6c:	b570      	push	{r4, r5, r6, lr}
 8007b6e:	fba1 5402 	umull	r5, r4, r1, r2
 8007b72:	b934      	cbnz	r4, 8007b82 <_calloc_r+0x16>
 8007b74:	4629      	mov	r1, r5
 8007b76:	f7fe f903 	bl	8005d80 <_malloc_r>
 8007b7a:	4606      	mov	r6, r0
 8007b7c:	b928      	cbnz	r0, 8007b8a <_calloc_r+0x1e>
 8007b7e:	4630      	mov	r0, r6
 8007b80:	bd70      	pop	{r4, r5, r6, pc}
 8007b82:	220c      	movs	r2, #12
 8007b84:	6002      	str	r2, [r0, #0]
 8007b86:	2600      	movs	r6, #0
 8007b88:	e7f9      	b.n	8007b7e <_calloc_r+0x12>
 8007b8a:	462a      	mov	r2, r5
 8007b8c:	4621      	mov	r1, r4
 8007b8e:	f7fd f9a2 	bl	8004ed6 <memset>
 8007b92:	e7f4      	b.n	8007b7e <_calloc_r+0x12>

08007b94 <rshift>:
 8007b94:	6903      	ldr	r3, [r0, #16]
 8007b96:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007b9a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007b9e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007ba2:	f100 0414 	add.w	r4, r0, #20
 8007ba6:	dd45      	ble.n	8007c34 <rshift+0xa0>
 8007ba8:	f011 011f 	ands.w	r1, r1, #31
 8007bac:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007bb0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007bb4:	d10c      	bne.n	8007bd0 <rshift+0x3c>
 8007bb6:	f100 0710 	add.w	r7, r0, #16
 8007bba:	4629      	mov	r1, r5
 8007bbc:	42b1      	cmp	r1, r6
 8007bbe:	d334      	bcc.n	8007c2a <rshift+0x96>
 8007bc0:	1a9b      	subs	r3, r3, r2
 8007bc2:	009b      	lsls	r3, r3, #2
 8007bc4:	1eea      	subs	r2, r5, #3
 8007bc6:	4296      	cmp	r6, r2
 8007bc8:	bf38      	it	cc
 8007bca:	2300      	movcc	r3, #0
 8007bcc:	4423      	add	r3, r4
 8007bce:	e015      	b.n	8007bfc <rshift+0x68>
 8007bd0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007bd4:	f1c1 0820 	rsb	r8, r1, #32
 8007bd8:	40cf      	lsrs	r7, r1
 8007bda:	f105 0e04 	add.w	lr, r5, #4
 8007bde:	46a1      	mov	r9, r4
 8007be0:	4576      	cmp	r6, lr
 8007be2:	46f4      	mov	ip, lr
 8007be4:	d815      	bhi.n	8007c12 <rshift+0x7e>
 8007be6:	1a9a      	subs	r2, r3, r2
 8007be8:	0092      	lsls	r2, r2, #2
 8007bea:	3a04      	subs	r2, #4
 8007bec:	3501      	adds	r5, #1
 8007bee:	42ae      	cmp	r6, r5
 8007bf0:	bf38      	it	cc
 8007bf2:	2200      	movcc	r2, #0
 8007bf4:	18a3      	adds	r3, r4, r2
 8007bf6:	50a7      	str	r7, [r4, r2]
 8007bf8:	b107      	cbz	r7, 8007bfc <rshift+0x68>
 8007bfa:	3304      	adds	r3, #4
 8007bfc:	1b1a      	subs	r2, r3, r4
 8007bfe:	42a3      	cmp	r3, r4
 8007c00:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007c04:	bf08      	it	eq
 8007c06:	2300      	moveq	r3, #0
 8007c08:	6102      	str	r2, [r0, #16]
 8007c0a:	bf08      	it	eq
 8007c0c:	6143      	streq	r3, [r0, #20]
 8007c0e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007c12:	f8dc c000 	ldr.w	ip, [ip]
 8007c16:	fa0c fc08 	lsl.w	ip, ip, r8
 8007c1a:	ea4c 0707 	orr.w	r7, ip, r7
 8007c1e:	f849 7b04 	str.w	r7, [r9], #4
 8007c22:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007c26:	40cf      	lsrs	r7, r1
 8007c28:	e7da      	b.n	8007be0 <rshift+0x4c>
 8007c2a:	f851 cb04 	ldr.w	ip, [r1], #4
 8007c2e:	f847 cf04 	str.w	ip, [r7, #4]!
 8007c32:	e7c3      	b.n	8007bbc <rshift+0x28>
 8007c34:	4623      	mov	r3, r4
 8007c36:	e7e1      	b.n	8007bfc <rshift+0x68>

08007c38 <__hexdig_fun>:
 8007c38:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8007c3c:	2b09      	cmp	r3, #9
 8007c3e:	d802      	bhi.n	8007c46 <__hexdig_fun+0xe>
 8007c40:	3820      	subs	r0, #32
 8007c42:	b2c0      	uxtb	r0, r0
 8007c44:	4770      	bx	lr
 8007c46:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8007c4a:	2b05      	cmp	r3, #5
 8007c4c:	d801      	bhi.n	8007c52 <__hexdig_fun+0x1a>
 8007c4e:	3847      	subs	r0, #71	@ 0x47
 8007c50:	e7f7      	b.n	8007c42 <__hexdig_fun+0xa>
 8007c52:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8007c56:	2b05      	cmp	r3, #5
 8007c58:	d801      	bhi.n	8007c5e <__hexdig_fun+0x26>
 8007c5a:	3827      	subs	r0, #39	@ 0x27
 8007c5c:	e7f1      	b.n	8007c42 <__hexdig_fun+0xa>
 8007c5e:	2000      	movs	r0, #0
 8007c60:	4770      	bx	lr
	...

08007c64 <__gethex>:
 8007c64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c68:	b085      	sub	sp, #20
 8007c6a:	468a      	mov	sl, r1
 8007c6c:	9302      	str	r3, [sp, #8]
 8007c6e:	680b      	ldr	r3, [r1, #0]
 8007c70:	9001      	str	r0, [sp, #4]
 8007c72:	4690      	mov	r8, r2
 8007c74:	1c9c      	adds	r4, r3, #2
 8007c76:	46a1      	mov	r9, r4
 8007c78:	f814 0b01 	ldrb.w	r0, [r4], #1
 8007c7c:	2830      	cmp	r0, #48	@ 0x30
 8007c7e:	d0fa      	beq.n	8007c76 <__gethex+0x12>
 8007c80:	eba9 0303 	sub.w	r3, r9, r3
 8007c84:	f1a3 0b02 	sub.w	fp, r3, #2
 8007c88:	f7ff ffd6 	bl	8007c38 <__hexdig_fun>
 8007c8c:	4605      	mov	r5, r0
 8007c8e:	2800      	cmp	r0, #0
 8007c90:	d168      	bne.n	8007d64 <__gethex+0x100>
 8007c92:	49a0      	ldr	r1, [pc, #640]	@ (8007f14 <__gethex+0x2b0>)
 8007c94:	2201      	movs	r2, #1
 8007c96:	4648      	mov	r0, r9
 8007c98:	f7ff feef 	bl	8007a7a <strncmp>
 8007c9c:	4607      	mov	r7, r0
 8007c9e:	2800      	cmp	r0, #0
 8007ca0:	d167      	bne.n	8007d72 <__gethex+0x10e>
 8007ca2:	f899 0001 	ldrb.w	r0, [r9, #1]
 8007ca6:	4626      	mov	r6, r4
 8007ca8:	f7ff ffc6 	bl	8007c38 <__hexdig_fun>
 8007cac:	2800      	cmp	r0, #0
 8007cae:	d062      	beq.n	8007d76 <__gethex+0x112>
 8007cb0:	4623      	mov	r3, r4
 8007cb2:	7818      	ldrb	r0, [r3, #0]
 8007cb4:	2830      	cmp	r0, #48	@ 0x30
 8007cb6:	4699      	mov	r9, r3
 8007cb8:	f103 0301 	add.w	r3, r3, #1
 8007cbc:	d0f9      	beq.n	8007cb2 <__gethex+0x4e>
 8007cbe:	f7ff ffbb 	bl	8007c38 <__hexdig_fun>
 8007cc2:	fab0 f580 	clz	r5, r0
 8007cc6:	096d      	lsrs	r5, r5, #5
 8007cc8:	f04f 0b01 	mov.w	fp, #1
 8007ccc:	464a      	mov	r2, r9
 8007cce:	4616      	mov	r6, r2
 8007cd0:	3201      	adds	r2, #1
 8007cd2:	7830      	ldrb	r0, [r6, #0]
 8007cd4:	f7ff ffb0 	bl	8007c38 <__hexdig_fun>
 8007cd8:	2800      	cmp	r0, #0
 8007cda:	d1f8      	bne.n	8007cce <__gethex+0x6a>
 8007cdc:	498d      	ldr	r1, [pc, #564]	@ (8007f14 <__gethex+0x2b0>)
 8007cde:	2201      	movs	r2, #1
 8007ce0:	4630      	mov	r0, r6
 8007ce2:	f7ff feca 	bl	8007a7a <strncmp>
 8007ce6:	2800      	cmp	r0, #0
 8007ce8:	d13f      	bne.n	8007d6a <__gethex+0x106>
 8007cea:	b944      	cbnz	r4, 8007cfe <__gethex+0x9a>
 8007cec:	1c74      	adds	r4, r6, #1
 8007cee:	4622      	mov	r2, r4
 8007cf0:	4616      	mov	r6, r2
 8007cf2:	3201      	adds	r2, #1
 8007cf4:	7830      	ldrb	r0, [r6, #0]
 8007cf6:	f7ff ff9f 	bl	8007c38 <__hexdig_fun>
 8007cfa:	2800      	cmp	r0, #0
 8007cfc:	d1f8      	bne.n	8007cf0 <__gethex+0x8c>
 8007cfe:	1ba4      	subs	r4, r4, r6
 8007d00:	00a7      	lsls	r7, r4, #2
 8007d02:	7833      	ldrb	r3, [r6, #0]
 8007d04:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8007d08:	2b50      	cmp	r3, #80	@ 0x50
 8007d0a:	d13e      	bne.n	8007d8a <__gethex+0x126>
 8007d0c:	7873      	ldrb	r3, [r6, #1]
 8007d0e:	2b2b      	cmp	r3, #43	@ 0x2b
 8007d10:	d033      	beq.n	8007d7a <__gethex+0x116>
 8007d12:	2b2d      	cmp	r3, #45	@ 0x2d
 8007d14:	d034      	beq.n	8007d80 <__gethex+0x11c>
 8007d16:	1c71      	adds	r1, r6, #1
 8007d18:	2400      	movs	r4, #0
 8007d1a:	7808      	ldrb	r0, [r1, #0]
 8007d1c:	f7ff ff8c 	bl	8007c38 <__hexdig_fun>
 8007d20:	1e43      	subs	r3, r0, #1
 8007d22:	b2db      	uxtb	r3, r3
 8007d24:	2b18      	cmp	r3, #24
 8007d26:	d830      	bhi.n	8007d8a <__gethex+0x126>
 8007d28:	f1a0 0210 	sub.w	r2, r0, #16
 8007d2c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007d30:	f7ff ff82 	bl	8007c38 <__hexdig_fun>
 8007d34:	f100 3cff 	add.w	ip, r0, #4294967295
 8007d38:	fa5f fc8c 	uxtb.w	ip, ip
 8007d3c:	f1bc 0f18 	cmp.w	ip, #24
 8007d40:	f04f 030a 	mov.w	r3, #10
 8007d44:	d91e      	bls.n	8007d84 <__gethex+0x120>
 8007d46:	b104      	cbz	r4, 8007d4a <__gethex+0xe6>
 8007d48:	4252      	negs	r2, r2
 8007d4a:	4417      	add	r7, r2
 8007d4c:	f8ca 1000 	str.w	r1, [sl]
 8007d50:	b1ed      	cbz	r5, 8007d8e <__gethex+0x12a>
 8007d52:	f1bb 0f00 	cmp.w	fp, #0
 8007d56:	bf0c      	ite	eq
 8007d58:	2506      	moveq	r5, #6
 8007d5a:	2500      	movne	r5, #0
 8007d5c:	4628      	mov	r0, r5
 8007d5e:	b005      	add	sp, #20
 8007d60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d64:	2500      	movs	r5, #0
 8007d66:	462c      	mov	r4, r5
 8007d68:	e7b0      	b.n	8007ccc <__gethex+0x68>
 8007d6a:	2c00      	cmp	r4, #0
 8007d6c:	d1c7      	bne.n	8007cfe <__gethex+0x9a>
 8007d6e:	4627      	mov	r7, r4
 8007d70:	e7c7      	b.n	8007d02 <__gethex+0x9e>
 8007d72:	464e      	mov	r6, r9
 8007d74:	462f      	mov	r7, r5
 8007d76:	2501      	movs	r5, #1
 8007d78:	e7c3      	b.n	8007d02 <__gethex+0x9e>
 8007d7a:	2400      	movs	r4, #0
 8007d7c:	1cb1      	adds	r1, r6, #2
 8007d7e:	e7cc      	b.n	8007d1a <__gethex+0xb6>
 8007d80:	2401      	movs	r4, #1
 8007d82:	e7fb      	b.n	8007d7c <__gethex+0x118>
 8007d84:	fb03 0002 	mla	r0, r3, r2, r0
 8007d88:	e7ce      	b.n	8007d28 <__gethex+0xc4>
 8007d8a:	4631      	mov	r1, r6
 8007d8c:	e7de      	b.n	8007d4c <__gethex+0xe8>
 8007d8e:	eba6 0309 	sub.w	r3, r6, r9
 8007d92:	3b01      	subs	r3, #1
 8007d94:	4629      	mov	r1, r5
 8007d96:	2b07      	cmp	r3, #7
 8007d98:	dc0a      	bgt.n	8007db0 <__gethex+0x14c>
 8007d9a:	9801      	ldr	r0, [sp, #4]
 8007d9c:	f7fe f87c 	bl	8005e98 <_Balloc>
 8007da0:	4604      	mov	r4, r0
 8007da2:	b940      	cbnz	r0, 8007db6 <__gethex+0x152>
 8007da4:	4b5c      	ldr	r3, [pc, #368]	@ (8007f18 <__gethex+0x2b4>)
 8007da6:	4602      	mov	r2, r0
 8007da8:	21e4      	movs	r1, #228	@ 0xe4
 8007daa:	485c      	ldr	r0, [pc, #368]	@ (8007f1c <__gethex+0x2b8>)
 8007dac:	f7ff fec0 	bl	8007b30 <__assert_func>
 8007db0:	3101      	adds	r1, #1
 8007db2:	105b      	asrs	r3, r3, #1
 8007db4:	e7ef      	b.n	8007d96 <__gethex+0x132>
 8007db6:	f100 0a14 	add.w	sl, r0, #20
 8007dba:	2300      	movs	r3, #0
 8007dbc:	4655      	mov	r5, sl
 8007dbe:	469b      	mov	fp, r3
 8007dc0:	45b1      	cmp	r9, r6
 8007dc2:	d337      	bcc.n	8007e34 <__gethex+0x1d0>
 8007dc4:	f845 bb04 	str.w	fp, [r5], #4
 8007dc8:	eba5 050a 	sub.w	r5, r5, sl
 8007dcc:	10ad      	asrs	r5, r5, #2
 8007dce:	6125      	str	r5, [r4, #16]
 8007dd0:	4658      	mov	r0, fp
 8007dd2:	f7fe f953 	bl	800607c <__hi0bits>
 8007dd6:	016d      	lsls	r5, r5, #5
 8007dd8:	f8d8 6000 	ldr.w	r6, [r8]
 8007ddc:	1a2d      	subs	r5, r5, r0
 8007dde:	42b5      	cmp	r5, r6
 8007de0:	dd54      	ble.n	8007e8c <__gethex+0x228>
 8007de2:	1bad      	subs	r5, r5, r6
 8007de4:	4629      	mov	r1, r5
 8007de6:	4620      	mov	r0, r4
 8007de8:	f7fe fcdf 	bl	80067aa <__any_on>
 8007dec:	4681      	mov	r9, r0
 8007dee:	b178      	cbz	r0, 8007e10 <__gethex+0x1ac>
 8007df0:	1e6b      	subs	r3, r5, #1
 8007df2:	1159      	asrs	r1, r3, #5
 8007df4:	f003 021f 	and.w	r2, r3, #31
 8007df8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8007dfc:	f04f 0901 	mov.w	r9, #1
 8007e00:	fa09 f202 	lsl.w	r2, r9, r2
 8007e04:	420a      	tst	r2, r1
 8007e06:	d003      	beq.n	8007e10 <__gethex+0x1ac>
 8007e08:	454b      	cmp	r3, r9
 8007e0a:	dc36      	bgt.n	8007e7a <__gethex+0x216>
 8007e0c:	f04f 0902 	mov.w	r9, #2
 8007e10:	4629      	mov	r1, r5
 8007e12:	4620      	mov	r0, r4
 8007e14:	f7ff febe 	bl	8007b94 <rshift>
 8007e18:	442f      	add	r7, r5
 8007e1a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007e1e:	42bb      	cmp	r3, r7
 8007e20:	da42      	bge.n	8007ea8 <__gethex+0x244>
 8007e22:	9801      	ldr	r0, [sp, #4]
 8007e24:	4621      	mov	r1, r4
 8007e26:	f7fe f877 	bl	8005f18 <_Bfree>
 8007e2a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007e2c:	2300      	movs	r3, #0
 8007e2e:	6013      	str	r3, [r2, #0]
 8007e30:	25a3      	movs	r5, #163	@ 0xa3
 8007e32:	e793      	b.n	8007d5c <__gethex+0xf8>
 8007e34:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8007e38:	2a2e      	cmp	r2, #46	@ 0x2e
 8007e3a:	d012      	beq.n	8007e62 <__gethex+0x1fe>
 8007e3c:	2b20      	cmp	r3, #32
 8007e3e:	d104      	bne.n	8007e4a <__gethex+0x1e6>
 8007e40:	f845 bb04 	str.w	fp, [r5], #4
 8007e44:	f04f 0b00 	mov.w	fp, #0
 8007e48:	465b      	mov	r3, fp
 8007e4a:	7830      	ldrb	r0, [r6, #0]
 8007e4c:	9303      	str	r3, [sp, #12]
 8007e4e:	f7ff fef3 	bl	8007c38 <__hexdig_fun>
 8007e52:	9b03      	ldr	r3, [sp, #12]
 8007e54:	f000 000f 	and.w	r0, r0, #15
 8007e58:	4098      	lsls	r0, r3
 8007e5a:	ea4b 0b00 	orr.w	fp, fp, r0
 8007e5e:	3304      	adds	r3, #4
 8007e60:	e7ae      	b.n	8007dc0 <__gethex+0x15c>
 8007e62:	45b1      	cmp	r9, r6
 8007e64:	d8ea      	bhi.n	8007e3c <__gethex+0x1d8>
 8007e66:	492b      	ldr	r1, [pc, #172]	@ (8007f14 <__gethex+0x2b0>)
 8007e68:	9303      	str	r3, [sp, #12]
 8007e6a:	2201      	movs	r2, #1
 8007e6c:	4630      	mov	r0, r6
 8007e6e:	f7ff fe04 	bl	8007a7a <strncmp>
 8007e72:	9b03      	ldr	r3, [sp, #12]
 8007e74:	2800      	cmp	r0, #0
 8007e76:	d1e1      	bne.n	8007e3c <__gethex+0x1d8>
 8007e78:	e7a2      	b.n	8007dc0 <__gethex+0x15c>
 8007e7a:	1ea9      	subs	r1, r5, #2
 8007e7c:	4620      	mov	r0, r4
 8007e7e:	f7fe fc94 	bl	80067aa <__any_on>
 8007e82:	2800      	cmp	r0, #0
 8007e84:	d0c2      	beq.n	8007e0c <__gethex+0x1a8>
 8007e86:	f04f 0903 	mov.w	r9, #3
 8007e8a:	e7c1      	b.n	8007e10 <__gethex+0x1ac>
 8007e8c:	da09      	bge.n	8007ea2 <__gethex+0x23e>
 8007e8e:	1b75      	subs	r5, r6, r5
 8007e90:	4621      	mov	r1, r4
 8007e92:	9801      	ldr	r0, [sp, #4]
 8007e94:	462a      	mov	r2, r5
 8007e96:	f7fe fa4f 	bl	8006338 <__lshift>
 8007e9a:	1b7f      	subs	r7, r7, r5
 8007e9c:	4604      	mov	r4, r0
 8007e9e:	f100 0a14 	add.w	sl, r0, #20
 8007ea2:	f04f 0900 	mov.w	r9, #0
 8007ea6:	e7b8      	b.n	8007e1a <__gethex+0x1b6>
 8007ea8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8007eac:	42bd      	cmp	r5, r7
 8007eae:	dd6f      	ble.n	8007f90 <__gethex+0x32c>
 8007eb0:	1bed      	subs	r5, r5, r7
 8007eb2:	42ae      	cmp	r6, r5
 8007eb4:	dc34      	bgt.n	8007f20 <__gethex+0x2bc>
 8007eb6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007eba:	2b02      	cmp	r3, #2
 8007ebc:	d022      	beq.n	8007f04 <__gethex+0x2a0>
 8007ebe:	2b03      	cmp	r3, #3
 8007ec0:	d024      	beq.n	8007f0c <__gethex+0x2a8>
 8007ec2:	2b01      	cmp	r3, #1
 8007ec4:	d115      	bne.n	8007ef2 <__gethex+0x28e>
 8007ec6:	42ae      	cmp	r6, r5
 8007ec8:	d113      	bne.n	8007ef2 <__gethex+0x28e>
 8007eca:	2e01      	cmp	r6, #1
 8007ecc:	d10b      	bne.n	8007ee6 <__gethex+0x282>
 8007ece:	9a02      	ldr	r2, [sp, #8]
 8007ed0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007ed4:	6013      	str	r3, [r2, #0]
 8007ed6:	2301      	movs	r3, #1
 8007ed8:	6123      	str	r3, [r4, #16]
 8007eda:	f8ca 3000 	str.w	r3, [sl]
 8007ede:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007ee0:	2562      	movs	r5, #98	@ 0x62
 8007ee2:	601c      	str	r4, [r3, #0]
 8007ee4:	e73a      	b.n	8007d5c <__gethex+0xf8>
 8007ee6:	1e71      	subs	r1, r6, #1
 8007ee8:	4620      	mov	r0, r4
 8007eea:	f7fe fc5e 	bl	80067aa <__any_on>
 8007eee:	2800      	cmp	r0, #0
 8007ef0:	d1ed      	bne.n	8007ece <__gethex+0x26a>
 8007ef2:	9801      	ldr	r0, [sp, #4]
 8007ef4:	4621      	mov	r1, r4
 8007ef6:	f7fe f80f 	bl	8005f18 <_Bfree>
 8007efa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007efc:	2300      	movs	r3, #0
 8007efe:	6013      	str	r3, [r2, #0]
 8007f00:	2550      	movs	r5, #80	@ 0x50
 8007f02:	e72b      	b.n	8007d5c <__gethex+0xf8>
 8007f04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d1f3      	bne.n	8007ef2 <__gethex+0x28e>
 8007f0a:	e7e0      	b.n	8007ece <__gethex+0x26a>
 8007f0c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d1dd      	bne.n	8007ece <__gethex+0x26a>
 8007f12:	e7ee      	b.n	8007ef2 <__gethex+0x28e>
 8007f14:	08008967 	.word	0x08008967
 8007f18:	080088fd 	.word	0x080088fd
 8007f1c:	080089be 	.word	0x080089be
 8007f20:	1e6f      	subs	r7, r5, #1
 8007f22:	f1b9 0f00 	cmp.w	r9, #0
 8007f26:	d130      	bne.n	8007f8a <__gethex+0x326>
 8007f28:	b127      	cbz	r7, 8007f34 <__gethex+0x2d0>
 8007f2a:	4639      	mov	r1, r7
 8007f2c:	4620      	mov	r0, r4
 8007f2e:	f7fe fc3c 	bl	80067aa <__any_on>
 8007f32:	4681      	mov	r9, r0
 8007f34:	117a      	asrs	r2, r7, #5
 8007f36:	2301      	movs	r3, #1
 8007f38:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8007f3c:	f007 071f 	and.w	r7, r7, #31
 8007f40:	40bb      	lsls	r3, r7
 8007f42:	4213      	tst	r3, r2
 8007f44:	4629      	mov	r1, r5
 8007f46:	4620      	mov	r0, r4
 8007f48:	bf18      	it	ne
 8007f4a:	f049 0902 	orrne.w	r9, r9, #2
 8007f4e:	f7ff fe21 	bl	8007b94 <rshift>
 8007f52:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8007f56:	1b76      	subs	r6, r6, r5
 8007f58:	2502      	movs	r5, #2
 8007f5a:	f1b9 0f00 	cmp.w	r9, #0
 8007f5e:	d047      	beq.n	8007ff0 <__gethex+0x38c>
 8007f60:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007f64:	2b02      	cmp	r3, #2
 8007f66:	d015      	beq.n	8007f94 <__gethex+0x330>
 8007f68:	2b03      	cmp	r3, #3
 8007f6a:	d017      	beq.n	8007f9c <__gethex+0x338>
 8007f6c:	2b01      	cmp	r3, #1
 8007f6e:	d109      	bne.n	8007f84 <__gethex+0x320>
 8007f70:	f019 0f02 	tst.w	r9, #2
 8007f74:	d006      	beq.n	8007f84 <__gethex+0x320>
 8007f76:	f8da 3000 	ldr.w	r3, [sl]
 8007f7a:	ea49 0903 	orr.w	r9, r9, r3
 8007f7e:	f019 0f01 	tst.w	r9, #1
 8007f82:	d10e      	bne.n	8007fa2 <__gethex+0x33e>
 8007f84:	f045 0510 	orr.w	r5, r5, #16
 8007f88:	e032      	b.n	8007ff0 <__gethex+0x38c>
 8007f8a:	f04f 0901 	mov.w	r9, #1
 8007f8e:	e7d1      	b.n	8007f34 <__gethex+0x2d0>
 8007f90:	2501      	movs	r5, #1
 8007f92:	e7e2      	b.n	8007f5a <__gethex+0x2f6>
 8007f94:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007f96:	f1c3 0301 	rsb	r3, r3, #1
 8007f9a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007f9c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d0f0      	beq.n	8007f84 <__gethex+0x320>
 8007fa2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007fa6:	f104 0314 	add.w	r3, r4, #20
 8007faa:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8007fae:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8007fb2:	f04f 0c00 	mov.w	ip, #0
 8007fb6:	4618      	mov	r0, r3
 8007fb8:	f853 2b04 	ldr.w	r2, [r3], #4
 8007fbc:	f1b2 3fff 	cmp.w	r2, #4294967295
 8007fc0:	d01b      	beq.n	8007ffa <__gethex+0x396>
 8007fc2:	3201      	adds	r2, #1
 8007fc4:	6002      	str	r2, [r0, #0]
 8007fc6:	2d02      	cmp	r5, #2
 8007fc8:	f104 0314 	add.w	r3, r4, #20
 8007fcc:	d13c      	bne.n	8008048 <__gethex+0x3e4>
 8007fce:	f8d8 2000 	ldr.w	r2, [r8]
 8007fd2:	3a01      	subs	r2, #1
 8007fd4:	42b2      	cmp	r2, r6
 8007fd6:	d109      	bne.n	8007fec <__gethex+0x388>
 8007fd8:	1171      	asrs	r1, r6, #5
 8007fda:	2201      	movs	r2, #1
 8007fdc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007fe0:	f006 061f 	and.w	r6, r6, #31
 8007fe4:	fa02 f606 	lsl.w	r6, r2, r6
 8007fe8:	421e      	tst	r6, r3
 8007fea:	d13a      	bne.n	8008062 <__gethex+0x3fe>
 8007fec:	f045 0520 	orr.w	r5, r5, #32
 8007ff0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007ff2:	601c      	str	r4, [r3, #0]
 8007ff4:	9b02      	ldr	r3, [sp, #8]
 8007ff6:	601f      	str	r7, [r3, #0]
 8007ff8:	e6b0      	b.n	8007d5c <__gethex+0xf8>
 8007ffa:	4299      	cmp	r1, r3
 8007ffc:	f843 cc04 	str.w	ip, [r3, #-4]
 8008000:	d8d9      	bhi.n	8007fb6 <__gethex+0x352>
 8008002:	68a3      	ldr	r3, [r4, #8]
 8008004:	459b      	cmp	fp, r3
 8008006:	db17      	blt.n	8008038 <__gethex+0x3d4>
 8008008:	6861      	ldr	r1, [r4, #4]
 800800a:	9801      	ldr	r0, [sp, #4]
 800800c:	3101      	adds	r1, #1
 800800e:	f7fd ff43 	bl	8005e98 <_Balloc>
 8008012:	4681      	mov	r9, r0
 8008014:	b918      	cbnz	r0, 800801e <__gethex+0x3ba>
 8008016:	4b1a      	ldr	r3, [pc, #104]	@ (8008080 <__gethex+0x41c>)
 8008018:	4602      	mov	r2, r0
 800801a:	2184      	movs	r1, #132	@ 0x84
 800801c:	e6c5      	b.n	8007daa <__gethex+0x146>
 800801e:	6922      	ldr	r2, [r4, #16]
 8008020:	3202      	adds	r2, #2
 8008022:	f104 010c 	add.w	r1, r4, #12
 8008026:	0092      	lsls	r2, r2, #2
 8008028:	300c      	adds	r0, #12
 800802a:	f7ff fd6b 	bl	8007b04 <memcpy>
 800802e:	4621      	mov	r1, r4
 8008030:	9801      	ldr	r0, [sp, #4]
 8008032:	f7fd ff71 	bl	8005f18 <_Bfree>
 8008036:	464c      	mov	r4, r9
 8008038:	6923      	ldr	r3, [r4, #16]
 800803a:	1c5a      	adds	r2, r3, #1
 800803c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008040:	6122      	str	r2, [r4, #16]
 8008042:	2201      	movs	r2, #1
 8008044:	615a      	str	r2, [r3, #20]
 8008046:	e7be      	b.n	8007fc6 <__gethex+0x362>
 8008048:	6922      	ldr	r2, [r4, #16]
 800804a:	455a      	cmp	r2, fp
 800804c:	dd0b      	ble.n	8008066 <__gethex+0x402>
 800804e:	2101      	movs	r1, #1
 8008050:	4620      	mov	r0, r4
 8008052:	f7ff fd9f 	bl	8007b94 <rshift>
 8008056:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800805a:	3701      	adds	r7, #1
 800805c:	42bb      	cmp	r3, r7
 800805e:	f6ff aee0 	blt.w	8007e22 <__gethex+0x1be>
 8008062:	2501      	movs	r5, #1
 8008064:	e7c2      	b.n	8007fec <__gethex+0x388>
 8008066:	f016 061f 	ands.w	r6, r6, #31
 800806a:	d0fa      	beq.n	8008062 <__gethex+0x3fe>
 800806c:	4453      	add	r3, sl
 800806e:	f1c6 0620 	rsb	r6, r6, #32
 8008072:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8008076:	f7fe f801 	bl	800607c <__hi0bits>
 800807a:	42b0      	cmp	r0, r6
 800807c:	dbe7      	blt.n	800804e <__gethex+0x3ea>
 800807e:	e7f0      	b.n	8008062 <__gethex+0x3fe>
 8008080:	080088fd 	.word	0x080088fd

08008084 <L_shift>:
 8008084:	f1c2 0208 	rsb	r2, r2, #8
 8008088:	0092      	lsls	r2, r2, #2
 800808a:	b570      	push	{r4, r5, r6, lr}
 800808c:	f1c2 0620 	rsb	r6, r2, #32
 8008090:	6843      	ldr	r3, [r0, #4]
 8008092:	6804      	ldr	r4, [r0, #0]
 8008094:	fa03 f506 	lsl.w	r5, r3, r6
 8008098:	432c      	orrs	r4, r5
 800809a:	40d3      	lsrs	r3, r2
 800809c:	6004      	str	r4, [r0, #0]
 800809e:	f840 3f04 	str.w	r3, [r0, #4]!
 80080a2:	4288      	cmp	r0, r1
 80080a4:	d3f4      	bcc.n	8008090 <L_shift+0xc>
 80080a6:	bd70      	pop	{r4, r5, r6, pc}

080080a8 <__match>:
 80080a8:	b530      	push	{r4, r5, lr}
 80080aa:	6803      	ldr	r3, [r0, #0]
 80080ac:	3301      	adds	r3, #1
 80080ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80080b2:	b914      	cbnz	r4, 80080ba <__match+0x12>
 80080b4:	6003      	str	r3, [r0, #0]
 80080b6:	2001      	movs	r0, #1
 80080b8:	bd30      	pop	{r4, r5, pc}
 80080ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80080be:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80080c2:	2d19      	cmp	r5, #25
 80080c4:	bf98      	it	ls
 80080c6:	3220      	addls	r2, #32
 80080c8:	42a2      	cmp	r2, r4
 80080ca:	d0f0      	beq.n	80080ae <__match+0x6>
 80080cc:	2000      	movs	r0, #0
 80080ce:	e7f3      	b.n	80080b8 <__match+0x10>

080080d0 <__hexnan>:
 80080d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080d4:	680b      	ldr	r3, [r1, #0]
 80080d6:	6801      	ldr	r1, [r0, #0]
 80080d8:	115e      	asrs	r6, r3, #5
 80080da:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80080de:	f013 031f 	ands.w	r3, r3, #31
 80080e2:	b087      	sub	sp, #28
 80080e4:	bf18      	it	ne
 80080e6:	3604      	addne	r6, #4
 80080e8:	2500      	movs	r5, #0
 80080ea:	1f37      	subs	r7, r6, #4
 80080ec:	4682      	mov	sl, r0
 80080ee:	4690      	mov	r8, r2
 80080f0:	9301      	str	r3, [sp, #4]
 80080f2:	f846 5c04 	str.w	r5, [r6, #-4]
 80080f6:	46b9      	mov	r9, r7
 80080f8:	463c      	mov	r4, r7
 80080fa:	9502      	str	r5, [sp, #8]
 80080fc:	46ab      	mov	fp, r5
 80080fe:	784a      	ldrb	r2, [r1, #1]
 8008100:	1c4b      	adds	r3, r1, #1
 8008102:	9303      	str	r3, [sp, #12]
 8008104:	b342      	cbz	r2, 8008158 <__hexnan+0x88>
 8008106:	4610      	mov	r0, r2
 8008108:	9105      	str	r1, [sp, #20]
 800810a:	9204      	str	r2, [sp, #16]
 800810c:	f7ff fd94 	bl	8007c38 <__hexdig_fun>
 8008110:	2800      	cmp	r0, #0
 8008112:	d151      	bne.n	80081b8 <__hexnan+0xe8>
 8008114:	9a04      	ldr	r2, [sp, #16]
 8008116:	9905      	ldr	r1, [sp, #20]
 8008118:	2a20      	cmp	r2, #32
 800811a:	d818      	bhi.n	800814e <__hexnan+0x7e>
 800811c:	9b02      	ldr	r3, [sp, #8]
 800811e:	459b      	cmp	fp, r3
 8008120:	dd13      	ble.n	800814a <__hexnan+0x7a>
 8008122:	454c      	cmp	r4, r9
 8008124:	d206      	bcs.n	8008134 <__hexnan+0x64>
 8008126:	2d07      	cmp	r5, #7
 8008128:	dc04      	bgt.n	8008134 <__hexnan+0x64>
 800812a:	462a      	mov	r2, r5
 800812c:	4649      	mov	r1, r9
 800812e:	4620      	mov	r0, r4
 8008130:	f7ff ffa8 	bl	8008084 <L_shift>
 8008134:	4544      	cmp	r4, r8
 8008136:	d952      	bls.n	80081de <__hexnan+0x10e>
 8008138:	2300      	movs	r3, #0
 800813a:	f1a4 0904 	sub.w	r9, r4, #4
 800813e:	f844 3c04 	str.w	r3, [r4, #-4]
 8008142:	f8cd b008 	str.w	fp, [sp, #8]
 8008146:	464c      	mov	r4, r9
 8008148:	461d      	mov	r5, r3
 800814a:	9903      	ldr	r1, [sp, #12]
 800814c:	e7d7      	b.n	80080fe <__hexnan+0x2e>
 800814e:	2a29      	cmp	r2, #41	@ 0x29
 8008150:	d157      	bne.n	8008202 <__hexnan+0x132>
 8008152:	3102      	adds	r1, #2
 8008154:	f8ca 1000 	str.w	r1, [sl]
 8008158:	f1bb 0f00 	cmp.w	fp, #0
 800815c:	d051      	beq.n	8008202 <__hexnan+0x132>
 800815e:	454c      	cmp	r4, r9
 8008160:	d206      	bcs.n	8008170 <__hexnan+0xa0>
 8008162:	2d07      	cmp	r5, #7
 8008164:	dc04      	bgt.n	8008170 <__hexnan+0xa0>
 8008166:	462a      	mov	r2, r5
 8008168:	4649      	mov	r1, r9
 800816a:	4620      	mov	r0, r4
 800816c:	f7ff ff8a 	bl	8008084 <L_shift>
 8008170:	4544      	cmp	r4, r8
 8008172:	d936      	bls.n	80081e2 <__hexnan+0x112>
 8008174:	f1a8 0204 	sub.w	r2, r8, #4
 8008178:	4623      	mov	r3, r4
 800817a:	f853 1b04 	ldr.w	r1, [r3], #4
 800817e:	f842 1f04 	str.w	r1, [r2, #4]!
 8008182:	429f      	cmp	r7, r3
 8008184:	d2f9      	bcs.n	800817a <__hexnan+0xaa>
 8008186:	1b3b      	subs	r3, r7, r4
 8008188:	f023 0303 	bic.w	r3, r3, #3
 800818c:	3304      	adds	r3, #4
 800818e:	3401      	adds	r4, #1
 8008190:	3e03      	subs	r6, #3
 8008192:	42b4      	cmp	r4, r6
 8008194:	bf88      	it	hi
 8008196:	2304      	movhi	r3, #4
 8008198:	4443      	add	r3, r8
 800819a:	2200      	movs	r2, #0
 800819c:	f843 2b04 	str.w	r2, [r3], #4
 80081a0:	429f      	cmp	r7, r3
 80081a2:	d2fb      	bcs.n	800819c <__hexnan+0xcc>
 80081a4:	683b      	ldr	r3, [r7, #0]
 80081a6:	b91b      	cbnz	r3, 80081b0 <__hexnan+0xe0>
 80081a8:	4547      	cmp	r7, r8
 80081aa:	d128      	bne.n	80081fe <__hexnan+0x12e>
 80081ac:	2301      	movs	r3, #1
 80081ae:	603b      	str	r3, [r7, #0]
 80081b0:	2005      	movs	r0, #5
 80081b2:	b007      	add	sp, #28
 80081b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081b8:	3501      	adds	r5, #1
 80081ba:	2d08      	cmp	r5, #8
 80081bc:	f10b 0b01 	add.w	fp, fp, #1
 80081c0:	dd06      	ble.n	80081d0 <__hexnan+0x100>
 80081c2:	4544      	cmp	r4, r8
 80081c4:	d9c1      	bls.n	800814a <__hexnan+0x7a>
 80081c6:	2300      	movs	r3, #0
 80081c8:	f844 3c04 	str.w	r3, [r4, #-4]
 80081cc:	2501      	movs	r5, #1
 80081ce:	3c04      	subs	r4, #4
 80081d0:	6822      	ldr	r2, [r4, #0]
 80081d2:	f000 000f 	and.w	r0, r0, #15
 80081d6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80081da:	6020      	str	r0, [r4, #0]
 80081dc:	e7b5      	b.n	800814a <__hexnan+0x7a>
 80081de:	2508      	movs	r5, #8
 80081e0:	e7b3      	b.n	800814a <__hexnan+0x7a>
 80081e2:	9b01      	ldr	r3, [sp, #4]
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d0dd      	beq.n	80081a4 <__hexnan+0xd4>
 80081e8:	f1c3 0320 	rsb	r3, r3, #32
 80081ec:	f04f 32ff 	mov.w	r2, #4294967295
 80081f0:	40da      	lsrs	r2, r3
 80081f2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80081f6:	4013      	ands	r3, r2
 80081f8:	f846 3c04 	str.w	r3, [r6, #-4]
 80081fc:	e7d2      	b.n	80081a4 <__hexnan+0xd4>
 80081fe:	3f04      	subs	r7, #4
 8008200:	e7d0      	b.n	80081a4 <__hexnan+0xd4>
 8008202:	2004      	movs	r0, #4
 8008204:	e7d5      	b.n	80081b2 <__hexnan+0xe2>

08008206 <__ascii_mbtowc>:
 8008206:	b082      	sub	sp, #8
 8008208:	b901      	cbnz	r1, 800820c <__ascii_mbtowc+0x6>
 800820a:	a901      	add	r1, sp, #4
 800820c:	b142      	cbz	r2, 8008220 <__ascii_mbtowc+0x1a>
 800820e:	b14b      	cbz	r3, 8008224 <__ascii_mbtowc+0x1e>
 8008210:	7813      	ldrb	r3, [r2, #0]
 8008212:	600b      	str	r3, [r1, #0]
 8008214:	7812      	ldrb	r2, [r2, #0]
 8008216:	1e10      	subs	r0, r2, #0
 8008218:	bf18      	it	ne
 800821a:	2001      	movne	r0, #1
 800821c:	b002      	add	sp, #8
 800821e:	4770      	bx	lr
 8008220:	4610      	mov	r0, r2
 8008222:	e7fb      	b.n	800821c <__ascii_mbtowc+0x16>
 8008224:	f06f 0001 	mvn.w	r0, #1
 8008228:	e7f8      	b.n	800821c <__ascii_mbtowc+0x16>

0800822a <_realloc_r>:
 800822a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800822e:	4607      	mov	r7, r0
 8008230:	4614      	mov	r4, r2
 8008232:	460d      	mov	r5, r1
 8008234:	b921      	cbnz	r1, 8008240 <_realloc_r+0x16>
 8008236:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800823a:	4611      	mov	r1, r2
 800823c:	f7fd bda0 	b.w	8005d80 <_malloc_r>
 8008240:	b92a      	cbnz	r2, 800824e <_realloc_r+0x24>
 8008242:	f7fd fd29 	bl	8005c98 <_free_r>
 8008246:	4625      	mov	r5, r4
 8008248:	4628      	mov	r0, r5
 800824a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800824e:	f000 f8c2 	bl	80083d6 <_malloc_usable_size_r>
 8008252:	4284      	cmp	r4, r0
 8008254:	4606      	mov	r6, r0
 8008256:	d802      	bhi.n	800825e <_realloc_r+0x34>
 8008258:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800825c:	d8f4      	bhi.n	8008248 <_realloc_r+0x1e>
 800825e:	4621      	mov	r1, r4
 8008260:	4638      	mov	r0, r7
 8008262:	f7fd fd8d 	bl	8005d80 <_malloc_r>
 8008266:	4680      	mov	r8, r0
 8008268:	b908      	cbnz	r0, 800826e <_realloc_r+0x44>
 800826a:	4645      	mov	r5, r8
 800826c:	e7ec      	b.n	8008248 <_realloc_r+0x1e>
 800826e:	42b4      	cmp	r4, r6
 8008270:	4622      	mov	r2, r4
 8008272:	4629      	mov	r1, r5
 8008274:	bf28      	it	cs
 8008276:	4632      	movcs	r2, r6
 8008278:	f7ff fc44 	bl	8007b04 <memcpy>
 800827c:	4629      	mov	r1, r5
 800827e:	4638      	mov	r0, r7
 8008280:	f7fd fd0a 	bl	8005c98 <_free_r>
 8008284:	e7f1      	b.n	800826a <_realloc_r+0x40>

08008286 <__ascii_wctomb>:
 8008286:	4603      	mov	r3, r0
 8008288:	4608      	mov	r0, r1
 800828a:	b141      	cbz	r1, 800829e <__ascii_wctomb+0x18>
 800828c:	2aff      	cmp	r2, #255	@ 0xff
 800828e:	d904      	bls.n	800829a <__ascii_wctomb+0x14>
 8008290:	228a      	movs	r2, #138	@ 0x8a
 8008292:	601a      	str	r2, [r3, #0]
 8008294:	f04f 30ff 	mov.w	r0, #4294967295
 8008298:	4770      	bx	lr
 800829a:	700a      	strb	r2, [r1, #0]
 800829c:	2001      	movs	r0, #1
 800829e:	4770      	bx	lr

080082a0 <fiprintf>:
 80082a0:	b40e      	push	{r1, r2, r3}
 80082a2:	b503      	push	{r0, r1, lr}
 80082a4:	4601      	mov	r1, r0
 80082a6:	ab03      	add	r3, sp, #12
 80082a8:	4805      	ldr	r0, [pc, #20]	@ (80082c0 <fiprintf+0x20>)
 80082aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80082ae:	6800      	ldr	r0, [r0, #0]
 80082b0:	9301      	str	r3, [sp, #4]
 80082b2:	f000 f8c1 	bl	8008438 <_vfiprintf_r>
 80082b6:	b002      	add	sp, #8
 80082b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80082bc:	b003      	add	sp, #12
 80082be:	4770      	bx	lr
 80082c0:	20000020 	.word	0x20000020

080082c4 <lflush>:
 80082c4:	898b      	ldrh	r3, [r1, #12]
 80082c6:	f003 0309 	and.w	r3, r3, #9
 80082ca:	2b09      	cmp	r3, #9
 80082cc:	d103      	bne.n	80082d6 <lflush+0x12>
 80082ce:	4b03      	ldr	r3, [pc, #12]	@ (80082dc <lflush+0x18>)
 80082d0:	6818      	ldr	r0, [r3, #0]
 80082d2:	f7ff baeb 	b.w	80078ac <_fflush_r>
 80082d6:	2000      	movs	r0, #0
 80082d8:	4770      	bx	lr
 80082da:	bf00      	nop
 80082dc:	20000020 	.word	0x20000020

080082e0 <__srefill_r>:
 80082e0:	b570      	push	{r4, r5, r6, lr}
 80082e2:	460c      	mov	r4, r1
 80082e4:	4605      	mov	r5, r0
 80082e6:	b118      	cbz	r0, 80082f0 <__srefill_r+0x10>
 80082e8:	6a03      	ldr	r3, [r0, #32]
 80082ea:	b90b      	cbnz	r3, 80082f0 <__srefill_r+0x10>
 80082ec:	f7fc fc9c 	bl	8004c28 <__sinit>
 80082f0:	2300      	movs	r3, #0
 80082f2:	6063      	str	r3, [r4, #4]
 80082f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082f8:	069e      	lsls	r6, r3, #26
 80082fa:	d408      	bmi.n	800830e <__srefill_r+0x2e>
 80082fc:	0758      	lsls	r0, r3, #29
 80082fe:	d445      	bmi.n	800838c <__srefill_r+0xac>
 8008300:	06d9      	lsls	r1, r3, #27
 8008302:	d407      	bmi.n	8008314 <__srefill_r+0x34>
 8008304:	2209      	movs	r2, #9
 8008306:	602a      	str	r2, [r5, #0]
 8008308:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800830c:	81a3      	strh	r3, [r4, #12]
 800830e:	f04f 30ff 	mov.w	r0, #4294967295
 8008312:	bd70      	pop	{r4, r5, r6, pc}
 8008314:	071a      	lsls	r2, r3, #28
 8008316:	d50b      	bpl.n	8008330 <__srefill_r+0x50>
 8008318:	4621      	mov	r1, r4
 800831a:	4628      	mov	r0, r5
 800831c:	f7ff fac6 	bl	80078ac <_fflush_r>
 8008320:	2800      	cmp	r0, #0
 8008322:	d1f4      	bne.n	800830e <__srefill_r+0x2e>
 8008324:	89a3      	ldrh	r3, [r4, #12]
 8008326:	60a0      	str	r0, [r4, #8]
 8008328:	f023 0308 	bic.w	r3, r3, #8
 800832c:	81a3      	strh	r3, [r4, #12]
 800832e:	61a0      	str	r0, [r4, #24]
 8008330:	89a3      	ldrh	r3, [r4, #12]
 8008332:	f043 0304 	orr.w	r3, r3, #4
 8008336:	81a3      	strh	r3, [r4, #12]
 8008338:	6923      	ldr	r3, [r4, #16]
 800833a:	b91b      	cbnz	r3, 8008344 <__srefill_r+0x64>
 800833c:	4621      	mov	r1, r4
 800833e:	4628      	mov	r0, r5
 8008340:	f7ff fb2d 	bl	800799e <__smakebuf_r>
 8008344:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
 8008348:	07b3      	lsls	r3, r6, #30
 800834a:	d00f      	beq.n	800836c <__srefill_r+0x8c>
 800834c:	2301      	movs	r3, #1
 800834e:	4a1b      	ldr	r2, [pc, #108]	@ (80083bc <__srefill_r+0xdc>)
 8008350:	491b      	ldr	r1, [pc, #108]	@ (80083c0 <__srefill_r+0xe0>)
 8008352:	481c      	ldr	r0, [pc, #112]	@ (80083c4 <__srefill_r+0xe4>)
 8008354:	81a3      	strh	r3, [r4, #12]
 8008356:	f7fc fc7f 	bl	8004c58 <_fwalk_sglue>
 800835a:	81a6      	strh	r6, [r4, #12]
 800835c:	f006 0609 	and.w	r6, r6, #9
 8008360:	2e09      	cmp	r6, #9
 8008362:	d103      	bne.n	800836c <__srefill_r+0x8c>
 8008364:	4621      	mov	r1, r4
 8008366:	4628      	mov	r0, r5
 8008368:	f7ff fa1c 	bl	80077a4 <__sflush_r>
 800836c:	6922      	ldr	r2, [r4, #16]
 800836e:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 8008370:	6963      	ldr	r3, [r4, #20]
 8008372:	6a21      	ldr	r1, [r4, #32]
 8008374:	6022      	str	r2, [r4, #0]
 8008376:	4628      	mov	r0, r5
 8008378:	47b0      	blx	r6
 800837a:	2800      	cmp	r0, #0
 800837c:	6060      	str	r0, [r4, #4]
 800837e:	dc17      	bgt.n	80083b0 <__srefill_r+0xd0>
 8008380:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008384:	d116      	bne.n	80083b4 <__srefill_r+0xd4>
 8008386:	f043 0320 	orr.w	r3, r3, #32
 800838a:	e7bf      	b.n	800830c <__srefill_r+0x2c>
 800838c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800838e:	2900      	cmp	r1, #0
 8008390:	d0d2      	beq.n	8008338 <__srefill_r+0x58>
 8008392:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008396:	4299      	cmp	r1, r3
 8008398:	d002      	beq.n	80083a0 <__srefill_r+0xc0>
 800839a:	4628      	mov	r0, r5
 800839c:	f7fd fc7c 	bl	8005c98 <_free_r>
 80083a0:	2300      	movs	r3, #0
 80083a2:	6363      	str	r3, [r4, #52]	@ 0x34
 80083a4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80083a6:	6063      	str	r3, [r4, #4]
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d0c5      	beq.n	8008338 <__srefill_r+0x58>
 80083ac:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80083ae:	6023      	str	r3, [r4, #0]
 80083b0:	2000      	movs	r0, #0
 80083b2:	e7ae      	b.n	8008312 <__srefill_r+0x32>
 80083b4:	2200      	movs	r2, #0
 80083b6:	6062      	str	r2, [r4, #4]
 80083b8:	e7a6      	b.n	8008308 <__srefill_r+0x28>
 80083ba:	bf00      	nop
 80083bc:	20000014 	.word	0x20000014
 80083c0:	080082c5 	.word	0x080082c5
 80083c4:	20000024 	.word	0x20000024

080083c8 <abort>:
 80083c8:	b508      	push	{r3, lr}
 80083ca:	2006      	movs	r0, #6
 80083cc:	f000 fa08 	bl	80087e0 <raise>
 80083d0:	2001      	movs	r0, #1
 80083d2:	f7f9 f899 	bl	8001508 <_exit>

080083d6 <_malloc_usable_size_r>:
 80083d6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80083da:	1f18      	subs	r0, r3, #4
 80083dc:	2b00      	cmp	r3, #0
 80083de:	bfbc      	itt	lt
 80083e0:	580b      	ldrlt	r3, [r1, r0]
 80083e2:	18c0      	addlt	r0, r0, r3
 80083e4:	4770      	bx	lr

080083e6 <__sfputc_r>:
 80083e6:	6893      	ldr	r3, [r2, #8]
 80083e8:	3b01      	subs	r3, #1
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	b410      	push	{r4}
 80083ee:	6093      	str	r3, [r2, #8]
 80083f0:	da08      	bge.n	8008404 <__sfputc_r+0x1e>
 80083f2:	6994      	ldr	r4, [r2, #24]
 80083f4:	42a3      	cmp	r3, r4
 80083f6:	db01      	blt.n	80083fc <__sfputc_r+0x16>
 80083f8:	290a      	cmp	r1, #10
 80083fa:	d103      	bne.n	8008404 <__sfputc_r+0x1e>
 80083fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008400:	f000 b932 	b.w	8008668 <__swbuf_r>
 8008404:	6813      	ldr	r3, [r2, #0]
 8008406:	1c58      	adds	r0, r3, #1
 8008408:	6010      	str	r0, [r2, #0]
 800840a:	7019      	strb	r1, [r3, #0]
 800840c:	4608      	mov	r0, r1
 800840e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008412:	4770      	bx	lr

08008414 <__sfputs_r>:
 8008414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008416:	4606      	mov	r6, r0
 8008418:	460f      	mov	r7, r1
 800841a:	4614      	mov	r4, r2
 800841c:	18d5      	adds	r5, r2, r3
 800841e:	42ac      	cmp	r4, r5
 8008420:	d101      	bne.n	8008426 <__sfputs_r+0x12>
 8008422:	2000      	movs	r0, #0
 8008424:	e007      	b.n	8008436 <__sfputs_r+0x22>
 8008426:	f814 1b01 	ldrb.w	r1, [r4], #1
 800842a:	463a      	mov	r2, r7
 800842c:	4630      	mov	r0, r6
 800842e:	f7ff ffda 	bl	80083e6 <__sfputc_r>
 8008432:	1c43      	adds	r3, r0, #1
 8008434:	d1f3      	bne.n	800841e <__sfputs_r+0xa>
 8008436:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008438 <_vfiprintf_r>:
 8008438:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800843c:	460d      	mov	r5, r1
 800843e:	b09d      	sub	sp, #116	@ 0x74
 8008440:	4614      	mov	r4, r2
 8008442:	4698      	mov	r8, r3
 8008444:	4606      	mov	r6, r0
 8008446:	b118      	cbz	r0, 8008450 <_vfiprintf_r+0x18>
 8008448:	6a03      	ldr	r3, [r0, #32]
 800844a:	b90b      	cbnz	r3, 8008450 <_vfiprintf_r+0x18>
 800844c:	f7fc fbec 	bl	8004c28 <__sinit>
 8008450:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008452:	07d9      	lsls	r1, r3, #31
 8008454:	d405      	bmi.n	8008462 <_vfiprintf_r+0x2a>
 8008456:	89ab      	ldrh	r3, [r5, #12]
 8008458:	059a      	lsls	r2, r3, #22
 800845a:	d402      	bmi.n	8008462 <_vfiprintf_r+0x2a>
 800845c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800845e:	f7fc fdb8 	bl	8004fd2 <__retarget_lock_acquire_recursive>
 8008462:	89ab      	ldrh	r3, [r5, #12]
 8008464:	071b      	lsls	r3, r3, #28
 8008466:	d501      	bpl.n	800846c <_vfiprintf_r+0x34>
 8008468:	692b      	ldr	r3, [r5, #16]
 800846a:	b99b      	cbnz	r3, 8008494 <_vfiprintf_r+0x5c>
 800846c:	4629      	mov	r1, r5
 800846e:	4630      	mov	r0, r6
 8008470:	f000 f938 	bl	80086e4 <__swsetup_r>
 8008474:	b170      	cbz	r0, 8008494 <_vfiprintf_r+0x5c>
 8008476:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008478:	07dc      	lsls	r4, r3, #31
 800847a:	d504      	bpl.n	8008486 <_vfiprintf_r+0x4e>
 800847c:	f04f 30ff 	mov.w	r0, #4294967295
 8008480:	b01d      	add	sp, #116	@ 0x74
 8008482:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008486:	89ab      	ldrh	r3, [r5, #12]
 8008488:	0598      	lsls	r0, r3, #22
 800848a:	d4f7      	bmi.n	800847c <_vfiprintf_r+0x44>
 800848c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800848e:	f7fc fda1 	bl	8004fd4 <__retarget_lock_release_recursive>
 8008492:	e7f3      	b.n	800847c <_vfiprintf_r+0x44>
 8008494:	2300      	movs	r3, #0
 8008496:	9309      	str	r3, [sp, #36]	@ 0x24
 8008498:	2320      	movs	r3, #32
 800849a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800849e:	f8cd 800c 	str.w	r8, [sp, #12]
 80084a2:	2330      	movs	r3, #48	@ 0x30
 80084a4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008654 <_vfiprintf_r+0x21c>
 80084a8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80084ac:	f04f 0901 	mov.w	r9, #1
 80084b0:	4623      	mov	r3, r4
 80084b2:	469a      	mov	sl, r3
 80084b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80084b8:	b10a      	cbz	r2, 80084be <_vfiprintf_r+0x86>
 80084ba:	2a25      	cmp	r2, #37	@ 0x25
 80084bc:	d1f9      	bne.n	80084b2 <_vfiprintf_r+0x7a>
 80084be:	ebba 0b04 	subs.w	fp, sl, r4
 80084c2:	d00b      	beq.n	80084dc <_vfiprintf_r+0xa4>
 80084c4:	465b      	mov	r3, fp
 80084c6:	4622      	mov	r2, r4
 80084c8:	4629      	mov	r1, r5
 80084ca:	4630      	mov	r0, r6
 80084cc:	f7ff ffa2 	bl	8008414 <__sfputs_r>
 80084d0:	3001      	adds	r0, #1
 80084d2:	f000 80a7 	beq.w	8008624 <_vfiprintf_r+0x1ec>
 80084d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80084d8:	445a      	add	r2, fp
 80084da:	9209      	str	r2, [sp, #36]	@ 0x24
 80084dc:	f89a 3000 	ldrb.w	r3, [sl]
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	f000 809f 	beq.w	8008624 <_vfiprintf_r+0x1ec>
 80084e6:	2300      	movs	r3, #0
 80084e8:	f04f 32ff 	mov.w	r2, #4294967295
 80084ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80084f0:	f10a 0a01 	add.w	sl, sl, #1
 80084f4:	9304      	str	r3, [sp, #16]
 80084f6:	9307      	str	r3, [sp, #28]
 80084f8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80084fc:	931a      	str	r3, [sp, #104]	@ 0x68
 80084fe:	4654      	mov	r4, sl
 8008500:	2205      	movs	r2, #5
 8008502:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008506:	4853      	ldr	r0, [pc, #332]	@ (8008654 <_vfiprintf_r+0x21c>)
 8008508:	f7f7 fe6a 	bl	80001e0 <memchr>
 800850c:	9a04      	ldr	r2, [sp, #16]
 800850e:	b9d8      	cbnz	r0, 8008548 <_vfiprintf_r+0x110>
 8008510:	06d1      	lsls	r1, r2, #27
 8008512:	bf44      	itt	mi
 8008514:	2320      	movmi	r3, #32
 8008516:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800851a:	0713      	lsls	r3, r2, #28
 800851c:	bf44      	itt	mi
 800851e:	232b      	movmi	r3, #43	@ 0x2b
 8008520:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008524:	f89a 3000 	ldrb.w	r3, [sl]
 8008528:	2b2a      	cmp	r3, #42	@ 0x2a
 800852a:	d015      	beq.n	8008558 <_vfiprintf_r+0x120>
 800852c:	9a07      	ldr	r2, [sp, #28]
 800852e:	4654      	mov	r4, sl
 8008530:	2000      	movs	r0, #0
 8008532:	f04f 0c0a 	mov.w	ip, #10
 8008536:	4621      	mov	r1, r4
 8008538:	f811 3b01 	ldrb.w	r3, [r1], #1
 800853c:	3b30      	subs	r3, #48	@ 0x30
 800853e:	2b09      	cmp	r3, #9
 8008540:	d94b      	bls.n	80085da <_vfiprintf_r+0x1a2>
 8008542:	b1b0      	cbz	r0, 8008572 <_vfiprintf_r+0x13a>
 8008544:	9207      	str	r2, [sp, #28]
 8008546:	e014      	b.n	8008572 <_vfiprintf_r+0x13a>
 8008548:	eba0 0308 	sub.w	r3, r0, r8
 800854c:	fa09 f303 	lsl.w	r3, r9, r3
 8008550:	4313      	orrs	r3, r2
 8008552:	9304      	str	r3, [sp, #16]
 8008554:	46a2      	mov	sl, r4
 8008556:	e7d2      	b.n	80084fe <_vfiprintf_r+0xc6>
 8008558:	9b03      	ldr	r3, [sp, #12]
 800855a:	1d19      	adds	r1, r3, #4
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	9103      	str	r1, [sp, #12]
 8008560:	2b00      	cmp	r3, #0
 8008562:	bfbb      	ittet	lt
 8008564:	425b      	neglt	r3, r3
 8008566:	f042 0202 	orrlt.w	r2, r2, #2
 800856a:	9307      	strge	r3, [sp, #28]
 800856c:	9307      	strlt	r3, [sp, #28]
 800856e:	bfb8      	it	lt
 8008570:	9204      	strlt	r2, [sp, #16]
 8008572:	7823      	ldrb	r3, [r4, #0]
 8008574:	2b2e      	cmp	r3, #46	@ 0x2e
 8008576:	d10a      	bne.n	800858e <_vfiprintf_r+0x156>
 8008578:	7863      	ldrb	r3, [r4, #1]
 800857a:	2b2a      	cmp	r3, #42	@ 0x2a
 800857c:	d132      	bne.n	80085e4 <_vfiprintf_r+0x1ac>
 800857e:	9b03      	ldr	r3, [sp, #12]
 8008580:	1d1a      	adds	r2, r3, #4
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	9203      	str	r2, [sp, #12]
 8008586:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800858a:	3402      	adds	r4, #2
 800858c:	9305      	str	r3, [sp, #20]
 800858e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008664 <_vfiprintf_r+0x22c>
 8008592:	7821      	ldrb	r1, [r4, #0]
 8008594:	2203      	movs	r2, #3
 8008596:	4650      	mov	r0, sl
 8008598:	f7f7 fe22 	bl	80001e0 <memchr>
 800859c:	b138      	cbz	r0, 80085ae <_vfiprintf_r+0x176>
 800859e:	9b04      	ldr	r3, [sp, #16]
 80085a0:	eba0 000a 	sub.w	r0, r0, sl
 80085a4:	2240      	movs	r2, #64	@ 0x40
 80085a6:	4082      	lsls	r2, r0
 80085a8:	4313      	orrs	r3, r2
 80085aa:	3401      	adds	r4, #1
 80085ac:	9304      	str	r3, [sp, #16]
 80085ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085b2:	4829      	ldr	r0, [pc, #164]	@ (8008658 <_vfiprintf_r+0x220>)
 80085b4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80085b8:	2206      	movs	r2, #6
 80085ba:	f7f7 fe11 	bl	80001e0 <memchr>
 80085be:	2800      	cmp	r0, #0
 80085c0:	d03f      	beq.n	8008642 <_vfiprintf_r+0x20a>
 80085c2:	4b26      	ldr	r3, [pc, #152]	@ (800865c <_vfiprintf_r+0x224>)
 80085c4:	bb1b      	cbnz	r3, 800860e <_vfiprintf_r+0x1d6>
 80085c6:	9b03      	ldr	r3, [sp, #12]
 80085c8:	3307      	adds	r3, #7
 80085ca:	f023 0307 	bic.w	r3, r3, #7
 80085ce:	3308      	adds	r3, #8
 80085d0:	9303      	str	r3, [sp, #12]
 80085d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085d4:	443b      	add	r3, r7
 80085d6:	9309      	str	r3, [sp, #36]	@ 0x24
 80085d8:	e76a      	b.n	80084b0 <_vfiprintf_r+0x78>
 80085da:	fb0c 3202 	mla	r2, ip, r2, r3
 80085de:	460c      	mov	r4, r1
 80085e0:	2001      	movs	r0, #1
 80085e2:	e7a8      	b.n	8008536 <_vfiprintf_r+0xfe>
 80085e4:	2300      	movs	r3, #0
 80085e6:	3401      	adds	r4, #1
 80085e8:	9305      	str	r3, [sp, #20]
 80085ea:	4619      	mov	r1, r3
 80085ec:	f04f 0c0a 	mov.w	ip, #10
 80085f0:	4620      	mov	r0, r4
 80085f2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80085f6:	3a30      	subs	r2, #48	@ 0x30
 80085f8:	2a09      	cmp	r2, #9
 80085fa:	d903      	bls.n	8008604 <_vfiprintf_r+0x1cc>
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d0c6      	beq.n	800858e <_vfiprintf_r+0x156>
 8008600:	9105      	str	r1, [sp, #20]
 8008602:	e7c4      	b.n	800858e <_vfiprintf_r+0x156>
 8008604:	fb0c 2101 	mla	r1, ip, r1, r2
 8008608:	4604      	mov	r4, r0
 800860a:	2301      	movs	r3, #1
 800860c:	e7f0      	b.n	80085f0 <_vfiprintf_r+0x1b8>
 800860e:	ab03      	add	r3, sp, #12
 8008610:	9300      	str	r3, [sp, #0]
 8008612:	462a      	mov	r2, r5
 8008614:	4b12      	ldr	r3, [pc, #72]	@ (8008660 <_vfiprintf_r+0x228>)
 8008616:	a904      	add	r1, sp, #16
 8008618:	4630      	mov	r0, r6
 800861a:	f7fb fcb5 	bl	8003f88 <_printf_float>
 800861e:	4607      	mov	r7, r0
 8008620:	1c78      	adds	r0, r7, #1
 8008622:	d1d6      	bne.n	80085d2 <_vfiprintf_r+0x19a>
 8008624:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008626:	07d9      	lsls	r1, r3, #31
 8008628:	d405      	bmi.n	8008636 <_vfiprintf_r+0x1fe>
 800862a:	89ab      	ldrh	r3, [r5, #12]
 800862c:	059a      	lsls	r2, r3, #22
 800862e:	d402      	bmi.n	8008636 <_vfiprintf_r+0x1fe>
 8008630:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008632:	f7fc fccf 	bl	8004fd4 <__retarget_lock_release_recursive>
 8008636:	89ab      	ldrh	r3, [r5, #12]
 8008638:	065b      	lsls	r3, r3, #25
 800863a:	f53f af1f 	bmi.w	800847c <_vfiprintf_r+0x44>
 800863e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008640:	e71e      	b.n	8008480 <_vfiprintf_r+0x48>
 8008642:	ab03      	add	r3, sp, #12
 8008644:	9300      	str	r3, [sp, #0]
 8008646:	462a      	mov	r2, r5
 8008648:	4b05      	ldr	r3, [pc, #20]	@ (8008660 <_vfiprintf_r+0x228>)
 800864a:	a904      	add	r1, sp, #16
 800864c:	4630      	mov	r0, r6
 800864e:	f7fb ff33 	bl	80044b8 <_printf_i>
 8008652:	e7e4      	b.n	800861e <_vfiprintf_r+0x1e6>
 8008654:	08008969 	.word	0x08008969
 8008658:	08008973 	.word	0x08008973
 800865c:	08003f89 	.word	0x08003f89
 8008660:	08008415 	.word	0x08008415
 8008664:	0800896f 	.word	0x0800896f

08008668 <__swbuf_r>:
 8008668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800866a:	460e      	mov	r6, r1
 800866c:	4614      	mov	r4, r2
 800866e:	4605      	mov	r5, r0
 8008670:	b118      	cbz	r0, 800867a <__swbuf_r+0x12>
 8008672:	6a03      	ldr	r3, [r0, #32]
 8008674:	b90b      	cbnz	r3, 800867a <__swbuf_r+0x12>
 8008676:	f7fc fad7 	bl	8004c28 <__sinit>
 800867a:	69a3      	ldr	r3, [r4, #24]
 800867c:	60a3      	str	r3, [r4, #8]
 800867e:	89a3      	ldrh	r3, [r4, #12]
 8008680:	071a      	lsls	r2, r3, #28
 8008682:	d501      	bpl.n	8008688 <__swbuf_r+0x20>
 8008684:	6923      	ldr	r3, [r4, #16]
 8008686:	b943      	cbnz	r3, 800869a <__swbuf_r+0x32>
 8008688:	4621      	mov	r1, r4
 800868a:	4628      	mov	r0, r5
 800868c:	f000 f82a 	bl	80086e4 <__swsetup_r>
 8008690:	b118      	cbz	r0, 800869a <__swbuf_r+0x32>
 8008692:	f04f 37ff 	mov.w	r7, #4294967295
 8008696:	4638      	mov	r0, r7
 8008698:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800869a:	6823      	ldr	r3, [r4, #0]
 800869c:	6922      	ldr	r2, [r4, #16]
 800869e:	1a98      	subs	r0, r3, r2
 80086a0:	6963      	ldr	r3, [r4, #20]
 80086a2:	b2f6      	uxtb	r6, r6
 80086a4:	4283      	cmp	r3, r0
 80086a6:	4637      	mov	r7, r6
 80086a8:	dc05      	bgt.n	80086b6 <__swbuf_r+0x4e>
 80086aa:	4621      	mov	r1, r4
 80086ac:	4628      	mov	r0, r5
 80086ae:	f7ff f8fd 	bl	80078ac <_fflush_r>
 80086b2:	2800      	cmp	r0, #0
 80086b4:	d1ed      	bne.n	8008692 <__swbuf_r+0x2a>
 80086b6:	68a3      	ldr	r3, [r4, #8]
 80086b8:	3b01      	subs	r3, #1
 80086ba:	60a3      	str	r3, [r4, #8]
 80086bc:	6823      	ldr	r3, [r4, #0]
 80086be:	1c5a      	adds	r2, r3, #1
 80086c0:	6022      	str	r2, [r4, #0]
 80086c2:	701e      	strb	r6, [r3, #0]
 80086c4:	6962      	ldr	r2, [r4, #20]
 80086c6:	1c43      	adds	r3, r0, #1
 80086c8:	429a      	cmp	r2, r3
 80086ca:	d004      	beq.n	80086d6 <__swbuf_r+0x6e>
 80086cc:	89a3      	ldrh	r3, [r4, #12]
 80086ce:	07db      	lsls	r3, r3, #31
 80086d0:	d5e1      	bpl.n	8008696 <__swbuf_r+0x2e>
 80086d2:	2e0a      	cmp	r6, #10
 80086d4:	d1df      	bne.n	8008696 <__swbuf_r+0x2e>
 80086d6:	4621      	mov	r1, r4
 80086d8:	4628      	mov	r0, r5
 80086da:	f7ff f8e7 	bl	80078ac <_fflush_r>
 80086de:	2800      	cmp	r0, #0
 80086e0:	d0d9      	beq.n	8008696 <__swbuf_r+0x2e>
 80086e2:	e7d6      	b.n	8008692 <__swbuf_r+0x2a>

080086e4 <__swsetup_r>:
 80086e4:	b538      	push	{r3, r4, r5, lr}
 80086e6:	4b29      	ldr	r3, [pc, #164]	@ (800878c <__swsetup_r+0xa8>)
 80086e8:	4605      	mov	r5, r0
 80086ea:	6818      	ldr	r0, [r3, #0]
 80086ec:	460c      	mov	r4, r1
 80086ee:	b118      	cbz	r0, 80086f8 <__swsetup_r+0x14>
 80086f0:	6a03      	ldr	r3, [r0, #32]
 80086f2:	b90b      	cbnz	r3, 80086f8 <__swsetup_r+0x14>
 80086f4:	f7fc fa98 	bl	8004c28 <__sinit>
 80086f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80086fc:	0719      	lsls	r1, r3, #28
 80086fe:	d422      	bmi.n	8008746 <__swsetup_r+0x62>
 8008700:	06da      	lsls	r2, r3, #27
 8008702:	d407      	bmi.n	8008714 <__swsetup_r+0x30>
 8008704:	2209      	movs	r2, #9
 8008706:	602a      	str	r2, [r5, #0]
 8008708:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800870c:	81a3      	strh	r3, [r4, #12]
 800870e:	f04f 30ff 	mov.w	r0, #4294967295
 8008712:	e033      	b.n	800877c <__swsetup_r+0x98>
 8008714:	0758      	lsls	r0, r3, #29
 8008716:	d512      	bpl.n	800873e <__swsetup_r+0x5a>
 8008718:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800871a:	b141      	cbz	r1, 800872e <__swsetup_r+0x4a>
 800871c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008720:	4299      	cmp	r1, r3
 8008722:	d002      	beq.n	800872a <__swsetup_r+0x46>
 8008724:	4628      	mov	r0, r5
 8008726:	f7fd fab7 	bl	8005c98 <_free_r>
 800872a:	2300      	movs	r3, #0
 800872c:	6363      	str	r3, [r4, #52]	@ 0x34
 800872e:	89a3      	ldrh	r3, [r4, #12]
 8008730:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008734:	81a3      	strh	r3, [r4, #12]
 8008736:	2300      	movs	r3, #0
 8008738:	6063      	str	r3, [r4, #4]
 800873a:	6923      	ldr	r3, [r4, #16]
 800873c:	6023      	str	r3, [r4, #0]
 800873e:	89a3      	ldrh	r3, [r4, #12]
 8008740:	f043 0308 	orr.w	r3, r3, #8
 8008744:	81a3      	strh	r3, [r4, #12]
 8008746:	6923      	ldr	r3, [r4, #16]
 8008748:	b94b      	cbnz	r3, 800875e <__swsetup_r+0x7a>
 800874a:	89a3      	ldrh	r3, [r4, #12]
 800874c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008750:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008754:	d003      	beq.n	800875e <__swsetup_r+0x7a>
 8008756:	4621      	mov	r1, r4
 8008758:	4628      	mov	r0, r5
 800875a:	f7ff f920 	bl	800799e <__smakebuf_r>
 800875e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008762:	f013 0201 	ands.w	r2, r3, #1
 8008766:	d00a      	beq.n	800877e <__swsetup_r+0x9a>
 8008768:	2200      	movs	r2, #0
 800876a:	60a2      	str	r2, [r4, #8]
 800876c:	6962      	ldr	r2, [r4, #20]
 800876e:	4252      	negs	r2, r2
 8008770:	61a2      	str	r2, [r4, #24]
 8008772:	6922      	ldr	r2, [r4, #16]
 8008774:	b942      	cbnz	r2, 8008788 <__swsetup_r+0xa4>
 8008776:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800877a:	d1c5      	bne.n	8008708 <__swsetup_r+0x24>
 800877c:	bd38      	pop	{r3, r4, r5, pc}
 800877e:	0799      	lsls	r1, r3, #30
 8008780:	bf58      	it	pl
 8008782:	6962      	ldrpl	r2, [r4, #20]
 8008784:	60a2      	str	r2, [r4, #8]
 8008786:	e7f4      	b.n	8008772 <__swsetup_r+0x8e>
 8008788:	2000      	movs	r0, #0
 800878a:	e7f7      	b.n	800877c <__swsetup_r+0x98>
 800878c:	20000020 	.word	0x20000020

08008790 <_raise_r>:
 8008790:	291f      	cmp	r1, #31
 8008792:	b538      	push	{r3, r4, r5, lr}
 8008794:	4605      	mov	r5, r0
 8008796:	460c      	mov	r4, r1
 8008798:	d904      	bls.n	80087a4 <_raise_r+0x14>
 800879a:	2316      	movs	r3, #22
 800879c:	6003      	str	r3, [r0, #0]
 800879e:	f04f 30ff 	mov.w	r0, #4294967295
 80087a2:	bd38      	pop	{r3, r4, r5, pc}
 80087a4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80087a6:	b112      	cbz	r2, 80087ae <_raise_r+0x1e>
 80087a8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80087ac:	b94b      	cbnz	r3, 80087c2 <_raise_r+0x32>
 80087ae:	4628      	mov	r0, r5
 80087b0:	f000 f830 	bl	8008814 <_getpid_r>
 80087b4:	4622      	mov	r2, r4
 80087b6:	4601      	mov	r1, r0
 80087b8:	4628      	mov	r0, r5
 80087ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80087be:	f000 b817 	b.w	80087f0 <_kill_r>
 80087c2:	2b01      	cmp	r3, #1
 80087c4:	d00a      	beq.n	80087dc <_raise_r+0x4c>
 80087c6:	1c59      	adds	r1, r3, #1
 80087c8:	d103      	bne.n	80087d2 <_raise_r+0x42>
 80087ca:	2316      	movs	r3, #22
 80087cc:	6003      	str	r3, [r0, #0]
 80087ce:	2001      	movs	r0, #1
 80087d0:	e7e7      	b.n	80087a2 <_raise_r+0x12>
 80087d2:	2100      	movs	r1, #0
 80087d4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80087d8:	4620      	mov	r0, r4
 80087da:	4798      	blx	r3
 80087dc:	2000      	movs	r0, #0
 80087de:	e7e0      	b.n	80087a2 <_raise_r+0x12>

080087e0 <raise>:
 80087e0:	4b02      	ldr	r3, [pc, #8]	@ (80087ec <raise+0xc>)
 80087e2:	4601      	mov	r1, r0
 80087e4:	6818      	ldr	r0, [r3, #0]
 80087e6:	f7ff bfd3 	b.w	8008790 <_raise_r>
 80087ea:	bf00      	nop
 80087ec:	20000020 	.word	0x20000020

080087f0 <_kill_r>:
 80087f0:	b538      	push	{r3, r4, r5, lr}
 80087f2:	4d07      	ldr	r5, [pc, #28]	@ (8008810 <_kill_r+0x20>)
 80087f4:	2300      	movs	r3, #0
 80087f6:	4604      	mov	r4, r0
 80087f8:	4608      	mov	r0, r1
 80087fa:	4611      	mov	r1, r2
 80087fc:	602b      	str	r3, [r5, #0]
 80087fe:	f7f8 fe73 	bl	80014e8 <_kill>
 8008802:	1c43      	adds	r3, r0, #1
 8008804:	d102      	bne.n	800880c <_kill_r+0x1c>
 8008806:	682b      	ldr	r3, [r5, #0]
 8008808:	b103      	cbz	r3, 800880c <_kill_r+0x1c>
 800880a:	6023      	str	r3, [r4, #0]
 800880c:	bd38      	pop	{r3, r4, r5, pc}
 800880e:	bf00      	nop
 8008810:	200004d8 	.word	0x200004d8

08008814 <_getpid_r>:
 8008814:	f7f8 be60 	b.w	80014d8 <_getpid>

08008818 <_init>:
 8008818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800881a:	bf00      	nop
 800881c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800881e:	bc08      	pop	{r3}
 8008820:	469e      	mov	lr, r3
 8008822:	4770      	bx	lr

08008824 <_fini>:
 8008824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008826:	bf00      	nop
 8008828:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800882a:	bc08      	pop	{r3}
 800882c:	469e      	mov	lr, r3
 800882e:	4770      	bx	lr
