{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 29 11:58:01 2010 " "Info: Processing started: Wed Sep 29 11:58:01 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab2 -c Lab2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab2 -c Lab2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "I8051_ROM:inst\|data\[7\] " "Warning: Node \"I8051_ROM:inst\|data\[7\]\" is a latch" {  } { { "wimp51_rom_ref.vhd" "" { Text "S:/CpE 214/Lab2/wimp51_rom_ref.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I8051_ROM:inst\|data\[0\] " "Warning: Node \"I8051_ROM:inst\|data\[0\]\" is a latch" {  } { { "wimp51_rom_ref.vhd" "" { Text "S:/CpE 214/Lab2/wimp51_rom_ref.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I8051_ROM:inst\|data\[3\] " "Warning: Node \"I8051_ROM:inst\|data\[3\]\" is a latch" {  } { { "wimp51_rom_ref.vhd" "" { Text "S:/CpE 214/Lab2/wimp51_rom_ref.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I8051_ROM:inst\|data\[1\] " "Warning: Node \"I8051_ROM:inst\|data\[1\]\" is a latch" {  } { { "wimp51_rom_ref.vhd" "" { Text "S:/CpE 214/Lab2/wimp51_rom_ref.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I8051_ROM:inst\|data\[4\] " "Warning: Node \"I8051_ROM:inst\|data\[4\]\" is a latch" {  } { { "wimp51_rom_ref.vhd" "" { Text "S:/CpE 214/Lab2/wimp51_rom_ref.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I8051_ROM:inst\|data\[2\] " "Warning: Node \"I8051_ROM:inst\|data\[2\]\" is a latch" {  } { { "wimp51_rom_ref.vhd" "" { Text "S:/CpE 214/Lab2/wimp51_rom_ref.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I8051_ROM:inst\|data\[5\] " "Warning: Node \"I8051_ROM:inst\|data\[5\]\" is a latch" {  } { { "wimp51_rom_ref.vhd" "" { Text "S:/CpE 214/Lab2/wimp51_rom_ref.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I8051_ROM:inst\|data\[6\] " "Warning: Node \"I8051_ROM:inst\|data\[6\]\" is a latch" {  } { { "wimp51_rom_ref.vhd" "" { Text "S:/CpE 214/Lab2/wimp51_rom_ref.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "TopLevel.bdf" "" { Schematic "S:/CpE 214/Lab2/TopLevel.bdf" { { 192 64 232 208 "clk" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "17 " "Warning: Found 17 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "wimp51:inst3\|ir_out_6 " "Info: Detected ripple clock \"wimp51:inst3\|ir_out_6\" as buffer" {  } { { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 2704 11 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wimp51:inst3\|ir_out_6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "wimp51:inst3\|ir_out_5 " "Info: Detected ripple clock \"wimp51:inst3\|ir_out_5\" as buffer" {  } { { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 2718 11 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wimp51:inst3\|ir_out_5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "wimp51:inst3\|nx423 " "Info: Detected gated clock \"wimp51:inst3\|nx423\" as buffer" {  } { { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 3347 11 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wimp51:inst3\|nx423" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "wimp51:inst3\|ir_out_2 " "Info: Detected ripple clock \"wimp51:inst3\|ir_out_2\" as buffer" {  } { { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 2763 11 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wimp51:inst3\|ir_out_2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "wimp51:inst3\|nx415 " "Info: Detected gated clock \"wimp51:inst3\|nx415\" as buffer" {  } { { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 3314 11 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wimp51:inst3\|nx415" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "wimp51:inst3\|ir_out_4 " "Info: Detected ripple clock \"wimp51:inst3\|ir_out_4\" as buffer" {  } { { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 2734 11 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wimp51:inst3\|ir_out_4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "wimp51:inst3\|nx411 " "Info: Detected gated clock \"wimp51:inst3\|nx411\" as buffer" {  } { { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 3295 11 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wimp51:inst3\|nx411" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "wimp51:inst3\|ir_out_1 " "Info: Detected ripple clock \"wimp51:inst3\|ir_out_1\" as buffer" {  } { { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 2774 11 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wimp51:inst3\|ir_out_1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "wimp51:inst3\|ir_out_3 " "Info: Detected ripple clock \"wimp51:inst3\|ir_out_3\" as buffer" {  } { { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 2749 11 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wimp51:inst3\|ir_out_3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "wimp51:inst3\|ir_out_0 " "Info: Detected ripple clock \"wimp51:inst3\|ir_out_0\" as buffer" {  } { { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 2785 11 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wimp51:inst3\|ir_out_0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "wimp51:inst3\|nx407 " "Info: Detected gated clock \"wimp51:inst3\|nx407\" as buffer" {  } { { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 3279 11 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wimp51:inst3\|nx407" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "wimp51:inst3\|a_2_dup_268 " "Info: Detected gated clock \"wimp51:inst3\|a_2_dup_268\" as buffer" {  } { { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 3160 11 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wimp51:inst3\|a_2_dup_268" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "wimp51:inst3\|a_1_dup_269 " "Info: Detected gated clock \"wimp51:inst3\|a_1_dup_269\" as buffer" {  } { { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 3166 11 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wimp51:inst3\|a_1_dup_269" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "wimp51:inst3\|psen_n_dup0 " "Info: Detected gated clock \"wimp51:inst3\|psen_n_dup0\" as buffer" {  } { { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 3243 11 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wimp51:inst3\|psen_n_dup0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "wimp51:inst3\|ir_out_7 " "Info: Detected ripple clock \"wimp51:inst3\|ir_out_7\" as buffer" {  } { { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 2687 11 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wimp51:inst3\|ir_out_7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "wimp51:inst3\|CU_state_0 " "Info: Detected ripple clock \"wimp51:inst3\|CU_state_0\" as buffer" {  } { { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 2897 11 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wimp51:inst3\|CU_state_0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "wimp51:inst3\|CU_state_1 " "Info: Detected ripple clock \"wimp51:inst3\|CU_state_1\" as buffer" {  } { { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 2876 11 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wimp51:inst3\|CU_state_1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register I8051_ROM:inst\|data\[6\] register wimp51:inst3\|ir_out_6 141.2 MHz 7.082 ns Internal " "Info: Clock \"clk\" has Internal fmax of 141.2 MHz between source register \"I8051_ROM:inst\|data\[6\]\" and destination register \"wimp51:inst3\|ir_out_6\" (period= 7.082 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.084 ns + Longest register register " "Info: + Longest register to register delay is 0.084 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns I8051_ROM:inst\|data\[6\] 1 REG LCCOMB_X51_Y24_N18 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X51_Y24_N18; Fanout = 10; REG Node = 'I8051_ROM:inst\|data\[6\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { I8051_ROM:inst|data[6] } "NODE_NAME" } } { "wimp51_rom_ref.vhd" "" { Text "S:/CpE 214/Lab2/wimp51_rom_ref.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.084 ns wimp51:inst3\|ir_out_6 2 REG LCFF_X51_Y24_N19 11 " "Info: 2: + IC(0.000 ns) + CELL(0.084 ns) = 0.084 ns; Loc. = LCFF_X51_Y24_N19; Fanout = 11; REG Node = 'wimp51:inst3\|ir_out_6'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { I8051_ROM:inst|data[6] wimp51:inst3|ir_out_6 } "NODE_NAME" } } { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 2704 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.084 ns ( 100.00 % ) " "Info: Total cell delay = 0.084 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { I8051_ROM:inst|data[6] wimp51:inst3|ir_out_6 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.084 ns" { I8051_ROM:inst|data[6] {} wimp51:inst3|ir_out_6 {} } { 0.000ns 0.000ns } { 0.000ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.034 ns - Smallest " "Info: - Smallest clock skew is -7.034 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.793 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns clk 1 CLK PIN_G26 99 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 99; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TopLevel.bdf" "" { Schematic "S:/CpE 214/Lab2/TopLevel.bdf" { { 192 64 232 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.394 ns) + CELL(0.537 ns) 2.793 ns wimp51:inst3\|ir_out_6 2 REG LCFF_X51_Y24_N19 11 " "Info: 2: + IC(1.394 ns) + CELL(0.537 ns) = 2.793 ns; Loc. = LCFF_X51_Y24_N19; Fanout = 11; REG Node = 'wimp51:inst3\|ir_out_6'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.931 ns" { clk wimp51:inst3|ir_out_6 } "NODE_NAME" } } { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 2704 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 50.09 % ) " "Info: Total cell delay = 1.399 ns ( 50.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.394 ns ( 49.91 % ) " "Info: Total interconnect delay = 1.394 ns ( 49.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clk wimp51:inst3|ir_out_6 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { clk {} clk~combout {} wimp51:inst3|ir_out_6 {} } { 0.000ns 0.000ns 1.394ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.827 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 9.827 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns clk 1 CLK PIN_G26 99 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 99; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TopLevel.bdf" "" { Schematic "S:/CpE 214/Lab2/TopLevel.bdf" { { 192 64 232 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.394 ns) + CELL(0.787 ns) 3.043 ns wimp51:inst3\|ir_out_5 2 REG LCFF_X51_Y24_N5 13 " "Info: 2: + IC(1.394 ns) + CELL(0.787 ns) = 3.043 ns; Loc. = LCFF_X51_Y24_N5; Fanout = 13; REG Node = 'wimp51:inst3\|ir_out_5'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.181 ns" { clk wimp51:inst3|ir_out_5 } "NODE_NAME" } } { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 2718 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.388 ns) 3.767 ns wimp51:inst3\|nx415 3 COMB LCCOMB_X51_Y24_N8 1 " "Info: 3: + IC(0.336 ns) + CELL(0.388 ns) = 3.767 ns; Loc. = LCCOMB_X51_Y24_N8; Fanout = 1; COMB Node = 'wimp51:inst3\|nx415'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.724 ns" { wimp51:inst3|ir_out_5 wimp51:inst3|nx415 } "NODE_NAME" } } { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 3314 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.416 ns) 4.445 ns wimp51:inst3\|nx407 4 COMB LCCOMB_X51_Y24_N28 1 " "Info: 4: + IC(0.262 ns) + CELL(0.416 ns) = 4.445 ns; Loc. = LCCOMB_X51_Y24_N28; Fanout = 1; COMB Node = 'wimp51:inst3\|nx407'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.678 ns" { wimp51:inst3|nx415 wimp51:inst3|nx407 } "NODE_NAME" } } { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 3279 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.438 ns) 5.344 ns wimp51:inst3\|a_1_dup_269 5 COMB LCCOMB_X51_Y24_N6 10 " "Info: 5: + IC(0.461 ns) + CELL(0.438 ns) = 5.344 ns; Loc. = LCCOMB_X51_Y24_N6; Fanout = 10; COMB Node = 'wimp51:inst3\|a_1_dup_269'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.899 ns" { wimp51:inst3|nx407 wimp51:inst3|a_1_dup_269 } "NODE_NAME" } } { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 3166 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.437 ns) 6.511 ns wimp51:inst3\|psen_n_dup0 6 COMB LCCOMB_X53_Y24_N14 2 " "Info: 6: + IC(0.730 ns) + CELL(0.437 ns) = 6.511 ns; Loc. = LCCOMB_X53_Y24_N14; Fanout = 2; COMB Node = 'wimp51:inst3\|psen_n_dup0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.167 ns" { wimp51:inst3|a_1_dup_269 wimp51:inst3|psen_n_dup0 } "NODE_NAME" } } { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 3243 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.816 ns) + CELL(0.000 ns) 8.327 ns wimp51:inst3\|psen_n_dup0~clkctrl 7 COMB CLKCTRL_G5 8 " "Info: 7: + IC(1.816 ns) + CELL(0.000 ns) = 8.327 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'wimp51:inst3\|psen_n_dup0~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.816 ns" { wimp51:inst3|psen_n_dup0 wimp51:inst3|psen_n_dup0~clkctrl } "NODE_NAME" } } { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 3243 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.350 ns) + CELL(0.150 ns) 9.827 ns I8051_ROM:inst\|data\[6\] 8 REG LCCOMB_X51_Y24_N18 10 " "Info: 8: + IC(1.350 ns) + CELL(0.150 ns) = 9.827 ns; Loc. = LCCOMB_X51_Y24_N18; Fanout = 10; REG Node = 'I8051_ROM:inst\|data\[6\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { wimp51:inst3|psen_n_dup0~clkctrl I8051_ROM:inst|data[6] } "NODE_NAME" } } { "wimp51_rom_ref.vhd" "" { Text "S:/CpE 214/Lab2/wimp51_rom_ref.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.478 ns ( 35.39 % ) " "Info: Total cell delay = 3.478 ns ( 35.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.349 ns ( 64.61 % ) " "Info: Total interconnect delay = 6.349 ns ( 64.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.827 ns" { clk wimp51:inst3|ir_out_5 wimp51:inst3|nx415 wimp51:inst3|nx407 wimp51:inst3|a_1_dup_269 wimp51:inst3|psen_n_dup0 wimp51:inst3|psen_n_dup0~clkctrl I8051_ROM:inst|data[6] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.827 ns" { clk {} clk~combout {} wimp51:inst3|ir_out_5 {} wimp51:inst3|nx415 {} wimp51:inst3|nx407 {} wimp51:inst3|a_1_dup_269 {} wimp51:inst3|psen_n_dup0 {} wimp51:inst3|psen_n_dup0~clkctrl {} I8051_ROM:inst|data[6] {} } { 0.000ns 0.000ns 1.394ns 0.336ns 0.262ns 0.461ns 0.730ns 1.816ns 1.350ns } { 0.000ns 0.862ns 0.787ns 0.388ns 0.416ns 0.438ns 0.437ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clk wimp51:inst3|ir_out_6 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { clk {} clk~combout {} wimp51:inst3|ir_out_6 {} } { 0.000ns 0.000ns 1.394ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.827 ns" { clk wimp51:inst3|ir_out_5 wimp51:inst3|nx415 wimp51:inst3|nx407 wimp51:inst3|a_1_dup_269 wimp51:inst3|psen_n_dup0 wimp51:inst3|psen_n_dup0~clkctrl I8051_ROM:inst|data[6] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.827 ns" { clk {} clk~combout {} wimp51:inst3|ir_out_5 {} wimp51:inst3|nx415 {} wimp51:inst3|nx407 {} wimp51:inst3|a_1_dup_269 {} wimp51:inst3|psen_n_dup0 {} wimp51:inst3|psen_n_dup0~clkctrl {} I8051_ROM:inst|data[6] {} } { 0.000ns 0.000ns 1.394ns 0.336ns 0.262ns 0.461ns 0.730ns 1.816ns 1.350ns } { 0.000ns 0.862ns 0.787ns 0.388ns 0.416ns 0.438ns 0.437ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "wimp51_rom_ref.vhd" "" { Text "S:/CpE 214/Lab2/wimp51_rom_ref.vhd" 48 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 2704 11 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { I8051_ROM:inst|data[6] wimp51:inst3|ir_out_6 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.084 ns" { I8051_ROM:inst|data[6] {} wimp51:inst3|ir_out_6 {} } { 0.000ns 0.000ns } { 0.000ns 0.084ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clk wimp51:inst3|ir_out_6 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { clk {} clk~combout {} wimp51:inst3|ir_out_6 {} } { 0.000ns 0.000ns 1.394ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.827 ns" { clk wimp51:inst3|ir_out_5 wimp51:inst3|nx415 wimp51:inst3|nx407 wimp51:inst3|a_1_dup_269 wimp51:inst3|psen_n_dup0 wimp51:inst3|psen_n_dup0~clkctrl I8051_ROM:inst|data[6] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.827 ns" { clk {} clk~combout {} wimp51:inst3|ir_out_5 {} wimp51:inst3|nx415 {} wimp51:inst3|nx407 {} wimp51:inst3|a_1_dup_269 {} wimp51:inst3|psen_n_dup0 {} wimp51:inst3|psen_n_dup0~clkctrl {} I8051_ROM:inst|data[6] {} } { 0.000ns 0.000ns 1.394ns 0.336ns 0.262ns 0.461ns 0.730ns 1.816ns 1.350ns } { 0.000ns 0.862ns 0.787ns 0.388ns 0.416ns 0.438ns 0.437ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 72 " "Warning: Circuit may not operate. Detected 72 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "wimp51:inst3\|addr_dup0_1 I8051_ROM:inst\|data\[2\] clk 1.707 ns " "Info: Found hold time violation between source  pin or register \"wimp51:inst3\|addr_dup0_1\" and destination pin or register \"I8051_ROM:inst\|data\[2\]\" for clock \"clk\" (Hold time is 1.707 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.467 ns + Largest " "Info: + Largest clock skew is 4.467 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.841 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns clk 1 CLK PIN_G26 99 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 99; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TopLevel.bdf" "" { Schematic "S:/CpE 214/Lab2/TopLevel.bdf" { { 192 64 232 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.394 ns) + CELL(0.787 ns) 3.043 ns wimp51:inst3\|ir_out_5 2 REG LCFF_X51_Y24_N5 13 " "Info: 2: + IC(1.394 ns) + CELL(0.787 ns) = 3.043 ns; Loc. = LCFF_X51_Y24_N5; Fanout = 13; REG Node = 'wimp51:inst3\|ir_out_5'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.181 ns" { clk wimp51:inst3|ir_out_5 } "NODE_NAME" } } { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 2718 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.388 ns) 3.767 ns wimp51:inst3\|nx415 3 COMB LCCOMB_X51_Y24_N8 1 " "Info: 3: + IC(0.336 ns) + CELL(0.388 ns) = 3.767 ns; Loc. = LCCOMB_X51_Y24_N8; Fanout = 1; COMB Node = 'wimp51:inst3\|nx415'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.724 ns" { wimp51:inst3|ir_out_5 wimp51:inst3|nx415 } "NODE_NAME" } } { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 3314 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.416 ns) 4.445 ns wimp51:inst3\|nx407 4 COMB LCCOMB_X51_Y24_N28 1 " "Info: 4: + IC(0.262 ns) + CELL(0.416 ns) = 4.445 ns; Loc. = LCCOMB_X51_Y24_N28; Fanout = 1; COMB Node = 'wimp51:inst3\|nx407'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.678 ns" { wimp51:inst3|nx415 wimp51:inst3|nx407 } "NODE_NAME" } } { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 3279 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.438 ns) 5.344 ns wimp51:inst3\|a_1_dup_269 5 COMB LCCOMB_X51_Y24_N6 10 " "Info: 5: + IC(0.461 ns) + CELL(0.438 ns) = 5.344 ns; Loc. = LCCOMB_X51_Y24_N6; Fanout = 10; COMB Node = 'wimp51:inst3\|a_1_dup_269'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.899 ns" { wimp51:inst3|nx407 wimp51:inst3|a_1_dup_269 } "NODE_NAME" } } { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 3166 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.437 ns) 6.511 ns wimp51:inst3\|psen_n_dup0 6 COMB LCCOMB_X53_Y24_N14 2 " "Info: 6: + IC(0.730 ns) + CELL(0.437 ns) = 6.511 ns; Loc. = LCCOMB_X53_Y24_N14; Fanout = 2; COMB Node = 'wimp51:inst3\|psen_n_dup0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.167 ns" { wimp51:inst3|a_1_dup_269 wimp51:inst3|psen_n_dup0 } "NODE_NAME" } } { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 3243 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.816 ns) + CELL(0.000 ns) 8.327 ns wimp51:inst3\|psen_n_dup0~clkctrl 7 COMB CLKCTRL_G5 8 " "Info: 7: + IC(1.816 ns) + CELL(0.000 ns) = 8.327 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'wimp51:inst3\|psen_n_dup0~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.816 ns" { wimp51:inst3|psen_n_dup0 wimp51:inst3|psen_n_dup0~clkctrl } "NODE_NAME" } } { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 3243 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.150 ns) 9.841 ns I8051_ROM:inst\|data\[2\] 8 REG LCCOMB_X49_Y24_N12 10 " "Info: 8: + IC(1.364 ns) + CELL(0.150 ns) = 9.841 ns; Loc. = LCCOMB_X49_Y24_N12; Fanout = 10; REG Node = 'I8051_ROM:inst\|data\[2\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { wimp51:inst3|psen_n_dup0~clkctrl I8051_ROM:inst|data[2] } "NODE_NAME" } } { "wimp51_rom_ref.vhd" "" { Text "S:/CpE 214/Lab2/wimp51_rom_ref.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.478 ns ( 35.34 % ) " "Info: Total cell delay = 3.478 ns ( 35.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.363 ns ( 64.66 % ) " "Info: Total interconnect delay = 6.363 ns ( 64.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.841 ns" { clk wimp51:inst3|ir_out_5 wimp51:inst3|nx415 wimp51:inst3|nx407 wimp51:inst3|a_1_dup_269 wimp51:inst3|psen_n_dup0 wimp51:inst3|psen_n_dup0~clkctrl I8051_ROM:inst|data[2] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.841 ns" { clk {} clk~combout {} wimp51:inst3|ir_out_5 {} wimp51:inst3|nx415 {} wimp51:inst3|nx407 {} wimp51:inst3|a_1_dup_269 {} wimp51:inst3|psen_n_dup0 {} wimp51:inst3|psen_n_dup0~clkctrl {} I8051_ROM:inst|data[2] {} } { 0.000ns 0.000ns 1.394ns 0.336ns 0.262ns 0.461ns 0.730ns 1.816ns 1.364ns } { 0.000ns 0.862ns 0.787ns 0.388ns 0.416ns 0.438ns 0.437ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.374 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 5.374 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns clk 1 CLK PIN_G26 99 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 99; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TopLevel.bdf" "" { Schematic "S:/CpE 214/Lab2/TopLevel.bdf" { { 192 64 232 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.975 ns) + CELL(0.537 ns) 5.374 ns wimp51:inst3\|addr_dup0_1 2 REG LCFF_X55_Y24_N17 22 " "Info: 2: + IC(3.975 ns) + CELL(0.537 ns) = 5.374 ns; Loc. = LCFF_X55_Y24_N17; Fanout = 22; REG Node = 'wimp51:inst3\|addr_dup0_1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.512 ns" { clk wimp51:inst3|addr_dup0_1 } "NODE_NAME" } } { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 2866 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 26.03 % ) " "Info: Total cell delay = 1.399 ns ( 26.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.975 ns ( 73.97 % ) " "Info: Total interconnect delay = 3.975 ns ( 73.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.374 ns" { clk wimp51:inst3|addr_dup0_1 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.374 ns" { clk {} clk~combout {} wimp51:inst3|addr_dup0_1 {} } { 0.000ns 0.000ns 3.975ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.841 ns" { clk wimp51:inst3|ir_out_5 wimp51:inst3|nx415 wimp51:inst3|nx407 wimp51:inst3|a_1_dup_269 wimp51:inst3|psen_n_dup0 wimp51:inst3|psen_n_dup0~clkctrl I8051_ROM:inst|data[2] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.841 ns" { clk {} clk~combout {} wimp51:inst3|ir_out_5 {} wimp51:inst3|nx415 {} wimp51:inst3|nx407 {} wimp51:inst3|a_1_dup_269 {} wimp51:inst3|psen_n_dup0 {} wimp51:inst3|psen_n_dup0~clkctrl {} I8051_ROM:inst|data[2] {} } { 0.000ns 0.000ns 1.394ns 0.336ns 0.262ns 0.461ns 0.730ns 1.816ns 1.364ns } { 0.000ns 0.862ns 0.787ns 0.388ns 0.416ns 0.438ns 0.437ns 0.000ns 0.150ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.374 ns" { clk wimp51:inst3|addr_dup0_1 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.374 ns" { clk {} clk~combout {} wimp51:inst3|addr_dup0_1 {} } { 0.000ns 0.000ns 3.975ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 2866 11 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.510 ns - Shortest register register " "Info: - Shortest register to register delay is 2.510 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns wimp51:inst3\|addr_dup0_1 1 REG LCFF_X55_Y24_N17 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X55_Y24_N17; Fanout = 22; REG Node = 'wimp51:inst3\|addr_dup0_1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { wimp51:inst3|addr_dup0_1 } "NODE_NAME" } } { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 2866 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.311 ns) + CELL(0.150 ns) 1.461 ns I8051_ROM:inst\|Mux5~39 2 COMB LCCOMB_X49_Y20_N26 1 " "Info: 2: + IC(1.311 ns) + CELL(0.150 ns) = 1.461 ns; Loc. = LCCOMB_X49_Y20_N26; Fanout = 1; COMB Node = 'I8051_ROM:inst\|Mux5~39'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.461 ns" { wimp51:inst3|addr_dup0_1 I8051_ROM:inst|Mux5~39 } "NODE_NAME" } } { "wimp51_rom_ref.vhd" "" { Text "S:/CpE 214/Lab2/wimp51_rom_ref.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.275 ns) 2.510 ns I8051_ROM:inst\|data\[2\] 3 REG LCCOMB_X49_Y24_N12 10 " "Info: 3: + IC(0.774 ns) + CELL(0.275 ns) = 2.510 ns; Loc. = LCCOMB_X49_Y24_N12; Fanout = 10; REG Node = 'I8051_ROM:inst\|data\[2\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.049 ns" { I8051_ROM:inst|Mux5~39 I8051_ROM:inst|data[2] } "NODE_NAME" } } { "wimp51_rom_ref.vhd" "" { Text "S:/CpE 214/Lab2/wimp51_rom_ref.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.425 ns ( 16.93 % ) " "Info: Total cell delay = 0.425 ns ( 16.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.085 ns ( 83.07 % ) " "Info: Total interconnect delay = 2.085 ns ( 83.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.510 ns" { wimp51:inst3|addr_dup0_1 I8051_ROM:inst|Mux5~39 I8051_ROM:inst|data[2] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.510 ns" { wimp51:inst3|addr_dup0_1 {} I8051_ROM:inst|Mux5~39 {} I8051_ROM:inst|data[2] {} } { 0.000ns 1.311ns 0.774ns } { 0.000ns 0.150ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "wimp51_rom_ref.vhd" "" { Text "S:/CpE 214/Lab2/wimp51_rom_ref.vhd" 48 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.841 ns" { clk wimp51:inst3|ir_out_5 wimp51:inst3|nx415 wimp51:inst3|nx407 wimp51:inst3|a_1_dup_269 wimp51:inst3|psen_n_dup0 wimp51:inst3|psen_n_dup0~clkctrl I8051_ROM:inst|data[2] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.841 ns" { clk {} clk~combout {} wimp51:inst3|ir_out_5 {} wimp51:inst3|nx415 {} wimp51:inst3|nx407 {} wimp51:inst3|a_1_dup_269 {} wimp51:inst3|psen_n_dup0 {} wimp51:inst3|psen_n_dup0~clkctrl {} I8051_ROM:inst|data[2] {} } { 0.000ns 0.000ns 1.394ns 0.336ns 0.262ns 0.461ns 0.730ns 1.816ns 1.364ns } { 0.000ns 0.862ns 0.787ns 0.388ns 0.416ns 0.438ns 0.437ns 0.000ns 0.150ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.374 ns" { clk wimp51:inst3|addr_dup0_1 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.374 ns" { clk {} clk~combout {} wimp51:inst3|addr_dup0_1 {} } { 0.000ns 0.000ns 3.975ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.510 ns" { wimp51:inst3|addr_dup0_1 I8051_ROM:inst|Mux5~39 I8051_ROM:inst|data[2] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.510 ns" { wimp51:inst3|addr_dup0_1 {} I8051_ROM:inst|Mux5~39 {} I8051_ROM:inst|data[2] {} } { 0.000ns 1.311ns 0.774ns } { 0.000ns 0.150ns 0.275ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk acc0\[4\] wimp51:inst3\|ir_out_4 17.404 ns register " "Info: tco from clock \"clk\" to destination pin \"acc0\[4\]\" through register \"wimp51:inst3\|ir_out_4\" is 17.404 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.902 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns clk 1 CLK PIN_G26 99 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 99; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TopLevel.bdf" "" { Schematic "S:/CpE 214/Lab2/TopLevel.bdf" { { 192 64 232 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.503 ns) + CELL(0.537 ns) 2.902 ns wimp51:inst3\|ir_out_4 2 REG LCFF_X49_Y24_N25 12 " "Info: 2: + IC(1.503 ns) + CELL(0.537 ns) = 2.902 ns; Loc. = LCFF_X49_Y24_N25; Fanout = 12; REG Node = 'wimp51:inst3\|ir_out_4'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.040 ns" { clk wimp51:inst3|ir_out_4 } "NODE_NAME" } } { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 2734 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 48.21 % ) " "Info: Total cell delay = 1.399 ns ( 48.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.503 ns ( 51.79 % ) " "Info: Total interconnect delay = 1.503 ns ( 51.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { clk wimp51:inst3|ir_out_4 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { clk {} clk~combout {} wimp51:inst3|ir_out_4 {} } { 0.000ns 0.000ns 1.503ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 2734 11 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.252 ns + Longest register pin " "Info: + Longest register to pin delay is 14.252 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns wimp51:inst3\|ir_out_4 1 REG LCFF_X49_Y24_N25 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y24_N25; Fanout = 12; REG Node = 'wimp51:inst3\|ir_out_4'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { wimp51:inst3|ir_out_4 } "NODE_NAME" } } { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 2734 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.636 ns) + CELL(0.408 ns) 2.044 ns wimp51:inst3\|nx421 2 COMB LCCOMB_X53_Y24_N10 1 " "Info: 2: + IC(1.636 ns) + CELL(0.408 ns) = 2.044 ns; Loc. = LCCOMB_X53_Y24_N10; Fanout = 1; COMB Node = 'wimp51:inst3\|nx421'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.044 ns" { wimp51:inst3|ir_out_4 wimp51:inst3|nx421 } "NODE_NAME" } } { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 3338 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.413 ns) 3.167 ns wimp51:inst3\|alu_ctl_1 3 COMB LCCOMB_X51_Y24_N30 7 " "Info: 3: + IC(0.710 ns) + CELL(0.413 ns) = 3.167 ns; Loc. = LCCOMB_X51_Y24_N30; Fanout = 7; COMB Node = 'wimp51:inst3\|alu_ctl_1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.123 ns" { wimp51:inst3|nx421 wimp51:inst3|alu_ctl_1 } "NODE_NAME" } } { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 3093 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.150 ns) 4.076 ns wimp51:inst3\|alu:ALU\|nx369 4 COMB LCCOMB_X49_Y24_N22 8 " "Info: 4: + IC(0.759 ns) + CELL(0.150 ns) = 4.076 ns; Loc. = LCCOMB_X49_Y24_N22; Fanout = 8; COMB Node = 'wimp51:inst3\|alu:ALU\|nx369'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { wimp51:inst3|alu_ctl_1 wimp51:inst3|alu:ALU|nx369 } "NODE_NAME" } } { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 537 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.437 ns) 5.522 ns wimp51:inst3\|alu:ALU\|nx383 5 COMB LCCOMB_X49_Y25_N30 1 " "Info: 5: + IC(1.009 ns) + CELL(0.437 ns) = 5.522 ns; Loc. = LCCOMB_X49_Y25_N30; Fanout = 1; COMB Node = 'wimp51:inst3\|alu:ALU\|nx383'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.446 ns" { wimp51:inst3|alu:ALU|nx369 wimp51:inst3|alu:ALU|nx383 } "NODE_NAME" } } { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 600 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.420 ns) 6.186 ns wimp51:inst3\|alu:ALU\|acc_out_1 6 COMB LCCOMB_X49_Y25_N8 9 " "Info: 6: + IC(0.244 ns) + CELL(0.420 ns) = 6.186 ns; Loc. = LCCOMB_X49_Y25_N8; Fanout = 9; COMB Node = 'wimp51:inst3\|alu:ALU\|acc_out_1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { wimp51:inst3|alu:ALU|nx383 wimp51:inst3|alu:ALU|acc_out_1 } "NODE_NAME" } } { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 481 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.416 ns) 7.373 ns Lab2:inst5\|inst15~52 7 COMB LCCOMB_X49_Y25_N26 1 " "Info: 7: + IC(0.771 ns) + CELL(0.416 ns) = 7.373 ns; Loc. = LCCOMB_X49_Y25_N26; Fanout = 1; COMB Node = 'Lab2:inst5\|inst15~52'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.187 ns" { wimp51:inst3|alu:ALU|acc_out_1 Lab2:inst5|inst15~52 } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "S:/CpE 214/Lab2/Lab2.bdf" { { 992 744 808 1040 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.247 ns) + CELL(2.632 ns) 14.252 ns acc0\[4\] 8 PIN PIN_P3 0 " "Info: 8: + IC(4.247 ns) + CELL(2.632 ns) = 14.252 ns; Loc. = PIN_P3; Fanout = 0; PIN Node = 'acc0\[4\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.879 ns" { Lab2:inst5|inst15~52 acc0[4] } "NODE_NAME" } } { "TopLevel.bdf" "" { Schematic "S:/CpE 214/Lab2/TopLevel.bdf" { { 768 1096 1272 784 "acc0\[0..6\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.876 ns ( 34.21 % ) " "Info: Total cell delay = 4.876 ns ( 34.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.376 ns ( 65.79 % ) " "Info: Total interconnect delay = 9.376 ns ( 65.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "14.252 ns" { wimp51:inst3|ir_out_4 wimp51:inst3|nx421 wimp51:inst3|alu_ctl_1 wimp51:inst3|alu:ALU|nx369 wimp51:inst3|alu:ALU|nx383 wimp51:inst3|alu:ALU|acc_out_1 Lab2:inst5|inst15~52 acc0[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "14.252 ns" { wimp51:inst3|ir_out_4 {} wimp51:inst3|nx421 {} wimp51:inst3|alu_ctl_1 {} wimp51:inst3|alu:ALU|nx369 {} wimp51:inst3|alu:ALU|nx383 {} wimp51:inst3|alu:ALU|acc_out_1 {} Lab2:inst5|inst15~52 {} acc0[4] {} } { 0.000ns 1.636ns 0.710ns 0.759ns 1.009ns 0.244ns 0.771ns 4.247ns } { 0.000ns 0.408ns 0.413ns 0.150ns 0.437ns 0.420ns 0.416ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { clk wimp51:inst3|ir_out_4 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { clk {} clk~combout {} wimp51:inst3|ir_out_4 {} } { 0.000ns 0.000ns 1.503ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "14.252 ns" { wimp51:inst3|ir_out_4 wimp51:inst3|nx421 wimp51:inst3|alu_ctl_1 wimp51:inst3|alu:ALU|nx369 wimp51:inst3|alu:ALU|nx383 wimp51:inst3|alu:ALU|acc_out_1 Lab2:inst5|inst15~52 acc0[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "14.252 ns" { wimp51:inst3|ir_out_4 {} wimp51:inst3|nx421 {} wimp51:inst3|alu_ctl_1 {} wimp51:inst3|alu:ALU|nx369 {} wimp51:inst3|alu:ALU|nx383 {} wimp51:inst3|alu:ALU|acc_out_1 {} Lab2:inst5|inst15~52 {} acc0[4] {} } { 0.000ns 1.636ns 0.710ns 0.759ns 1.009ns 0.244ns 0.771ns 4.247ns } { 0.000ns 0.408ns 0.413ns 0.150ns 0.437ns 0.420ns 0.416ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "133 " "Info: Peak virtual memory: 133 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 29 11:58:04 2010 " "Info: Processing ended: Wed Sep 29 11:58:04 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
