{
  'attributes' => {
    'HDLCodeGenStatus' => 0.0,
    'HDL_PATH' => 'C:/FIL/JTAG',
    'Impl_file' => 'ISE Defaults',
    'Impl_file_sgadvanced' => '',
    'Synth_file' => 'XST Defaults',
    'Synth_file_sgadvanced' => '',
    'TEMP' => 'C:/Users/o_cotte/AppData/Local/Temp',
    'TMP' => 'C:/Users/o_cotte/AppData/Local/Temp',
    'Temp' => 'C:/Users/o_cotte/AppData/Local/Temp',
    'Tmp' => 'C:/Users/o_cotte/AppData/Local/Temp',
    'base_system_period_hardware' => 2.0345052083333335,
    'base_system_period_simulink' => 2.0345052083333334E-9,
    'block_icon_display' => 'Default',
    'block_type' => 'sysgen',
    'block_version' => '',
    'ce_clr' => 0.0,
    'clock_domain' => 'default',
    'clock_loc' => 'Fixed',
    'clock_wrapper' => 'Clock Enables',
    'clock_wrapper_sgadvanced' => '',
    'compilation' => 'Atlys_491_52',
    'compilation_lut' => {
      'keys' => [
        'HDL Netlist',
        'Atlys',
        'Atlys_491_52',
      ],
      'values' => [
        'target1',
        'target2',
        'target3',
      ],
    },
    'compilation_target' => 'Atlys_491_52',
    'core_generation' => 1.0,
    'core_generation_sgadvanced' => '',
    'core_is_deployed' => 0.0,
    'coregen_core_generation_tmpdir' => 'C:/Users/o_cotte/AppData/Local/Temp/sysgentmp-o_cotte/cg_wk/c78485218a994fe42',
    'coregen_part_family' => 'spartan6',
    'createTestbench' => 0,
    'create_interface_document' => 'off',
    'dbl_ovrd' => -1.0,
    'dbl_ovrd_sgadvanced' => '',
    'dcm_info' => {},
    'dcm_input_clock_period' => 10.0,
    'deprecated_control' => 'off',
    'deprecated_control_sgadvanced' => '',
    'design' => 'dac_mod_5_sim',
    'design_full_path' => 'C:\\FIL\\JTAG\\DAC_MOD_5_SIM.slx',
    'device' => 'xc6slx45-3csg324',
    'device_speed' => '-3',
    'directory' => 'C:/FIL/JTAG/netlist',
    'dsp_cache_root_path' => 'C:/Users/o_cotte/AppData/Local/Temp/sysgentmp-o_cotte',
    'entityNamingInstrs' => {
      'nameMap' => undef,
      'namesAlreadyUsed' => undef,
    },
    'eval_field' => '0',
    'fileAttributes' => {
      'addsb_11_0_378a84205e17796b.ngc' => { 'producer' => 'coregen', },
      'addsb_11_0_378a84205e17796b.vhd' => { 'producer' => 'coregen', },
      'nonleaf_results.vhd' => { 'producer' => 'nonleafNetlister', },
      'producer' => 'coregen',
    },
    'files' => [
      'xlpersistentdff.ngc',
      'C:/FIL/JTAG/netlist/sysgen/perl_results.vhd',
      'addsb_11_0_378a84205e17796b.ngc',
      'addsb_11_0_378a84205e17796b.vhd',
      'nonleaf_results.vhd',
      'synopsis',
    ],
    'force_scheduling' => 0.0,
    'fxdptinstalled' => 1.0,
    'generateUsing71FrontEnd' => 1,
    'generating_island_subsystem_handle' => 2079.0003662109375,
    'generating_subsystem_handle' => 2079.0003662109375,
    'generation_directory' => './netlist',
    'getimportblock_fcn' => 'xlGetHwcosimBlockName',
    'has_advanced_control' => '0',
    'hdlDir' => 'C:/Xilinx/14.7/ISE_DS/ISE/sysgen/hdl',
    'hdlKind' => 'vhdl',
    'hdl_path' => 'C:/FIL/JTAG',
    'impl_file' => 'ISE Defaults*',
    'incr_netlist' => 'off',
    'incr_netlist_sgadvanced' => '',
    'infoedit' => ' System Generator',
    'isdeployed' => 0,
    'ise_version' => '14.7i',
    'master_sysgen_token_handle' => 2080.0003662109375,
    'matlab' => 'C:/Program Files/MATLAB/R2013b',
    'matlab_fixedpoint' => 1.0,
    'mdlHandle' => 2079.0003662109375,
    'mdlPath' => 'C:/FIL/JTAG/DAC_MOD_5_SIM.mdl',
    'modelDiagnostics' => [
      {
        'count' => 338.0,
        'isMask' => 0.0,
        'type' => 'DAC_MOD_5_SIM Total blocks',
      },
      {
        'count' => 2.0,
        'isMask' => 0.0,
        'type' => 'Constant',
      },
      {
        'count' => 2.0,
        'isMask' => 0.0,
        'type' => 'DataTypeDuplicate',
      },
      {
        'count' => 89.0,
        'isMask' => 0.0,
        'type' => 'Delay',
      },
      {
        'count' => 2.0,
        'isMask' => 0.0,
        'type' => 'DiscretePulseGenerator',
      },
      {
        'count' => 90.0,
        'isMask' => 0.0,
        'type' => 'Gain',
      },
      {
        'count' => 7.0,
        'isMask' => 0.0,
        'type' => 'Inport',
      },
      {
        'count' => 1.0,
        'isMask' => 0.0,
        'type' => 'MultiPortSwitch',
      },
      {
        'count' => 11.0,
        'isMask' => 0.0,
        'type' => 'Outport',
      },
      {
        'count' => 31.0,
        'isMask' => 0.0,
        'type' => 'S-Function',
      },
      {
        'count' => 1.0,
        'isMask' => 0.0,
        'type' => 'SignalSpecification',
      },
      {
        'count' => 8.0,
        'isMask' => 0.0,
        'type' => 'SubSystem',
      },
      {
        'count' => 89.0,
        'isMask' => 0.0,
        'type' => 'Sum',
      },
      {
        'count' => 1.0,
        'isMask' => 0.0,
        'type' => 'Switch',
      },
      {
        'count' => 2.0,
        'isMask' => 0.0,
        'type' => 'Terminator',
      },
      {
        'count' => 1.0,
        'isMask' => 0.0,
        'type' => 'ToWorkspace',
      },
      {
        'count' => 1.0,
        'isMask' => 0.0,
        'type' => 'UnitDelay',
      },
      {
        'count' => 1.0,
        'isMask' => 1.0,
        'type' => 'Counter Limited',
      },
      {
        'count' => 1.0,
        'isMask' => 1.0,
        'type' => 'Data Type Propagation',
      },
      {
        'count' => 3.0,
        'isMask' => 1.0,
        'type' => 'FIR Interpolation',
      },
      {
        'count' => 1.0,
        'isMask' => 1.0,
        'type' => 'Real World Value Increment',
      },
      {
        'count' => 1.0,
        'isMask' => 1.0,
        'type' => 'Sine Wave',
      },
      {
        'count' => 2.0,
        'isMask' => 1.0,
        'type' => 'Upsample',
      },
      {
        'count' => 1.0,
        'isMask' => 1.0,
        'type' => 'Wrap To Zero',
      },
      {
        'count' => 5.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Accumulator Block',
      },
      {
        'count' => 7.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Adder/Subtracter Block',
      },
      {
        'count' => 8.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Constant Multiplier Block',
      },
      {
        'count' => 1.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Gateway In Block',
      },
      {
        'count' => 1.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Gateway Out Block',
      },
      {
        'count' => 1.0,
        'isMask' => 1.0,
        'type' => 'Xilinx System Generator Block',
      },
      {
        'count' => 1.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Threshold Block',
      },
      {
        'count' => 1.0,
        'isMask' => 1.0,
        'type' => 'Xilinx Type Converter Block',
      },
    ],
    'model_globals_initialized' => 1.0,
    'model_path' => 'C:/FIL/JTAG/DAC_MOD_5_SIM.mdl',
    'myxilinx' => 'C:/Xilinx/14.7/ISE_DS/ISE',
    'netlistingWrapupScript' => 'java:com.xilinx.sysgen.netlister.DefaultWrapupNetlister',
    'ngc_files' => [ 'xlpersistentdff.ngc', ],
    'num_sim_cycles' => '8192',
    'package' => 'csg324',
    'part' => 'xc6slx45',
    'partFamily' => 'spartan6',
    'port_data_types_enabled' => 1.0,
    'postgeneration_fcn' => 'atlys_postgeneration',
    'precompile_fcn' => 'xlJTAGPreCompile',
    'preserve_hierarchy' => 0.0,
    'proj_type' => 'Project Navigator',
    'proj_type_sgadvanced' => '',
    'report_true_rates' => 0.0,
    'run_coregen' => 'off',
    'run_coregen_sgadvanced' => '',
    'sample_time_colors_enabled' => 1.0,
    'sampletimecolors' => 1.0,
    'settings_fcn' => 'xlJTAGXFlowSettings',
    'sg_blockgui_xml' => '',
    'sg_icon_stat' => '50,50,-1,-1,token,white,0,07734,right,,[ ],[ ]',
    'sg_list_contents' => '',
    'sg_mask_display' => 'fprintf(\'\',\'COMMENT: begin icon graphics\');
patch([0 50 50 0 0 ],[0 0 50 50 0 ],[1 1 1 ]);
patch([1.6375 16.81 27.31 37.81 48.31 27.31 12.1375 1.6375 ],[36.655 36.655 47.155 36.655 47.155 47.155 47.155 36.655 ],[0.933333 0.203922 0.141176 ]);
patch([12.1375 27.31 16.81 1.6375 12.1375 ],[26.155 26.155 36.655 36.655 26.155 ],[0.698039 0.0313725 0.219608 ]);
patch([1.6375 16.81 27.31 12.1375 1.6375 ],[15.655 15.655 26.155 26.155 15.655 ],[0.933333 0.203922 0.141176 ]);
patch([12.1375 48.31 37.81 27.31 16.81 1.6375 12.1375 ],[5.155 5.155 15.655 5.155 15.655 15.655 5.155 ],[0.698039 0.0313725 0.219608 ]);
fprintf(\'\',\'COMMENT: end icon graphics\');
fprintf(\'\',\'COMMENT: begin icon text\');
fprintf(\'\',\'COMMENT: end icon text\');',
    'sg_version' => '',
    'sggui_pos' => '-1,-1,-1,-1',
    'simulation_island_subsystem_handle' => 2079.0003662109375,
    'simulinkName' => 'parking_lot',
    'simulink_accelerator_running' => 0.0,
    'simulink_debugger_running' => 0.0,
    'simulink_period' => 2.0345052083333334E-9,
    'speed' => '-3',
    'synth_file' => 'XST Defaults*',
    'synthesisTool' => 'XST',
    'synthesis_language' => 'vhdl',
    'synthesis_tool' => 'XST',
    'synthesis_tool_sgadvanced' => '',
    'sysclk_period' => 2.0345052083333335,
    'sysgen' => 'C:/Xilinx/14.7/ISE_DS/ISE/sysgen',
    'sysgenRoot' => 'C:/Xilinx/14.7/ISE_DS/ISE/sysgen',
    'sysgenTokenSettings' => {
      'Impl_file' => 'ISE Defaults',
      'Impl_file_sgadvanced' => '',
      'Synth_file' => 'XST Defaults',
      'Synth_file_sgadvanced' => '',
      'base_system_period_hardware' => 2.0345052083333335,
      'base_system_period_simulink' => 2.0345052083333334E-9,
      'block_icon_display' => 'Default',
      'block_type' => 'sysgen',
      'block_version' => '',
      'ce_clr' => 0.0,
      'clock_loc' => 'Fixed',
      'clock_wrapper' => 'Clock Enables',
      'clock_wrapper_sgadvanced' => '',
      'compilation' => 'Atlys_491_52',
      'compilation_lut' => {
        'keys' => [
          'HDL Netlist',
          'Atlys',
          'Atlys_491_52',
        ],
        'values' => [
          'target1',
          'target2',
          'target3',
        ],
      },
      'core_generation' => 1.0,
      'core_generation_sgadvanced' => '',
      'coregen_part_family' => 'spartan6',
      'create_interface_document' => 'off',
      'dbl_ovrd' => -1.0,
      'dbl_ovrd_sgadvanced' => '',
      'dcm_input_clock_period' => 10.0,
      'deprecated_control' => 'off',
      'deprecated_control_sgadvanced' => '',
      'directory' => './netlist',
      'eval_field' => '0',
      'getimportblock_fcn' => 'xlGetHwcosimBlockName',
      'has_advanced_control' => '0',
      'impl_file' => 'ISE Defaults*',
      'incr_netlist' => 'off',
      'incr_netlist_sgadvanced' => '',
      'infoedit' => ' System Generator',
      'master_sysgen_token_handle' => 2080.0003662109375,
      'package' => 'csg324',
      'part' => 'xc6slx45',
      'postgeneration_fcn' => 'atlys_postgeneration',
      'precompile_fcn' => 'xlJTAGPreCompile',
      'preserve_hierarchy' => 0.0,
      'proj_type' => 'Project Navigator',
      'proj_type_sgadvanced' => '',
      'run_coregen' => 'off',
      'run_coregen_sgadvanced' => '',
      'settings_fcn' => 'xlJTAGXFlowSettings',
      'sg_blockgui_xml' => '',
      'sg_icon_stat' => '50,50,-1,-1,token,white,0,07734,right,,[ ],[ ]',
      'sg_list_contents' => '',
      'sg_mask_display' => 'fprintf(\'\',\'COMMENT: begin icon graphics\');
patch([0 50 50 0 0 ],[0 0 50 50 0 ],[1 1 1 ]);
patch([1.6375 16.81 27.31 37.81 48.31 27.31 12.1375 1.6375 ],[36.655 36.655 47.155 36.655 47.155 47.155 47.155 36.655 ],[0.933333 0.203922 0.141176 ]);
patch([12.1375 27.31 16.81 1.6375 12.1375 ],[26.155 26.155 36.655 36.655 26.155 ],[0.698039 0.0313725 0.219608 ]);
patch([1.6375 16.81 27.31 12.1375 1.6375 ],[15.655 15.655 26.155 26.155 15.655 ],[0.933333 0.203922 0.141176 ]);
patch([12.1375 48.31 37.81 27.31 16.81 1.6375 12.1375 ],[5.155 5.155 15.655 5.155 15.655 15.655 5.155 ],[0.698039 0.0313725 0.219608 ]);
fprintf(\'\',\'COMMENT: end icon graphics\');
fprintf(\'\',\'COMMENT: begin icon text\');
fprintf(\'\',\'COMMENT: end icon text\');',
      'sggui_pos' => '-1,-1,-1,-1',
      'simulation_island_subsystem_handle' => 2079.0003662109375,
      'simulink_period' => 2.0345052083333334E-9,
      'speed' => '-3',
      'synth_file' => 'XST Defaults*',
      'synthesis_language' => 'vhdl',
      'synthesis_tool' => 'XST',
      'synthesis_tool_sgadvanced' => '',
      'sysclk_period' => 2.0345052083333335,
      'testbench' => 0,
      'testbench_sgadvanced' => '',
      'trim_vbits' => 1.0,
      'trim_vbits_sgadvanced' => '',
      'xilinx_device' => 'xc6slx45-3csg324',
      'xilinxfamily' => 'spartan6',
    },
    'sysgen_Root' => 'C:/Xilinx/14.7/ISE_DS/ISE/sysgen',
    'systemClockPeriod' => 2.0345052083333335,
    'tempdir' => 'C:/Users/o_cotte/AppData/Local/Temp',
    'testbench' => 0,
    'testbench_sgadvanced' => '',
    'tmpDir' => 'C:/FIL/JTAG/netlist/sysgen',
    'trim_vbits' => 1.0,
    'trim_vbits_sgadvanced' => '',
    'use_strict_names' => 1,
    'user_tips_enabled' => 0.0,
    'usertemp' => 'C:/Users/o_cotte/AppData/Local/Temp/sysgentmp-o_cotte',
    'using71Netlister' => 1,
    'verilog_files' => [
      'conv_pkg.v',
      'synth_reg.v',
      'synth_reg_w_init.v',
      'convert_type.v',
    ],
    'version' => '',
    'vhdl_files' => [
      'conv_pkg.vhd',
      'synth_reg.vhd',
      'synth_reg_w_init.vhd',
    ],
    'vsimtime' => '18608.666667 ns',
    'xilinx' => 'C:/Xilinx/14.7/ISE_DS/ISE',
    'xilinx_device' => 'xc6slx45-3csg324',
    'xilinx_family' => 'spartan6',
    'xilinx_package' => 'csg324',
    'xilinx_part' => 'xc6slx45',
    'xilinxdevice' => 'xc6slx45-3csg324',
    'xilinxfamily' => 'spartan6',
    'xilinxpart' => 'xc6slx45',
  },
  'entityName' => '',
  'nets' => {
    'ce_1_sg_x0' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'clk_1_sg_x0' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'gateway_in_net' => {
      'hdlType' => 'std_logic_vector(45 downto 0)',
      'width' => 46,
    },
    'gateway_out3_net' => {
      'hdlType' => 'std_logic_vector(1 downto 0)',
      'width' => 2,
    },
  },
  'subblocks' => {
    'dac_mod_5_sim' => {
      'connections' => {
        'ce_1' => 'ce_1_sg_x0',
        'clk_1' => 'clk_1_sg_x0',
        'gateway_in' => 'gateway_in_net',
        'gateway_out3' => 'gateway_out3_net',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'hdlKind' => 'vhdl',
          'isDesign' => 1,
          'simulinkName' => 'DAC_MOD_5_SIM',
        },
        'entityName' => 'dac_mod_5_sim',
        'ports' => {
          'ce_1' => {
            'attributes' => {
              'domain' => '',
              'group' => 1,
              'isCe' => 1,
              'is_subsys_port' => 1,
              'period' => 1.0,
              'subsys_port_index' => '0',
              'type' => 'logic',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'clk_1' => {
            'attributes' => {
              'domain' => '',
              'group' => 1,
              'isClk' => 1,
              'is_subsys_port' => 1,
              'period' => 1.0,
              'subsys_port_index' => '0',
              'type' => 'logic',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'gateway_in' => {
            'attributes' => {
              'bin_pt' => 40,
              'inputFile' => 'dac_mod_5_sim_gateway_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'DAC_MOD_5_SIM/Gateway In',
              'source_block' => 'DAC_MOD_5_SIM',
              'timingConstraint' => 'none',
              'type' => 'Fix_46_40',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(45 downto 0)',
            'width' => 46,
          },
          'gateway_out3' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'dac_mod_5_sim_gateway_out3.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'DAC_MOD_5_SIM/Gateway Out3',
              'source_block' => 'DAC_MOD_5_SIM',
              'timingConstraint' => 'none',
              'type' => 'Fix_2_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(1 downto 0)',
            'width' => 2,
          },
        },
      },
      'entityName' => 'dac_mod_5_sim',
    },
    'default_clock_driver_dac_mod_5_sim' => {
      'connections' => {
        'ce_1' => 'ce_1_sg_x0',
        'clk_1' => 'clk_1_sg_x0',
      },
      'entity' => {
        'attributes' => {
          'domain' => 'default',
          'isClkDriver' => 1,
        },
        'entityName' => 'default_clock_driver_DAC_MOD_5_SIM',
        'ports' => {
          'ce_1' => {
            'attributes' => {
              'domain' => 'default',
              'group' => 1,
              'isCe' => 1,
              'period' => 1.0,
              'type' => 'logic',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'clk_1' => {
            'attributes' => {
              'domain' => 'default',
              'group' => 1,
              'isClk' => 1,
              'period' => 1.0,
              'type' => 'logic',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'default_clock_driver_DAC_MOD_5_SIM',
    },
    'gateway_in' => {
      'connections' => { 'gateway_in' => 'gateway_in_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_in',
        'ports' => {
          'gateway_in' => {
            'attributes' => {
              'bin_pt' => 40,
              'inputFile' => 'dac_mod_5_sim_gateway_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'DAC_MOD_5_SIM/Gateway In/Gateway In',
              'source_block' => 'DAC_MOD_5_SIM/Gateway In',
              'timingConstraint' => 'normal',
              'type' => 'Fix_46_40',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(45 downto 0)',
            'width' => 46,
          },
        },
      },
      'entityName' => 'gateway_in',
    },
    'gateway_out3' => {
      'connections' => { 'gateway_out3' => 'gateway_out3_net', },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'gateway_out3',
        'ports' => {
          'gateway_out3' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'dac_mod_5_sim_gateway_out3.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1.0,
              'port_id' => '0',
              'simulinkName' => 'DAC_MOD_5_SIM/Gateway Out3/Gateway Out3',
              'source_block' => 'DAC_MOD_5_SIM/Gateway Out3',
              'timingConstraint' => 'fast',
              'type' => 'Fix_2_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(1 downto 0)',
            'width' => 2,
          },
        },
      },
      'entityName' => 'gateway_out3',
    },
  },
}
