# do test_script_xtea.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:57 on Apr 08,2020
# vcom -reportprogress 300 ../xtea_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity xtea_top
# -- Compiling architecture rtl of xtea_top
# End time: 17:43:57 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:57 on Apr 08,2020
# vcom -reportprogress 300 ../xtea_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xtea_tb
# -- Compiling architecture tb of xtea_tb
# End time: 17:43:57 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.xtea_tb 
# Start time: 17:43:57 on Apr 08,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.xtea_tb(tb)
# Loading ieee.numeric_std(body)
# Loading work.xtea_top(rtl)
# ** Note: NOTE: Key/data pair 1 passed
#    Time: 2815 ns  Iteration: 0  Instance: /xtea_tb
# ** Note: NOTE: Key/data pair 2 passed
#    Time: 5595 ns  Iteration: 0  Instance: /xtea_tb
# ** Note: NOTE: Key/data pair 3 passed
#    Time: 8375 ns  Iteration: 0  Instance: /xtea_tb
# ** Note: NOTE: All tests passed
#    Time: 8375 ns  Iteration: 0  Instance: /xtea_tb
add wave -position insertpoint sim:/xtea_tb/DUT/*
# End time: 18:10:10 on Apr 08,2020, Elapsed time: 0:26:13
# Errors: 0, Warnings: 0
