
Data_Array.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005b7c  08000298  08000298  00001298  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08005e14  08005e14  00006e14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08005e54  08005e54  00006e54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08005e5c  08005e5c  00006e5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08005e60  08005e60  00006e60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000010  24000000  08005e64  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000a6c  24000010  08005e74  00007010  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24000a7c  08005e74  00007a7c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00007010  2**0
                  CONTENTS, READONLY
 10 .debug_info   00024685  00000000  00000000  0000703e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003b16  00000000  00000000  0002b6c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_loclists 00010f29  00000000  00000000  0002f1d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00001248  00000000  00000000  00040108  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00002023  00000000  00000000  00041350  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00039bfb  00000000  00000000  00043373  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   000270e6  00000000  00000000  0007cf6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0017aba2  00000000  00000000  000a4054  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  0021ebf6  2**0
                  CONTENTS, READONLY
 19 .debug_frame  000034c8  00000000  00000000  0021ec3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 0000007e  00000000  00000000  00222104  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000010 	.word	0x24000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08005dfc 	.word	0x08005dfc

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000014 	.word	0x24000014
 80002d4:	08005dfc 	.word	0x08005dfc

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b96a 	b.w	80005c4 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	460c      	mov	r4, r1
 8000310:	2b00      	cmp	r3, #0
 8000312:	d14e      	bne.n	80003b2 <__udivmoddi4+0xaa>
 8000314:	4694      	mov	ip, r2
 8000316:	458c      	cmp	ip, r1
 8000318:	4686      	mov	lr, r0
 800031a:	fab2 f282 	clz	r2, r2
 800031e:	d962      	bls.n	80003e6 <__udivmoddi4+0xde>
 8000320:	b14a      	cbz	r2, 8000336 <__udivmoddi4+0x2e>
 8000322:	f1c2 0320 	rsb	r3, r2, #32
 8000326:	4091      	lsls	r1, r2
 8000328:	fa20 f303 	lsr.w	r3, r0, r3
 800032c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000330:	4319      	orrs	r1, r3
 8000332:	fa00 fe02 	lsl.w	lr, r0, r2
 8000336:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800033a:	fa1f f68c 	uxth.w	r6, ip
 800033e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000342:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000346:	fb07 1114 	mls	r1, r7, r4, r1
 800034a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800034e:	fb04 f106 	mul.w	r1, r4, r6
 8000352:	4299      	cmp	r1, r3
 8000354:	d90a      	bls.n	800036c <__udivmoddi4+0x64>
 8000356:	eb1c 0303 	adds.w	r3, ip, r3
 800035a:	f104 30ff 	add.w	r0, r4, #4294967295
 800035e:	f080 8112 	bcs.w	8000586 <__udivmoddi4+0x27e>
 8000362:	4299      	cmp	r1, r3
 8000364:	f240 810f 	bls.w	8000586 <__udivmoddi4+0x27e>
 8000368:	3c02      	subs	r4, #2
 800036a:	4463      	add	r3, ip
 800036c:	1a59      	subs	r1, r3, r1
 800036e:	fa1f f38e 	uxth.w	r3, lr
 8000372:	fbb1 f0f7 	udiv	r0, r1, r7
 8000376:	fb07 1110 	mls	r1, r7, r0, r1
 800037a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800037e:	fb00 f606 	mul.w	r6, r0, r6
 8000382:	429e      	cmp	r6, r3
 8000384:	d90a      	bls.n	800039c <__udivmoddi4+0x94>
 8000386:	eb1c 0303 	adds.w	r3, ip, r3
 800038a:	f100 31ff 	add.w	r1, r0, #4294967295
 800038e:	f080 80fc 	bcs.w	800058a <__udivmoddi4+0x282>
 8000392:	429e      	cmp	r6, r3
 8000394:	f240 80f9 	bls.w	800058a <__udivmoddi4+0x282>
 8000398:	4463      	add	r3, ip
 800039a:	3802      	subs	r0, #2
 800039c:	1b9b      	subs	r3, r3, r6
 800039e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003a2:	2100      	movs	r1, #0
 80003a4:	b11d      	cbz	r5, 80003ae <__udivmoddi4+0xa6>
 80003a6:	40d3      	lsrs	r3, r2
 80003a8:	2200      	movs	r2, #0
 80003aa:	e9c5 3200 	strd	r3, r2, [r5]
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d905      	bls.n	80003c2 <__udivmoddi4+0xba>
 80003b6:	b10d      	cbz	r5, 80003bc <__udivmoddi4+0xb4>
 80003b8:	e9c5 0100 	strd	r0, r1, [r5]
 80003bc:	2100      	movs	r1, #0
 80003be:	4608      	mov	r0, r1
 80003c0:	e7f5      	b.n	80003ae <__udivmoddi4+0xa6>
 80003c2:	fab3 f183 	clz	r1, r3
 80003c6:	2900      	cmp	r1, #0
 80003c8:	d146      	bne.n	8000458 <__udivmoddi4+0x150>
 80003ca:	42a3      	cmp	r3, r4
 80003cc:	d302      	bcc.n	80003d4 <__udivmoddi4+0xcc>
 80003ce:	4290      	cmp	r0, r2
 80003d0:	f0c0 80f0 	bcc.w	80005b4 <__udivmoddi4+0x2ac>
 80003d4:	1a86      	subs	r6, r0, r2
 80003d6:	eb64 0303 	sbc.w	r3, r4, r3
 80003da:	2001      	movs	r0, #1
 80003dc:	2d00      	cmp	r5, #0
 80003de:	d0e6      	beq.n	80003ae <__udivmoddi4+0xa6>
 80003e0:	e9c5 6300 	strd	r6, r3, [r5]
 80003e4:	e7e3      	b.n	80003ae <__udivmoddi4+0xa6>
 80003e6:	2a00      	cmp	r2, #0
 80003e8:	f040 8090 	bne.w	800050c <__udivmoddi4+0x204>
 80003ec:	eba1 040c 	sub.w	r4, r1, ip
 80003f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003f4:	fa1f f78c 	uxth.w	r7, ip
 80003f8:	2101      	movs	r1, #1
 80003fa:	fbb4 f6f8 	udiv	r6, r4, r8
 80003fe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000402:	fb08 4416 	mls	r4, r8, r6, r4
 8000406:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800040a:	fb07 f006 	mul.w	r0, r7, r6
 800040e:	4298      	cmp	r0, r3
 8000410:	d908      	bls.n	8000424 <__udivmoddi4+0x11c>
 8000412:	eb1c 0303 	adds.w	r3, ip, r3
 8000416:	f106 34ff 	add.w	r4, r6, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x11a>
 800041c:	4298      	cmp	r0, r3
 800041e:	f200 80cd 	bhi.w	80005bc <__udivmoddi4+0x2b4>
 8000422:	4626      	mov	r6, r4
 8000424:	1a1c      	subs	r4, r3, r0
 8000426:	fa1f f38e 	uxth.w	r3, lr
 800042a:	fbb4 f0f8 	udiv	r0, r4, r8
 800042e:	fb08 4410 	mls	r4, r8, r0, r4
 8000432:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000436:	fb00 f707 	mul.w	r7, r0, r7
 800043a:	429f      	cmp	r7, r3
 800043c:	d908      	bls.n	8000450 <__udivmoddi4+0x148>
 800043e:	eb1c 0303 	adds.w	r3, ip, r3
 8000442:	f100 34ff 	add.w	r4, r0, #4294967295
 8000446:	d202      	bcs.n	800044e <__udivmoddi4+0x146>
 8000448:	429f      	cmp	r7, r3
 800044a:	f200 80b0 	bhi.w	80005ae <__udivmoddi4+0x2a6>
 800044e:	4620      	mov	r0, r4
 8000450:	1bdb      	subs	r3, r3, r7
 8000452:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000456:	e7a5      	b.n	80003a4 <__udivmoddi4+0x9c>
 8000458:	f1c1 0620 	rsb	r6, r1, #32
 800045c:	408b      	lsls	r3, r1
 800045e:	fa22 f706 	lsr.w	r7, r2, r6
 8000462:	431f      	orrs	r7, r3
 8000464:	fa20 fc06 	lsr.w	ip, r0, r6
 8000468:	fa04 f301 	lsl.w	r3, r4, r1
 800046c:	ea43 030c 	orr.w	r3, r3, ip
 8000470:	40f4      	lsrs	r4, r6
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	0c38      	lsrs	r0, r7, #16
 8000478:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800047c:	fbb4 fef0 	udiv	lr, r4, r0
 8000480:	fa1f fc87 	uxth.w	ip, r7
 8000484:	fb00 441e 	mls	r4, r0, lr, r4
 8000488:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800048c:	fb0e f90c 	mul.w	r9, lr, ip
 8000490:	45a1      	cmp	r9, r4
 8000492:	fa02 f201 	lsl.w	r2, r2, r1
 8000496:	d90a      	bls.n	80004ae <__udivmoddi4+0x1a6>
 8000498:	193c      	adds	r4, r7, r4
 800049a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800049e:	f080 8084 	bcs.w	80005aa <__udivmoddi4+0x2a2>
 80004a2:	45a1      	cmp	r9, r4
 80004a4:	f240 8081 	bls.w	80005aa <__udivmoddi4+0x2a2>
 80004a8:	f1ae 0e02 	sub.w	lr, lr, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	eba4 0409 	sub.w	r4, r4, r9
 80004b2:	fa1f f983 	uxth.w	r9, r3
 80004b6:	fbb4 f3f0 	udiv	r3, r4, r0
 80004ba:	fb00 4413 	mls	r4, r0, r3, r4
 80004be:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004c2:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c6:	45a4      	cmp	ip, r4
 80004c8:	d907      	bls.n	80004da <__udivmoddi4+0x1d2>
 80004ca:	193c      	adds	r4, r7, r4
 80004cc:	f103 30ff 	add.w	r0, r3, #4294967295
 80004d0:	d267      	bcs.n	80005a2 <__udivmoddi4+0x29a>
 80004d2:	45a4      	cmp	ip, r4
 80004d4:	d965      	bls.n	80005a2 <__udivmoddi4+0x29a>
 80004d6:	3b02      	subs	r3, #2
 80004d8:	443c      	add	r4, r7
 80004da:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004de:	fba0 9302 	umull	r9, r3, r0, r2
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	429c      	cmp	r4, r3
 80004e8:	46ce      	mov	lr, r9
 80004ea:	469c      	mov	ip, r3
 80004ec:	d351      	bcc.n	8000592 <__udivmoddi4+0x28a>
 80004ee:	d04e      	beq.n	800058e <__udivmoddi4+0x286>
 80004f0:	b155      	cbz	r5, 8000508 <__udivmoddi4+0x200>
 80004f2:	ebb8 030e 	subs.w	r3, r8, lr
 80004f6:	eb64 040c 	sbc.w	r4, r4, ip
 80004fa:	fa04 f606 	lsl.w	r6, r4, r6
 80004fe:	40cb      	lsrs	r3, r1
 8000500:	431e      	orrs	r6, r3
 8000502:	40cc      	lsrs	r4, r1
 8000504:	e9c5 6400 	strd	r6, r4, [r5]
 8000508:	2100      	movs	r1, #0
 800050a:	e750      	b.n	80003ae <__udivmoddi4+0xa6>
 800050c:	f1c2 0320 	rsb	r3, r2, #32
 8000510:	fa20 f103 	lsr.w	r1, r0, r3
 8000514:	fa0c fc02 	lsl.w	ip, ip, r2
 8000518:	fa24 f303 	lsr.w	r3, r4, r3
 800051c:	4094      	lsls	r4, r2
 800051e:	430c      	orrs	r4, r1
 8000520:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000524:	fa00 fe02 	lsl.w	lr, r0, r2
 8000528:	fa1f f78c 	uxth.w	r7, ip
 800052c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000530:	fb08 3110 	mls	r1, r8, r0, r3
 8000534:	0c23      	lsrs	r3, r4, #16
 8000536:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800053a:	fb00 f107 	mul.w	r1, r0, r7
 800053e:	4299      	cmp	r1, r3
 8000540:	d908      	bls.n	8000554 <__udivmoddi4+0x24c>
 8000542:	eb1c 0303 	adds.w	r3, ip, r3
 8000546:	f100 36ff 	add.w	r6, r0, #4294967295
 800054a:	d22c      	bcs.n	80005a6 <__udivmoddi4+0x29e>
 800054c:	4299      	cmp	r1, r3
 800054e:	d92a      	bls.n	80005a6 <__udivmoddi4+0x29e>
 8000550:	3802      	subs	r0, #2
 8000552:	4463      	add	r3, ip
 8000554:	1a5b      	subs	r3, r3, r1
 8000556:	b2a4      	uxth	r4, r4
 8000558:	fbb3 f1f8 	udiv	r1, r3, r8
 800055c:	fb08 3311 	mls	r3, r8, r1, r3
 8000560:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000564:	fb01 f307 	mul.w	r3, r1, r7
 8000568:	42a3      	cmp	r3, r4
 800056a:	d908      	bls.n	800057e <__udivmoddi4+0x276>
 800056c:	eb1c 0404 	adds.w	r4, ip, r4
 8000570:	f101 36ff 	add.w	r6, r1, #4294967295
 8000574:	d213      	bcs.n	800059e <__udivmoddi4+0x296>
 8000576:	42a3      	cmp	r3, r4
 8000578:	d911      	bls.n	800059e <__udivmoddi4+0x296>
 800057a:	3902      	subs	r1, #2
 800057c:	4464      	add	r4, ip
 800057e:	1ae4      	subs	r4, r4, r3
 8000580:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000584:	e739      	b.n	80003fa <__udivmoddi4+0xf2>
 8000586:	4604      	mov	r4, r0
 8000588:	e6f0      	b.n	800036c <__udivmoddi4+0x64>
 800058a:	4608      	mov	r0, r1
 800058c:	e706      	b.n	800039c <__udivmoddi4+0x94>
 800058e:	45c8      	cmp	r8, r9
 8000590:	d2ae      	bcs.n	80004f0 <__udivmoddi4+0x1e8>
 8000592:	ebb9 0e02 	subs.w	lr, r9, r2
 8000596:	eb63 0c07 	sbc.w	ip, r3, r7
 800059a:	3801      	subs	r0, #1
 800059c:	e7a8      	b.n	80004f0 <__udivmoddi4+0x1e8>
 800059e:	4631      	mov	r1, r6
 80005a0:	e7ed      	b.n	800057e <__udivmoddi4+0x276>
 80005a2:	4603      	mov	r3, r0
 80005a4:	e799      	b.n	80004da <__udivmoddi4+0x1d2>
 80005a6:	4630      	mov	r0, r6
 80005a8:	e7d4      	b.n	8000554 <__udivmoddi4+0x24c>
 80005aa:	46d6      	mov	lr, sl
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1a6>
 80005ae:	4463      	add	r3, ip
 80005b0:	3802      	subs	r0, #2
 80005b2:	e74d      	b.n	8000450 <__udivmoddi4+0x148>
 80005b4:	4606      	mov	r6, r0
 80005b6:	4623      	mov	r3, r4
 80005b8:	4608      	mov	r0, r1
 80005ba:	e70f      	b.n	80003dc <__udivmoddi4+0xd4>
 80005bc:	3e02      	subs	r6, #2
 80005be:	4463      	add	r3, ip
 80005c0:	e730      	b.n	8000424 <__udivmoddi4+0x11c>
 80005c2:	bf00      	nop

080005c4 <__aeabi_idiv0>:
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop

080005c8 <ADC_custom_init>:

	/* ADR INIZIALIZZATO */
}


void ADC_custom_init(){
 80005c8:	b410      	push	{r4}

	pre_triggd=0;
 80005ca:	2200      	movs	r2, #0
	triggd=0;
 80005cc:	4923      	ldr	r1, [pc, #140]	@ (800065c <ADC_custom_init+0x94>)
	pre_triggd=0;
 80005ce:	4c24      	ldr	r4, [pc, #144]	@ (8000660 <ADC_custom_init+0x98>)
	ADCx->SQR1 = 0; // per azzerare la configurazione dell'ide
 80005d0:	4b24      	ldr	r3, [pc, #144]	@ (8000664 <ADC_custom_init+0x9c>)
	pre_triggd=0;
 80005d2:	7022      	strb	r2, [r4, #0]
	trig_indx=0;
 80005d4:	4824      	ldr	r0, [pc, #144]	@ (8000668 <ADC_custom_init+0xa0>)
	triggd=0;
 80005d6:	700a      	strb	r2, [r1, #0]
	n_data_index=0;
 80005d8:	4924      	ldr	r1, [pc, #144]	@ (800066c <ADC_custom_init+0xa4>)
	trig_indx=0;
 80005da:	8002      	strh	r2, [r0, #0]
	n_data_index=0;
 80005dc:	800a      	strh	r2, [r1, #0]
	ADCx->SQR1 = 0; // per azzerare la configurazione dell'ide
 80005de:	631a      	str	r2, [r3, #48]	@ 0x30
	ADCx->SQR1 |= (0 << ADC_SQR1_L_Pos);	// Indico quanti canali leggere 0=1
 80005e0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80005e2:	6319      	str	r1, [r3, #48]	@ 0x30
	ADCx->SQR1 |= (INx_Pin << ADC_SQR1_SQ1_Pos);
 80005e4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80005e6:	6319      	str	r1, [r3, #48]	@ 0x30
	ADCx->PCSEL = 0;
 80005e8:	61da      	str	r2, [r3, #28]
	ADCx->PCSEL |= (1 << (ADC_PCSEL_PCSEL_Pos + INx_Pin)); // Dichiaro quali canali leggere : 18 e 19
 80005ea:	69da      	ldr	r2, [r3, #28]
 80005ec:	f042 0201 	orr.w	r2, r2, #1
 80005f0:	61da      	str	r2, [r3, #28]
	ADCx->CR &= ~ADC_CR_ADCALDIF;   // Imposto misura single read;
 80005f2:	689a      	ldr	r2, [r3, #8]
 80005f4:	f022 4280 	bic.w	r2, r2, #1073741824	@ 0x40000000
 80005f8:	609a      	str	r2, [r3, #8]
	ADCx->CR |= ADC_CR_ADCALLIN;	// Calibrazione Lineare con offset
 80005fa:	689a      	ldr	r2, [r3, #8]
 80005fc:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000600:	609a      	str	r2, [r3, #8]
	ADCx->CR &= ~ADC_CR_ADEN;		// Occorre ADC spento
 8000602:	689a      	ldr	r2, [r3, #8]
 8000604:	f022 0201 	bic.w	r2, r2, #1
 8000608:	609a      	str	r2, [r3, #8]
	ADCx->CR |= ADC_CR_ADCAL;		// Inizio calibrazione
 800060a:	689a      	ldr	r2, [r3, #8]
 800060c:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8000610:	609a      	str	r2, [r3, #8]
	while((ADCx->CR & ADC_CR_ADCAL) != 0){};
 8000612:	689a      	ldr	r2, [r3, #8]
 8000614:	2a00      	cmp	r2, #0
 8000616:	dbfc      	blt.n	8000612 <ADC_custom_init+0x4a>
	ADCx->ISR |= ADC_ISR_ADRDY;		// Azzero il bit prima del controllo
 8000618:	6819      	ldr	r1, [r3, #0]
	while((ADCx->ISR & ADC_ISR_ADRDY) != 0){}
 800061a:	4a12      	ldr	r2, [pc, #72]	@ (8000664 <ADC_custom_init+0x9c>)
	ADCx->ISR |= ADC_ISR_ADRDY;		// Azzero il bit prima del controllo
 800061c:	f041 0101 	orr.w	r1, r1, #1
 8000620:	6019      	str	r1, [r3, #0]
	ADCx->CR |= ADC_CR_ADEN;		// Accendo l' ADC
 8000622:	6899      	ldr	r1, [r3, #8]
 8000624:	f041 0101 	orr.w	r1, r1, #1
 8000628:	6099      	str	r1, [r3, #8]
	while((ADCx->ISR & ADC_ISR_ADRDY) != 0){}
 800062a:	6813      	ldr	r3, [r2, #0]
 800062c:	f013 0301 	ands.w	r3, r3, #1
 8000630:	d1fb      	bne.n	800062a <ADC_custom_init+0x62>
	ADCx->ISR |= ADC_ISR_ADRDY;		// Azzero il Ready bit
 8000632:	6810      	ldr	r0, [r2, #0]
	/*	IN0 -> PIN PC2 o A4
	 * */
	ADCx_custom_init(ADC3, 0);

	// TIM6 set to 240Mhz
	TIM6->PSC = 12; // TIM6 CLOCK/PSC
 8000634:	240c      	movs	r4, #12
 8000636:	490e      	ldr	r1, [pc, #56]	@ (8000670 <ADC_custom_init+0xa8>)
	ADCx->ISR |= ADC_ISR_ADRDY;		// Azzero il Ready bit
 8000638:	f040 0001 	orr.w	r0, r0, #1
 800063c:	6010      	str	r0, [r2, #0]
	TIM6->ARR = 7;	// TIM6 CLOCK/PSC/ARR
 800063e:	2007      	movs	r0, #7
	TIM6->PSC = 12; // TIM6 CLOCK/PSC
 8000640:	628c      	str	r4, [r1, #40]	@ 0x28
	TIM6->ARR = 7;	// TIM6 CLOCK/PSC/ARR
 8000642:	62c8      	str	r0, [r1, #44]	@ 0x2c
	TIM6->CNT = 0;
 8000644:	624b      	str	r3, [r1, #36]	@ 0x24
	TIM6->DIER &= ~TIM_DIER_UIE;
 8000646:	68cb      	ldr	r3, [r1, #12]

	// 240 Mhz -> 20 Mhz -> 1 Mhz

	ADC3->IER |= ADC_IER_EOCIE;	// interrupt ADC
}
 8000648:	f85d 4b04 	ldr.w	r4, [sp], #4
	TIM6->DIER &= ~TIM_DIER_UIE;
 800064c:	f023 0301 	bic.w	r3, r3, #1
 8000650:	60cb      	str	r3, [r1, #12]
	ADC3->IER |= ADC_IER_EOCIE;	// interrupt ADC
 8000652:	6853      	ldr	r3, [r2, #4]
 8000654:	f043 0304 	orr.w	r3, r3, #4
 8000658:	6053      	str	r3, [r2, #4]
}
 800065a:	4770      	bx	lr
 800065c:	24000030 	.word	0x24000030
 8000660:	24000031 	.word	0x24000031
 8000664:	58026000 	.word	0x58026000
 8000668:	2400002e 	.word	0x2400002e
 800066c:	2400002c 	.word	0x2400002c
 8000670:	40001000 	.word	0x40001000

08000674 <ADC_custom_interrupt>:

void ADC_custom_interrupt(){

//	TIM6->CR1 &= ~TIM_CR1_CEN;

	if(triggd){
 8000674:	4b30      	ldr	r3, [pc, #192]	@ (8000738 <ADC_custom_interrupt+0xc4>)
 8000676:	781a      	ldrb	r2, [r3, #0]
 8000678:	2a00      	cmp	r2, #0
 800067a:	d03a      	beq.n	80006f2 <ADC_custom_interrupt+0x7e>

		if(DMA2_Stream0->NDTR == trig_indx){
 800067c:	4a2f      	ldr	r2, [pc, #188]	@ (800073c <ADC_custom_interrupt+0xc8>)
void ADC_custom_interrupt(){
 800067e:	b5f0      	push	{r4, r5, r6, r7, lr}
		if(DMA2_Stream0->NDTR == trig_indx){
 8000680:	4c2f      	ldr	r4, [pc, #188]	@ (8000740 <ADC_custom_interrupt+0xcc>)
 8000682:	6950      	ldr	r0, [r2, #20]
 8000684:	8821      	ldrh	r1, [r4, #0]
 8000686:	b289      	uxth	r1, r1
 8000688:	4288      	cmp	r0, r1
 800068a:	d131      	bne.n	80006f0 <ADC_custom_interrupt+0x7c>

			DMA_data_buffer[n_data_index][DMA_SINGLE_DATA_BUFF_SIZE-1] = (uint16_t)trig_indx;
 800068c:	492d      	ldr	r1, [pc, #180]	@ (8000744 <ADC_custom_interrupt+0xd0>)
 800068e:	f04f 0ec8 	mov.w	lr, #200	@ 0xc8
 8000692:	8808      	ldrh	r0, [r1, #0]
 8000694:	8825      	ldrh	r5, [r4, #0]

			++n_data_index;
 8000696:	f8b1 c000 	ldrh.w	ip, [r1]
			DMA_data_buffer[n_data_index][DMA_SINGLE_DATA_BUFF_SIZE-1] = (uint16_t)trig_indx;
 800069a:	b280      	uxth	r0, r0
 800069c:	4c2a      	ldr	r4, [pc, #168]	@ (8000748 <ADC_custom_interrupt+0xd4>)
			++n_data_index;
 800069e:	f10c 0c01 	add.w	ip, ip, #1
			DMA_data_buffer[n_data_index][DMA_SINGLE_DATA_BUFF_SIZE-1] = (uint16_t)trig_indx;
 80006a2:	fb0e 4000 	mla	r0, lr, r0, r4
			++n_data_index;
 80006a6:	fa1f fc8c 	uxth.w	ip, ip
			DMA_data_buffer[n_data_index][DMA_SINGLE_DATA_BUFF_SIZE-1] = (uint16_t)trig_indx;
 80006aa:	f8a0 50c6 	strh.w	r5, [r0, #198]	@ 0xc6
			++n_data_index;
 80006ae:	f8a1 c000 	strh.w	ip, [r1]
			if(n_data_index > DMA_N_DATA_SETS-1){
 80006b2:	f8b1 c000 	ldrh.w	ip, [r1]
 80006b6:	fa1f fc8c 	uxth.w	ip, ip
 80006ba:	f1bc 0f09 	cmp.w	ip, #9
 80006be:	d921      	bls.n	8000704 <ADC_custom_interrupt+0x90>

				TIM6->CR1 &= ~TIM_CR1_CEN;
 80006c0:	4f22      	ldr	r7, [pc, #136]	@ (800074c <ADC_custom_interrupt+0xd8>)

				triggd = false;
 80006c2:	2500      	movs	r5, #0
				COMP2->CFGR &= ~COMP_CFGRx_EN;
 80006c4:	4e22      	ldr	r6, [pc, #136]	@ (8000750 <ADC_custom_interrupt+0xdc>)

				DMA2_Stream0->M0AR = (uint32_t)(&DMA_data_buffer[0][0]);

				n_data_index=0;
				DMA2_Stream1->NDTR = 2*DMA_N_DATA_SETS * DMA_SINGLE_DATA_BUFF_SIZE;
 80006c6:	f44f 6cfa 	mov.w	ip, #2000	@ 0x7d0
				TIM6->CR1 &= ~TIM_CR1_CEN;
 80006ca:	6838      	ldr	r0, [r7, #0]
 80006cc:	f020 0001 	bic.w	r0, r0, #1
 80006d0:	6038      	str	r0, [r7, #0]
				triggd = false;
 80006d2:	701d      	strb	r5, [r3, #0]
				COMP2->CFGR &= ~COMP_CFGRx_EN;
 80006d4:	f8d6 3810 	ldr.w	r3, [r6, #2064]	@ 0x810
 80006d8:	f023 0301 	bic.w	r3, r3, #1
 80006dc:	f8c6 3810 	str.w	r3, [r6, #2064]	@ 0x810
				DMA2_Stream0->M0AR = (uint32_t)(&DMA_data_buffer[0][0]);
 80006e0:	61d4      	str	r4, [r2, #28]
				n_data_index=0;
 80006e2:	800d      	strh	r5, [r1, #0]
				DMA2_Stream1->NDTR = 2*DMA_N_DATA_SETS * DMA_SINGLE_DATA_BUFF_SIZE;
 80006e4:	f8c2 c02c 	str.w	ip, [r2, #44]	@ 0x2c
				DMA2_Stream1->CR |= DMA_SxCR_EN;
 80006e8:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 80006ea:	f043 0301 	orr.w	r3, r3, #1
 80006ee:	6293      	str	r3, [r2, #40]	@ 0x28
	}

	start_timer:
//	TIM6->CR1 |= TIM_CR1_CEN;
	return;
}
 80006f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	}else if(!pre_triggd && (ADC3->DR < PRETRIG_VALUE)){
 80006f2:	4b18      	ldr	r3, [pc, #96]	@ (8000754 <ADC_custom_interrupt+0xe0>)
 80006f4:	781a      	ldrb	r2, [r3, #0]
 80006f6:	b922      	cbnz	r2, 8000702 <ADC_custom_interrupt+0x8e>
 80006f8:	4a17      	ldr	r2, [pc, #92]	@ (8000758 <ADC_custom_interrupt+0xe4>)
 80006fa:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80006fc:	f5b2 7fc8 	cmp.w	r2, #400	@ 0x190
 8000700:	d310      	bcc.n	8000724 <ADC_custom_interrupt+0xb0>
 8000702:	4770      	bx	lr
			triggd = false;
 8000704:	2000      	movs	r0, #0
 8000706:	7018      	strb	r0, [r3, #0]
			DMA2_Stream0->CR &= ~DMA_SxCR_EN;	// Spengo ADC
 8000708:	6913      	ldr	r3, [r2, #16]
 800070a:	f023 0301 	bic.w	r3, r3, #1
 800070e:	6113      	str	r3, [r2, #16]
			DMA2_Stream0->M0AR = (uint32_t)(&DMA_data_buffer[n_data_index][0]);
 8000710:	880b      	ldrh	r3, [r1, #0]
 8000712:	b29b      	uxth	r3, r3
 8000714:	fb0e 4403 	mla	r4, lr, r3, r4
 8000718:	61d4      	str	r4, [r2, #28]
			DMA2_Stream0->CR |= DMA_SxCR_EN;
 800071a:	6913      	ldr	r3, [r2, #16]
 800071c:	f043 0301 	orr.w	r3, r3, #1
 8000720:	6113      	str	r3, [r2, #16]
}
 8000722:	bdf0      	pop	{r4, r5, r6, r7, pc}
			COMP2->CFGR |= COMP_CFGRx_EN;
 8000724:	4a0a      	ldr	r2, [pc, #40]	@ (8000750 <ADC_custom_interrupt+0xdc>)
			pre_triggd = true;
 8000726:	2101      	movs	r1, #1
 8000728:	7019      	strb	r1, [r3, #0]
			COMP2->CFGR |= COMP_CFGRx_EN;
 800072a:	f8d2 3810 	ldr.w	r3, [r2, #2064]	@ 0x810
 800072e:	430b      	orrs	r3, r1
 8000730:	f8c2 3810 	str.w	r3, [r2, #2064]	@ 0x810
			return;
 8000734:	4770      	bx	lr
 8000736:	bf00      	nop
 8000738:	24000030 	.word	0x24000030
 800073c:	40020400 	.word	0x40020400
 8000740:	2400002e 	.word	0x2400002e
 8000744:	2400002c 	.word	0x2400002c
 8000748:	24000034 	.word	0x24000034
 800074c:	40001000 	.word	0x40001000
 8000750:	58003000 	.word	0x58003000
 8000754:	24000031 	.word	0x24000031
 8000758:	58026000 	.word	0x58026000

0800075c <COMP_custom_interrupt>:

void COMP_custom_interrupt(){


	if(pre_triggd){
 800075c:	4b10      	ldr	r3, [pc, #64]	@ (80007a0 <COMP_custom_interrupt+0x44>)
 800075e:	781a      	ldrb	r2, [r3, #0]
 8000760:	b11a      	cbz	r2, 800076a <COMP_custom_interrupt+0xe>

		if((COMP12->SR & COMP_SR_C2VAL)){
 8000762:	4a10      	ldr	r2, [pc, #64]	@ (80007a4 <COMP_custom_interrupt+0x48>)
 8000764:	6812      	ldr	r2, [r2, #0]
 8000766:	0792      	lsls	r2, r2, #30
 8000768:	d405      	bmi.n	8000776 <COMP_custom_interrupt+0x1a>
			goto reset_COMP;
		}
	}

	reset_COMP:
		COMP12->ICFR &= ~COMP_ICFR_C2IF;
 800076a:	4a0e      	ldr	r2, [pc, #56]	@ (80007a4 <COMP_custom_interrupt+0x48>)
 800076c:	6853      	ldr	r3, [r2, #4]
 800076e:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8000772:	6053      	str	r3, [r2, #4]

}
 8000774:	4770      	bx	lr
			trig_indx = DMA2_Stream0->NDTR;
 8000776:	4a0c      	ldr	r2, [pc, #48]	@ (80007a8 <COMP_custom_interrupt+0x4c>)
			pre_triggd = false;
 8000778:	f04f 0c00 	mov.w	ip, #0
			trig_indx = DMA2_Stream0->NDTR;
 800077c:	480b      	ldr	r0, [pc, #44]	@ (80007ac <COMP_custom_interrupt+0x50>)
 800077e:	6952      	ldr	r2, [r2, #20]
			COMP2->CFGR &= ~COMP_CFGRx_EN;
 8000780:	490b      	ldr	r1, [pc, #44]	@ (80007b0 <COMP_custom_interrupt+0x54>)
			trig_indx = DMA2_Stream0->NDTR;
 8000782:	b292      	uxth	r2, r2
 8000784:	8002      	strh	r2, [r0, #0]
			triggd = true;
 8000786:	2001      	movs	r0, #1
 8000788:	4a0a      	ldr	r2, [pc, #40]	@ (80007b4 <COMP_custom_interrupt+0x58>)
			pre_triggd = false;
 800078a:	f883 c000 	strb.w	ip, [r3]
			triggd = true;
 800078e:	7010      	strb	r0, [r2, #0]
			COMP2->CFGR &= ~COMP_CFGRx_EN;
 8000790:	f8d1 3810 	ldr.w	r3, [r1, #2064]	@ 0x810
 8000794:	f023 0301 	bic.w	r3, r3, #1
 8000798:	f8c1 3810 	str.w	r3, [r1, #2064]	@ 0x810
			goto reset_COMP;
 800079c:	e7e5      	b.n	800076a <COMP_custom_interrupt+0xe>
 800079e:	bf00      	nop
 80007a0:	24000031 	.word	0x24000031
 80007a4:	58003800 	.word	0x58003800
 80007a8:	40020400 	.word	0x40020400
 80007ac:	2400002e 	.word	0x2400002e
 80007b0:	58003000 	.word	0x58003000
 80007b4:	24000030 	.word	0x24000030

080007b8 <DMA_custom_init>:

uint16_t DMA_data_buffer[DMA_N_DATA_SETS][DMA_SINGLE_DATA_BUFF_SIZE];

void DMA_custom_init(){

	ADC3->CR &= ~ADC_CR_ADSTART;
 80007b8:	4a21      	ldr	r2, [pc, #132]	@ (8000840 <DMA_custom_init+0x88>)
	ADC2->CR &= ~ADC_CR_ADSTART;

	DMA2_Stream0->CR &= ~DMA_SxCR_EN;	// Disattivo DMA per midificare i settaggi
 80007ba:	4b22      	ldr	r3, [pc, #136]	@ (8000844 <DMA_custom_init+0x8c>)
	ADC3->CR &= ~ADC_CR_ADSTART;
 80007bc:	6891      	ldr	r1, [r2, #8]
	DMA2_Stream0->PAR = (uint32_t )(&ADC3->DR);			// indico gli indirizzi per la trasmissione
	DMA2_Stream1->PAR = (uint32_t )(&USART3->TDR);

	// Memory Directions

	DMA2_Stream0->M0AR = (uint32_t )(&DMA_data_buffer[0][0]);	// inidico l'indirizzo dello storarge di dati
 80007be:	4822      	ldr	r0, [pc, #136]	@ (8000848 <DMA_custom_init+0x90>)
	ADC3->CR &= ~ADC_CR_ADSTART;
 80007c0:	f021 0104 	bic.w	r1, r1, #4
void DMA_custom_init(){
 80007c4:	b410      	push	{r4}
	ADC2->CR &= ~ADC_CR_ADSTART;
 80007c6:	4c21      	ldr	r4, [pc, #132]	@ (800084c <DMA_custom_init+0x94>)
	ADC3->CR &= ~ADC_CR_ADSTART;
 80007c8:	6091      	str	r1, [r2, #8]
	ADC2->CR &= ~ADC_CR_ADSTART;
 80007ca:	68a1      	ldr	r1, [r4, #8]
 80007cc:	f021 0104 	bic.w	r1, r1, #4
 80007d0:	60a1      	str	r1, [r4, #8]
	DMA2_Stream0->PAR = (uint32_t )(&ADC3->DR);			// indico gli indirizzi per la trasmissione
 80007d2:	f104 54c0 	add.w	r4, r4, #402653184	@ 0x18000000
	DMA2_Stream0->CR &= ~DMA_SxCR_EN;	// Disattivo DMA per midificare i settaggi
 80007d6:	6919      	ldr	r1, [r3, #16]
	DMA2_Stream0->PAR = (uint32_t )(&ADC3->DR);			// indico gli indirizzi per la trasmissione
 80007d8:	f504 547d 	add.w	r4, r4, #16192	@ 0x3f40
	DMA2_Stream0->CR &= ~DMA_SxCR_EN;	// Disattivo DMA per midificare i settaggi
 80007dc:	f021 0101 	bic.w	r1, r1, #1
 80007e0:	6119      	str	r1, [r3, #16]
	DMA2_Stream1->CR &= ~DMA_SxCR_EN;
 80007e2:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 80007e4:	f021 0101 	bic.w	r1, r1, #1
 80007e8:	6299      	str	r1, [r3, #40]	@ 0x28
	DMA2_Stream1->PAR = (uint32_t )(&USART3->TDR);
 80007ea:	4919      	ldr	r1, [pc, #100]	@ (8000850 <DMA_custom_init+0x98>)
	DMA2_Stream0->PAR = (uint32_t )(&ADC3->DR);			// indico gli indirizzi per la trasmissione
 80007ec:	619c      	str	r4, [r3, #24]
	DMA2_Stream1->M0AR = (uint32_t )(&DMA_data_buffer[0][0]);


	DMA2_Stream0->NDTR = DMA_SINGLE_DATA_BUFF_SIZE;				// numero elementi da prendere da ADC3
 80007ee:	2464      	movs	r4, #100	@ 0x64
	DMA2_Stream1->PAR = (uint32_t )(&USART3->TDR);
 80007f0:	6319      	str	r1, [r3, #48]	@ 0x30
	DMA2_Stream1->NDTR = 2*DMA_N_DATA_SETS*DMA_SINGLE_DATA_BUFF_SIZE;			// numero elementi da mandare a USART3
 80007f2:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
	DMA2_Stream0->M0AR = (uint32_t )(&DMA_data_buffer[0][0]);	// inidico l'indirizzo dello storarge di dati
 80007f6:	61d8      	str	r0, [r3, #28]
	DMA2_Stream1->M0AR = (uint32_t )(&DMA_data_buffer[0][0]);
 80007f8:	6358      	str	r0, [r3, #52]	@ 0x34
	DMA2_Stream0->NDTR = DMA_SINGLE_DATA_BUFF_SIZE;				// numero elementi da prendere da ADC3
 80007fa:	615c      	str	r4, [r3, #20]
	DMA2_Stream1->NDTR = 2*DMA_N_DATA_SETS*DMA_SINGLE_DATA_BUFF_SIZE;			// numero elementi da mandare a USART3
 80007fc:	62d9      	str	r1, [r3, #44]	@ 0x2c

	DMA2_Stream0->CR &= ~DMA_SxCR_TCIE;		// disablilito interrupt di fine ricezione
 80007fe:	6919      	ldr	r1, [r3, #16]

	DMA2_Stream0->CR |= DMA_SxCR_EN;
	DMA2_Stream1->CR &= ~DMA_SxCR_EN;

	ADC3->CR |= ADC_CR_ADSTART;
	USART3->CR3 |= USART_CR3_DMAT;
 8000800:	4814      	ldr	r0, [pc, #80]	@ (8000854 <DMA_custom_init+0x9c>)
	DMA2_Stream0->CR &= ~DMA_SxCR_TCIE;		// disablilito interrupt di fine ricezione
 8000802:	f021 0110 	bic.w	r1, r1, #16

	//TIM6->CR1 |= TIM_CR1_CEN;	LO ACCENDO NELL'USART3 INTERR
}
 8000806:	f85d 4b04 	ldr.w	r4, [sp], #4
	DMA2_Stream0->CR &= ~DMA_SxCR_TCIE;		// disablilito interrupt di fine ricezione
 800080a:	6119      	str	r1, [r3, #16]
	DMA2_Stream1->CR |= DMA_SxCR_TCIE;		// abilito interrupt di fine trasmissione
 800080c:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 800080e:	f041 0110 	orr.w	r1, r1, #16
 8000812:	6299      	str	r1, [r3, #40]	@ 0x28
	ADC3->CFGR |= (3 << ADC_CFGR_DMNGT_Pos);	// ModalitÃ  iterazione DMA single,circular,etc
 8000814:	68d1      	ldr	r1, [r2, #12]
 8000816:	f041 0103 	orr.w	r1, r1, #3
 800081a:	60d1      	str	r1, [r2, #12]
	DMA2_Stream0->CR |= DMA_SxCR_EN;
 800081c:	6919      	ldr	r1, [r3, #16]
 800081e:	f041 0101 	orr.w	r1, r1, #1
 8000822:	6119      	str	r1, [r3, #16]
	DMA2_Stream1->CR &= ~DMA_SxCR_EN;
 8000824:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8000826:	f021 0101 	bic.w	r1, r1, #1
 800082a:	6299      	str	r1, [r3, #40]	@ 0x28
	ADC3->CR |= ADC_CR_ADSTART;
 800082c:	6893      	ldr	r3, [r2, #8]
 800082e:	f043 0304 	orr.w	r3, r3, #4
 8000832:	6093      	str	r3, [r2, #8]
	USART3->CR3 |= USART_CR3_DMAT;
 8000834:	6883      	ldr	r3, [r0, #8]
 8000836:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800083a:	6083      	str	r3, [r0, #8]
}
 800083c:	4770      	bx	lr
 800083e:	bf00      	nop
 8000840:	58026000 	.word	0x58026000
 8000844:	40020400 	.word	0x40020400
 8000848:	24000034 	.word	0x24000034
 800084c:	40022100 	.word	0x40022100
 8000850:	40004828 	.word	0x40004828
 8000854:	40004800 	.word	0x40004800

08000858 <DMA_custom_interrupt_tx>:


void DMA_custom_interrupt_tx(){

	DMA2->LIFCR = 0xffffffff;	// azzero i flag di interrupt per evitare che ci entri mentre avviene l'interrupt
 8000858:	4b04      	ldr	r3, [pc, #16]	@ (800086c <DMA_custom_interrupt_tx+0x14>)
 800085a:	f04f 32ff 	mov.w	r2, #4294967295
 800085e:	609a      	str	r2, [r3, #8]
	DMA2->HIFCR = 0xffffffff;
 8000860:	60da      	str	r2, [r3, #12]

	DMA2_Stream1->CR &= ~DMA_SxCR_EN;
 8000862:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8000864:	f022 0201 	bic.w	r2, r2, #1
 8000868:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800086a:	4770      	bx	lr
 800086c:	40020400 	.word	0x40020400

08000870 <usart3_init>:
#include "Custom_dma.h"
#include <stdint.h>

void usart3_init(){

    USART3->CR1 |= USART_CR1_TE;
 8000870:	4b0a      	ldr	r3, [pc, #40]	@ (800089c <usart3_init+0x2c>)
 8000872:	681a      	ldr	r2, [r3, #0]
 8000874:	f042 0208 	orr.w	r2, r2, #8
 8000878:	601a      	str	r2, [r3, #0]
    USART3->CR1 |= USART_CR1_RE;
 800087a:	681a      	ldr	r2, [r3, #0]
 800087c:	f042 0204 	orr.w	r2, r2, #4
 8000880:	601a      	str	r2, [r3, #0]

    USART3->CR1 &= ~USART_CR1_TXEIE;
 8000882:	681a      	ldr	r2, [r3, #0]
 8000884:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000888:	601a      	str	r2, [r3, #0]
    USART3->CR1 |= USART_CR1_RXNEIE;
 800088a:	681a      	ldr	r2, [r3, #0]
 800088c:	f042 0220 	orr.w	r2, r2, #32
 8000890:	601a      	str	r2, [r3, #0]

    USART3->CR1 |= USART_CR1_UE;
 8000892:	681a      	ldr	r2, [r3, #0]
 8000894:	f042 0201 	orr.w	r2, r2, #1
 8000898:	601a      	str	r2, [r3, #0]

}
 800089a:	4770      	bx	lr
 800089c:	40004800 	.word	0x40004800

080008a0 <usart3_custom_interrupt>:

void usart3_custom_interrupt(){

	char data = USART3->RDR;
 80008a0:	4a21      	ldr	r2, [pc, #132]	@ (8000928 <usart3_custom_interrupt+0x88>)
 80008a2:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 80008a4:	b2db      	uxtb	r3, r3
	extern volatile bool triggd;
	extern volatile uint16_t n_data_index;

	if(data == 'V'){
 80008a6:	2b56      	cmp	r3, #86	@ 0x56
void usart3_custom_interrupt(){
 80008a8:	b410      	push	{r4}
	if(data == 'V'){
 80008aa:	d02d      	beq.n	8000908 <usart3_custom_interrupt+0x68>
		USART3->TDR = ((unsigned char*)&VREFINT_C) [0];
		while(!(USART3->ISR & USART_ISR_TXE_TXFNF));
		USART3->TDR = ((unsigned char*)&VREFINT_C) [1];
		while(!(USART3->ISR & USART_ISR_TXE_TXFNF));

	}else if(data == '?'){
 80008ac:	2b3f      	cmp	r3, #63	@ 0x3f
 80008ae:	d00f      	beq.n	80008d0 <usart3_custom_interrupt+0x30>

		TIM6->CR1 |= TIM_CR1_CEN;		// accendo l'adc

	}

	USART3->ICR |= USART_ICR_ORECF; //Cancella l'overrun. Capita quando si entra in debug
 80008b0:	4b1d      	ldr	r3, [pc, #116]	@ (8000928 <usart3_custom_interrupt+0x88>)
	USART3->ICR |= USART_ICR_TCCF;  //Azzeramento flag interrupt trasmissione
	USART3->RQR |= USART_RQR_RXFRQ;  //Azzeramento flag interrupt ricezione
}
 80008b2:	f85d 4b04 	ldr.w	r4, [sp], #4
	USART3->ICR |= USART_ICR_ORECF; //Cancella l'overrun. Capita quando si entra in debug
 80008b6:	6a1a      	ldr	r2, [r3, #32]
 80008b8:	f042 0208 	orr.w	r2, r2, #8
 80008bc:	621a      	str	r2, [r3, #32]
	USART3->ICR |= USART_ICR_TCCF;  //Azzeramento flag interrupt trasmissione
 80008be:	6a1a      	ldr	r2, [r3, #32]
 80008c0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80008c4:	621a      	str	r2, [r3, #32]
	USART3->RQR |= USART_RQR_RXFRQ;  //Azzeramento flag interrupt ricezione
 80008c6:	699a      	ldr	r2, [r3, #24]
 80008c8:	f042 0208 	orr.w	r2, r2, #8
 80008cc:	619a      	str	r2, [r3, #24]
}
 80008ce:	4770      	bx	lr
		DMA2_Stream1->CR &= ~DMA_SxCR_EN;
 80008d0:	4b16      	ldr	r3, [pc, #88]	@ (800092c <usart3_custom_interrupt+0x8c>)
		DMA2_Stream0->NDTR = DMA_SINGLE_DATA_BUFF_SIZE;
 80008d2:	2164      	movs	r1, #100	@ 0x64
		DMA2_Stream0->M0AR = (uint32_t)(&DMA_data_buffer[0][0]);
 80008d4:	4c16      	ldr	r4, [pc, #88]	@ (8000930 <usart3_custom_interrupt+0x90>)
		n_data_index = 0;
 80008d6:	2000      	movs	r0, #0
		DMA2_Stream1->CR &= ~DMA_SxCR_EN;
 80008d8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80008da:	f022 0201 	bic.w	r2, r2, #1
 80008de:	629a      	str	r2, [r3, #40]	@ 0x28
		DMA2_Stream0->CR &= ~DMA_SxCR_EN;
 80008e0:	691a      	ldr	r2, [r3, #16]
 80008e2:	f022 0201 	bic.w	r2, r2, #1
 80008e6:	611a      	str	r2, [r3, #16]
		DMA2_Stream0->M0AR = (uint32_t)(&DMA_data_buffer[0][0]);
 80008e8:	61dc      	str	r4, [r3, #28]
		DMA2_Stream0->NDTR = DMA_SINGLE_DATA_BUFF_SIZE;
 80008ea:	6159      	str	r1, [r3, #20]
		DMA2_Stream0->CR |= DMA_SxCR_EN;
 80008ec:	691a      	ldr	r2, [r3, #16]
		TIM6->CR1 |= TIM_CR1_CEN;		// accendo l'adc
 80008ee:	4911      	ldr	r1, [pc, #68]	@ (8000934 <usart3_custom_interrupt+0x94>)
		DMA2_Stream0->CR |= DMA_SxCR_EN;
 80008f0:	f042 0201 	orr.w	r2, r2, #1
		n_data_index = 0;
 80008f4:	4c10      	ldr	r4, [pc, #64]	@ (8000938 <usart3_custom_interrupt+0x98>)
		DMA2_Stream0->CR |= DMA_SxCR_EN;
 80008f6:	611a      	str	r2, [r3, #16]
		triggd = false;
 80008f8:	4b10      	ldr	r3, [pc, #64]	@ (800093c <usart3_custom_interrupt+0x9c>)
		n_data_index = 0;
 80008fa:	8020      	strh	r0, [r4, #0]
		triggd = false;
 80008fc:	7018      	strb	r0, [r3, #0]
		TIM6->CR1 |= TIM_CR1_CEN;		// accendo l'adc
 80008fe:	680b      	ldr	r3, [r1, #0]
 8000900:	f043 0301 	orr.w	r3, r3, #1
 8000904:	600b      	str	r3, [r1, #0]
 8000906:	e7d3      	b.n	80008b0 <usart3_custom_interrupt+0x10>
		USART3->TDR = ((unsigned char*)&VREFINT_C) [0];
 8000908:	4b0d      	ldr	r3, [pc, #52]	@ (8000940 <usart3_custom_interrupt+0xa0>)
 800090a:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 800090e:	6293      	str	r3, [r2, #40]	@ 0x28
		while(!(USART3->ISR & USART_ISR_TXE_TXFNF));
 8000910:	69d3      	ldr	r3, [r2, #28]
 8000912:	0619      	lsls	r1, r3, #24
 8000914:	d5fc      	bpl.n	8000910 <usart3_custom_interrupt+0x70>
		USART3->TDR = ((unsigned char*)&VREFINT_C) [1];
 8000916:	4b0a      	ldr	r3, [pc, #40]	@ (8000940 <usart3_custom_interrupt+0xa0>)
		while(!(USART3->ISR & USART_ISR_TXE_TXFNF));
 8000918:	4903      	ldr	r1, [pc, #12]	@ (8000928 <usart3_custom_interrupt+0x88>)
		USART3->TDR = ((unsigned char*)&VREFINT_C) [1];
 800091a:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 800091e:	6293      	str	r3, [r2, #40]	@ 0x28
		while(!(USART3->ISR & USART_ISR_TXE_TXFNF));
 8000920:	69cb      	ldr	r3, [r1, #28]
 8000922:	061b      	lsls	r3, r3, #24
 8000924:	d5fc      	bpl.n	8000920 <usart3_custom_interrupt+0x80>
 8000926:	e7c3      	b.n	80008b0 <usart3_custom_interrupt+0x10>
 8000928:	40004800 	.word	0x40004800
 800092c:	40020400 	.word	0x40020400
 8000930:	24000034 	.word	0x24000034
 8000934:	40001000 	.word	0x40001000
 8000938:	2400002c 	.word	0x2400002c
 800093c:	24000030 	.word	0x24000030
 8000940:	1ff1e800 	.word	0x1ff1e800
 8000944:	00000000 	.word	0x00000000

08000948 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000948:	b530      	push	{r4, r5, lr}
 800094a:	b0a1      	sub	sp, #132	@ 0x84
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800094c:	224c      	movs	r2, #76	@ 0x4c
 800094e:	2100      	movs	r1, #0
 8000950:	a80c      	add	r0, sp, #48	@ 0x30
 8000952:	f005 fa27 	bl	8005da4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000956:	2220      	movs	r2, #32
 8000958:	2100      	movs	r1, #0
 800095a:	a804      	add	r0, sp, #16
 800095c:	f005 fa22 	bl	8005da4 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000960:	2002      	movs	r0, #2
 8000962:	f002 fb13 	bl	8002f8c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000966:	4b3a      	ldr	r3, [pc, #232]	@ (8000a50 <SystemClock_Config+0x108>)
 8000968:	2100      	movs	r1, #0
 800096a:	4a3a      	ldr	r2, [pc, #232]	@ (8000a54 <SystemClock_Config+0x10c>)
 800096c:	9101      	str	r1, [sp, #4]
 800096e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8000970:	f021 0101 	bic.w	r1, r1, #1
 8000974:	62d9      	str	r1, [r3, #44]	@ 0x2c
 8000976:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000978:	f003 0301 	and.w	r3, r3, #1
 800097c:	9301      	str	r3, [sp, #4]
 800097e:	6993      	ldr	r3, [r2, #24]
 8000980:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000984:	6193      	str	r3, [r2, #24]
 8000986:	6993      	ldr	r3, [r2, #24]
 8000988:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800098c:	9301      	str	r3, [sp, #4]
 800098e:	9b01      	ldr	r3, [sp, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000990:	6993      	ldr	r3, [r2, #24]
 8000992:	0499      	lsls	r1, r3, #18
 8000994:	d5fc      	bpl.n	8000990 <SystemClock_Config+0x48>

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000996:	4b30      	ldr	r3, [pc, #192]	@ (8000a58 <SystemClock_Config+0x110>)
 8000998:	f8d3 10f4 	ldr.w	r1, [r3, #244]	@ 0xf4
 800099c:	f041 0102 	orr.w	r1, r1, #2
 80009a0:	f8c3 10f4 	str.w	r1, [r3, #244]	@ 0xf4
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80009a4:	2100      	movs	r1, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009a6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80009aa:	f003 0302 	and.w	r3, r3, #2
 80009ae:	9302      	str	r3, [sp, #8]
 80009b0:	9b02      	ldr	r3, [sp, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80009b2:	9103      	str	r1, [sp, #12]
 80009b4:	6991      	ldr	r1, [r2, #24]
 80009b6:	4b26      	ldr	r3, [pc, #152]	@ (8000a50 <SystemClock_Config+0x108>)
 80009b8:	f441 4140 	orr.w	r1, r1, #49152	@ 0xc000
 80009bc:	6191      	str	r1, [r2, #24]
 80009be:	6992      	ldr	r2, [r2, #24]
 80009c0:	f402 4240 	and.w	r2, r2, #49152	@ 0xc000
 80009c4:	9203      	str	r2, [sp, #12]
 80009c6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80009c8:	4a22      	ldr	r2, [pc, #136]	@ (8000a54 <SystemClock_Config+0x10c>)
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80009ca:	f041 0101 	orr.w	r1, r1, #1
 80009ce:	62d9      	str	r1, [r3, #44]	@ 0x2c
 80009d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80009d2:	f003 0301 	and.w	r3, r3, #1
 80009d6:	9303      	str	r3, [sp, #12]
 80009d8:	9b03      	ldr	r3, [sp, #12]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80009da:	6993      	ldr	r3, [r2, #24]
 80009dc:	049b      	lsls	r3, r3, #18
 80009de:	d5fc      	bpl.n	80009da <SystemClock_Config+0x92>
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = 1;
 80009e0:	2101      	movs	r1, #1
  RCC_OscInitStruct.PLL.PLLN = 120;
 80009e2:	2278      	movs	r2, #120	@ 0x78
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009e4:	2302      	movs	r3, #2
  RCC_OscInitStruct.PLL.PLLP = 2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80009e6:	2404      	movs	r4, #4
  RCC_OscInitStruct.PLL.PLLR = 2;
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009e8:	a80c      	add	r0, sp, #48	@ 0x30
  RCC_OscInitStruct.PLL.PLLN = 120;
 80009ea:	e9cd 1217 	strd	r1, r2, [sp, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80009ee:	220c      	movs	r2, #12
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80009f0:	ed9f 7b15 	vldr	d7, [pc, #84]	@ 8000a48 <SystemClock_Config+0x100>
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80009f4:	e9cd 3315 	strd	r3, r3, [sp, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80009f8:	e9cd 3419 	strd	r3, r4, [sp, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80009fc:	e9cd 321b 	strd	r3, r2, [sp, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000a00:	2300      	movs	r3, #0
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a02:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000a06:	e9cd 331d 	strd	r3, r3, [sp, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a0a:	f002 fb55 	bl	80030b8 <HAL_RCC_OscConfig>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	b108      	cbz	r0, 8000a16 <SystemClock_Config+0xce>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a12:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a14:	e7fe      	b.n	8000a14 <SystemClock_Config+0xcc>
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000a16:	2240      	movs	r2, #64	@ 0x40
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000a18:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000a1a:	2308      	movs	r3, #8
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a1c:	253f      	movs	r5, #63	@ 0x3f
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000a1e:	4621      	mov	r1, r4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a20:	2403      	movs	r4, #3
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000a22:	a804      	add	r0, sp, #16
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a24:	9504      	str	r5, [sp, #16]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a26:	9405      	str	r4, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000a28:	9209      	str	r2, [sp, #36]	@ 0x24
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000a2a:	e9cd 3207 	strd	r3, r2, [sp, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000a2e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a32:	e9cd 320a 	strd	r3, r2, [sp, #40]	@ 0x28
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000a36:	f002 febf 	bl	80037b8 <HAL_RCC_ClockConfig>
 8000a3a:	b108      	cbz	r0, 8000a40 <SystemClock_Config+0xf8>
 8000a3c:	b672      	cpsid	i
  while (1)
 8000a3e:	e7fe      	b.n	8000a3e <SystemClock_Config+0xf6>
}
 8000a40:	b021      	add	sp, #132	@ 0x84
 8000a42:	bd30      	pop	{r4, r5, pc}
 8000a44:	f3af 8000 	nop.w
 8000a48:	00000001 	.word	0x00000001
 8000a4c:	00050000 	.word	0x00050000
 8000a50:	58000400 	.word	0x58000400
 8000a54:	58024800 	.word	0x58024800
 8000a58:	58024400 	.word	0x58024400

08000a5c <main>:
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a5c:	2400      	movs	r4, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a5e:	4dbe      	ldr	r5, [pc, #760]	@ (8000d58 <main+0x2fc>)
  GPIO_InitStruct.Pin = B1_Pin;
 8000a60:	f44f 5900 	mov.w	r9, #8192	@ 0x2000
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a64:	2602      	movs	r6, #2
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000a66:	f04f 080b 	mov.w	r8, #11
{
 8000a6a:	b580      	push	{r7, lr}
 8000a6c:	b092      	sub	sp, #72	@ 0x48
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8000a6e:	2701      	movs	r7, #1
  HAL_Init();
 8000a70:	f000 fc44 	bl	80012fc <HAL_Init>
  SystemClock_Config();
 8000a74:	f7ff ff68 	bl	8000948 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a78:	940d      	str	r4, [sp, #52]	@ 0x34
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000a7a:	4622      	mov	r2, r4
 8000a7c:	f244 0101 	movw	r1, #16385	@ 0x4001
 8000a80:	48b6      	ldr	r0, [pc, #728]	@ (8000d5c <main+0x300>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a82:	e9cd 4409 	strd	r4, r4, [sp, #36]	@ 0x24
 8000a86:	e9cd 440b 	strd	r4, r4, [sp, #44]	@ 0x2c
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a8a:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 8000a8e:	f043 0304 	orr.w	r3, r3, #4
 8000a92:	f8c5 30e0 	str.w	r3, [r5, #224]	@ 0xe0
 8000a96:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 8000a9a:	f003 0304 	and.w	r3, r3, #4
 8000a9e:	9302      	str	r3, [sp, #8]
 8000aa0:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000aa2:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 8000aa6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000aaa:	f8c5 30e0 	str.w	r3, [r5, #224]	@ 0xe0
 8000aae:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 8000ab2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ab6:	9303      	str	r3, [sp, #12]
 8000ab8:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aba:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 8000abe:	f043 0301 	orr.w	r3, r3, #1
 8000ac2:	f8c5 30e0 	str.w	r3, [r5, #224]	@ 0xe0
 8000ac6:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 8000aca:	f003 0301 	and.w	r3, r3, #1
 8000ace:	9304      	str	r3, [sp, #16]
 8000ad0:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ad2:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 8000ad6:	f043 0302 	orr.w	r3, r3, #2
 8000ada:	f8c5 30e0 	str.w	r3, [r5, #224]	@ 0xe0
 8000ade:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 8000ae2:	f003 0302 	and.w	r3, r3, #2
 8000ae6:	9305      	str	r3, [sp, #20]
 8000ae8:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000aea:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 8000aee:	f043 0310 	orr.w	r3, r3, #16
 8000af2:	f8c5 30e0 	str.w	r3, [r5, #224]	@ 0xe0
 8000af6:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 8000afa:	f003 0310 	and.w	r3, r3, #16
 8000afe:	9306      	str	r3, [sp, #24]
 8000b00:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b02:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 8000b06:	f043 0308 	orr.w	r3, r3, #8
 8000b0a:	f8c5 30e0 	str.w	r3, [r5, #224]	@ 0xe0
 8000b0e:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 8000b12:	f003 0308 	and.w	r3, r3, #8
 8000b16:	9307      	str	r3, [sp, #28]
 8000b18:	9b07      	ldr	r3, [sp, #28]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000b1a:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 8000b1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000b22:	f8c5 30e0 	str.w	r3, [r5, #224]	@ 0xe0
 8000b26:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 8000b2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000b2e:	9308      	str	r3, [sp, #32]
 8000b30:	9b08      	ldr	r3, [sp, #32]
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000b32:	f002 fa27 	bl	8002f84 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 8000b36:	4622      	mov	r2, r4
 8000b38:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000b3c:	4888      	ldr	r0, [pc, #544]	@ (8000d60 <main+0x304>)
 8000b3e:	f002 fa21 	bl	8002f84 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000b42:	4622      	mov	r2, r4
 8000b44:	2102      	movs	r1, #2
 8000b46:	4887      	ldr	r0, [pc, #540]	@ (8000d64 <main+0x308>)
 8000b48:	f002 fa1c 	bl	8002f84 <HAL_GPIO_WritePin>
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000b4c:	a909      	add	r1, sp, #36	@ 0x24
 8000b4e:	4886      	ldr	r0, [pc, #536]	@ (8000d68 <main+0x30c>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b50:	940b      	str	r4, [sp, #44]	@ 0x2c
  GPIO_InitStruct.Pin = B1_Pin;
 8000b52:	e9cd 9409 	strd	r9, r4, [sp, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000b56:	f002 f8d3 	bl	8002d00 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000b5a:	2332      	movs	r3, #50	@ 0x32
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b5c:	a909      	add	r1, sp, #36	@ 0x24
 8000b5e:	4882      	ldr	r0, [pc, #520]	@ (8000d68 <main+0x30c>)
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000b60:	9309      	str	r3, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b62:	960a      	str	r6, [sp, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000b64:	f8cd 8034 	str.w	r8, [sp, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b68:	e9cd 440b 	strd	r4, r4, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b6c:	f002 f8c8 	bl	8002d00 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8000b70:	2386      	movs	r3, #134	@ 0x86
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b72:	a909      	add	r1, sp, #36	@ 0x24
 8000b74:	487d      	ldr	r0, [pc, #500]	@ (8000d6c <main+0x310>)
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8000b76:	9309      	str	r3, [sp, #36]	@ 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b78:	e9cd 640a 	strd	r6, r4, [sp, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000b7c:	e9cd 480c 	strd	r4, r8, [sp, #48]	@ 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b80:	f002 f8be 	bl	8002d00 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8000b84:	f244 0301 	movw	r3, #16385	@ 0x4001
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b88:	a909      	add	r1, sp, #36	@ 0x24
 8000b8a:	4874      	ldr	r0, [pc, #464]	@ (8000d5c <main+0x300>)
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8000b8c:	e9cd 3709 	strd	r3, r7, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b90:	e9cd 440b 	strd	r4, r4, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b94:	f002 f8b4 	bl	8002d00 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b98:	a909      	add	r1, sp, #36	@ 0x24
 8000b9a:	4870      	ldr	r0, [pc, #448]	@ (8000d5c <main+0x300>)
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000b9c:	f8cd 8034 	str.w	r8, [sp, #52]	@ 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ba0:	e9cd 9609 	strd	r9, r6, [sp, #36]	@ 0x24
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 8000ba4:	f44f 6980 	mov.w	r9, #1024	@ 0x400
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ba8:	e9cd 440b 	strd	r4, r4, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bac:	f002 f8a8 	bl	8002d00 <HAL_GPIO_Init>
  HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8000bb0:	a909      	add	r1, sp, #36	@ 0x24
 8000bb2:	486b      	ldr	r0, [pc, #428]	@ (8000d60 <main+0x304>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bb4:	940c      	str	r4, [sp, #48]	@ 0x30
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 8000bb6:	f8cd 9024 	str.w	r9, [sp, #36]	@ 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bba:	e9cd 740a 	strd	r7, r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8000bbe:	f002 f89f 	bl	8002d00 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000bc2:	2280      	movs	r2, #128	@ 0x80
 8000bc4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
  HAL_GPIO_Init(USB_OTG_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8000bc8:	a909      	add	r1, sp, #36	@ 0x24
 8000bca:	4869      	ldr	r0, [pc, #420]	@ (8000d70 <main+0x314>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bcc:	940b      	str	r4, [sp, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000bce:	e9cd 2309 	strd	r2, r3, [sp, #36]	@ 0x24
  HAL_GPIO_Init(USB_OTG_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8000bd2:	f002 f895 	bl	8002d00 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8000bd6:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bda:	a909      	add	r1, sp, #36	@ 0x24
 8000bdc:	4863      	ldr	r0, [pc, #396]	@ (8000d6c <main+0x310>)
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8000bde:	9309      	str	r3, [sp, #36]	@ 0x24
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8000be0:	230a      	movs	r3, #10
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be2:	940c      	str	r4, [sp, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8000be4:	930d      	str	r3, [sp, #52]	@ 0x34
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be6:	e9cd 640a 	strd	r6, r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bea:	f002 f889 	bl	8002d00 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8000bee:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000bf2:	a909      	add	r1, sp, #36	@ 0x24
 8000bf4:	485e      	ldr	r0, [pc, #376]	@ (8000d70 <main+0x314>)
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8000bf6:	9309      	str	r3, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bf8:	940c      	str	r4, [sp, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000bfa:	f8cd 8034 	str.w	r8, [sp, #52]	@ 0x34
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfe:	e9cd 640a 	strd	r6, r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000c02:	f002 f87d 	bl	8002d00 <HAL_GPIO_Init>
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000c06:	a909      	add	r1, sp, #36	@ 0x24
 8000c08:	4856      	ldr	r0, [pc, #344]	@ (8000d64 <main+0x308>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c0a:	e9cd 440b 	strd	r4, r4, [sp, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c0e:	e9cd 6709 	strd	r6, r7, [sp, #36]	@ 0x24
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000c12:	f002 f875 	bl	8002d00 <HAL_GPIO_Init>
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000c16:	f8d5 30d8 	ldr.w	r3, [r5, #216]	@ 0xd8
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000c1a:	4622      	mov	r2, r4
 8000c1c:	4621      	mov	r1, r4
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000c1e:	4333      	orrs	r3, r6
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000c20:	2038      	movs	r0, #56	@ 0x38
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000c22:	f8c5 30d8 	str.w	r3, [r5, #216]	@ 0xd8
 8000c26:	f8d5 30d8 	ldr.w	r3, [r5, #216]	@ 0xd8
  hadc3.Instance = ADC3;
 8000c2a:	4d52      	ldr	r5, [pc, #328]	@ (8000d74 <main+0x318>)
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000c2c:	4033      	ands	r3, r6
 8000c2e:	9301      	str	r3, [sp, #4]
 8000c30:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000c32:	f001 f883 	bl	8001d3c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000c36:	2038      	movs	r0, #56	@ 0x38
 8000c38:	f001 f8bc 	bl	8001db4 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8000c3c:	4622      	mov	r2, r4
 8000c3e:	4621      	mov	r1, r4
 8000c40:	2039      	movs	r0, #57	@ 0x39
 8000c42:	f001 f87b 	bl	8001d3c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8000c46:	2039      	movs	r0, #57	@ 0x39
 8000c48:	f001 f8b4 	bl	8001db4 <HAL_NVIC_EnableIRQ>
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000c4c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  ADC_ChannelConfTypeDef sConfig = {0};
 8000c50:	940f      	str	r4, [sp, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000c52:	4628      	mov	r0, r5
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000c54:	606c      	str	r4, [r5, #4]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000c56:	60ec      	str	r4, [r5, #12]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8000c58:	82ac      	strh	r4, [r5, #20]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000c5a:	772c      	strb	r4, [r5, #28]
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000c5c:	636c      	str	r4, [r5, #52]	@ 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 8000c5e:	f885 4038 	strb.w	r4, [r5, #56]	@ 0x38
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000c62:	f8c5 9028 	str.w	r9, [r5, #40]	@ 0x28
  hadc3.Init.NbrOfConversion = 1;
 8000c66:	61af      	str	r7, [r5, #24]
  hadc3.Init.Oversampling.Ratio = 1;
 8000c68:	63ef      	str	r7, [r5, #60]	@ 0x3c
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000c6a:	e9c5 430b 	strd	r4, r3, [r5, #44]	@ 0x2c
  hadc3.Instance = ADC3;
 8000c6e:	4b42      	ldr	r3, [pc, #264]	@ (8000d78 <main+0x31c>)
  ADC_ChannelConfTypeDef sConfig = {0};
 8000c70:	e9cd 4409 	strd	r4, r4, [sp, #36]	@ 0x24
 8000c74:	e9cd 440b 	strd	r4, r4, [sp, #44]	@ 0x2c
 8000c78:	e9cd 440d 	strd	r4, r4, [sp, #52]	@ 0x34
  hadc3.Instance = ADC3;
 8000c7c:	602b      	str	r3, [r5, #0]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000c7e:	2404      	movs	r4, #4
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T6_TRGO;
 8000c80:	f44f 63b4 	mov.w	r3, #1440	@ 0x5a0
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000c84:	612c      	str	r4, [r5, #16]
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T6_TRGO;
 8000c86:	626b      	str	r3, [r5, #36]	@ 0x24
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000c88:	f000 fe8a 	bl	80019a0 <HAL_ADC_Init>
 8000c8c:	b108      	cbz	r0, 8000c92 <main+0x236>
 8000c8e:	b672      	cpsid	i
  while (1)
 8000c90:	e7fe      	b.n	8000c90 <main+0x234>
  hadc3.Init.Resolution = ADC_RESOLUTION_16B;
 8000c92:	60a8      	str	r0, [r5, #8]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000c94:	4628      	mov	r0, r5
 8000c96:	f000 fe83 	bl	80019a0 <HAL_ADC_Init>
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	b108      	cbz	r0, 8000ca2 <main+0x246>
 8000c9e:	b672      	cpsid	i
  while (1)
 8000ca0:	e7fe      	b.n	8000ca0 <main+0x244>
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ca2:	2206      	movs	r2, #6
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000ca4:	4628      	mov	r0, r5
 8000ca6:	a909      	add	r1, sp, #36	@ 0x24
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000ca8:	930b      	str	r3, [sp, #44]	@ 0x2c
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000caa:	920a      	str	r2, [sp, #40]	@ 0x28
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000cac:	f240 72ff 	movw	r2, #2047	@ 0x7ff
  sConfig.Offset = 0;
 8000cb0:	930e      	str	r3, [sp, #56]	@ 0x38
  sConfig.OffsetSignedSaturation = DISABLE;
 8000cb2:	f88d 303d 	strb.w	r3, [sp, #61]	@ 0x3d
  sConfig.Channel = ADC_CHANNEL_0;
 8000cb6:	9709      	str	r7, [sp, #36]	@ 0x24
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000cb8:	940d      	str	r4, [sp, #52]	@ 0x34
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000cba:	920c      	str	r2, [sp, #48]	@ 0x30
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000cbc:	f000 fb9c 	bl	80013f8 <HAL_ADC_ConfigChannel>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	b108      	cbz	r0, 8000cc8 <main+0x26c>
 8000cc4:	b672      	cpsid	i
  while (1)
 8000cc6:	e7fe      	b.n	8000cc6 <main+0x26a>
  huart3.Instance = USART3;
 8000cc8:	4c2c      	ldr	r4, [pc, #176]	@ (8000d7c <main+0x320>)
 8000cca:	492d      	ldr	r1, [pc, #180]	@ (8000d80 <main+0x324>)
  huart3.Init.BaudRate = 1000000;
 8000ccc:	4a2d      	ldr	r2, [pc, #180]	@ (8000d84 <main+0x328>)
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000cce:	4620      	mov	r0, r4
  huart3.Init.BaudRate = 1000000;
 8000cd0:	e884 000e 	stmia.w	r4, {r1, r2, r3}
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000cd4:	220c      	movs	r2, #12
  huart3.Init.Parity = UART_PARITY_NONE;
 8000cd6:	e9c4 3303 	strd	r3, r3, [r4, #12]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000cda:	e9c4 2305 	strd	r2, r3, [r4, #20]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000cde:	e9c4 3307 	strd	r3, r3, [r4, #28]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ce2:	e9c4 3309 	strd	r3, r3, [r4, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000ce6:	f004 ff87 	bl	8005bf8 <HAL_UART_Init>
 8000cea:	4601      	mov	r1, r0
 8000cec:	b108      	cbz	r0, 8000cf2 <main+0x296>
 8000cee:	b672      	cpsid	i
  while (1)
 8000cf0:	e7fe      	b.n	8000cf0 <main+0x294>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000cf2:	4620      	mov	r0, r4
 8000cf4:	f004 ffd2 	bl	8005c9c <HAL_UARTEx_SetTxFifoThreshold>
 8000cf8:	4601      	mov	r1, r0
 8000cfa:	b108      	cbz	r0, 8000d00 <main+0x2a4>
 8000cfc:	b672      	cpsid	i
  while (1)
 8000cfe:	e7fe      	b.n	8000cfe <main+0x2a2>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d00:	4620      	mov	r0, r4
 8000d02:	f005 f80d 	bl	8005d20 <HAL_UARTEx_SetRxFifoThreshold>
 8000d06:	b108      	cbz	r0, 8000d0c <main+0x2b0>
 8000d08:	b672      	cpsid	i
  while (1)
 8000d0a:	e7fe      	b.n	8000d0a <main+0x2ae>
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000d0c:	4620      	mov	r0, r4
 8000d0e:	f004 ffa7 	bl	8005c60 <HAL_UARTEx_DisableFifoMode>
 8000d12:	4603      	mov	r3, r0
 8000d14:	b108      	cbz	r0, 8000d1a <main+0x2be>
 8000d16:	b672      	cpsid	i
  while (1)
 8000d18:	e7fe      	b.n	8000d18 <main+0x2bc>
  htim6.Instance = TIM6;
 8000d1a:	4c1b      	ldr	r4, [pc, #108]	@ (8000d88 <main+0x32c>)
  htim6.Init.Period = 65535;
 8000d1c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
  htim6.Instance = TIM6;
 8000d20:	491a      	ldr	r1, [pc, #104]	@ (8000d8c <main+0x330>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d22:	900b      	str	r0, [sp, #44]	@ 0x2c
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d24:	61a3      	str	r3, [r4, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d26:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
  htim6.Init.Prescaler = 0;
 8000d2a:	e9c4 1000 	strd	r1, r0, [r4]
  htim6.Init.Period = 65535;
 8000d2e:	e9c4 0202 	strd	r0, r2, [r4, #8]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000d32:	4620      	mov	r0, r4
 8000d34:	f004 fb20 	bl	8005378 <HAL_TIM_Base_Init>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	b108      	cbz	r0, 8000d40 <main+0x2e4>
 8000d3c:	b672      	cpsid	i
  while (1)
 8000d3e:	e7fe      	b.n	8000d3e <main+0x2e2>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000d40:	2220      	movs	r2, #32
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000d42:	a909      	add	r1, sp, #36	@ 0x24
 8000d44:	4620      	mov	r0, r4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d46:	930b      	str	r3, [sp, #44]	@ 0x2c
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000d48:	9209      	str	r2, [sp, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000d4a:	f004 fbbb 	bl	80054c4 <HAL_TIMEx_MasterConfigSynchronization>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	b1f0      	cbz	r0, 8000d90 <main+0x334>
 8000d52:	b672      	cpsid	i
  while (1)
 8000d54:	e7fe      	b.n	8000d54 <main+0x2f8>
 8000d56:	bf00      	nop
 8000d58:	58024400 	.word	0x58024400
 8000d5c:	58020400 	.word	0x58020400
 8000d60:	58020c00 	.word	0x58020c00
 8000d64:	58021000 	.word	0x58021000
 8000d68:	58020800 	.word	0x58020800
 8000d6c:	58020000 	.word	0x58020000
 8000d70:	58021800 	.word	0x58021800
 8000d74:	24000a14 	.word	0x24000a14
 8000d78:	58026000 	.word	0x58026000
 8000d7c:	2400087c 	.word	0x2400087c
 8000d80:	40004800 	.word	0x40004800
 8000d84:	000f4240 	.word	0x000f4240
 8000d88:	24000910 	.word	0x24000910
 8000d8c:	40001000 	.word	0x40001000
  hcomp2.Instance = COMP2;
 8000d90:	4824      	ldr	r0, [pc, #144]	@ (8000e24 <main+0x3c8>)
  hcomp2.Init.InvertingInput = COMP_INPUT_MINUS_DAC1_CH1;
 8000d92:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
  hcomp2.Instance = COMP2;
 8000d96:	4924      	ldr	r1, [pc, #144]	@ (8000e28 <main+0x3cc>)
  hcomp2.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8000d98:	61c3      	str	r3, [r0, #28]
  hcomp2.Instance = COMP2;
 8000d9a:	6001      	str	r1, [r0, #0]
  hcomp2.Init.InvertingInput = COMP_INPUT_MINUS_DAC1_CH1;
 8000d9c:	e9c0 3203 	strd	r3, r2, [r0, #12]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_IT_RISING;
 8000da0:	2211      	movs	r2, #17
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000da2:	e9c0 3305 	strd	r3, r3, [r0, #20]
  hcomp2.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 8000da6:	e9c0 3301 	strd	r3, r3, [r0, #4]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_IT_RISING;
 8000daa:	6202      	str	r2, [r0, #32]
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 8000dac:	f000 ff04 	bl	8001bb8 <HAL_COMP_Init>
 8000db0:	b108      	cbz	r0, 8000db6 <main+0x35a>
 8000db2:	b672      	cpsid	i
  while (1)
 8000db4:	e7fe      	b.n	8000db4 <main+0x358>
  DAC_ChannelConfTypeDef sConfig = {0};
 8000db6:	2224      	movs	r2, #36	@ 0x24
  hdac1.Instance = DAC1;
 8000db8:	4d1c      	ldr	r5, [pc, #112]	@ (8000e2c <main+0x3d0>)
  DAC_ChannelConfTypeDef sConfig = {0};
 8000dba:	2100      	movs	r1, #0
  hdac1.Instance = DAC1;
 8000dbc:	4c1c      	ldr	r4, [pc, #112]	@ (8000e30 <main+0x3d4>)
  DAC_ChannelConfTypeDef sConfig = {0};
 8000dbe:	eb0d 0002 	add.w	r0, sp, r2
 8000dc2:	f004 ffef 	bl	8005da4 <memset>
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000dc6:	4628      	mov	r0, r5
  hdac1.Instance = DAC1;
 8000dc8:	602c      	str	r4, [r5, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000dca:	f001 f817 	bl	8001dfc <HAL_DAC_Init>
 8000dce:	4602      	mov	r2, r0
 8000dd0:	b108      	cbz	r0, 8000dd6 <main+0x37a>
 8000dd2:	b672      	cpsid	i
  while (1)
 8000dd4:	e7fe      	b.n	8000dd4 <main+0x378>
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8000dd6:	2302      	movs	r3, #2
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000dd8:	a909      	add	r1, sp, #36	@ 0x24
 8000dda:	4628      	mov	r0, r5
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000ddc:	920d      	str	r2, [sp, #52]	@ 0x34
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000dde:	e9cd 2209 	strd	r2, r2, [sp, #36]	@ 0x24
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_ENABLE;
 8000de2:	e9cd 330b 	strd	r3, r3, [sp, #44]	@ 0x2c
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000de6:	f001 f81f 	bl	8001e28 <HAL_DAC_ConfigChannel>
 8000dea:	b108      	cbz	r0, 8000df0 <main+0x394>
 8000dec:	b672      	cpsid	i
  while (1)
 8000dee:	e7fe      	b.n	8000dee <main+0x392>
	COMP2->CFGR &= ~COMP_CFGRx_EN;	// attivo il comparatore
 8000df0:	4a10      	ldr	r2, [pc, #64]	@ (8000e34 <main+0x3d8>)
	DAC1->DHR12R1 = 1200;			// Soglia del comparatore IN 12 BIT NON 16
 8000df2:	f44f 6196 	mov.w	r1, #1200	@ 0x4b0
	COMP2->CFGR &= ~COMP_CFGRx_EN;	// attivo il comparatore
 8000df6:	f8d2 3810 	ldr.w	r3, [r2, #2064]	@ 0x810
 8000dfa:	f023 0301 	bic.w	r3, r3, #1
 8000dfe:	f8c2 3810 	str.w	r3, [r2, #2064]	@ 0x810
	DAC1->CR |= DAC_CR_EN1;		// attivo DAC
 8000e02:	6823      	ldr	r3, [r4, #0]
 8000e04:	f043 0301 	orr.w	r3, r3, #1
 8000e08:	6023      	str	r3, [r4, #0]
	DAC1->DHR12R1 = 1200;			// Soglia del comparatore IN 12 BIT NON 16
 8000e0a:	60a1      	str	r1, [r4, #8]
	DAC1->SWTRIGR |= DAC_SWTRIGR_SWTRIG1;
 8000e0c:	6863      	ldr	r3, [r4, #4]
 8000e0e:	f043 0301 	orr.w	r3, r3, #1
 8000e12:	6063      	str	r3, [r4, #4]
  usart3_init();
 8000e14:	f7ff fd2c 	bl	8000870 <usart3_init>
  ADC_custom_init();
 8000e18:	f7ff fbd6 	bl	80005c8 <ADC_custom_init>
  DMA_custom_init();
 8000e1c:	f7ff fccc 	bl	80007b8 <DMA_custom_init>
  while (1)
 8000e20:	e7fe      	b.n	8000e20 <main+0x3c4>
 8000e22:	bf00      	nop
 8000e24:	24000970 	.word	0x24000970
 8000e28:	58003810 	.word	0x58003810
 8000e2c:	2400095c 	.word	0x2400095c
 8000e30:	40007400 	.word	0x40007400
 8000e34:	58003000 	.word	0x58003000

08000e38 <Error_Handler>:
 8000e38:	b672      	cpsid	i
  while (1)
 8000e3a:	e7fe      	b.n	8000e3a <Error_Handler+0x2>

08000e3c <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e3c:	4b12      	ldr	r3, [pc, #72]	@ (8000e88 <HAL_MspInit+0x4c>)
  */
  __HAL_RCC_VREF_CLK_ENABLE();

  /** Configure the internal voltage reference buffer voltage scale
  */
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE0);
 8000e3e:	2000      	movs	r0, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e40:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 8000e44:	f042 0202 	orr.w	r2, r2, #2
{
 8000e48:	b500      	push	{lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e4a:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
{
 8000e4e:	b083      	sub	sp, #12
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e50:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 8000e54:	f002 0202 	and.w	r2, r2, #2
 8000e58:	9200      	str	r2, [sp, #0]
 8000e5a:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_VREF_CLK_ENABLE();
 8000e5c:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 8000e60:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8000e64:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
 8000e68:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000e6c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000e70:	9301      	str	r3, [sp, #4]
 8000e72:	9b01      	ldr	r3, [sp, #4]
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE0);
 8000e74:	f000 fa8a 	bl	800138c <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>

  /** Enable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_EnableVREFBUF();
 8000e78:	f000 fa9c 	bl	80013b4 <HAL_SYSCFG_EnableVREFBUF>

  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 8000e7c:	2000      	movs	r0, #0

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e7e:	b003      	add	sp, #12
 8000e80:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 8000e84:	f000 ba8c 	b.w	80013a0 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>
 8000e88:	58024400 	.word	0x58024400

08000e8c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000e8c:	b530      	push	{r4, r5, lr}
 8000e8e:	b0b3      	sub	sp, #204	@ 0xcc
 8000e90:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e92:	22c0      	movs	r2, #192	@ 0xc0
 8000e94:	2100      	movs	r1, #0
 8000e96:	a802      	add	r0, sp, #8
 8000e98:	f004 ff84 	bl	8005da4 <memset>
  if(hadc->Instance==ADC3)
 8000e9c:	4b32      	ldr	r3, [pc, #200]	@ (8000f68 <HAL_ADC_MspInit+0xdc>)
 8000e9e:	6822      	ldr	r2, [r4, #0]
 8000ea0:	429a      	cmp	r2, r3
 8000ea2:	d001      	beq.n	8000ea8 <HAL_ADC_MspInit+0x1c>

  /* USER CODE END ADC3_MspInit 1 */

  }

}
 8000ea4:	b033      	add	sp, #204	@ 0xcc
 8000ea6:	bd30      	pop	{r4, r5, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000ea8:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000eac:	2300      	movs	r3, #0
    PeriphClkInitStruct.PLL2.PLL2M = 1;
 8000eae:	2101      	movs	r1, #1
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000eb0:	a802      	add	r0, sp, #8
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000eb2:	e9cd 2302 	strd	r2, r3, [sp, #8]
    PeriphClkInitStruct.PLL2.PLL2N = 100;
 8000eb6:	2364      	movs	r3, #100	@ 0x64
    PeriphClkInitStruct.PLL2.PLL2P = 8;
 8000eb8:	2208      	movs	r2, #8
    PeriphClkInitStruct.PLL2.PLL2N = 100;
 8000eba:	e9cd 1304 	strd	r1, r3, [sp, #16]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000ebe:	2302      	movs	r3, #2
 8000ec0:	e9cd 2306 	strd	r2, r3, [sp, #24]
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000ec4:	2202      	movs	r2, #2
 8000ec6:	23c0      	movs	r3, #192	@ 0xc0
 8000ec8:	e9cd 2308 	strd	r2, r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ecc:	f002 ff52 	bl	8003d74 <HAL_RCCEx_PeriphCLKConfig>
 8000ed0:	2800      	cmp	r0, #0
 8000ed2:	d142      	bne.n	8000f5a <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8000ed4:	4b25      	ldr	r3, [pc, #148]	@ (8000f6c <HAL_ADC_MspInit+0xe0>)
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 8000ed6:	f04f 6180 	mov.w	r1, #67108864	@ 0x4000000
    hdma_adc3.Instance = DMA2_Stream0;
 8000eda:	4d25      	ldr	r5, [pc, #148]	@ (8000f70 <HAL_ADC_MspInit+0xe4>)
    __HAL_RCC_ADC3_CLK_ENABLE();
 8000edc:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 8000ee0:	4608      	mov	r0, r1
    __HAL_RCC_ADC3_CLK_ENABLE();
 8000ee2:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8000ee6:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000eea:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000eee:	f002 7280 	and.w	r2, r2, #16777216	@ 0x1000000
 8000ef2:	9200      	str	r2, [sp, #0]
 8000ef4:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ef6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000efa:	f042 0204 	orr.w	r2, r2, #4
 8000efe:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000f02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f06:	f003 0304 	and.w	r3, r3, #4
 8000f0a:	9301      	str	r3, [sp, #4]
 8000f0c:	9b01      	ldr	r3, [sp, #4]
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 8000f0e:	f000 fa69 	bl	80013e4 <HAL_SYSCFG_AnalogSwitchConfig>
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f12:	2300      	movs	r3, #0
    hdma_adc3.Instance = DMA2_Stream0;
 8000f14:	4917      	ldr	r1, [pc, #92]	@ (8000f74 <HAL_ADC_MspInit+0xe8>)
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 8000f16:	2273      	movs	r2, #115	@ 0x73
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8000f18:	4628      	mov	r0, r5
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8000f1a:	622b      	str	r3, [r5, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000f1c:	626b      	str	r3, [r5, #36]	@ 0x24
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 8000f1e:	e885 000e 	stmia.w	r5, {r1, r2, r3}
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8000f22:	f44f 6180 	mov.w	r1, #1024	@ 0x400
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000f26:	f44f 6200 	mov.w	r2, #2048	@ 0x800
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8000f2a:	e9c5 3103 	strd	r3, r1, [r5, #12]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000f2e:	616a      	str	r2, [r5, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000f30:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8000f34:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000f38:	e9c5 1206 	strd	r1, r2, [r5, #24]
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8000f3c:	f001 f906 	bl	800214c <HAL_DMA_Init>
 8000f40:	b970      	cbnz	r0, 8000f60 <HAL_ADC_MspInit+0xd4>
    HAL_NVIC_SetPriority(ADC3_IRQn, 0, 0);
 8000f42:	2200      	movs	r2, #0
 8000f44:	207f      	movs	r0, #127	@ 0x7f
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 8000f46:	64e5      	str	r5, [r4, #76]	@ 0x4c
    HAL_NVIC_SetPriority(ADC3_IRQn, 0, 0);
 8000f48:	4611      	mov	r1, r2
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 8000f4a:	63ac      	str	r4, [r5, #56]	@ 0x38
    HAL_NVIC_SetPriority(ADC3_IRQn, 0, 0);
 8000f4c:	f000 fef6 	bl	8001d3c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC3_IRQn);
 8000f50:	207f      	movs	r0, #127	@ 0x7f
 8000f52:	f000 ff2f 	bl	8001db4 <HAL_NVIC_EnableIRQ>
}
 8000f56:	b033      	add	sp, #204	@ 0xcc
 8000f58:	bd30      	pop	{r4, r5, pc}
      Error_Handler();
 8000f5a:	f7ff ff6d 	bl	8000e38 <Error_Handler>
 8000f5e:	e7b9      	b.n	8000ed4 <HAL_ADC_MspInit+0x48>
      Error_Handler();
 8000f60:	f7ff ff6a 	bl	8000e38 <Error_Handler>
 8000f64:	e7ed      	b.n	8000f42 <HAL_ADC_MspInit+0xb6>
 8000f66:	bf00      	nop
 8000f68:	58026000 	.word	0x58026000
 8000f6c:	58024400 	.word	0x58024400
 8000f70:	2400099c 	.word	0x2400099c
 8000f74:	40020410 	.word	0x40020410

08000f78 <HAL_COMP_MspInit>:
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hcomp->Instance==COMP2)
 8000f78:	4b1d      	ldr	r3, [pc, #116]	@ (8000ff0 <HAL_COMP_MspInit+0x78>)
 8000f7a:	6802      	ldr	r2, [r0, #0]
{
 8000f7c:	b530      	push	{r4, r5, lr}
  if(hcomp->Instance==COMP2)
 8000f7e:	429a      	cmp	r2, r3
{
 8000f80:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f82:	f04f 0400 	mov.w	r4, #0
 8000f86:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8000f8a:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8000f8e:	9406      	str	r4, [sp, #24]
  if(hcomp->Instance==COMP2)
 8000f90:	d001      	beq.n	8000f96 <HAL_COMP_MspInit+0x1e>

  /* USER CODE END COMP2_MspInit 1 */

  }

}
 8000f92:	b009      	add	sp, #36	@ 0x24
 8000f94:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_COMP12_CLK_ENABLE();
 8000f96:	4b17      	ldr	r3, [pc, #92]	@ (8000ff4 <HAL_COMP_MspInit+0x7c>)
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f98:	a902      	add	r1, sp, #8
 8000f9a:	4817      	ldr	r0, [pc, #92]	@ (8000ff8 <HAL_COMP_MspInit+0x80>)
    __HAL_RCC_COMP12_CLK_ENABLE();
 8000f9c:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 8000fa0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000fa4:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
 8000fa8:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 8000fac:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8000fb0:	9200      	str	r2, [sp, #0]
 8000fb2:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000fb4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000fb8:	f042 0210 	orr.w	r2, r2, #16
 8000fbc:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000fc0:	f44f 7200 	mov.w	r2, #512	@ 0x200
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000fc4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fc8:	f003 0310 	and.w	r3, r3, #16
 8000fcc:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000fce:	2303      	movs	r3, #3
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000fd0:	9d01      	ldr	r5, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000fd2:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000fd6:	f001 fe93 	bl	8002d00 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(COMP_IRQn, 0, 0);
 8000fda:	4622      	mov	r2, r4
 8000fdc:	4621      	mov	r1, r4
 8000fde:	2089      	movs	r0, #137	@ 0x89
 8000fe0:	f000 feac 	bl	8001d3c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(COMP_IRQn);
 8000fe4:	2089      	movs	r0, #137	@ 0x89
 8000fe6:	f000 fee5 	bl	8001db4 <HAL_NVIC_EnableIRQ>
}
 8000fea:	b009      	add	sp, #36	@ 0x24
 8000fec:	bd30      	pop	{r4, r5, pc}
 8000fee:	bf00      	nop
 8000ff0:	58003810 	.word	0x58003810
 8000ff4:	58024400 	.word	0x58024400
 8000ff8:	58021000 	.word	0x58021000

08000ffc <HAL_DAC_MspInit>:
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
  if(hdac->Instance==DAC1)
 8000ffc:	4b0a      	ldr	r3, [pc, #40]	@ (8001028 <HAL_DAC_MspInit+0x2c>)
 8000ffe:	6802      	ldr	r2, [r0, #0]
 8001000:	429a      	cmp	r2, r3
 8001002:	d000      	beq.n	8001006 <HAL_DAC_MspInit+0xa>
 8001004:	4770      	bx	lr
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC12_CLK_ENABLE();
 8001006:	4b09      	ldr	r3, [pc, #36]	@ (800102c <HAL_DAC_MspInit+0x30>)
{
 8001008:	b082      	sub	sp, #8
    __HAL_RCC_DAC12_CLK_ENABLE();
 800100a:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 800100e:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8001012:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 8001016:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800101a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800101e:	9301      	str	r3, [sp, #4]
 8001020:	9b01      	ldr	r3, [sp, #4]

  /* USER CODE END DAC1_MspInit 1 */

  }

}
 8001022:	b002      	add	sp, #8
 8001024:	4770      	bx	lr
 8001026:	bf00      	nop
 8001028:	40007400 	.word	0x40007400
 800102c:	58024400 	.word	0x58024400

08001030 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM6)
 8001030:	4b0a      	ldr	r3, [pc, #40]	@ (800105c <HAL_TIM_Base_MspInit+0x2c>)
 8001032:	6802      	ldr	r2, [r0, #0]
 8001034:	429a      	cmp	r2, r3
 8001036:	d000      	beq.n	800103a <HAL_TIM_Base_MspInit+0xa>
 8001038:	4770      	bx	lr
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800103a:	4b09      	ldr	r3, [pc, #36]	@ (8001060 <HAL_TIM_Base_MspInit+0x30>)
{
 800103c:	b082      	sub	sp, #8
    __HAL_RCC_TIM6_CLK_ENABLE();
 800103e:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8001042:	f042 0210 	orr.w	r2, r2, #16
 8001046:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 800104a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800104e:	f003 0310 	and.w	r3, r3, #16
 8001052:	9301      	str	r3, [sp, #4]
 8001054:	9b01      	ldr	r3, [sp, #4]

  /* USER CODE END TIM6_MspInit 1 */

  }

}
 8001056:	b002      	add	sp, #8
 8001058:	4770      	bx	lr
 800105a:	bf00      	nop
 800105c:	40001000 	.word	0x40001000
 8001060:	58024400 	.word	0x58024400

08001064 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001064:	b530      	push	{r4, r5, lr}
 8001066:	b0b9      	sub	sp, #228	@ 0xe4
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001068:	2100      	movs	r1, #0
{
 800106a:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800106c:	22c0      	movs	r2, #192	@ 0xc0
 800106e:	a808      	add	r0, sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001070:	9106      	str	r1, [sp, #24]
 8001072:	e9cd 1102 	strd	r1, r1, [sp, #8]
 8001076:	e9cd 1104 	strd	r1, r1, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800107a:	f004 fe93 	bl	8005da4 <memset>
  if(huart->Instance==USART3)
 800107e:	4b2f      	ldr	r3, [pc, #188]	@ (800113c <HAL_UART_MspInit+0xd8>)
 8001080:	6822      	ldr	r2, [r4, #0]
 8001082:	429a      	cmp	r2, r3
 8001084:	d001      	beq.n	800108a <HAL_UART_MspInit+0x26>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8001086:	b039      	add	sp, #228	@ 0xe4
 8001088:	bd30      	pop	{r4, r5, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800108a:	2202      	movs	r2, #2
 800108c:	2300      	movs	r3, #0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800108e:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001090:	e9cd 2308 	strd	r2, r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001094:	f002 fe6e 	bl	8003d74 <HAL_RCCEx_PeriphCLKConfig>
 8001098:	2800      	cmp	r0, #0
 800109a:	d148      	bne.n	800112e <HAL_UART_MspInit+0xca>
    __HAL_RCC_USART3_CLK_ENABLE();
 800109c:	4b28      	ldr	r3, [pc, #160]	@ (8001140 <HAL_UART_MspInit+0xdc>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800109e:	2007      	movs	r0, #7
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010a0:	a902      	add	r1, sp, #8
    __HAL_RCC_USART3_CLK_ENABLE();
 80010a2:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 80010a6:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80010aa:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 80010ae:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 80010b2:	f402 2280 	and.w	r2, r2, #262144	@ 0x40000
 80010b6:	9200      	str	r2, [sp, #0]
 80010b8:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80010ba:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80010be:	f042 0208 	orr.w	r2, r2, #8
 80010c2:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 80010c6:	f44f 7240 	mov.w	r2, #768	@ 0x300
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80010ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80010ce:	9006      	str	r0, [sp, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80010d0:	f003 0308 	and.w	r3, r3, #8
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010d4:	481b      	ldr	r0, [pc, #108]	@ (8001144 <HAL_UART_MspInit+0xe0>)
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80010d6:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 80010d8:	2302      	movs	r3, #2
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80010da:	9d01      	ldr	r5, [sp, #4]
    hdma_usart3_tx.Instance = DMA2_Stream1;
 80010dc:	4d1a      	ldr	r5, [pc, #104]	@ (8001148 <HAL_UART_MspInit+0xe4>)
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 80010de:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80010e2:	2200      	movs	r2, #0
 80010e4:	2300      	movs	r3, #0
 80010e6:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010ea:	f001 fe09 	bl	8002d00 <HAL_GPIO_Init>
    hdma_usart3_tx.Instance = DMA2_Stream1;
 80010ee:	4917      	ldr	r1, [pc, #92]	@ (800114c <HAL_UART_MspInit+0xe8>)
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 80010f0:	222e      	movs	r2, #46	@ 0x2e
 80010f2:	2300      	movs	r3, #0
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80010f4:	4628      	mov	r0, r5
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 80010f6:	60eb      	str	r3, [r5, #12]
 80010f8:	616b      	str	r3, [r5, #20]
 80010fa:	e9c5 1200 	strd	r1, r2, [r5]
 80010fe:	2140      	movs	r1, #64	@ 0x40
 8001100:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001104:	e9c5 3306 	strd	r3, r3, [r5, #24]
 8001108:	60a9      	str	r1, [r5, #8]
 800110a:	612a      	str	r2, [r5, #16]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800110c:	e9c5 3308 	strd	r3, r3, [r5, #32]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8001110:	f001 f81c 	bl	800214c <HAL_DMA_Init>
 8001114:	b970      	cbnz	r0, 8001134 <HAL_UART_MspInit+0xd0>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001116:	2200      	movs	r2, #0
 8001118:	2027      	movs	r0, #39	@ 0x27
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 800111a:	67e5      	str	r5, [r4, #124]	@ 0x7c
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800111c:	4611      	mov	r1, r2
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 800111e:	63ac      	str	r4, [r5, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001120:	f000 fe0c 	bl	8001d3c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001124:	2027      	movs	r0, #39	@ 0x27
 8001126:	f000 fe45 	bl	8001db4 <HAL_NVIC_EnableIRQ>
}
 800112a:	b039      	add	sp, #228	@ 0xe4
 800112c:	bd30      	pop	{r4, r5, pc}
      Error_Handler();
 800112e:	f7ff fe83 	bl	8000e38 <Error_Handler>
 8001132:	e7b3      	b.n	800109c <HAL_UART_MspInit+0x38>
      Error_Handler();
 8001134:	f7ff fe80 	bl	8000e38 <Error_Handler>
 8001138:	e7ed      	b.n	8001116 <HAL_UART_MspInit+0xb2>
 800113a:	bf00      	nop
 800113c:	40004800 	.word	0x40004800
 8001140:	58024400 	.word	0x58024400
 8001144:	58020c00 	.word	0x58020c00
 8001148:	24000804 	.word	0x24000804
 800114c:	40020428 	.word	0x40020428

08001150 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001150:	e7fe      	b.n	8001150 <NMI_Handler>
 8001152:	bf00      	nop

08001154 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001154:	e7fe      	b.n	8001154 <HardFault_Handler>
 8001156:	bf00      	nop

08001158 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001158:	e7fe      	b.n	8001158 <MemManage_Handler>
 800115a:	bf00      	nop

0800115c <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800115c:	e7fe      	b.n	800115c <BusFault_Handler>
 800115e:	bf00      	nop

08001160 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001160:	e7fe      	b.n	8001160 <UsageFault_Handler>
 8001162:	bf00      	nop

08001164 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001164:	4770      	bx	lr
 8001166:	bf00      	nop

08001168 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8001168:	4770      	bx	lr
 800116a:	bf00      	nop

0800116c <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 800116c:	4770      	bx	lr
 800116e:	bf00      	nop

08001170 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001170:	f000 b8f4 	b.w	800135c <HAL_IncTick>

08001174 <USART3_IRQHandler>:
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */
	usart3_custom_interrupt();
 8001174:	f7ff bb94 	b.w	80008a0 <usart3_custom_interrupt>

08001178 <DMA2_Stream0_IRQHandler>:
void DMA2_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8001178:	4801      	ldr	r0, [pc, #4]	@ (8001180 <DMA2_Stream0_IRQHandler+0x8>)
 800117a:	f001 ba6d 	b.w	8002658 <HAL_DMA_IRQHandler>
 800117e:	bf00      	nop
 8001180:	2400099c 	.word	0x2400099c

08001184 <DMA2_Stream1_IRQHandler>:
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */
	DMA_custom_interrupt_tx();
 8001184:	f7ff bb68 	b.w	8000858 <DMA_custom_interrupt_tx>

08001188 <ADC3_IRQHandler>:
  * @brief This function handles ADC3 global interrupt.
  */
void ADC3_IRQHandler(void)
{
  /* USER CODE BEGIN ADC3_IRQn 0 */
	ADC_custom_interrupt();
 8001188:	f7ff ba74 	b.w	8000674 <ADC_custom_interrupt>

0800118c <COMP1_IRQHandler>:
  * @brief This function handles COMP1 and COMP2 interrupts through EXTI lines 20 and 21.
  */
void COMP_IRQHandler(void)
{
  /* USER CODE BEGIN COMP_IRQn 0 */
	COMP_custom_interrupt();
 800118c:	f7ff bae6 	b.w	800075c <COMP_custom_interrupt>

08001190 <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001190:	4927      	ldr	r1, [pc, #156]	@ (8001230 <SystemInit+0xa0>)
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001192:	4a28      	ldr	r2, [pc, #160]	@ (8001234 <SystemInit+0xa4>)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001194:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 8001198:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
{
 800119c:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800119e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80011a2:	6813      	ldr	r3, [r2, #0]
 80011a4:	f003 030f 	and.w	r3, r3, #15
 80011a8:	2b06      	cmp	r3, #6
 80011aa:	d805      	bhi.n	80011b8 <SystemInit+0x28>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80011ac:	6813      	ldr	r3, [r2, #0]
 80011ae:	f023 030f 	bic.w	r3, r3, #15
 80011b2:	f043 0307 	orr.w	r3, r3, #7
 80011b6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80011b8:	4b1f      	ldr	r3, [pc, #124]	@ (8001238 <SystemInit+0xa8>)

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80011ba:	2400      	movs	r4, #0

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80011bc:	4a1f      	ldr	r2, [pc, #124]	@ (800123c <SystemInit+0xac>)
  RCC->CR |= RCC_CR_HSION;
 80011be:	6819      	ldr	r1, [r3, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80011c0:	481c      	ldr	r0, [pc, #112]	@ (8001234 <SystemInit+0xa4>)
  RCC->CR |= RCC_CR_HSION;
 80011c2:	f041 0101 	orr.w	r1, r1, #1
 80011c6:	6019      	str	r1, [r3, #0]
  RCC->CFGR = 0x00000000;
 80011c8:	611c      	str	r4, [r3, #16]
  RCC->CR &= 0xEAF6ED7FU;
 80011ca:	6819      	ldr	r1, [r3, #0]
 80011cc:	400a      	ands	r2, r1
 80011ce:	601a      	str	r2, [r3, #0]
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80011d0:	6803      	ldr	r3, [r0, #0]
 80011d2:	071b      	lsls	r3, r3, #28
 80011d4:	d505      	bpl.n	80011e2 <SystemInit+0x52>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80011d6:	6803      	ldr	r3, [r0, #0]
 80011d8:	f023 030f 	bic.w	r3, r3, #15
 80011dc:	f043 0307 	orr.w	r3, r3, #7
 80011e0:	6003      	str	r3, [r0, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80011e2:	4b15      	ldr	r3, [pc, #84]	@ (8001238 <SystemInit+0xa8>)
 80011e4:	2200      	movs	r2, #0
  RCC->PLLCKSELR = 0x02020200;

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80011e6:	4916      	ldr	r1, [pc, #88]	@ (8001240 <SystemInit+0xb0>)
  RCC->PLLCKSELR = 0x02020200;
 80011e8:	4c16      	ldr	r4, [pc, #88]	@ (8001244 <SystemInit+0xb4>)
  RCC->PLLCFGR = 0x01FF0000;
 80011ea:	4817      	ldr	r0, [pc, #92]	@ (8001248 <SystemInit+0xb8>)
  RCC->D1CFGR = 0x00000000;
 80011ec:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = 0x00000000;
 80011ee:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = 0x00000000;
 80011f0:	621a      	str	r2, [r3, #32]
  RCC->PLLCKSELR = 0x02020200;
 80011f2:	629c      	str	r4, [r3, #40]	@ 0x28
  RCC->PLLCFGR = 0x01FF0000;
 80011f4:	62d8      	str	r0, [r3, #44]	@ 0x2c
  RCC->PLL1DIVR = 0x01010280;
 80011f6:	6319      	str	r1, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80011f8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80011fa:	6399      	str	r1, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80011fc:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80011fe:	6419      	str	r1, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001200:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001202:	6818      	ldr	r0, [r3, #0]
  /* Disable all interrupts */
  RCC->CIER = 0x00000000;

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001204:	4c11      	ldr	r4, [pc, #68]	@ (800124c <SystemInit+0xbc>)
  RCC->CR &= 0xFFFBFFFFU;
 8001206:	f420 2080 	bic.w	r0, r0, #262144	@ 0x40000
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800120a:	4911      	ldr	r1, [pc, #68]	@ (8001250 <SystemInit+0xc0>)
  RCC->CR &= 0xFFFBFFFFU;
 800120c:	6018      	str	r0, [r3, #0]
  RCC->CIER = 0x00000000;
 800120e:	661a      	str	r2, [r3, #96]	@ 0x60
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001210:	6823      	ldr	r3, [r4, #0]
 8001212:	4019      	ands	r1, r3
 8001214:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
 8001218:	d203      	bcs.n	8001222 <SystemInit+0x92>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800121a:	4b0e      	ldr	r3, [pc, #56]	@ (8001254 <SystemInit+0xc4>)
 800121c:	2201      	movs	r2, #1
 800121e:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001222:	4b0d      	ldr	r3, [pc, #52]	@ (8001258 <SystemInit+0xc8>)
 8001224:	f243 02d2 	movw	r2, #12498	@ 0x30d2
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001228:	f85d 4b04 	ldr.w	r4, [sp], #4
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800122c:	601a      	str	r2, [r3, #0]
}
 800122e:	4770      	bx	lr
 8001230:	e000ed00 	.word	0xe000ed00
 8001234:	52002000 	.word	0x52002000
 8001238:	58024400 	.word	0x58024400
 800123c:	eaf6ed7f 	.word	0xeaf6ed7f
 8001240:	01010280 	.word	0x01010280
 8001244:	02020200 	.word	0x02020200
 8001248:	01ff0000 	.word	0x01ff0000
 800124c:	5c001000 	.word	0x5c001000
 8001250:	ffff0000 	.word	0xffff0000
 8001254:	51008000 	.word	0x51008000
 8001258:	52004000 	.word	0x52004000

0800125c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800125c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001294 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001260:	f7ff ff96 	bl	8001190 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001264:	480c      	ldr	r0, [pc, #48]	@ (8001298 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001266:	490d      	ldr	r1, [pc, #52]	@ (800129c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001268:	4a0d      	ldr	r2, [pc, #52]	@ (80012a0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800126a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800126c:	e002      	b.n	8001274 <LoopCopyDataInit>

0800126e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800126e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001270:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001272:	3304      	adds	r3, #4

08001274 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001274:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001276:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001278:	d3f9      	bcc.n	800126e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800127a:	4a0a      	ldr	r2, [pc, #40]	@ (80012a4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800127c:	4c0a      	ldr	r4, [pc, #40]	@ (80012a8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800127e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001280:	e001      	b.n	8001286 <LoopFillZerobss>

08001282 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001282:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001284:	3204      	adds	r2, #4

08001286 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001286:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001288:	d3fb      	bcc.n	8001282 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800128a:	f004 fd93 	bl	8005db4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800128e:	f7ff fbe5 	bl	8000a5c <main>
  bx  lr
 8001292:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001294:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001298:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800129c:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 80012a0:	08005e64 	.word	0x08005e64
  ldr r2, =_sbss
 80012a4:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 80012a8:	24000a7c 	.word	0x24000a7c

080012ac <ADC_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012ac:	e7fe      	b.n	80012ac <ADC_IRQHandler>
	...

080012b0 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80012b0:	4b0f      	ldr	r3, [pc, #60]	@ (80012f0 <HAL_InitTick+0x40>)
 80012b2:	781b      	ldrb	r3, [r3, #0]
 80012b4:	b90b      	cbnz	r3, 80012ba <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
 80012b6:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80012b8:	4770      	bx	lr
{
 80012ba:	b510      	push	{r4, lr}
 80012bc:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80012be:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80012c2:	4a0c      	ldr	r2, [pc, #48]	@ (80012f4 <HAL_InitTick+0x44>)
 80012c4:	fbb0 f3f3 	udiv	r3, r0, r3
 80012c8:	6810      	ldr	r0, [r2, #0]
 80012ca:	fbb0 f0f3 	udiv	r0, r0, r3
 80012ce:	f000 fd7f 	bl	8001dd0 <HAL_SYSTICK_Config>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012d2:	b908      	cbnz	r0, 80012d8 <HAL_InitTick+0x28>
 80012d4:	2c0f      	cmp	r4, #15
 80012d6:	d901      	bls.n	80012dc <HAL_InitTick+0x2c>
    return HAL_ERROR;
 80012d8:	2001      	movs	r0, #1
}
 80012da:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012dc:	2200      	movs	r2, #0
 80012de:	4621      	mov	r1, r4
 80012e0:	f04f 30ff 	mov.w	r0, #4294967295
 80012e4:	f000 fd2a 	bl	8001d3c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012e8:	4b03      	ldr	r3, [pc, #12]	@ (80012f8 <HAL_InitTick+0x48>)
 80012ea:	2000      	movs	r0, #0
 80012ec:	601c      	str	r4, [r3, #0]
}
 80012ee:	bd10      	pop	{r4, pc}
 80012f0:	24000008 	.word	0x24000008
 80012f4:	24000004 	.word	0x24000004
 80012f8:	2400000c 	.word	0x2400000c

080012fc <HAL_Init>:
{
 80012fc:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012fe:	2003      	movs	r0, #3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001300:	4c12      	ldr	r4, [pc, #72]	@ (800134c <HAL_Init+0x50>)
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001302:	f000 fd09 	bl	8001d18 <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001306:	f002 f9c9 	bl	800369c <HAL_RCC_GetSysClockFreq>
 800130a:	4b11      	ldr	r3, [pc, #68]	@ (8001350 <HAL_Init+0x54>)
 800130c:	4911      	ldr	r1, [pc, #68]	@ (8001354 <HAL_Init+0x58>)
 800130e:	699a      	ldr	r2, [r3, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001310:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001312:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001316:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800131a:	5c8a      	ldrb	r2, [r1, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800131c:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800131e:	f002 021f 	and.w	r2, r2, #31
  SystemCoreClock = common_system_clock;
 8001322:	490d      	ldr	r1, [pc, #52]	@ (8001358 <HAL_Init+0x5c>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001324:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001328:	40d0      	lsrs	r0, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800132a:	fa20 f303 	lsr.w	r3, r0, r3
  SystemCoreClock = common_system_clock;
 800132e:	6008      	str	r0, [r1, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001330:	2000      	movs	r0, #0
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001332:	6023      	str	r3, [r4, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001334:	f7ff ffbc 	bl	80012b0 <HAL_InitTick>
 8001338:	b110      	cbz	r0, 8001340 <HAL_Init+0x44>
    return HAL_ERROR;
 800133a:	2401      	movs	r4, #1
}
 800133c:	4620      	mov	r0, r4
 800133e:	bd10      	pop	{r4, pc}
 8001340:	4604      	mov	r4, r0
  HAL_MspInit();
 8001342:	f7ff fd7b 	bl	8000e3c <HAL_MspInit>
}
 8001346:	4620      	mov	r0, r4
 8001348:	bd10      	pop	{r4, pc}
 800134a:	bf00      	nop
 800134c:	24000000 	.word	0x24000000
 8001350:	58024400 	.word	0x58024400
 8001354:	08005e14 	.word	0x08005e14
 8001358:	24000004 	.word	0x24000004

0800135c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 800135c:	4a03      	ldr	r2, [pc, #12]	@ (800136c <HAL_IncTick+0x10>)
 800135e:	4b04      	ldr	r3, [pc, #16]	@ (8001370 <HAL_IncTick+0x14>)
 8001360:	6811      	ldr	r1, [r2, #0]
 8001362:	781b      	ldrb	r3, [r3, #0]
 8001364:	440b      	add	r3, r1
 8001366:	6013      	str	r3, [r2, #0]
}
 8001368:	4770      	bx	lr
 800136a:	bf00      	nop
 800136c:	24000a78 	.word	0x24000a78
 8001370:	24000008 	.word	0x24000008

08001374 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001374:	4b01      	ldr	r3, [pc, #4]	@ (800137c <HAL_GetTick+0x8>)
 8001376:	6818      	ldr	r0, [r3, #0]
}
 8001378:	4770      	bx	lr
 800137a:	bf00      	nop
 800137c:	24000a78 	.word	0x24000a78

08001380 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 8001380:	4b01      	ldr	r3, [pc, #4]	@ (8001388 <HAL_GetREVID+0x8>)
 8001382:	6818      	ldr	r0, [r3, #0]
}
 8001384:	0c00      	lsrs	r0, r0, #16
 8001386:	4770      	bx	lr
 8001388:	5c001000 	.word	0x5c001000

0800138c <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)
{
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);
 800138c:	4a03      	ldr	r2, [pc, #12]	@ (800139c <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x10>)
 800138e:	6813      	ldr	r3, [r2, #0]
 8001390:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001394:	4303      	orrs	r3, r0
 8001396:	6013      	str	r3, [r2, #0]
}
 8001398:	4770      	bx	lr
 800139a:	bf00      	nop
 800139c:	58003c00 	.word	0x58003c00

080013a0 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 80013a0:	4a03      	ldr	r2, [pc, #12]	@ (80013b0 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x10>)
 80013a2:	6813      	ldr	r3, [r2, #0]
 80013a4:	f023 0302 	bic.w	r3, r3, #2
 80013a8:	4303      	orrs	r3, r0
 80013aa:	6013      	str	r3, [r2, #0]
}
 80013ac:	4770      	bx	lr
 80013ae:	bf00      	nop
 80013b0:	58003c00 	.word	0x58003c00

080013b4 <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
 80013b4:	b538      	push	{r3, r4, r5, lr}
  uint32_t  tickstart;

  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 80013b6:	4c0a      	ldr	r4, [pc, #40]	@ (80013e0 <HAL_SYSCFG_EnableVREFBUF+0x2c>)
 80013b8:	6823      	ldr	r3, [r4, #0]
 80013ba:	f043 0301 	orr.w	r3, r3, #1
 80013be:	6023      	str	r3, [r4, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80013c0:	f7ff ffd8 	bl	8001374 <HAL_GetTick>
 80013c4:	4605      	mov	r5, r0

  /* Wait for VRR bit  */
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
 80013c6:	e004      	b.n	80013d2 <HAL_SYSCFG_EnableVREFBUF+0x1e>
  {
    if((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
 80013c8:	f7ff ffd4 	bl	8001374 <HAL_GetTick>
 80013cc:	1b40      	subs	r0, r0, r5
 80013ce:	280a      	cmp	r0, #10
 80013d0:	d804      	bhi.n	80013dc <HAL_SYSCFG_EnableVREFBUF+0x28>
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
 80013d2:	6823      	ldr	r3, [r4, #0]
 80013d4:	071b      	lsls	r3, r3, #28
 80013d6:	d5f7      	bpl.n	80013c8 <HAL_SYSCFG_EnableVREFBUF+0x14>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 80013d8:	2000      	movs	r0, #0
}
 80013da:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_TIMEOUT;
 80013dc:	2003      	movs	r0, #3
}
 80013de:	bd38      	pop	{r3, r4, r5, pc}
 80013e0:	58003c00 	.word	0x58003c00

080013e4 <HAL_SYSCFG_AnalogSwitchConfig>:
{
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 80013e4:	4a03      	ldr	r2, [pc, #12]	@ (80013f4 <HAL_SYSCFG_AnalogSwitchConfig+0x10>)
 80013e6:	6853      	ldr	r3, [r2, #4]
 80013e8:	ea23 0300 	bic.w	r3, r3, r0
 80013ec:	430b      	orrs	r3, r1
 80013ee:	6053      	str	r3, [r2, #4]
}
 80013f0:	4770      	bx	lr
 80013f2:	bf00      	nop
 80013f4:	58000400 	.word	0x58000400

080013f8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80013f8:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80013fa:	2200      	movs	r2, #0
{
 80013fc:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0;
 80013fe:	9201      	str	r2, [sp, #4]
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001400:	f890 2050 	ldrb.w	r2, [r0, #80]	@ 0x50
 8001404:	2a01      	cmp	r2, #1
 8001406:	f000 8138 	beq.w	800167a <HAL_ADC_ConfigChannel+0x282>
 800140a:	2401      	movs	r4, #1
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800140c:	6802      	ldr	r2, [r0, #0]
 800140e:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 8001410:	f880 4050 	strb.w	r4, [r0, #80]	@ 0x50
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001414:	6890      	ldr	r0, [r2, #8]
 8001416:	0745      	lsls	r5, r0, #29
 8001418:	d509      	bpl.n	800142e <HAL_ADC_ConfigChannel+0x36>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800141a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);

    tmp_hal_status = HAL_ERROR;
 800141c:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800141e:	f042 0220 	orr.w	r2, r2, #32
 8001422:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001424:	2200      	movs	r2, #0
 8001426:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
}
 800142a:	b003      	add	sp, #12
 800142c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 800142e:	680d      	ldr	r5, [r1, #0]
 8001430:	2d00      	cmp	r5, #0
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8001432:	ea4f 6095 	mov.w	r0, r5, lsr #26
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8001436:	db0d      	blt.n	8001454 <HAL_ADC_ConfigChannel+0x5c>
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8001438:	f3c5 0613 	ubfx	r6, r5, #0, #20
 800143c:	2e00      	cmp	r6, #0
 800143e:	f000 809a 	beq.w	8001576 <HAL_ADC_ConfigChannel+0x17e>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001442:	fa95 f5a5 	rbit	r5, r5
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001446:	b115      	cbz	r5, 800144e <HAL_ADC_ConfigChannel+0x56>
  {
    return 32U;
  }
  return __builtin_clz(value);
 8001448:	fab5 f585 	clz	r5, r5
 800144c:	40ac      	lsls	r4, r5
 800144e:	69d5      	ldr	r5, [r2, #28]
 8001450:	432c      	orrs	r4, r5
 8001452:	61d4      	str	r4, [r2, #28]
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001454:	684c      	ldr	r4, [r1, #4]
  MODIFY_REG(*preg,
 8001456:	f04f 0c1f 	mov.w	ip, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800145a:	f102 0e30 	add.w	lr, r2, #48	@ 0x30
  MODIFY_REG(*preg,
 800145e:	f000 001f 	and.w	r0, r0, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001462:	09a5      	lsrs	r5, r4, #6
  MODIFY_REG(*preg,
 8001464:	ea04 040c 	and.w	r4, r4, ip
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001468:	f005 050c 	and.w	r5, r5, #12
  MODIFY_REG(*preg,
 800146c:	fa0c fc04 	lsl.w	ip, ip, r4
 8001470:	40a0      	lsls	r0, r4
 8001472:	f85e 4005 	ldr.w	r4, [lr, r5]
 8001476:	ea24 0c0c 	bic.w	ip, r4, ip
 800147a:	ea4c 0000 	orr.w	r0, ip, r0
 800147e:	f84e 0005 	str.w	r0, [lr, r5]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001482:	6890      	ldr	r0, [r2, #8]
 8001484:	f010 0f04 	tst.w	r0, #4
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001488:	6890      	ldr	r0, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800148a:	d101      	bne.n	8001490 <HAL_ADC_ConfigChannel+0x98>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800148c:	0700      	lsls	r0, r0, #28
 800148e:	d51a      	bpl.n	80014c6 <HAL_ADC_ConfigChannel+0xce>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001490:	6890      	ldr	r0, [r2, #8]
 8001492:	07c7      	lsls	r7, r0, #31
 8001494:	d415      	bmi.n	80014c2 <HAL_ADC_ConfigChannel+0xca>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8001496:	68ce      	ldr	r6, [r1, #12]
 8001498:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(ADCx->DIFSEL,
 800149a:	f006 0718 	and.w	r7, r6, #24
 800149e:	48bd      	ldr	r0, [pc, #756]	@ (8001794 <HAL_ADC_ConfigChannel+0x39c>)
 80014a0:	f8d2 50c0 	ldr.w	r5, [r2, #192]	@ 0xc0
 80014a4:	40f8      	lsrs	r0, r7
 80014a6:	f3c4 0713 	ubfx	r7, r4, #0, #20
 80014aa:	4020      	ands	r0, r4
 80014ac:	ea25 0507 	bic.w	r5, r5, r7
 80014b0:	4328      	orrs	r0, r5
 80014b2:	f8c2 00c0 	str.w	r0, [r2, #192]	@ 0xc0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80014b6:	48b8      	ldr	r0, [pc, #736]	@ (8001798 <HAL_ADC_ConfigChannel+0x3a0>)
 80014b8:	4286      	cmp	r6, r0
 80014ba:	f000 8091 	beq.w	80015e0 <HAL_ADC_ConfigChannel+0x1e8>
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80014be:	2c00      	cmp	r4, #0
 80014c0:	db5b      	blt.n	800157a <HAL_ADC_ConfigChannel+0x182>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80014c2:	2000      	movs	r0, #0
 80014c4:	e7ae      	b.n	8001424 <HAL_ADC_ConfigChannel+0x2c>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80014c6:	680c      	ldr	r4, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80014c8:	f102 0c14 	add.w	ip, r2, #20
  MODIFY_REG(*preg,
 80014cc:	f04f 0e07 	mov.w	lr, #7
 80014d0:	688e      	ldr	r6, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80014d2:	0de5      	lsrs	r5, r4, #23
  MODIFY_REG(*preg,
 80014d4:	f3c4 5404 	ubfx	r4, r4, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80014d8:	f005 0504 	and.w	r5, r5, #4
  MODIFY_REG(*preg,
 80014dc:	fa0e fe04 	lsl.w	lr, lr, r4
 80014e0:	fa06 f404 	lsl.w	r4, r6, r4
 80014e4:	f85c 0005 	ldr.w	r0, [ip, r5]
 80014e8:	ea20 000e 	bic.w	r0, r0, lr
 80014ec:	4320      	orrs	r0, r4
 80014ee:	f84c 0005 	str.w	r0, [ip, r5]
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80014f2:	48aa      	ldr	r0, [pc, #680]	@ (800179c <HAL_ADC_ConfigChannel+0x3a4>)
 80014f4:	694d      	ldr	r5, [r1, #20]
 80014f6:	6800      	ldr	r0, [r0, #0]
 80014f8:	f000 4070 	and.w	r0, r0, #4026531840	@ 0xf0000000
 80014fc:	f1b0 5f80 	cmp.w	r0, #268435456	@ 0x10000000
 8001500:	68d0      	ldr	r0, [r2, #12]
 8001502:	d068      	beq.n	80015d6 <HAL_ADC_ConfigChannel+0x1de>
 8001504:	f010 0f10 	tst.w	r0, #16
 8001508:	68d0      	ldr	r0, [r2, #12]
 800150a:	d064      	beq.n	80015d6 <HAL_ADC_ConfigChannel+0x1de>
 800150c:	0840      	lsrs	r0, r0, #1
 800150e:	f000 0008 	and.w	r0, r0, #8
 8001512:	4085      	lsls	r5, r0
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001514:	690e      	ldr	r6, [r1, #16]
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8001516:	6808      	ldr	r0, [r1, #0]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001518:	2e04      	cmp	r6, #4
 800151a:	f000 80b1 	beq.w	8001680 <HAL_ADC_ConfigChannel+0x288>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800151e:	f102 0c60 	add.w	ip, r2, #96	@ 0x60
    MODIFY_REG(*preg,
 8001522:	f000 44f8 	and.w	r4, r0, #2080374784	@ 0x7c000000
 8001526:	f85c 0026 	ldr.w	r0, [ip, r6, lsl #2]
 800152a:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 800152e:	4320      	orrs	r0, r4
 8001530:	4328      	orrs	r0, r5
 8001532:	f84c 0026 	str.w	r0, [ip, r6, lsl #2]
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8001536:	7e4c      	ldrb	r4, [r1, #25]
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001538:	690d      	ldr	r5, [r1, #16]
 800153a:	f1a4 0401 	sub.w	r4, r4, #1
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 800153e:	f85c 0025 	ldr.w	r0, [ip, r5, lsl #2]
 8001542:	fab4 f484 	clz	r4, r4
 8001546:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800154a:	0964      	lsrs	r4, r4, #5
 800154c:	ea40 70c4 	orr.w	r0, r0, r4, lsl #31
 8001550:	f84c 0025 	str.w	r0, [ip, r5, lsl #2]
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8001554:	7e08      	ldrb	r0, [r1, #24]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8001556:	690d      	ldr	r5, [r1, #16]
 8001558:	f1a0 0001 	sub.w	r0, r0, #1
 800155c:	6914      	ldr	r4, [r2, #16]
 800155e:	f005 051f 	and.w	r5, r5, #31
 8001562:	fab0 f080 	clz	r0, r0
 8001566:	f424 44f0 	bic.w	r4, r4, #30720	@ 0x7800
 800156a:	0940      	lsrs	r0, r0, #5
 800156c:	02c0      	lsls	r0, r0, #11
 800156e:	40a8      	lsls	r0, r5
 8001570:	4320      	orrs	r0, r4
 8001572:	6110      	str	r0, [r2, #16]
}
 8001574:	e78c      	b.n	8001490 <HAL_ADC_ConfigChannel+0x98>
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8001576:	4084      	lsls	r4, r0
 8001578:	e769      	b.n	800144e <HAL_ADC_ConfigChannel+0x56>
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800157a:	4989      	ldr	r1, [pc, #548]	@ (80017a0 <HAL_ADC_ConfigChannel+0x3a8>)
 800157c:	428a      	cmp	r2, r1
 800157e:	f000 80be 	beq.w	80016fe <HAL_ADC_ConfigChannel+0x306>
 8001582:	f501 7180 	add.w	r1, r1, #256	@ 0x100
 8001586:	428a      	cmp	r2, r1
 8001588:	f000 80b9 	beq.w	80016fe <HAL_ADC_ConfigChannel+0x306>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800158c:	f101 51c0 	add.w	r1, r1, #402653184	@ 0x18000000
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001590:	4d84      	ldr	r5, [pc, #528]	@ (80017a4 <HAL_ADC_ConfigChannel+0x3ac>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001592:	f501 4184 	add.w	r1, r1, #16896	@ 0x4200
 8001596:	6888      	ldr	r0, [r1, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001598:	68ae      	ldr	r6, [r5, #8]
 800159a:	07f6      	lsls	r6, r6, #31
 800159c:	f53f af3d 	bmi.w	800141a <HAL_ADC_ConfigChannel+0x22>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80015a0:	4e81      	ldr	r6, [pc, #516]	@ (80017a8 <HAL_ADC_ConfigChannel+0x3b0>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80015a2:	f000 77e0 	and.w	r7, r0, #29360128	@ 0x1c00000
 80015a6:	42b4      	cmp	r4, r6
 80015a8:	f000 8106 	beq.w	80017b8 <HAL_ADC_ConfigChannel+0x3c0>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80015ac:	4e7f      	ldr	r6, [pc, #508]	@ (80017ac <HAL_ADC_ConfigChannel+0x3b4>)
 80015ae:	42b4      	cmp	r4, r6
 80015b0:	f000 80e2 	beq.w	8001778 <HAL_ADC_ConfigChannel+0x380>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80015b4:	4d7e      	ldr	r5, [pc, #504]	@ (80017b0 <HAL_ADC_ConfigChannel+0x3b8>)
 80015b6:	42ac      	cmp	r4, r5
 80015b8:	d183      	bne.n	80014c2 <HAL_ADC_ConfigChannel+0xca>
            if (ADC_VREFINT_INSTANCE(hadc))
 80015ba:	0240      	lsls	r0, r0, #9
 80015bc:	d481      	bmi.n	80014c2 <HAL_ADC_ConfigChannel+0xca>
 80015be:	4879      	ldr	r0, [pc, #484]	@ (80017a4 <HAL_ADC_ConfigChannel+0x3ac>)
 80015c0:	4282      	cmp	r2, r0
 80015c2:	f47f af7e 	bne.w	80014c2 <HAL_ADC_ConfigChannel+0xca>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80015c6:	688a      	ldr	r2, [r1, #8]
 80015c8:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 80015cc:	433a      	orrs	r2, r7
 80015ce:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 80015d2:	608a      	str	r2, [r1, #8]
}
 80015d4:	e775      	b.n	80014c2 <HAL_ADC_ConfigChannel+0xca>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80015d6:	f3c0 0082 	ubfx	r0, r0, #2, #3
 80015da:	0040      	lsls	r0, r0, #1
 80015dc:	4085      	lsls	r5, r0
 80015de:	e799      	b.n	8001514 <HAL_ADC_ConfigChannel+0x11c>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80015e0:	2f00      	cmp	r7, #0
 80015e2:	d069      	beq.n	80016b8 <HAL_ADC_ConfigChannel+0x2c0>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015e4:	fa94 f0a4 	rbit	r0, r4
  if (value == 0U)
 80015e8:	2800      	cmp	r0, #0
 80015ea:	f000 80a1 	beq.w	8001730 <HAL_ADC_ConfigChannel+0x338>
  return __builtin_clz(value);
 80015ee:	fab0 f080 	clz	r0, r0
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80015f2:	3001      	adds	r0, #1
 80015f4:	f000 001f 	and.w	r0, r0, #31
 80015f8:	2809      	cmp	r0, #9
 80015fa:	f240 8099 	bls.w	8001730 <HAL_ADC_ConfigChannel+0x338>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015fe:	fa94 f0a4 	rbit	r0, r4
  if (value == 0U)
 8001602:	2800      	cmp	r0, #0
 8001604:	f000 80fe 	beq.w	8001804 <HAL_ADC_ConfigChannel+0x40c>
  return __builtin_clz(value);
 8001608:	fab0 f080 	clz	r0, r0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800160c:	3001      	adds	r0, #1
 800160e:	0680      	lsls	r0, r0, #26
 8001610:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001614:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 8001618:	2d00      	cmp	r5, #0
 800161a:	f000 80f1 	beq.w	8001800 <HAL_ADC_ConfigChannel+0x408>
  return __builtin_clz(value);
 800161e:	fab5 f585 	clz	r5, r5
 8001622:	2601      	movs	r6, #1
 8001624:	3501      	adds	r5, #1
 8001626:	f005 051f 	and.w	r5, r5, #31
 800162a:	fa06 f505 	lsl.w	r5, r6, r5
 800162e:	4328      	orrs	r0, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001630:	fa94 f4a4 	rbit	r4, r4
  if (value == 0U)
 8001634:	2c00      	cmp	r4, #0
 8001636:	f000 80e1 	beq.w	80017fc <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 800163a:	fab4 f484 	clz	r4, r4
 800163e:	f06f 061d 	mvn.w	r6, #29
 8001642:	1c65      	adds	r5, r4, #1
 8001644:	2403      	movs	r4, #3
 8001646:	f005 051f 	and.w	r5, r5, #31
 800164a:	fb14 6405 	smlabb	r4, r4, r5, r6
 800164e:	0524      	lsls	r4, r4, #20
 8001650:	f044 7400 	orr.w	r4, r4, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001654:	4320      	orrs	r0, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001656:	f102 0614 	add.w	r6, r2, #20
  MODIFY_REG(*preg,
 800165a:	2707      	movs	r7, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800165c:	0dc5      	lsrs	r5, r0, #23
  MODIFY_REG(*preg,
 800165e:	f3c0 5004 	ubfx	r0, r0, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001662:	f005 0504 	and.w	r5, r5, #4
  MODIFY_REG(*preg,
 8001666:	4087      	lsls	r7, r0
 8001668:	5974      	ldr	r4, [r6, r5]
 800166a:	ea24 0407 	bic.w	r4, r4, r7
 800166e:	688f      	ldr	r7, [r1, #8]
 8001670:	4087      	lsls	r7, r0
 8001672:	433c      	orrs	r4, r7
 8001674:	5174      	str	r4, [r6, r5]
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001676:	680c      	ldr	r4, [r1, #0]
}
 8001678:	e721      	b.n	80014be <HAL_ADC_ConfigChannel+0xc6>
  __HAL_LOCK(hadc);
 800167a:	2002      	movs	r0, #2
}
 800167c:	b003      	add	sp, #12
 800167e:	bdf0      	pop	{r4, r5, r6, r7, pc}
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001680:	6e15      	ldr	r5, [r2, #96]	@ 0x60
 8001682:	0684      	lsls	r4, r0, #26
 8001684:	f005 45f8 	and.w	r5, r5, #2080374784	@ 0x7c000000
 8001688:	ebb5 6f80 	cmp.w	r5, r0, lsl #26
 800168c:	d032      	beq.n	80016f4 <HAL_ADC_ConfigChannel+0x2fc>
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800168e:	6e50      	ldr	r0, [r2, #100]	@ 0x64
 8001690:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 8001694:	4284      	cmp	r4, r0
 8001696:	d028      	beq.n	80016ea <HAL_ADC_ConfigChannel+0x2f2>
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001698:	6e90      	ldr	r0, [r2, #104]	@ 0x68
 800169a:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 800169e:	4284      	cmp	r4, r0
 80016a0:	d01e      	beq.n	80016e0 <HAL_ADC_ConfigChannel+0x2e8>
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80016a2:	6ed0      	ldr	r0, [r2, #108]	@ 0x6c
 80016a4:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 80016a8:	4284      	cmp	r4, r0
 80016aa:	f47f aef1 	bne.w	8001490 <HAL_ADC_ConfigChannel+0x98>
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80016ae:	6ed0      	ldr	r0, [r2, #108]	@ 0x6c
 80016b0:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80016b4:	66d0      	str	r0, [r2, #108]	@ 0x6c
 80016b6:	e6eb      	b.n	8001490 <HAL_ADC_ConfigChannel+0x98>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80016b8:	0ea4      	lsrs	r4, r4, #26
 80016ba:	2001      	movs	r0, #1
 80016bc:	3401      	adds	r4, #1
 80016be:	f004 051f 	and.w	r5, r4, #31
 80016c2:	06a4      	lsls	r4, r4, #26
 80016c4:	40a8      	lsls	r0, r5
 80016c6:	f004 44f8 	and.w	r4, r4, #2080374784	@ 0x7c000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80016ca:	2d09      	cmp	r5, #9
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80016cc:	ea40 0004 	orr.w	r0, r0, r4
 80016d0:	eb05 0445 	add.w	r4, r5, r5, lsl #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80016d4:	d94e      	bls.n	8001774 <HAL_ADC_ConfigChannel+0x37c>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80016d6:	3c1e      	subs	r4, #30
 80016d8:	0524      	lsls	r4, r4, #20
 80016da:	f044 7400 	orr.w	r4, r4, #33554432	@ 0x2000000
 80016de:	e7b9      	b.n	8001654 <HAL_ADC_ConfigChannel+0x25c>
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 80016e0:	6e90      	ldr	r0, [r2, #104]	@ 0x68
 80016e2:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80016e6:	6690      	str	r0, [r2, #104]	@ 0x68
 80016e8:	e7db      	b.n	80016a2 <HAL_ADC_ConfigChannel+0x2aa>
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 80016ea:	6e50      	ldr	r0, [r2, #100]	@ 0x64
 80016ec:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80016f0:	6650      	str	r0, [r2, #100]	@ 0x64
 80016f2:	e7d1      	b.n	8001698 <HAL_ADC_ConfigChannel+0x2a0>
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 80016f4:	6e10      	ldr	r0, [r2, #96]	@ 0x60
 80016f6:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80016fa:	6610      	str	r0, [r2, #96]	@ 0x60
 80016fc:	e7c7      	b.n	800168e <HAL_ADC_ConfigChannel+0x296>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80016fe:	4d28      	ldr	r5, [pc, #160]	@ (80017a0 <HAL_ADC_ConfigChannel+0x3a8>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001700:	492c      	ldr	r1, [pc, #176]	@ (80017b4 <HAL_ADC_ConfigChannel+0x3bc>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001702:	f505 7580 	add.w	r5, r5, #256	@ 0x100
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001706:	6888      	ldr	r0, [r1, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001708:	f855 6cf8 	ldr.w	r6, [r5, #-248]
 800170c:	68ad      	ldr	r5, [r5, #8]
 800170e:	07ed      	lsls	r5, r5, #31
 8001710:	f53f ae83 	bmi.w	800141a <HAL_ADC_ConfigChannel+0x22>
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001714:	07f7      	lsls	r7, r6, #31
 8001716:	f53f ae80 	bmi.w	800141a <HAL_ADC_ConfigChannel+0x22>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800171a:	4d23      	ldr	r5, [pc, #140]	@ (80017a8 <HAL_ADC_ConfigChannel+0x3b0>)
 800171c:	42ac      	cmp	r4, r5
 800171e:	f43f aed0 	beq.w	80014c2 <HAL_ADC_ConfigChannel+0xca>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001722:	4d22      	ldr	r5, [pc, #136]	@ (80017ac <HAL_ADC_ConfigChannel+0x3b4>)
 8001724:	42ac      	cmp	r4, r5
 8001726:	f43f aecc 	beq.w	80014c2 <HAL_ADC_ConfigChannel+0xca>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800172a:	f000 77e0 	and.w	r7, r0, #29360128	@ 0x1c00000
 800172e:	e741      	b.n	80015b4 <HAL_ADC_ConfigChannel+0x1bc>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001730:	fa94 f0a4 	rbit	r0, r4
  if (value == 0U)
 8001734:	2800      	cmp	r0, #0
 8001736:	d06d      	beq.n	8001814 <HAL_ADC_ConfigChannel+0x41c>
  return __builtin_clz(value);
 8001738:	fab0 f080 	clz	r0, r0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800173c:	3001      	adds	r0, #1
 800173e:	0680      	lsls	r0, r0, #26
 8001740:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001744:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 8001748:	2d00      	cmp	r5, #0
 800174a:	d061      	beq.n	8001810 <HAL_ADC_ConfigChannel+0x418>
  return __builtin_clz(value);
 800174c:	fab5 f585 	clz	r5, r5
 8001750:	2601      	movs	r6, #1
 8001752:	3501      	adds	r5, #1
 8001754:	f005 051f 	and.w	r5, r5, #31
 8001758:	fa06 f505 	lsl.w	r5, r6, r5
 800175c:	4328      	orrs	r0, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800175e:	fa94 f4a4 	rbit	r4, r4
  if (value == 0U)
 8001762:	2c00      	cmp	r4, #0
 8001764:	d051      	beq.n	800180a <HAL_ADC_ConfigChannel+0x412>
  return __builtin_clz(value);
 8001766:	fab4 f484 	clz	r4, r4
 800176a:	3401      	adds	r4, #1
 800176c:	f004 041f 	and.w	r4, r4, #31
 8001770:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8001774:	0524      	lsls	r4, r4, #20
 8001776:	e76d      	b.n	8001654 <HAL_ADC_ConfigChannel+0x25c>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001778:	01c4      	lsls	r4, r0, #7
 800177a:	f53f aea2 	bmi.w	80014c2 <HAL_ADC_ConfigChannel+0xca>
 800177e:	42aa      	cmp	r2, r5
 8001780:	f47f ae9f 	bne.w	80014c2 <HAL_ADC_ConfigChannel+0xca>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001784:	688a      	ldr	r2, [r1, #8]
 8001786:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 800178a:	433a      	orrs	r2, r7
 800178c:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8001790:	608a      	str	r2, [r1, #8]
}
 8001792:	e696      	b.n	80014c2 <HAL_ADC_ConfigChannel+0xca>
 8001794:	000fffff 	.word	0x000fffff
 8001798:	47ff0000 	.word	0x47ff0000
 800179c:	5c001000 	.word	0x5c001000
 80017a0:	40022000 	.word	0x40022000
 80017a4:	58026000 	.word	0x58026000
 80017a8:	cb840000 	.word	0xcb840000
 80017ac:	c7520000 	.word	0xc7520000
 80017b0:	cfb80000 	.word	0xcfb80000
 80017b4:	40022300 	.word	0x40022300
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80017b8:	0206      	lsls	r6, r0, #8
 80017ba:	f53f ae82 	bmi.w	80014c2 <HAL_ADC_ConfigChannel+0xca>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80017be:	42aa      	cmp	r2, r5
 80017c0:	f47f ae7f 	bne.w	80014c2 <HAL_ADC_ConfigChannel+0xca>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80017c4:	688a      	ldr	r2, [r1, #8]
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80017c6:	4815      	ldr	r0, [pc, #84]	@ (800181c <HAL_ADC_ConfigChannel+0x424>)
 80017c8:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 80017cc:	433a      	orrs	r2, r7
 80017ce:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80017d2:	608a      	str	r2, [r1, #8]
 80017d4:	6802      	ldr	r2, [r0, #0]
 80017d6:	4912      	ldr	r1, [pc, #72]	@ (8001820 <HAL_ADC_ConfigChannel+0x428>)
 80017d8:	0992      	lsrs	r2, r2, #6
 80017da:	fba1 1202 	umull	r1, r2, r1, r2
 80017de:	0992      	lsrs	r2, r2, #6
 80017e0:	3201      	adds	r2, #1
 80017e2:	0052      	lsls	r2, r2, #1
 80017e4:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 80017e6:	9a01      	ldr	r2, [sp, #4]
 80017e8:	2a00      	cmp	r2, #0
 80017ea:	f43f ae6a 	beq.w	80014c2 <HAL_ADC_ConfigChannel+0xca>
                wait_loop_index--;
 80017ee:	9a01      	ldr	r2, [sp, #4]
 80017f0:	3a01      	subs	r2, #1
 80017f2:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 80017f4:	9a01      	ldr	r2, [sp, #4]
 80017f6:	2a00      	cmp	r2, #0
 80017f8:	d1f9      	bne.n	80017ee <HAL_ADC_ConfigChannel+0x3f6>
 80017fa:	e662      	b.n	80014c2 <HAL_ADC_ConfigChannel+0xca>
 80017fc:	4c09      	ldr	r4, [pc, #36]	@ (8001824 <HAL_ADC_ConfigChannel+0x42c>)
 80017fe:	e729      	b.n	8001654 <HAL_ADC_ConfigChannel+0x25c>
 8001800:	2502      	movs	r5, #2
 8001802:	e714      	b.n	800162e <HAL_ADC_ConfigChannel+0x236>
 8001804:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 8001808:	e704      	b.n	8001614 <HAL_ADC_ConfigChannel+0x21c>
 800180a:	f44f 1440 	mov.w	r4, #3145728	@ 0x300000
 800180e:	e721      	b.n	8001654 <HAL_ADC_ConfigChannel+0x25c>
 8001810:	2502      	movs	r5, #2
 8001812:	e7a3      	b.n	800175c <HAL_ADC_ConfigChannel+0x364>
 8001814:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 8001818:	e794      	b.n	8001744 <HAL_ADC_ConfigChannel+0x34c>
 800181a:	bf00      	nop
 800181c:	24000004 	.word	0x24000004
 8001820:	053e2d63 	.word	0x053e2d63
 8001824:	fe500000 	.word	0xfe500000

08001828 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8001828:	b538      	push	{r3, r4, r5, lr}
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 800182a:	4a56      	ldr	r2, [pc, #344]	@ (8001984 <ADC_ConfigureBoostMode+0x15c>)
{
 800182c:	4604      	mov	r4, r0
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 800182e:	6803      	ldr	r3, [r0, #0]
 8001830:	4293      	cmp	r3, r2
 8001832:	d025      	beq.n	8001880 <ADC_ConfigureBoostMode+0x58>
 8001834:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 8001838:	4293      	cmp	r3, r2
 800183a:	d021      	beq.n	8001880 <ADC_ConfigureBoostMode+0x58>
 800183c:	4b52      	ldr	r3, [pc, #328]	@ (8001988 <ADC_ConfigureBoostMode+0x160>)
 800183e:	689b      	ldr	r3, [r3, #8]
 8001840:	f413 3f40 	tst.w	r3, #196608	@ 0x30000
 8001844:	d021      	beq.n	800188a <ADC_ConfigureBoostMode+0x62>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8001846:	f002 f8e1 	bl	8003a0c <HAL_RCC_GetHCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 800184a:	6863      	ldr	r3, [r4, #4]
    freq = HAL_RCC_GetHCLKFreq();
 800184c:	4605      	mov	r5, r0
    switch (hadc->Init.ClockPrescaler)
 800184e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001852:	f000 8086 	beq.w	8001962 <ADC_ConfigureBoostMode+0x13a>
 8001856:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800185a:	d06f      	beq.n	800193c <ADC_ConfigureBoostMode+0x114>
 800185c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001860:	d07f      	beq.n	8001962 <ADC_ConfigureBoostMode+0x13a>
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8001862:	f7ff fd8d 	bl	8001380 <HAL_GetREVID>
 8001866:	f241 0303 	movw	r3, #4099	@ 0x1003
 800186a:	4298      	cmp	r0, r3
 800186c:	d84b      	bhi.n	8001906 <ADC_ConfigureBoostMode+0xde>
  {
    if (freq > 20000000UL)
 800186e:	4a47      	ldr	r2, [pc, #284]	@ (800198c <ADC_ConfigureBoostMode+0x164>)
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8001870:	6823      	ldr	r3, [r4, #0]
    if (freq > 20000000UL)
 8001872:	4295      	cmp	r5, r2
 8001874:	d92a      	bls.n	80018cc <ADC_ConfigureBoostMode+0xa4>
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8001876:	689a      	ldr	r2, [r3, #8]
 8001878:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800187c:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 800187e:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8001880:	4b43      	ldr	r3, [pc, #268]	@ (8001990 <ADC_ConfigureBoostMode+0x168>)
 8001882:	689b      	ldr	r3, [r3, #8]
 8001884:	f413 3f40 	tst.w	r3, #196608	@ 0x30000
 8001888:	d1dd      	bne.n	8001846 <ADC_ConfigureBoostMode+0x1e>
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 800188a:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800188e:	2100      	movs	r1, #0
 8001890:	f003 fbaa 	bl	8004fe8 <HAL_RCCEx_GetPeriphCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 8001894:	6863      	ldr	r3, [r4, #4]
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8001896:	4605      	mov	r5, r0
    switch (hadc->Init.ClockPrescaler)
 8001898:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800189c:	d06b      	beq.n	8001976 <ADC_ConfigureBoostMode+0x14e>
 800189e:	d808      	bhi.n	80018b2 <ADC_ConfigureBoostMode+0x8a>
 80018a0:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 80018a4:	d054      	beq.n	8001950 <ADC_ConfigureBoostMode+0x128>
 80018a6:	d916      	bls.n	80018d6 <ADC_ConfigureBoostMode+0xae>
 80018a8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80018ac:	d1d9      	bne.n	8001862 <ADC_ConfigureBoostMode+0x3a>
        freq /= 32UL;
 80018ae:	0945      	lsrs	r5, r0, #5
        break;
 80018b0:	e7d7      	b.n	8001862 <ADC_ConfigureBoostMode+0x3a>
    switch (hadc->Init.ClockPrescaler)
 80018b2:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80018b6:	d049      	beq.n	800194c <ADC_ConfigureBoostMode+0x124>
 80018b8:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80018bc:	d1d1      	bne.n	8001862 <ADC_ConfigureBoostMode+0x3a>
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 80018be:	f7ff fd5f 	bl	8001380 <HAL_GetREVID>
 80018c2:	f241 0303 	movw	r3, #4099	@ 0x1003
 80018c6:	4298      	cmp	r0, r3
 80018c8:	d82e      	bhi.n	8001928 <ADC_ConfigureBoostMode+0x100>
 80018ca:	6823      	ldr	r3, [r4, #0]
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80018cc:	689a      	ldr	r2, [r3, #8]
 80018ce:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80018d2:	609a      	str	r2, [r3, #8]
}
 80018d4:	bd38      	pop	{r3, r4, r5, pc}
    switch (hadc->Init.ClockPrescaler)
 80018d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80018da:	d006      	beq.n	80018ea <ADC_ConfigureBoostMode+0xc2>
 80018dc:	d90a      	bls.n	80018f4 <ADC_ConfigureBoostMode+0xcc>
 80018de:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80018e2:	d002      	beq.n	80018ea <ADC_ConfigureBoostMode+0xc2>
 80018e4:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80018e8:	d1bb      	bne.n	8001862 <ADC_ConfigureBoostMode+0x3a>
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80018ea:	0c9b      	lsrs	r3, r3, #18
 80018ec:	005b      	lsls	r3, r3, #1
 80018ee:	fbb5 f5f3 	udiv	r5, r5, r3
        break;
 80018f2:	e7b6      	b.n	8001862 <ADC_ConfigureBoostMode+0x3a>
    switch (hadc->Init.ClockPrescaler)
 80018f4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80018f8:	d0f7      	beq.n	80018ea <ADC_ConfigureBoostMode+0xc2>
 80018fa:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80018fe:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 8001902:	d0f2      	beq.n	80018ea <ADC_ConfigureBoostMode+0xc2>
 8001904:	e7ad      	b.n	8001862 <ADC_ConfigureBoostMode+0x3a>
    if (freq <= 6250000UL)
 8001906:	4a23      	ldr	r2, [pc, #140]	@ (8001994 <ADC_ConfigureBoostMode+0x16c>)
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8001908:	6823      	ldr	r3, [r4, #0]
    if (freq <= 6250000UL)
 800190a:	4295      	cmp	r5, r2
 800190c:	d911      	bls.n	8001932 <ADC_ConfigureBoostMode+0x10a>
    else if (freq <= 12500000UL)
 800190e:	4a22      	ldr	r2, [pc, #136]	@ (8001998 <ADC_ConfigureBoostMode+0x170>)
 8001910:	4295      	cmp	r5, r2
 8001912:	d91f      	bls.n	8001954 <ADC_ConfigureBoostMode+0x12c>
    else if (freq <= 25000000UL)
 8001914:	4a21      	ldr	r2, [pc, #132]	@ (800199c <ADC_ConfigureBoostMode+0x174>)
 8001916:	4295      	cmp	r5, r2
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8001918:	689a      	ldr	r2, [r3, #8]
    else if (freq <= 25000000UL)
 800191a:	d82e      	bhi.n	800197a <ADC_ConfigureBoostMode+0x152>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 800191c:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8001920:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001924:	609a      	str	r2, [r3, #8]
}
 8001926:	bd38      	pop	{r3, r4, r5, pc}
    if (freq <= 6250000UL)
 8001928:	4b1a      	ldr	r3, [pc, #104]	@ (8001994 <ADC_ConfigureBoostMode+0x16c>)
 800192a:	ebb3 2f15 	cmp.w	r3, r5, lsr #8
 800192e:	6823      	ldr	r3, [r4, #0]
 8001930:	d310      	bcc.n	8001954 <ADC_ConfigureBoostMode+0x12c>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8001932:	689a      	ldr	r2, [r3, #8]
 8001934:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8001938:	609a      	str	r2, [r3, #8]
}
 800193a:	bd38      	pop	{r3, r4, r5, pc}
        freq /= 4UL;
 800193c:	0885      	lsrs	r5, r0, #2
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 800193e:	f7ff fd1f 	bl	8001380 <HAL_GetREVID>
 8001942:	f241 0303 	movw	r3, #4099	@ 0x1003
 8001946:	4298      	cmp	r0, r3
 8001948:	d8dd      	bhi.n	8001906 <ADC_ConfigureBoostMode+0xde>
 800194a:	e790      	b.n	800186e <ADC_ConfigureBoostMode+0x46>
        freq /= 128UL;
 800194c:	09c5      	lsrs	r5, r0, #7
        break;
 800194e:	e788      	b.n	8001862 <ADC_ConfigureBoostMode+0x3a>
        freq /= 16UL;
 8001950:	0905      	lsrs	r5, r0, #4
        break;
 8001952:	e786      	b.n	8001862 <ADC_ConfigureBoostMode+0x3a>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8001954:	689a      	ldr	r2, [r3, #8]
 8001956:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800195a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800195e:	609a      	str	r2, [r3, #8]
}
 8001960:	bd38      	pop	{r3, r4, r5, pc}
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8001962:	0c1b      	lsrs	r3, r3, #16
 8001964:	fbb5 f5f3 	udiv	r5, r5, r3
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8001968:	f7ff fd0a 	bl	8001380 <HAL_GetREVID>
 800196c:	f241 0303 	movw	r3, #4099	@ 0x1003
 8001970:	4298      	cmp	r0, r3
 8001972:	d8c8      	bhi.n	8001906 <ADC_ConfigureBoostMode+0xde>
 8001974:	e77b      	b.n	800186e <ADC_ConfigureBoostMode+0x46>
        freq /= 64UL;
 8001976:	0985      	lsrs	r5, r0, #6
        break;
 8001978:	e773      	b.n	8001862 <ADC_ConfigureBoostMode+0x3a>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 800197a:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 800197e:	609a      	str	r2, [r3, #8]
}
 8001980:	bd38      	pop	{r3, r4, r5, pc}
 8001982:	bf00      	nop
 8001984:	40022000 	.word	0x40022000
 8001988:	58026300 	.word	0x58026300
 800198c:	01312d00 	.word	0x01312d00
 8001990:	40022300 	.word	0x40022300
 8001994:	00bebc21 	.word	0x00bebc21
 8001998:	017d7841 	.word	0x017d7841
 800199c:	02faf081 	.word	0x02faf081

080019a0 <HAL_ADC_Init>:
{
 80019a0:	b570      	push	{r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0UL;
 80019a2:	2300      	movs	r3, #0
{
 80019a4:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0UL;
 80019a6:	9301      	str	r3, [sp, #4]
  if (hadc == NULL)
 80019a8:	2800      	cmp	r0, #0
 80019aa:	f000 80a9 	beq.w	8001b00 <HAL_ADC_Init+0x160>
  if (hadc->State == HAL_ADC_STATE_RESET)
 80019ae:	6d45      	ldr	r5, [r0, #84]	@ 0x54
 80019b0:	4604      	mov	r4, r0
 80019b2:	2d00      	cmp	r5, #0
 80019b4:	f000 80aa 	beq.w	8001b0c <HAL_ADC_Init+0x16c>
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80019b8:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80019ba:	6893      	ldr	r3, [r2, #8]
 80019bc:	009e      	lsls	r6, r3, #2
 80019be:	d503      	bpl.n	80019c8 <HAL_ADC_Init+0x28>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80019c0:	6891      	ldr	r1, [r2, #8]
 80019c2:	4b71      	ldr	r3, [pc, #452]	@ (8001b88 <HAL_ADC_Init+0x1e8>)
 80019c4:	400b      	ands	r3, r1
 80019c6:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80019c8:	6893      	ldr	r3, [r2, #8]
 80019ca:	00dd      	lsls	r5, r3, #3
 80019cc:	d416      	bmi.n	80019fc <HAL_ADC_Init+0x5c>
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80019ce:	4b6f      	ldr	r3, [pc, #444]	@ (8001b8c <HAL_ADC_Init+0x1ec>)
 80019d0:	496f      	ldr	r1, [pc, #444]	@ (8001b90 <HAL_ADC_Init+0x1f0>)
 80019d2:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 80019d4:	6890      	ldr	r0, [r2, #8]
 80019d6:	099b      	lsrs	r3, r3, #6
 80019d8:	fba1 1303 	umull	r1, r3, r1, r3
 80019dc:	496d      	ldr	r1, [pc, #436]	@ (8001b94 <HAL_ADC_Init+0x1f4>)
 80019de:	099b      	lsrs	r3, r3, #6
 80019e0:	4001      	ands	r1, r0
 80019e2:	3301      	adds	r3, #1
 80019e4:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 80019e8:	6091      	str	r1, [r2, #8]
 80019ea:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80019ec:	9b01      	ldr	r3, [sp, #4]
 80019ee:	b12b      	cbz	r3, 80019fc <HAL_ADC_Init+0x5c>
      wait_loop_index--;
 80019f0:	9b01      	ldr	r3, [sp, #4]
 80019f2:	3b01      	subs	r3, #1
 80019f4:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80019f6:	9b01      	ldr	r3, [sp, #4]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d1f9      	bne.n	80019f0 <HAL_ADC_Init+0x50>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80019fc:	6893      	ldr	r3, [r2, #8]
 80019fe:	00d8      	lsls	r0, r3, #3
 8001a00:	f100 8082 	bmi.w	8001b08 <HAL_ADC_Init+0x168>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a04:	6d63      	ldr	r3, [r4, #84]	@ 0x54
    tmp_hal_status = HAL_ERROR;
 8001a06:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a08:	f043 0310 	orr.w	r3, r3, #16
 8001a0c:	6563      	str	r3, [r4, #84]	@ 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a0e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001a10:	432b      	orrs	r3, r5
 8001a12:	65a3      	str	r3, [r4, #88]	@ 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001a14:	6893      	ldr	r3, [r2, #8]
 8001a16:	f013 0f04 	tst.w	r3, #4
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001a1a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001a1c:	d16c      	bne.n	8001af8 <HAL_ADC_Init+0x158>
 8001a1e:	06d9      	lsls	r1, r3, #27
 8001a20:	d46a      	bmi.n	8001af8 <HAL_ADC_Init+0x158>
    ADC_STATE_CLR_SET(hadc->State,
 8001a22:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001a24:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001a28:	f043 0302 	orr.w	r3, r3, #2
 8001a2c:	6563      	str	r3, [r4, #84]	@ 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001a2e:	6893      	ldr	r3, [r2, #8]
 8001a30:	07db      	lsls	r3, r3, #31
 8001a32:	d40c      	bmi.n	8001a4e <HAL_ADC_Init+0xae>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001a34:	4b58      	ldr	r3, [pc, #352]	@ (8001b98 <HAL_ADC_Init+0x1f8>)
 8001a36:	429a      	cmp	r2, r3
 8001a38:	f000 8081 	beq.w	8001b3e <HAL_ADC_Init+0x19e>
 8001a3c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001a40:	429a      	cmp	r2, r3
 8001a42:	d07c      	beq.n	8001b3e <HAL_ADC_Init+0x19e>
 8001a44:	4b55      	ldr	r3, [pc, #340]	@ (8001b9c <HAL_ADC_Init+0x1fc>)
 8001a46:	689b      	ldr	r3, [r3, #8]
 8001a48:	07d9      	lsls	r1, r3, #31
 8001a4a:	f140 8089 	bpl.w	8001b60 <HAL_ADC_Init+0x1c0>
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8001a4e:	f7ff fc97 	bl	8001380 <HAL_GetREVID>
 8001a52:	f241 0303 	movw	r3, #4099	@ 0x1003
 8001a56:	68a1      	ldr	r1, [r4, #8]
 8001a58:	4298      	cmp	r0, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001a5a:	7f23      	ldrb	r3, [r4, #28]
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8001a5c:	d85c      	bhi.n	8001b18 <HAL_ADC_Init+0x178>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001a5e:	f894 c015 	ldrb.w	ip, [r4, #21]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001a62:	041a      	lsls	r2, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001a64:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8001a66:	ea42 324c 	orr.w	r2, r2, ip, lsl #13
 8001a6a:	4302      	orrs	r2, r0
 8001a6c:	430a      	orrs	r2, r1
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001a6e:	2b01      	cmp	r3, #1
 8001a70:	d103      	bne.n	8001a7a <HAL_ADC_Init+0xda>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001a72:	6a23      	ldr	r3, [r4, #32]
 8001a74:	3b01      	subs	r3, #1
 8001a76:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001a7a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8001a7c:	b123      	cbz	r3, 8001a88 <HAL_ADC_Init+0xe8>
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001a7e:	f403 7378 	and.w	r3, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8001a82:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8001a84:	430b      	orrs	r3, r1
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001a86:	431a      	orrs	r2, r3
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001a88:	6823      	ldr	r3, [r4, #0]
 8001a8a:	4945      	ldr	r1, [pc, #276]	@ (8001ba0 <HAL_ADC_Init+0x200>)
 8001a8c:	68d8      	ldr	r0, [r3, #12]
 8001a8e:	4001      	ands	r1, r0
 8001a90:	4311      	orrs	r1, r2
 8001a92:	60d9      	str	r1, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001a94:	689a      	ldr	r2, [r3, #8]
 8001a96:	f012 0f04 	tst.w	r2, #4
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001a9a:	689a      	ldr	r2, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001a9c:	d11c      	bne.n	8001ad8 <HAL_ADC_Init+0x138>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001a9e:	0712      	lsls	r2, r2, #28
 8001aa0:	d41a      	bmi.n	8001ad8 <HAL_ADC_Init+0x138>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001aa2:	68d8      	ldr	r0, [r3, #12]
 8001aa4:	4a3f      	ldr	r2, [pc, #252]	@ (8001ba4 <HAL_ADC_Init+0x204>)
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001aa6:	7d21      	ldrb	r1, [r4, #20]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001aa8:	4002      	ands	r2, r0
 8001aaa:	ea42 3281 	orr.w	r2, r2, r1, lsl #14
 8001aae:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8001ab0:	430a      	orrs	r2, r1
 8001ab2:	60da      	str	r2, [r3, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 8001ab4:	f894 2038 	ldrb.w	r2, [r4, #56]	@ 0x38
 8001ab8:	2a01      	cmp	r2, #1
 8001aba:	d053      	beq.n	8001b64 <HAL_ADC_Init+0x1c4>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001abc:	691a      	ldr	r2, [r3, #16]
 8001abe:	f022 0201 	bic.w	r2, r2, #1
 8001ac2:	611a      	str	r2, [r3, #16]
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8001ac4:	691a      	ldr	r2, [r3, #16]
      ADC_ConfigureBoostMode(hadc);
 8001ac6:	4620      	mov	r0, r4
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8001ac8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8001aca:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8001ace:	430a      	orrs	r2, r1
 8001ad0:	611a      	str	r2, [r3, #16]
      ADC_ConfigureBoostMode(hadc);
 8001ad2:	f7ff fea9 	bl	8001828 <ADC_ConfigureBoostMode>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001ad6:	6823      	ldr	r3, [r4, #0]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001ad8:	68e2      	ldr	r2, [r4, #12]
 8001ada:	2a01      	cmp	r2, #1
 8001adc:	d027      	beq.n	8001b2e <HAL_ADC_Init+0x18e>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001ade:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001ae0:	f022 020f 	bic.w	r2, r2, #15
 8001ae4:	631a      	str	r2, [r3, #48]	@ 0x30
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001ae6:	6d63      	ldr	r3, [r4, #84]	@ 0x54
}
 8001ae8:	4628      	mov	r0, r5
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001aea:	f023 0303 	bic.w	r3, r3, #3
 8001aee:	f043 0301 	orr.w	r3, r3, #1
 8001af2:	6563      	str	r3, [r4, #84]	@ 0x54
}
 8001af4:	b002      	add	sp, #8
 8001af6:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001af8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001afa:	f043 0310 	orr.w	r3, r3, #16
 8001afe:	6563      	str	r3, [r4, #84]	@ 0x54
    return HAL_ERROR;
 8001b00:	2501      	movs	r5, #1
}
 8001b02:	4628      	mov	r0, r5
 8001b04:	b002      	add	sp, #8
 8001b06:	bd70      	pop	{r4, r5, r6, pc}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b08:	2500      	movs	r5, #0
 8001b0a:	e783      	b.n	8001a14 <HAL_ADC_Init+0x74>
    HAL_ADC_MspInit(hadc);
 8001b0c:	f7ff f9be 	bl	8000e8c <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8001b10:	65a5      	str	r5, [r4, #88]	@ 0x58
    hadc->Lock = HAL_UNLOCKED;
 8001b12:	f884 5050 	strb.w	r5, [r4, #80]	@ 0x50
 8001b16:	e74f      	b.n	80019b8 <HAL_ADC_Init+0x18>
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8001b18:	2910      	cmp	r1, #16
 8001b1a:	d1a0      	bne.n	8001a5e <HAL_ADC_Init+0xbe>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001b1c:	7d61      	ldrb	r1, [r4, #21]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001b1e:	041a      	lsls	r2, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001b20:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8001b24:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8001b26:	430a      	orrs	r2, r1
 8001b28:	f042 021c 	orr.w	r2, r2, #28
 8001b2c:	e79f      	b.n	8001a6e <HAL_ADC_Init+0xce>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001b2e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001b30:	69a2      	ldr	r2, [r4, #24]
 8001b32:	f021 010f 	bic.w	r1, r1, #15
 8001b36:	3a01      	subs	r2, #1
 8001b38:	430a      	orrs	r2, r1
 8001b3a:	631a      	str	r2, [r3, #48]	@ 0x30
 8001b3c:	e7d3      	b.n	8001ae6 <HAL_ADC_Init+0x146>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001b3e:	4a16      	ldr	r2, [pc, #88]	@ (8001b98 <HAL_ADC_Init+0x1f8>)
 8001b40:	4b19      	ldr	r3, [pc, #100]	@ (8001ba8 <HAL_ADC_Init+0x208>)
 8001b42:	6892      	ldr	r2, [r2, #8]
 8001b44:	689b      	ldr	r3, [r3, #8]
 8001b46:	07de      	lsls	r6, r3, #31
 8001b48:	d481      	bmi.n	8001a4e <HAL_ADC_Init+0xae>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001b4a:	07d0      	lsls	r0, r2, #31
 8001b4c:	f53f af7f 	bmi.w	8001a4e <HAL_ADC_Init+0xae>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001b50:	4a16      	ldr	r2, [pc, #88]	@ (8001bac <HAL_ADC_Init+0x20c>)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001b52:	6893      	ldr	r3, [r2, #8]
 8001b54:	6861      	ldr	r1, [r4, #4]
 8001b56:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 8001b5a:	430b      	orrs	r3, r1
 8001b5c:	6093      	str	r3, [r2, #8]
}
 8001b5e:	e776      	b.n	8001a4e <HAL_ADC_Init+0xae>
 8001b60:	4a13      	ldr	r2, [pc, #76]	@ (8001bb0 <HAL_ADC_Init+0x210>)
 8001b62:	e7f6      	b.n	8001b52 <HAL_ADC_Init+0x1b2>
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8001b64:	e9d4 120f 	ldrd	r1, r2, [r4, #60]	@ 0x3c
 8001b68:	6c66      	ldr	r6, [r4, #68]	@ 0x44
 8001b6a:	3901      	subs	r1, #1
 8001b6c:	6918      	ldr	r0, [r3, #16]
 8001b6e:	4332      	orrs	r2, r6
 8001b70:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001b74:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8001b76:	430a      	orrs	r2, r1
 8001b78:	490e      	ldr	r1, [pc, #56]	@ (8001bb4 <HAL_ADC_Init+0x214>)
 8001b7a:	4001      	ands	r1, r0
 8001b7c:	430a      	orrs	r2, r1
 8001b7e:	f042 0201 	orr.w	r2, r2, #1
 8001b82:	611a      	str	r2, [r3, #16]
 8001b84:	e79e      	b.n	8001ac4 <HAL_ADC_Init+0x124>
 8001b86:	bf00      	nop
 8001b88:	5fffffc0 	.word	0x5fffffc0
 8001b8c:	24000004 	.word	0x24000004
 8001b90:	053e2d63 	.word	0x053e2d63
 8001b94:	6fffffc0 	.word	0x6fffffc0
 8001b98:	40022000 	.word	0x40022000
 8001b9c:	58026000 	.word	0x58026000
 8001ba0:	fff0c003 	.word	0xfff0c003
 8001ba4:	ffffbffc 	.word	0xffffbffc
 8001ba8:	40022100 	.word	0x40022100
 8001bac:	40022300 	.word	0x40022300
 8001bb0:	58026300 	.word	0x58026300
 8001bb4:	fc00f81e 	.word	0xfc00f81e

08001bb8 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8001bb8:	b530      	push	{r4, r5, lr}
  uint32_t tmp_csr ;
  uint32_t exti_line ;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" is comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8001bba:	2300      	movs	r3, #0
{
 8001bbc:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 8001bbe:	9301      	str	r3, [sp, #4]

  HAL_StatusTypeDef status = HAL_OK;
  
  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 8001bc0:	2800      	cmp	r0, #0
 8001bc2:	d063      	beq.n	8001c8c <HAL_COMP_Init+0xd4>
  {
    status = HAL_ERROR;
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 8001bc4:	6802      	ldr	r2, [r0, #0]
 8001bc6:	4604      	mov	r4, r0
 8001bc8:	6813      	ldr	r3, [r2, #0]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	db5e      	blt.n	8001c8c <HAL_COMP_Init+0xd4>
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRCE(hcomp->Init.BlankingSrce)); 
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));
    assert_param(IS_COMP_WINDOWMODE(hcomp->Init.WindowMode));

    if(hcomp->State == HAL_COMP_STATE_RESET)
 8001bce:	f890 3025 	ldrb.w	r3, [r0, #37]	@ 0x25
 8001bd2:	f003 01ff 	and.w	r1, r3, #255	@ 0xff
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	f000 808e 	beq.w	8001cf8 <HAL_COMP_Init+0x140>
    /*     Set HYST bits according to hcomp->Init.Hysteresis value             */
    /*     Set POLARITY bit according to hcomp->Init.OutputPol value           */
    /*     Set POWERMODE bits according to hcomp->Init.Mode value              */
   
    tmp_csr = (hcomp->Init.InvertingInput    |  \
              hcomp->Init.NonInvertingInput  |  \
 8001bdc:	69e1      	ldr	r1, [r4, #28]
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CFGR, COMP_CFGRx_SCALEN);
 8001bde:	6810      	ldr	r0, [r2, #0]
    tmp_csr = (hcomp->Init.InvertingInput    |  \
 8001be0:	e9d4 5303 	ldrd	r5, r3, [r4, #12]
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CFGR, COMP_CFGRx_SCALEN);
 8001be4:	f000 0004 	and.w	r0, r0, #4
    tmp_csr = (hcomp->Init.InvertingInput    |  \
 8001be8:	432b      	orrs	r3, r5
               COMP_CFGRx_INP2SEL  | COMP_CFGRx_WINMODE  | COMP_CFGRx_POLARITY | COMP_CFGRx_HYST    |
               COMP_CFGRx_BLANKING | COMP_CFGRx_BRGEN    | COMP_CFGRx_SCALEN,
               tmp_csr
              );
#else
    MODIFY_REG(hcomp->Instance->CFGR,
 8001bea:	6815      	ldr	r5, [r2, #0]
              hcomp->Init.NonInvertingInput  |  \
 8001bec:	430b      	orrs	r3, r1
              hcomp->Init.BlankingSrce       |  \
 8001bee:	6961      	ldr	r1, [r4, #20]
 8001bf0:	430b      	orrs	r3, r1
              hcomp->Init.Hysteresis         |  \
 8001bf2:	69a1      	ldr	r1, [r4, #24]
 8001bf4:	430b      	orrs	r3, r1
    tmp_csr = (hcomp->Init.InvertingInput    |  \
 8001bf6:	68a1      	ldr	r1, [r4, #8]
 8001bf8:	430b      	orrs	r3, r1
    MODIFY_REG(hcomp->Instance->CFGR,
 8001bfa:	4943      	ldr	r1, [pc, #268]	@ (8001d08 <HAL_COMP_Init+0x150>)
 8001bfc:	4029      	ands	r1, r5
 8001bfe:	430b      	orrs	r3, r1
#endif
    /* Set window mode */
    /* Note: Window mode bit is located into 1 out of the 2 pairs of COMP     */
    /*       instances. Therefore, this function can update another COMP      */
    /*       instance that the one currently selected.                        */
    if(hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON)
 8001c00:	6861      	ldr	r1, [r4, #4]
    MODIFY_REG(hcomp->Instance->CFGR,
 8001c02:	6013      	str	r3, [r2, #0]
    if(hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON)
 8001c04:	2910      	cmp	r1, #16
    {
      SET_BIT(hcomp->Instance->CFGR, COMP_CFGRx_WINMODE);
 8001c06:	6813      	ldr	r3, [r2, #0]
 8001c08:	bf0c      	ite	eq
 8001c0a:	f043 0310 	orreq.w	r3, r3, #16
    }
    else
    {
      CLEAR_BIT(hcomp->Instance->CFGR, COMP_CFGRx_WINMODE);
 8001c0e:	f023 0310 	bicne.w	r3, r3, #16
 8001c12:	6013      	str	r3, [r2, #0]
    }
    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is enabled for the first time */
    if ((READ_BIT(hcomp->Instance->CFGR, COMP_CFGRx_SCALEN) != 0UL) &&
 8001c14:	6813      	ldr	r3, [r2, #0]
 8001c16:	075d      	lsls	r5, r3, #29
 8001c18:	d501      	bpl.n	8001c1e <HAL_COMP_Init+0x66>
 8001c1a:	2800      	cmp	r0, #0
 8001c1c:	d156      	bne.n	8001ccc <HAL_COMP_Init+0x114>
       wait_loop_index --;
     }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8001c1e:	493b      	ldr	r1, [pc, #236]	@ (8001d0c <HAL_COMP_Init+0x154>)
    
    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL) 
 8001c20:	6a23      	ldr	r3, [r4, #32]
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8001c22:	428a      	cmp	r2, r1
 8001c24:	bf15      	itete	ne
 8001c26:	f46f 1200 	mvnne.w	r2, #2097152	@ 0x200000
 8001c2a:	f46f 1280 	mvneq.w	r2, #1048576	@ 0x100000
 8001c2e:	f44f 1100 	movne.w	r1, #2097152	@ 0x200000
 8001c32:	f44f 1180 	moveq.w	r1, #1048576	@ 0x100000
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL) 
 8001c36:	0798      	lsls	r0, r3, #30
 8001c38:	d02b      	beq.n	8001c92 <HAL_COMP_Init+0xda>
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
      {
        SET_BIT(EXTI->RTSR1, exti_line);
 8001c3a:	f04f 45b0 	mov.w	r5, #1476395008	@ 0x58000000
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8001c3e:	f013 0f10 	tst.w	r3, #16
        SET_BIT(EXTI->RTSR1, exti_line);
 8001c42:	6828      	ldr	r0, [r5, #0]
 8001c44:	bf14      	ite	ne
 8001c46:	4308      	orrne	r0, r1
      }
      else
      {
        CLEAR_BIT(EXTI->RTSR1, exti_line);
 8001c48:	4010      	andeq	r0, r2
      }
      
      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8001c4a:	f013 0f20 	tst.w	r3, #32
        CLEAR_BIT(EXTI->RTSR1, exti_line);
 8001c4e:	6028      	str	r0, [r5, #0]
      {
        SET_BIT(EXTI->FTSR1, exti_line);
 8001c50:	f04f 45b0 	mov.w	r5, #1476395008	@ 0x58000000
 8001c54:	6868      	ldr	r0, [r5, #4]
 8001c56:	bf14      	ite	ne
 8001c58:	4308      	orrne	r0, r1
      }
      else
      {
        CLEAR_BIT(EXTI->FTSR1, exti_line);
 8001c5a:	4010      	andeq	r0, r2
#if !defined (CORE_CM4)
      /* Clear COMP EXTI pending bit (if any) */
      WRITE_REG(EXTI->PR1, exti_line);

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8001c5c:	f013 0f02 	tst.w	r3, #2
        CLEAR_BIT(EXTI->FTSR1, exti_line);
 8001c60:	6068      	str	r0, [r5, #4]
      WRITE_REG(EXTI->PR1, exti_line);
 8001c62:	f04f 40b0 	mov.w	r0, #1476395008	@ 0x58000000
 8001c66:	f8c0 1088 	str.w	r1, [r0, #136]	@ 0x88
      {
        SET_BIT(EXTI->EMR1, exti_line);
 8001c6a:	f8d0 5084 	ldr.w	r5, [r0, #132]	@ 0x84
 8001c6e:	bf14      	ite	ne
 8001c70:	430d      	orrne	r5, r1
      }
      else
      {
        CLEAR_BIT(EXTI->EMR1, exti_line);
 8001c72:	4015      	andeq	r5, r2
      }
      
       /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8001c74:	07db      	lsls	r3, r3, #31
        CLEAR_BIT(EXTI->EMR1, exti_line);
 8001c76:	f8c0 5084 	str.w	r5, [r0, #132]	@ 0x84
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8001c7a:	d51f      	bpl.n	8001cbc <HAL_COMP_Init+0x104>
      {
        SET_BIT(EXTI->IMR1, exti_line);
 8001c7c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001c80:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 8001c84:	430b      	orrs	r3, r1
 8001c86:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001c8a:	e00e      	b.n	8001caa <HAL_COMP_Init+0xf2>
    status = HAL_ERROR;
 8001c8c:	2001      	movs	r0, #1
    }
   
  }
  
  return status;
}
 8001c8e:	b003      	add	sp, #12
 8001c90:	bd30      	pop	{r4, r5, pc}
      CLEAR_BIT(EXTI->EMR1, exti_line);
 8001c92:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c96:	f8d3 1084 	ldr.w	r1, [r3, #132]	@ 0x84
 8001c9a:	4011      	ands	r1, r2
 8001c9c:	f8c3 1084 	str.w	r1, [r3, #132]	@ 0x84
      CLEAR_BIT(EXTI->IMR1, exti_line);
 8001ca0:	f8d3 1080 	ldr.w	r1, [r3, #128]	@ 0x80
 8001ca4:	400a      	ands	r2, r1
 8001ca6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8001caa:	f894 3025 	ldrb.w	r3, [r4, #37]	@ 0x25
 8001cae:	b913      	cbnz	r3, 8001cb6 <HAL_COMP_Init+0xfe>
      hcomp->State = HAL_COMP_STATE_READY;
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	f884 3025 	strb.w	r3, [r4, #37]	@ 0x25
  HAL_StatusTypeDef status = HAL_OK;
 8001cb6:	2000      	movs	r0, #0
}
 8001cb8:	b003      	add	sp, #12
 8001cba:	bd30      	pop	{r4, r5, pc}
        CLEAR_BIT(EXTI->IMR1, exti_line);
 8001cbc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001cc0:	f8d1 3080 	ldr.w	r3, [r1, #128]	@ 0x80
 8001cc4:	4013      	ands	r3, r2
 8001cc6:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
 8001cca:	e7ee      	b.n	8001caa <HAL_COMP_Init+0xf2>
     wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001ccc:	4b10      	ldr	r3, [pc, #64]	@ (8001d10 <HAL_COMP_Init+0x158>)
 8001cce:	4911      	ldr	r1, [pc, #68]	@ (8001d14 <HAL_COMP_Init+0x15c>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	099b      	lsrs	r3, r3, #6
 8001cd4:	fba1 1303 	umull	r1, r3, r1, r3
 8001cd8:	099b      	lsrs	r3, r3, #6
 8001cda:	3301      	adds	r3, #1
 8001cdc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001ce0:	009b      	lsls	r3, r3, #2
 8001ce2:	9301      	str	r3, [sp, #4]
     while(wait_loop_index != 0UL)
 8001ce4:	9b01      	ldr	r3, [sp, #4]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d099      	beq.n	8001c1e <HAL_COMP_Init+0x66>
       wait_loop_index --;
 8001cea:	9b01      	ldr	r3, [sp, #4]
 8001cec:	3b01      	subs	r3, #1
 8001cee:	9301      	str	r3, [sp, #4]
     while(wait_loop_index != 0UL)
 8001cf0:	9b01      	ldr	r3, [sp, #4]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d1f9      	bne.n	8001cea <HAL_COMP_Init+0x132>
 8001cf6:	e792      	b.n	8001c1e <HAL_COMP_Init+0x66>
      hcomp->Lock = HAL_UNLOCKED;
 8001cf8:	f880 1024 	strb.w	r1, [r0, #36]	@ 0x24
      COMP_CLEAR_ERRORCODE(hcomp);
 8001cfc:	6281      	str	r1, [r0, #40]	@ 0x28
      HAL_COMP_MspInit(hcomp);
 8001cfe:	f7ff f93b 	bl	8000f78 <HAL_COMP_MspInit>
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CFGR, COMP_CFGRx_SCALEN);
 8001d02:	6822      	ldr	r2, [r4, #0]
 8001d04:	e76a      	b.n	8001bdc <HAL_COMP_Init+0x24>
 8001d06:	bf00      	nop
 8001d08:	f0e8cce1 	.word	0xf0e8cce1
 8001d0c:	5800380c 	.word	0x5800380c
 8001d10:	24000004 	.word	0x24000004
 8001d14:	053e2d63 	.word	0x053e2d63

08001d18 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d18:	4906      	ldr	r1, [pc, #24]	@ (8001d34 <HAL_NVIC_SetPriorityGrouping+0x1c>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d1a:	f64f 0cff 	movw	ip, #63743	@ 0xf8ff
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d1e:	0200      	lsls	r0, r0, #8
  reg_value  =  (reg_value                                   |
 8001d20:	4b05      	ldr	r3, [pc, #20]	@ (8001d38 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d22:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d24:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d28:	ea02 020c 	and.w	r2, r2, ip
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d2c:	4310      	orrs	r0, r2
  reg_value  =  (reg_value                                   |
 8001d2e:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8001d30:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001d32:	4770      	bx	lr
 8001d34:	e000ed00 	.word	0xe000ed00
 8001d38:	05fa0000 	.word	0x05fa0000

08001d3c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d3c:	4b1a      	ldr	r3, [pc, #104]	@ (8001da8 <HAL_NVIC_SetPriority+0x6c>)
 8001d3e:	68db      	ldr	r3, [r3, #12]
 8001d40:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d44:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d46:	f1c3 0e07 	rsb	lr, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d4a:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d4e:	f1be 0f04 	cmp.w	lr, #4
 8001d52:	bf28      	it	cs
 8001d54:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d58:	f1bc 0f06 	cmp.w	ip, #6
 8001d5c:	d91a      	bls.n	8001d94 <HAL_NVIC_SetPriority+0x58>
 8001d5e:	f1a3 0c03 	sub.w	ip, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d62:	f04f 33ff 	mov.w	r3, #4294967295
 8001d66:	fa03 f30c 	lsl.w	r3, r3, ip
 8001d6a:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d6e:	f04f 33ff 	mov.w	r3, #4294967295
  if ((int32_t)(IRQn) >= 0)
 8001d72:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d74:	fa03 f30e 	lsl.w	r3, r3, lr
 8001d78:	ea21 0303 	bic.w	r3, r1, r3
 8001d7c:	fa03 f30c 	lsl.w	r3, r3, ip
 8001d80:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d84:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8001d88:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 8001d8a:	db06      	blt.n	8001d9a <HAL_NVIC_SetPriority+0x5e>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d8c:	4a07      	ldr	r2, [pc, #28]	@ (8001dac <HAL_NVIC_SetPriority+0x70>)
 8001d8e:	5413      	strb	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001d90:	f85d fb04 	ldr.w	pc, [sp], #4
 8001d94:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d96:	4694      	mov	ip, r2
 8001d98:	e7e9      	b.n	8001d6e <HAL_NVIC_SetPriority+0x32>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d9a:	f000 000f 	and.w	r0, r0, #15
 8001d9e:	4a04      	ldr	r2, [pc, #16]	@ (8001db0 <HAL_NVIC_SetPriority+0x74>)
 8001da0:	5413      	strb	r3, [r2, r0]
 8001da2:	f85d fb04 	ldr.w	pc, [sp], #4
 8001da6:	bf00      	nop
 8001da8:	e000ed00 	.word	0xe000ed00
 8001dac:	e000e400 	.word	0xe000e400
 8001db0:	e000ed14 	.word	0xe000ed14

08001db4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001db4:	2800      	cmp	r0, #0
 8001db6:	db07      	blt.n	8001dc8 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001db8:	2301      	movs	r3, #1
 8001dba:	f000 011f 	and.w	r1, r0, #31
 8001dbe:	4a03      	ldr	r2, [pc, #12]	@ (8001dcc <HAL_NVIC_EnableIRQ+0x18>)
 8001dc0:	0940      	lsrs	r0, r0, #5
 8001dc2:	408b      	lsls	r3, r1
 8001dc4:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001dc8:	4770      	bx	lr
 8001dca:	bf00      	nop
 8001dcc:	e000e100 	.word	0xe000e100

08001dd0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001dd0:	1e43      	subs	r3, r0, #1
 8001dd2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001dd6:	d301      	bcc.n	8001ddc <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001dd8:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001dda:	4770      	bx	lr
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ddc:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001de0:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001de2:	4905      	ldr	r1, [pc, #20]	@ (8001df8 <HAL_SYSTICK_Config+0x28>)
 8001de4:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001de8:	6153      	str	r3, [r2, #20]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001dea:	2307      	movs	r3, #7
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dec:	f881 c023 	strb.w	ip, [r1, #35]	@ 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001df0:	6190      	str	r0, [r2, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001df2:	6113      	str	r3, [r2, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001df4:	4770      	bx	lr
 8001df6:	bf00      	nop
 8001df8:	e000ed00 	.word	0xe000ed00

08001dfc <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8001dfc:	b188      	cbz	r0, 8001e22 <HAL_DAC_Init+0x26>
{
 8001dfe:	b510      	push	{r4, lr}
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8001e00:	7903      	ldrb	r3, [r0, #4]
 8001e02:	4604      	mov	r4, r0
 8001e04:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8001e08:	b13b      	cbz	r3, 8001e1a <HAL_DAC_Init+0x1e>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001e0a:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 8001e0c:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8001e0e:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 8001e10:	7121      	strb	r1, [r4, #4]

  /* Return function status */
  return HAL_OK;
 8001e12:	4618      	mov	r0, r3
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001e14:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 8001e16:	7122      	strb	r2, [r4, #4]
}
 8001e18:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 8001e1a:	7142      	strb	r2, [r0, #5]
    HAL_DAC_MspInit(hdac);
 8001e1c:	f7ff f8ee 	bl	8000ffc <HAL_DAC_MspInit>
 8001e20:	e7f3      	b.n	8001e0a <HAL_DAC_Init+0xe>
    return HAL_ERROR;
 8001e22:	2001      	movs	r0, #1
}
 8001e24:	4770      	bx	lr
 8001e26:	bf00      	nop

08001e28 <HAL_DAC_ConfigChannel>:
  uint32_t tmpreg2;
  uint32_t tickstart;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8001e28:	2800      	cmp	r0, #0
 8001e2a:	f000 8086 	beq.w	8001f3a <HAL_DAC_ConfigChannel+0x112>
{
 8001e2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001e32:	460d      	mov	r5, r1
  if ((hdac == NULL) || (sConfig == NULL))
 8001e34:	2900      	cmp	r1, #0
 8001e36:	d04d      	beq.n	8001ed4 <HAL_DAC_ConfigChannel+0xac>
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001e38:	7943      	ldrb	r3, [r0, #5]
 8001e3a:	4604      	mov	r4, r0
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8001e3c:	6809      	ldr	r1, [r1, #0]
  __HAL_LOCK(hdac);
 8001e3e:	2b01      	cmp	r3, #1
 8001e40:	d079      	beq.n	8001f36 <HAL_DAC_ConfigChannel+0x10e>
 8001e42:	2301      	movs	r3, #1

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8001e44:	2904      	cmp	r1, #4
 8001e46:	4616      	mov	r6, r2
  __HAL_LOCK(hdac);
 8001e48:	7143      	strb	r3, [r0, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 8001e4a:	f04f 0302 	mov.w	r3, #2
 8001e4e:	7103      	strb	r3, [r0, #4]
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8001e50:	d043      	beq.n	8001eda <HAL_DAC_ConfigChannel+0xb2>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8001e52:	f002 0210 	and.w	r2, r2, #16

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8001e56:	6803      	ldr	r3, [r0, #0]
  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8001e58:	6928      	ldr	r0, [r5, #16]
 8001e5a:	2801      	cmp	r0, #1
 8001e5c:	d108      	bne.n	8001e70 <HAL_DAC_ConfigChannel+0x48>
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8001e5e:	201f      	movs	r0, #31
    tmpreg1 = hdac->Instance->CCR;
 8001e60:	6b9e      	ldr	r6, [r3, #56]	@ 0x38
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8001e62:	4090      	lsls	r0, r2
 8001e64:	ea26 0600 	bic.w	r6, r6, r0
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001e68:	6968      	ldr	r0, [r5, #20]
 8001e6a:	4090      	lsls	r0, r2
 8001e6c:	4330      	orrs	r0, r6
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8001e6e:	6398      	str	r0, [r3, #56]	@ 0x38
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8001e70:	2007      	movs	r0, #7
  tmpreg1 = hdac->Instance->MCR;
 8001e72:	6bde      	ldr	r6, [r3, #60]	@ 0x3c
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8001e74:	4090      	lsls	r0, r2
 8001e76:	ea26 0600 	bic.w	r6, r6, r0
  {
    connectOnChip = DAC_MCR_MODE1_0;
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8001e7a:	e9d5 7002 	ldrd	r7, r0, [r5, #8]
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8001e7e:	2801      	cmp	r0, #1
 8001e80:	d055      	beq.n	8001f2e <HAL_DAC_ConfigChannel+0x106>
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8001e82:	2802      	cmp	r0, #2
 8001e84:	d055      	beq.n	8001f32 <HAL_DAC_ConfigChannel+0x10a>
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8001e86:	fab7 f087 	clz	r0, r7
 8001e8a:	0940      	lsrs	r0, r0, #5
    else
    {
      connectOnChip = 0x00000000UL;
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8001e8c:	4339      	orrs	r1, r7
 8001e8e:	4301      	orrs	r1, r0
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001e90:	6868      	ldr	r0, [r5, #4]
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8001e92:	f44f 4580 	mov.w	r5, #16384	@ 0x4000
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001e96:	4091      	lsls	r1, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001e98:	4090      	lsls	r0, r2
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8001e9a:	4095      	lsls	r5, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001e9c:	4331      	orrs	r1, r6
  hdac->Instance->CR = tmpreg1;
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001e9e:	2601      	movs	r6, #1
  hdac->Instance->MCR = tmpreg1;
 8001ea0:	63d9      	str	r1, [r3, #60]	@ 0x3c
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8001ea2:	6819      	ldr	r1, [r3, #0]
 8001ea4:	ea21 0105 	bic.w	r1, r1, r5
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8001ea8:	f640 75fe 	movw	r5, #4094	@ 0xffe
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8001eac:	6019      	str	r1, [r3, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8001eae:	4095      	lsls	r5, r2
  tmpreg1 = hdac->Instance->CR;
 8001eb0:	6819      	ldr	r1, [r3, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8001eb2:	ea21 0105 	bic.w	r1, r1, r5

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001eb6:	2500      	movs	r5, #0
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001eb8:	4301      	orrs	r1, r0
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8001eba:	20c0      	movs	r0, #192	@ 0xc0
  hdac->Instance->CR = tmpreg1;
 8001ebc:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8001ebe:	fa00 f102 	lsl.w	r1, r0, r2
 8001ec2:	681a      	ldr	r2, [r3, #0]

  /* Return function status */
  return status;
 8001ec4:	4628      	mov	r0, r5
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8001ec6:	ea22 0201 	bic.w	r2, r2, r1
 8001eca:	601a      	str	r2, [r3, #0]
  hdac->State = HAL_DAC_STATE_READY;
 8001ecc:	7126      	strb	r6, [r4, #4]
  __HAL_UNLOCK(hdac);
 8001ece:	7165      	strb	r5, [r4, #5]
}
 8001ed0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_ERROR;
 8001ed4:	2001      	movs	r0, #1
}
 8001ed6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    tickstart = HAL_GetTick();
 8001eda:	f7ff fa4b 	bl	8001374 <HAL_GetTick>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001ede:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8001ee0:	4607      	mov	r7, r0
    if (Channel == DAC_CHANNEL_1)
 8001ee2:	b9be      	cbnz	r6, 8001f14 <HAL_DAC_ConfigChannel+0xec>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001ee4:	f8df 8090 	ldr.w	r8, [pc, #144]	@ 8001f78 <HAL_DAC_ConfigChannel+0x150>
 8001ee8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001eea:	ea12 0f08 	tst.w	r2, r8
 8001eee:	d026      	beq.n	8001f3e <HAL_DAC_ConfigChannel+0x116>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8001ef0:	f7ff fa40 	bl	8001374 <HAL_GetTick>
 8001ef4:	1bc0      	subs	r0, r0, r7
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001ef6:	6823      	ldr	r3, [r4, #0]
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8001ef8:	2801      	cmp	r0, #1
 8001efa:	d9f5      	bls.n	8001ee8 <HAL_DAC_ConfigChannel+0xc0>
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001efc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001efe:	ea12 0f08 	tst.w	r2, r8
 8001f02:	d0f1      	beq.n	8001ee8 <HAL_DAC_ConfigChannel+0xc0>
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8001f04:	6923      	ldr	r3, [r4, #16]
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8001f06:	2203      	movs	r2, #3
            return HAL_TIMEOUT;
 8001f08:	2003      	movs	r0, #3
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8001f0a:	f043 0308 	orr.w	r3, r3, #8
 8001f0e:	6123      	str	r3, [r4, #16]
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8001f10:	7122      	strb	r2, [r4, #4]
            return HAL_TIMEOUT;
 8001f12:	e7dd      	b.n	8001ed0 <HAL_DAC_ConfigChannel+0xa8>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8001f14:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001f16:	2a00      	cmp	r2, #0
 8001f18:	da2a      	bge.n	8001f70 <HAL_DAC_ConfigChannel+0x148>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8001f1a:	f7ff fa2b 	bl	8001374 <HAL_GetTick>
 8001f1e:	1bc0      	subs	r0, r0, r7
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8001f20:	6823      	ldr	r3, [r4, #0]
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8001f22:	2801      	cmp	r0, #1
 8001f24:	d9f6      	bls.n	8001f14 <HAL_DAC_ConfigChannel+0xec>
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8001f26:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001f28:	2a00      	cmp	r2, #0
 8001f2a:	daf3      	bge.n	8001f14 <HAL_DAC_ConfigChannel+0xec>
 8001f2c:	e7ea      	b.n	8001f04 <HAL_DAC_ConfigChannel+0xdc>
    connectOnChip = 0x00000000UL;
 8001f2e:	2000      	movs	r0, #0
 8001f30:	e7ac      	b.n	8001e8c <HAL_DAC_ConfigChannel+0x64>
    connectOnChip = DAC_MCR_MODE1_0;
 8001f32:	2001      	movs	r0, #1
 8001f34:	e7aa      	b.n	8001e8c <HAL_DAC_ConfigChannel+0x64>
  __HAL_LOCK(hdac);
 8001f36:	2002      	movs	r0, #2
 8001f38:	e7ca      	b.n	8001ed0 <HAL_DAC_ConfigChannel+0xa8>
    return HAL_ERROR;
 8001f3a:	2001      	movs	r0, #1
}
 8001f3c:	4770      	bx	lr
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8001f3e:	69aa      	ldr	r2, [r5, #24]
 8001f40:	641a      	str	r2, [r3, #64]	@ 0x40
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8001f42:	f006 0210 	and.w	r2, r6, #16
 8001f46:	f240 30ff 	movw	r0, #1023	@ 0x3ff
 8001f4a:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8001f4c:	4090      	lsls	r0, r2
 8001f4e:	ea21 0100 	bic.w	r1, r1, r0
 8001f52:	69e8      	ldr	r0, [r5, #28]
 8001f54:	4090      	lsls	r0, r2
 8001f56:	4301      	orrs	r1, r0
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8001f58:	20ff      	movs	r0, #255	@ 0xff
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8001f5a:	6499      	str	r1, [r3, #72]	@ 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8001f5c:	4090      	lsls	r0, r2
 8001f5e:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8001f60:	ea21 0100 	bic.w	r1, r1, r0
 8001f64:	6a28      	ldr	r0, [r5, #32]
 8001f66:	4090      	lsls	r0, r2
 8001f68:	4301      	orrs	r1, r0
 8001f6a:	64d9      	str	r1, [r3, #76]	@ 0x4c
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8001f6c:	6829      	ldr	r1, [r5, #0]
 8001f6e:	e773      	b.n	8001e58 <HAL_DAC_ConfigChannel+0x30>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8001f70:	69aa      	ldr	r2, [r5, #24]
 8001f72:	645a      	str	r2, [r3, #68]	@ 0x44
 8001f74:	e7e5      	b.n	8001f42 <HAL_DAC_ConfigChannel+0x11a>
 8001f76:	bf00      	nop
 8001f78:	20008000 	.word	0x20008000

08001f7c <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001f7c:	4936      	ldr	r1, [pc, #216]	@ (8002058 <DMA_CalcBaseAndBitshift+0xdc>)
{
 8001f7e:	4602      	mov	r2, r0
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001f80:	6803      	ldr	r3, [r0, #0]
 8001f82:	428b      	cmp	r3, r1
 8001f84:	d033      	beq.n	8001fee <DMA_CalcBaseAndBitshift+0x72>
 8001f86:	3118      	adds	r1, #24
 8001f88:	1a59      	subs	r1, r3, r1
 8001f8a:	fab1 f181 	clz	r1, r1
 8001f8e:	0949      	lsrs	r1, r1, #5
 8001f90:	bb69      	cbnz	r1, 8001fee <DMA_CalcBaseAndBitshift+0x72>
 8001f92:	4832      	ldr	r0, [pc, #200]	@ (800205c <DMA_CalcBaseAndBitshift+0xe0>)
 8001f94:	4283      	cmp	r3, r0
 8001f96:	d03e      	beq.n	8002016 <DMA_CalcBaseAndBitshift+0x9a>
 8001f98:	3018      	adds	r0, #24
 8001f9a:	4283      	cmp	r3, r0
 8001f9c:	d03e      	beq.n	800201c <DMA_CalcBaseAndBitshift+0xa0>
 8001f9e:	3018      	adds	r0, #24
 8001fa0:	4283      	cmp	r3, r0
 8001fa2:	d034      	beq.n	800200e <DMA_CalcBaseAndBitshift+0x92>
 8001fa4:	3018      	adds	r0, #24
 8001fa6:	4283      	cmp	r3, r0
 8001fa8:	d03b      	beq.n	8002022 <DMA_CalcBaseAndBitshift+0xa6>
 8001faa:	3018      	adds	r0, #24
 8001fac:	4283      	cmp	r3, r0
 8001fae:	d03e      	beq.n	800202e <DMA_CalcBaseAndBitshift+0xb2>
 8001fb0:	3018      	adds	r0, #24
 8001fb2:	4283      	cmp	r3, r0
 8001fb4:	d02a      	beq.n	800200c <DMA_CalcBaseAndBitshift+0x90>
 8001fb6:	f500 7056 	add.w	r0, r0, #856	@ 0x358
 8001fba:	4283      	cmp	r3, r0
 8001fbc:	d035      	beq.n	800202a <DMA_CalcBaseAndBitshift+0xae>
 8001fbe:	4928      	ldr	r1, [pc, #160]	@ (8002060 <DMA_CalcBaseAndBitshift+0xe4>)
 8001fc0:	428b      	cmp	r3, r1
 8001fc2:	d031      	beq.n	8002028 <DMA_CalcBaseAndBitshift+0xac>
 8001fc4:	3118      	adds	r1, #24
 8001fc6:	428b      	cmp	r3, r1
 8001fc8:	d034      	beq.n	8002034 <DMA_CalcBaseAndBitshift+0xb8>
 8001fca:	3118      	adds	r1, #24
 8001fcc:	428b      	cmp	r3, r1
 8001fce:	d034      	beq.n	800203a <DMA_CalcBaseAndBitshift+0xbe>
 8001fd0:	3118      	adds	r1, #24
 8001fd2:	428b      	cmp	r3, r1
 8001fd4:	d034      	beq.n	8002040 <DMA_CalcBaseAndBitshift+0xc4>
 8001fd6:	3118      	adds	r1, #24
 8001fd8:	428b      	cmp	r3, r1
 8001fda:	d034      	beq.n	8002046 <DMA_CalcBaseAndBitshift+0xca>
 8001fdc:	3118      	adds	r1, #24
 8001fde:	428b      	cmp	r3, r1
 8001fe0:	d034      	beq.n	800204c <DMA_CalcBaseAndBitshift+0xd0>
 8001fe2:	3118      	adds	r1, #24
 8001fe4:	428b      	cmp	r3, r1
 8001fe6:	d034      	beq.n	8002052 <DMA_CalcBaseAndBitshift+0xd6>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8001fe8:	f023 00ff 	bic.w	r0, r3, #255	@ 0xff
 8001fec:	e011      	b.n	8002012 <DMA_CalcBaseAndBitshift+0x96>
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8001fee:	b2db      	uxtb	r3, r3
 8001ff0:	491c      	ldr	r1, [pc, #112]	@ (8002064 <DMA_CalcBaseAndBitshift+0xe8>)
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8001ff2:	481d      	ldr	r0, [pc, #116]	@ (8002068 <DMA_CalcBaseAndBitshift+0xec>)
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8001ff4:	3b10      	subs	r3, #16
 8001ff6:	fba1 1303 	umull	r1, r3, r1, r3
{
 8001ffa:	b410      	push	{r4}
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8001ffc:	091b      	lsrs	r3, r3, #4
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8001ffe:	4c1b      	ldr	r4, [pc, #108]	@ (800206c <DMA_CalcBaseAndBitshift+0xf0>)
 8002000:	5ce1      	ldrb	r1, [r4, r3]
  }

  return hdma->StreamBaseAddress;
}
 8002002:	f85d 4b04 	ldr.w	r4, [sp], #4
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8002006:	e9c2 0116 	strd	r0, r1, [r2, #88]	@ 0x58
}
 800200a:	4770      	bx	lr
 800200c:	2116      	movs	r1, #22
 800200e:	4818      	ldr	r0, [pc, #96]	@ (8002070 <DMA_CalcBaseAndBitshift+0xf4>)
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8002010:	65d1      	str	r1, [r2, #92]	@ 0x5c
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8002012:	6590      	str	r0, [r2, #88]	@ 0x58
}
 8002014:	4770      	bx	lr
 8002016:	2110      	movs	r1, #16
 8002018:	4813      	ldr	r0, [pc, #76]	@ (8002068 <DMA_CalcBaseAndBitshift+0xec>)
 800201a:	e7f9      	b.n	8002010 <DMA_CalcBaseAndBitshift+0x94>
 800201c:	2116      	movs	r1, #22
 800201e:	4812      	ldr	r0, [pc, #72]	@ (8002068 <DMA_CalcBaseAndBitshift+0xec>)
 8002020:	e7f6      	b.n	8002010 <DMA_CalcBaseAndBitshift+0x94>
 8002022:	2106      	movs	r1, #6
 8002024:	4812      	ldr	r0, [pc, #72]	@ (8002070 <DMA_CalcBaseAndBitshift+0xf4>)
 8002026:	e7f3      	b.n	8002010 <DMA_CalcBaseAndBitshift+0x94>
 8002028:	2106      	movs	r1, #6
 800202a:	4812      	ldr	r0, [pc, #72]	@ (8002074 <DMA_CalcBaseAndBitshift+0xf8>)
 800202c:	e7f0      	b.n	8002010 <DMA_CalcBaseAndBitshift+0x94>
 800202e:	2110      	movs	r1, #16
 8002030:	480f      	ldr	r0, [pc, #60]	@ (8002070 <DMA_CalcBaseAndBitshift+0xf4>)
 8002032:	e7ed      	b.n	8002010 <DMA_CalcBaseAndBitshift+0x94>
 8002034:	2110      	movs	r1, #16
 8002036:	480f      	ldr	r0, [pc, #60]	@ (8002074 <DMA_CalcBaseAndBitshift+0xf8>)
 8002038:	e7ea      	b.n	8002010 <DMA_CalcBaseAndBitshift+0x94>
 800203a:	2116      	movs	r1, #22
 800203c:	480d      	ldr	r0, [pc, #52]	@ (8002074 <DMA_CalcBaseAndBitshift+0xf8>)
 800203e:	e7e7      	b.n	8002010 <DMA_CalcBaseAndBitshift+0x94>
 8002040:	2100      	movs	r1, #0
 8002042:	480d      	ldr	r0, [pc, #52]	@ (8002078 <DMA_CalcBaseAndBitshift+0xfc>)
 8002044:	e7e4      	b.n	8002010 <DMA_CalcBaseAndBitshift+0x94>
 8002046:	2106      	movs	r1, #6
 8002048:	480b      	ldr	r0, [pc, #44]	@ (8002078 <DMA_CalcBaseAndBitshift+0xfc>)
 800204a:	e7e1      	b.n	8002010 <DMA_CalcBaseAndBitshift+0x94>
 800204c:	2110      	movs	r1, #16
 800204e:	480a      	ldr	r0, [pc, #40]	@ (8002078 <DMA_CalcBaseAndBitshift+0xfc>)
 8002050:	e7de      	b.n	8002010 <DMA_CalcBaseAndBitshift+0x94>
 8002052:	2116      	movs	r1, #22
 8002054:	4808      	ldr	r0, [pc, #32]	@ (8002078 <DMA_CalcBaseAndBitshift+0xfc>)
 8002056:	e7db      	b.n	8002010 <DMA_CalcBaseAndBitshift+0x94>
 8002058:	40020010 	.word	0x40020010
 800205c:	40020040 	.word	0x40020040
 8002060:	40020428 	.word	0x40020428
 8002064:	aaaaaaab 	.word	0xaaaaaaab
 8002068:	40020000 	.word	0x40020000
 800206c:	08005e24 	.word	0x08005e24
 8002070:	40020004 	.word	0x40020004
 8002074:	40020400 	.word	0x40020400
 8002078:	40020404 	.word	0x40020404

0800207c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800207c:	6802      	ldr	r2, [r0, #0]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800207e:	4b27      	ldr	r3, [pc, #156]	@ (800211c <DMA_CalcDMAMUXChannelBaseAndMask+0xa0>)
 8002080:	4927      	ldr	r1, [pc, #156]	@ (8002120 <DMA_CalcDMAMUXChannelBaseAndMask+0xa4>)
{
 8002082:	b430      	push	{r4, r5}
  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002084:	4d27      	ldr	r5, [pc, #156]	@ (8002124 <DMA_CalcDMAMUXChannelBaseAndMask+0xa8>)
 8002086:	4c28      	ldr	r4, [pc, #160]	@ (8002128 <DMA_CalcDMAMUXChannelBaseAndMask+0xac>)
 8002088:	42aa      	cmp	r2, r5
 800208a:	bf18      	it	ne
 800208c:	429a      	cmpne	r2, r3
 800208e:	bf0c      	ite	eq
 8002090:	2301      	moveq	r3, #1
 8002092:	2300      	movne	r3, #0
 8002094:	428a      	cmp	r2, r1
 8002096:	bf08      	it	eq
 8002098:	f043 0301 	orreq.w	r3, r3, #1
 800209c:	3128      	adds	r1, #40	@ 0x28
 800209e:	42a2      	cmp	r2, r4
 80020a0:	bf08      	it	eq
 80020a2:	f043 0301 	orreq.w	r3, r3, #1
 80020a6:	3428      	adds	r4, #40	@ 0x28
 80020a8:	428a      	cmp	r2, r1
 80020aa:	bf08      	it	eq
 80020ac:	f043 0301 	orreq.w	r3, r3, #1
 80020b0:	3128      	adds	r1, #40	@ 0x28
 80020b2:	42a2      	cmp	r2, r4
 80020b4:	bf08      	it	eq
 80020b6:	f043 0301 	orreq.w	r3, r3, #1
 80020ba:	428a      	cmp	r2, r1
 80020bc:	bf08      	it	eq
 80020be:	f043 0301 	orreq.w	r3, r3, #1
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
  else
  {
    /* DMA1/DMA2 Streams are connected to DMAMUX1 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80020c2:	b2d1      	uxtb	r1, r2
  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80020c4:	b913      	cbnz	r3, 80020cc <DMA_CalcDMAMUXChannelBaseAndMask+0x50>
 80020c6:	4b19      	ldr	r3, [pc, #100]	@ (800212c <DMA_CalcDMAMUXChannelBaseAndMask+0xb0>)
 80020c8:	429a      	cmp	r2, r3
 80020ca:	d112      	bne.n	80020f2 <DMA_CalcDMAMUXChannelBaseAndMask+0x76>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80020cc:	f1a1 0308 	sub.w	r3, r1, #8
 80020d0:	4917      	ldr	r1, [pc, #92]	@ (8002130 <DMA_CalcDMAMUXChannelBaseAndMask+0xb4>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80020d2:	4a18      	ldr	r2, [pc, #96]	@ (8002134 <DMA_CalcDMAMUXChannelBaseAndMask+0xb8>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80020d4:	fba1 1303 	umull	r1, r3, r1, r3
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80020d8:	2101      	movs	r1, #1
 80020da:	4c17      	ldr	r4, [pc, #92]	@ (8002138 <DMA_CalcDMAMUXChannelBaseAndMask+0xbc>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80020dc:	eb02 1213 	add.w	r2, r2, r3, lsr #4
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80020e0:	f3c3 1304 	ubfx	r3, r3, #4, #5
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80020e4:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80020e6:	4099      	lsls	r1, r3
 80020e8:	6681      	str	r1, [r0, #104]	@ 0x68
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80020ea:	e9c0 2418 	strd	r2, r4, [r0, #96]	@ 0x60
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80020ee:	bc30      	pop	{r4, r5}
 80020f0:	4770      	bx	lr
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80020f2:	f1a1 0310 	sub.w	r3, r1, #16
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80020f6:	4911      	ldr	r1, [pc, #68]	@ (800213c <DMA_CalcDMAMUXChannelBaseAndMask+0xc0>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80020f8:	4c11      	ldr	r4, [pc, #68]	@ (8002140 <DMA_CalcDMAMUXChannelBaseAndMask+0xc4>)
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80020fa:	4411      	add	r1, r2
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80020fc:	fba4 4303 	umull	r4, r3, r4, r3
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8002100:	29a8      	cmp	r1, #168	@ 0xa8
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8002102:	ea4f 1313 	mov.w	r3, r3, lsr #4
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8002106:	d800      	bhi.n	800210a <DMA_CalcDMAMUXChannelBaseAndMask+0x8e>
      stream_number += 8U;
 8002108:	3308      	adds	r3, #8
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800210a:	4a0e      	ldr	r2, [pc, #56]	@ (8002144 <DMA_CalcDMAMUXChannelBaseAndMask+0xc8>)
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800210c:	f003 041f 	and.w	r4, r3, #31
 8002110:	2101      	movs	r1, #1
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8002112:	441a      	add	r2, r3
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8002114:	40a1      	lsls	r1, r4
 8002116:	4c0c      	ldr	r4, [pc, #48]	@ (8002148 <DMA_CalcDMAMUXChannelBaseAndMask+0xcc>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8002118:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800211a:	e7e5      	b.n	80020e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>
 800211c:	58025408 	.word	0x58025408
 8002120:	58025430 	.word	0x58025430
 8002124:	5802541c 	.word	0x5802541c
 8002128:	58025444 	.word	0x58025444
 800212c:	58025494 	.word	0x58025494
 8002130:	cccccccd 	.word	0xcccccccd
 8002134:	16009600 	.word	0x16009600
 8002138:	58025880 	.word	0x58025880
 800213c:	bffdfbf0 	.word	0xbffdfbf0
 8002140:	aaaaaaab 	.word	0xaaaaaaab
 8002144:	10008200 	.word	0x10008200
 8002148:	40020880 	.word	0x40020880

0800214c <HAL_DMA_Init>:
{
 800214c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002150:	4605      	mov	r5, r0
 8002152:	b083      	sub	sp, #12
  uint32_t tickstart = HAL_GetTick();
 8002154:	f7ff f90e 	bl	8001374 <HAL_GetTick>
  if(hdma == NULL)
 8002158:	2d00      	cmp	r5, #0
 800215a:	f000 8203 	beq.w	8002564 <HAL_DMA_Init+0x418>
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800215e:	682c      	ldr	r4, [r5, #0]
 8002160:	4606      	mov	r6, r0
 8002162:	4b65      	ldr	r3, [pc, #404]	@ (80022f8 <HAL_DMA_Init+0x1ac>)
 8002164:	429c      	cmp	r4, r3
 8002166:	f000 80bc 	beq.w	80022e2 <HAL_DMA_Init+0x196>
 800216a:	3318      	adds	r3, #24
 800216c:	429c      	cmp	r4, r3
 800216e:	f000 80b8 	beq.w	80022e2 <HAL_DMA_Init+0x196>
 8002172:	3318      	adds	r3, #24
 8002174:	429c      	cmp	r4, r3
 8002176:	f000 80b4 	beq.w	80022e2 <HAL_DMA_Init+0x196>
 800217a:	3318      	adds	r3, #24
 800217c:	429c      	cmp	r4, r3
 800217e:	f000 80b0 	beq.w	80022e2 <HAL_DMA_Init+0x196>
 8002182:	3318      	adds	r3, #24
 8002184:	429c      	cmp	r4, r3
 8002186:	f000 80ac 	beq.w	80022e2 <HAL_DMA_Init+0x196>
 800218a:	3318      	adds	r3, #24
 800218c:	429c      	cmp	r4, r3
 800218e:	f000 80a8 	beq.w	80022e2 <HAL_DMA_Init+0x196>
 8002192:	3318      	adds	r3, #24
 8002194:	429c      	cmp	r4, r3
 8002196:	f000 80a4 	beq.w	80022e2 <HAL_DMA_Init+0x196>
 800219a:	3318      	adds	r3, #24
 800219c:	429c      	cmp	r4, r3
 800219e:	f000 80a0 	beq.w	80022e2 <HAL_DMA_Init+0x196>
 80021a2:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 80021a6:	429c      	cmp	r4, r3
 80021a8:	f000 809b 	beq.w	80022e2 <HAL_DMA_Init+0x196>
 80021ac:	3318      	adds	r3, #24
 80021ae:	429c      	cmp	r4, r3
 80021b0:	f000 8097 	beq.w	80022e2 <HAL_DMA_Init+0x196>
 80021b4:	3318      	adds	r3, #24
 80021b6:	429c      	cmp	r4, r3
 80021b8:	f000 8093 	beq.w	80022e2 <HAL_DMA_Init+0x196>
 80021bc:	3318      	adds	r3, #24
 80021be:	429c      	cmp	r4, r3
 80021c0:	f000 808f 	beq.w	80022e2 <HAL_DMA_Init+0x196>
 80021c4:	3318      	adds	r3, #24
 80021c6:	429c      	cmp	r4, r3
 80021c8:	f000 808b 	beq.w	80022e2 <HAL_DMA_Init+0x196>
 80021cc:	3318      	adds	r3, #24
 80021ce:	429c      	cmp	r4, r3
 80021d0:	f000 8087 	beq.w	80022e2 <HAL_DMA_Init+0x196>
 80021d4:	3318      	adds	r3, #24
 80021d6:	429c      	cmp	r4, r3
 80021d8:	f000 8083 	beq.w	80022e2 <HAL_DMA_Init+0x196>
 80021dc:	3318      	adds	r3, #24
 80021de:	429c      	cmp	r4, r3
 80021e0:	d07f      	beq.n	80022e2 <HAL_DMA_Init+0x196>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80021e2:	4946      	ldr	r1, [pc, #280]	@ (80022fc <HAL_DMA_Init+0x1b0>)
 80021e4:	4a46      	ldr	r2, [pc, #280]	@ (8002300 <HAL_DMA_Init+0x1b4>)
 80021e6:	4b47      	ldr	r3, [pc, #284]	@ (8002304 <HAL_DMA_Init+0x1b8>)
 80021e8:	eba4 0901 	sub.w	r9, r4, r1
 80021ec:	1aa2      	subs	r2, r4, r2
 80021ee:	4f46      	ldr	r7, [pc, #280]	@ (8002308 <HAL_DMA_Init+0x1bc>)
 80021f0:	eba4 0803 	sub.w	r8, r4, r3
 80021f4:	fab9 f989 	clz	r9, r9
 80021f8:	3314      	adds	r3, #20
 80021fa:	fab2 f282 	clz	r2, r2
 80021fe:	ea4f 1959 	mov.w	r9, r9, lsr #5
 8002202:	fab8 f888 	clz	r8, r8
 8002206:	eba4 0a03 	sub.w	sl, r4, r3
 800220a:	0952      	lsrs	r2, r2, #5
 800220c:	ea4f 1858 	mov.w	r8, r8, lsr #5
 8002210:	1be7      	subs	r7, r4, r7
 8002212:	faba fa8a 	clz	sl, sl
 8002216:	ea49 0102 	orr.w	r1, r9, r2
 800221a:	4e3c      	ldr	r6, [pc, #240]	@ (800230c <HAL_DMA_Init+0x1c0>)
 800221c:	fab7 f787 	clz	r7, r7
 8002220:	483b      	ldr	r0, [pc, #236]	@ (8002310 <HAL_DMA_Init+0x1c4>)
 8002222:	ea4f 1a5a 	mov.w	sl, sl, lsr #5
 8002226:	ea48 0101 	orr.w	r1, r8, r1
 800222a:	1ba6      	subs	r6, r4, r6
 800222c:	eba4 0b00 	sub.w	fp, r4, r0
 8002230:	097f      	lsrs	r7, r7, #5
 8002232:	ea4a 0101 	orr.w	r1, sl, r1
 8002236:	fab6 f686 	clz	r6, r6
 800223a:	3014      	adds	r0, #20
 800223c:	fabb fb8b 	clz	fp, fp
 8002240:	4339      	orrs	r1, r7
 8002242:	0976      	lsrs	r6, r6, #5
 8002244:	1a23      	subs	r3, r4, r0
 8002246:	ea4f 1b5b 	mov.w	fp, fp, lsr #5
 800224a:	4331      	orrs	r1, r6
 800224c:	fab3 f383 	clz	r3, r3
 8002250:	ea5b 0101 	orrs.w	r1, fp, r1
 8002254:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8002258:	9301      	str	r3, [sp, #4]
 800225a:	d102      	bne.n	8002262 <HAL_DMA_Init+0x116>
 800225c:	2b00      	cmp	r3, #0
 800225e:	f000 81d4 	beq.w	800260a <HAL_DMA_Init+0x4be>
    hdma->State = HAL_DMA_STATE_BUSY;
 8002262:	2102      	movs	r1, #2
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8002264:	f8df c0b4 	ldr.w	ip, [pc, #180]	@ 800231c <HAL_DMA_Init+0x1d0>
    hdma->State = HAL_DMA_STATE_BUSY;
 8002268:	f885 1035 	strb.w	r1, [r5, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 800226c:	2100      	movs	r1, #0
 800226e:	f885 1034 	strb.w	r1, [r5, #52]	@ 0x34
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8002272:	6821      	ldr	r1, [r4, #0]
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8002274:	ea01 0c0c 	and.w	ip, r1, ip
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002278:	68a9      	ldr	r1, [r5, #8]
 800227a:	2940      	cmp	r1, #64	@ 0x40
 800227c:	f000 81c2 	beq.w	8002604 <HAL_DMA_Init+0x4b8>
 8002280:	f1a1 0180 	sub.w	r1, r1, #128	@ 0x80
 8002284:	fab1 f181 	clz	r1, r1
 8002288:	0949      	lsrs	r1, r1, #5
 800228a:	ea4f 3e81 	mov.w	lr, r1, lsl #14
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800228e:	6929      	ldr	r1, [r5, #16]
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8002290:	68e8      	ldr	r0, [r5, #12]
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8002292:	08c9      	lsrs	r1, r1, #3
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8002294:	4b1f      	ldr	r3, [pc, #124]	@ (8002314 <HAL_DMA_Init+0x1c8>)
 8002296:	9200      	str	r2, [sp, #0]
 8002298:	ea41 00d0 	orr.w	r0, r1, r0, lsr #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800229c:	6969      	ldr	r1, [r5, #20]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 800229e:	4423      	add	r3, r4
 80022a0:	ea40 00d1 	orr.w	r0, r0, r1, lsr #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80022a4:	69a9      	ldr	r1, [r5, #24]
 80022a6:	ea40 00d1 	orr.w	r0, r0, r1, lsr #3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80022aa:	69e9      	ldr	r1, [r5, #28]
 80022ac:	ea40 00d1 	orr.w	r0, r0, r1, lsr #3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80022b0:	6a29      	ldr	r1, [r5, #32]
 80022b2:	ea40 1111 	orr.w	r1, r0, r1, lsr #4
 80022b6:	ea41 010c 	orr.w	r1, r1, ip
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80022ba:	ea4e 0101 	orr.w	r1, lr, r1
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80022be:	6021      	str	r1, [r4, #0]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80022c0:	4915      	ldr	r1, [pc, #84]	@ (8002318 <HAL_DMA_Init+0x1cc>)
 80022c2:	fba1 0103 	umull	r0, r1, r1, r3
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80022c6:	4628      	mov	r0, r5
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80022c8:	0909      	lsrs	r1, r1, #4
 80022ca:	0089      	lsls	r1, r1, #2
 80022cc:	65e9      	str	r1, [r5, #92]	@ 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80022ce:	f7ff fe55 	bl	8001f7c <DMA_CalcBaseAndBitshift>
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80022d2:	6de9      	ldr	r1, [r5, #92]	@ 0x5c
 80022d4:	9a00      	ldr	r2, [sp, #0]
 80022d6:	f001 041f 	and.w	r4, r1, #31
 80022da:	2101      	movs	r1, #1
 80022dc:	40a1      	lsls	r1, r4
 80022de:	6041      	str	r1, [r0, #4]
 80022e0:	e0e2      	b.n	80024a8 <HAL_DMA_Init+0x35c>
    hdma->State = HAL_DMA_STATE_BUSY;
 80022e2:	2302      	movs	r3, #2
 80022e4:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 80022e8:	2300      	movs	r3, #0
 80022ea:	f885 3034 	strb.w	r3, [r5, #52]	@ 0x34
    __HAL_DMA_DISABLE(hdma);
 80022ee:	6823      	ldr	r3, [r4, #0]
 80022f0:	f023 0301 	bic.w	r3, r3, #1
 80022f4:	6023      	str	r3, [r4, #0]
 80022f6:	e01a      	b.n	800232e <HAL_DMA_Init+0x1e2>
 80022f8:	40020010 	.word	0x40020010
 80022fc:	58025408 	.word	0x58025408
 8002300:	5802541c 	.word	0x5802541c
 8002304:	58025430 	.word	0x58025430
 8002308:	58025458 	.word	0x58025458
 800230c:	5802546c 	.word	0x5802546c
 8002310:	58025480 	.word	0x58025480
 8002314:	a7fdabf8 	.word	0xa7fdabf8
 8002318:	cccccccd 	.word	0xcccccccd
 800231c:	fffe000f 	.word	0xfffe000f
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002320:	f7ff f828 	bl	8001374 <HAL_GetTick>
 8002324:	1b80      	subs	r0, r0, r6
 8002326:	2805      	cmp	r0, #5
 8002328:	f200 8117 	bhi.w	800255a <HAL_DMA_Init+0x40e>
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800232c:	682c      	ldr	r4, [r5, #0]
 800232e:	6823      	ldr	r3, [r4, #0]
 8002330:	07df      	lsls	r7, r3, #31
 8002332:	d4f5      	bmi.n	8002320 <HAL_DMA_Init+0x1d4>
    registerValue |=  hdma->Init.Direction           |
 8002334:	e9d5 3002 	ldrd	r3, r0, [r5, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002338:	6929      	ldr	r1, [r5, #16]
    registerValue |=  hdma->Init.Direction           |
 800233a:	4303      	orrs	r3, r0
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800233c:	69aa      	ldr	r2, [r5, #24]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800233e:	6820      	ldr	r0, [r4, #0]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002340:	430b      	orrs	r3, r1
 8002342:	6969      	ldr	r1, [r5, #20]
 8002344:	430b      	orrs	r3, r1
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002346:	69e9      	ldr	r1, [r5, #28]
 8002348:	4313      	orrs	r3, r2
 800234a:	430b      	orrs	r3, r1
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800234c:	49b2      	ldr	r1, [pc, #712]	@ (8002618 <HAL_DMA_Init+0x4cc>)
 800234e:	4001      	ands	r1, r0
            hdma->Init.Mode                | hdma->Init.Priority;
 8002350:	6a28      	ldr	r0, [r5, #32]
 8002352:	4303      	orrs	r3, r0
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8002354:	48b1      	ldr	r0, [pc, #708]	@ (800261c <HAL_DMA_Init+0x4d0>)
    registerValue |=  hdma->Init.Direction           |
 8002356:	430b      	orrs	r3, r1
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002358:	6a69      	ldr	r1, [r5, #36]	@ 0x24
 800235a:	2904      	cmp	r1, #4
 800235c:	f000 8117 	beq.w	800258e <HAL_DMA_Init+0x442>
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8002360:	6806      	ldr	r6, [r0, #0]
 8002362:	48af      	ldr	r0, [pc, #700]	@ (8002620 <HAL_DMA_Init+0x4d4>)
 8002364:	4030      	ands	r0, r6
 8002366:	f1b0 5f00 	cmp.w	r0, #536870912	@ 0x20000000
 800236a:	f080 80d5 	bcs.w	8002518 <HAL_DMA_Init+0x3cc>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800236e:	6023      	str	r3, [r4, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8002370:	6963      	ldr	r3, [r4, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002372:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 8002376:	430b      	orrs	r3, r1
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8002378:	6163      	str	r3, [r4, #20]
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800237a:	4628      	mov	r0, r5
 800237c:	f7ff fdfe 	bl	8001f7c <DMA_CalcBaseAndBitshift>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002380:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
 8002382:	233f      	movs	r3, #63	@ 0x3f
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002384:	49a7      	ldr	r1, [pc, #668]	@ (8002624 <HAL_DMA_Init+0x4d8>)
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002386:	f002 021f 	and.w	r2, r2, #31
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800238a:	4fa7      	ldr	r7, [pc, #668]	@ (8002628 <HAL_DMA_Init+0x4dc>)
 800238c:	4ea7      	ldr	r6, [pc, #668]	@ (800262c <HAL_DMA_Init+0x4e0>)
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800238e:	4093      	lsls	r3, r2
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002390:	4aa7      	ldr	r2, [pc, #668]	@ (8002630 <HAL_DMA_Init+0x4e4>)
 8002392:	1be7      	subs	r7, r4, r7
 8002394:	1ba6      	subs	r6, r4, r6
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002396:	6083      	str	r3, [r0, #8]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002398:	eba4 0902 	sub.w	r9, r4, r2
 800239c:	4ba5      	ldr	r3, [pc, #660]	@ (8002634 <HAL_DMA_Init+0x4e8>)
 800239e:	3214      	adds	r2, #20
 80023a0:	fab9 f989 	clz	r9, r9
 80023a4:	48a4      	ldr	r0, [pc, #656]	@ (8002638 <HAL_DMA_Init+0x4ec>)
 80023a6:	eba4 0803 	sub.w	r8, r4, r3
 80023aa:	4ba4      	ldr	r3, [pc, #656]	@ (800263c <HAL_DMA_Init+0x4f0>)
 80023ac:	1aa2      	subs	r2, r4, r2
 80023ae:	ea4f 1959 	mov.w	r9, r9, lsr #5
 80023b2:	429c      	cmp	r4, r3
 80023b4:	bf18      	it	ne
 80023b6:	428c      	cmpne	r4, r1
 80023b8:	f103 0318 	add.w	r3, r3, #24
 80023bc:	fab2 f282 	clz	r2, r2
 80023c0:	fab8 f888 	clz	r8, r8
 80023c4:	bf0c      	ite	eq
 80023c6:	2101      	moveq	r1, #1
 80023c8:	2100      	movne	r1, #0
 80023ca:	0952      	lsrs	r2, r2, #5
 80023cc:	fab7 f787 	clz	r7, r7
 80023d0:	429c      	cmp	r4, r3
 80023d2:	bf08      	it	eq
 80023d4:	f041 0101 	orreq.w	r1, r1, #1
 80023d8:	3318      	adds	r3, #24
 80023da:	ea4f 1858 	mov.w	r8, r8, lsr #5
 80023de:	eba4 0b00 	sub.w	fp, r4, r0
 80023e2:	429c      	cmp	r4, r3
 80023e4:	bf08      	it	eq
 80023e6:	f041 0101 	orreq.w	r1, r1, #1
 80023ea:	3318      	adds	r3, #24
 80023ec:	097f      	lsrs	r7, r7, #5
 80023ee:	fab6 f686 	clz	r6, r6
 80023f2:	429c      	cmp	r4, r3
 80023f4:	bf08      	it	eq
 80023f6:	f041 0101 	orreq.w	r1, r1, #1
 80023fa:	3318      	adds	r3, #24
 80023fc:	3014      	adds	r0, #20
 80023fe:	0976      	lsrs	r6, r6, #5
 8002400:	429c      	cmp	r4, r3
 8002402:	bf08      	it	eq
 8002404:	f041 0101 	orreq.w	r1, r1, #1
 8002408:	3318      	adds	r3, #24
 800240a:	fabb fb8b 	clz	fp, fp
 800240e:	429c      	cmp	r4, r3
 8002410:	bf08      	it	eq
 8002412:	f041 0101 	orreq.w	r1, r1, #1
 8002416:	3318      	adds	r3, #24
 8002418:	ea4f 1b5b 	mov.w	fp, fp, lsr #5
 800241c:	429c      	cmp	r4, r3
 800241e:	bf08      	it	eq
 8002420:	f041 0101 	orreq.w	r1, r1, #1
 8002424:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8002428:	429c      	cmp	r4, r3
 800242a:	bf08      	it	eq
 800242c:	f041 0101 	orreq.w	r1, r1, #1
 8002430:	3318      	adds	r3, #24
 8002432:	429c      	cmp	r4, r3
 8002434:	bf08      	it	eq
 8002436:	f041 0101 	orreq.w	r1, r1, #1
 800243a:	3318      	adds	r3, #24
 800243c:	429c      	cmp	r4, r3
 800243e:	bf08      	it	eq
 8002440:	f041 0101 	orreq.w	r1, r1, #1
 8002444:	3318      	adds	r3, #24
 8002446:	429c      	cmp	r4, r3
 8002448:	bf08      	it	eq
 800244a:	f041 0101 	orreq.w	r1, r1, #1
 800244e:	3318      	adds	r3, #24
 8002450:	429c      	cmp	r4, r3
 8002452:	bf08      	it	eq
 8002454:	f041 0101 	orreq.w	r1, r1, #1
 8002458:	3318      	adds	r3, #24
 800245a:	429c      	cmp	r4, r3
 800245c:	bf08      	it	eq
 800245e:	f041 0101 	orreq.w	r1, r1, #1
 8002462:	3318      	adds	r3, #24
 8002464:	429c      	cmp	r4, r3
 8002466:	bf08      	it	eq
 8002468:	f041 0101 	orreq.w	r1, r1, #1
 800246c:	3318      	adds	r3, #24
 800246e:	429c      	cmp	r4, r3
 8002470:	bf08      	it	eq
 8002472:	f041 0101 	orreq.w	r1, r1, #1
 8002476:	4b72      	ldr	r3, [pc, #456]	@ (8002640 <HAL_DMA_Init+0x4f4>)
 8002478:	ea49 0101 	orr.w	r1, r9, r1
 800247c:	eba4 0a03 	sub.w	sl, r4, r3
 8002480:	1a23      	subs	r3, r4, r0
 8002482:	4311      	orrs	r1, r2
 8002484:	faba fa8a 	clz	sl, sl
 8002488:	fab3 f383 	clz	r3, r3
 800248c:	ea48 0101 	orr.w	r1, r8, r1
 8002490:	ea4f 1a5a 	mov.w	sl, sl, lsr #5
 8002494:	095b      	lsrs	r3, r3, #5
 8002496:	ea4a 0101 	orr.w	r1, sl, r1
 800249a:	9301      	str	r3, [sp, #4]
 800249c:	4339      	orrs	r1, r7
 800249e:	4331      	orrs	r1, r6
 80024a0:	ea5b 0101 	orrs.w	r1, fp, r1
 80024a4:	d100      	bne.n	80024a8 <HAL_DMA_Init+0x35c>
 80024a6:	b37b      	cbz	r3, 8002508 <HAL_DMA_Init+0x3bc>
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80024a8:	4628      	mov	r0, r5
 80024aa:	9200      	str	r2, [sp, #0]
 80024ac:	f7ff fde6 	bl	800207c <DMA_CalcDMAMUXChannelBaseAndMask>
    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80024b0:	68a9      	ldr	r1, [r5, #8]
 80024b2:	9a00      	ldr	r2, [sp, #0]
 80024b4:	2980      	cmp	r1, #128	@ 0x80
 80024b6:	d05e      	beq.n	8002576 <HAL_DMA_Init+0x42a>
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80024b8:	6868      	ldr	r0, [r5, #4]
 80024ba:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 80024bc:	b2c4      	uxtb	r4, r0
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80024be:	3801      	subs	r0, #1
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80024c0:	e9d5 c119 	ldrd	ip, r1, [r5, #100]	@ 0x64
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80024c4:	2807      	cmp	r0, #7
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80024c6:	601c      	str	r4, [r3, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80024c8:	f8cc 1004 	str.w	r1, [ip, #4]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80024cc:	d85a      	bhi.n	8002584 <HAL_DMA_Init+0x438>
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80024ce:	ea49 090a 	orr.w	r9, r9, sl
 80024d2:	9b01      	ldr	r3, [sp, #4]
  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80024d4:	1e60      	subs	r0, r4, #1
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80024d6:	ea48 0809 	orr.w	r8, r8, r9
 80024da:	ea47 0708 	orr.w	r7, r7, r8
 80024de:	433e      	orrs	r6, r7
 80024e0:	ea43 0a06 	orr.w	sl, r3, r6
 80024e4:	ea5b 0a0a 	orrs.w	sl, fp, sl
 80024e8:	d102      	bne.n	80024f0 <HAL_DMA_Init+0x3a4>
 80024ea:	2a00      	cmp	r2, #0
 80024ec:	f000 8085 	beq.w	80025fa <HAL_DMA_Init+0x4ae>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80024f0:	4a54      	ldr	r2, [pc, #336]	@ (8002644 <HAL_DMA_Init+0x4f8>)

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80024f2:	4955      	ldr	r1, [pc, #340]	@ (8002648 <HAL_DMA_Init+0x4fc>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80024f4:	4422      	add	r2, r4
 80024f6:	0092      	lsls	r2, r2, #2
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80024f8:	2301      	movs	r3, #1
 80024fa:	4083      	lsls	r3, r0
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80024fc:	2000      	movs	r0, #0
 80024fe:	e9c5 211b 	strd	r2, r1, [r5, #108]	@ 0x6c
    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8002502:	676b      	str	r3, [r5, #116]	@ 0x74
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8002504:	6010      	str	r0, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002506:	604b      	str	r3, [r1, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002508:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 800250a:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800250c:	6568      	str	r0, [r5, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_READY;
 800250e:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
}
 8002512:	b003      	add	sp, #12
 8002514:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8002518:	6868      	ldr	r0, [r5, #4]
 800251a:	f1a0 0629 	sub.w	r6, r0, #41	@ 0x29
 800251e:	2e1f      	cmp	r6, #31
 8002520:	d924      	bls.n	800256c <HAL_DMA_Init+0x420>
 8002522:	384f      	subs	r0, #79	@ 0x4f
 8002524:	2803      	cmp	r0, #3
 8002526:	d801      	bhi.n	800252c <HAL_DMA_Init+0x3e0>
        registerValue |= DMA_SxCR_TRBUFF;
 8002528:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800252c:	6023      	str	r3, [r4, #0]
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800252e:	2904      	cmp	r1, #4
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8002530:	6963      	ldr	r3, [r4, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002532:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 8002536:	ea43 0301 	orr.w	r3, r3, r1
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800253a:	f47f af1d 	bne.w	8002378 <HAL_DMA_Init+0x22c>
 800253e:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
      registerValue |= hdma->Init.FIFOThreshold;
 8002540:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 8002542:	430b      	orrs	r3, r1
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002544:	2800      	cmp	r0, #0
 8002546:	f43f af17 	beq.w	8002378 <HAL_DMA_Init+0x22c>
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800254a:	bb8a      	cbnz	r2, 80025b0 <HAL_DMA_Init+0x464>
    switch (hdma->Init.FIFOThreshold)
 800254c:	2901      	cmp	r1, #1
 800254e:	d04f      	beq.n	80025f0 <HAL_DMA_Init+0x4a4>
 8002550:	f031 0202 	bics.w	r2, r1, #2
 8002554:	f47f af10 	bne.w	8002378 <HAL_DMA_Init+0x22c>
 8002558:	e032      	b.n	80025c0 <HAL_DMA_Init+0x474>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800255a:	2220      	movs	r2, #32
        hdma->State = HAL_DMA_STATE_ERROR;
 800255c:	2303      	movs	r3, #3
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800255e:	656a      	str	r2, [r5, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_ERROR;
 8002560:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
    return HAL_ERROR;
 8002564:	2001      	movs	r0, #1
}
 8002566:	b003      	add	sp, #12
 8002568:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 800256c:	4837      	ldr	r0, [pc, #220]	@ (800264c <HAL_DMA_Init+0x500>)
 800256e:	40f0      	lsrs	r0, r6
 8002570:	07c0      	lsls	r0, r0, #31
 8002572:	d5db      	bpl.n	800252c <HAL_DMA_Init+0x3e0>
 8002574:	e7d8      	b.n	8002528 <HAL_DMA_Init+0x3dc>
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002576:	2300      	movs	r3, #0
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002578:	6ea9      	ldr	r1, [r5, #104]	@ 0x68
 800257a:	e9d5 0218 	ldrd	r0, r2, [r5, #96]	@ 0x60
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800257e:	606b      	str	r3, [r5, #4]
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002580:	6003      	str	r3, [r0, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002582:	6051      	str	r1, [r2, #4]
      hdma->DMAmuxRequestGen = 0U;
 8002584:	2300      	movs	r3, #0
 8002586:	e9c5 331b 	strd	r3, r3, [r5, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800258a:	676b      	str	r3, [r5, #116]	@ 0x74
 800258c:	e7bc      	b.n	8002508 <HAL_DMA_Init+0x3bc>
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 800258e:	6807      	ldr	r7, [r0, #0]
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002590:	e9d5 060b 	ldrd	r0, r6, [r5, #44]	@ 0x2c
 8002594:	4306      	orrs	r6, r0
 8002596:	4333      	orrs	r3, r6
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8002598:	4e21      	ldr	r6, [pc, #132]	@ (8002620 <HAL_DMA_Init+0x4d4>)
 800259a:	403e      	ands	r6, r7
 800259c:	f1b6 5f00 	cmp.w	r6, #536870912	@ 0x20000000
 80025a0:	d2ba      	bcs.n	8002518 <HAL_DMA_Init+0x3cc>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80025a2:	6023      	str	r3, [r4, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80025a4:	6963      	ldr	r3, [r4, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80025a6:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 80025aa:	f043 0304 	orr.w	r3, r3, #4
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80025ae:	e7c7      	b.n	8002540 <HAL_DMA_Init+0x3f4>
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80025b0:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 80025b4:	d00d      	beq.n	80025d2 <HAL_DMA_Init+0x486>
    switch (hdma->Init.FIFOThreshold)
 80025b6:	2902      	cmp	r1, #2
 80025b8:	d905      	bls.n	80025c6 <HAL_DMA_Init+0x47a>
 80025ba:	2903      	cmp	r1, #3
 80025bc:	f47f aedc 	bne.w	8002378 <HAL_DMA_Init+0x22c>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80025c0:	01c2      	lsls	r2, r0, #7
 80025c2:	f57f aed9 	bpl.w	8002378 <HAL_DMA_Init+0x22c>
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80025c6:	2240      	movs	r2, #64	@ 0x40
          hdma->State = HAL_DMA_STATE_READY;
 80025c8:	2301      	movs	r3, #1
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80025ca:	656a      	str	r2, [r5, #84]	@ 0x54
          hdma->State = HAL_DMA_STATE_READY;
 80025cc:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
          return HAL_ERROR;
 80025d0:	e7c8      	b.n	8002564 <HAL_DMA_Init+0x418>
    switch (hdma->Init.FIFOThreshold)
 80025d2:	2903      	cmp	r1, #3
 80025d4:	f63f aed0 	bhi.w	8002378 <HAL_DMA_Init+0x22c>
 80025d8:	a201      	add	r2, pc, #4	@ (adr r2, 80025e0 <HAL_DMA_Init+0x494>)
 80025da:	f852 f021 	ldr.w	pc, [r2, r1, lsl #2]
 80025de:	bf00      	nop
 80025e0:	080025c7 	.word	0x080025c7
 80025e4:	080025c1 	.word	0x080025c1
 80025e8:	080025c7 	.word	0x080025c7
 80025ec:	080025f1 	.word	0x080025f1
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80025f0:	f1b0 7fc0 	cmp.w	r0, #25165824	@ 0x1800000
 80025f4:	f47f aec0 	bne.w	8002378 <HAL_DMA_Init+0x22c>
 80025f8:	e7e5      	b.n	80025c6 <HAL_DMA_Init+0x47a>
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80025fa:	4a15      	ldr	r2, [pc, #84]	@ (8002650 <HAL_DMA_Init+0x504>)
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80025fc:	4915      	ldr	r1, [pc, #84]	@ (8002654 <HAL_DMA_Init+0x508>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80025fe:	4422      	add	r2, r4
 8002600:	0092      	lsls	r2, r2, #2
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002602:	e779      	b.n	80024f8 <HAL_DMA_Init+0x3ac>
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002604:	f04f 0e10 	mov.w	lr, #16
 8002608:	e641      	b.n	800228e <HAL_DMA_Init+0x142>
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800260a:	2240      	movs	r2, #64	@ 0x40
    hdma->State     = HAL_DMA_STATE_ERROR;
 800260c:	2303      	movs	r3, #3
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800260e:	656a      	str	r2, [r5, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8002610:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
    return HAL_ERROR;
 8002614:	e7a6      	b.n	8002564 <HAL_DMA_Init+0x418>
 8002616:	bf00      	nop
 8002618:	fe10803f 	.word	0xfe10803f
 800261c:	5c001000 	.word	0x5c001000
 8002620:	ffff0000 	.word	0xffff0000
 8002624:	40020010 	.word	0x40020010
 8002628:	58025458 	.word	0x58025458
 800262c:	5802546c 	.word	0x5802546c
 8002630:	58025408 	.word	0x58025408
 8002634:	58025430 	.word	0x58025430
 8002638:	58025480 	.word	0x58025480
 800263c:	40020028 	.word	0x40020028
 8002640:	58025444 	.word	0x58025444
 8002644:	1600963f 	.word	0x1600963f
 8002648:	58025940 	.word	0x58025940
 800264c:	c3c0003f 	.word	0xc3c0003f
 8002650:	1000823f 	.word	0x1000823f
 8002654:	40020940 	.word	0x40020940

08002658 <HAL_DMA_IRQHandler>:
{
 8002658:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __IO uint32_t count = 0U;
 800265c:	2200      	movs	r2, #0
  uint32_t timeout = SystemCoreClock / 9600U;
 800265e:	4b46      	ldr	r3, [pc, #280]	@ (8002778 <HAL_DMA_IRQHandler+0x120>)
{
 8002660:	b082      	sub	sp, #8
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002662:	6d84      	ldr	r4, [r0, #88]	@ 0x58
{
 8002664:	4606      	mov	r6, r0
  uint32_t timeout = SystemCoreClock / 9600U;
 8002666:	681d      	ldr	r5, [r3, #0]
  __IO uint32_t count = 0U;
 8002668:	9201      	str	r2, [sp, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800266a:	6803      	ldr	r3, [r0, #0]
 800266c:	4a43      	ldr	r2, [pc, #268]	@ (800277c <HAL_DMA_IRQHandler+0x124>)
 800266e:	4844      	ldr	r0, [pc, #272]	@ (8002780 <HAL_DMA_IRQHandler+0x128>)
  tmpisr_dma  = regs_dma->ISR;
 8002670:	6827      	ldr	r7, [r4, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8002672:	4293      	cmp	r3, r2
 8002674:	bf18      	it	ne
 8002676:	4283      	cmpne	r3, r0
  tmpisr_bdma = regs_bdma->ISR;
 8002678:	6821      	ldr	r1, [r4, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800267a:	bf0c      	ite	eq
 800267c:	2001      	moveq	r0, #1
 800267e:	2000      	movne	r0, #0
 8002680:	f000 8086 	beq.w	8002790 <HAL_DMA_IRQHandler+0x138>
 8002684:	3218      	adds	r2, #24
 8002686:	4293      	cmp	r3, r2
 8002688:	f000 827c 	beq.w	8002b84 <HAL_DMA_IRQHandler+0x52c>
 800268c:	3218      	adds	r2, #24
 800268e:	4293      	cmp	r3, r2
 8002690:	f000 8278 	beq.w	8002b84 <HAL_DMA_IRQHandler+0x52c>
 8002694:	3218      	adds	r2, #24
 8002696:	4293      	cmp	r3, r2
 8002698:	f000 8285 	beq.w	8002ba6 <HAL_DMA_IRQHandler+0x54e>
 800269c:	3218      	adds	r2, #24
 800269e:	4293      	cmp	r3, r2
 80026a0:	f000 8281 	beq.w	8002ba6 <HAL_DMA_IRQHandler+0x54e>
 80026a4:	3218      	adds	r2, #24
 80026a6:	4293      	cmp	r3, r2
 80026a8:	f000 827d 	beq.w	8002ba6 <HAL_DMA_IRQHandler+0x54e>
 80026ac:	3218      	adds	r2, #24
 80026ae:	4293      	cmp	r3, r2
 80026b0:	f000 8279 	beq.w	8002ba6 <HAL_DMA_IRQHandler+0x54e>
 80026b4:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 80026b8:	4293      	cmp	r3, r2
 80026ba:	f000 8274 	beq.w	8002ba6 <HAL_DMA_IRQHandler+0x54e>
 80026be:	3218      	adds	r2, #24
 80026c0:	4293      	cmp	r3, r2
 80026c2:	f000 8270 	beq.w	8002ba6 <HAL_DMA_IRQHandler+0x54e>
 80026c6:	3218      	adds	r2, #24
 80026c8:	4293      	cmp	r3, r2
 80026ca:	f000 826c 	beq.w	8002ba6 <HAL_DMA_IRQHandler+0x54e>
 80026ce:	3218      	adds	r2, #24
 80026d0:	4293      	cmp	r3, r2
 80026d2:	f000 8268 	beq.w	8002ba6 <HAL_DMA_IRQHandler+0x54e>
 80026d6:	3218      	adds	r2, #24
 80026d8:	4293      	cmp	r3, r2
 80026da:	f000 8264 	beq.w	8002ba6 <HAL_DMA_IRQHandler+0x54e>
 80026de:	3218      	adds	r2, #24
 80026e0:	4293      	cmp	r3, r2
 80026e2:	f000 8260 	beq.w	8002ba6 <HAL_DMA_IRQHandler+0x54e>
 80026e6:	3218      	adds	r2, #24
 80026e8:	4293      	cmp	r3, r2
 80026ea:	f000 825c 	beq.w	8002ba6 <HAL_DMA_IRQHandler+0x54e>
 80026ee:	3218      	adds	r2, #24
 80026f0:	4293      	cmp	r3, r2
 80026f2:	f000 8258 	beq.w	8002ba6 <HAL_DMA_IRQHandler+0x54e>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80026f6:	4a23      	ldr	r2, [pc, #140]	@ (8002784 <HAL_DMA_IRQHandler+0x12c>)
 80026f8:	4823      	ldr	r0, [pc, #140]	@ (8002788 <HAL_DMA_IRQHandler+0x130>)
 80026fa:	4283      	cmp	r3, r0
 80026fc:	bf18      	it	ne
 80026fe:	4293      	cmpne	r3, r2
 8002700:	f100 0014 	add.w	r0, r0, #20
 8002704:	bf0c      	ite	eq
 8002706:	2201      	moveq	r2, #1
 8002708:	2200      	movne	r2, #0
 800270a:	4283      	cmp	r3, r0
 800270c:	bf08      	it	eq
 800270e:	f042 0201 	orreq.w	r2, r2, #1
 8002712:	3014      	adds	r0, #20
 8002714:	4283      	cmp	r3, r0
 8002716:	bf08      	it	eq
 8002718:	f042 0201 	orreq.w	r2, r2, #1
 800271c:	3014      	adds	r0, #20
 800271e:	4283      	cmp	r3, r0
 8002720:	bf08      	it	eq
 8002722:	f042 0201 	orreq.w	r2, r2, #1
 8002726:	3014      	adds	r0, #20
 8002728:	4283      	cmp	r3, r0
 800272a:	bf08      	it	eq
 800272c:	f042 0201 	orreq.w	r2, r2, #1
 8002730:	3014      	adds	r0, #20
 8002732:	4283      	cmp	r3, r0
 8002734:	bf08      	it	eq
 8002736:	f042 0201 	orreq.w	r2, r2, #1
 800273a:	b912      	cbnz	r2, 8002742 <HAL_DMA_IRQHandler+0xea>
 800273c:	4a13      	ldr	r2, [pc, #76]	@ (800278c <HAL_DMA_IRQHandler+0x134>)
 800273e:	4293      	cmp	r3, r2
 8002740:	d116      	bne.n	8002770 <HAL_DMA_IRQHandler+0x118>
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8002742:	6df0      	ldr	r0, [r6, #92]	@ 0x5c
 8002744:	2504      	movs	r5, #4
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8002746:	681a      	ldr	r2, [r3, #0]
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8002748:	f000 001f 	and.w	r0, r0, #31
 800274c:	4085      	lsls	r5, r0
 800274e:	420d      	tst	r5, r1
 8002750:	f000 8283 	beq.w	8002c5a <HAL_DMA_IRQHandler+0x602>
 8002754:	0757      	lsls	r7, r2, #29
 8002756:	f140 8280 	bpl.w	8002c5a <HAL_DMA_IRQHandler+0x602>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800275a:	0410      	lsls	r0, r2, #16
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800275c:	6065      	str	r5, [r4, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800275e:	f140 82af 	bpl.w	8002cc0 <HAL_DMA_IRQHandler+0x668>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002762:	03d1      	lsls	r1, r2, #15
 8002764:	f100 82b2 	bmi.w	8002ccc <HAL_DMA_IRQHandler+0x674>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002768:	6cb3      	ldr	r3, [r6, #72]	@ 0x48
 800276a:	2b00      	cmp	r3, #0
 800276c:	f040 81f4 	bne.w	8002b58 <HAL_DMA_IRQHandler+0x500>
}
 8002770:	b002      	add	sp, #8
 8002772:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002776:	bf00      	nop
 8002778:	24000004 	.word	0x24000004
 800277c:	40020028 	.word	0x40020028
 8002780:	40020010 	.word	0x40020010
 8002784:	58025408 	.word	0x58025408
 8002788:	5802541c 	.word	0x5802541c
 800278c:	58025494 	.word	0x58025494
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002790:	f8d6 e05c 	ldr.w	lr, [r6, #92]	@ 0x5c
 8002794:	f04f 0c08 	mov.w	ip, #8
 8002798:	f00e 021f 	and.w	r2, lr, #31
 800279c:	fa0c f102 	lsl.w	r1, ip, r2
 80027a0:	420f      	tst	r7, r1
 80027a2:	f000 81de 	beq.w	8002b62 <HAL_DMA_IRQHandler+0x50a>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80027a6:	f8d3 c000 	ldr.w	ip, [r3]
 80027aa:	f01c 0f04 	tst.w	ip, #4
 80027ae:	d00a      	beq.n	80027c6 <HAL_DMA_IRQHandler+0x16e>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80027b0:	f8d3 c000 	ldr.w	ip, [r3]
 80027b4:	f02c 0c04 	bic.w	ip, ip, #4
 80027b8:	f8c3 c000 	str.w	ip, [r3]
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80027bc:	60a1      	str	r1, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80027be:	6d71      	ldr	r1, [r6, #84]	@ 0x54
 80027c0:	f041 0101 	orr.w	r1, r1, #1
 80027c4:	6571      	str	r1, [r6, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80027c6:	fa27 f102 	lsr.w	r1, r7, r2
 80027ca:	07c9      	lsls	r1, r1, #31
 80027cc:	d55b      	bpl.n	8002886 <HAL_DMA_IRQHandler+0x22e>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80027ce:	2800      	cmp	r0, #0
 80027d0:	d14f      	bne.n	8002872 <HAL_DMA_IRQHandler+0x21a>
 80027d2:	49a2      	ldr	r1, [pc, #648]	@ (8002a5c <HAL_DMA_IRQHandler+0x404>)
 80027d4:	f8df c298 	ldr.w	ip, [pc, #664]	@ 8002a70 <HAL_DMA_IRQHandler+0x418>
 80027d8:	4563      	cmp	r3, ip
 80027da:	bf18      	it	ne
 80027dc:	428b      	cmpne	r3, r1
 80027de:	f10c 0c18 	add.w	ip, ip, #24
 80027e2:	bf0c      	ite	eq
 80027e4:	2101      	moveq	r1, #1
 80027e6:	2100      	movne	r1, #0
 80027e8:	4563      	cmp	r3, ip
 80027ea:	bf08      	it	eq
 80027ec:	f041 0101 	orreq.w	r1, r1, #1
 80027f0:	f10c 0c18 	add.w	ip, ip, #24
 80027f4:	4563      	cmp	r3, ip
 80027f6:	bf08      	it	eq
 80027f8:	f041 0101 	orreq.w	r1, r1, #1
 80027fc:	f10c 0c18 	add.w	ip, ip, #24
 8002800:	4563      	cmp	r3, ip
 8002802:	bf08      	it	eq
 8002804:	f041 0101 	orreq.w	r1, r1, #1
 8002808:	f10c 0c18 	add.w	ip, ip, #24
 800280c:	4563      	cmp	r3, ip
 800280e:	bf08      	it	eq
 8002810:	f041 0101 	orreq.w	r1, r1, #1
 8002814:	f50c 7c56 	add.w	ip, ip, #856	@ 0x358
 8002818:	4563      	cmp	r3, ip
 800281a:	bf08      	it	eq
 800281c:	f041 0101 	orreq.w	r1, r1, #1
 8002820:	f10c 0c18 	add.w	ip, ip, #24
 8002824:	4563      	cmp	r3, ip
 8002826:	bf08      	it	eq
 8002828:	f041 0101 	orreq.w	r1, r1, #1
 800282c:	f10c 0c18 	add.w	ip, ip, #24
 8002830:	4563      	cmp	r3, ip
 8002832:	bf08      	it	eq
 8002834:	f041 0101 	orreq.w	r1, r1, #1
 8002838:	f10c 0c18 	add.w	ip, ip, #24
 800283c:	4563      	cmp	r3, ip
 800283e:	bf08      	it	eq
 8002840:	f041 0101 	orreq.w	r1, r1, #1
 8002844:	f10c 0c18 	add.w	ip, ip, #24
 8002848:	4563      	cmp	r3, ip
 800284a:	bf08      	it	eq
 800284c:	f041 0101 	orreq.w	r1, r1, #1
 8002850:	f10c 0c18 	add.w	ip, ip, #24
 8002854:	4563      	cmp	r3, ip
 8002856:	bf08      	it	eq
 8002858:	f041 0101 	orreq.w	r1, r1, #1
 800285c:	f10c 0c18 	add.w	ip, ip, #24
 8002860:	4563      	cmp	r3, ip
 8002862:	bf08      	it	eq
 8002864:	f041 0101 	orreq.w	r1, r1, #1
 8002868:	b919      	cbnz	r1, 8002872 <HAL_DMA_IRQHandler+0x21a>
 800286a:	497d      	ldr	r1, [pc, #500]	@ (8002a60 <HAL_DMA_IRQHandler+0x408>)
 800286c:	428b      	cmp	r3, r1
 800286e:	f040 81e3 	bne.w	8002c38 <HAL_DMA_IRQHandler+0x5e0>
 8002872:	6959      	ldr	r1, [r3, #20]
 8002874:	0609      	lsls	r1, r1, #24
 8002876:	d506      	bpl.n	8002886 <HAL_DMA_IRQHandler+0x22e>
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002878:	2101      	movs	r1, #1
 800287a:	4091      	lsls	r1, r2
 800287c:	60a1      	str	r1, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800287e:	6d71      	ldr	r1, [r6, #84]	@ 0x54
 8002880:	f041 0102 	orr.w	r1, r1, #2
 8002884:	6571      	str	r1, [r6, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002886:	2104      	movs	r1, #4
 8002888:	4091      	lsls	r1, r2
 800288a:	4239      	tst	r1, r7
 800288c:	d05f      	beq.n	800294e <HAL_DMA_IRQHandler+0x2f6>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800288e:	f8df c1cc 	ldr.w	ip, [pc, #460]	@ 8002a5c <HAL_DMA_IRQHandler+0x404>
 8002892:	4563      	cmp	r3, ip
 8002894:	d051      	beq.n	800293a <HAL_DMA_IRQHandler+0x2e2>
 8002896:	2800      	cmp	r0, #0
 8002898:	d14f      	bne.n	800293a <HAL_DMA_IRQHandler+0x2e2>
 800289a:	f10c 0c30 	add.w	ip, ip, #48	@ 0x30
 800289e:	f8df 81d0 	ldr.w	r8, [pc, #464]	@ 8002a70 <HAL_DMA_IRQHandler+0x418>
 80028a2:	4543      	cmp	r3, r8
 80028a4:	bf18      	it	ne
 80028a6:	4563      	cmpne	r3, ip
 80028a8:	f108 0830 	add.w	r8, r8, #48	@ 0x30
 80028ac:	bf0c      	ite	eq
 80028ae:	f04f 0c01 	moveq.w	ip, #1
 80028b2:	f04f 0c00 	movne.w	ip, #0
 80028b6:	4543      	cmp	r3, r8
 80028b8:	bf08      	it	eq
 80028ba:	f04c 0c01 	orreq.w	ip, ip, #1
 80028be:	f108 0818 	add.w	r8, r8, #24
 80028c2:	4543      	cmp	r3, r8
 80028c4:	bf08      	it	eq
 80028c6:	f04c 0c01 	orreq.w	ip, ip, #1
 80028ca:	f108 0818 	add.w	r8, r8, #24
 80028ce:	4543      	cmp	r3, r8
 80028d0:	bf08      	it	eq
 80028d2:	f04c 0c01 	orreq.w	ip, ip, #1
 80028d6:	f508 7856 	add.w	r8, r8, #856	@ 0x358
 80028da:	4543      	cmp	r3, r8
 80028dc:	bf08      	it	eq
 80028de:	f04c 0c01 	orreq.w	ip, ip, #1
 80028e2:	f108 0818 	add.w	r8, r8, #24
 80028e6:	4543      	cmp	r3, r8
 80028e8:	bf08      	it	eq
 80028ea:	f04c 0c01 	orreq.w	ip, ip, #1
 80028ee:	f108 0818 	add.w	r8, r8, #24
 80028f2:	4543      	cmp	r3, r8
 80028f4:	bf08      	it	eq
 80028f6:	f04c 0c01 	orreq.w	ip, ip, #1
 80028fa:	f108 0818 	add.w	r8, r8, #24
 80028fe:	4543      	cmp	r3, r8
 8002900:	bf08      	it	eq
 8002902:	f04c 0c01 	orreq.w	ip, ip, #1
 8002906:	f108 0818 	add.w	r8, r8, #24
 800290a:	4543      	cmp	r3, r8
 800290c:	bf08      	it	eq
 800290e:	f04c 0c01 	orreq.w	ip, ip, #1
 8002912:	f108 0818 	add.w	r8, r8, #24
 8002916:	4543      	cmp	r3, r8
 8002918:	bf08      	it	eq
 800291a:	f04c 0c01 	orreq.w	ip, ip, #1
 800291e:	f108 0818 	add.w	r8, r8, #24
 8002922:	4543      	cmp	r3, r8
 8002924:	bf08      	it	eq
 8002926:	f04c 0c01 	orreq.w	ip, ip, #1
 800292a:	f1bc 0f00 	cmp.w	ip, #0
 800292e:	d104      	bne.n	800293a <HAL_DMA_IRQHandler+0x2e2>
 8002930:	f8df c12c 	ldr.w	ip, [pc, #300]	@ 8002a60 <HAL_DMA_IRQHandler+0x408>
 8002934:	4563      	cmp	r3, ip
 8002936:	f040 8185 	bne.w	8002c44 <HAL_DMA_IRQHandler+0x5ec>
 800293a:	f8d3 c000 	ldr.w	ip, [r3]
 800293e:	f01c 0f02 	tst.w	ip, #2
 8002942:	d004      	beq.n	800294e <HAL_DMA_IRQHandler+0x2f6>
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002944:	60a1      	str	r1, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002946:	6d71      	ldr	r1, [r6, #84]	@ 0x54
 8002948:	f041 0104 	orr.w	r1, r1, #4
 800294c:	6571      	str	r1, [r6, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800294e:	2110      	movs	r1, #16
 8002950:	fa01 f202 	lsl.w	r2, r1, r2
 8002954:	423a      	tst	r2, r7
 8002956:	d05b      	beq.n	8002a10 <HAL_DMA_IRQHandler+0x3b8>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8002958:	4940      	ldr	r1, [pc, #256]	@ (8002a5c <HAL_DMA_IRQHandler+0x404>)
 800295a:	428b      	cmp	r3, r1
 800295c:	d042      	beq.n	80029e4 <HAL_DMA_IRQHandler+0x38c>
 800295e:	2800      	cmp	r0, #0
 8002960:	d140      	bne.n	80029e4 <HAL_DMA_IRQHandler+0x38c>
 8002962:	3118      	adds	r1, #24
 8002964:	483f      	ldr	r0, [pc, #252]	@ (8002a64 <HAL_DMA_IRQHandler+0x40c>)
 8002966:	4283      	cmp	r3, r0
 8002968:	bf18      	it	ne
 800296a:	428b      	cmpne	r3, r1
 800296c:	f100 0018 	add.w	r0, r0, #24
 8002970:	bf0c      	ite	eq
 8002972:	2101      	moveq	r1, #1
 8002974:	2100      	movne	r1, #0
 8002976:	4283      	cmp	r3, r0
 8002978:	bf08      	it	eq
 800297a:	f041 0101 	orreq.w	r1, r1, #1
 800297e:	3018      	adds	r0, #24
 8002980:	4283      	cmp	r3, r0
 8002982:	bf08      	it	eq
 8002984:	f041 0101 	orreq.w	r1, r1, #1
 8002988:	3018      	adds	r0, #24
 800298a:	4283      	cmp	r3, r0
 800298c:	bf08      	it	eq
 800298e:	f041 0101 	orreq.w	r1, r1, #1
 8002992:	f500 7056 	add.w	r0, r0, #856	@ 0x358
 8002996:	4283      	cmp	r3, r0
 8002998:	bf08      	it	eq
 800299a:	f041 0101 	orreq.w	r1, r1, #1
 800299e:	3018      	adds	r0, #24
 80029a0:	4283      	cmp	r3, r0
 80029a2:	bf08      	it	eq
 80029a4:	f041 0101 	orreq.w	r1, r1, #1
 80029a8:	3018      	adds	r0, #24
 80029aa:	4283      	cmp	r3, r0
 80029ac:	bf08      	it	eq
 80029ae:	f041 0101 	orreq.w	r1, r1, #1
 80029b2:	3018      	adds	r0, #24
 80029b4:	4283      	cmp	r3, r0
 80029b6:	bf08      	it	eq
 80029b8:	f041 0101 	orreq.w	r1, r1, #1
 80029bc:	3018      	adds	r0, #24
 80029be:	4283      	cmp	r3, r0
 80029c0:	bf08      	it	eq
 80029c2:	f041 0101 	orreq.w	r1, r1, #1
 80029c6:	3018      	adds	r0, #24
 80029c8:	4283      	cmp	r3, r0
 80029ca:	bf08      	it	eq
 80029cc:	f041 0101 	orreq.w	r1, r1, #1
 80029d0:	3018      	adds	r0, #24
 80029d2:	4283      	cmp	r3, r0
 80029d4:	bf08      	it	eq
 80029d6:	f041 0101 	orreq.w	r1, r1, #1
 80029da:	b919      	cbnz	r1, 80029e4 <HAL_DMA_IRQHandler+0x38c>
 80029dc:	4920      	ldr	r1, [pc, #128]	@ (8002a60 <HAL_DMA_IRQHandler+0x408>)
 80029de:	428b      	cmp	r3, r1
 80029e0:	f040 8137 	bne.w	8002c52 <HAL_DMA_IRQHandler+0x5fa>
 80029e4:	6819      	ldr	r1, [r3, #0]
 80029e6:	f3c1 01c0 	ubfx	r1, r1, #3, #1
 80029ea:	b189      	cbz	r1, 8002a10 <HAL_DMA_IRQHandler+0x3b8>
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80029ec:	60a2      	str	r2, [r4, #8]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80029ee:	681a      	ldr	r2, [r3, #0]
 80029f0:	0350      	lsls	r0, r2, #13
 80029f2:	f100 80e7 	bmi.w	8002bc4 <HAL_DMA_IRQHandler+0x56c>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80029f6:	681a      	ldr	r2, [r3, #0]
 80029f8:	05d2      	lsls	r2, r2, #23
 80029fa:	d403      	bmi.n	8002a04 <HAL_DMA_IRQHandler+0x3ac>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80029fc:	681a      	ldr	r2, [r3, #0]
 80029fe:	f022 0208 	bic.w	r2, r2, #8
 8002a02:	601a      	str	r2, [r3, #0]
          if(hdma->XferHalfCpltCallback != NULL)
 8002a04:	6c33      	ldr	r3, [r6, #64]	@ 0x40
 8002a06:	b11b      	cbz	r3, 8002a10 <HAL_DMA_IRQHandler+0x3b8>
            hdma->XferHalfCpltCallback(hdma);
 8002a08:	4630      	mov	r0, r6
 8002a0a:	4798      	blx	r3
 8002a0c:	f8d6 e05c 	ldr.w	lr, [r6, #92]	@ 0x5c
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002a10:	f00e 011f 	and.w	r1, lr, #31
 8002a14:	2020      	movs	r0, #32
 8002a16:	4088      	lsls	r0, r1
 8002a18:	4238      	tst	r0, r7
 8002a1a:	d073      	beq.n	8002b04 <HAL_DMA_IRQHandler+0x4ac>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8002a1c:	6832      	ldr	r2, [r6, #0]
 8002a1e:	4b12      	ldr	r3, [pc, #72]	@ (8002a68 <HAL_DMA_IRQHandler+0x410>)
 8002a20:	4f12      	ldr	r7, [pc, #72]	@ (8002a6c <HAL_DMA_IRQHandler+0x414>)
 8002a22:	42ba      	cmp	r2, r7
 8002a24:	bf18      	it	ne
 8002a26:	429a      	cmpne	r2, r3
 8002a28:	f107 0718 	add.w	r7, r7, #24
 8002a2c:	bf0c      	ite	eq
 8002a2e:	2301      	moveq	r3, #1
 8002a30:	2300      	movne	r3, #0
 8002a32:	42ba      	cmp	r2, r7
 8002a34:	bf08      	it	eq
 8002a36:	f043 0301 	orreq.w	r3, r3, #1
 8002a3a:	3718      	adds	r7, #24
 8002a3c:	42ba      	cmp	r2, r7
 8002a3e:	bf08      	it	eq
 8002a40:	f043 0301 	orreq.w	r3, r3, #1
 8002a44:	3718      	adds	r7, #24
 8002a46:	42ba      	cmp	r2, r7
 8002a48:	bf08      	it	eq
 8002a4a:	f043 0301 	orreq.w	r3, r3, #1
 8002a4e:	3718      	adds	r7, #24
 8002a50:	42ba      	cmp	r2, r7
 8002a52:	bf08      	it	eq
 8002a54:	f043 0301 	orreq.w	r3, r3, #1
 8002a58:	3718      	adds	r7, #24
 8002a5a:	e00b      	b.n	8002a74 <HAL_DMA_IRQHandler+0x41c>
 8002a5c:	40020040 	.word	0x40020040
 8002a60:	400204b8 	.word	0x400204b8
 8002a64:	40020070 	.word	0x40020070
 8002a68:	40020010 	.word	0x40020010
 8002a6c:	40020028 	.word	0x40020028
 8002a70:	40020058 	.word	0x40020058
 8002a74:	42ba      	cmp	r2, r7
 8002a76:	bf08      	it	eq
 8002a78:	f043 0301 	orreq.w	r3, r3, #1
 8002a7c:	3718      	adds	r7, #24
 8002a7e:	42ba      	cmp	r2, r7
 8002a80:	bf08      	it	eq
 8002a82:	f043 0301 	orreq.w	r3, r3, #1
 8002a86:	f507 7756 	add.w	r7, r7, #856	@ 0x358
 8002a8a:	42ba      	cmp	r2, r7
 8002a8c:	bf08      	it	eq
 8002a8e:	f043 0301 	orreq.w	r3, r3, #1
 8002a92:	3718      	adds	r7, #24
 8002a94:	42ba      	cmp	r2, r7
 8002a96:	bf08      	it	eq
 8002a98:	f043 0301 	orreq.w	r3, r3, #1
 8002a9c:	3718      	adds	r7, #24
 8002a9e:	42ba      	cmp	r2, r7
 8002aa0:	bf08      	it	eq
 8002aa2:	f043 0301 	orreq.w	r3, r3, #1
 8002aa6:	3718      	adds	r7, #24
 8002aa8:	42ba      	cmp	r2, r7
 8002aaa:	bf08      	it	eq
 8002aac:	f043 0301 	orreq.w	r3, r3, #1
 8002ab0:	3718      	adds	r7, #24
 8002ab2:	42ba      	cmp	r2, r7
 8002ab4:	bf08      	it	eq
 8002ab6:	f043 0301 	orreq.w	r3, r3, #1
 8002aba:	3718      	adds	r7, #24
 8002abc:	42ba      	cmp	r2, r7
 8002abe:	bf08      	it	eq
 8002ac0:	f043 0301 	orreq.w	r3, r3, #1
 8002ac4:	3718      	adds	r7, #24
 8002ac6:	42ba      	cmp	r2, r7
 8002ac8:	bf08      	it	eq
 8002aca:	f043 0301 	orreq.w	r3, r3, #1
 8002ace:	b91b      	cbnz	r3, 8002ad8 <HAL_DMA_IRQHandler+0x480>
 8002ad0:	4b89      	ldr	r3, [pc, #548]	@ (8002cf8 <HAL_DMA_IRQHandler+0x6a0>)
 8002ad2:	429a      	cmp	r2, r3
 8002ad4:	f040 80d1 	bne.w	8002c7a <HAL_DMA_IRQHandler+0x622>
 8002ad8:	6813      	ldr	r3, [r2, #0]
 8002ada:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8002ade:	b18b      	cbz	r3, 8002b04 <HAL_DMA_IRQHandler+0x4ac>
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002ae0:	60a0      	str	r0, [r4, #8]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8002ae2:	f896 3035 	ldrb.w	r3, [r6, #53]	@ 0x35
 8002ae6:	2b04      	cmp	r3, #4
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002ae8:	6813      	ldr	r3, [r2, #0]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8002aea:	d074      	beq.n	8002bd6 <HAL_DMA_IRQHandler+0x57e>
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8002aec:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002af0:	6813      	ldr	r3, [r2, #0]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8002af2:	f000 808a 	beq.w	8002c0a <HAL_DMA_IRQHandler+0x5b2>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002af6:	031f      	lsls	r7, r3, #12
 8002af8:	f140 8095 	bpl.w	8002c26 <HAL_DMA_IRQHandler+0x5ce>
          if(hdma->XferCpltCallback != NULL)
 8002afc:	6bf3      	ldr	r3, [r6, #60]	@ 0x3c
 8002afe:	b10b      	cbz	r3, 8002b04 <HAL_DMA_IRQHandler+0x4ac>
            hdma->XferCpltCallback(hdma);
 8002b00:	4630      	mov	r0, r6
 8002b02:	4798      	blx	r3
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002b04:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	f43f ae32 	beq.w	8002770 <HAL_DMA_IRQHandler+0x118>
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8002b0c:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 8002b0e:	07dc      	lsls	r4, r3, #31
 8002b10:	d51e      	bpl.n	8002b50 <HAL_DMA_IRQHandler+0x4f8>
        __HAL_DMA_DISABLE(hdma);
 8002b12:	6832      	ldr	r2, [r6, #0]
        hdma->State = HAL_DMA_STATE_ABORT;
 8002b14:	2104      	movs	r1, #4
 8002b16:	f886 1035 	strb.w	r1, [r6, #53]	@ 0x35
  uint32_t timeout = SystemCoreClock / 9600U;
 8002b1a:	4978      	ldr	r1, [pc, #480]	@ (8002cfc <HAL_DMA_IRQHandler+0x6a4>)
        __HAL_DMA_DISABLE(hdma);
 8002b1c:	6813      	ldr	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002b1e:	fba1 5105 	umull	r5, r1, r1, r5
        __HAL_DMA_DISABLE(hdma);
 8002b22:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 8002b26:	0a89      	lsrs	r1, r1, #10
        __HAL_DMA_DISABLE(hdma);
 8002b28:	6013      	str	r3, [r2, #0]
 8002b2a:	e002      	b.n	8002b32 <HAL_DMA_IRQHandler+0x4da>
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8002b2c:	6813      	ldr	r3, [r2, #0]
 8002b2e:	07d8      	lsls	r0, r3, #31
 8002b30:	d504      	bpl.n	8002b3c <HAL_DMA_IRQHandler+0x4e4>
          if (++count > timeout)
 8002b32:	9b01      	ldr	r3, [sp, #4]
 8002b34:	3301      	adds	r3, #1
 8002b36:	428b      	cmp	r3, r1
 8002b38:	9301      	str	r3, [sp, #4]
 8002b3a:	d9f7      	bls.n	8002b2c <HAL_DMA_IRQHandler+0x4d4>
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002b3c:	6813      	ldr	r3, [r2, #0]
 8002b3e:	07db      	lsls	r3, r3, #31
          hdma->State = HAL_DMA_STATE_ERROR;
 8002b40:	bf4c      	ite	mi
 8002b42:	2303      	movmi	r3, #3
          hdma->State = HAL_DMA_STATE_READY;
 8002b44:	2301      	movpl	r3, #1
 8002b46:	f886 3035 	strb.w	r3, [r6, #53]	@ 0x35
        __HAL_UNLOCK(hdma);
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	f886 3034 	strb.w	r3, [r6, #52]	@ 0x34
      if(hdma->XferErrorCallback != NULL)
 8002b50:	6cf3      	ldr	r3, [r6, #76]	@ 0x4c
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	f43f ae0c 	beq.w	8002770 <HAL_DMA_IRQHandler+0x118>
          hdma->XferCpltCallback(hdma);
 8002b58:	4630      	mov	r0, r6
}
 8002b5a:	b002      	add	sp, #8
 8002b5c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
          hdma->XferCpltCallback(hdma);
 8002b60:	4718      	bx	r3
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002b62:	fa27 f102 	lsr.w	r1, r7, r2
 8002b66:	07c9      	lsls	r1, r1, #31
 8002b68:	f53f ae83 	bmi.w	8002872 <HAL_DMA_IRQHandler+0x21a>
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002b6c:	2104      	movs	r1, #4
 8002b6e:	4091      	lsls	r1, r2
 8002b70:	420f      	tst	r7, r1
 8002b72:	f47f aee2 	bne.w	800293a <HAL_DMA_IRQHandler+0x2e2>
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002b76:	2110      	movs	r1, #16
 8002b78:	fa01 f202 	lsl.w	r2, r1, r2
 8002b7c:	4217      	tst	r7, r2
 8002b7e:	f47f af31 	bne.w	80029e4 <HAL_DMA_IRQHandler+0x38c>
 8002b82:	e745      	b.n	8002a10 <HAL_DMA_IRQHandler+0x3b8>
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002b84:	f8d6 e05c 	ldr.w	lr, [r6, #92]	@ 0x5c
 8002b88:	f04f 0c08 	mov.w	ip, #8
 8002b8c:	f00e 021f 	and.w	r2, lr, #31
 8002b90:	fa0c f102 	lsl.w	r1, ip, r2
 8002b94:	420f      	tst	r7, r1
 8002b96:	f47f ae06 	bne.w	80027a6 <HAL_DMA_IRQHandler+0x14e>
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002b9a:	fa27 f102 	lsr.w	r1, r7, r2
 8002b9e:	07c9      	lsls	r1, r1, #31
 8002ba0:	f53f ae67 	bmi.w	8002872 <HAL_DMA_IRQHandler+0x21a>
 8002ba4:	e66f      	b.n	8002886 <HAL_DMA_IRQHandler+0x22e>
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002ba6:	f8d6 e05c 	ldr.w	lr, [r6, #92]	@ 0x5c
 8002baa:	2108      	movs	r1, #8
 8002bac:	f00e 021f 	and.w	r2, lr, #31
 8002bb0:	4091      	lsls	r1, r2
 8002bb2:	420f      	tst	r7, r1
 8002bb4:	f47f adf7 	bne.w	80027a6 <HAL_DMA_IRQHandler+0x14e>
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002bb8:	fa27 f102 	lsr.w	r1, r7, r2
 8002bbc:	07c9      	lsls	r1, r1, #31
 8002bbe:	f53f ae58 	bmi.w	8002872 <HAL_DMA_IRQHandler+0x21a>
 8002bc2:	e660      	b.n	8002886 <HAL_DMA_IRQHandler+0x22e>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	0319      	lsls	r1, r3, #12
 8002bc8:	f57f af1c 	bpl.w	8002a04 <HAL_DMA_IRQHandler+0x3ac>
            if(hdma->XferM1HalfCpltCallback != NULL)
 8002bcc:	6cb3      	ldr	r3, [r6, #72]	@ 0x48
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	f47f af1a 	bne.w	8002a08 <HAL_DMA_IRQHandler+0x3b0>
 8002bd4:	e71c      	b.n	8002a10 <HAL_DMA_IRQHandler+0x3b8>
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002bd6:	f023 0316 	bic.w	r3, r3, #22
 8002bda:	6013      	str	r3, [r2, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8002bdc:	6953      	ldr	r3, [r2, #20]
 8002bde:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002be2:	6153      	str	r3, [r2, #20]
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002be4:	6c33      	ldr	r3, [r6, #64]	@ 0x40
 8002be6:	b31b      	cbz	r3, 8002c30 <HAL_DMA_IRQHandler+0x5d8>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8002be8:	6813      	ldr	r3, [r2, #0]
 8002bea:	f023 0308 	bic.w	r3, r3, #8
 8002bee:	6013      	str	r3, [r2, #0]
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002bf0:	233f      	movs	r3, #63	@ 0x3f
          hdma->State = HAL_DMA_STATE_READY;
 8002bf2:	2001      	movs	r0, #1
          __HAL_UNLOCK(hdma);
 8002bf4:	2200      	movs	r2, #0
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002bf6:	408b      	lsls	r3, r1
 8002bf8:	60a3      	str	r3, [r4, #8]
          if(hdma->XferAbortCallback != NULL)
 8002bfa:	6d33      	ldr	r3, [r6, #80]	@ 0x50
          hdma->State = HAL_DMA_STATE_READY;
 8002bfc:	f886 0035 	strb.w	r0, [r6, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 8002c00:	f886 2034 	strb.w	r2, [r6, #52]	@ 0x34
          if(hdma->XferAbortCallback != NULL)
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d1a7      	bne.n	8002b58 <HAL_DMA_IRQHandler+0x500>
 8002c08:	e5b2      	b.n	8002770 <HAL_DMA_IRQHandler+0x118>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8002c0a:	f413 7380 	ands.w	r3, r3, #256	@ 0x100
 8002c0e:	f47f af75 	bne.w	8002afc <HAL_DMA_IRQHandler+0x4a4>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8002c12:	6811      	ldr	r1, [r2, #0]
 8002c14:	f021 0110 	bic.w	r1, r1, #16
 8002c18:	6011      	str	r1, [r2, #0]
            hdma->State = HAL_DMA_STATE_READY;
 8002c1a:	2201      	movs	r2, #1
            __HAL_UNLOCK(hdma);
 8002c1c:	f886 3034 	strb.w	r3, [r6, #52]	@ 0x34
            hdma->State = HAL_DMA_STATE_READY;
 8002c20:	f886 2035 	strb.w	r2, [r6, #53]	@ 0x35
            __HAL_UNLOCK(hdma);
 8002c24:	e76a      	b.n	8002afc <HAL_DMA_IRQHandler+0x4a4>
            if(hdma->XferM1CpltCallback != NULL)
 8002c26:	6c73      	ldr	r3, [r6, #68]	@ 0x44
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	f47f af69 	bne.w	8002b00 <HAL_DMA_IRQHandler+0x4a8>
 8002c2e:	e769      	b.n	8002b04 <HAL_DMA_IRQHandler+0x4ac>
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002c30:	6cb3      	ldr	r3, [r6, #72]	@ 0x48
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d1d8      	bne.n	8002be8 <HAL_DMA_IRQHandler+0x590>
 8002c36:	e7db      	b.n	8002bf0 <HAL_DMA_IRQHandler+0x598>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8002c38:	6819      	ldr	r1, [r3, #0]
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002c3a:	2104      	movs	r1, #4
 8002c3c:	4091      	lsls	r1, r2
 8002c3e:	4239      	tst	r1, r7
 8002c40:	f43f ae85 	beq.w	800294e <HAL_DMA_IRQHandler+0x2f6>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8002c44:	6819      	ldr	r1, [r3, #0]
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002c46:	2110      	movs	r1, #16
 8002c48:	fa01 f202 	lsl.w	r2, r1, r2
 8002c4c:	4217      	tst	r7, r2
 8002c4e:	f43f aedf 	beq.w	8002a10 <HAL_DMA_IRQHandler+0x3b8>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8002c52:	6819      	ldr	r1, [r3, #0]
 8002c54:	f3c1 0180 	ubfx	r1, r1, #2, #1
 8002c58:	e6c7      	b.n	80029ea <HAL_DMA_IRQHandler+0x392>
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8002c5a:	2502      	movs	r5, #2
 8002c5c:	4085      	lsls	r5, r0
 8002c5e:	420d      	tst	r5, r1
 8002c60:	d00f      	beq.n	8002c82 <HAL_DMA_IRQHandler+0x62a>
 8002c62:	0797      	lsls	r7, r2, #30
 8002c64:	d50d      	bpl.n	8002c82 <HAL_DMA_IRQHandler+0x62a>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002c66:	0411      	lsls	r1, r2, #16
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8002c68:	6065      	str	r5, [r4, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002c6a:	d534      	bpl.n	8002cd6 <HAL_DMA_IRQHandler+0x67e>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002c6c:	03d7      	lsls	r7, r2, #15
 8002c6e:	d43e      	bmi.n	8002cee <HAL_DMA_IRQHandler+0x696>
          if(hdma->XferM1CpltCallback != NULL)
 8002c70:	6c73      	ldr	r3, [r6, #68]	@ 0x44
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	f47f af70 	bne.w	8002b58 <HAL_DMA_IRQHandler+0x500>
 8002c78:	e57a      	b.n	8002770 <HAL_DMA_IRQHandler+0x118>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8002c7a:	6813      	ldr	r3, [r2, #0]
 8002c7c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002c80:	e72d      	b.n	8002ade <HAL_DMA_IRQHandler+0x486>
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8002c82:	2508      	movs	r5, #8
 8002c84:	4085      	lsls	r5, r0
 8002c86:	420d      	tst	r5, r1
 8002c88:	f43f ad72 	beq.w	8002770 <HAL_DMA_IRQHandler+0x118>
 8002c8c:	0715      	lsls	r5, r2, #28
 8002c8e:	f57f ad6f 	bpl.w	8002770 <HAL_DMA_IRQHandler+0x118>
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c92:	681a      	ldr	r2, [r3, #0]
      __HAL_UNLOCK(hdma);
 8002c94:	2100      	movs	r1, #0
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c96:	f022 020e 	bic.w	r2, r2, #14
 8002c9a:	601a      	str	r2, [r3, #0]
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8002c9c:	2301      	movs	r3, #1
      if (hdma->XferErrorCallback != NULL)
 8002c9e:	6cf2      	ldr	r2, [r6, #76]	@ 0x4c
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8002ca0:	fa03 f000 	lsl.w	r0, r3, r0
 8002ca4:	6060      	str	r0, [r4, #4]
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002ca6:	6573      	str	r3, [r6, #84]	@ 0x54
      __HAL_UNLOCK(hdma);
 8002ca8:	f886 1034 	strb.w	r1, [r6, #52]	@ 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8002cac:	f886 3035 	strb.w	r3, [r6, #53]	@ 0x35
      if (hdma->XferErrorCallback != NULL)
 8002cb0:	2a00      	cmp	r2, #0
 8002cb2:	f43f ad5d 	beq.w	8002770 <HAL_DMA_IRQHandler+0x118>
        hdma->XferErrorCallback(hdma);
 8002cb6:	4630      	mov	r0, r6
}
 8002cb8:	b002      	add	sp, #8
 8002cba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        hdma->XferErrorCallback(hdma);
 8002cbe:	4710      	bx	r2
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002cc0:	0692      	lsls	r2, r2, #26
 8002cc2:	d403      	bmi.n	8002ccc <HAL_DMA_IRQHandler+0x674>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002cc4:	681a      	ldr	r2, [r3, #0]
 8002cc6:	f022 0204 	bic.w	r2, r2, #4
 8002cca:	601a      	str	r2, [r3, #0]
       if(hdma->XferHalfCpltCallback != NULL)
 8002ccc:	6c33      	ldr	r3, [r6, #64]	@ 0x40
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	f47f af42 	bne.w	8002b58 <HAL_DMA_IRQHandler+0x500>
 8002cd4:	e54c      	b.n	8002770 <HAL_DMA_IRQHandler+0x118>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002cd6:	f012 0220 	ands.w	r2, r2, #32
 8002cda:	d108      	bne.n	8002cee <HAL_DMA_IRQHandler+0x696>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002cdc:	6819      	ldr	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8002cde:	2001      	movs	r0, #1
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002ce0:	f021 010a 	bic.w	r1, r1, #10
 8002ce4:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8002ce6:	f886 0035 	strb.w	r0, [r6, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 8002cea:	f886 2034 	strb.w	r2, [r6, #52]	@ 0x34
        if(hdma->XferCpltCallback != NULL)
 8002cee:	6bf3      	ldr	r3, [r6, #60]	@ 0x3c
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	f47f af31 	bne.w	8002b58 <HAL_DMA_IRQHandler+0x500>
 8002cf6:	e53b      	b.n	8002770 <HAL_DMA_IRQHandler+0x118>
 8002cf8:	400204b8 	.word	0x400204b8
 8002cfc:	1b4e81b5 	.word	0x1b4e81b5

08002d00 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002d04:	680c      	ldr	r4, [r1, #0]
{
 8002d06:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002d08:	2c00      	cmp	r4, #0
 8002d0a:	f000 80a5 	beq.w	8002e58 <HAL_GPIO_Init+0x158>
  uint32_t position = 0x00U;
 8002d0e:	2300      	movs	r3, #0
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002d10:	f04f 0b01 	mov.w	fp, #1
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002d14:	f04f 4eb0 	mov.w	lr, #1476395008	@ 0x58000000
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002d18:	9100      	str	r1, [sp, #0]
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002d1a:	fa0b fc03 	lsl.w	ip, fp, r3
    if (iocurrent != 0x00U)
 8002d1e:	ea1c 0a04 	ands.w	sl, ip, r4
 8002d22:	f000 8094 	beq.w	8002e4e <HAL_GPIO_Init+0x14e>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002d26:	9900      	ldr	r1, [sp, #0]
 8002d28:	005f      	lsls	r7, r3, #1
 8002d2a:	684d      	ldr	r5, [r1, #4]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002d2c:	2103      	movs	r1, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002d2e:	f005 0203 	and.w	r2, r5, #3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002d32:	fa01 f607 	lsl.w	r6, r1, r7
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002d36:	f102 38ff 	add.w	r8, r2, #4294967295
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002d3a:	43f6      	mvns	r6, r6
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002d3c:	f1b8 0f01 	cmp.w	r8, #1
 8002d40:	f240 808d 	bls.w	8002e5e <HAL_GPIO_Init+0x15e>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d44:	2a03      	cmp	r2, #3
 8002d46:	f040 80cb 	bne.w	8002ee0 <HAL_GPIO_Init+0x1e0>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d4a:	40ba      	lsls	r2, r7
      temp = GPIOx->MODER;
 8002d4c:	6807      	ldr	r7, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002d4e:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002d52:	ea06 0607 	and.w	r6, r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d56:	ea42 0206 	orr.w	r2, r2, r6
      GPIOx->MODER = temp;
 8002d5a:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002d5c:	d077      	beq.n	8002e4e <HAL_GPIO_Init+0x14e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d5e:	4e7f      	ldr	r6, [pc, #508]	@ (8002f5c <HAL_GPIO_Init+0x25c>)
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002d60:	f003 0703 	and.w	r7, r3, #3
 8002d64:	210f      	movs	r1, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d66:	f8d6 20f4 	ldr.w	r2, [r6, #244]	@ 0xf4
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002d6a:	00bf      	lsls	r7, r7, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d6c:	f042 0202 	orr.w	r2, r2, #2
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002d70:	fa01 fc07 	lsl.w	ip, r1, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002d74:	497a      	ldr	r1, [pc, #488]	@ (8002f60 <HAL_GPIO_Init+0x260>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d76:	f8c6 20f4 	str.w	r2, [r6, #244]	@ 0xf4
 8002d7a:	f8d6 20f4 	ldr.w	r2, [r6, #244]	@ 0xf4
 8002d7e:	f023 0603 	bic.w	r6, r3, #3
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002d82:	4288      	cmp	r0, r1
 8002d84:	f106 46b0 	add.w	r6, r6, #1476395008	@ 0x58000000
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d88:	f002 0202 	and.w	r2, r2, #2
 8002d8c:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8002d90:	9203      	str	r2, [sp, #12]
 8002d92:	9a03      	ldr	r2, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 8002d94:	68b2      	ldr	r2, [r6, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002d96:	ea22 020c 	bic.w	r2, r2, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002d9a:	d031      	beq.n	8002e00 <HAL_GPIO_Init+0x100>
 8002d9c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8002da0:	4288      	cmp	r0, r1
 8002da2:	f000 80b0 	beq.w	8002f06 <HAL_GPIO_Init+0x206>
 8002da6:	496f      	ldr	r1, [pc, #444]	@ (8002f64 <HAL_GPIO_Init+0x264>)
 8002da8:	4288      	cmp	r0, r1
 8002daa:	f000 80b2 	beq.w	8002f12 <HAL_GPIO_Init+0x212>
 8002dae:	f8df c1b8 	ldr.w	ip, [pc, #440]	@ 8002f68 <HAL_GPIO_Init+0x268>
 8002db2:	4560      	cmp	r0, ip
 8002db4:	f000 80a1 	beq.w	8002efa <HAL_GPIO_Init+0x1fa>
 8002db8:	f8df c1b0 	ldr.w	ip, [pc, #432]	@ 8002f6c <HAL_GPIO_Init+0x26c>
 8002dbc:	4560      	cmp	r0, ip
 8002dbe:	f000 80b4 	beq.w	8002f2a <HAL_GPIO_Init+0x22a>
 8002dc2:	f8df c1ac 	ldr.w	ip, [pc, #428]	@ 8002f70 <HAL_GPIO_Init+0x270>
 8002dc6:	4560      	cmp	r0, ip
 8002dc8:	f000 80b5 	beq.w	8002f36 <HAL_GPIO_Init+0x236>
 8002dcc:	f8df c1a4 	ldr.w	ip, [pc, #420]	@ 8002f74 <HAL_GPIO_Init+0x274>
 8002dd0:	4560      	cmp	r0, ip
 8002dd2:	f000 80a4 	beq.w	8002f1e <HAL_GPIO_Init+0x21e>
 8002dd6:	f8df c1a0 	ldr.w	ip, [pc, #416]	@ 8002f78 <HAL_GPIO_Init+0x278>
 8002dda:	4560      	cmp	r0, ip
 8002ddc:	f000 80b1 	beq.w	8002f42 <HAL_GPIO_Init+0x242>
 8002de0:	f8df c198 	ldr.w	ip, [pc, #408]	@ 8002f7c <HAL_GPIO_Init+0x27c>
 8002de4:	4560      	cmp	r0, ip
 8002de6:	f000 80b2 	beq.w	8002f4e <HAL_GPIO_Init+0x24e>
 8002dea:	f8df c194 	ldr.w	ip, [pc, #404]	@ 8002f80 <HAL_GPIO_Init+0x280>
 8002dee:	4560      	cmp	r0, ip
 8002df0:	bf0c      	ite	eq
 8002df2:	f04f 0c09 	moveq.w	ip, #9
 8002df6:	f04f 0c0a 	movne.w	ip, #10
 8002dfa:	fa0c f707 	lsl.w	r7, ip, r7
 8002dfe:	433a      	orrs	r2, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002e00:	60b2      	str	r2, [r6, #8]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002e02:	02ef      	lsls	r7, r5, #11
        temp = EXTI->RTSR1;
 8002e04:	f8de 2000 	ldr.w	r2, [lr]
        temp &= ~(iocurrent);
 8002e08:	ea6f 060a 	mvn.w	r6, sl
        {
          temp |= iocurrent;
 8002e0c:	bf4c      	ite	mi
 8002e0e:	ea4a 0202 	orrmi.w	r2, sl, r2
        temp &= ~(iocurrent);
 8002e12:	4032      	andpl	r2, r6
        }
        EXTI->RTSR1 = temp;

        temp = EXTI->FTSR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002e14:	02a9      	lsls	r1, r5, #10
        EXTI->RTSR1 = temp;
 8002e16:	f8ce 2000 	str.w	r2, [lr]
        temp = EXTI->FTSR1;
 8002e1a:	f8de 2004 	ldr.w	r2, [lr, #4]
        temp &= ~(iocurrent);
 8002e1e:	bf54      	ite	pl
 8002e20:	4032      	andpl	r2, r6
        {
          temp |= iocurrent;
 8002e22:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->FTSR1 = temp;

        temp = EXTI_CurrentCPU->EMR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002e26:	03af      	lsls	r7, r5, #14
        EXTI->FTSR1 = temp;
 8002e28:	f8ce 2004 	str.w	r2, [lr, #4]
        temp = EXTI_CurrentCPU->EMR1;
 8002e2c:	f8de 2084 	ldr.w	r2, [lr, #132]	@ 0x84
        temp &= ~(iocurrent);
 8002e30:	bf54      	ite	pl
 8002e32:	4032      	andpl	r2, r6
        {
          temp |= iocurrent;
 8002e34:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI_CurrentCPU->EMR1 = temp;

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002e38:	03e9      	lsls	r1, r5, #15
        EXTI_CurrentCPU->EMR1 = temp;
 8002e3a:	f8ce 2084 	str.w	r2, [lr, #132]	@ 0x84
        temp = EXTI_CurrentCPU->IMR1;
 8002e3e:	f8de 2080 	ldr.w	r2, [lr, #128]	@ 0x80
        temp &= ~(iocurrent);
 8002e42:	bf54      	ite	pl
 8002e44:	4032      	andpl	r2, r6
        {
          temp |= iocurrent;
 8002e46:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8002e4a:	f8ce 2080 	str.w	r2, [lr, #128]	@ 0x80
      }
    }

    position++;
 8002e4e:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002e50:	fa34 f203 	lsrs.w	r2, r4, r3
 8002e54:	f47f af61 	bne.w	8002d1a <HAL_GPIO_Init+0x1a>
  }
}
 8002e58:	b005      	add	sp, #20
 8002e5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e5e:	9900      	ldr	r1, [sp, #0]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e60:	2a02      	cmp	r2, #2
        temp = GPIOx->OSPEEDR;
 8002e62:	f8d0 9008 	ldr.w	r9, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e66:	68c9      	ldr	r1, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002e68:	ea09 0906 	and.w	r9, r9, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e6c:	fa01 f807 	lsl.w	r8, r1, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e70:	9900      	ldr	r1, [sp, #0]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e72:	ea48 0809 	orr.w	r8, r8, r9
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e76:	6889      	ldr	r1, [r1, #8]
        GPIOx->OSPEEDR = temp;
 8002e78:	f8c0 8008 	str.w	r8, [r0, #8]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e7c:	f3c5 1800 	ubfx	r8, r5, #4, #1
        temp = GPIOx->OTYPER;
 8002e80:	f8d0 9004 	ldr.w	r9, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e84:	fa08 f803 	lsl.w	r8, r8, r3
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002e88:	ea29 0c0c 	bic.w	ip, r9, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e8c:	ea48 0c0c 	orr.w	ip, r8, ip
        GPIOx->OTYPER = temp;
 8002e90:	f8c0 c004 	str.w	ip, [r0, #4]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e94:	fa01 fc07 	lsl.w	ip, r1, r7
      temp = GPIOx->PUPDR;
 8002e98:	f8d0 800c 	ldr.w	r8, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002e9c:	ea08 0806 	and.w	r8, r8, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ea0:	ea4c 0c08 	orr.w	ip, ip, r8
      GPIOx->PUPDR = temp;
 8002ea4:	f8c0 c00c 	str.w	ip, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ea8:	f47f af4f 	bne.w	8002d4a <HAL_GPIO_Init+0x4a>
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002eac:	f003 0c07 	and.w	ip, r3, #7
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002eb0:	9900      	ldr	r1, [sp, #0]
        temp = GPIOx->AFR[position >> 3U];
 8002eb2:	ea4f 08d3 	mov.w	r8, r3, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002eb6:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002eba:	6909      	ldr	r1, [r1, #16]
 8002ebc:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 8002ec0:	fa01 f10c 	lsl.w	r1, r1, ip
        temp = GPIOx->AFR[position >> 3U];
 8002ec4:	f8d8 9020 	ldr.w	r9, [r8, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002ec8:	9101      	str	r1, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002eca:	210f      	movs	r1, #15
 8002ecc:	fa01 fc0c 	lsl.w	ip, r1, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002ed0:	9901      	ldr	r1, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002ed2:	ea29 090c 	bic.w	r9, r9, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002ed6:	ea41 0c09 	orr.w	ip, r1, r9
        GPIOx->AFR[position >> 3U] = temp;
 8002eda:	f8c8 c020 	str.w	ip, [r8, #32]
 8002ede:	e734      	b.n	8002d4a <HAL_GPIO_Init+0x4a>
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ee0:	9900      	ldr	r1, [sp, #0]
      temp = GPIOx->PUPDR;
 8002ee2:	f8d0 800c 	ldr.w	r8, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ee6:	6889      	ldr	r1, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002ee8:	ea08 0806 	and.w	r8, r8, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002eec:	fa01 fc07 	lsl.w	ip, r1, r7
 8002ef0:	ea4c 0c08 	orr.w	ip, ip, r8
      GPIOx->PUPDR = temp;
 8002ef4:	f8c0 c00c 	str.w	ip, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ef8:	e727      	b.n	8002d4a <HAL_GPIO_Init+0x4a>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002efa:	f04f 0c03 	mov.w	ip, #3
 8002efe:	fa0c f707 	lsl.w	r7, ip, r7
 8002f02:	433a      	orrs	r2, r7
 8002f04:	e77c      	b.n	8002e00 <HAL_GPIO_Init+0x100>
 8002f06:	f04f 0c01 	mov.w	ip, #1
 8002f0a:	fa0c f707 	lsl.w	r7, ip, r7
 8002f0e:	433a      	orrs	r2, r7
 8002f10:	e776      	b.n	8002e00 <HAL_GPIO_Init+0x100>
 8002f12:	f04f 0c02 	mov.w	ip, #2
 8002f16:	fa0c f707 	lsl.w	r7, ip, r7
 8002f1a:	433a      	orrs	r2, r7
 8002f1c:	e770      	b.n	8002e00 <HAL_GPIO_Init+0x100>
 8002f1e:	f04f 0c06 	mov.w	ip, #6
 8002f22:	fa0c f707 	lsl.w	r7, ip, r7
 8002f26:	433a      	orrs	r2, r7
 8002f28:	e76a      	b.n	8002e00 <HAL_GPIO_Init+0x100>
 8002f2a:	f04f 0c04 	mov.w	ip, #4
 8002f2e:	fa0c f707 	lsl.w	r7, ip, r7
 8002f32:	433a      	orrs	r2, r7
 8002f34:	e764      	b.n	8002e00 <HAL_GPIO_Init+0x100>
 8002f36:	f04f 0c05 	mov.w	ip, #5
 8002f3a:	fa0c f707 	lsl.w	r7, ip, r7
 8002f3e:	433a      	orrs	r2, r7
 8002f40:	e75e      	b.n	8002e00 <HAL_GPIO_Init+0x100>
 8002f42:	f04f 0c07 	mov.w	ip, #7
 8002f46:	fa0c f707 	lsl.w	r7, ip, r7
 8002f4a:	433a      	orrs	r2, r7
 8002f4c:	e758      	b.n	8002e00 <HAL_GPIO_Init+0x100>
 8002f4e:	f04f 0c08 	mov.w	ip, #8
 8002f52:	fa0c f707 	lsl.w	r7, ip, r7
 8002f56:	433a      	orrs	r2, r7
 8002f58:	e752      	b.n	8002e00 <HAL_GPIO_Init+0x100>
 8002f5a:	bf00      	nop
 8002f5c:	58024400 	.word	0x58024400
 8002f60:	58020000 	.word	0x58020000
 8002f64:	58020800 	.word	0x58020800
 8002f68:	58020c00 	.word	0x58020c00
 8002f6c:	58021000 	.word	0x58021000
 8002f70:	58021400 	.word	0x58021400
 8002f74:	58021800 	.word	0x58021800
 8002f78:	58021c00 	.word	0x58021c00
 8002f7c:	58022000 	.word	0x58022000
 8002f80:	58022400 	.word	0x58022400

08002f84 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002f84:	b902      	cbnz	r2, 8002f88 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002f86:	0409      	lsls	r1, r1, #16
 8002f88:	6181      	str	r1, [r0, #24]
  }
}
 8002f8a:	4770      	bx	lr

08002f8c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002f8c:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8002f8e:	4c10      	ldr	r4, [pc, #64]	@ (8002fd0 <HAL_PWREx_ConfigSupply+0x44>)
 8002f90:	68e3      	ldr	r3, [r4, #12]
 8002f92:	f013 0f04 	tst.w	r3, #4
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002f96:	68e3      	ldr	r3, [r4, #12]
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8002f98:	d105      	bne.n	8002fa6 <HAL_PWREx_ConfigSupply+0x1a>
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002f9a:	f003 0307 	and.w	r3, r3, #7
 8002f9e:	1a18      	subs	r0, r3, r0
 8002fa0:	bf18      	it	ne
 8002fa2:	2001      	movne	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 8002fa4:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002fa6:	f023 0307 	bic.w	r3, r3, #7
 8002faa:	4303      	orrs	r3, r0
 8002fac:	60e3      	str	r3, [r4, #12]
  tickstart = HAL_GetTick ();
 8002fae:	f7fe f9e1 	bl	8001374 <HAL_GetTick>
 8002fb2:	4605      	mov	r5, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002fb4:	e005      	b.n	8002fc2 <HAL_PWREx_ConfigSupply+0x36>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002fb6:	f7fe f9dd 	bl	8001374 <HAL_GetTick>
 8002fba:	1b40      	subs	r0, r0, r5
 8002fbc:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8002fc0:	d804      	bhi.n	8002fcc <HAL_PWREx_ConfigSupply+0x40>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002fc2:	6863      	ldr	r3, [r4, #4]
 8002fc4:	049b      	lsls	r3, r3, #18
 8002fc6:	d5f6      	bpl.n	8002fb6 <HAL_PWREx_ConfigSupply+0x2a>
      return HAL_OK;
 8002fc8:	2000      	movs	r0, #0
}
 8002fca:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8002fcc:	2001      	movs	r0, #1
}
 8002fce:	bd38      	pop	{r3, r4, r5, pc}
 8002fd0:	58024800 	.word	0x58024800

08002fd4 <HAL_RCC_GetSysClockFreq.part.0>:
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002fd4:	4b33      	ldr	r3, [pc, #204]	@ (80030a4 <HAL_RCC_GetSysClockFreq.part.0+0xd0>)
uint32_t HAL_RCC_GetSysClockFreq(void)
 8002fd6:	b430      	push	{r4, r5}
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002fd8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002fda:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002fdc:	6add      	ldr	r5, [r3, #44]	@ 0x2c
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));

      if (pllm != 0U)
 8002fde:	f414 7f7c 	tst.w	r4, #1008	@ 0x3f0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002fe2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002fe4:	f3c4 1005 	ubfx	r0, r4, #4, #6
      if (pllm != 0U)
 8002fe8:	d036      	beq.n	8003058 <HAL_RCC_GetSysClockFreq.part.0+0x84>
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002fea:	f3c1 01cc 	ubfx	r1, r1, #3, #13
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002fee:	f005 0501 	and.w	r5, r5, #1
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002ff2:	f002 0203 	and.w	r2, r2, #3
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002ff6:	ee07 0a90 	vmov	s15, r0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002ffa:	fb05 f101 	mul.w	r1, r5, r1
 8002ffe:	2a01      	cmp	r2, #1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003000:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003004:	ee06 1a90 	vmov	s13, r1
 8003008:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
 800300c:	d002      	beq.n	8003014 <HAL_RCC_GetSysClockFreq.part.0+0x40>
 800300e:	2a02      	cmp	r2, #2
 8003010:	d042      	beq.n	8003098 <HAL_RCC_GetSysClockFreq.part.0+0xc4>
 8003012:	b31a      	cbz	r2, 800305c <HAL_RCC_GetSysClockFreq.part.0+0x88>
          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            break;

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003014:	eddf 7a24 	vldr	s15, [pc, #144]	@ 80030a8 <HAL_RCC_GetSysClockFreq.part.0+0xd4>
 8003018:	ee87 6a87 	vdiv.f32	s12, s15, s14
 800301c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800301e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003022:	ee07 3a90 	vmov	s15, r3
 8003026:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800302a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800302e:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8003032:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003036:	ee67 7a86 	vmul.f32	s15, s15, s12
            break;
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800303a:	4b1a      	ldr	r3, [pc, #104]	@ (80030a4 <HAL_RCC_GetSysClockFreq.part.0+0xd0>)
 800303c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800303e:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8003042:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003044:	ee07 3a10 	vmov	s14, r3
 8003048:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 800304c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003050:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8003054:	ee17 0a90 	vmov	r0, s15
      sysclockfreq = CSI_VALUE;
      break;
  }

  return sysclockfreq;
}
 8003058:	bc30      	pop	{r4, r5}
 800305a:	4770      	bx	lr
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800305c:	681a      	ldr	r2, [r3, #0]
 800305e:	0692      	lsls	r2, r2, #26
 8003060:	d51d      	bpl.n	800309e <HAL_RCC_GetSysClockFreq.part.0+0xca>
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003062:	6819      	ldr	r1, [r3, #0]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003064:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003068:	4a10      	ldr	r2, [pc, #64]	@ (80030ac <HAL_RCC_GetSysClockFreq.part.0+0xd8>)
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800306a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800306c:	f3c1 01c1 	ubfx	r1, r1, #3, #2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003070:	f3c3 0308 	ubfx	r3, r3, #0, #9
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003074:	40ca      	lsrs	r2, r1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003076:	ee06 3a10 	vmov	s12, r3
 800307a:	ee05 2a90 	vmov	s11, r2
 800307e:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8003082:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8003086:	ee36 6a27 	vadd.f32	s12, s12, s15
 800308a:	eec5 7a87 	vdiv.f32	s15, s11, s14
 800308e:	ee36 7a26 	vadd.f32	s14, s12, s13
 8003092:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003096:	e7d0      	b.n	800303a <HAL_RCC_GetSysClockFreq.part.0+0x66>
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003098:	eddf 7a05 	vldr	s15, [pc, #20]	@ 80030b0 <HAL_RCC_GetSysClockFreq.part.0+0xdc>
 800309c:	e7bc      	b.n	8003018 <HAL_RCC_GetSysClockFreq.part.0+0x44>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800309e:	eddf 7a05 	vldr	s15, [pc, #20]	@ 80030b4 <HAL_RCC_GetSysClockFreq.part.0+0xe0>
 80030a2:	e7b9      	b.n	8003018 <HAL_RCC_GetSysClockFreq.part.0+0x44>
 80030a4:	58024400 	.word	0x58024400
 80030a8:	4a742400 	.word	0x4a742400
 80030ac:	03d09000 	.word	0x03d09000
 80030b0:	4af42400 	.word	0x4af42400
 80030b4:	4c742400 	.word	0x4c742400

080030b8 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 80030b8:	2800      	cmp	r0, #0
 80030ba:	f000 82e9 	beq.w	8003690 <HAL_RCC_OscConfig+0x5d8>
{
 80030be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030c0:	6803      	ldr	r3, [r0, #0]
 80030c2:	4604      	mov	r4, r0
 80030c4:	07d9      	lsls	r1, r3, #31
 80030c6:	d52e      	bpl.n	8003126 <HAL_RCC_OscConfig+0x6e>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80030c8:	4997      	ldr	r1, [pc, #604]	@ (8003328 <HAL_RCC_OscConfig+0x270>)
 80030ca:	690a      	ldr	r2, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80030cc:	6a89      	ldr	r1, [r1, #40]	@ 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80030ce:	f002 0238 	and.w	r2, r2, #56	@ 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80030d2:	2a10      	cmp	r2, #16
 80030d4:	f000 80ee 	beq.w	80032b4 <HAL_RCC_OscConfig+0x1fc>
 80030d8:	2a18      	cmp	r2, #24
 80030da:	f000 80e6 	beq.w	80032aa <HAL_RCC_OscConfig+0x1f2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030de:	6863      	ldr	r3, [r4, #4]
 80030e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80030e4:	f000 8111 	beq.w	800330a <HAL_RCC_OscConfig+0x252>
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	f000 8167 	beq.w	80033bc <HAL_RCC_OscConfig+0x304>
 80030ee:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80030f2:	4b8d      	ldr	r3, [pc, #564]	@ (8003328 <HAL_RCC_OscConfig+0x270>)
 80030f4:	681a      	ldr	r2, [r3, #0]
 80030f6:	f000 828a 	beq.w	800360e <HAL_RCC_OscConfig+0x556>
 80030fa:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80030fe:	601a      	str	r2, [r3, #0]
 8003100:	681a      	ldr	r2, [r3, #0]
 8003102:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003106:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8003108:	f7fe f934 	bl	8001374 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800310c:	4e86      	ldr	r6, [pc, #536]	@ (8003328 <HAL_RCC_OscConfig+0x270>)
        tickstart = HAL_GetTick();
 800310e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003110:	e005      	b.n	800311e <HAL_RCC_OscConfig+0x66>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003112:	f7fe f92f 	bl	8001374 <HAL_GetTick>
 8003116:	1b40      	subs	r0, r0, r5
 8003118:	2864      	cmp	r0, #100	@ 0x64
 800311a:	f200 814d 	bhi.w	80033b8 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800311e:	6833      	ldr	r3, [r6, #0]
 8003120:	039b      	lsls	r3, r3, #14
 8003122:	d5f6      	bpl.n	8003112 <HAL_RCC_OscConfig+0x5a>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003124:	6823      	ldr	r3, [r4, #0]
 8003126:	079d      	lsls	r5, r3, #30
 8003128:	d470      	bmi.n	800320c <HAL_RCC_OscConfig+0x154>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800312a:	06d9      	lsls	r1, r3, #27
 800312c:	d533      	bpl.n	8003196 <HAL_RCC_OscConfig+0xde>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800312e:	4a7e      	ldr	r2, [pc, #504]	@ (8003328 <HAL_RCC_OscConfig+0x270>)
 8003130:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003132:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003134:	f003 0338 	and.w	r3, r3, #56	@ 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003138:	2b08      	cmp	r3, #8
 800313a:	f000 80cb 	beq.w	80032d4 <HAL_RCC_OscConfig+0x21c>
 800313e:	2b18      	cmp	r3, #24
 8003140:	f000 80c3 	beq.w	80032ca <HAL_RCC_OscConfig+0x212>
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003144:	69e3      	ldr	r3, [r4, #28]
        __HAL_RCC_CSI_ENABLE();
 8003146:	4d78      	ldr	r5, [pc, #480]	@ (8003328 <HAL_RCC_OscConfig+0x270>)
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003148:	2b00      	cmp	r3, #0
 800314a:	f000 816f 	beq.w	800342c <HAL_RCC_OscConfig+0x374>
        __HAL_RCC_CSI_ENABLE();
 800314e:	682b      	ldr	r3, [r5, #0]
 8003150:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003154:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003156:	f7fe f90d 	bl	8001374 <HAL_GetTick>
 800315a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800315c:	e005      	b.n	800316a <HAL_RCC_OscConfig+0xb2>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800315e:	f7fe f909 	bl	8001374 <HAL_GetTick>
 8003162:	1b80      	subs	r0, r0, r6
 8003164:	2802      	cmp	r0, #2
 8003166:	f200 8127 	bhi.w	80033b8 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800316a:	682b      	ldr	r3, [r5, #0]
 800316c:	05db      	lsls	r3, r3, #23
 800316e:	d5f6      	bpl.n	800315e <HAL_RCC_OscConfig+0xa6>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003170:	f7fe f906 	bl	8001380 <HAL_GetREVID>
 8003174:	f241 0303 	movw	r3, #4099	@ 0x1003
 8003178:	4298      	cmp	r0, r3
 800317a:	f200 8269 	bhi.w	8003650 <HAL_RCC_OscConfig+0x598>
 800317e:	6a22      	ldr	r2, [r4, #32]
 8003180:	686b      	ldr	r3, [r5, #4]
 8003182:	2a20      	cmp	r2, #32
 8003184:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003188:	bf0c      	ite	eq
 800318a:	f043 4380 	orreq.w	r3, r3, #1073741824	@ 0x40000000
 800318e:	ea43 6382 	orrne.w	r3, r3, r2, lsl #26
 8003192:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003194:	6823      	ldr	r3, [r4, #0]
 8003196:	071d      	lsls	r5, r3, #28
 8003198:	d516      	bpl.n	80031c8 <HAL_RCC_OscConfig+0x110>
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800319a:	6963      	ldr	r3, [r4, #20]
      __HAL_RCC_LSI_ENABLE();
 800319c:	4d62      	ldr	r5, [pc, #392]	@ (8003328 <HAL_RCC_OscConfig+0x270>)
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800319e:	2b00      	cmp	r3, #0
 80031a0:	f000 8122 	beq.w	80033e8 <HAL_RCC_OscConfig+0x330>
      __HAL_RCC_LSI_ENABLE();
 80031a4:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 80031a6:	f043 0301 	orr.w	r3, r3, #1
 80031aa:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 80031ac:	f7fe f8e2 	bl	8001374 <HAL_GetTick>
 80031b0:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80031b2:	e005      	b.n	80031c0 <HAL_RCC_OscConfig+0x108>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031b4:	f7fe f8de 	bl	8001374 <HAL_GetTick>
 80031b8:	1b80      	subs	r0, r0, r6
 80031ba:	2802      	cmp	r0, #2
 80031bc:	f200 80fc 	bhi.w	80033b8 <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80031c0:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 80031c2:	0798      	lsls	r0, r3, #30
 80031c4:	d5f6      	bpl.n	80031b4 <HAL_RCC_OscConfig+0xfc>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80031c6:	6823      	ldr	r3, [r4, #0]
 80031c8:	069a      	lsls	r2, r3, #26
 80031ca:	d516      	bpl.n	80031fa <HAL_RCC_OscConfig+0x142>
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80031cc:	69a3      	ldr	r3, [r4, #24]
      __HAL_RCC_HSI48_ENABLE();
 80031ce:	4d56      	ldr	r5, [pc, #344]	@ (8003328 <HAL_RCC_OscConfig+0x270>)
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	f000 811a 	beq.w	800340a <HAL_RCC_OscConfig+0x352>
      __HAL_RCC_HSI48_ENABLE();
 80031d6:	682b      	ldr	r3, [r5, #0]
 80031d8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80031dc:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80031de:	f7fe f8c9 	bl	8001374 <HAL_GetTick>
 80031e2:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80031e4:	e005      	b.n	80031f2 <HAL_RCC_OscConfig+0x13a>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80031e6:	f7fe f8c5 	bl	8001374 <HAL_GetTick>
 80031ea:	1b80      	subs	r0, r0, r6
 80031ec:	2802      	cmp	r0, #2
 80031ee:	f200 80e3 	bhi.w	80033b8 <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80031f2:	682b      	ldr	r3, [r5, #0]
 80031f4:	049f      	lsls	r7, r3, #18
 80031f6:	d5f6      	bpl.n	80031e6 <HAL_RCC_OscConfig+0x12e>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80031f8:	6823      	ldr	r3, [r4, #0]
 80031fa:	0759      	lsls	r1, r3, #29
 80031fc:	f100 808b 	bmi.w	8003316 <HAL_RCC_OscConfig+0x25e>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003200:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8003202:	2b00      	cmp	r3, #0
 8003204:	f040 80bf 	bne.w	8003386 <HAL_RCC_OscConfig+0x2ce>
  return HAL_OK;
 8003208:	2000      	movs	r0, #0
}
 800320a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800320c:	4a46      	ldr	r2, [pc, #280]	@ (8003328 <HAL_RCC_OscConfig+0x270>)
 800320e:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003210:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003212:	f013 0338 	ands.w	r3, r3, #56	@ 0x38
 8003216:	d12d      	bne.n	8003274 <HAL_RCC_OscConfig+0x1bc>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003218:	4b43      	ldr	r3, [pc, #268]	@ (8003328 <HAL_RCC_OscConfig+0x270>)
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800321a:	68e2      	ldr	r2, [r4, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	0759      	lsls	r1, r3, #29
 8003220:	d501      	bpl.n	8003226 <HAL_RCC_OscConfig+0x16e>
 8003222:	2a00      	cmp	r2, #0
 8003224:	d04f      	beq.n	80032c6 <HAL_RCC_OscConfig+0x20e>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003226:	4d40      	ldr	r5, [pc, #256]	@ (8003328 <HAL_RCC_OscConfig+0x270>)
 8003228:	682b      	ldr	r3, [r5, #0]
 800322a:	f023 0319 	bic.w	r3, r3, #25
 800322e:	4313      	orrs	r3, r2
 8003230:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003232:	f7fe f89f 	bl	8001374 <HAL_GetTick>
 8003236:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003238:	e005      	b.n	8003246 <HAL_RCC_OscConfig+0x18e>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800323a:	f7fe f89b 	bl	8001374 <HAL_GetTick>
 800323e:	1b80      	subs	r0, r0, r6
 8003240:	2802      	cmp	r0, #2
 8003242:	f200 80b9 	bhi.w	80033b8 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003246:	682b      	ldr	r3, [r5, #0]
 8003248:	075b      	lsls	r3, r3, #29
 800324a:	d5f6      	bpl.n	800323a <HAL_RCC_OscConfig+0x182>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800324c:	f7fe f898 	bl	8001380 <HAL_GetREVID>
 8003250:	f241 0303 	movw	r3, #4099	@ 0x1003
 8003254:	4298      	cmp	r0, r3
 8003256:	f200 8110 	bhi.w	800347a <HAL_RCC_OscConfig+0x3c2>
 800325a:	6922      	ldr	r2, [r4, #16]
 800325c:	686b      	ldr	r3, [r5, #4]
 800325e:	2a40      	cmp	r2, #64	@ 0x40
 8003260:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003264:	bf0c      	ite	eq
 8003266:	f443 3300 	orreq.w	r3, r3, #131072	@ 0x20000
 800326a:	ea43 3302 	orrne.w	r3, r3, r2, lsl #12
 800326e:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003270:	6823      	ldr	r3, [r4, #0]
 8003272:	e75a      	b.n	800312a <HAL_RCC_OscConfig+0x72>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003274:	2b18      	cmp	r3, #24
 8003276:	f000 80fc 	beq.w	8003472 <HAL_RCC_OscConfig+0x3ba>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800327a:	4d2b      	ldr	r5, [pc, #172]	@ (8003328 <HAL_RCC_OscConfig+0x270>)
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800327c:	68e2      	ldr	r2, [r4, #12]
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800327e:	682b      	ldr	r3, [r5, #0]
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003280:	2a00      	cmp	r2, #0
 8003282:	f000 80e5 	beq.w	8003450 <HAL_RCC_OscConfig+0x398>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003286:	f023 0319 	bic.w	r3, r3, #25
 800328a:	4313      	orrs	r3, r2
 800328c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800328e:	f7fe f871 	bl	8001374 <HAL_GetTick>
 8003292:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003294:	e005      	b.n	80032a2 <HAL_RCC_OscConfig+0x1ea>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003296:	f7fe f86d 	bl	8001374 <HAL_GetTick>
 800329a:	1b80      	subs	r0, r0, r6
 800329c:	2802      	cmp	r0, #2
 800329e:	f200 808b 	bhi.w	80033b8 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80032a2:	682b      	ldr	r3, [r5, #0]
 80032a4:	075f      	lsls	r7, r3, #29
 80032a6:	d5f6      	bpl.n	8003296 <HAL_RCC_OscConfig+0x1de>
 80032a8:	e7d0      	b.n	800324c <HAL_RCC_OscConfig+0x194>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80032aa:	f001 0103 	and.w	r1, r1, #3
 80032ae:	2902      	cmp	r1, #2
 80032b0:	f47f af15 	bne.w	80030de <HAL_RCC_OscConfig+0x26>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032b4:	4a1c      	ldr	r2, [pc, #112]	@ (8003328 <HAL_RCC_OscConfig+0x270>)
 80032b6:	6812      	ldr	r2, [r2, #0]
 80032b8:	0392      	lsls	r2, r2, #14
 80032ba:	f57f af34 	bpl.w	8003126 <HAL_RCC_OscConfig+0x6e>
 80032be:	6862      	ldr	r2, [r4, #4]
 80032c0:	2a00      	cmp	r2, #0
 80032c2:	f47f af30 	bne.w	8003126 <HAL_RCC_OscConfig+0x6e>
    return HAL_ERROR;
 80032c6:	2001      	movs	r0, #1
}
 80032c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80032ca:	f002 0203 	and.w	r2, r2, #3
 80032ce:	2a01      	cmp	r2, #1
 80032d0:	f47f af38 	bne.w	8003144 <HAL_RCC_OscConfig+0x8c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80032d4:	4b14      	ldr	r3, [pc, #80]	@ (8003328 <HAL_RCC_OscConfig+0x270>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	05da      	lsls	r2, r3, #23
 80032da:	d502      	bpl.n	80032e2 <HAL_RCC_OscConfig+0x22a>
 80032dc:	69e3      	ldr	r3, [r4, #28]
 80032de:	2b80      	cmp	r3, #128	@ 0x80
 80032e0:	d1f1      	bne.n	80032c6 <HAL_RCC_OscConfig+0x20e>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80032e2:	f7fe f84d 	bl	8001380 <HAL_GetREVID>
 80032e6:	f241 0303 	movw	r3, #4099	@ 0x1003
 80032ea:	4298      	cmp	r0, r3
 80032ec:	f200 80ce 	bhi.w	800348c <HAL_RCC_OscConfig+0x3d4>
 80032f0:	6a22      	ldr	r2, [r4, #32]
 80032f2:	2a20      	cmp	r2, #32
 80032f4:	f000 81bb 	beq.w	800366e <HAL_RCC_OscConfig+0x5b6>
 80032f8:	490b      	ldr	r1, [pc, #44]	@ (8003328 <HAL_RCC_OscConfig+0x270>)
 80032fa:	684b      	ldr	r3, [r1, #4]
 80032fc:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003300:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 8003304:	604b      	str	r3, [r1, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003306:	6823      	ldr	r3, [r4, #0]
 8003308:	e745      	b.n	8003196 <HAL_RCC_OscConfig+0xde>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800330a:	4a07      	ldr	r2, [pc, #28]	@ (8003328 <HAL_RCC_OscConfig+0x270>)
 800330c:	6813      	ldr	r3, [r2, #0]
 800330e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003312:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003314:	e6f8      	b.n	8003108 <HAL_RCC_OscConfig+0x50>
    PWR->CR1 |= PWR_CR1_DBP;
 8003316:	4d05      	ldr	r5, [pc, #20]	@ (800332c <HAL_RCC_OscConfig+0x274>)
 8003318:	682b      	ldr	r3, [r5, #0]
 800331a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800331e:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8003320:	f7fe f828 	bl	8001374 <HAL_GetTick>
 8003324:	4606      	mov	r6, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003326:	e008      	b.n	800333a <HAL_RCC_OscConfig+0x282>
 8003328:	58024400 	.word	0x58024400
 800332c:	58024800 	.word	0x58024800
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003330:	f7fe f820 	bl	8001374 <HAL_GetTick>
 8003334:	1b80      	subs	r0, r0, r6
 8003336:	2864      	cmp	r0, #100	@ 0x64
 8003338:	d83e      	bhi.n	80033b8 <HAL_RCC_OscConfig+0x300>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800333a:	682b      	ldr	r3, [r5, #0]
 800333c:	05da      	lsls	r2, r3, #23
 800333e:	d5f7      	bpl.n	8003330 <HAL_RCC_OscConfig+0x278>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003340:	68a3      	ldr	r3, [r4, #8]
 8003342:	2b01      	cmp	r3, #1
 8003344:	f000 818d 	beq.w	8003662 <HAL_RCC_OscConfig+0x5aa>
 8003348:	2b00      	cmp	r3, #0
 800334a:	f000 8168 	beq.w	800361e <HAL_RCC_OscConfig+0x566>
 800334e:	2b05      	cmp	r3, #5
 8003350:	4b85      	ldr	r3, [pc, #532]	@ (8003568 <HAL_RCC_OscConfig+0x4b0>)
 8003352:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003354:	f000 8194 	beq.w	8003680 <HAL_RCC_OscConfig+0x5c8>
 8003358:	f022 0201 	bic.w	r2, r2, #1
 800335c:	671a      	str	r2, [r3, #112]	@ 0x70
 800335e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003360:	f022 0204 	bic.w	r2, r2, #4
 8003364:	671a      	str	r2, [r3, #112]	@ 0x70
      tickstart = HAL_GetTick();
 8003366:	f7fe f805 	bl	8001374 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800336a:	4e7f      	ldr	r6, [pc, #508]	@ (8003568 <HAL_RCC_OscConfig+0x4b0>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800336c:	f241 3788 	movw	r7, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8003370:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003372:	e004      	b.n	800337e <HAL_RCC_OscConfig+0x2c6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003374:	f7fd fffe 	bl	8001374 <HAL_GetTick>
 8003378:	1b40      	subs	r0, r0, r5
 800337a:	42b8      	cmp	r0, r7
 800337c:	d81c      	bhi.n	80033b8 <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800337e:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 8003380:	079b      	lsls	r3, r3, #30
 8003382:	d5f7      	bpl.n	8003374 <HAL_RCC_OscConfig+0x2bc>
 8003384:	e73c      	b.n	8003200 <HAL_RCC_OscConfig+0x148>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003386:	4d78      	ldr	r5, [pc, #480]	@ (8003568 <HAL_RCC_OscConfig+0x4b0>)
 8003388:	692a      	ldr	r2, [r5, #16]
 800338a:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 800338e:	2a18      	cmp	r2, #24
 8003390:	f000 80f0 	beq.w	8003574 <HAL_RCC_OscConfig+0x4bc>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003394:	2b02      	cmp	r3, #2
        __HAL_RCC_PLL_DISABLE();
 8003396:	682b      	ldr	r3, [r5, #0]
 8003398:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800339c:	602b      	str	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800339e:	d07f      	beq.n	80034a0 <HAL_RCC_OscConfig+0x3e8>
        tickstart = HAL_GetTick();
 80033a0:	f7fd ffe8 	bl	8001374 <HAL_GetTick>
 80033a4:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80033a6:	682b      	ldr	r3, [r5, #0]
 80033a8:	019b      	lsls	r3, r3, #6
 80033aa:	f57f af2d 	bpl.w	8003208 <HAL_RCC_OscConfig+0x150>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033ae:	f7fd ffe1 	bl	8001374 <HAL_GetTick>
 80033b2:	1b00      	subs	r0, r0, r4
 80033b4:	2802      	cmp	r0, #2
 80033b6:	d9f6      	bls.n	80033a6 <HAL_RCC_OscConfig+0x2ee>
            return HAL_TIMEOUT;
 80033b8:	2003      	movs	r0, #3
}
 80033ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033bc:	4d6a      	ldr	r5, [pc, #424]	@ (8003568 <HAL_RCC_OscConfig+0x4b0>)
 80033be:	682b      	ldr	r3, [r5, #0]
 80033c0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80033c4:	602b      	str	r3, [r5, #0]
 80033c6:	682b      	ldr	r3, [r5, #0]
 80033c8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80033cc:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80033ce:	f7fd ffd1 	bl	8001374 <HAL_GetTick>
 80033d2:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80033d4:	e004      	b.n	80033e0 <HAL_RCC_OscConfig+0x328>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033d6:	f7fd ffcd 	bl	8001374 <HAL_GetTick>
 80033da:	1b80      	subs	r0, r0, r6
 80033dc:	2864      	cmp	r0, #100	@ 0x64
 80033de:	d8eb      	bhi.n	80033b8 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80033e0:	682b      	ldr	r3, [r5, #0]
 80033e2:	039f      	lsls	r7, r3, #14
 80033e4:	d4f7      	bmi.n	80033d6 <HAL_RCC_OscConfig+0x31e>
 80033e6:	e69d      	b.n	8003124 <HAL_RCC_OscConfig+0x6c>
      __HAL_RCC_LSI_DISABLE();
 80033e8:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 80033ea:	f023 0301 	bic.w	r3, r3, #1
 80033ee:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 80033f0:	f7fd ffc0 	bl	8001374 <HAL_GetTick>
 80033f4:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80033f6:	e004      	b.n	8003402 <HAL_RCC_OscConfig+0x34a>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033f8:	f7fd ffbc 	bl	8001374 <HAL_GetTick>
 80033fc:	1b80      	subs	r0, r0, r6
 80033fe:	2802      	cmp	r0, #2
 8003400:	d8da      	bhi.n	80033b8 <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003402:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8003404:	0799      	lsls	r1, r3, #30
 8003406:	d4f7      	bmi.n	80033f8 <HAL_RCC_OscConfig+0x340>
 8003408:	e6dd      	b.n	80031c6 <HAL_RCC_OscConfig+0x10e>
      __HAL_RCC_HSI48_DISABLE();
 800340a:	682b      	ldr	r3, [r5, #0]
 800340c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003410:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8003412:	f7fd ffaf 	bl	8001374 <HAL_GetTick>
 8003416:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003418:	e004      	b.n	8003424 <HAL_RCC_OscConfig+0x36c>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800341a:	f7fd ffab 	bl	8001374 <HAL_GetTick>
 800341e:	1b80      	subs	r0, r0, r6
 8003420:	2802      	cmp	r0, #2
 8003422:	d8c9      	bhi.n	80033b8 <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003424:	682b      	ldr	r3, [r5, #0]
 8003426:	0498      	lsls	r0, r3, #18
 8003428:	d4f7      	bmi.n	800341a <HAL_RCC_OscConfig+0x362>
 800342a:	e6e5      	b.n	80031f8 <HAL_RCC_OscConfig+0x140>
        __HAL_RCC_CSI_DISABLE();
 800342c:	682b      	ldr	r3, [r5, #0]
 800342e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003432:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003434:	f7fd ff9e 	bl	8001374 <HAL_GetTick>
 8003438:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800343a:	e004      	b.n	8003446 <HAL_RCC_OscConfig+0x38e>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800343c:	f7fd ff9a 	bl	8001374 <HAL_GetTick>
 8003440:	1b80      	subs	r0, r0, r6
 8003442:	2802      	cmp	r0, #2
 8003444:	d8b8      	bhi.n	80033b8 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003446:	682b      	ldr	r3, [r5, #0]
 8003448:	05df      	lsls	r7, r3, #23
 800344a:	d4f7      	bmi.n	800343c <HAL_RCC_OscConfig+0x384>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800344c:	6823      	ldr	r3, [r4, #0]
 800344e:	e6a2      	b.n	8003196 <HAL_RCC_OscConfig+0xde>
        __HAL_RCC_HSI_DISABLE();
 8003450:	f023 0301 	bic.w	r3, r3, #1
 8003454:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003456:	f7fd ff8d 	bl	8001374 <HAL_GetTick>
 800345a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800345c:	e004      	b.n	8003468 <HAL_RCC_OscConfig+0x3b0>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800345e:	f7fd ff89 	bl	8001374 <HAL_GetTick>
 8003462:	1b80      	subs	r0, r0, r6
 8003464:	2802      	cmp	r0, #2
 8003466:	d8a7      	bhi.n	80033b8 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003468:	682b      	ldr	r3, [r5, #0]
 800346a:	0758      	lsls	r0, r3, #29
 800346c:	d4f7      	bmi.n	800345e <HAL_RCC_OscConfig+0x3a6>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800346e:	6823      	ldr	r3, [r4, #0]
 8003470:	e65b      	b.n	800312a <HAL_RCC_OscConfig+0x72>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003472:	0790      	lsls	r0, r2, #30
 8003474:	f47f af01 	bne.w	800327a <HAL_RCC_OscConfig+0x1c2>
 8003478:	e6ce      	b.n	8003218 <HAL_RCC_OscConfig+0x160>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800347a:	686b      	ldr	r3, [r5, #4]
 800347c:	6922      	ldr	r2, [r4, #16]
 800347e:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8003482:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8003486:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003488:	6823      	ldr	r3, [r4, #0]
 800348a:	e64e      	b.n	800312a <HAL_RCC_OscConfig+0x72>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800348c:	4a36      	ldr	r2, [pc, #216]	@ (8003568 <HAL_RCC_OscConfig+0x4b0>)
 800348e:	6a21      	ldr	r1, [r4, #32]
 8003490:	68d3      	ldr	r3, [r2, #12]
 8003492:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 8003496:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800349a:	60d3      	str	r3, [r2, #12]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800349c:	6823      	ldr	r3, [r4, #0]
 800349e:	e67a      	b.n	8003196 <HAL_RCC_OscConfig+0xde>
        tickstart = HAL_GetTick();
 80034a0:	f7fd ff68 	bl	8001374 <HAL_GetTick>
 80034a4:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80034a6:	e004      	b.n	80034b2 <HAL_RCC_OscConfig+0x3fa>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034a8:	f7fd ff64 	bl	8001374 <HAL_GetTick>
 80034ac:	1b80      	subs	r0, r0, r6
 80034ae:	2802      	cmp	r0, #2
 80034b0:	d882      	bhi.n	80033b8 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80034b2:	682b      	ldr	r3, [r5, #0]
 80034b4:	0199      	lsls	r1, r3, #6
 80034b6:	d4f7      	bmi.n	80034a8 <HAL_RCC_OscConfig+0x3f0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80034b8:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 80034ba:	4b2c      	ldr	r3, [pc, #176]	@ (800356c <HAL_RCC_OscConfig+0x4b4>)
 80034bc:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80034be:	400b      	ands	r3, r1
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80034c0:	492b      	ldr	r1, [pc, #172]	@ (8003570 <HAL_RCC_OscConfig+0x4b8>)
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80034c2:	4e29      	ldr	r6, [pc, #164]	@ (8003568 <HAL_RCC_OscConfig+0x4b0>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80034c4:	4313      	orrs	r3, r2
 80034c6:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80034c8:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 80034cc:	62ab      	str	r3, [r5, #40]	@ 0x28
 80034ce:	e9d4 320d 	ldrd	r3, r2, [r4, #52]	@ 0x34
 80034d2:	3b01      	subs	r3, #1
 80034d4:	3a01      	subs	r2, #1
 80034d6:	025b      	lsls	r3, r3, #9
 80034d8:	0412      	lsls	r2, r2, #16
 80034da:	b29b      	uxth	r3, r3
 80034dc:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 80034e0:	4313      	orrs	r3, r2
 80034e2:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80034e4:	3a01      	subs	r2, #1
 80034e6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80034ea:	4313      	orrs	r3, r2
 80034ec:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 80034ee:	3a01      	subs	r2, #1
 80034f0:	0612      	lsls	r2, r2, #24
 80034f2:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80034f6:	4313      	orrs	r3, r2
 80034f8:	632b      	str	r3, [r5, #48]	@ 0x30
        __HAL_RCC_PLLFRACN_DISABLE();
 80034fa:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80034fc:	f023 0301 	bic.w	r3, r3, #1
 8003500:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003502:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 8003504:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8003506:	4011      	ands	r1, r2
 8003508:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 800350c:	6369      	str	r1, [r5, #52]	@ 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800350e:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8003510:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8003512:	f023 030c 	bic.w	r3, r3, #12
 8003516:	4313      	orrs	r3, r2
 8003518:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800351a:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 800351c:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800351e:	f023 0302 	bic.w	r3, r3, #2
 8003522:	4313      	orrs	r3, r2
 8003524:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003526:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8003528:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800352c:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800352e:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8003530:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003534:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003536:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8003538:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800353c:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_ENABLE();
 800353e:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8003540:	f043 0301 	orr.w	r3, r3, #1
 8003544:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLL_ENABLE();
 8003546:	682b      	ldr	r3, [r5, #0]
 8003548:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800354c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800354e:	f7fd ff11 	bl	8001374 <HAL_GetTick>
 8003552:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003554:	6833      	ldr	r3, [r6, #0]
 8003556:	019a      	lsls	r2, r3, #6
 8003558:	f53f ae56 	bmi.w	8003208 <HAL_RCC_OscConfig+0x150>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800355c:	f7fd ff0a 	bl	8001374 <HAL_GetTick>
 8003560:	1b00      	subs	r0, r0, r4
 8003562:	2802      	cmp	r0, #2
 8003564:	d9f6      	bls.n	8003554 <HAL_RCC_OscConfig+0x49c>
 8003566:	e727      	b.n	80033b8 <HAL_RCC_OscConfig+0x300>
 8003568:	58024400 	.word	0x58024400
 800356c:	fffffc0c 	.word	0xfffffc0c
 8003570:	ffff0007 	.word	0xffff0007
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003574:	2b01      	cmp	r3, #1
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003576:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003578:	6b28      	ldr	r0, [r5, #48]	@ 0x30
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800357a:	f43f aea4 	beq.w	80032c6 <HAL_RCC_OscConfig+0x20e>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800357e:	f002 0303 	and.w	r3, r2, #3
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003582:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8003584:	428b      	cmp	r3, r1
 8003586:	f47f ae9e 	bne.w	80032c6 <HAL_RCC_OscConfig+0x20e>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800358a:	f3c2 1205 	ubfx	r2, r2, #4, #6
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800358e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8003590:	429a      	cmp	r2, r3
 8003592:	f47f ae98 	bne.w	80032c6 <HAL_RCC_OscConfig+0x20e>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003596:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8003598:	f3c0 0208 	ubfx	r2, r0, #0, #9
 800359c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800359e:	429a      	cmp	r2, r3
 80035a0:	f47f ae91 	bne.w	80032c6 <HAL_RCC_OscConfig+0x20e>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80035a4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80035a6:	f3c0 2246 	ubfx	r2, r0, #9, #7
 80035aa:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80035ac:	429a      	cmp	r2, r3
 80035ae:	f47f ae8a 	bne.w	80032c6 <HAL_RCC_OscConfig+0x20e>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80035b2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80035b4:	f3c0 4206 	ubfx	r2, r0, #16, #7
 80035b8:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80035ba:	429a      	cmp	r2, r3
 80035bc:	f47f ae83 	bne.w	80032c6 <HAL_RCC_OscConfig+0x20e>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80035c0:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80035c2:	f3c0 6006 	ubfx	r0, r0, #24, #7
 80035c6:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80035c8:	4298      	cmp	r0, r3
 80035ca:	f47f ae7c 	bne.w	80032c6 <HAL_RCC_OscConfig+0x20e>
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80035ce:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80035d0:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80035d2:	f3c3 03cc 	ubfx	r3, r3, #3, #13
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80035d6:	429a      	cmp	r2, r3
 80035d8:	f43f ae16 	beq.w	8003208 <HAL_RCC_OscConfig+0x150>
          __HAL_RCC_PLLFRACN_DISABLE();
 80035dc:	4a2d      	ldr	r2, [pc, #180]	@ (8003694 <HAL_RCC_OscConfig+0x5dc>)
 80035de:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80035e0:	f023 0301 	bic.w	r3, r3, #1
 80035e4:	62d3      	str	r3, [r2, #44]	@ 0x2c
          tickstart = HAL_GetTick();
 80035e6:	f7fd fec5 	bl	8001374 <HAL_GetTick>
 80035ea:	4605      	mov	r5, r0
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80035ec:	f7fd fec2 	bl	8001374 <HAL_GetTick>
 80035f0:	42a8      	cmp	r0, r5
 80035f2:	d0fb      	beq.n	80035ec <HAL_RCC_OscConfig+0x534>
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80035f4:	4a27      	ldr	r2, [pc, #156]	@ (8003694 <HAL_RCC_OscConfig+0x5dc>)
 80035f6:	4b28      	ldr	r3, [pc, #160]	@ (8003698 <HAL_RCC_OscConfig+0x5e0>)
 80035f8:	6b50      	ldr	r0, [r2, #52]	@ 0x34
 80035fa:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80035fc:	4003      	ands	r3, r0
 80035fe:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8003602:	6353      	str	r3, [r2, #52]	@ 0x34
          __HAL_RCC_PLLFRACN_ENABLE();
 8003604:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003606:	f043 0301 	orr.w	r3, r3, #1
 800360a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800360c:	e5fc      	b.n	8003208 <HAL_RCC_OscConfig+0x150>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800360e:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8003612:	601a      	str	r2, [r3, #0]
 8003614:	681a      	ldr	r2, [r3, #0]
 8003616:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800361a:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800361c:	e574      	b.n	8003108 <HAL_RCC_OscConfig+0x50>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800361e:	4d1d      	ldr	r5, [pc, #116]	@ (8003694 <HAL_RCC_OscConfig+0x5dc>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003620:	f241 3788 	movw	r7, #5000	@ 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003624:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8003626:	f023 0301 	bic.w	r3, r3, #1
 800362a:	672b      	str	r3, [r5, #112]	@ 0x70
 800362c:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 800362e:	f023 0304 	bic.w	r3, r3, #4
 8003632:	672b      	str	r3, [r5, #112]	@ 0x70
      tickstart = HAL_GetTick();
 8003634:	f7fd fe9e 	bl	8001374 <HAL_GetTick>
 8003638:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800363a:	e005      	b.n	8003648 <HAL_RCC_OscConfig+0x590>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800363c:	f7fd fe9a 	bl	8001374 <HAL_GetTick>
 8003640:	1b80      	subs	r0, r0, r6
 8003642:	42b8      	cmp	r0, r7
 8003644:	f63f aeb8 	bhi.w	80033b8 <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003648:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 800364a:	0798      	lsls	r0, r3, #30
 800364c:	d4f6      	bmi.n	800363c <HAL_RCC_OscConfig+0x584>
 800364e:	e5d7      	b.n	8003200 <HAL_RCC_OscConfig+0x148>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003650:	68eb      	ldr	r3, [r5, #12]
 8003652:	6a22      	ldr	r2, [r4, #32]
 8003654:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 8003658:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800365c:	60eb      	str	r3, [r5, #12]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800365e:	6823      	ldr	r3, [r4, #0]
 8003660:	e599      	b.n	8003196 <HAL_RCC_OscConfig+0xde>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003662:	4a0c      	ldr	r2, [pc, #48]	@ (8003694 <HAL_RCC_OscConfig+0x5dc>)
 8003664:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8003666:	f043 0301 	orr.w	r3, r3, #1
 800366a:	6713      	str	r3, [r2, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800366c:	e67b      	b.n	8003366 <HAL_RCC_OscConfig+0x2ae>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800366e:	4a09      	ldr	r2, [pc, #36]	@ (8003694 <HAL_RCC_OscConfig+0x5dc>)
 8003670:	6853      	ldr	r3, [r2, #4]
 8003672:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003676:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800367a:	6053      	str	r3, [r2, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800367c:	6823      	ldr	r3, [r4, #0]
 800367e:	e58a      	b.n	8003196 <HAL_RCC_OscConfig+0xde>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003680:	f042 0204 	orr.w	r2, r2, #4
 8003684:	671a      	str	r2, [r3, #112]	@ 0x70
 8003686:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003688:	f042 0201 	orr.w	r2, r2, #1
 800368c:	671a      	str	r2, [r3, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800368e:	e66a      	b.n	8003366 <HAL_RCC_OscConfig+0x2ae>
    return HAL_ERROR;
 8003690:	2001      	movs	r0, #1
}
 8003692:	4770      	bx	lr
 8003694:	58024400 	.word	0x58024400
 8003698:	ffff0007 	.word	0xffff0007

0800369c <HAL_RCC_GetSysClockFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800369c:	4a3f      	ldr	r2, [pc, #252]	@ (800379c <HAL_RCC_GetSysClockFreq+0x100>)
 800369e:	6913      	ldr	r3, [r2, #16]
 80036a0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80036a4:	2b10      	cmp	r3, #16
 80036a6:	d004      	beq.n	80036b2 <HAL_RCC_GetSysClockFreq+0x16>
 80036a8:	2b18      	cmp	r3, #24
 80036aa:	d00d      	beq.n	80036c8 <HAL_RCC_GetSysClockFreq+0x2c>
 80036ac:	b11b      	cbz	r3, 80036b6 <HAL_RCC_GetSysClockFreq+0x1a>
      sysclockfreq = CSI_VALUE;
 80036ae:	483c      	ldr	r0, [pc, #240]	@ (80037a0 <HAL_RCC_GetSysClockFreq+0x104>)
 80036b0:	4770      	bx	lr
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80036b2:	483c      	ldr	r0, [pc, #240]	@ (80037a4 <HAL_RCC_GetSysClockFreq+0x108>)
 80036b4:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80036b6:	6813      	ldr	r3, [r2, #0]
 80036b8:	0699      	lsls	r1, r3, #26
 80036ba:	d548      	bpl.n	800374e <HAL_RCC_GetSysClockFreq+0xb2>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80036bc:	6813      	ldr	r3, [r2, #0]
 80036be:	483a      	ldr	r0, [pc, #232]	@ (80037a8 <HAL_RCC_GetSysClockFreq+0x10c>)
 80036c0:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80036c4:	40d8      	lsrs	r0, r3
 80036c6:	4770      	bx	lr
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80036c8:	6a93      	ldr	r3, [r2, #40]	@ 0x28
{
 80036ca:	b430      	push	{r4, r5}
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80036cc:	6a94      	ldr	r4, [r2, #40]	@ 0x28
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80036ce:	6ad5      	ldr	r5, [r2, #44]	@ 0x2c
      if (pllm != 0U)
 80036d0:	f414 7f7c 	tst.w	r4, #1008	@ 0x3f0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80036d4:	6b51      	ldr	r1, [r2, #52]	@ 0x34
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80036d6:	f3c4 1005 	ubfx	r0, r4, #4, #6
      if (pllm != 0U)
 80036da:	d036      	beq.n	800374a <HAL_RCC_GetSysClockFreq+0xae>
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80036dc:	f3c1 01cc 	ubfx	r1, r1, #3, #13
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80036e0:	f005 0501 	and.w	r5, r5, #1
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80036e4:	f003 0303 	and.w	r3, r3, #3
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80036e8:	ee07 0a90 	vmov	s15, r0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80036ec:	fb05 f101 	mul.w	r1, r5, r1
 80036f0:	2b01      	cmp	r3, #1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80036f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80036f6:	ee06 1a90 	vmov	s13, r1
 80036fa:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
 80036fe:	d002      	beq.n	8003706 <HAL_RCC_GetSysClockFreq+0x6a>
 8003700:	2b02      	cmp	r3, #2
 8003702:	d026      	beq.n	8003752 <HAL_RCC_GetSysClockFreq+0xb6>
 8003704:	b343      	cbz	r3, 8003758 <HAL_RCC_GetSysClockFreq+0xbc>
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003706:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 80037ac <HAL_RCC_GetSysClockFreq+0x110>
 800370a:	ee87 6a27 	vdiv.f32	s12, s14, s15
 800370e:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8003710:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003714:	ee07 3a10 	vmov	s14, r3
 8003718:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800371c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003720:	ee37 7a25 	vadd.f32	s14, s14, s11
 8003724:	ee37 7a26 	vadd.f32	s14, s14, s13
 8003728:	ee27 7a06 	vmul.f32	s14, s14, s12
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800372c:	4b1b      	ldr	r3, [pc, #108]	@ (800379c <HAL_RCC_GetSysClockFreq+0x100>)
 800372e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003730:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8003734:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003736:	ee07 3a90 	vmov	s15, r3
 800373a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800373e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003742:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003746:	ee17 0a90 	vmov	r0, s15
}
 800374a:	bc30      	pop	{r4, r5}
 800374c:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 800374e:	4816      	ldr	r0, [pc, #88]	@ (80037a8 <HAL_RCC_GetSysClockFreq+0x10c>)
}
 8003750:	4770      	bx	lr
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003752:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 80037b0 <HAL_RCC_GetSysClockFreq+0x114>
 8003756:	e7d8      	b.n	800370a <HAL_RCC_GetSysClockFreq+0x6e>
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003758:	6813      	ldr	r3, [r2, #0]
 800375a:	069b      	lsls	r3, r3, #26
 800375c:	d51a      	bpl.n	8003794 <HAL_RCC_GetSysClockFreq+0xf8>
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800375e:	6810      	ldr	r0, [r2, #0]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003760:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003764:	6b13      	ldr	r3, [r2, #48]	@ 0x30
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003766:	4910      	ldr	r1, [pc, #64]	@ (80037a8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003768:	f3c0 02c1 	ubfx	r2, r0, #3, #2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800376c:	f3c3 0308 	ubfx	r3, r3, #0, #9
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003770:	40d1      	lsrs	r1, r2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003772:	ee06 3a10 	vmov	s12, r3
 8003776:	ee05 1a90 	vmov	s11, r1
 800377a:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 800377e:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8003782:	ee36 6a07 	vadd.f32	s12, s12, s14
 8003786:	ee85 7aa7 	vdiv.f32	s14, s11, s15
 800378a:	ee76 7a26 	vadd.f32	s15, s12, s13
 800378e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003792:	e7cb      	b.n	800372c <HAL_RCC_GetSysClockFreq+0x90>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003794:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 80037b4 <HAL_RCC_GetSysClockFreq+0x118>
 8003798:	e7b7      	b.n	800370a <HAL_RCC_GetSysClockFreq+0x6e>
 800379a:	bf00      	nop
 800379c:	58024400 	.word	0x58024400
 80037a0:	003d0900 	.word	0x003d0900
 80037a4:	007a1200 	.word	0x007a1200
 80037a8:	03d09000 	.word	0x03d09000
 80037ac:	4a742400 	.word	0x4a742400
 80037b0:	4af42400 	.word	0x4af42400
 80037b4:	4c742400 	.word	0x4c742400

080037b8 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 80037b8:	2800      	cmp	r0, #0
 80037ba:	f000 810e 	beq.w	80039da <HAL_RCC_ClockConfig+0x222>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80037be:	4a8d      	ldr	r2, [pc, #564]	@ (80039f4 <HAL_RCC_ClockConfig+0x23c>)
 80037c0:	6813      	ldr	r3, [r2, #0]
 80037c2:	f003 030f 	and.w	r3, r3, #15
 80037c6:	428b      	cmp	r3, r1
{
 80037c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80037cc:	4604      	mov	r4, r0
 80037ce:	460d      	mov	r5, r1
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80037d0:	d20c      	bcs.n	80037ec <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037d2:	6813      	ldr	r3, [r2, #0]
 80037d4:	f023 030f 	bic.w	r3, r3, #15
 80037d8:	430b      	orrs	r3, r1
 80037da:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037dc:	6813      	ldr	r3, [r2, #0]
 80037de:	f003 030f 	and.w	r3, r3, #15
 80037e2:	428b      	cmp	r3, r1
 80037e4:	d002      	beq.n	80037ec <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 80037e6:	2001      	movs	r0, #1
}
 80037e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80037ec:	6823      	ldr	r3, [r4, #0]
 80037ee:	0758      	lsls	r0, r3, #29
 80037f0:	d50b      	bpl.n	800380a <HAL_RCC_ClockConfig+0x52>
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80037f2:	4981      	ldr	r1, [pc, #516]	@ (80039f8 <HAL_RCC_ClockConfig+0x240>)
 80037f4:	6920      	ldr	r0, [r4, #16]
 80037f6:	698a      	ldr	r2, [r1, #24]
 80037f8:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 80037fc:	4290      	cmp	r0, r2
 80037fe:	d904      	bls.n	800380a <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003800:	698a      	ldr	r2, [r1, #24]
 8003802:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8003806:	4302      	orrs	r2, r0
 8003808:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800380a:	0719      	lsls	r1, r3, #28
 800380c:	d50b      	bpl.n	8003826 <HAL_RCC_ClockConfig+0x6e>
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800380e:	497a      	ldr	r1, [pc, #488]	@ (80039f8 <HAL_RCC_ClockConfig+0x240>)
 8003810:	6960      	ldr	r0, [r4, #20]
 8003812:	69ca      	ldr	r2, [r1, #28]
 8003814:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8003818:	4290      	cmp	r0, r2
 800381a:	d904      	bls.n	8003826 <HAL_RCC_ClockConfig+0x6e>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800381c:	69ca      	ldr	r2, [r1, #28]
 800381e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8003822:	4302      	orrs	r2, r0
 8003824:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003826:	06da      	lsls	r2, r3, #27
 8003828:	d50b      	bpl.n	8003842 <HAL_RCC_ClockConfig+0x8a>
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800382a:	4973      	ldr	r1, [pc, #460]	@ (80039f8 <HAL_RCC_ClockConfig+0x240>)
 800382c:	69a0      	ldr	r0, [r4, #24]
 800382e:	69ca      	ldr	r2, [r1, #28]
 8003830:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 8003834:	4290      	cmp	r0, r2
 8003836:	d904      	bls.n	8003842 <HAL_RCC_ClockConfig+0x8a>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003838:	69ca      	ldr	r2, [r1, #28]
 800383a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800383e:	4302      	orrs	r2, r0
 8003840:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003842:	069f      	lsls	r7, r3, #26
 8003844:	d50b      	bpl.n	800385e <HAL_RCC_ClockConfig+0xa6>
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003846:	496c      	ldr	r1, [pc, #432]	@ (80039f8 <HAL_RCC_ClockConfig+0x240>)
 8003848:	69e0      	ldr	r0, [r4, #28]
 800384a:	6a0a      	ldr	r2, [r1, #32]
 800384c:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8003850:	4290      	cmp	r0, r2
 8003852:	d904      	bls.n	800385e <HAL_RCC_ClockConfig+0xa6>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003854:	6a0a      	ldr	r2, [r1, #32]
 8003856:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800385a:	4302      	orrs	r2, r0
 800385c:	620a      	str	r2, [r1, #32]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800385e:	079e      	lsls	r6, r3, #30
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003860:	f003 0201 	and.w	r2, r3, #1
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003864:	f140 80ab 	bpl.w	80039be <HAL_RCC_ClockConfig+0x206>
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003868:	4e63      	ldr	r6, [pc, #396]	@ (80039f8 <HAL_RCC_ClockConfig+0x240>)
 800386a:	68e0      	ldr	r0, [r4, #12]
 800386c:	69b1      	ldr	r1, [r6, #24]
 800386e:	f001 010f 	and.w	r1, r1, #15
 8003872:	4288      	cmp	r0, r1
 8003874:	d904      	bls.n	8003880 <HAL_RCC_ClockConfig+0xc8>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003876:	69b1      	ldr	r1, [r6, #24]
 8003878:	f021 010f 	bic.w	r1, r1, #15
 800387c:	4301      	orrs	r1, r0
 800387e:	61b1      	str	r1, [r6, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003880:	2a00      	cmp	r2, #0
 8003882:	d030      	beq.n	80038e6 <HAL_RCC_ClockConfig+0x12e>
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003884:	4a5c      	ldr	r2, [pc, #368]	@ (80039f8 <HAL_RCC_ClockConfig+0x240>)
 8003886:	68a1      	ldr	r1, [r4, #8]
 8003888:	6993      	ldr	r3, [r2, #24]
 800388a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800388e:	430b      	orrs	r3, r1
 8003890:	6193      	str	r3, [r2, #24]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003892:	6861      	ldr	r1, [r4, #4]
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003894:	6813      	ldr	r3, [r2, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003896:	2902      	cmp	r1, #2
 8003898:	f000 80a1 	beq.w	80039de <HAL_RCC_ClockConfig+0x226>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800389c:	2903      	cmp	r1, #3
 800389e:	f000 8098 	beq.w	80039d2 <HAL_RCC_ClockConfig+0x21a>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80038a2:	2901      	cmp	r1, #1
 80038a4:	f000 80a1 	beq.w	80039ea <HAL_RCC_ClockConfig+0x232>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80038a8:	075f      	lsls	r7, r3, #29
 80038aa:	d59c      	bpl.n	80037e6 <HAL_RCC_ClockConfig+0x2e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80038ac:	4e52      	ldr	r6, [pc, #328]	@ (80039f8 <HAL_RCC_ClockConfig+0x240>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038ae:	f241 3888 	movw	r8, #5000	@ 0x1388
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80038b2:	6933      	ldr	r3, [r6, #16]
 80038b4:	f023 0307 	bic.w	r3, r3, #7
 80038b8:	430b      	orrs	r3, r1
 80038ba:	6133      	str	r3, [r6, #16]
    tickstart = HAL_GetTick();
 80038bc:	f7fd fd5a 	bl	8001374 <HAL_GetTick>
 80038c0:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038c2:	e005      	b.n	80038d0 <HAL_RCC_ClockConfig+0x118>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038c4:	f7fd fd56 	bl	8001374 <HAL_GetTick>
 80038c8:	1bc0      	subs	r0, r0, r7
 80038ca:	4540      	cmp	r0, r8
 80038cc:	f200 808b 	bhi.w	80039e6 <HAL_RCC_ClockConfig+0x22e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038d0:	6933      	ldr	r3, [r6, #16]
 80038d2:	6862      	ldr	r2, [r4, #4]
 80038d4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80038d8:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 80038dc:	d1f2      	bne.n	80038c4 <HAL_RCC_ClockConfig+0x10c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038de:	6823      	ldr	r3, [r4, #0]
 80038e0:	079e      	lsls	r6, r3, #30
 80038e2:	d506      	bpl.n	80038f2 <HAL_RCC_ClockConfig+0x13a>
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80038e4:	68e0      	ldr	r0, [r4, #12]
 80038e6:	4944      	ldr	r1, [pc, #272]	@ (80039f8 <HAL_RCC_ClockConfig+0x240>)
 80038e8:	698a      	ldr	r2, [r1, #24]
 80038ea:	f002 020f 	and.w	r2, r2, #15
 80038ee:	4282      	cmp	r2, r0
 80038f0:	d869      	bhi.n	80039c6 <HAL_RCC_ClockConfig+0x20e>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80038f2:	4940      	ldr	r1, [pc, #256]	@ (80039f4 <HAL_RCC_ClockConfig+0x23c>)
 80038f4:	680a      	ldr	r2, [r1, #0]
 80038f6:	f002 020f 	and.w	r2, r2, #15
 80038fa:	42aa      	cmp	r2, r5
 80038fc:	d90a      	bls.n	8003914 <HAL_RCC_ClockConfig+0x15c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038fe:	680a      	ldr	r2, [r1, #0]
 8003900:	f022 020f 	bic.w	r2, r2, #15
 8003904:	432a      	orrs	r2, r5
 8003906:	600a      	str	r2, [r1, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003908:	680a      	ldr	r2, [r1, #0]
 800390a:	f002 020f 	and.w	r2, r2, #15
 800390e:	42aa      	cmp	r2, r5
 8003910:	f47f af69 	bne.w	80037e6 <HAL_RCC_ClockConfig+0x2e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003914:	0758      	lsls	r0, r3, #29
 8003916:	d50b      	bpl.n	8003930 <HAL_RCC_ClockConfig+0x178>
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003918:	4937      	ldr	r1, [pc, #220]	@ (80039f8 <HAL_RCC_ClockConfig+0x240>)
 800391a:	6920      	ldr	r0, [r4, #16]
 800391c:	698a      	ldr	r2, [r1, #24]
 800391e:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8003922:	4290      	cmp	r0, r2
 8003924:	d204      	bcs.n	8003930 <HAL_RCC_ClockConfig+0x178>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003926:	698a      	ldr	r2, [r1, #24]
 8003928:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800392c:	4302      	orrs	r2, r0
 800392e:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003930:	0719      	lsls	r1, r3, #28
 8003932:	d50b      	bpl.n	800394c <HAL_RCC_ClockConfig+0x194>
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003934:	4930      	ldr	r1, [pc, #192]	@ (80039f8 <HAL_RCC_ClockConfig+0x240>)
 8003936:	6960      	ldr	r0, [r4, #20]
 8003938:	69ca      	ldr	r2, [r1, #28]
 800393a:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 800393e:	4290      	cmp	r0, r2
 8003940:	d204      	bcs.n	800394c <HAL_RCC_ClockConfig+0x194>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003942:	69ca      	ldr	r2, [r1, #28]
 8003944:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8003948:	4302      	orrs	r2, r0
 800394a:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800394c:	06da      	lsls	r2, r3, #27
 800394e:	d50b      	bpl.n	8003968 <HAL_RCC_ClockConfig+0x1b0>
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003950:	4929      	ldr	r1, [pc, #164]	@ (80039f8 <HAL_RCC_ClockConfig+0x240>)
 8003952:	69a0      	ldr	r0, [r4, #24]
 8003954:	69ca      	ldr	r2, [r1, #28]
 8003956:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 800395a:	4290      	cmp	r0, r2
 800395c:	d204      	bcs.n	8003968 <HAL_RCC_ClockConfig+0x1b0>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800395e:	69ca      	ldr	r2, [r1, #28]
 8003960:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003964:	4302      	orrs	r2, r0
 8003966:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003968:	069b      	lsls	r3, r3, #26
 800396a:	d50b      	bpl.n	8003984 <HAL_RCC_ClockConfig+0x1cc>
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800396c:	4a22      	ldr	r2, [pc, #136]	@ (80039f8 <HAL_RCC_ClockConfig+0x240>)
 800396e:	69e1      	ldr	r1, [r4, #28]
 8003970:	6a13      	ldr	r3, [r2, #32]
 8003972:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003976:	4299      	cmp	r1, r3
 8003978:	d204      	bcs.n	8003984 <HAL_RCC_ClockConfig+0x1cc>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800397a:	6a13      	ldr	r3, [r2, #32]
 800397c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003980:	430b      	orrs	r3, r1
 8003982:	6213      	str	r3, [r2, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003984:	f7ff fe8a 	bl	800369c <HAL_RCC_GetSysClockFreq>
 8003988:	4a1b      	ldr	r2, [pc, #108]	@ (80039f8 <HAL_RCC_ClockConfig+0x240>)
 800398a:	4603      	mov	r3, r0
 800398c:	481b      	ldr	r0, [pc, #108]	@ (80039fc <HAL_RCC_ClockConfig+0x244>)
 800398e:	6991      	ldr	r1, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003990:	6992      	ldr	r2, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003992:	f3c1 2103 	ubfx	r1, r1, #8, #4
  SystemCoreClock = common_system_clock;
 8003996:	4d1a      	ldr	r5, [pc, #104]	@ (8003a00 <HAL_RCC_ClockConfig+0x248>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003998:	f002 020f 	and.w	r2, r2, #15
 800399c:	4c19      	ldr	r4, [pc, #100]	@ (8003a04 <HAL_RCC_ClockConfig+0x24c>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800399e:	5c41      	ldrb	r1, [r0, r1]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80039a0:	5c82      	ldrb	r2, [r0, r2]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80039a2:	f001 011f 	and.w	r1, r1, #31
  halstatus = HAL_InitTick(uwTickPrio);
 80039a6:	4818      	ldr	r0, [pc, #96]	@ (8003a08 <HAL_RCC_ClockConfig+0x250>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80039a8:	f002 021f 	and.w	r2, r2, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80039ac:	40cb      	lsrs	r3, r1
  halstatus = HAL_InitTick(uwTickPrio);
 80039ae:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = common_system_clock;
 80039b0:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80039b2:	40d3      	lsrs	r3, r2
 80039b4:	6023      	str	r3, [r4, #0]
}
 80039b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick(uwTickPrio);
 80039ba:	f7fd bc79 	b.w	80012b0 <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80039be:	2a00      	cmp	r2, #0
 80039c0:	f47f af60 	bne.w	8003884 <HAL_RCC_ClockConfig+0xcc>
 80039c4:	e795      	b.n	80038f2 <HAL_RCC_ClockConfig+0x13a>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039c6:	698a      	ldr	r2, [r1, #24]
 80039c8:	f022 020f 	bic.w	r2, r2, #15
 80039cc:	4302      	orrs	r2, r0
 80039ce:	618a      	str	r2, [r1, #24]
 80039d0:	e78f      	b.n	80038f2 <HAL_RCC_ClockConfig+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80039d2:	019a      	lsls	r2, r3, #6
 80039d4:	f53f af6a 	bmi.w	80038ac <HAL_RCC_ClockConfig+0xf4>
 80039d8:	e705      	b.n	80037e6 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 80039da:	2001      	movs	r0, #1
}
 80039dc:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80039de:	0398      	lsls	r0, r3, #14
 80039e0:	f53f af64 	bmi.w	80038ac <HAL_RCC_ClockConfig+0xf4>
 80039e4:	e6ff      	b.n	80037e6 <HAL_RCC_ClockConfig+0x2e>
        return HAL_TIMEOUT;
 80039e6:	2003      	movs	r0, #3
 80039e8:	e6fe      	b.n	80037e8 <HAL_RCC_ClockConfig+0x30>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80039ea:	05db      	lsls	r3, r3, #23
 80039ec:	f53f af5e 	bmi.w	80038ac <HAL_RCC_ClockConfig+0xf4>
 80039f0:	e6f9      	b.n	80037e6 <HAL_RCC_ClockConfig+0x2e>
 80039f2:	bf00      	nop
 80039f4:	52002000 	.word	0x52002000
 80039f8:	58024400 	.word	0x58024400
 80039fc:	08005e14 	.word	0x08005e14
 8003a00:	24000004 	.word	0x24000004
 8003a04:	24000000 	.word	0x24000000
 8003a08:	2400000c 	.word	0x2400000c

08003a0c <HAL_RCC_GetHCLKFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003a0c:	4a18      	ldr	r2, [pc, #96]	@ (8003a70 <HAL_RCC_GetHCLKFreq+0x64>)
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a0e:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003a10:	6913      	ldr	r3, [r2, #16]
 8003a12:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003a16:	2b10      	cmp	r3, #16
 8003a18:	d019      	beq.n	8003a4e <HAL_RCC_GetHCLKFreq+0x42>
 8003a1a:	2b18      	cmp	r3, #24
 8003a1c:	d022      	beq.n	8003a64 <HAL_RCC_GetHCLKFreq+0x58>
 8003a1e:	b1c3      	cbz	r3, 8003a52 <HAL_RCC_GetHCLKFreq+0x46>
      sysclockfreq = CSI_VALUE;
 8003a20:	4b14      	ldr	r3, [pc, #80]	@ (8003a74 <HAL_RCC_GetHCLKFreq+0x68>)
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003a22:	4913      	ldr	r1, [pc, #76]	@ (8003a70 <HAL_RCC_GetHCLKFreq+0x64>)
 8003a24:	4814      	ldr	r0, [pc, #80]	@ (8003a78 <HAL_RCC_GetHCLKFreq+0x6c>)
 8003a26:	698a      	ldr	r2, [r1, #24]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003a28:	6989      	ldr	r1, [r1, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003a2a:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003a2e:	4c13      	ldr	r4, [pc, #76]	@ (8003a7c <HAL_RCC_GetHCLKFreq+0x70>)
 8003a30:	f001 010f 	and.w	r1, r1, #15
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003a34:	4d12      	ldr	r5, [pc, #72]	@ (8003a80 <HAL_RCC_GetHCLKFreq+0x74>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003a36:	5c82      	ldrb	r2, [r0, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003a38:	5c40      	ldrb	r0, [r0, r1]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003a3a:	f002 021f 	and.w	r2, r2, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003a3e:	f000 001f 	and.w	r0, r0, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003a42:	40d3      	lsrs	r3, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003a44:	fa23 f000 	lsr.w	r0, r3, r0
  SystemCoreClock = common_system_clock;
 8003a48:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003a4a:	6020      	str	r0, [r4, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 8003a4c:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003a4e:	4b0d      	ldr	r3, [pc, #52]	@ (8003a84 <HAL_RCC_GetHCLKFreq+0x78>)
 8003a50:	e7e7      	b.n	8003a22 <HAL_RCC_GetHCLKFreq+0x16>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003a52:	6813      	ldr	r3, [r2, #0]
 8003a54:	069b      	lsls	r3, r3, #26
 8003a56:	d509      	bpl.n	8003a6c <HAL_RCC_GetHCLKFreq+0x60>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003a58:	6812      	ldr	r2, [r2, #0]
 8003a5a:	4b0b      	ldr	r3, [pc, #44]	@ (8003a88 <HAL_RCC_GetHCLKFreq+0x7c>)
 8003a5c:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8003a60:	40d3      	lsrs	r3, r2
 8003a62:	e7de      	b.n	8003a22 <HAL_RCC_GetHCLKFreq+0x16>
 8003a64:	f7ff fab6 	bl	8002fd4 <HAL_RCC_GetSysClockFreq.part.0>
 8003a68:	4603      	mov	r3, r0
 8003a6a:	e7da      	b.n	8003a22 <HAL_RCC_GetHCLKFreq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003a6c:	4b06      	ldr	r3, [pc, #24]	@ (8003a88 <HAL_RCC_GetHCLKFreq+0x7c>)
 8003a6e:	e7d8      	b.n	8003a22 <HAL_RCC_GetHCLKFreq+0x16>
 8003a70:	58024400 	.word	0x58024400
 8003a74:	003d0900 	.word	0x003d0900
 8003a78:	08005e14 	.word	0x08005e14
 8003a7c:	24000000 	.word	0x24000000
 8003a80:	24000004 	.word	0x24000004
 8003a84:	007a1200 	.word	0x007a1200
 8003a88:	03d09000 	.word	0x03d09000

08003a8c <HAL_RCC_GetPCLK1Freq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003a8c:	4a1c      	ldr	r2, [pc, #112]	@ (8003b00 <HAL_RCC_GetPCLK1Freq+0x74>)
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a8e:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003a90:	6913      	ldr	r3, [r2, #16]
 8003a92:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003a96:	2b10      	cmp	r3, #16
 8003a98:	d020      	beq.n	8003adc <HAL_RCC_GetPCLK1Freq+0x50>
 8003a9a:	2b18      	cmp	r3, #24
 8003a9c:	d029      	beq.n	8003af2 <HAL_RCC_GetPCLK1Freq+0x66>
 8003a9e:	b1fb      	cbz	r3, 8003ae0 <HAL_RCC_GetPCLK1Freq+0x54>
      sysclockfreq = CSI_VALUE;
 8003aa0:	4b18      	ldr	r3, [pc, #96]	@ (8003b04 <HAL_RCC_GetPCLK1Freq+0x78>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003aa2:	4a17      	ldr	r2, [pc, #92]	@ (8003b00 <HAL_RCC_GetPCLK1Freq+0x74>)
 8003aa4:	4918      	ldr	r1, [pc, #96]	@ (8003b08 <HAL_RCC_GetPCLK1Freq+0x7c>)
 8003aa6:	6990      	ldr	r0, [r2, #24]
  SystemCoreClock = common_system_clock;
 8003aa8:	4d18      	ldr	r5, [pc, #96]	@ (8003b0c <HAL_RCC_GetPCLK1Freq+0x80>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003aaa:	f3c0 2003 	ubfx	r0, r0, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003aae:	4c18      	ldr	r4, [pc, #96]	@ (8003b10 <HAL_RCC_GetPCLK1Freq+0x84>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003ab0:	5c08      	ldrb	r0, [r1, r0]
 8003ab2:	f000 001f 	and.w	r0, r0, #31
 8003ab6:	40c3      	lsrs	r3, r0
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003ab8:	6990      	ldr	r0, [r2, #24]
 8003aba:	f000 000f 	and.w	r0, r0, #15
  SystemCoreClock = common_system_clock;
 8003abe:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003ac0:	5c08      	ldrb	r0, [r1, r0]
 8003ac2:	f000 001f 	and.w	r0, r0, #31
 8003ac6:	40c3      	lsrs	r3, r0
 8003ac8:	6023      	str	r3, [r4, #0]
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8003aca:	69d2      	ldr	r2, [r2, #28]
 8003acc:	f3c2 1202 	ubfx	r2, r2, #4, #3
 8003ad0:	5c88      	ldrb	r0, [r1, r2]
 8003ad2:	f000 001f 	and.w	r0, r0, #31
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8003ad6:	fa23 f000 	lsr.w	r0, r3, r0
 8003ada:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003adc:	4b0d      	ldr	r3, [pc, #52]	@ (8003b14 <HAL_RCC_GetPCLK1Freq+0x88>)
 8003ade:	e7e0      	b.n	8003aa2 <HAL_RCC_GetPCLK1Freq+0x16>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003ae0:	6813      	ldr	r3, [r2, #0]
 8003ae2:	069b      	lsls	r3, r3, #26
 8003ae4:	d509      	bpl.n	8003afa <HAL_RCC_GetPCLK1Freq+0x6e>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003ae6:	6812      	ldr	r2, [r2, #0]
 8003ae8:	4b0b      	ldr	r3, [pc, #44]	@ (8003b18 <HAL_RCC_GetPCLK1Freq+0x8c>)
 8003aea:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8003aee:	40d3      	lsrs	r3, r2
 8003af0:	e7d7      	b.n	8003aa2 <HAL_RCC_GetPCLK1Freq+0x16>
 8003af2:	f7ff fa6f 	bl	8002fd4 <HAL_RCC_GetSysClockFreq.part.0>
 8003af6:	4603      	mov	r3, r0
 8003af8:	e7d3      	b.n	8003aa2 <HAL_RCC_GetPCLK1Freq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003afa:	4b07      	ldr	r3, [pc, #28]	@ (8003b18 <HAL_RCC_GetPCLK1Freq+0x8c>)
 8003afc:	e7d1      	b.n	8003aa2 <HAL_RCC_GetPCLK1Freq+0x16>
 8003afe:	bf00      	nop
 8003b00:	58024400 	.word	0x58024400
 8003b04:	003d0900 	.word	0x003d0900
 8003b08:	08005e14 	.word	0x08005e14
 8003b0c:	24000004 	.word	0x24000004
 8003b10:	24000000 	.word	0x24000000
 8003b14:	007a1200 	.word	0x007a1200
 8003b18:	03d09000 	.word	0x03d09000

08003b1c <HAL_RCC_GetPCLK2Freq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003b1c:	4a1c      	ldr	r2, [pc, #112]	@ (8003b90 <HAL_RCC_GetPCLK2Freq+0x74>)
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b1e:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003b20:	6913      	ldr	r3, [r2, #16]
 8003b22:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003b26:	2b10      	cmp	r3, #16
 8003b28:	d020      	beq.n	8003b6c <HAL_RCC_GetPCLK2Freq+0x50>
 8003b2a:	2b18      	cmp	r3, #24
 8003b2c:	d029      	beq.n	8003b82 <HAL_RCC_GetPCLK2Freq+0x66>
 8003b2e:	b1fb      	cbz	r3, 8003b70 <HAL_RCC_GetPCLK2Freq+0x54>
      sysclockfreq = CSI_VALUE;
 8003b30:	4b18      	ldr	r3, [pc, #96]	@ (8003b94 <HAL_RCC_GetPCLK2Freq+0x78>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003b32:	4a17      	ldr	r2, [pc, #92]	@ (8003b90 <HAL_RCC_GetPCLK2Freq+0x74>)
 8003b34:	4918      	ldr	r1, [pc, #96]	@ (8003b98 <HAL_RCC_GetPCLK2Freq+0x7c>)
 8003b36:	6990      	ldr	r0, [r2, #24]
  SystemCoreClock = common_system_clock;
 8003b38:	4d18      	ldr	r5, [pc, #96]	@ (8003b9c <HAL_RCC_GetPCLK2Freq+0x80>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003b3a:	f3c0 2003 	ubfx	r0, r0, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003b3e:	4c18      	ldr	r4, [pc, #96]	@ (8003ba0 <HAL_RCC_GetPCLK2Freq+0x84>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003b40:	5c08      	ldrb	r0, [r1, r0]
 8003b42:	f000 001f 	and.w	r0, r0, #31
 8003b46:	40c3      	lsrs	r3, r0
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003b48:	6990      	ldr	r0, [r2, #24]
 8003b4a:	f000 000f 	and.w	r0, r0, #15
  SystemCoreClock = common_system_clock;
 8003b4e:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003b50:	5c08      	ldrb	r0, [r1, r0]
 8003b52:	f000 001f 	and.w	r0, r0, #31
 8003b56:	40c3      	lsrs	r3, r0
 8003b58:	6023      	str	r3, [r4, #0]
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003b5a:	69d2      	ldr	r2, [r2, #28]
 8003b5c:	f3c2 2202 	ubfx	r2, r2, #8, #3
 8003b60:	5c88      	ldrb	r0, [r1, r2]
 8003b62:	f000 001f 	and.w	r0, r0, #31
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8003b66:	fa23 f000 	lsr.w	r0, r3, r0
 8003b6a:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003b6c:	4b0d      	ldr	r3, [pc, #52]	@ (8003ba4 <HAL_RCC_GetPCLK2Freq+0x88>)
 8003b6e:	e7e0      	b.n	8003b32 <HAL_RCC_GetPCLK2Freq+0x16>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003b70:	6813      	ldr	r3, [r2, #0]
 8003b72:	069b      	lsls	r3, r3, #26
 8003b74:	d509      	bpl.n	8003b8a <HAL_RCC_GetPCLK2Freq+0x6e>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003b76:	6812      	ldr	r2, [r2, #0]
 8003b78:	4b0b      	ldr	r3, [pc, #44]	@ (8003ba8 <HAL_RCC_GetPCLK2Freq+0x8c>)
 8003b7a:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8003b7e:	40d3      	lsrs	r3, r2
 8003b80:	e7d7      	b.n	8003b32 <HAL_RCC_GetPCLK2Freq+0x16>
 8003b82:	f7ff fa27 	bl	8002fd4 <HAL_RCC_GetSysClockFreq.part.0>
 8003b86:	4603      	mov	r3, r0
 8003b88:	e7d3      	b.n	8003b32 <HAL_RCC_GetPCLK2Freq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003b8a:	4b07      	ldr	r3, [pc, #28]	@ (8003ba8 <HAL_RCC_GetPCLK2Freq+0x8c>)
 8003b8c:	e7d1      	b.n	8003b32 <HAL_RCC_GetPCLK2Freq+0x16>
 8003b8e:	bf00      	nop
 8003b90:	58024400 	.word	0x58024400
 8003b94:	003d0900 	.word	0x003d0900
 8003b98:	08005e14 	.word	0x08005e14
 8003b9c:	24000004 	.word	0x24000004
 8003ba0:	24000000 	.word	0x24000000
 8003ba4:	007a1200 	.word	0x007a1200
 8003ba8:	03d09000 	.word	0x03d09000

08003bac <RCCEx_PLL2_Config.part.0>:
  * @param  Divider  divider parameter to be updated
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
 8003bac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8003bae:	4c36      	ldr	r4, [pc, #216]	@ (8003c88 <RCCEx_PLL2_Config.part.0+0xdc>)
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
 8003bb0:	4606      	mov	r6, r0
 8003bb2:	460f      	mov	r7, r1
    __HAL_RCC_PLL2_DISABLE();
 8003bb4:	6823      	ldr	r3, [r4, #0]
 8003bb6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003bba:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003bbc:	f7fd fbda 	bl	8001374 <HAL_GetTick>
 8003bc0:	4605      	mov	r5, r0

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003bc2:	e004      	b.n	8003bce <RCCEx_PLL2_Config.part.0+0x22>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003bc4:	f7fd fbd6 	bl	8001374 <HAL_GetTick>
 8003bc8:	1b40      	subs	r0, r0, r5
 8003bca:	2802      	cmp	r0, #2
 8003bcc:	d856      	bhi.n	8003c7c <RCCEx_PLL2_Config.part.0+0xd0>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003bce:	6823      	ldr	r3, [r4, #0]
 8003bd0:	011a      	lsls	r2, r3, #4
 8003bd2:	d4f7      	bmi.n	8003bc4 <RCCEx_PLL2_Config.part.0+0x18>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8003bd4:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003bd6:	6832      	ldr	r2, [r6, #0]
 8003bd8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003bdc:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8003be0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003be2:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 8003be6:	3b01      	subs	r3, #1
 8003be8:	3a01      	subs	r2, #1
 8003bea:	025b      	lsls	r3, r3, #9
 8003bec:	0412      	lsls	r2, r2, #16
 8003bee:	b29b      	uxth	r3, r3
 8003bf0:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	6872      	ldr	r2, [r6, #4]
 8003bf8:	3a01      	subs	r2, #1
 8003bfa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003bfe:	4313      	orrs	r3, r2
 8003c00:	6932      	ldr	r2, [r6, #16]
 8003c02:	3a01      	subs	r2, #1
 8003c04:	0612      	lsls	r2, r2, #24
 8003c06:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8003c0a:	4313      	orrs	r3, r2
 8003c0c:	63a3      	str	r3, [r4, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8003c0e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8003c10:	6972      	ldr	r2, [r6, #20]
 8003c12:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8003c16:	4313      	orrs	r3, r2
 8003c18:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8003c1a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8003c1c:	69b3      	ldr	r3, [r6, #24]
 8003c1e:	f022 0220 	bic.w	r2, r2, #32
 8003c22:	431a      	orrs	r2, r3

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8003c24:	4b19      	ldr	r3, [pc, #100]	@ (8003c8c <RCCEx_PLL2_Config.part.0+0xe0>)
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8003c26:	62e2      	str	r2, [r4, #44]	@ 0x2c
    __HAL_RCC_PLL2FRACN_DISABLE();
 8003c28:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8003c2a:	f022 0210 	bic.w	r2, r2, #16
 8003c2e:	62e2      	str	r2, [r4, #44]	@ 0x2c
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8003c30:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8003c32:	69f2      	ldr	r2, [r6, #28]
 8003c34:	400b      	ands	r3, r1
 8003c36:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8003c3a:	63e3      	str	r3, [r4, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8003c3c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8003c3e:	f043 0310 	orr.w	r3, r3, #16
 8003c42:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8003c44:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 8003c46:	b1df      	cbz	r7, 8003c80 <RCCEx_PLL2_Config.part.0+0xd4>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8003c48:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8003c4a:	bf0c      	ite	eq
 8003c4c:	f443 1380 	orreq.w	r3, r3, #1048576	@ 0x100000
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8003c50:	f443 1300 	orrne.w	r3, r3, #2097152	@ 0x200000
 8003c54:	62e3      	str	r3, [r4, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8003c56:	4c0c      	ldr	r4, [pc, #48]	@ (8003c88 <RCCEx_PLL2_Config.part.0+0xdc>)
 8003c58:	6823      	ldr	r3, [r4, #0]
 8003c5a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003c5e:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c60:	f7fd fb88 	bl	8001374 <HAL_GetTick>
 8003c64:	4605      	mov	r5, r0

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003c66:	e004      	b.n	8003c72 <RCCEx_PLL2_Config.part.0+0xc6>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003c68:	f7fd fb84 	bl	8001374 <HAL_GetTick>
 8003c6c:	1b40      	subs	r0, r0, r5
 8003c6e:	2802      	cmp	r0, #2
 8003c70:	d804      	bhi.n	8003c7c <RCCEx_PLL2_Config.part.0+0xd0>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003c72:	6823      	ldr	r3, [r4, #0]
 8003c74:	011b      	lsls	r3, r3, #4
 8003c76:	d5f7      	bpl.n	8003c68 <RCCEx_PLL2_Config.part.0+0xbc>
    }

  }


  return status;
 8003c78:	2000      	movs	r0, #0
}
 8003c7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8003c7c:	2003      	movs	r0, #3
}
 8003c7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8003c80:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003c84:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003c86:	e7e6      	b.n	8003c56 <RCCEx_PLL2_Config.part.0+0xaa>
 8003c88:	58024400 	.word	0x58024400
 8003c8c:	ffff0007 	.word	0xffff0007

08003c90 <RCCEx_PLL3_Config.part.0>:
  * @param  Divider  divider parameter to be updated
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
 8003c90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8003c92:	4c36      	ldr	r4, [pc, #216]	@ (8003d6c <RCCEx_PLL3_Config.part.0+0xdc>)
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
 8003c94:	4606      	mov	r6, r0
 8003c96:	460f      	mov	r7, r1
    __HAL_RCC_PLL3_DISABLE();
 8003c98:	6823      	ldr	r3, [r4, #0]
 8003c9a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c9e:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ca0:	f7fd fb68 	bl	8001374 <HAL_GetTick>
 8003ca4:	4605      	mov	r5, r0
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003ca6:	e004      	b.n	8003cb2 <RCCEx_PLL3_Config.part.0+0x22>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8003ca8:	f7fd fb64 	bl	8001374 <HAL_GetTick>
 8003cac:	1b40      	subs	r0, r0, r5
 8003cae:	2802      	cmp	r0, #2
 8003cb0:	d856      	bhi.n	8003d60 <RCCEx_PLL3_Config.part.0+0xd0>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003cb2:	6823      	ldr	r3, [r4, #0]
 8003cb4:	009a      	lsls	r2, r3, #2
 8003cb6:	d4f7      	bmi.n	8003ca8 <RCCEx_PLL3_Config.part.0+0x18>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8003cb8:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003cba:	6832      	ldr	r2, [r6, #0]
 8003cbc:	f023 737c 	bic.w	r3, r3, #66060288	@ 0x3f00000
 8003cc0:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8003cc4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003cc6:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 8003cca:	3b01      	subs	r3, #1
 8003ccc:	3a01      	subs	r2, #1
 8003cce:	025b      	lsls	r3, r3, #9
 8003cd0:	0412      	lsls	r2, r2, #16
 8003cd2:	b29b      	uxth	r3, r3
 8003cd4:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8003cd8:	4313      	orrs	r3, r2
 8003cda:	6872      	ldr	r2, [r6, #4]
 8003cdc:	3a01      	subs	r2, #1
 8003cde:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003ce2:	4313      	orrs	r3, r2
 8003ce4:	6932      	ldr	r2, [r6, #16]
 8003ce6:	3a01      	subs	r2, #1
 8003ce8:	0612      	lsls	r2, r2, #24
 8003cea:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8003cee:	4313      	orrs	r3, r2
 8003cf0:	6423      	str	r3, [r4, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8003cf2:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8003cf4:	6972      	ldr	r2, [r6, #20]
 8003cf6:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8003cfa:	4313      	orrs	r3, r2
 8003cfc:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8003cfe:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8003d00:	69b3      	ldr	r3, [r6, #24]
 8003d02:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003d06:	431a      	orrs	r2, r3

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8003d08:	4b19      	ldr	r3, [pc, #100]	@ (8003d70 <RCCEx_PLL3_Config.part.0+0xe0>)
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8003d0a:	62e2      	str	r2, [r4, #44]	@ 0x2c
    __HAL_RCC_PLL3FRACN_DISABLE();
 8003d0c:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8003d0e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003d12:	62e2      	str	r2, [r4, #44]	@ 0x2c
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8003d14:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8003d16:	69f2      	ldr	r2, [r6, #28]
 8003d18:	400b      	ands	r3, r1
 8003d1a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8003d1e:	6463      	str	r3, [r4, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8003d20:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8003d22:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d26:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8003d28:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 8003d2a:	b1df      	cbz	r7, 8003d64 <RCCEx_PLL3_Config.part.0+0xd4>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8003d2c:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8003d2e:	bf0c      	ite	eq
 8003d30:	f443 0300 	orreq.w	r3, r3, #8388608	@ 0x800000
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8003d34:	f043 7380 	orrne.w	r3, r3, #16777216	@ 0x1000000
 8003d38:	62e3      	str	r3, [r4, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8003d3a:	4c0c      	ldr	r4, [pc, #48]	@ (8003d6c <RCCEx_PLL3_Config.part.0+0xdc>)
 8003d3c:	6823      	ldr	r3, [r4, #0]
 8003d3e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d42:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d44:	f7fd fb16 	bl	8001374 <HAL_GetTick>
 8003d48:	4605      	mov	r5, r0

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8003d4a:	e004      	b.n	8003d56 <RCCEx_PLL3_Config.part.0+0xc6>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8003d4c:	f7fd fb12 	bl	8001374 <HAL_GetTick>
 8003d50:	1b40      	subs	r0, r0, r5
 8003d52:	2802      	cmp	r0, #2
 8003d54:	d804      	bhi.n	8003d60 <RCCEx_PLL3_Config.part.0+0xd0>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8003d56:	6823      	ldr	r3, [r4, #0]
 8003d58:	009b      	lsls	r3, r3, #2
 8003d5a:	d5f7      	bpl.n	8003d4c <RCCEx_PLL3_Config.part.0+0xbc>
    }

  }


  return status;
 8003d5c:	2000      	movs	r0, #0
}
 8003d5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8003d60:	2003      	movs	r0, #3
}
 8003d62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8003d64:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003d68:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003d6a:	e7e6      	b.n	8003d3a <RCCEx_PLL3_Config.part.0+0xaa>
 8003d6c:	58024400 	.word	0x58024400
 8003d70:	ffff0007 	.word	0xffff0007

08003d74 <HAL_RCCEx_PeriphCLKConfig>:
{
 8003d74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003d78:	e9d0 3200 	ldrd	r3, r2, [r0]
{
 8003d7c:	4604      	mov	r4, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003d7e:	011d      	lsls	r5, r3, #4
 8003d80:	f003 6600 	and.w	r6, r3, #134217728	@ 0x8000000
 8003d84:	d525      	bpl.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
    switch (PeriphClkInit->SpdifrxClockSelection)
 8003d86:	6e81      	ldr	r1, [r0, #104]	@ 0x68
 8003d88:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8003d8c:	f000 8660 	beq.w	8004a50 <HAL_RCCEx_PeriphCLKConfig+0xcdc>
 8003d90:	d814      	bhi.n	8003dbc <HAL_RCCEx_PeriphCLKConfig+0x48>
 8003d92:	2900      	cmp	r1, #0
 8003d94:	f000 86fa 	beq.w	8004b8c <HAL_RCCEx_PeriphCLKConfig+0xe18>
 8003d98:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8003d9c:	f040 8466 	bne.w	800466c <HAL_RCCEx_PeriphCLKConfig+0x8f8>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003da0:	49ad      	ldr	r1, [pc, #692]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003da2:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8003da4:	f001 0103 	and.w	r1, r1, #3
 8003da8:	2903      	cmp	r1, #3
 8003daa:	f000 845f 	beq.w	800466c <HAL_RCCEx_PeriphCLKConfig+0x8f8>
 8003dae:	2102      	movs	r1, #2
 8003db0:	3008      	adds	r0, #8
 8003db2:	f7ff fefb 	bl	8003bac <RCCEx_PLL2_Config.part.0>
 8003db6:	4606      	mov	r6, r0
        break;
 8003db8:	f000 be56 	b.w	8004a68 <HAL_RCCEx_PeriphCLKConfig+0xcf4>
    switch (PeriphClkInit->SpdifrxClockSelection)
 8003dbc:	f5b1 1f40 	cmp.w	r1, #3145728	@ 0x300000
 8003dc0:	f040 8454 	bne.w	800466c <HAL_RCCEx_PeriphCLKConfig+0x8f8>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003dc4:	4da4      	ldr	r5, [pc, #656]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003dc6:	2600      	movs	r6, #0
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003dc8:	6d28      	ldr	r0, [r5, #80]	@ 0x50
 8003dca:	f420 1040 	bic.w	r0, r0, #3145728	@ 0x300000
 8003dce:	4301      	orrs	r1, r0
 8003dd0:	6529      	str	r1, [r5, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003dd2:	05d8      	lsls	r0, r3, #23
 8003dd4:	d50a      	bpl.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x78>
    switch (PeriphClkInit->Sai1ClockSelection)
 8003dd6:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 8003dd8:	2904      	cmp	r1, #4
 8003dda:	d806      	bhi.n	8003dea <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003ddc:	e8df f011 	tbh	[pc, r1, lsl #1]
 8003de0:	064c04a8 	.word	0x064c04a8
 8003de4:	04ad0661 	.word	0x04ad0661
 8003de8:	04ad      	.short	0x04ad
 8003dea:	2601      	movs	r6, #1
 8003dec:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8003dee:	0599      	lsls	r1, r3, #22
 8003df0:	d524      	bpl.n	8003e3c <HAL_RCCEx_PeriphCLKConfig+0xc8>
    switch (PeriphClkInit->Sai23ClockSelection)
 8003df2:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 8003df4:	2980      	cmp	r1, #128	@ 0x80
 8003df6:	f000 8664 	beq.w	8004ac2 <HAL_RCCEx_PeriphCLKConfig+0xd4e>
 8003dfa:	f200 8122 	bhi.w	8004042 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
 8003dfe:	2900      	cmp	r1, #0
 8003e00:	f000 84ac 	beq.w	800475c <HAL_RCCEx_PeriphCLKConfig+0x9e8>
 8003e04:	2940      	cmp	r1, #64	@ 0x40
 8003e06:	f040 8123 	bne.w	8004050 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003e0a:	4993      	ldr	r1, [pc, #588]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003e0c:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8003e0e:	f001 0103 	and.w	r1, r1, #3
 8003e12:	2903      	cmp	r1, #3
 8003e14:	f000 811c 	beq.w	8004050 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
 8003e18:	2100      	movs	r1, #0
 8003e1a:	f104 0008 	add.w	r0, r4, #8
 8003e1e:	f7ff fec5 	bl	8003bac <RCCEx_PLL2_Config.part.0>
 8003e22:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003e24:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8003e28:	2d00      	cmp	r5, #0
 8003e2a:	f040 851b 	bne.w	8004864 <HAL_RCCEx_PeriphCLKConfig+0xaf0>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003e2e:	4f8a      	ldr	r7, [pc, #552]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003e30:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
 8003e32:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8003e34:	f421 71e0 	bic.w	r1, r1, #448	@ 0x1c0
 8003e38:	4301      	orrs	r1, r0
 8003e3a:	6539      	str	r1, [r7, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003e3c:	055f      	lsls	r7, r3, #21
 8003e3e:	d528      	bpl.n	8003e92 <HAL_RCCEx_PeriphCLKConfig+0x11e>
    switch (PeriphClkInit->Sai4AClockSelection)
 8003e40:	f8d4 10a8 	ldr.w	r1, [r4, #168]	@ 0xa8
 8003e44:	f5b1 0f80 	cmp.w	r1, #4194304	@ 0x400000
 8003e48:	f000 864f 	beq.w	8004aea <HAL_RCCEx_PeriphCLKConfig+0xd76>
 8003e4c:	f200 8106 	bhi.w	800405c <HAL_RCCEx_PeriphCLKConfig+0x2e8>
 8003e50:	2900      	cmp	r1, #0
 8003e52:	f000 8463 	beq.w	800471c <HAL_RCCEx_PeriphCLKConfig+0x9a8>
 8003e56:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8003e5a:	f040 8107 	bne.w	800406c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003e5e:	497e      	ldr	r1, [pc, #504]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003e60:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8003e62:	f001 0103 	and.w	r1, r1, #3
 8003e66:	2903      	cmp	r1, #3
 8003e68:	f000 8100 	beq.w	800406c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
 8003e6c:	2100      	movs	r1, #0
 8003e6e:	f104 0008 	add.w	r0, r4, #8
 8003e72:	f7ff fe9b 	bl	8003bac <RCCEx_PLL2_Config.part.0>
 8003e76:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003e78:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8003e7c:	2d00      	cmp	r5, #0
 8003e7e:	f040 84f4 	bne.w	800486a <HAL_RCCEx_PeriphCLKConfig+0xaf6>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003e82:	4f75      	ldr	r7, [pc, #468]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003e84:	f8d4 00a8 	ldr.w	r0, [r4, #168]	@ 0xa8
 8003e88:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8003e8a:	f421 0160 	bic.w	r1, r1, #14680064	@ 0xe00000
 8003e8e:	4301      	orrs	r1, r0
 8003e90:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003e92:	0518      	lsls	r0, r3, #20
 8003e94:	d528      	bpl.n	8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    switch (PeriphClkInit->Sai4BClockSelection)
 8003e96:	f8d4 10ac 	ldr.w	r1, [r4, #172]	@ 0xac
 8003e9a:	f1b1 7f00 	cmp.w	r1, #33554432	@ 0x2000000
 8003e9e:	f000 85ac 	beq.w	80049fa <HAL_RCCEx_PeriphCLKConfig+0xc86>
 8003ea2:	f200 80e6 	bhi.w	8004072 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 8003ea6:	2900      	cmp	r1, #0
 8003ea8:	f000 8425 	beq.w	80046f6 <HAL_RCCEx_PeriphCLKConfig+0x982>
 8003eac:	f1b1 7f80 	cmp.w	r1, #16777216	@ 0x1000000
 8003eb0:	f040 80e7 	bne.w	8004082 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003eb4:	4968      	ldr	r1, [pc, #416]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003eb6:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8003eb8:	f001 0103 	and.w	r1, r1, #3
 8003ebc:	2903      	cmp	r1, #3
 8003ebe:	f000 80e0 	beq.w	8004082 <HAL_RCCEx_PeriphCLKConfig+0x30e>
 8003ec2:	2100      	movs	r1, #0
 8003ec4:	f104 0008 	add.w	r0, r4, #8
 8003ec8:	f7ff fe70 	bl	8003bac <RCCEx_PLL2_Config.part.0>
 8003ecc:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003ece:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8003ed2:	2d00      	cmp	r5, #0
 8003ed4:	f040 84cc 	bne.w	8004870 <HAL_RCCEx_PeriphCLKConfig+0xafc>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003ed8:	4f5f      	ldr	r7, [pc, #380]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003eda:	f8d4 00ac 	ldr.w	r0, [r4, #172]	@ 0xac
 8003ede:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8003ee0:	f021 61e0 	bic.w	r1, r1, #117440512	@ 0x7000000
 8003ee4:	4301      	orrs	r1, r0
 8003ee6:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003ee8:	0199      	lsls	r1, r3, #6
 8003eea:	d518      	bpl.n	8003f1e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    switch (PeriphClkInit->QspiClockSelection)
 8003eec:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 8003eee:	2920      	cmp	r1, #32
 8003ef0:	f000 84ff 	beq.w	80048f2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
 8003ef4:	f200 80c8 	bhi.w	8004088 <HAL_RCCEx_PeriphCLKConfig+0x314>
 8003ef8:	b139      	cbz	r1, 8003f0a <HAL_RCCEx_PeriphCLKConfig+0x196>
 8003efa:	2910      	cmp	r1, #16
 8003efc:	f040 80c7 	bne.w	800408e <HAL_RCCEx_PeriphCLKConfig+0x31a>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f00:	4855      	ldr	r0, [pc, #340]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003f02:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8003f04:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8003f08:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8003f0a:	2d00      	cmp	r5, #0
 8003f0c:	f040 849f 	bne.w	800484e <HAL_RCCEx_PeriphCLKConfig+0xada>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003f10:	4f51      	ldr	r7, [pc, #324]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003f12:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8003f14:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8003f16:	f021 0130 	bic.w	r1, r1, #48	@ 0x30
 8003f1a:	4301      	orrs	r1, r0
 8003f1c:	64f9      	str	r1, [r7, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003f1e:	04df      	lsls	r7, r3, #19
 8003f20:	d526      	bpl.n	8003f70 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
    switch (PeriphClkInit->Spi123ClockSelection)
 8003f22:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 8003f24:	f5b1 5f00 	cmp.w	r1, #8192	@ 0x2000
 8003f28:	f000 857b 	beq.w	8004a22 <HAL_RCCEx_PeriphCLKConfig+0xcae>
 8003f2c:	f200 80b2 	bhi.w	8004094 <HAL_RCCEx_PeriphCLKConfig+0x320>
 8003f30:	2900      	cmp	r1, #0
 8003f32:	f000 83ea 	beq.w	800470a <HAL_RCCEx_PeriphCLKConfig+0x996>
 8003f36:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8003f3a:	f040 80b3 	bne.w	80040a4 <HAL_RCCEx_PeriphCLKConfig+0x330>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003f3e:	4946      	ldr	r1, [pc, #280]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003f40:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8003f42:	f001 0103 	and.w	r1, r1, #3
 8003f46:	2903      	cmp	r1, #3
 8003f48:	f000 80ac 	beq.w	80040a4 <HAL_RCCEx_PeriphCLKConfig+0x330>
 8003f4c:	2100      	movs	r1, #0
 8003f4e:	f104 0008 	add.w	r0, r4, #8
 8003f52:	f7ff fe2b 	bl	8003bac <RCCEx_PLL2_Config.part.0>
 8003f56:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003f58:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8003f5c:	2d00      	cmp	r5, #0
 8003f5e:	f040 848a 	bne.w	8004876 <HAL_RCCEx_PeriphCLKConfig+0xb02>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003f62:	4f3d      	ldr	r7, [pc, #244]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003f64:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 8003f66:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8003f68:	f421 41e0 	bic.w	r1, r1, #28672	@ 0x7000
 8003f6c:	4301      	orrs	r1, r0
 8003f6e:	6539      	str	r1, [r7, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003f70:	0498      	lsls	r0, r3, #18
 8003f72:	d524      	bpl.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0x24a>
    switch (PeriphClkInit->Spi45ClockSelection)
 8003f74:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 8003f76:	f5b1 3f00 	cmp.w	r1, #131072	@ 0x20000
 8003f7a:	f000 8516 	beq.w	80049aa <HAL_RCCEx_PeriphCLKConfig+0xc36>
 8003f7e:	f200 8094 	bhi.w	80040aa <HAL_RCCEx_PeriphCLKConfig+0x336>
 8003f82:	b191      	cbz	r1, 8003faa <HAL_RCCEx_PeriphCLKConfig+0x236>
 8003f84:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 8003f88:	f040 8099 	bne.w	80040be <HAL_RCCEx_PeriphCLKConfig+0x34a>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003f8c:	4932      	ldr	r1, [pc, #200]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003f8e:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8003f90:	f001 0103 	and.w	r1, r1, #3
 8003f94:	2903      	cmp	r1, #3
 8003f96:	f000 8092 	beq.w	80040be <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8003f9a:	2101      	movs	r1, #1
 8003f9c:	f104 0008 	add.w	r0, r4, #8
 8003fa0:	f7ff fe04 	bl	8003bac <RCCEx_PLL2_Config.part.0>
 8003fa4:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003fa6:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8003faa:	2d00      	cmp	r5, #0
 8003fac:	f040 8476 	bne.w	800489c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003fb0:	4f29      	ldr	r7, [pc, #164]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003fb2:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 8003fb4:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8003fb6:	f421 21e0 	bic.w	r1, r1, #458752	@ 0x70000
 8003fba:	4301      	orrs	r1, r0
 8003fbc:	6539      	str	r1, [r7, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003fbe:	0459      	lsls	r1, r3, #17
 8003fc0:	d523      	bpl.n	800400a <HAL_RCCEx_PeriphCLKConfig+0x296>
    switch (PeriphClkInit->Spi6ClockSelection)
 8003fc2:	f8d4 10b0 	ldr.w	r1, [r4, #176]	@ 0xb0
 8003fc6:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
 8003fca:	f000 8502 	beq.w	80049d2 <HAL_RCCEx_PeriphCLKConfig+0xc5e>
 8003fce:	d879      	bhi.n	80040c4 <HAL_RCCEx_PeriphCLKConfig+0x350>
 8003fd0:	b181      	cbz	r1, 8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x280>
 8003fd2:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 8003fd6:	d17d      	bne.n	80040d4 <HAL_RCCEx_PeriphCLKConfig+0x360>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003fd8:	491f      	ldr	r1, [pc, #124]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003fda:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8003fdc:	f001 0103 	and.w	r1, r1, #3
 8003fe0:	2903      	cmp	r1, #3
 8003fe2:	d077      	beq.n	80040d4 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8003fe4:	2101      	movs	r1, #1
 8003fe6:	f104 0008 	add.w	r0, r4, #8
 8003fea:	f7ff fddf 	bl	8003bac <RCCEx_PLL2_Config.part.0>
 8003fee:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003ff0:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8003ff4:	2d00      	cmp	r5, #0
 8003ff6:	f040 8454 	bne.w	80048a2 <HAL_RCCEx_PeriphCLKConfig+0xb2e>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003ffa:	4f17      	ldr	r7, [pc, #92]	@ (8004058 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003ffc:	f8d4 00b0 	ldr.w	r0, [r4, #176]	@ 0xb0
 8004000:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8004002:	f021 41e0 	bic.w	r1, r1, #1879048192	@ 0x70000000
 8004006:	4301      	orrs	r1, r0
 8004008:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800400a:	041f      	lsls	r7, r3, #16
 800400c:	d50d      	bpl.n	800402a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
    switch (PeriphClkInit->FdcanClockSelection)
 800400e:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 8004010:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 8004014:	f000 82e2 	beq.w	80045dc <HAL_RCCEx_PeriphCLKConfig+0x868>
 8004018:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
 800401c:	f000 83f0 	beq.w	8004800 <HAL_RCCEx_PeriphCLKConfig+0xa8c>
 8004020:	2900      	cmp	r1, #0
 8004022:	f000 82e0 	beq.w	80045e6 <HAL_RCCEx_PeriphCLKConfig+0x872>
 8004026:	2601      	movs	r6, #1
 8004028:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800402a:	01d8      	lsls	r0, r3, #7
 800402c:	d55e      	bpl.n	80040ec <HAL_RCCEx_PeriphCLKConfig+0x378>
    switch (PeriphClkInit->FmcClockSelection)
 800402e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8004030:	2903      	cmp	r1, #3
 8004032:	f200 85cd 	bhi.w	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 8004036:	e8df f011 	tbh	[pc, r1, lsl #1]
 800403a:	0055      	.short	0x0055
 800403c:	04930050 	.word	0x04930050
 8004040:	0055      	.short	0x0055
    switch (PeriphClkInit->Sai23ClockSelection)
 8004042:	29c0      	cmp	r1, #192	@ 0xc0
 8004044:	f43f aef0 	beq.w	8003e28 <HAL_RCCEx_PeriphCLKConfig+0xb4>
 8004048:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 800404c:	f43f aeec 	beq.w	8003e28 <HAL_RCCEx_PeriphCLKConfig+0xb4>
 8004050:	2601      	movs	r6, #1
 8004052:	4635      	mov	r5, r6
 8004054:	e6f2      	b.n	8003e3c <HAL_RCCEx_PeriphCLKConfig+0xc8>
 8004056:	bf00      	nop
 8004058:	58024400 	.word	0x58024400
    switch (PeriphClkInit->Sai4AClockSelection)
 800405c:	f5b1 0fc0 	cmp.w	r1, #6291456	@ 0x600000
 8004060:	f43f af0c 	beq.w	8003e7c <HAL_RCCEx_PeriphCLKConfig+0x108>
 8004064:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8004068:	f43f af08 	beq.w	8003e7c <HAL_RCCEx_PeriphCLKConfig+0x108>
 800406c:	2601      	movs	r6, #1
 800406e:	4635      	mov	r5, r6
 8004070:	e70f      	b.n	8003e92 <HAL_RCCEx_PeriphCLKConfig+0x11e>
    switch (PeriphClkInit->Sai4BClockSelection)
 8004072:	f1b1 7f40 	cmp.w	r1, #50331648	@ 0x3000000
 8004076:	f43f af2c 	beq.w	8003ed2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 800407a:	f1b1 6f80 	cmp.w	r1, #67108864	@ 0x4000000
 800407e:	f43f af28 	beq.w	8003ed2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8004082:	2601      	movs	r6, #1
 8004084:	4635      	mov	r5, r6
 8004086:	e72f      	b.n	8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    switch (PeriphClkInit->QspiClockSelection)
 8004088:	2930      	cmp	r1, #48	@ 0x30
 800408a:	f43f af3e 	beq.w	8003f0a <HAL_RCCEx_PeriphCLKConfig+0x196>
 800408e:	2601      	movs	r6, #1
 8004090:	4635      	mov	r5, r6
 8004092:	e744      	b.n	8003f1e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    switch (PeriphClkInit->Spi123ClockSelection)
 8004094:	f5b1 5f40 	cmp.w	r1, #12288	@ 0x3000
 8004098:	f43f af60 	beq.w	8003f5c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800409c:	f5b1 4f80 	cmp.w	r1, #16384	@ 0x4000
 80040a0:	f43f af5c 	beq.w	8003f5c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80040a4:	2601      	movs	r6, #1
 80040a6:	4635      	mov	r5, r6
 80040a8:	e762      	b.n	8003f70 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
    switch (PeriphClkInit->Spi45ClockSelection)
 80040aa:	f421 3080 	bic.w	r0, r1, #65536	@ 0x10000
 80040ae:	f5b0 2f80 	cmp.w	r0, #262144	@ 0x40000
 80040b2:	f43f af7a 	beq.w	8003faa <HAL_RCCEx_PeriphCLKConfig+0x236>
 80040b6:	f5b1 3f40 	cmp.w	r1, #196608	@ 0x30000
 80040ba:	f43f af76 	beq.w	8003faa <HAL_RCCEx_PeriphCLKConfig+0x236>
 80040be:	2601      	movs	r6, #1
 80040c0:	4635      	mov	r5, r6
 80040c2:	e77c      	b.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0x24a>
    switch (PeriphClkInit->Spi6ClockSelection)
 80040c4:	f021 5080 	bic.w	r0, r1, #268435456	@ 0x10000000
 80040c8:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 80040cc:	d092      	beq.n	8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x280>
 80040ce:	f1b1 5f40 	cmp.w	r1, #805306368	@ 0x30000000
 80040d2:	d08f      	beq.n	8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x280>
 80040d4:	2601      	movs	r6, #1
 80040d6:	4635      	mov	r5, r6
 80040d8:	e797      	b.n	800400a <HAL_RCCEx_PeriphCLKConfig+0x296>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80040da:	4837      	ldr	r0, [pc, #220]	@ (80041b8 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 80040dc:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 80040de:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 80040e2:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 80040e4:	2d00      	cmp	r5, #0
 80040e6:	f000 83b5 	beq.w	8004854 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 80040ea:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80040ec:	0259      	lsls	r1, r3, #9
 80040ee:	f100 82c0 	bmi.w	8004672 <HAL_RCCEx_PeriphCLKConfig+0x8fe>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80040f2:	07df      	lsls	r7, r3, #31
 80040f4:	d52f      	bpl.n	8004156 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
    switch (PeriphClkInit->Usart16ClockSelection)
 80040f6:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
 80040f8:	2928      	cmp	r1, #40	@ 0x28
 80040fa:	d82a      	bhi.n	8004152 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 80040fc:	e8df f011 	tbh	[pc, r1, lsl #1]
 8004100:	002902ab 	.word	0x002902ab
 8004104:	00290029 	.word	0x00290029
 8004108:	00290029 	.word	0x00290029
 800410c:	00290029 	.word	0x00290029
 8004110:	0029029c 	.word	0x0029029c
 8004114:	00290029 	.word	0x00290029
 8004118:	00290029 	.word	0x00290029
 800411c:	00290029 	.word	0x00290029
 8004120:	0029052d 	.word	0x0029052d
 8004124:	00290029 	.word	0x00290029
 8004128:	00290029 	.word	0x00290029
 800412c:	00290029 	.word	0x00290029
 8004130:	002902ab 	.word	0x002902ab
 8004134:	00290029 	.word	0x00290029
 8004138:	00290029 	.word	0x00290029
 800413c:	00290029 	.word	0x00290029
 8004140:	002902ab 	.word	0x002902ab
 8004144:	00290029 	.word	0x00290029
 8004148:	00290029 	.word	0x00290029
 800414c:	00290029 	.word	0x00290029
 8004150:	02ab      	.short	0x02ab
 8004152:	2601      	movs	r6, #1
 8004154:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004156:	0798      	lsls	r0, r3, #30
 8004158:	d51e      	bpl.n	8004198 <HAL_RCCEx_PeriphCLKConfig+0x424>
    switch (PeriphClkInit->Usart234578ClockSelection)
 800415a:	6fa1      	ldr	r1, [r4, #120]	@ 0x78
 800415c:	2905      	cmp	r1, #5
 800415e:	f200 851c 	bhi.w	8004b9a <HAL_RCCEx_PeriphCLKConfig+0xe26>
 8004162:	e8df f011 	tbh	[pc, r1, lsl #1]
 8004166:	0015      	.short	0x0015
 8004168:	04e80006 	.word	0x04e80006
 800416c:	00150015 	.word	0x00150015
 8004170:	0015      	.short	0x0015
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004172:	4911      	ldr	r1, [pc, #68]	@ (80041b8 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8004174:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004176:	f001 0103 	and.w	r1, r1, #3
 800417a:	2903      	cmp	r1, #3
 800417c:	f000 850d 	beq.w	8004b9a <HAL_RCCEx_PeriphCLKConfig+0xe26>
 8004180:	2101      	movs	r1, #1
 8004182:	f104 0008 	add.w	r0, r4, #8
 8004186:	f7ff fd11 	bl	8003bac <RCCEx_PLL2_Config.part.0>
 800418a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800418c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8004190:	2d00      	cmp	r5, #0
 8004192:	f000 837b 	beq.w	800488c <HAL_RCCEx_PeriphCLKConfig+0xb18>
 8004196:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004198:	0759      	lsls	r1, r3, #29
 800419a:	d522      	bpl.n	80041e2 <HAL_RCCEx_PeriphCLKConfig+0x46e>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800419c:	f8d4 1094 	ldr.w	r1, [r4, #148]	@ 0x94
 80041a0:	2905      	cmp	r1, #5
 80041a2:	f200 84fe 	bhi.w	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0xe2e>
 80041a6:	e8df f011 	tbh	[pc, r1, lsl #1]
 80041aa:	0018      	.short	0x0018
 80041ac:	04b40009 	.word	0x04b40009
 80041b0:	00180018 	.word	0x00180018
 80041b4:	0018      	.short	0x0018
 80041b6:	bf00      	nop
 80041b8:	58024400 	.word	0x58024400
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80041bc:	49b0      	ldr	r1, [pc, #704]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 80041be:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80041c0:	f001 0103 	and.w	r1, r1, #3
 80041c4:	2903      	cmp	r1, #3
 80041c6:	f000 84ec 	beq.w	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0xe2e>
 80041ca:	2101      	movs	r1, #1
 80041cc:	f104 0008 	add.w	r0, r4, #8
 80041d0:	f7ff fcec 	bl	8003bac <RCCEx_PLL2_Config.part.0>
 80041d4:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80041d6:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80041da:	2d00      	cmp	r5, #0
 80041dc:	f000 8364 	beq.w	80048a8 <HAL_RCCEx_PeriphCLKConfig+0xb34>
 80041e0:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80041e2:	069f      	lsls	r7, r3, #26
 80041e4:	d526      	bpl.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0x4c0>
    switch (PeriphClkInit->Lptim1ClockSelection)
 80041e6:	f8d4 1090 	ldr.w	r1, [r4, #144]	@ 0x90
 80041ea:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
 80041ee:	f000 836e 	beq.w	80048ce <HAL_RCCEx_PeriphCLKConfig+0xb5a>
 80041f2:	f200 8194 	bhi.w	800451e <HAL_RCCEx_PeriphCLKConfig+0x7aa>
 80041f6:	b191      	cbz	r1, 800421e <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 80041f8:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 80041fc:	f040 8199 	bne.w	8004532 <HAL_RCCEx_PeriphCLKConfig+0x7be>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004200:	499f      	ldr	r1, [pc, #636]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8004202:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004204:	f001 0103 	and.w	r1, r1, #3
 8004208:	2903      	cmp	r1, #3
 800420a:	f000 8192 	beq.w	8004532 <HAL_RCCEx_PeriphCLKConfig+0x7be>
 800420e:	2100      	movs	r1, #0
 8004210:	f104 0008 	add.w	r0, r4, #8
 8004214:	f7ff fcca 	bl	8003bac <RCCEx_PLL2_Config.part.0>
 8004218:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800421a:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800421e:	2d00      	cmp	r5, #0
 8004220:	f040 834b 	bne.w	80048ba <HAL_RCCEx_PeriphCLKConfig+0xb46>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004224:	4f96      	ldr	r7, [pc, #600]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8004226:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 800422a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800422c:	f021 41e0 	bic.w	r1, r1, #1879048192	@ 0x70000000
 8004230:	4301      	orrs	r1, r0
 8004232:	6579      	str	r1, [r7, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004234:	0658      	lsls	r0, r3, #25
 8004236:	d526      	bpl.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0x512>
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004238:	f8d4 109c 	ldr.w	r1, [r4, #156]	@ 0x9c
 800423c:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 8004240:	f000 83a1 	beq.w	8004986 <HAL_RCCEx_PeriphCLKConfig+0xc12>
 8004244:	f200 8178 	bhi.w	8004538 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
 8004248:	b191      	cbz	r1, 8004270 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 800424a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800424e:	f040 817d 	bne.w	800454c <HAL_RCCEx_PeriphCLKConfig+0x7d8>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004252:	498b      	ldr	r1, [pc, #556]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8004254:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004256:	f001 0103 	and.w	r1, r1, #3
 800425a:	2903      	cmp	r1, #3
 800425c:	f000 8176 	beq.w	800454c <HAL_RCCEx_PeriphCLKConfig+0x7d8>
 8004260:	2100      	movs	r1, #0
 8004262:	f104 0008 	add.w	r0, r4, #8
 8004266:	f7ff fca1 	bl	8003bac <RCCEx_PLL2_Config.part.0>
 800426a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800426c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8004270:	2d00      	cmp	r5, #0
 8004272:	f040 8328 	bne.w	80048c6 <HAL_RCCEx_PeriphCLKConfig+0xb52>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004276:	4f82      	ldr	r7, [pc, #520]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8004278:	f8d4 009c 	ldr.w	r0, [r4, #156]	@ 0x9c
 800427c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800427e:	f421 51e0 	bic.w	r1, r1, #7168	@ 0x1c00
 8004282:	4301      	orrs	r1, r0
 8004284:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004286:	0619      	lsls	r1, r3, #24
 8004288:	d526      	bpl.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0x564>
    switch (PeriphClkInit->Lptim345ClockSelection)
 800428a:	f8d4 10a0 	ldr.w	r1, [r4, #160]	@ 0xa0
 800428e:	f5b1 4f80 	cmp.w	r1, #16384	@ 0x4000
 8004292:	f000 8353 	beq.w	800493c <HAL_RCCEx_PeriphCLKConfig+0xbc8>
 8004296:	f200 815c 	bhi.w	8004552 <HAL_RCCEx_PeriphCLKConfig+0x7de>
 800429a:	b191      	cbz	r1, 80042c2 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 800429c:	f5b1 5f00 	cmp.w	r1, #8192	@ 0x2000
 80042a0:	f040 8161 	bne.w	8004566 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80042a4:	4976      	ldr	r1, [pc, #472]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 80042a6:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80042a8:	f001 0103 	and.w	r1, r1, #3
 80042ac:	2903      	cmp	r1, #3
 80042ae:	f000 815a 	beq.w	8004566 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 80042b2:	2100      	movs	r1, #0
 80042b4:	f104 0008 	add.w	r0, r4, #8
 80042b8:	f7ff fc78 	bl	8003bac <RCCEx_PLL2_Config.part.0>
 80042bc:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80042be:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80042c2:	2d00      	cmp	r5, #0
 80042c4:	f040 82fb 	bne.w	80048be <HAL_RCCEx_PeriphCLKConfig+0xb4a>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80042c8:	4f6d      	ldr	r7, [pc, #436]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 80042ca:	f8d4 00a0 	ldr.w	r0, [r4, #160]	@ 0xa0
 80042ce:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80042d0:	f421 4160 	bic.w	r1, r1, #57344	@ 0xe000
 80042d4:	4301      	orrs	r1, r0
 80042d6:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80042d8:	071f      	lsls	r7, r3, #28
 80042da:	d50b      	bpl.n	80042f4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80042dc:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
 80042e0:	f5b0 5f80 	cmp.w	r0, #4096	@ 0x1000
 80042e4:	f000 8250 	beq.w	8004788 <HAL_RCCEx_PeriphCLKConfig+0xa14>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80042e8:	4f65      	ldr	r7, [pc, #404]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 80042ea:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80042ec:	f421 5140 	bic.w	r1, r1, #12288	@ 0x3000
 80042f0:	4301      	orrs	r1, r0
 80042f2:	6579      	str	r1, [r7, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80042f4:	06d8      	lsls	r0, r3, #27
 80042f6:	d50b      	bpl.n	8004310 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80042f8:	f8d4 0098 	ldr.w	r0, [r4, #152]	@ 0x98
 80042fc:	f5b0 7f80 	cmp.w	r0, #256	@ 0x100
 8004300:	f000 8257 	beq.w	80047b2 <HAL_RCCEx_PeriphCLKConfig+0xa3e>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004304:	4f5e      	ldr	r7, [pc, #376]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8004306:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8004308:	f421 7140 	bic.w	r1, r1, #768	@ 0x300
 800430c:	4301      	orrs	r1, r0
 800430e:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004310:	0319      	lsls	r1, r3, #12
 8004312:	d50e      	bpl.n	8004332 <HAL_RCCEx_PeriphCLKConfig+0x5be>
    switch (PeriphClkInit->AdcClockSelection)
 8004314:	f8d4 10a4 	ldr.w	r1, [r4, #164]	@ 0xa4
 8004318:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 800431c:	f000 816e 	beq.w	80045fc <HAL_RCCEx_PeriphCLKConfig+0x888>
 8004320:	f5b1 3f00 	cmp.w	r1, #131072	@ 0x20000
 8004324:	f000 8179 	beq.w	800461a <HAL_RCCEx_PeriphCLKConfig+0x8a6>
 8004328:	2900      	cmp	r1, #0
 800432a:	f000 827a 	beq.w	8004822 <HAL_RCCEx_PeriphCLKConfig+0xaae>
 800432e:	2601      	movs	r6, #1
 8004330:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004332:	035f      	lsls	r7, r3, #13
 8004334:	d50f      	bpl.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0x5e2>
    switch (PeriphClkInit->UsbClockSelection)
 8004336:	f8d4 1088 	ldr.w	r1, [r4, #136]	@ 0x88
 800433a:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800433e:	f000 82eb 	beq.w	8004918 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8004342:	f5b1 1f40 	cmp.w	r1, #3145728	@ 0x300000
 8004346:	f000 813d 	beq.w	80045c4 <HAL_RCCEx_PeriphCLKConfig+0x850>
 800434a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800434e:	f000 8134 	beq.w	80045ba <HAL_RCCEx_PeriphCLKConfig+0x846>
 8004352:	2601      	movs	r6, #1
 8004354:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004356:	03d8      	lsls	r0, r3, #15
 8004358:	d520      	bpl.n	800439c <HAL_RCCEx_PeriphCLKConfig+0x628>
    switch (PeriphClkInit->SdmmcClockSelection)
 800435a:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 800435c:	2900      	cmp	r1, #0
 800435e:	f000 8245 	beq.w	80047ec <HAL_RCCEx_PeriphCLKConfig+0xa78>
 8004362:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 8004366:	f040 8125 	bne.w	80045b4 <HAL_RCCEx_PeriphCLKConfig+0x840>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800436a:	4945      	ldr	r1, [pc, #276]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 800436c:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800436e:	f001 0103 	and.w	r1, r1, #3
 8004372:	2903      	cmp	r1, #3
 8004374:	f000 811e 	beq.w	80045b4 <HAL_RCCEx_PeriphCLKConfig+0x840>
 8004378:	2102      	movs	r1, #2
 800437a:	f104 0008 	add.w	r0, r4, #8
 800437e:	f7ff fc15 	bl	8003bac <RCCEx_PLL2_Config.part.0>
 8004382:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004384:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8004388:	2d00      	cmp	r5, #0
 800438a:	f040 8237 	bne.w	80047fc <HAL_RCCEx_PeriphCLKConfig+0xa88>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800438e:	4f3c      	ldr	r7, [pc, #240]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8004390:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 8004392:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8004394:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8004398:	4301      	orrs	r1, r0
 800439a:	64f9      	str	r1, [r7, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800439c:	0099      	lsls	r1, r3, #2
 800439e:	d50e      	bpl.n	80043be <HAL_RCCEx_PeriphCLKConfig+0x64a>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80043a0:	4937      	ldr	r1, [pc, #220]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 80043a2:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80043a4:	f001 0103 	and.w	r1, r1, #3
 80043a8:	2903      	cmp	r1, #3
 80043aa:	d007      	beq.n	80043bc <HAL_RCCEx_PeriphCLKConfig+0x648>
 80043ac:	2102      	movs	r1, #2
 80043ae:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80043b2:	f7ff fc6d 	bl	8003c90 <RCCEx_PLL3_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80043b6:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80043ba:	b100      	cbz	r0, 80043be <HAL_RCCEx_PeriphCLKConfig+0x64a>
      status = HAL_ERROR;
 80043bc:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80043be:	039f      	lsls	r7, r3, #14
 80043c0:	f140 80e0 	bpl.w	8004584 <HAL_RCCEx_PeriphCLKConfig+0x810>
    switch (PeriphClkInit->RngClockSelection)
 80043c4:	f8d4 1080 	ldr.w	r1, [r4, #128]	@ 0x80
 80043c8:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 80043cc:	f000 8205 	beq.w	80047da <HAL_RCCEx_PeriphCLKConfig+0xa66>
 80043d0:	f240 80cc 	bls.w	800456c <HAL_RCCEx_PeriphCLKConfig+0x7f8>
 80043d4:	f421 7080 	bic.w	r0, r1, #256	@ 0x100
 80043d8:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 80043dc:	f000 80c9 	beq.w	8004572 <HAL_RCCEx_PeriphCLKConfig+0x7fe>
 80043e0:	2501      	movs	r5, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80043e2:	02d8      	lsls	r0, r3, #11
 80043e4:	d506      	bpl.n	80043f4 <HAL_RCCEx_PeriphCLKConfig+0x680>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80043e6:	4826      	ldr	r0, [pc, #152]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 80043e8:	6f66      	ldr	r6, [r4, #116]	@ 0x74
 80043ea:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 80043ec:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80043f0:	4331      	orrs	r1, r6
 80043f2:	6501      	str	r1, [r0, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80043f4:	00d9      	lsls	r1, r3, #3
 80043f6:	d507      	bpl.n	8004408 <HAL_RCCEx_PeriphCLKConfig+0x694>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80043f8:	4821      	ldr	r0, [pc, #132]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 80043fa:	f8d4 60b8 	ldr.w	r6, [r4, #184]	@ 0xb8
 80043fe:	6901      	ldr	r1, [r0, #16]
 8004400:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
 8004404:	4331      	orrs	r1, r6
 8004406:	6101      	str	r1, [r0, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004408:	029f      	lsls	r7, r3, #10
 800440a:	d506      	bpl.n	800441a <HAL_RCCEx_PeriphCLKConfig+0x6a6>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800440c:	481c      	ldr	r0, [pc, #112]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 800440e:	6ee6      	ldr	r6, [r4, #108]	@ 0x6c
 8004410:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 8004412:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 8004416:	4331      	orrs	r1, r6
 8004418:	6501      	str	r1, [r0, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800441a:	005e      	lsls	r6, r3, #1
 800441c:	d509      	bpl.n	8004432 <HAL_RCCEx_PeriphCLKConfig+0x6be>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800441e:	4918      	ldr	r1, [pc, #96]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8004420:	6908      	ldr	r0, [r1, #16]
 8004422:	f420 4000 	bic.w	r0, r0, #32768	@ 0x8000
 8004426:	6108      	str	r0, [r1, #16]
 8004428:	6908      	ldr	r0, [r1, #16]
 800442a:	f8d4 60bc 	ldr.w	r6, [r4, #188]	@ 0xbc
 800442e:	4330      	orrs	r0, r6
 8004430:	6108      	str	r0, [r1, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004432:	2b00      	cmp	r3, #0
 8004434:	da06      	bge.n	8004444 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004436:	4812      	ldr	r0, [pc, #72]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8004438:	6d66      	ldr	r6, [r4, #84]	@ 0x54
 800443a:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 800443c:	f021 5140 	bic.w	r1, r1, #805306368	@ 0x30000000
 8004440:	4331      	orrs	r1, r6
 8004442:	64c1      	str	r1, [r0, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004444:	0218      	lsls	r0, r3, #8
 8004446:	d507      	bpl.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004448:	490d      	ldr	r1, [pc, #52]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 800444a:	f8d4 008c 	ldr.w	r0, [r4, #140]	@ 0x8c
 800444e:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 8004450:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8004454:	4303      	orrs	r3, r0
 8004456:	654b      	str	r3, [r1, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8004458:	07d1      	lsls	r1, r2, #31
 800445a:	d513      	bpl.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x710>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800445c:	4b08      	ldr	r3, [pc, #32]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 800445e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004460:	f003 0303 	and.w	r3, r3, #3
 8004464:	2b03      	cmp	r3, #3
 8004466:	f000 818d 	beq.w	8004784 <HAL_RCCEx_PeriphCLKConfig+0xa10>
 800446a:	2100      	movs	r1, #0
 800446c:	f104 0008 	add.w	r0, r4, #8
 8004470:	f7ff fb9c 	bl	8003bac <RCCEx_PLL2_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8004474:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8004476:	2800      	cmp	r0, #0
 8004478:	f040 8204 	bne.w	8004884 <HAL_RCCEx_PeriphCLKConfig+0xb10>
 800447c:	e002      	b.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x710>
 800447e:	bf00      	nop
 8004480:	58024400 	.word	0x58024400
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8004484:	0793      	lsls	r3, r2, #30
 8004486:	d50f      	bpl.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0x734>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004488:	4bb2      	ldr	r3, [pc, #712]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x9e0>)
 800448a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800448c:	f003 0303 	and.w	r3, r3, #3
 8004490:	2b03      	cmp	r3, #3
 8004492:	f000 816c 	beq.w	800476e <HAL_RCCEx_PeriphCLKConfig+0x9fa>
 8004496:	2101      	movs	r1, #1
 8004498:	f104 0008 	add.w	r0, r4, #8
 800449c:	f7ff fb86 	bl	8003bac <RCCEx_PLL2_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80044a0:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 80044a2:	2800      	cmp	r0, #0
 80044a4:	f040 81f0 	bne.w	8004888 <HAL_RCCEx_PeriphCLKConfig+0xb14>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80044a8:	0757      	lsls	r7, r2, #29
 80044aa:	d50f      	bpl.n	80044cc <HAL_RCCEx_PeriphCLKConfig+0x758>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80044ac:	4ba9      	ldr	r3, [pc, #676]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x9e0>)
 80044ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044b0:	f003 0303 	and.w	r3, r3, #3
 80044b4:	2b03      	cmp	r3, #3
 80044b6:	f000 815c 	beq.w	8004772 <HAL_RCCEx_PeriphCLKConfig+0x9fe>
 80044ba:	2102      	movs	r1, #2
 80044bc:	f104 0008 	add.w	r0, r4, #8
 80044c0:	f7ff fb74 	bl	8003bac <RCCEx_PLL2_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80044c4:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 80044c6:	2800      	cmp	r0, #0
 80044c8:	f040 81d8 	bne.w	800487c <HAL_RCCEx_PeriphCLKConfig+0xb08>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80044cc:	0716      	lsls	r6, r2, #28
 80044ce:	d50f      	bpl.n	80044f0 <HAL_RCCEx_PeriphCLKConfig+0x77c>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80044d0:	4ba0      	ldr	r3, [pc, #640]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x9e0>)
 80044d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044d4:	f003 0303 	and.w	r3, r3, #3
 80044d8:	2b03      	cmp	r3, #3
 80044da:	f000 814c 	beq.w	8004776 <HAL_RCCEx_PeriphCLKConfig+0xa02>
 80044de:	2100      	movs	r1, #0
 80044e0:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80044e4:	f7ff fbd4 	bl	8003c90 <RCCEx_PLL3_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80044e8:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 80044ea:	2800      	cmp	r0, #0
 80044ec:	f040 81c8 	bne.w	8004880 <HAL_RCCEx_PeriphCLKConfig+0xb0c>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80044f0:	06d0      	lsls	r0, r2, #27
 80044f2:	d54a      	bpl.n	800458a <HAL_RCCEx_PeriphCLKConfig+0x816>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80044f4:	4b97      	ldr	r3, [pc, #604]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x9e0>)
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80044f6:	f104 0628 	add.w	r6, r4, #40	@ 0x28
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80044fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044fc:	f003 0303 	and.w	r3, r3, #3
 8004500:	2b03      	cmp	r3, #3
 8004502:	f000 813a 	beq.w	800477a <HAL_RCCEx_PeriphCLKConfig+0xa06>
 8004506:	2101      	movs	r1, #1
 8004508:	4630      	mov	r0, r6
 800450a:	f7ff fbc1 	bl	8003c90 <RCCEx_PLL3_Config.part.0>
    if (ret == HAL_OK)
 800450e:	2800      	cmp	r0, #0
 8004510:	d03a      	beq.n	8004588 <HAL_RCCEx_PeriphCLKConfig+0x814>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8004512:	6863      	ldr	r3, [r4, #4]
 8004514:	069a      	lsls	r2, r3, #26
 8004516:	f140 808c 	bpl.w	8004632 <HAL_RCCEx_PeriphCLKConfig+0x8be>
 800451a:	4605      	mov	r5, r0
 800451c:	e039      	b.n	8004592 <HAL_RCCEx_PeriphCLKConfig+0x81e>
    switch (PeriphClkInit->Lptim1ClockSelection)
 800451e:	f021 5080 	bic.w	r0, r1, #268435456	@ 0x10000000
 8004522:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8004526:	f43f ae7a 	beq.w	800421e <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 800452a:	f1b1 5f40 	cmp.w	r1, #805306368	@ 0x30000000
 800452e:	f43f ae76 	beq.w	800421e <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 8004532:	2601      	movs	r6, #1
 8004534:	4635      	mov	r5, r6
 8004536:	e67d      	b.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0x4c0>
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004538:	f421 6080 	bic.w	r0, r1, #1024	@ 0x400
 800453c:	f5b0 5f80 	cmp.w	r0, #4096	@ 0x1000
 8004540:	f43f ae96 	beq.w	8004270 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 8004544:	f5b1 6f40 	cmp.w	r1, #3072	@ 0xc00
 8004548:	f43f ae92 	beq.w	8004270 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 800454c:	2601      	movs	r6, #1
 800454e:	4635      	mov	r5, r6
 8004550:	e699      	b.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0x512>
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004552:	f421 5000 	bic.w	r0, r1, #8192	@ 0x2000
 8004556:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 800455a:	f43f aeb2 	beq.w	80042c2 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 800455e:	f5b1 4fc0 	cmp.w	r1, #24576	@ 0x6000
 8004562:	f43f aeae 	beq.w	80042c2 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 8004566:	2601      	movs	r6, #1
 8004568:	4635      	mov	r5, r6
 800456a:	e6b5      	b.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0x564>
    switch (PeriphClkInit->RngClockSelection)
 800456c:	2900      	cmp	r1, #0
 800456e:	f47f af37 	bne.w	80043e0 <HAL_RCCEx_PeriphCLKConfig+0x66c>
    if (ret == HAL_OK)
 8004572:	2d00      	cmp	r5, #0
 8004574:	f47f af35 	bne.w	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004578:	4d76      	ldr	r5, [pc, #472]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x9e0>)
 800457a:	6d68      	ldr	r0, [r5, #84]	@ 0x54
 800457c:	f420 7040 	bic.w	r0, r0, #768	@ 0x300
 8004580:	4301      	orrs	r1, r0
 8004582:	6569      	str	r1, [r5, #84]	@ 0x54
      status = HAL_ERROR;
 8004584:	4635      	mov	r5, r6
 8004586:	e72c      	b.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8004588:	6862      	ldr	r2, [r4, #4]
 800458a:	0693      	lsls	r3, r2, #26
 800458c:	d50d      	bpl.n	80045aa <HAL_RCCEx_PeriphCLKConfig+0x836>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800458e:	f104 0628 	add.w	r6, r4, #40	@ 0x28
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004592:	4b70      	ldr	r3, [pc, #448]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x9e0>)
 8004594:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004596:	f003 0303 	and.w	r3, r3, #3
 800459a:	2b03      	cmp	r3, #3
 800459c:	d049      	beq.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0x8be>
 800459e:	2102      	movs	r1, #2
 80045a0:	4630      	mov	r0, r6
 80045a2:	f7ff fb75 	bl	8003c90 <RCCEx_PLL3_Config.part.0>
    if (ret == HAL_OK)
 80045a6:	2800      	cmp	r0, #0
 80045a8:	d143      	bne.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0x8be>
  if (status == HAL_OK)
 80045aa:	1e28      	subs	r0, r5, #0
 80045ac:	bf18      	it	ne
 80045ae:	2001      	movne	r0, #1
}
 80045b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80045b4:	2601      	movs	r6, #1
 80045b6:	4635      	mov	r5, r6
 80045b8:	e6f0      	b.n	800439c <HAL_RCCEx_PeriphCLKConfig+0x628>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80045ba:	4866      	ldr	r0, [pc, #408]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x9e0>)
 80045bc:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 80045be:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 80045c2:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 80045c4:	2d00      	cmp	r5, #0
 80045c6:	f040 8140 	bne.w	800484a <HAL_RCCEx_PeriphCLKConfig+0xad6>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80045ca:	4f62      	ldr	r7, [pc, #392]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x9e0>)
 80045cc:	f8d4 0088 	ldr.w	r0, [r4, #136]	@ 0x88
 80045d0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80045d2:	f421 1140 	bic.w	r1, r1, #3145728	@ 0x300000
 80045d6:	4301      	orrs	r1, r0
 80045d8:	6579      	str	r1, [r7, #84]	@ 0x54
 80045da:	e6bc      	b.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0x5e2>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80045dc:	485d      	ldr	r0, [pc, #372]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x9e0>)
 80045de:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 80045e0:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 80045e4:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 80045e6:	2d00      	cmp	r5, #0
 80045e8:	f040 812c 	bne.w	8004844 <HAL_RCCEx_PeriphCLKConfig+0xad0>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80045ec:	4f59      	ldr	r7, [pc, #356]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x9e0>)
 80045ee:	6f20      	ldr	r0, [r4, #112]	@ 0x70
 80045f0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80045f2:	f021 5140 	bic.w	r1, r1, #805306368	@ 0x30000000
 80045f6:	4301      	orrs	r1, r0
 80045f8:	6539      	str	r1, [r7, #80]	@ 0x50
 80045fa:	e516      	b.n	800402a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80045fc:	4955      	ldr	r1, [pc, #340]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x9e0>)
 80045fe:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004600:	f001 0103 	and.w	r1, r1, #3
 8004604:	2903      	cmp	r1, #3
 8004606:	f43f ae92 	beq.w	800432e <HAL_RCCEx_PeriphCLKConfig+0x5ba>
 800460a:	2102      	movs	r1, #2
 800460c:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8004610:	f7ff fb3e 	bl	8003c90 <RCCEx_PLL3_Config.part.0>
 8004614:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004616:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800461a:	2d00      	cmp	r5, #0
 800461c:	f040 8151 	bne.w	80048c2 <HAL_RCCEx_PeriphCLKConfig+0xb4e>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004620:	4f4c      	ldr	r7, [pc, #304]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x9e0>)
 8004622:	f8d4 00a4 	ldr.w	r0, [r4, #164]	@ 0xa4
 8004626:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8004628:	f421 3140 	bic.w	r1, r1, #196608	@ 0x30000
 800462c:	4301      	orrs	r1, r0
 800462e:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004630:	e67f      	b.n	8004332 <HAL_RCCEx_PeriphCLKConfig+0x5be>
  return HAL_ERROR;
 8004632:	2001      	movs	r0, #1
}
 8004634:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004638:	4946      	ldr	r1, [pc, #280]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x9e0>)
 800463a:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800463c:	f001 0103 	and.w	r1, r1, #3
 8004640:	2903      	cmp	r1, #3
 8004642:	f43f ad86 	beq.w	8004152 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8004646:	2101      	movs	r1, #1
 8004648:	f104 0008 	add.w	r0, r4, #8
 800464c:	f7ff faae 	bl	8003bac <RCCEx_PLL2_Config.part.0>
 8004650:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004652:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8004656:	2d00      	cmp	r5, #0
 8004658:	f040 8137 	bne.w	80048ca <HAL_RCCEx_PeriphCLKConfig+0xb56>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800465c:	4f3d      	ldr	r7, [pc, #244]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x9e0>)
 800465e:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 8004660:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004662:	f021 0138 	bic.w	r1, r1, #56	@ 0x38
 8004666:	4301      	orrs	r1, r0
 8004668:	6579      	str	r1, [r7, #84]	@ 0x54
 800466a:	e574      	b.n	8004156 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
 800466c:	2601      	movs	r6, #1
 800466e:	f7ff bbb0 	b.w	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004672:	4f39      	ldr	r7, [pc, #228]	@ (8004758 <HAL_RCCEx_PeriphCLKConfig+0x9e4>)
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800467a:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 800467c:	f7fc fe7a 	bl	8001374 <HAL_GetTick>
 8004680:	4680      	mov	r8, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004682:	e006      	b.n	8004692 <HAL_RCCEx_PeriphCLKConfig+0x91e>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004684:	f7fc fe76 	bl	8001374 <HAL_GetTick>
 8004688:	eba0 0008 	sub.w	r0, r0, r8
 800468c:	2864      	cmp	r0, #100	@ 0x64
 800468e:	f200 8277 	bhi.w	8004b80 <HAL_RCCEx_PeriphCLKConfig+0xe0c>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	05da      	lsls	r2, r3, #23
 8004696:	d5f5      	bpl.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x910>
    if (ret == HAL_OK)
 8004698:	2d00      	cmp	r5, #0
 800469a:	f040 8272 	bne.w	8004b82 <HAL_RCCEx_PeriphCLKConfig+0xe0e>
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800469e:	4a2d      	ldr	r2, [pc, #180]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x9e0>)
 80046a0:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
 80046a4:	6f11      	ldr	r1, [r2, #112]	@ 0x70
 80046a6:	4059      	eors	r1, r3
 80046a8:	f411 7f40 	tst.w	r1, #768	@ 0x300
 80046ac:	d00b      	beq.n	80046c6 <HAL_RCCEx_PeriphCLKConfig+0x952>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80046ae:	6f11      	ldr	r1, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 80046b0:	6f10      	ldr	r0, [r2, #112]	@ 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80046b2:	f421 7140 	bic.w	r1, r1, #768	@ 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 80046b6:	f440 3080 	orr.w	r0, r0, #65536	@ 0x10000
 80046ba:	6710      	str	r0, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80046bc:	6f10      	ldr	r0, [r2, #112]	@ 0x70
 80046be:	f420 3080 	bic.w	r0, r0, #65536	@ 0x10000
 80046c2:	6710      	str	r0, [r2, #112]	@ 0x70
        RCC->BDCR = tmpreg;
 80046c4:	6711      	str	r1, [r2, #112]	@ 0x70
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80046c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046ca:	f000 8285 	beq.w	8004bd8 <HAL_RCCEx_PeriphCLKConfig+0xe64>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80046ce:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 80046d2:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 80046d6:	f000 8293 	beq.w	8004c00 <HAL_RCCEx_PeriphCLKConfig+0xe8c>
 80046da:	491e      	ldr	r1, [pc, #120]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x9e0>)
 80046dc:	690a      	ldr	r2, [r1, #16]
 80046de:	f422 527c 	bic.w	r2, r2, #16128	@ 0x3f00
 80046e2:	610a      	str	r2, [r1, #16]
 80046e4:	481b      	ldr	r0, [pc, #108]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x9e0>)
 80046e6:	f3c3 010b 	ubfx	r1, r3, #0, #12
 80046ea:	6f07      	ldr	r7, [r0, #112]	@ 0x70
 80046ec:	4339      	orrs	r1, r7
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80046ee:	e9d4 3200 	ldrd	r3, r2, [r4]
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80046f2:	6701      	str	r1, [r0, #112]	@ 0x70
 80046f4:	e4fd      	b.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80046f6:	4817      	ldr	r0, [pc, #92]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x9e0>)
 80046f8:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 80046fa:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 80046fe:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8004700:	2d00      	cmp	r5, #0
 8004702:	f040 80b5 	bne.w	8004870 <HAL_RCCEx_PeriphCLKConfig+0xafc>
 8004706:	f7ff bbe7 	b.w	8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x164>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800470a:	4812      	ldr	r0, [pc, #72]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x9e0>)
 800470c:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 800470e:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8004712:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8004714:	2d00      	cmp	r5, #0
 8004716:	f040 80ae 	bne.w	8004876 <HAL_RCCEx_PeriphCLKConfig+0xb02>
 800471a:	e422      	b.n	8003f62 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800471c:	480d      	ldr	r0, [pc, #52]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x9e0>)
 800471e:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8004720:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8004724:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8004726:	2d00      	cmp	r5, #0
 8004728:	f040 809f 	bne.w	800486a <HAL_RCCEx_PeriphCLKConfig+0xaf6>
 800472c:	f7ff bba9 	b.w	8003e82 <HAL_RCCEx_PeriphCLKConfig+0x10e>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004730:	4808      	ldr	r0, [pc, #32]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x9e0>)
 8004732:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8004734:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8004738:	62c1      	str	r1, [r0, #44]	@ 0x2c
        break;
 800473a:	4635      	mov	r5, r6
    if (ret == HAL_OK)
 800473c:	2d00      	cmp	r5, #0
 800473e:	f040 81ad 	bne.w	8004a9c <HAL_RCCEx_PeriphCLKConfig+0xd28>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004742:	4f04      	ldr	r7, [pc, #16]	@ (8004754 <HAL_RCCEx_PeriphCLKConfig+0x9e0>)
 8004744:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004746:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004748:	f021 0107 	bic.w	r1, r1, #7
 800474c:	4301      	orrs	r1, r0
 800474e:	6539      	str	r1, [r7, #80]	@ 0x50
 8004750:	f7ff bb4d 	b.w	8003dee <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004754:	58024400 	.word	0x58024400
 8004758:	58024800 	.word	0x58024800
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800475c:	48bb      	ldr	r0, [pc, #748]	@ (8004a4c <HAL_RCCEx_PeriphCLKConfig+0xcd8>)
 800475e:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8004760:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8004764:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8004766:	2d00      	cmp	r5, #0
 8004768:	d17c      	bne.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0xaf0>
 800476a:	f7ff bb60 	b.w	8003e2e <HAL_RCCEx_PeriphCLKConfig+0xba>
    return HAL_ERROR;
 800476e:	2501      	movs	r5, #1
 8004770:	e69a      	b.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0x734>
 8004772:	2501      	movs	r5, #1
 8004774:	e6aa      	b.n	80044cc <HAL_RCCEx_PeriphCLKConfig+0x758>
    return HAL_ERROR;
 8004776:	2501      	movs	r5, #1
 8004778:	e6ba      	b.n	80044f0 <HAL_RCCEx_PeriphCLKConfig+0x77c>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800477a:	0691      	lsls	r1, r2, #26
 800477c:	f57f af59 	bpl.w	8004632 <HAL_RCCEx_PeriphCLKConfig+0x8be>
    return HAL_ERROR;
 8004780:	2501      	movs	r5, #1
 8004782:	e706      	b.n	8004592 <HAL_RCCEx_PeriphCLKConfig+0x81e>
    return HAL_ERROR;
 8004784:	2501      	movs	r5, #1
 8004786:	e67d      	b.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x710>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004788:	49b0      	ldr	r1, [pc, #704]	@ (8004a4c <HAL_RCCEx_PeriphCLKConfig+0xcd8>)
 800478a:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800478c:	f001 0103 	and.w	r1, r1, #3
 8004790:	2903      	cmp	r1, #3
 8004792:	f000 820a 	beq.w	8004baa <HAL_RCCEx_PeriphCLKConfig+0xe36>
 8004796:	2102      	movs	r1, #2
 8004798:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800479c:	f7ff fa78 	bl	8003c90 <RCCEx_PLL3_Config.part.0>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80047a0:	2800      	cmp	r0, #0
 80047a2:	f000 820f 	beq.w	8004bc4 <HAL_RCCEx_PeriphCLKConfig+0xe50>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80047a6:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
        status = HAL_ERROR;
 80047aa:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80047ac:	e9d4 3200 	ldrd	r3, r2, [r4]
 80047b0:	e59a      	b.n	80042e8 <HAL_RCCEx_PeriphCLKConfig+0x574>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80047b2:	49a6      	ldr	r1, [pc, #664]	@ (8004a4c <HAL_RCCEx_PeriphCLKConfig+0xcd8>)
 80047b4:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80047b6:	f001 0103 	and.w	r1, r1, #3
 80047ba:	2903      	cmp	r1, #3
 80047bc:	f000 81f8 	beq.w	8004bb0 <HAL_RCCEx_PeriphCLKConfig+0xe3c>
 80047c0:	2102      	movs	r1, #2
 80047c2:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80047c6:	f7ff fa63 	bl	8003c90 <RCCEx_PLL3_Config.part.0>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80047ca:	2800      	cmp	r0, #0
 80047cc:	f040 81f3 	bne.w	8004bb6 <HAL_RCCEx_PeriphCLKConfig+0xe42>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80047d0:	f8d4 0098 	ldr.w	r0, [r4, #152]	@ 0x98
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80047d4:	e9d4 3200 	ldrd	r3, r2, [r4]
 80047d8:	e594      	b.n	8004304 <HAL_RCCEx_PeriphCLKConfig+0x590>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80047da:	4f9c      	ldr	r7, [pc, #624]	@ (8004a4c <HAL_RCCEx_PeriphCLKConfig+0xcd8>)
 80047dc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80047de:	f440 3000 	orr.w	r0, r0, #131072	@ 0x20000
 80047e2:	62f8      	str	r0, [r7, #44]	@ 0x2c
    if (ret == HAL_OK)
 80047e4:	2d00      	cmp	r5, #0
 80047e6:	f47f adfc 	bne.w	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80047ea:	e6c5      	b.n	8004578 <HAL_RCCEx_PeriphCLKConfig+0x804>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80047ec:	4897      	ldr	r0, [pc, #604]	@ (8004a4c <HAL_RCCEx_PeriphCLKConfig+0xcd8>)
 80047ee:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 80047f0:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 80047f4:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 80047f6:	2d00      	cmp	r5, #0
 80047f8:	f43f adc9 	beq.w	800438e <HAL_RCCEx_PeriphCLKConfig+0x61a>
 80047fc:	462e      	mov	r6, r5
 80047fe:	e5cd      	b.n	800439c <HAL_RCCEx_PeriphCLKConfig+0x628>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004800:	4992      	ldr	r1, [pc, #584]	@ (8004a4c <HAL_RCCEx_PeriphCLKConfig+0xcd8>)
 8004802:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004804:	f001 0103 	and.w	r1, r1, #3
 8004808:	2903      	cmp	r1, #3
 800480a:	f43f ac0c 	beq.w	8004026 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
 800480e:	2101      	movs	r1, #1
 8004810:	f104 0008 	add.w	r0, r4, #8
 8004814:	f7ff f9ca 	bl	8003bac <RCCEx_PLL2_Config.part.0>
 8004818:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800481a:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800481e:	b98d      	cbnz	r5, 8004844 <HAL_RCCEx_PeriphCLKConfig+0xad0>
 8004820:	e6e4      	b.n	80045ec <HAL_RCCEx_PeriphCLKConfig+0x878>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004822:	488a      	ldr	r0, [pc, #552]	@ (8004a4c <HAL_RCCEx_PeriphCLKConfig+0xcd8>)
 8004824:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 8004826:	f000 0003 	and.w	r0, r0, #3
 800482a:	2803      	cmp	r0, #3
 800482c:	f43f ad7f 	beq.w	800432e <HAL_RCCEx_PeriphCLKConfig+0x5ba>
 8004830:	f104 0008 	add.w	r0, r4, #8
 8004834:	f7ff f9ba 	bl	8003bac <RCCEx_PLL2_Config.part.0>
 8004838:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800483a:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800483e:	2d00      	cmp	r5, #0
 8004840:	d13f      	bne.n	80048c2 <HAL_RCCEx_PeriphCLKConfig+0xb4e>
 8004842:	e6ed      	b.n	8004620 <HAL_RCCEx_PeriphCLKConfig+0x8ac>
 8004844:	462e      	mov	r6, r5
 8004846:	f7ff bbf0 	b.w	800402a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
 800484a:	462e      	mov	r6, r5
 800484c:	e583      	b.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0x5e2>
 800484e:	462e      	mov	r6, r5
 8004850:	f7ff bb65 	b.w	8003f1e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004854:	4f7d      	ldr	r7, [pc, #500]	@ (8004a4c <HAL_RCCEx_PeriphCLKConfig+0xcd8>)
 8004856:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 8004858:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800485a:	f021 0103 	bic.w	r1, r1, #3
 800485e:	4301      	orrs	r1, r0
 8004860:	64f9      	str	r1, [r7, #76]	@ 0x4c
 8004862:	e443      	b.n	80040ec <HAL_RCCEx_PeriphCLKConfig+0x378>
 8004864:	462e      	mov	r6, r5
 8004866:	f7ff bae9 	b.w	8003e3c <HAL_RCCEx_PeriphCLKConfig+0xc8>
 800486a:	462e      	mov	r6, r5
 800486c:	f7ff bb11 	b.w	8003e92 <HAL_RCCEx_PeriphCLKConfig+0x11e>
 8004870:	462e      	mov	r6, r5
 8004872:	f7ff bb39 	b.w	8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x174>
 8004876:	462e      	mov	r6, r5
 8004878:	f7ff bb7a 	b.w	8003f70 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800487c:	4605      	mov	r5, r0
 800487e:	e625      	b.n	80044cc <HAL_RCCEx_PeriphCLKConfig+0x758>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8004880:	4605      	mov	r5, r0
 8004882:	e635      	b.n	80044f0 <HAL_RCCEx_PeriphCLKConfig+0x77c>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8004884:	4605      	mov	r5, r0
 8004886:	e5fd      	b.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x710>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8004888:	4605      	mov	r5, r0
 800488a:	e60d      	b.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0x734>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800488c:	4f6f      	ldr	r7, [pc, #444]	@ (8004a4c <HAL_RCCEx_PeriphCLKConfig+0xcd8>)
 800488e:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
 8004890:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004892:	f021 0107 	bic.w	r1, r1, #7
 8004896:	4301      	orrs	r1, r0
 8004898:	6579      	str	r1, [r7, #84]	@ 0x54
 800489a:	e47d      	b.n	8004198 <HAL_RCCEx_PeriphCLKConfig+0x424>
 800489c:	462e      	mov	r6, r5
 800489e:	f7ff bb8e 	b.w	8003fbe <HAL_RCCEx_PeriphCLKConfig+0x24a>
 80048a2:	462e      	mov	r6, r5
 80048a4:	f7ff bbb1 	b.w	800400a <HAL_RCCEx_PeriphCLKConfig+0x296>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80048a8:	4f68      	ldr	r7, [pc, #416]	@ (8004a4c <HAL_RCCEx_PeriphCLKConfig+0xcd8>)
 80048aa:	f8d4 0094 	ldr.w	r0, [r4, #148]	@ 0x94
 80048ae:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80048b0:	f021 0107 	bic.w	r1, r1, #7
 80048b4:	4301      	orrs	r1, r0
 80048b6:	65b9      	str	r1, [r7, #88]	@ 0x58
 80048b8:	e493      	b.n	80041e2 <HAL_RCCEx_PeriphCLKConfig+0x46e>
 80048ba:	462e      	mov	r6, r5
 80048bc:	e4ba      	b.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0x4c0>
 80048be:	462e      	mov	r6, r5
 80048c0:	e50a      	b.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0x564>
 80048c2:	462e      	mov	r6, r5
 80048c4:	e535      	b.n	8004332 <HAL_RCCEx_PeriphCLKConfig+0x5be>
 80048c6:	462e      	mov	r6, r5
 80048c8:	e4dd      	b.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0x512>
 80048ca:	462e      	mov	r6, r5
 80048cc:	e443      	b.n	8004156 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80048ce:	495f      	ldr	r1, [pc, #380]	@ (8004a4c <HAL_RCCEx_PeriphCLKConfig+0xcd8>)
 80048d0:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80048d2:	f001 0103 	and.w	r1, r1, #3
 80048d6:	2903      	cmp	r1, #3
 80048d8:	f43f ae2b 	beq.w	8004532 <HAL_RCCEx_PeriphCLKConfig+0x7be>
 80048dc:	2102      	movs	r1, #2
 80048de:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80048e2:	f7ff f9d5 	bl	8003c90 <RCCEx_PLL3_Config.part.0>
 80048e6:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80048e8:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80048ec:	2d00      	cmp	r5, #0
 80048ee:	d1e4      	bne.n	80048ba <HAL_RCCEx_PeriphCLKConfig+0xb46>
 80048f0:	e498      	b.n	8004224 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80048f2:	4956      	ldr	r1, [pc, #344]	@ (8004a4c <HAL_RCCEx_PeriphCLKConfig+0xcd8>)
 80048f4:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80048f6:	f001 0103 	and.w	r1, r1, #3
 80048fa:	2903      	cmp	r1, #3
 80048fc:	f43f abc7 	beq.w	800408e <HAL_RCCEx_PeriphCLKConfig+0x31a>
 8004900:	2102      	movs	r1, #2
 8004902:	f104 0008 	add.w	r0, r4, #8
 8004906:	f7ff f951 	bl	8003bac <RCCEx_PLL2_Config.part.0>
 800490a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800490c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8004910:	2d00      	cmp	r5, #0
 8004912:	d19c      	bne.n	800484e <HAL_RCCEx_PeriphCLKConfig+0xada>
 8004914:	f7ff bafc 	b.w	8003f10 <HAL_RCCEx_PeriphCLKConfig+0x19c>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004918:	494c      	ldr	r1, [pc, #304]	@ (8004a4c <HAL_RCCEx_PeriphCLKConfig+0xcd8>)
 800491a:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800491c:	f001 0103 	and.w	r1, r1, #3
 8004920:	2903      	cmp	r1, #3
 8004922:	f43f ad16 	beq.w	8004352 <HAL_RCCEx_PeriphCLKConfig+0x5de>
 8004926:	2101      	movs	r1, #1
 8004928:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800492c:	f7ff f9b0 	bl	8003c90 <RCCEx_PLL3_Config.part.0>
 8004930:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004932:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8004936:	2d00      	cmp	r5, #0
 8004938:	d187      	bne.n	800484a <HAL_RCCEx_PeriphCLKConfig+0xad6>
 800493a:	e646      	b.n	80045ca <HAL_RCCEx_PeriphCLKConfig+0x856>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800493c:	4943      	ldr	r1, [pc, #268]	@ (8004a4c <HAL_RCCEx_PeriphCLKConfig+0xcd8>)
 800493e:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004940:	f001 0103 	and.w	r1, r1, #3
 8004944:	2903      	cmp	r1, #3
 8004946:	f43f ae0e 	beq.w	8004566 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 800494a:	2102      	movs	r1, #2
 800494c:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8004950:	f7ff f99e 	bl	8003c90 <RCCEx_PLL3_Config.part.0>
 8004954:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004956:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800495a:	2d00      	cmp	r5, #0
 800495c:	d1af      	bne.n	80048be <HAL_RCCEx_PeriphCLKConfig+0xb4a>
 800495e:	e4b3      	b.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0x554>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004960:	493a      	ldr	r1, [pc, #232]	@ (8004a4c <HAL_RCCEx_PeriphCLKConfig+0xcd8>)
 8004962:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004964:	f001 0103 	and.w	r1, r1, #3
 8004968:	2903      	cmp	r1, #3
 800496a:	f000 8131 	beq.w	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 800496e:	2102      	movs	r1, #2
 8004970:	f104 0008 	add.w	r0, r4, #8
 8004974:	f7ff f91a 	bl	8003bac <RCCEx_PLL2_Config.part.0>
 8004978:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800497a:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800497e:	2d00      	cmp	r5, #0
 8004980:	f47f abb3 	bne.w	80040ea <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004984:	e766      	b.n	8004854 <HAL_RCCEx_PeriphCLKConfig+0xae0>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004986:	4931      	ldr	r1, [pc, #196]	@ (8004a4c <HAL_RCCEx_PeriphCLKConfig+0xcd8>)
 8004988:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800498a:	f001 0103 	and.w	r1, r1, #3
 800498e:	2903      	cmp	r1, #3
 8004990:	f43f addc 	beq.w	800454c <HAL_RCCEx_PeriphCLKConfig+0x7d8>
 8004994:	2102      	movs	r1, #2
 8004996:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800499a:	f7ff f979 	bl	8003c90 <RCCEx_PLL3_Config.part.0>
 800499e:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80049a0:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80049a4:	2d00      	cmp	r5, #0
 80049a6:	d18e      	bne.n	80048c6 <HAL_RCCEx_PeriphCLKConfig+0xb52>
 80049a8:	e465      	b.n	8004276 <HAL_RCCEx_PeriphCLKConfig+0x502>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80049aa:	4928      	ldr	r1, [pc, #160]	@ (8004a4c <HAL_RCCEx_PeriphCLKConfig+0xcd8>)
 80049ac:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80049ae:	f001 0103 	and.w	r1, r1, #3
 80049b2:	2903      	cmp	r1, #3
 80049b4:	f43f ab83 	beq.w	80040be <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80049b8:	2101      	movs	r1, #1
 80049ba:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80049be:	f7ff f967 	bl	8003c90 <RCCEx_PLL3_Config.part.0>
 80049c2:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80049c4:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80049c8:	2d00      	cmp	r5, #0
 80049ca:	f47f af67 	bne.w	800489c <HAL_RCCEx_PeriphCLKConfig+0xb28>
 80049ce:	f7ff baef 	b.w	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80049d2:	491e      	ldr	r1, [pc, #120]	@ (8004a4c <HAL_RCCEx_PeriphCLKConfig+0xcd8>)
 80049d4:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80049d6:	f001 0103 	and.w	r1, r1, #3
 80049da:	2903      	cmp	r1, #3
 80049dc:	f43f ab7a 	beq.w	80040d4 <HAL_RCCEx_PeriphCLKConfig+0x360>
 80049e0:	2101      	movs	r1, #1
 80049e2:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80049e6:	f7ff f953 	bl	8003c90 <RCCEx_PLL3_Config.part.0>
 80049ea:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80049ec:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80049f0:	2d00      	cmp	r5, #0
 80049f2:	f47f af56 	bne.w	80048a2 <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 80049f6:	f7ff bb00 	b.w	8003ffa <HAL_RCCEx_PeriphCLKConfig+0x286>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80049fa:	4914      	ldr	r1, [pc, #80]	@ (8004a4c <HAL_RCCEx_PeriphCLKConfig+0xcd8>)
 80049fc:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80049fe:	f001 0103 	and.w	r1, r1, #3
 8004a02:	2903      	cmp	r1, #3
 8004a04:	f43f ab3d 	beq.w	8004082 <HAL_RCCEx_PeriphCLKConfig+0x30e>
 8004a08:	2100      	movs	r1, #0
 8004a0a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8004a0e:	f7ff f93f 	bl	8003c90 <RCCEx_PLL3_Config.part.0>
 8004a12:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004a14:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8004a18:	2d00      	cmp	r5, #0
 8004a1a:	f47f af29 	bne.w	8004870 <HAL_RCCEx_PeriphCLKConfig+0xafc>
 8004a1e:	f7ff ba5b 	b.w	8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x164>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004a22:	490a      	ldr	r1, [pc, #40]	@ (8004a4c <HAL_RCCEx_PeriphCLKConfig+0xcd8>)
 8004a24:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004a26:	f001 0103 	and.w	r1, r1, #3
 8004a2a:	2903      	cmp	r1, #3
 8004a2c:	f43f ab3a 	beq.w	80040a4 <HAL_RCCEx_PeriphCLKConfig+0x330>
 8004a30:	2100      	movs	r1, #0
 8004a32:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8004a36:	f7ff f92b 	bl	8003c90 <RCCEx_PLL3_Config.part.0>
 8004a3a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004a3c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8004a40:	2d00      	cmp	r5, #0
 8004a42:	f47f af18 	bne.w	8004876 <HAL_RCCEx_PeriphCLKConfig+0xb02>
 8004a46:	f7ff ba8c 	b.w	8003f62 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8004a4a:	bf00      	nop
 8004a4c:	58024400 	.word	0x58024400
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004a50:	4973      	ldr	r1, [pc, #460]	@ (8004c20 <HAL_RCCEx_PeriphCLKConfig+0xeac>)
 8004a52:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004a54:	f001 0103 	and.w	r1, r1, #3
 8004a58:	2903      	cmp	r1, #3
 8004a5a:	f43f ae07 	beq.w	800466c <HAL_RCCEx_PeriphCLKConfig+0x8f8>
 8004a5e:	2102      	movs	r1, #2
 8004a60:	3028      	adds	r0, #40	@ 0x28
 8004a62:	f7ff f915 	bl	8003c90 <RCCEx_PLL3_Config.part.0>
 8004a66:	4606      	mov	r6, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004a68:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8004a6c:	2e00      	cmp	r6, #0
 8004a6e:	f47f a9b0 	bne.w	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004a72:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 8004a74:	f7ff b9a6 	b.w	8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x50>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004a78:	4969      	ldr	r1, [pc, #420]	@ (8004c20 <HAL_RCCEx_PeriphCLKConfig+0xeac>)
 8004a7a:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004a7c:	f001 0103 	and.w	r1, r1, #3
 8004a80:	2903      	cmp	r1, #3
 8004a82:	f43f a9b2 	beq.w	8003dea <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004a86:	2100      	movs	r1, #0
 8004a88:	f104 0008 	add.w	r0, r4, #8
 8004a8c:	f7ff f88e 	bl	8003bac <RCCEx_PLL2_Config.part.0>
 8004a90:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004a92:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8004a96:	2d00      	cmp	r5, #0
 8004a98:	f43f ae53 	beq.w	8004742 <HAL_RCCEx_PeriphCLKConfig+0x9ce>
 8004a9c:	462e      	mov	r6, r5
 8004a9e:	f7ff b9a6 	b.w	8003dee <HAL_RCCEx_PeriphCLKConfig+0x7a>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004aa2:	495f      	ldr	r1, [pc, #380]	@ (8004c20 <HAL_RCCEx_PeriphCLKConfig+0xeac>)
 8004aa4:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004aa6:	f001 0103 	and.w	r1, r1, #3
 8004aaa:	2903      	cmp	r1, #3
 8004aac:	f43f a99d 	beq.w	8003dea <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004ab0:	2100      	movs	r1, #0
 8004ab2:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8004ab6:	f7ff f8eb 	bl	8003c90 <RCCEx_PLL3_Config.part.0>
 8004aba:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004abc:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 8004ac0:	e63c      	b.n	800473c <HAL_RCCEx_PeriphCLKConfig+0x9c8>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004ac2:	4957      	ldr	r1, [pc, #348]	@ (8004c20 <HAL_RCCEx_PeriphCLKConfig+0xeac>)
 8004ac4:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004ac6:	f001 0103 	and.w	r1, r1, #3
 8004aca:	2903      	cmp	r1, #3
 8004acc:	f43f aac0 	beq.w	8004050 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
 8004ad0:	2100      	movs	r1, #0
 8004ad2:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8004ad6:	f7ff f8db 	bl	8003c90 <RCCEx_PLL3_Config.part.0>
 8004ada:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004adc:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8004ae0:	2d00      	cmp	r5, #0
 8004ae2:	f47f aebf 	bne.w	8004864 <HAL_RCCEx_PeriphCLKConfig+0xaf0>
 8004ae6:	f7ff b9a2 	b.w	8003e2e <HAL_RCCEx_PeriphCLKConfig+0xba>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004aea:	494d      	ldr	r1, [pc, #308]	@ (8004c20 <HAL_RCCEx_PeriphCLKConfig+0xeac>)
 8004aec:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004aee:	f001 0103 	and.w	r1, r1, #3
 8004af2:	2903      	cmp	r1, #3
 8004af4:	f43f aaba 	beq.w	800406c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
 8004af8:	2100      	movs	r1, #0
 8004afa:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8004afe:	f7ff f8c7 	bl	8003c90 <RCCEx_PLL3_Config.part.0>
 8004b02:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004b04:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8004b08:	2d00      	cmp	r5, #0
 8004b0a:	f47f aeae 	bne.w	800486a <HAL_RCCEx_PeriphCLKConfig+0xaf6>
 8004b0e:	f7ff b9b8 	b.w	8003e82 <HAL_RCCEx_PeriphCLKConfig+0x10e>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004b12:	4943      	ldr	r1, [pc, #268]	@ (8004c20 <HAL_RCCEx_PeriphCLKConfig+0xeac>)
 8004b14:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004b16:	f001 0103 	and.w	r1, r1, #3
 8004b1a:	2903      	cmp	r1, #3
 8004b1c:	d041      	beq.n	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0xe2e>
 8004b1e:	2101      	movs	r1, #1
 8004b20:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8004b24:	f7ff f8b4 	bl	8003c90 <RCCEx_PLL3_Config.part.0>
 8004b28:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004b2a:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8004b2e:	2d00      	cmp	r5, #0
 8004b30:	f47f ab56 	bne.w	80041e0 <HAL_RCCEx_PeriphCLKConfig+0x46c>
 8004b34:	e6b8      	b.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0xb34>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004b36:	493a      	ldr	r1, [pc, #232]	@ (8004c20 <HAL_RCCEx_PeriphCLKConfig+0xeac>)
 8004b38:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004b3a:	f001 0103 	and.w	r1, r1, #3
 8004b3e:	2903      	cmp	r1, #3
 8004b40:	d02b      	beq.n	8004b9a <HAL_RCCEx_PeriphCLKConfig+0xe26>
 8004b42:	2101      	movs	r1, #1
 8004b44:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8004b48:	f7ff f8a2 	bl	8003c90 <RCCEx_PLL3_Config.part.0>
 8004b4c:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004b4e:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8004b52:	2d00      	cmp	r5, #0
 8004b54:	f47f ab1f 	bne.w	8004196 <HAL_RCCEx_PeriphCLKConfig+0x422>
 8004b58:	e698      	b.n	800488c <HAL_RCCEx_PeriphCLKConfig+0xb18>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004b5a:	4931      	ldr	r1, [pc, #196]	@ (8004c20 <HAL_RCCEx_PeriphCLKConfig+0xeac>)
 8004b5c:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004b5e:	f001 0103 	and.w	r1, r1, #3
 8004b62:	2903      	cmp	r1, #3
 8004b64:	f43f aaf5 	beq.w	8004152 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8004b68:	2101      	movs	r1, #1
 8004b6a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8004b6e:	f7ff f88f 	bl	8003c90 <RCCEx_PLL3_Config.part.0>
 8004b72:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004b74:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8004b78:	2d00      	cmp	r5, #0
 8004b7a:	f47f aea6 	bne.w	80048ca <HAL_RCCEx_PeriphCLKConfig+0xb56>
 8004b7e:	e56d      	b.n	800465c <HAL_RCCEx_PeriphCLKConfig+0x8e8>
        ret = HAL_TIMEOUT;
 8004b80:	2503      	movs	r5, #3
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004b82:	462e      	mov	r6, r5
 8004b84:	e9d4 3200 	ldrd	r3, r2, [r4]
 8004b88:	f7ff bab3 	b.w	80040f2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004b8c:	4d24      	ldr	r5, [pc, #144]	@ (8004c20 <HAL_RCCEx_PeriphCLKConfig+0xeac>)
 8004b8e:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8004b90:	f440 3000 	orr.w	r0, r0, #131072	@ 0x20000
 8004b94:	62e8      	str	r0, [r5, #44]	@ 0x2c
    if (ret == HAL_OK)
 8004b96:	f7ff b915 	b.w	8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8004b9a:	2601      	movs	r6, #1
 8004b9c:	4635      	mov	r5, r6
 8004b9e:	f7ff bafb 	b.w	8004198 <HAL_RCCEx_PeriphCLKConfig+0x424>
 8004ba2:	2601      	movs	r6, #1
 8004ba4:	4635      	mov	r5, r6
 8004ba6:	f7ff bb1c 	b.w	80041e2 <HAL_RCCEx_PeriphCLKConfig+0x46e>
        status = HAL_ERROR;
 8004baa:	2601      	movs	r6, #1
 8004bac:	f7ff bb9c 	b.w	80042e8 <HAL_RCCEx_PeriphCLKConfig+0x574>
        status = HAL_ERROR;
 8004bb0:	2601      	movs	r6, #1
 8004bb2:	f7ff bba7 	b.w	8004304 <HAL_RCCEx_PeriphCLKConfig+0x590>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004bb6:	f8d4 0098 	ldr.w	r0, [r4, #152]	@ 0x98
        status = HAL_ERROR;
 8004bba:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004bbc:	e9d4 3200 	ldrd	r3, r2, [r4]
 8004bc0:	f7ff bba0 	b.w	8004304 <HAL_RCCEx_PeriphCLKConfig+0x590>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004bc4:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004bc8:	e9d4 3200 	ldrd	r3, r2, [r4]
 8004bcc:	f7ff bb8c 	b.w	80042e8 <HAL_RCCEx_PeriphCLKConfig+0x574>
 8004bd0:	2601      	movs	r6, #1
 8004bd2:	4635      	mov	r5, r6
 8004bd4:	f7ff ba8a 	b.w	80040ec <HAL_RCCEx_PeriphCLKConfig+0x378>
        tickstart = HAL_GetTick();
 8004bd8:	f7fc fbcc 	bl	8001374 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004bdc:	f8df 8040 	ldr.w	r8, [pc, #64]	@ 8004c20 <HAL_RCCEx_PeriphCLKConfig+0xeac>
        tickstart = HAL_GetTick();
 8004be0:	4607      	mov	r7, r0
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004be2:	f241 3988 	movw	r9, #5000	@ 0x1388
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004be6:	e004      	b.n	8004bf2 <HAL_RCCEx_PeriphCLKConfig+0xe7e>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004be8:	f7fc fbc4 	bl	8001374 <HAL_GetTick>
 8004bec:	1bc0      	subs	r0, r0, r7
 8004bee:	4548      	cmp	r0, r9
 8004bf0:	d810      	bhi.n	8004c14 <HAL_RCCEx_PeriphCLKConfig+0xea0>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004bf2:	f8d8 3070 	ldr.w	r3, [r8, #112]	@ 0x70
 8004bf6:	079b      	lsls	r3, r3, #30
 8004bf8:	d5f6      	bpl.n	8004be8 <HAL_RCCEx_PeriphCLKConfig+0xe74>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004bfa:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
 8004bfe:	e566      	b.n	80046ce <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8004c00:	4807      	ldr	r0, [pc, #28]	@ (8004c20 <HAL_RCCEx_PeriphCLKConfig+0xeac>)
 8004c02:	4a08      	ldr	r2, [pc, #32]	@ (8004c24 <HAL_RCCEx_PeriphCLKConfig+0xeb0>)
 8004c04:	6901      	ldr	r1, [r0, #16]
 8004c06:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 8004c0a:	f421 517c 	bic.w	r1, r1, #16128	@ 0x3f00
 8004c0e:	430a      	orrs	r2, r1
 8004c10:	6102      	str	r2, [r0, #16]
 8004c12:	e567      	b.n	80046e4 <HAL_RCCEx_PeriphCLKConfig+0x970>
        status = ret;
 8004c14:	2603      	movs	r6, #3
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004c16:	e9d4 3200 	ldrd	r3, r2, [r4]
 8004c1a:	4635      	mov	r5, r6
 8004c1c:	f7ff ba69 	b.w	80040f2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8004c20:	58024400 	.word	0x58024400
 8004c24:	00ffffcf 	.word	0x00ffffcf

08004c28 <HAL_RCCEx_GetD3PCLK1Freq>:
{
 8004c28:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004c2a:	f7fe feef 	bl	8003a0c <HAL_RCC_GetHCLKFreq>
 8004c2e:	4b05      	ldr	r3, [pc, #20]	@ (8004c44 <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 8004c30:	4a05      	ldr	r2, [pc, #20]	@ (8004c48 <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 8004c32:	6a1b      	ldr	r3, [r3, #32]
 8004c34:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8004c38:	5cd3      	ldrb	r3, [r2, r3]
 8004c3a:	f003 031f 	and.w	r3, r3, #31
}
 8004c3e:	40d8      	lsrs	r0, r3
 8004c40:	bd08      	pop	{r3, pc}
 8004c42:	bf00      	nop
 8004c44:	58024400 	.word	0x58024400
 8004c48:	08005e14 	.word	0x08005e14

08004c4c <HAL_RCCEx_GetPLL2ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004c4c:	4a47      	ldr	r2, [pc, #284]	@ (8004d6c <HAL_RCCEx_GetPLL2ClockFreq+0x120>)
{
 8004c4e:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004c50:	6a91      	ldr	r1, [r2, #40]	@ 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8004c52:	6a95      	ldr	r5, [r2, #40]	@ 0x28
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8004c54:	6ad6      	ldr	r6, [r2, #44]	@ 0x2c
  if (pll2m != 0U)
 8004c56:	f415 3f7c 	tst.w	r5, #258048	@ 0x3f000
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8004c5a:	f3c5 3305 	ubfx	r3, r5, #12, #6
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8004c5e:	6bd4      	ldr	r4, [r2, #60]	@ 0x3c
  if (pll2m != 0U)
 8004c60:	d05b      	beq.n	8004d1a <HAL_RCCEx_GetPLL2ClockFreq+0xce>
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8004c62:	f3c4 04cc 	ubfx	r4, r4, #3, #13
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8004c66:	f3c6 1600 	ubfx	r6, r6, #4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004c6a:	f001 0103 	and.w	r1, r1, #3
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004c6e:	ee07 3a90 	vmov	s15, r3
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8004c72:	fb06 f404 	mul.w	r4, r6, r4
    switch (pllsource)
 8004c76:	2901      	cmp	r1, #1
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004c78:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004c7c:	ee06 4a90 	vmov	s13, r4
 8004c80:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 8004c84:	d003      	beq.n	8004c8e <HAL_RCCEx_GetPLL2ClockFreq+0x42>
 8004c86:	2902      	cmp	r1, #2
 8004c88:	d06a      	beq.n	8004d60 <HAL_RCCEx_GetPLL2ClockFreq+0x114>
 8004c8a:	2900      	cmp	r1, #0
 8004c8c:	d04a      	beq.n	8004d24 <HAL_RCCEx_GetPLL2ClockFreq+0xd8>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004c8e:	eddf 7a38 	vldr	s15, [pc, #224]	@ 8004d70 <HAL_RCCEx_GetPLL2ClockFreq+0x124>
 8004c92:	ee87 6a87 	vdiv.f32	s12, s15, s14
 8004c96:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8004c98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c9c:	ee07 3a90 	vmov	s15, r3
 8004ca0:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8004ca4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004ca8:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8004cac:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004cb0:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8004cb4:	4a2d      	ldr	r2, [pc, #180]	@ (8004d6c <HAL_RCCEx_GetPLL2ClockFreq+0x120>)
 8004cb6:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8004cba:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8004cbc:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8004cc0:	ee07 3a10 	vmov	s14, r3
 8004cc4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 8004cc8:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8004cca:	ee37 7a06 	vadd.f32	s14, s14, s12
 8004cce:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004cd2:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8004cd6:	edc0 6a00 	vstr	s13, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8004cda:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8004cdc:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8004ce0:	ee07 3a10 	vmov	s14, r3
 8004ce4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8004ce8:	ee37 7a06 	vadd.f32	s14, s14, s12
 8004cec:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004cf0:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8004cf4:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8004cf8:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8004cfa:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8004cfe:	ee06 3a90 	vmov	s13, r3
 8004d02:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8004d06:	ee76 6a86 	vadd.f32	s13, s13, s12
 8004d0a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8004d0e:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8004d12:	ee17 3a90 	vmov	r3, s15
 8004d16:	6083      	str	r3, [r0, #8]
}
 8004d18:	4770      	bx	lr
 8004d1a:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004d1c:	e9c0 3300 	strd	r3, r3, [r0]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8004d20:	6083      	str	r3, [r0, #8]
}
 8004d22:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004d24:	6813      	ldr	r3, [r2, #0]
 8004d26:	069b      	lsls	r3, r3, #26
 8004d28:	d51d      	bpl.n	8004d66 <HAL_RCCEx_GetPLL2ClockFreq+0x11a>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004d2a:	6814      	ldr	r4, [r2, #0]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004d2c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8004d30:	6b93      	ldr	r3, [r2, #56]	@ 0x38
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004d32:	4910      	ldr	r1, [pc, #64]	@ (8004d74 <HAL_RCCEx_GetPLL2ClockFreq+0x128>)
 8004d34:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004d38:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004d3c:	40d1      	lsrs	r1, r2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004d3e:	ee06 3a10 	vmov	s12, r3
 8004d42:	ee05 1a90 	vmov	s11, r1
 8004d46:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8004d4a:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8004d4e:	ee36 6a27 	vadd.f32	s12, s12, s15
 8004d52:	eec5 7a87 	vdiv.f32	s15, s11, s14
 8004d56:	ee36 7a26 	vadd.f32	s14, s12, s13
 8004d5a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004d5e:	e7a9      	b.n	8004cb4 <HAL_RCCEx_GetPLL2ClockFreq+0x68>
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004d60:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8004d78 <HAL_RCCEx_GetPLL2ClockFreq+0x12c>
 8004d64:	e795      	b.n	8004c92 <HAL_RCCEx_GetPLL2ClockFreq+0x46>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004d66:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8004d7c <HAL_RCCEx_GetPLL2ClockFreq+0x130>
 8004d6a:	e792      	b.n	8004c92 <HAL_RCCEx_GetPLL2ClockFreq+0x46>
 8004d6c:	58024400 	.word	0x58024400
 8004d70:	4a742400 	.word	0x4a742400
 8004d74:	03d09000 	.word	0x03d09000
 8004d78:	4af42400 	.word	0x4af42400
 8004d7c:	4c742400 	.word	0x4c742400

08004d80 <HAL_RCCEx_GetPLL3ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004d80:	4a47      	ldr	r2, [pc, #284]	@ (8004ea0 <HAL_RCCEx_GetPLL3ClockFreq+0x120>)
{
 8004d82:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004d84:	6a91      	ldr	r1, [r2, #40]	@ 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8004d86:	6a95      	ldr	r5, [r2, #40]	@ 0x28
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004d88:	6ad6      	ldr	r6, [r2, #44]	@ 0x2c
  if (pll3m != 0U)
 8004d8a:	f015 7f7c 	tst.w	r5, #66060288	@ 0x3f00000
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8004d8e:	f3c5 5305 	ubfx	r3, r5, #20, #6
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8004d92:	6c54      	ldr	r4, [r2, #68]	@ 0x44
  if (pll3m != 0U)
 8004d94:	d05b      	beq.n	8004e4e <HAL_RCCEx_GetPLL3ClockFreq+0xce>
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8004d96:	f3c4 04cc 	ubfx	r4, r4, #3, #13
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004d9a:	f3c6 2600 	ubfx	r6, r6, #8, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004d9e:	f001 0103 	and.w	r1, r1, #3
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004da2:	ee07 3a90 	vmov	s15, r3
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8004da6:	fb06 f404 	mul.w	r4, r6, r4
    switch (pllsource)
 8004daa:	2901      	cmp	r1, #1
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004dac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004db0:	ee06 4a90 	vmov	s13, r4
 8004db4:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 8004db8:	d003      	beq.n	8004dc2 <HAL_RCCEx_GetPLL3ClockFreq+0x42>
 8004dba:	2902      	cmp	r1, #2
 8004dbc:	d06a      	beq.n	8004e94 <HAL_RCCEx_GetPLL3ClockFreq+0x114>
 8004dbe:	2900      	cmp	r1, #0
 8004dc0:	d04a      	beq.n	8004e58 <HAL_RCCEx_GetPLL3ClockFreq+0xd8>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004dc2:	eddf 7a38 	vldr	s15, [pc, #224]	@ 8004ea4 <HAL_RCCEx_GetPLL3ClockFreq+0x124>
 8004dc6:	ee87 6a87 	vdiv.f32	s12, s15, s14
 8004dca:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8004dcc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004dd0:	ee07 3a90 	vmov	s15, r3
 8004dd4:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8004dd8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004ddc:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8004de0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004de4:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8004de8:	4a2d      	ldr	r2, [pc, #180]	@ (8004ea0 <HAL_RCCEx_GetPLL3ClockFreq+0x120>)
 8004dea:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8004dee:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8004df0:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8004df4:	ee07 3a10 	vmov	s14, r3
 8004df8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 8004dfc:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8004dfe:	ee37 7a06 	vadd.f32	s14, s14, s12
 8004e02:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004e06:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8004e0a:	edc0 6a00 	vstr	s13, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8004e0e:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8004e10:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8004e14:	ee07 3a10 	vmov	s14, r3
 8004e18:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8004e1c:	ee37 7a06 	vadd.f32	s14, s14, s12
 8004e20:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004e24:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8004e28:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8004e2c:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8004e2e:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8004e32:	ee06 3a90 	vmov	s13, r3
 8004e36:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8004e3a:	ee76 6a86 	vadd.f32	s13, s13, s12
 8004e3e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8004e42:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8004e46:	ee17 3a90 	vmov	r3, s15
 8004e4a:	6083      	str	r3, [r0, #8]
}
 8004e4c:	4770      	bx	lr
 8004e4e:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004e50:	e9c0 3300 	strd	r3, r3, [r0]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8004e54:	6083      	str	r3, [r0, #8]
}
 8004e56:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004e58:	6813      	ldr	r3, [r2, #0]
 8004e5a:	069b      	lsls	r3, r3, #26
 8004e5c:	d51d      	bpl.n	8004e9a <HAL_RCCEx_GetPLL3ClockFreq+0x11a>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004e5e:	6814      	ldr	r4, [r2, #0]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004e60:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8004e64:	6c13      	ldr	r3, [r2, #64]	@ 0x40
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004e66:	4910      	ldr	r1, [pc, #64]	@ (8004ea8 <HAL_RCCEx_GetPLL3ClockFreq+0x128>)
 8004e68:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004e6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004e70:	40d1      	lsrs	r1, r2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004e72:	ee06 3a10 	vmov	s12, r3
 8004e76:	ee05 1a90 	vmov	s11, r1
 8004e7a:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8004e7e:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8004e82:	ee36 6a27 	vadd.f32	s12, s12, s15
 8004e86:	eec5 7a87 	vdiv.f32	s15, s11, s14
 8004e8a:	ee36 7a26 	vadd.f32	s14, s12, s13
 8004e8e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004e92:	e7a9      	b.n	8004de8 <HAL_RCCEx_GetPLL3ClockFreq+0x68>
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004e94:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8004eac <HAL_RCCEx_GetPLL3ClockFreq+0x12c>
 8004e98:	e795      	b.n	8004dc6 <HAL_RCCEx_GetPLL3ClockFreq+0x46>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004e9a:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8004eb0 <HAL_RCCEx_GetPLL3ClockFreq+0x130>
 8004e9e:	e792      	b.n	8004dc6 <HAL_RCCEx_GetPLL3ClockFreq+0x46>
 8004ea0:	58024400 	.word	0x58024400
 8004ea4:	4a742400 	.word	0x4a742400
 8004ea8:	03d09000 	.word	0x03d09000
 8004eac:	4af42400 	.word	0x4af42400
 8004eb0:	4c742400 	.word	0x4c742400

08004eb4 <HAL_RCCEx_GetPLL1ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004eb4:	4a47      	ldr	r2, [pc, #284]	@ (8004fd4 <HAL_RCCEx_GetPLL1ClockFreq+0x120>)
{
 8004eb6:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004eb8:	6a91      	ldr	r1, [r2, #40]	@ 0x28
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8004eba:	6a95      	ldr	r5, [r2, #40]	@ 0x28
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8004ebc:	6ad6      	ldr	r6, [r2, #44]	@ 0x2c
  if (pll1m != 0U)
 8004ebe:	f415 7f7c 	tst.w	r5, #1008	@ 0x3f0
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8004ec2:	f3c5 1305 	ubfx	r3, r5, #4, #6
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004ec6:	6b54      	ldr	r4, [r2, #52]	@ 0x34
  if (pll1m != 0U)
 8004ec8:	d05b      	beq.n	8004f82 <HAL_RCCEx_GetPLL1ClockFreq+0xce>
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004eca:	f3c4 04cc 	ubfx	r4, r4, #3, #13
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8004ece:	f006 0601 	and.w	r6, r6, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004ed2:	f001 0103 	and.w	r1, r1, #3
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004ed6:	ee07 3a90 	vmov	s15, r3
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004eda:	fb06 f404 	mul.w	r4, r6, r4
    switch (pllsource)
 8004ede:	2901      	cmp	r1, #1
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004ee0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004ee4:	ee06 4a90 	vmov	s13, r4
 8004ee8:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 8004eec:	d06f      	beq.n	8004fce <HAL_RCCEx_GetPLL1ClockFreq+0x11a>
 8004eee:	2902      	cmp	r1, #2
 8004ef0:	d06a      	beq.n	8004fc8 <HAL_RCCEx_GetPLL1ClockFreq+0x114>
 8004ef2:	2900      	cmp	r1, #0
 8004ef4:	d04a      	beq.n	8004f8c <HAL_RCCEx_GetPLL1ClockFreq+0xd8>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004ef6:	eddf 7a38 	vldr	s15, [pc, #224]	@ 8004fd8 <HAL_RCCEx_GetPLL1ClockFreq+0x124>
 8004efa:	ee87 6a87 	vdiv.f32	s12, s15, s14
 8004efe:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8004f00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f04:	ee07 3a90 	vmov	s15, r3
 8004f08:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8004f0c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004f10:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8004f14:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004f18:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8004f1c:	4a2d      	ldr	r2, [pc, #180]	@ (8004fd4 <HAL_RCCEx_GetPLL1ClockFreq+0x120>)
 8004f1e:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8004f22:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8004f24:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8004f28:	ee07 3a10 	vmov	s14, r3
 8004f2c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 8004f30:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8004f32:	ee37 7a06 	vadd.f32	s14, s14, s12
 8004f36:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004f3a:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8004f3e:	edc0 6a00 	vstr	s13, [r0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8004f42:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8004f44:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8004f48:	ee07 3a10 	vmov	s14, r3
 8004f4c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8004f50:	ee37 7a06 	vadd.f32	s14, s14, s12
 8004f54:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004f58:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8004f5c:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8004f60:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8004f62:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8004f66:	ee06 3a90 	vmov	s13, r3
 8004f6a:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8004f6e:	ee76 6a86 	vadd.f32	s13, s13, s12
 8004f72:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8004f76:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8004f7a:	ee17 3a90 	vmov	r3, s15
 8004f7e:	6083      	str	r3, [r0, #8]
}
 8004f80:	4770      	bx	lr
 8004f82:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8004f84:	e9c0 3300 	strd	r3, r3, [r0]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8004f88:	6083      	str	r3, [r0, #8]
}
 8004f8a:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004f8c:	6813      	ldr	r3, [r2, #0]
 8004f8e:	069b      	lsls	r3, r3, #26
 8004f90:	d5b1      	bpl.n	8004ef6 <HAL_RCCEx_GetPLL1ClockFreq+0x42>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004f92:	6814      	ldr	r4, [r2, #0]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004f94:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8004f98:	6b13      	ldr	r3, [r2, #48]	@ 0x30
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004f9a:	4910      	ldr	r1, [pc, #64]	@ (8004fdc <HAL_RCCEx_GetPLL1ClockFreq+0x128>)
 8004f9c:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004fa0:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004fa4:	40d1      	lsrs	r1, r2
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004fa6:	ee06 3a10 	vmov	s12, r3
 8004faa:	ee05 1a90 	vmov	s11, r1
 8004fae:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8004fb2:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8004fb6:	ee36 6a27 	vadd.f32	s12, s12, s15
 8004fba:	eec5 7a87 	vdiv.f32	s15, s11, s14
 8004fbe:	ee36 7a26 	vadd.f32	s14, s12, s13
 8004fc2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004fc6:	e7a9      	b.n	8004f1c <HAL_RCCEx_GetPLL1ClockFreq+0x68>
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004fc8:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8004fe0 <HAL_RCCEx_GetPLL1ClockFreq+0x12c>
 8004fcc:	e795      	b.n	8004efa <HAL_RCCEx_GetPLL1ClockFreq+0x46>
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004fce:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8004fe4 <HAL_RCCEx_GetPLL1ClockFreq+0x130>
 8004fd2:	e792      	b.n	8004efa <HAL_RCCEx_GetPLL1ClockFreq+0x46>
 8004fd4:	58024400 	.word	0x58024400
 8004fd8:	4c742400 	.word	0x4c742400
 8004fdc:	03d09000 	.word	0x03d09000
 8004fe0:	4af42400 	.word	0x4af42400
 8004fe4:	4a742400 	.word	0x4a742400

08004fe8 <HAL_RCCEx_GetPeriphCLKFreq>:
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8004fe8:	f5a0 7380 	sub.w	r3, r0, #256	@ 0x100
 8004fec:	430b      	orrs	r3, r1
{
 8004fee:	b500      	push	{lr}
 8004ff0:	b085      	sub	sp, #20
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8004ff2:	f000 8083 	beq.w	80050fc <HAL_RCCEx_GetPeriphCLKFreq+0x114>
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8004ff6:	f5a0 7300 	sub.w	r3, r0, #512	@ 0x200
 8004ffa:	430b      	orrs	r3, r1
 8004ffc:	d038      	beq.n	8005070 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8004ffe:	f5a0 6380 	sub.w	r3, r0, #1024	@ 0x400
 8005002:	430b      	orrs	r3, r1
 8005004:	f000 80e6 	beq.w	80051d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8005008:	f5a0 6300 	sub.w	r3, r0, #2048	@ 0x800
 800500c:	430b      	orrs	r3, r1
 800500e:	f000 8089 	beq.w	8005124 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8005012:	f5a0 5380 	sub.w	r3, r0, #4096	@ 0x1000
 8005016:	430b      	orrs	r3, r1
 8005018:	d060      	beq.n	80050dc <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800501a:	f5a0 5300 	sub.w	r3, r0, #8192	@ 0x2000
 800501e:	430b      	orrs	r3, r1
 8005020:	f000 8112 	beq.w	8005248 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8005024:	f5a0 2300 	sub.w	r3, r0, #524288	@ 0x80000
 8005028:	430b      	orrs	r3, r1
 800502a:	f000 80a3 	beq.w	8005174 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800502e:	f5a0 3380 	sub.w	r3, r0, #65536	@ 0x10000
 8005032:	430b      	orrs	r3, r1
 8005034:	f000 80fa 	beq.w	800522c <HAL_RCCEx_GetPeriphCLKFreq+0x244>
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8005038:	f5a0 4380 	sub.w	r3, r0, #16384	@ 0x4000
 800503c:	430b      	orrs	r3, r1
 800503e:	f000 8143 	beq.w	80052c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8005042:	f5a0 4000 	sub.w	r0, r0, #32768	@ 0x8000
 8005046:	4308      	orrs	r0, r1
 8005048:	d137      	bne.n	80050ba <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800504a:	4a9a      	ldr	r2, [pc, #616]	@ (80052b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800504c:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800504e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
    switch (srcclk)
 8005052:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005056:	f000 8084 	beq.w	8005162 <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
 800505a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800505e:	f000 8157 	beq.w	8005310 <HAL_RCCEx_GetPeriphCLKFreq+0x328>
 8005062:	bb53      	cbnz	r3, 80050ba <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005064:	6810      	ldr	r0, [r2, #0]
 8005066:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 800506a:	d044      	beq.n	80050f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          frequency = HSE_VALUE;
 800506c:	4892      	ldr	r0, [pc, #584]	@ (80052b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>)
 800506e:	e042      	b.n	80050f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8005070:	4a90      	ldr	r2, [pc, #576]	@ (80052b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8005072:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8005074:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
    switch (saiclocksource)
 8005078:	2b80      	cmp	r3, #128	@ 0x80
 800507a:	f000 80a6 	beq.w	80051ca <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
 800507e:	d920      	bls.n	80050c2 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 8005080:	2bc0      	cmp	r3, #192	@ 0xc0
 8005082:	d037      	beq.n	80050f4 <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
 8005084:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005088:	d117      	bne.n	80050ba <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800508a:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800508c:	6811      	ldr	r1, [r2, #0]
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800508e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005092:	0749      	lsls	r1, r1, #29
 8005094:	d502      	bpl.n	800509c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
 8005096:	2b00      	cmp	r3, #0
 8005098:	f000 80c2 	beq.w	8005220 <HAL_RCCEx_GetPeriphCLKFreq+0x238>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800509c:	4a85      	ldr	r2, [pc, #532]	@ (80052b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800509e:	6812      	ldr	r2, [r2, #0]
 80050a0:	05d0      	lsls	r0, r2, #23
 80050a2:	d503      	bpl.n	80050ac <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
 80050a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80050a8:	f000 8102 	beq.w	80052b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80050ac:	4a81      	ldr	r2, [pc, #516]	@ (80052b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 80050ae:	6812      	ldr	r2, [r2, #0]
 80050b0:	0391      	lsls	r1, r2, #14
 80050b2:	d502      	bpl.n	80050ba <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 80050b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80050b8:	d0d8      	beq.n	800506c <HAL_RCCEx_GetPeriphCLKFreq+0x84>
          frequency = 0;
 80050ba:	2000      	movs	r0, #0
}
 80050bc:	b005      	add	sp, #20
 80050be:	f85d fb04 	ldr.w	pc, [sp], #4
    switch (saiclocksource)
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d04d      	beq.n	8005162 <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
 80050c6:	2b40      	cmp	r3, #64	@ 0x40
 80050c8:	d1f7      	bne.n	80050ba <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80050ca:	6810      	ldr	r0, [r2, #0]
 80050cc:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 80050d0:	d011      	beq.n	80050f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80050d2:	a801      	add	r0, sp, #4
 80050d4:	f7ff fdba 	bl	8004c4c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80050d8:	9801      	ldr	r0, [sp, #4]
 80050da:	e00c      	b.n	80050f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 80050dc:	4a75      	ldr	r2, [pc, #468]	@ (80052b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 80050de:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 80050e0:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
    switch (srcclk)
 80050e4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80050e8:	d06f      	beq.n	80051ca <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
 80050ea:	d938      	bls.n	800515e <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 80050ec:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80050f0:	f040 8088 	bne.w	8005204 <HAL_RCCEx_GetPeriphCLKFreq+0x21c>
        frequency = EXTERNAL_CLOCK_VALUE;
 80050f4:	4871      	ldr	r0, [pc, #452]	@ (80052bc <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
}
 80050f6:	b005      	add	sp, #20
 80050f8:	f85d fb04 	ldr.w	pc, [sp], #4
    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 80050fc:	4b6d      	ldr	r3, [pc, #436]	@ (80052b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 80050fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005100:	f003 0307 	and.w	r3, r3, #7
    switch (saiclocksource)
 8005104:	2b04      	cmp	r3, #4
 8005106:	d8d8      	bhi.n	80050ba <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 8005108:	a201      	add	r2, pc, #4	@ (adr r2, 8005110 <HAL_RCCEx_GetPeriphCLKFreq+0x128>)
 800510a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800510e:	bf00      	nop
 8005110:	080051b3 	.word	0x080051b3
 8005114:	0800518f 	.word	0x0800518f
 8005118:	0800519f 	.word	0x0800519f
 800511c:	080050f5 	.word	0x080050f5
 8005120:	0800519b 	.word	0x0800519b
    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8005124:	4a63      	ldr	r2, [pc, #396]	@ (80052b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8005126:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8005128:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
    switch (saiclocksource)
 800512c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005130:	d04b      	beq.n	80051ca <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
 8005132:	d944      	bls.n	80051be <HAL_RCCEx_GetPeriphCLKFreq+0x1d6>
 8005134:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005138:	d0dc      	beq.n	80050f4 <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
 800513a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800513e:	d1bc      	bne.n	80050ba <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005140:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005142:	6812      	ldr	r2, [r2, #0]
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005144:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005148:	0752      	lsls	r2, r2, #29
 800514a:	d5a7      	bpl.n	800509c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
 800514c:	2b00      	cmp	r3, #0
 800514e:	d1a5      	bne.n	800509c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005150:	4b58      	ldr	r3, [pc, #352]	@ (80052b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8005152:	485b      	ldr	r0, [pc, #364]	@ (80052c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800515a:	40d8      	lsrs	r0, r3
 800515c:	e7cb      	b.n	80050f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    switch (srcclk)
 800515e:	2b00      	cmp	r3, #0
 8005160:	d154      	bne.n	800520c <HAL_RCCEx_GetPeriphCLKFreq+0x224>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005162:	6810      	ldr	r0, [r2, #0]
 8005164:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 8005168:	d0c5      	beq.n	80050f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800516a:	a801      	add	r0, sp, #4
 800516c:	f7ff fea2 	bl	8004eb4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005170:	9802      	ldr	r0, [sp, #8]
 8005172:	e7c0      	b.n	80050f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8005174:	4a4f      	ldr	r2, [pc, #316]	@ (80052b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8005176:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8005178:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
    switch (srcclk)
 800517c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005180:	f000 80d0 	beq.w	8005324 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
 8005184:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005188:	d0da      	beq.n	8005140 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 800518a:	2b00      	cmp	r3, #0
 800518c:	d195      	bne.n	80050ba <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800518e:	4b49      	ldr	r3, [pc, #292]	@ (80052b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8005190:	6818      	ldr	r0, [r3, #0]
 8005192:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8005196:	d0ae      	beq.n	80050f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 8005198:	e79b      	b.n	80050d2 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800519a:	4a46      	ldr	r2, [pc, #280]	@ (80052b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800519c:	e775      	b.n	800508a <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800519e:	4b45      	ldr	r3, [pc, #276]	@ (80052b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 80051a0:	6818      	ldr	r0, [r3, #0]
 80051a2:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 80051a6:	d0a6      	beq.n	80050f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80051a8:	a801      	add	r0, sp, #4
 80051aa:	f7ff fde9 	bl	8004d80 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80051ae:	9801      	ldr	r0, [sp, #4]
 80051b0:	e7a1      	b.n	80050f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80051b2:	4b40      	ldr	r3, [pc, #256]	@ (80052b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 80051b4:	6818      	ldr	r0, [r3, #0]
 80051b6:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 80051ba:	d09c      	beq.n	80050f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 80051bc:	e7d5      	b.n	800516a <HAL_RCCEx_GetPeriphCLKFreq+0x182>
    switch (saiclocksource)
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d0cf      	beq.n	8005162 <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
 80051c2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80051c6:	d080      	beq.n	80050ca <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
 80051c8:	e777      	b.n	80050ba <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80051ca:	6810      	ldr	r0, [r2, #0]
 80051cc:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 80051d0:	d091      	beq.n	80050f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 80051d2:	e7e9      	b.n	80051a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>
    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 80051d4:	4a37      	ldr	r2, [pc, #220]	@ (80052b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 80051d6:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 80051d8:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
    switch (saiclocksource)
 80051dc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80051e0:	d0f3      	beq.n	80051ca <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
 80051e2:	d806      	bhi.n	80051f2 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d0bc      	beq.n	8005162 <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
 80051e8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80051ec:	f43f af6d 	beq.w	80050ca <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
 80051f0:	e763      	b.n	80050ba <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 80051f2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80051f6:	f43f af7d 	beq.w	80050f4 <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
 80051fa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80051fe:	f43f af44 	beq.w	800508a <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
 8005202:	e75a      	b.n	80050ba <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
    switch (srcclk)
 8005204:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005208:	d09a      	beq.n	8005140 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 800520a:	e756      	b.n	80050ba <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 800520c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005210:	f43f af5b 	beq.w	80050ca <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
 8005214:	e751      	b.n	80050ba <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005216:	6810      	ldr	r0, [r2, #0]
 8005218:	f010 0004 	ands.w	r0, r0, #4
 800521c:	f43f af6b 	beq.w	80050f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005220:	6813      	ldr	r3, [r2, #0]
 8005222:	4827      	ldr	r0, [pc, #156]	@ (80052c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 8005224:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8005228:	40d8      	lsrs	r0, r3
 800522a:	e764      	b.n	80050f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800522c:	4b21      	ldr	r3, [pc, #132]	@ (80052b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800522e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
    switch (srcclk)
 8005230:	03d2      	lsls	r2, r2, #15
 8005232:	d5bf      	bpl.n	80051b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1cc>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005234:	6818      	ldr	r0, [r3, #0]
 8005236:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 800523a:	f43f af5c 	beq.w	80050f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800523e:	a801      	add	r0, sp, #4
 8005240:	f7ff fd04 	bl	8004c4c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8005244:	9803      	ldr	r0, [sp, #12]
 8005246:	e756      	b.n	80050f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8005248:	4a1a      	ldr	r2, [pc, #104]	@ (80052b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800524a:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800524c:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
    switch (srcclk)
 8005250:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005254:	d0df      	beq.n	8005216 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 8005256:	d810      	bhi.n	800527a <HAL_RCCEx_GetPeriphCLKFreq+0x292>
 8005258:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800525c:	d058      	beq.n	8005310 <HAL_RCCEx_GetPeriphCLKFreq+0x328>
 800525e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005262:	d118      	bne.n	8005296 <HAL_RCCEx_GetPeriphCLKFreq+0x2ae>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005264:	4b13      	ldr	r3, [pc, #76]	@ (80052b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8005266:	6818      	ldr	r0, [r3, #0]
 8005268:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 800526c:	f43f af43 	beq.w	80050f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005270:	a801      	add	r0, sp, #4
 8005272:	f7ff fd85 	bl	8004d80 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8005276:	9802      	ldr	r0, [sp, #8]
 8005278:	e73d      	b.n	80050f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    switch (srcclk)
 800527a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800527e:	d012      	beq.n	80052a6 <HAL_RCCEx_GetPeriphCLKFreq+0x2be>
 8005280:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005284:	f47f af19 	bne.w	80050ba <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005288:	4b0a      	ldr	r3, [pc, #40]	@ (80052b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800528a:	6818      	ldr	r0, [r3, #0]
 800528c:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 8005290:	f43f af31 	beq.w	80050f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 8005294:	e6ea      	b.n	800506c <HAL_RCCEx_GetPeriphCLKFreq+0x84>
    switch (srcclk)
 8005296:	2b00      	cmp	r3, #0
 8005298:	f47f af0f 	bne.w	80050ba <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
}
 800529c:	b005      	add	sp, #20
 800529e:	f85d eb04 	ldr.w	lr, [sp], #4
        frequency = HAL_RCC_GetPCLK1Freq();
 80052a2:	f7fe bbf3 	b.w	8003a8c <HAL_RCC_GetPCLK1Freq>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80052a6:	6810      	ldr	r0, [r2, #0]
 80052a8:	f410 7080 	ands.w	r0, r0, #256	@ 0x100
 80052ac:	f43f af23 	beq.w	80050f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          frequency = CSI_VALUE;
 80052b0:	4804      	ldr	r0, [pc, #16]	@ (80052c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 80052b2:	e720      	b.n	80050f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 80052b4:	58024400 	.word	0x58024400
 80052b8:	007a1200 	.word	0x007a1200
 80052bc:	00bb8000 	.word	0x00bb8000
 80052c0:	03d09000 	.word	0x03d09000
 80052c4:	003d0900 	.word	0x003d0900
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 80052c8:	4b28      	ldr	r3, [pc, #160]	@ (800536c <HAL_RCCEx_GetPeriphCLKFreq+0x384>)
 80052ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052cc:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
    switch (srcclk)
 80052d0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80052d4:	d037      	beq.n	8005346 <HAL_RCCEx_GetPeriphCLKFreq+0x35e>
 80052d6:	d814      	bhi.n	8005302 <HAL_RCCEx_GetPeriphCLKFreq+0x31a>
 80052d8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80052dc:	d03f      	beq.n	800535e <HAL_RCCEx_GetPeriphCLKFreq+0x376>
 80052de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80052e2:	d0bf      	beq.n	8005264 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	f47f aee8 	bne.w	80050ba <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80052ea:	f7fe fb8f 	bl	8003a0c <HAL_RCC_GetHCLKFreq>
 80052ee:	4b1f      	ldr	r3, [pc, #124]	@ (800536c <HAL_RCCEx_GetPeriphCLKFreq+0x384>)
 80052f0:	4a1f      	ldr	r2, [pc, #124]	@ (8005370 <HAL_RCCEx_GetPeriphCLKFreq+0x388>)
 80052f2:	6a1b      	ldr	r3, [r3, #32]
 80052f4:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80052f8:	5cd3      	ldrb	r3, [r2, r3]
 80052fa:	f003 031f 	and.w	r3, r3, #31
 80052fe:	40d8      	lsrs	r0, r3
        break;
 8005300:	e6f9      	b.n	80050f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    switch (srcclk)
 8005302:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005306:	d017      	beq.n	8005338 <HAL_RCCEx_GetPeriphCLKFreq+0x350>
 8005308:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800530c:	d0bc      	beq.n	8005288 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>
 800530e:	e6d4      	b.n	80050ba <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005310:	6810      	ldr	r0, [r2, #0]
 8005312:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8005316:	f43f aeee 	beq.w	80050f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800531a:	a801      	add	r0, sp, #4
 800531c:	f7ff fc96 	bl	8004c4c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005320:	9802      	ldr	r0, [sp, #8]
 8005322:	e6e8      	b.n	80050f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005324:	6810      	ldr	r0, [r2, #0]
 8005326:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 800532a:	f43f aee4 	beq.w	80050f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800532e:	a801      	add	r0, sp, #4
 8005330:	f7ff fd26 	bl	8004d80 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8005334:	9803      	ldr	r0, [sp, #12]
 8005336:	e6de      	b.n	80050f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8005338:	4b0c      	ldr	r3, [pc, #48]	@ (800536c <HAL_RCCEx_GetPeriphCLKFreq+0x384>)
 800533a:	6818      	ldr	r0, [r3, #0]
 800533c:	f410 7080 	ands.w	r0, r0, #256	@ 0x100
 8005340:	f43f aed9 	beq.w	80050f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 8005344:	e7b4      	b.n	80052b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005346:	4b09      	ldr	r3, [pc, #36]	@ (800536c <HAL_RCCEx_GetPeriphCLKFreq+0x384>)
 8005348:	6818      	ldr	r0, [r3, #0]
 800534a:	f010 0004 	ands.w	r0, r0, #4
 800534e:	f43f aed2 	beq.w	80050f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	4807      	ldr	r0, [pc, #28]	@ (8005374 <HAL_RCCEx_GetPeriphCLKFreq+0x38c>)
 8005356:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800535a:	40d8      	lsrs	r0, r3
 800535c:	e6cb      	b.n	80050f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800535e:	4b03      	ldr	r3, [pc, #12]	@ (800536c <HAL_RCCEx_GetPeriphCLKFreq+0x384>)
 8005360:	6818      	ldr	r0, [r3, #0]
 8005362:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8005366:	f43f aec6 	beq.w	80050f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 800536a:	e7d6      	b.n	800531a <HAL_RCCEx_GetPeriphCLKFreq+0x332>
 800536c:	58024400 	.word	0x58024400
 8005370:	08005e14 	.word	0x08005e14
 8005374:	03d09000 	.word	0x03d09000

08005378 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005378:	2800      	cmp	r0, #0
 800537a:	f000 8094 	beq.w	80054a6 <HAL_TIM_Base_Init+0x12e>
{
 800537e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005380:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8005384:	4604      	mov	r4, r0
 8005386:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800538a:	2b00      	cmp	r3, #0
 800538c:	d07b      	beq.n	8005486 <HAL_TIM_Base_Init+0x10e>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800538e:	6823      	ldr	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8005390:	2202      	movs	r2, #2
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005392:	4946      	ldr	r1, [pc, #280]	@ (80054ac <HAL_TIM_Base_Init+0x134>)
 8005394:	4846      	ldr	r0, [pc, #280]	@ (80054b0 <HAL_TIM_Base_Init+0x138>)
 8005396:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800539a:	eba3 0101 	sub.w	r1, r3, r1
  htim->State = HAL_TIM_STATE_BUSY;
 800539e:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80053a2:	eba3 0e00 	sub.w	lr, r3, r0
  tmpcr1 = TIMx->CR1;
 80053a6:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80053a8:	fab1 f181 	clz	r1, r1
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80053ac:	69a7      	ldr	r7, [r4, #24]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80053ae:	fabe fe8e 	clz	lr, lr

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80053b2:	6865      	ldr	r5, [r4, #4]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80053b4:	ea4f 1151 	mov.w	r1, r1, lsr #5
  TIMx->ARR = (uint32_t)Structure->Period ;
 80053b8:	68e6      	ldr	r6, [r4, #12]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80053ba:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
 80053be:	d020      	beq.n	8005402 <HAL_TIM_Base_Init+0x8a>
 80053c0:	b9f9      	cbnz	r1, 8005402 <HAL_TIM_Base_Init+0x8a>
 80053c2:	f8df c0fc 	ldr.w	ip, [pc, #252]	@ 80054c0 <HAL_TIM_Base_Init+0x148>
 80053c6:	4563      	cmp	r3, ip
 80053c8:	d01b      	beq.n	8005402 <HAL_TIM_Base_Init+0x8a>
 80053ca:	f50c 6c80 	add.w	ip, ip, #1024	@ 0x400
 80053ce:	4563      	cmp	r3, ip
 80053d0:	d017      	beq.n	8005402 <HAL_TIM_Base_Init+0x8a>
 80053d2:	f50c 6c80 	add.w	ip, ip, #1024	@ 0x400
 80053d6:	4563      	cmp	r3, ip
 80053d8:	d013      	beq.n	8005402 <HAL_TIM_Base_Init+0x8a>
 80053da:	f1be 0f00 	cmp.w	lr, #0
 80053de:	d110      	bne.n	8005402 <HAL_TIM_Base_Init+0x8a>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80053e0:	4834      	ldr	r0, [pc, #208]	@ (80054b4 <HAL_TIM_Base_Init+0x13c>)
 80053e2:	4935      	ldr	r1, [pc, #212]	@ (80054b8 <HAL_TIM_Base_Init+0x140>)
 80053e4:	428b      	cmp	r3, r1
 80053e6:	bf18      	it	ne
 80053e8:	4283      	cmpne	r3, r0
 80053ea:	d051      	beq.n	8005490 <HAL_TIM_Base_Init+0x118>
 80053ec:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80053f0:	428b      	cmp	r3, r1
 80053f2:	d04d      	beq.n	8005490 <HAL_TIM_Base_Init+0x118>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80053f4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80053f8:	433a      	orrs	r2, r7
  TIMx->CR1 = tmpcr1;
 80053fa:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80053fc:	62de      	str	r6, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80053fe:	629d      	str	r5, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005400:	e01d      	b.n	800543e <HAL_TIM_Base_Init+0xc6>
    tmpcr1 |= Structure->CounterMode;
 8005402:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005404:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8005408:	4302      	orrs	r2, r0
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800540a:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800540c:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005410:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005412:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005416:	433a      	orrs	r2, r7
  TIMx->CR1 = tmpcr1;
 8005418:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800541a:	62de      	str	r6, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800541c:	629d      	str	r5, [r3, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800541e:	b961      	cbnz	r1, 800543a <HAL_TIM_Base_Init+0xc2>
 8005420:	f1be 0f00 	cmp.w	lr, #0
 8005424:	d109      	bne.n	800543a <HAL_TIM_Base_Init+0xc2>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005426:	4925      	ldr	r1, [pc, #148]	@ (80054bc <HAL_TIM_Base_Init+0x144>)
 8005428:	4a22      	ldr	r2, [pc, #136]	@ (80054b4 <HAL_TIM_Base_Init+0x13c>)
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800542a:	4293      	cmp	r3, r2
 800542c:	bf18      	it	ne
 800542e:	428b      	cmpne	r3, r1
 8005430:	d003      	beq.n	800543a <HAL_TIM_Base_Init+0xc2>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005432:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005436:	4293      	cmp	r3, r2
 8005438:	d101      	bne.n	800543e <HAL_TIM_Base_Init+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800543a:	6962      	ldr	r2, [r4, #20]
 800543c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800543e:	2201      	movs	r2, #1
 8005440:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005442:	691a      	ldr	r2, [r3, #16]
 8005444:	07d2      	lsls	r2, r2, #31
 8005446:	d503      	bpl.n	8005450 <HAL_TIM_Base_Init+0xd8>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005448:	691a      	ldr	r2, [r3, #16]
 800544a:	f022 0201 	bic.w	r2, r2, #1
 800544e:	611a      	str	r2, [r3, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005450:	2301      	movs	r3, #1
  return HAL_OK;
 8005452:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005454:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005458:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 800545c:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8005460:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8005464:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8005468:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800546c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005470:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8005474:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8005478:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 800547c:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8005480:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 8005484:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    htim->Lock = HAL_UNLOCKED;
 8005486:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 800548a:	f7fb fdd1 	bl	8001030 <HAL_TIM_Base_MspInit>
 800548e:	e77e      	b.n	800538e <HAL_TIM_Base_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005490:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8005492:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005496:	430a      	orrs	r2, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005498:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800549c:	433a      	orrs	r2, r7
  TIMx->CR1 = tmpcr1;
 800549e:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80054a0:	62de      	str	r6, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80054a2:	629d      	str	r5, [r3, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80054a4:	e7bf      	b.n	8005426 <HAL_TIM_Base_Init+0xae>
    return HAL_ERROR;
 80054a6:	2001      	movs	r0, #1
}
 80054a8:	4770      	bx	lr
 80054aa:	bf00      	nop
 80054ac:	40010000 	.word	0x40010000
 80054b0:	40010400 	.word	0x40010400
 80054b4:	40014000 	.word	0x40014000
 80054b8:	40014400 	.word	0x40014400
 80054bc:	40014800 	.word	0x40014800
 80054c0:	40000400 	.word	0x40000400

080054c4 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80054c4:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80054c8:	2b01      	cmp	r3, #1
 80054ca:	d04b      	beq.n	8005564 <HAL_TIMEx_MasterConfigSynchronization+0xa0>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80054cc:	6803      	ldr	r3, [r0, #0]
 80054ce:	4602      	mov	r2, r0
  htim->State = HAL_TIM_STATE_BUSY;
 80054d0:	2002      	movs	r0, #2
{
 80054d2:	b430      	push	{r4, r5}

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80054d4:	4d24      	ldr	r5, [pc, #144]	@ (8005568 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
  htim->State = HAL_TIM_STATE_BUSY;
 80054d6:	f882 003d 	strb.w	r0, [r2, #61]	@ 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80054da:	42ab      	cmp	r3, r5
  tmpcr2 = htim->Instance->CR2;
 80054dc:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 80054de:	689c      	ldr	r4, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80054e0:	d029      	beq.n	8005536 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 80054e2:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80054e6:	42ab      	cmp	r3, r5
 80054e8:	d025      	beq.n	8005536 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054ea:	4d20      	ldr	r5, [pc, #128]	@ (800556c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
  tmpcr2 &= ~TIM_CR2_MMS;
 80054ec:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054f0:	42ab      	cmp	r3, r5
 80054f2:	bf18      	it	ne
 80054f4:	f1b3 4f80 	cmpne.w	r3, #1073741824	@ 0x40000000
 80054f8:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80054fc:	bf0c      	ite	eq
 80054fe:	f04f 0c01 	moveq.w	ip, #1
 8005502:	f04f 0c00 	movne.w	ip, #0
 8005506:	42ab      	cmp	r3, r5
 8005508:	bf08      	it	eq
 800550a:	f04c 0c01 	orreq.w	ip, ip, #1
 800550e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005512:	42ab      	cmp	r3, r5
 8005514:	bf08      	it	eq
 8005516:	f04c 0c01 	orreq.w	ip, ip, #1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800551a:	680d      	ldr	r5, [r1, #0]
 800551c:	4328      	orrs	r0, r5
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800551e:	4d14      	ldr	r5, [pc, #80]	@ (8005570 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
  htim->Instance->CR2 = tmpcr2;
 8005520:	6058      	str	r0, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005522:	42ab      	cmp	r3, r5
 8005524:	bf14      	ite	ne
 8005526:	4660      	movne	r0, ip
 8005528:	f04c 0001 	orreq.w	r0, ip, #1
 800552c:	b960      	cbnz	r0, 8005548 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 800552e:	4811      	ldr	r0, [pc, #68]	@ (8005574 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005530:	4283      	cmp	r3, r0
 8005532:	d009      	beq.n	8005548 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8005534:	e00d      	b.n	8005552 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005536:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005538:	f420 0070 	bic.w	r0, r0, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800553c:	4328      	orrs	r0, r5
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800553e:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8005540:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005544:	4328      	orrs	r0, r5
  htim->Instance->CR2 = tmpcr2;
 8005546:	6058      	str	r0, [r3, #4]
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005548:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800554a:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800554e:	430c      	orrs	r4, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005550:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8005552:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8005554:	2101      	movs	r1, #1

  return HAL_OK;
 8005556:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 8005558:	f882 103d 	strb.w	r1, [r2, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 800555c:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
}
 8005560:	bc30      	pop	{r4, r5}
 8005562:	4770      	bx	lr
  __HAL_LOCK(htim);
 8005564:	2002      	movs	r0, #2
}
 8005566:	4770      	bx	lr
 8005568:	40010000 	.word	0x40010000
 800556c:	40000400 	.word	0x40000400
 8005570:	40001800 	.word	0x40001800
 8005574:	40014000 	.word	0x40014000

08005578 <UART_SetConfig>:
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005578:	6901      	ldr	r1, [r0, #16]
 800557a:	6882      	ldr	r2, [r0, #8]
  if (UART_INSTANCE_LOWPOWER(huart))
 800557c:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800557e:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005580:	49a2      	ldr	r1, [pc, #648]	@ (800580c <UART_SetConfig+0x294>)
{
 8005582:	b570      	push	{r4, r5, r6, lr}
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005584:	6945      	ldr	r5, [r0, #20]
{
 8005586:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005588:	69c0      	ldr	r0, [r0, #28]
{
 800558a:	b086      	sub	sp, #24
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800558c:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800558e:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005590:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005592:	4029      	ands	r1, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005594:	6a65      	ldr	r5, [r4, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005596:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005598:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800559a:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800559c:	685a      	ldr	r2, [r3, #4]
 800559e:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 80055a2:	430a      	orrs	r2, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80055a4:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80055a6:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80055a8:	4a99      	ldr	r2, [pc, #612]	@ (8005810 <UART_SetConfig+0x298>)
 80055aa:	4293      	cmp	r3, r2
 80055ac:	f000 8118 	beq.w	80057e0 <UART_SetConfig+0x268>
    tmpreg |= huart->Init.OneBitSampling;
 80055b0:	6a22      	ldr	r2, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80055b2:	689e      	ldr	r6, [r3, #8]
    tmpreg |= huart->Init.OneBitSampling;
 80055b4:	4311      	orrs	r1, r2
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80055b6:	4a97      	ldr	r2, [pc, #604]	@ (8005814 <UART_SetConfig+0x29c>)
 80055b8:	4032      	ands	r2, r6
 80055ba:	4311      	orrs	r1, r2
 80055bc:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80055be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055c0:	f022 020f 	bic.w	r2, r2, #15
 80055c4:	432a      	orrs	r2, r5
 80055c6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80055c8:	4a93      	ldr	r2, [pc, #588]	@ (8005818 <UART_SetConfig+0x2a0>)
 80055ca:	4293      	cmp	r3, r2
 80055cc:	d028      	beq.n	8005620 <UART_SetConfig+0xa8>
 80055ce:	4a93      	ldr	r2, [pc, #588]	@ (800581c <UART_SetConfig+0x2a4>)
 80055d0:	4293      	cmp	r3, r2
 80055d2:	d01a      	beq.n	800560a <UART_SetConfig+0x92>
 80055d4:	4a92      	ldr	r2, [pc, #584]	@ (8005820 <UART_SetConfig+0x2a8>)
 80055d6:	4293      	cmp	r3, r2
 80055d8:	d017      	beq.n	800560a <UART_SetConfig+0x92>
 80055da:	4a92      	ldr	r2, [pc, #584]	@ (8005824 <UART_SetConfig+0x2ac>)
 80055dc:	4293      	cmp	r3, r2
 80055de:	d014      	beq.n	800560a <UART_SetConfig+0x92>
 80055e0:	4a91      	ldr	r2, [pc, #580]	@ (8005828 <UART_SetConfig+0x2b0>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d011      	beq.n	800560a <UART_SetConfig+0x92>
 80055e6:	4a91      	ldr	r2, [pc, #580]	@ (800582c <UART_SetConfig+0x2b4>)
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d019      	beq.n	8005620 <UART_SetConfig+0xa8>
 80055ec:	4a90      	ldr	r2, [pc, #576]	@ (8005830 <UART_SetConfig+0x2b8>)
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d00b      	beq.n	800560a <UART_SetConfig+0x92>
 80055f2:	4a90      	ldr	r2, [pc, #576]	@ (8005834 <UART_SetConfig+0x2bc>)
 80055f4:	4293      	cmp	r3, r2
 80055f6:	d008      	beq.n	800560a <UART_SetConfig+0x92>

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
      {
        ret = HAL_ERROR;
 80055f8:	2001      	movs	r0, #1
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80055fa:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 80055fc:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
  huart->RxISR = NULL;
 8005600:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->NbRxDataToProcess = 1;
 8005602:	66a2      	str	r2, [r4, #104]	@ 0x68
  huart->TxISR = NULL;
 8005604:	67a3      	str	r3, [r4, #120]	@ 0x78

  return ret;
}
 8005606:	b006      	add	sp, #24
 8005608:	bd70      	pop	{r4, r5, r6, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 800560a:	4b8b      	ldr	r3, [pc, #556]	@ (8005838 <UART_SetConfig+0x2c0>)
 800560c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800560e:	f003 0307 	and.w	r3, r3, #7
 8005612:	2b05      	cmp	r3, #5
 8005614:	d8f0      	bhi.n	80055f8 <UART_SetConfig+0x80>
 8005616:	e8df f003 	tbb	[pc, r3]
 800561a:	5f9d      	.short	0x5f9d
 800561c:	977e7169 	.word	0x977e7169
 8005620:	4b85      	ldr	r3, [pc, #532]	@ (8005838 <UART_SetConfig+0x2c0>)
 8005622:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005624:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005628:	2b28      	cmp	r3, #40	@ 0x28
 800562a:	d8e5      	bhi.n	80055f8 <UART_SetConfig+0x80>
 800562c:	a201      	add	r2, pc, #4	@ (adr r2, 8005634 <UART_SetConfig+0xbc>)
 800562e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005632:	bf00      	nop
 8005634:	080057af 	.word	0x080057af
 8005638:	080055f9 	.word	0x080055f9
 800563c:	080055f9 	.word	0x080055f9
 8005640:	080055f9 	.word	0x080055f9
 8005644:	080055f9 	.word	0x080055f9
 8005648:	080055f9 	.word	0x080055f9
 800564c:	080055f9 	.word	0x080055f9
 8005650:	080055f9 	.word	0x080055f9
 8005654:	080056d9 	.word	0x080056d9
 8005658:	080055f9 	.word	0x080055f9
 800565c:	080055f9 	.word	0x080055f9
 8005660:	080055f9 	.word	0x080055f9
 8005664:	080055f9 	.word	0x080055f9
 8005668:	080055f9 	.word	0x080055f9
 800566c:	080055f9 	.word	0x080055f9
 8005670:	080055f9 	.word	0x080055f9
 8005674:	080056ed 	.word	0x080056ed
 8005678:	080055f9 	.word	0x080055f9
 800567c:	080055f9 	.word	0x080055f9
 8005680:	080055f9 	.word	0x080055f9
 8005684:	080055f9 	.word	0x080055f9
 8005688:	080055f9 	.word	0x080055f9
 800568c:	080055f9 	.word	0x080055f9
 8005690:	080055f9 	.word	0x080055f9
 8005694:	080056fd 	.word	0x080056fd
 8005698:	080055f9 	.word	0x080055f9
 800569c:	080055f9 	.word	0x080055f9
 80056a0:	080055f9 	.word	0x080055f9
 80056a4:	080055f9 	.word	0x080055f9
 80056a8:	080055f9 	.word	0x080055f9
 80056ac:	080055f9 	.word	0x080055f9
 80056b0:	080055f9 	.word	0x080055f9
 80056b4:	08005717 	.word	0x08005717
 80056b8:	080055f9 	.word	0x080055f9
 80056bc:	080055f9 	.word	0x080055f9
 80056c0:	080055f9 	.word	0x080055f9
 80056c4:	080055f9 	.word	0x080055f9
 80056c8:	080055f9 	.word	0x080055f9
 80056cc:	080055f9 	.word	0x080055f9
 80056d0:	080055f9 	.word	0x080055f9
 80056d4:	08005749 	.word	0x08005749
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80056d8:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80056dc:	d040      	beq.n	8005760 <UART_SetConfig+0x1e8>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80056de:	4668      	mov	r0, sp
 80056e0:	f7ff fab4 	bl	8004c4c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80056e4:	9801      	ldr	r0, [sp, #4]
    if (pclk != 0U)
 80056e6:	b368      	cbz	r0, 8005744 <UART_SetConfig+0x1cc>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80056e8:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 80056ea:	e018      	b.n	800571e <UART_SetConfig+0x1a6>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80056ec:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80056f0:	d06e      	beq.n	80057d0 <UART_SetConfig+0x258>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80056f2:	a803      	add	r0, sp, #12
 80056f4:	f7ff fb44 	bl	8004d80 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80056f8:	9804      	ldr	r0, [sp, #16]
        break;
 80056fa:	e7f4      	b.n	80056e6 <UART_SetConfig+0x16e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80056fc:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8005700:	d05b      	beq.n	80057ba <UART_SetConfig+0x242>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005702:	4b4d      	ldr	r3, [pc, #308]	@ (8005838 <UART_SetConfig+0x2c0>)
 8005704:	681a      	ldr	r2, [r3, #0]
 8005706:	0692      	lsls	r2, r2, #26
 8005708:	d54c      	bpl.n	80057a4 <UART_SetConfig+0x22c>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	484b      	ldr	r0, [pc, #300]	@ (800583c <UART_SetConfig+0x2c4>)
 800570e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8005712:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 8005714:	e003      	b.n	800571e <UART_SetConfig+0x1a6>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005716:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
        pclk = (uint32_t) CSI_VALUE;
 800571a:	4849      	ldr	r0, [pc, #292]	@ (8005840 <UART_SetConfig+0x2c8>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800571c:	d027      	beq.n	800576e <UART_SetConfig+0x1f6>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800571e:	4a49      	ldr	r2, [pc, #292]	@ (8005844 <UART_SetConfig+0x2cc>)
 8005720:	6863      	ldr	r3, [r4, #4]
 8005722:	f832 1015 	ldrh.w	r1, [r2, r5, lsl #1]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005726:	f64f 72ef 	movw	r2, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800572a:	fbb0 f0f1 	udiv	r0, r0, r1
 800572e:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8005732:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005736:	f1a0 0310 	sub.w	r3, r0, #16
 800573a:	4293      	cmp	r3, r2
 800573c:	f63f af5c 	bhi.w	80055f8 <UART_SetConfig+0x80>
          huart->Instance->BRR = usartdiv;
 8005740:	6823      	ldr	r3, [r4, #0]
 8005742:	60d8      	str	r0, [r3, #12]
          pclk = (uint32_t) HSI_VALUE;
 8005744:	2000      	movs	r0, #0
 8005746:	e758      	b.n	80055fa <UART_SetConfig+0x82>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005748:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 800574c:	d00f      	beq.n	800576e <UART_SetConfig+0x1f6>
        pclk = (uint32_t) LSE_VALUE;
 800574e:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8005752:	e7e4      	b.n	800571e <UART_SetConfig+0x1a6>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005754:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8005758:	d026      	beq.n	80057a8 <UART_SetConfig+0x230>
        pclk = HAL_RCC_GetPCLK1Freq();
 800575a:	f7fe f997 	bl	8003a8c <HAL_RCC_GetPCLK1Freq>
        break;
 800575e:	e7c2      	b.n	80056e6 <UART_SetConfig+0x16e>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005760:	4668      	mov	r0, sp
 8005762:	f7ff fa73 	bl	8004c4c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005766:	9801      	ldr	r0, [sp, #4]
    if (pclk != 0U)
 8005768:	2800      	cmp	r0, #0
 800576a:	d0eb      	beq.n	8005744 <UART_SetConfig+0x1cc>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800576c:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 800576e:	4b35      	ldr	r3, [pc, #212]	@ (8005844 <UART_SetConfig+0x2cc>)
 8005770:	6862      	ldr	r2, [r4, #4]
 8005772:	f833 1015 	ldrh.w	r1, [r3, r5, lsl #1]
 8005776:	0853      	lsrs	r3, r2, #1
 8005778:	fbb0 f0f1 	udiv	r0, r0, r1
 800577c:	eb03 0340 	add.w	r3, r3, r0, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005780:	f64f 71ef 	movw	r1, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005784:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005788:	f1a3 0210 	sub.w	r2, r3, #16
 800578c:	428a      	cmp	r2, r1
 800578e:	f63f af33 	bhi.w	80055f8 <UART_SetConfig+0x80>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005792:	f023 020f 	bic.w	r2, r3, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005796:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 800579a:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800579c:	b292      	uxth	r2, r2
        huart->Instance->BRR = brrtemp;
 800579e:	4313      	orrs	r3, r2
 80057a0:	60cb      	str	r3, [r1, #12]
 80057a2:	e7cf      	b.n	8005744 <UART_SetConfig+0x1cc>
          pclk = (uint32_t) HSI_VALUE;
 80057a4:	4825      	ldr	r0, [pc, #148]	@ (800583c <UART_SetConfig+0x2c4>)
 80057a6:	e7ba      	b.n	800571e <UART_SetConfig+0x1a6>
        pclk = HAL_RCC_GetPCLK1Freq();
 80057a8:	f7fe f970 	bl	8003a8c <HAL_RCC_GetPCLK1Freq>
        break;
 80057ac:	e7dc      	b.n	8005768 <UART_SetConfig+0x1f0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80057ae:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80057b2:	d012      	beq.n	80057da <UART_SetConfig+0x262>
        pclk = HAL_RCC_GetPCLK2Freq();
 80057b4:	f7fe f9b2 	bl	8003b1c <HAL_RCC_GetPCLK2Freq>
        break;
 80057b8:	e795      	b.n	80056e6 <UART_SetConfig+0x16e>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80057ba:	4b1f      	ldr	r3, [pc, #124]	@ (8005838 <UART_SetConfig+0x2c0>)
 80057bc:	681a      	ldr	r2, [r3, #0]
 80057be:	0691      	lsls	r1, r2, #26
 80057c0:	f140 808a 	bpl.w	80058d8 <UART_SetConfig+0x360>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	481d      	ldr	r0, [pc, #116]	@ (800583c <UART_SetConfig+0x2c4>)
 80057c8:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80057cc:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 80057ce:	e7ce      	b.n	800576e <UART_SetConfig+0x1f6>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80057d0:	a803      	add	r0, sp, #12
 80057d2:	f7ff fad5 	bl	8004d80 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80057d6:	9804      	ldr	r0, [sp, #16]
        break;
 80057d8:	e7c6      	b.n	8005768 <UART_SetConfig+0x1f0>
        pclk = HAL_RCC_GetPCLK2Freq();
 80057da:	f7fe f99f 	bl	8003b1c <HAL_RCC_GetPCLK2Freq>
        break;
 80057de:	e7c3      	b.n	8005768 <UART_SetConfig+0x1f0>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80057e0:	6898      	ldr	r0, [r3, #8]
 80057e2:	4a0c      	ldr	r2, [pc, #48]	@ (8005814 <UART_SetConfig+0x29c>)
 80057e4:	4002      	ands	r2, r0
 80057e6:	430a      	orrs	r2, r1
  UART_GETCLOCKSOURCE(huart, clocksource);
 80057e8:	4913      	ldr	r1, [pc, #76]	@ (8005838 <UART_SetConfig+0x2c0>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80057ea:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80057ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057ee:	f022 020f 	bic.w	r2, r2, #15
 80057f2:	432a      	orrs	r2, r5
 80057f4:	62da      	str	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 80057f6:	6d8b      	ldr	r3, [r1, #88]	@ 0x58
 80057f8:	f003 0307 	and.w	r3, r3, #7
 80057fc:	2b05      	cmp	r3, #5
 80057fe:	f63f aefb 	bhi.w	80055f8 <UART_SetConfig+0x80>
 8005802:	e8df f003 	tbb	[pc, r3]
 8005806:	565b      	.short	0x565b
 8005808:	5e61214d 	.word	0x5e61214d
 800580c:	cfff69f3 	.word	0xcfff69f3
 8005810:	58000c00 	.word	0x58000c00
 8005814:	11fff4ff 	.word	0x11fff4ff
 8005818:	40011000 	.word	0x40011000
 800581c:	40004400 	.word	0x40004400
 8005820:	40004800 	.word	0x40004800
 8005824:	40004c00 	.word	0x40004c00
 8005828:	40005000 	.word	0x40005000
 800582c:	40011400 	.word	0x40011400
 8005830:	40007800 	.word	0x40007800
 8005834:	40007c00 	.word	0x40007c00
 8005838:	58024400 	.word	0x58024400
 800583c:	03d09000 	.word	0x03d09000
 8005840:	003d0900 	.word	0x003d0900
 8005844:	08005e2c 	.word	0x08005e2c
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005848:	4b24      	ldr	r3, [pc, #144]	@ (80058dc <UART_SetConfig+0x364>)
 800584a:	681a      	ldr	r2, [r3, #0]
 800584c:	0690      	lsls	r0, r2, #26
 800584e:	d43d      	bmi.n	80058cc <UART_SetConfig+0x354>
          pclk = (uint32_t) HSI_VALUE;
 8005850:	4823      	ldr	r0, [pc, #140]	@ (80058e0 <UART_SetConfig+0x368>)
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005852:	4b24      	ldr	r3, [pc, #144]	@ (80058e4 <UART_SetConfig+0x36c>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005854:	6866      	ldr	r6, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005856:	f833 2015 	ldrh.w	r2, [r3, r5, lsl #1]
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800585a:	eb06 0146 	add.w	r1, r6, r6, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800585e:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005862:	4299      	cmp	r1, r3
 8005864:	f63f aec8 	bhi.w	80055f8 <UART_SetConfig+0x80>
 8005868:	ebb3 3f06 	cmp.w	r3, r6, lsl #12
 800586c:	f63f aec4 	bhi.w	80055f8 <UART_SetConfig+0x80>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005870:	2300      	movs	r3, #0
 8005872:	4619      	mov	r1, r3
 8005874:	f7fa fd30 	bl	80002d8 <__aeabi_uldivmod>
 8005878:	4632      	mov	r2, r6
 800587a:	0209      	lsls	r1, r1, #8
 800587c:	0203      	lsls	r3, r0, #8
 800587e:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8005882:	0870      	lsrs	r0, r6, #1
 8005884:	1818      	adds	r0, r3, r0
 8005886:	f04f 0300 	mov.w	r3, #0
 800588a:	f141 0100 	adc.w	r1, r1, #0
 800588e:	f7fa fd23 	bl	80002d8 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005892:	4b15      	ldr	r3, [pc, #84]	@ (80058e8 <UART_SetConfig+0x370>)
 8005894:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 8005898:	429a      	cmp	r2, r3
 800589a:	f63f aead 	bhi.w	80055f8 <UART_SetConfig+0x80>
 800589e:	e74f      	b.n	8005740 <UART_SetConfig+0x1c8>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80058a0:	a803      	add	r0, sp, #12
 80058a2:	f7ff fa6d 	bl	8004d80 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80058a6:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 80058a8:	2800      	cmp	r0, #0
 80058aa:	f43f af4b 	beq.w	8005744 <UART_SetConfig+0x1cc>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80058ae:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 80058b0:	e7cf      	b.n	8005852 <UART_SetConfig+0x2da>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80058b2:	4668      	mov	r0, sp
 80058b4:	f7ff f9ca 	bl	8004c4c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80058b8:	9801      	ldr	r0, [sp, #4]
        break;
 80058ba:	e7f5      	b.n	80058a8 <UART_SetConfig+0x330>
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80058bc:	f7ff f9b4 	bl	8004c28 <HAL_RCCEx_GetD3PCLK1Freq>
        break;
 80058c0:	e7f2      	b.n	80058a8 <UART_SetConfig+0x330>
        pclk = (uint32_t) LSE_VALUE;
 80058c2:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80058c6:	e7c4      	b.n	8005852 <UART_SetConfig+0x2da>
        pclk = (uint32_t) CSI_VALUE;
 80058c8:	4808      	ldr	r0, [pc, #32]	@ (80058ec <UART_SetConfig+0x374>)
 80058ca:	e7c2      	b.n	8005852 <UART_SetConfig+0x2da>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	4804      	ldr	r0, [pc, #16]	@ (80058e0 <UART_SetConfig+0x368>)
 80058d0:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80058d4:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 80058d6:	e7bc      	b.n	8005852 <UART_SetConfig+0x2da>
          pclk = (uint32_t) HSI_VALUE;
 80058d8:	4801      	ldr	r0, [pc, #4]	@ (80058e0 <UART_SetConfig+0x368>)
 80058da:	e748      	b.n	800576e <UART_SetConfig+0x1f6>
 80058dc:	58024400 	.word	0x58024400
 80058e0:	03d09000 	.word	0x03d09000
 80058e4:	08005e2c 	.word	0x08005e2c
 80058e8:	000ffcff 	.word	0x000ffcff
 80058ec:	003d0900 	.word	0x003d0900

080058f0 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80058f0:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80058f2:	071a      	lsls	r2, r3, #28
{
 80058f4:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80058f6:	d506      	bpl.n	8005906 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80058f8:	6801      	ldr	r1, [r0, #0]
 80058fa:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 80058fc:	684a      	ldr	r2, [r1, #4]
 80058fe:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005902:	4322      	orrs	r2, r4
 8005904:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005906:	07dc      	lsls	r4, r3, #31
 8005908:	d506      	bpl.n	8005918 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800590a:	6801      	ldr	r1, [r0, #0]
 800590c:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 800590e:	684a      	ldr	r2, [r1, #4]
 8005910:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8005914:	4322      	orrs	r2, r4
 8005916:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005918:	0799      	lsls	r1, r3, #30
 800591a:	d506      	bpl.n	800592a <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800591c:	6801      	ldr	r1, [r0, #0]
 800591e:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8005920:	684a      	ldr	r2, [r1, #4]
 8005922:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005926:	4322      	orrs	r2, r4
 8005928:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800592a:	075a      	lsls	r2, r3, #29
 800592c:	d506      	bpl.n	800593c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800592e:	6801      	ldr	r1, [r0, #0]
 8005930:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8005932:	684a      	ldr	r2, [r1, #4]
 8005934:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005938:	4322      	orrs	r2, r4
 800593a:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800593c:	06dc      	lsls	r4, r3, #27
 800593e:	d506      	bpl.n	800594e <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005940:	6801      	ldr	r1, [r0, #0]
 8005942:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 8005944:	688a      	ldr	r2, [r1, #8]
 8005946:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800594a:	4322      	orrs	r2, r4
 800594c:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800594e:	0699      	lsls	r1, r3, #26
 8005950:	d506      	bpl.n	8005960 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005952:	6801      	ldr	r1, [r0, #0]
 8005954:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8005956:	688a      	ldr	r2, [r1, #8]
 8005958:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800595c:	4322      	orrs	r2, r4
 800595e:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005960:	065a      	lsls	r2, r3, #25
 8005962:	d50a      	bpl.n	800597a <UART_AdvFeatureConfig+0x8a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005964:	6801      	ldr	r1, [r0, #0]
 8005966:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8005968:	684a      	ldr	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800596a:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800596e:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8005972:	ea42 0204 	orr.w	r2, r2, r4
 8005976:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005978:	d00b      	beq.n	8005992 <UART_AdvFeatureConfig+0xa2>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800597a:	061b      	lsls	r3, r3, #24
 800597c:	d506      	bpl.n	800598c <UART_AdvFeatureConfig+0x9c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800597e:	6802      	ldr	r2, [r0, #0]
 8005980:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8005982:	6853      	ldr	r3, [r2, #4]
 8005984:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8005988:	430b      	orrs	r3, r1
 800598a:	6053      	str	r3, [r2, #4]
  }
}
 800598c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005990:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005992:	684a      	ldr	r2, [r1, #4]
 8005994:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 8005996:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 800599a:	4322      	orrs	r2, r4
 800599c:	604a      	str	r2, [r1, #4]
 800599e:	e7ec      	b.n	800597a <UART_AdvFeatureConfig+0x8a>

080059a0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80059a0:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059a2:	2300      	movs	r3, #0
{
 80059a4:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059a6:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80059aa:	f7fb fce3 	bl	8001374 <HAL_GetTick>

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80059ae:	6822      	ldr	r2, [r4, #0]
  tickstart = HAL_GetTick();
 80059b0:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80059b2:	6813      	ldr	r3, [r2, #0]
 80059b4:	071b      	lsls	r3, r3, #28
 80059b6:	d40f      	bmi.n	80059d8 <UART_CheckIdleState+0x38>
      return HAL_TIMEOUT;
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80059b8:	6813      	ldr	r3, [r2, #0]
 80059ba:	0759      	lsls	r1, r3, #29
 80059bc:	d431      	bmi.n	8005a22 <UART_CheckIdleState+0x82>
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
  huart->RxState = HAL_UART_STATE_READY;
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059be:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 80059c0:	2220      	movs	r2, #32
  huart->RxEventType = HAL_UART_RXEVENT_TC;

  __HAL_UNLOCK(huart);

  return HAL_OK;
 80059c2:	4618      	mov	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 80059c4:	f8c4 2088 	str.w	r2, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80059c8:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059cc:	66e3      	str	r3, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80059ce:	6723      	str	r3, [r4, #112]	@ 0x70
      __HAL_UNLOCK(huart);
 80059d0:	2300      	movs	r3, #0
 80059d2:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 80059d6:	bd38      	pop	{r3, r4, r5, pc}
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80059d8:	69d3      	ldr	r3, [r2, #28]
 80059da:	0298      	lsls	r0, r3, #10
 80059dc:	d4ec      	bmi.n	80059b8 <UART_CheckIdleState+0x18>
 80059de:	e00c      	b.n	80059fa <UART_CheckIdleState+0x5a>
      {

        return HAL_TIMEOUT;
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80059e0:	6819      	ldr	r1, [r3, #0]
 80059e2:	461a      	mov	r2, r3
 80059e4:	0749      	lsls	r1, r1, #29
 80059e6:	d505      	bpl.n	80059f4 <UART_CheckIdleState+0x54>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80059e8:	69d9      	ldr	r1, [r3, #28]
 80059ea:	0708      	lsls	r0, r1, #28
 80059ec:	d44a      	bmi.n	8005a84 <UART_CheckIdleState+0xe4>
          /* Process Unlocked */
          __HAL_UNLOCK(huart);

          return HAL_ERROR;
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80059ee:	69d9      	ldr	r1, [r3, #28]
 80059f0:	0509      	lsls	r1, r1, #20
 80059f2:	d475      	bmi.n	8005ae0 <UART_CheckIdleState+0x140>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80059f4:	69db      	ldr	r3, [r3, #28]
 80059f6:	0298      	lsls	r0, r3, #10
 80059f8:	d4de      	bmi.n	80059b8 <UART_CheckIdleState+0x18>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059fa:	f7fb fcbb 	bl	8001374 <HAL_GetTick>
 80059fe:	1b43      	subs	r3, r0, r5
 8005a00:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005a04:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a06:	d3eb      	bcc.n	80059e0 <UART_CheckIdleState+0x40>
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a08:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005a0c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a10:	e843 2100 	strex	r1, r2, [r3]
 8005a14:	2900      	cmp	r1, #0
 8005a16:	d1f7      	bne.n	8005a08 <UART_CheckIdleState+0x68>
      huart->gState = HAL_UART_STATE_READY;
 8005a18:	2320      	movs	r3, #32
 8005a1a:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      return HAL_TIMEOUT;
 8005a1e:	2003      	movs	r0, #3
 8005a20:	e7d6      	b.n	80059d0 <UART_CheckIdleState+0x30>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a22:	69d3      	ldr	r3, [r2, #28]
 8005a24:	025b      	lsls	r3, r3, #9
 8005a26:	d4ca      	bmi.n	80059be <UART_CheckIdleState+0x1e>
 8005a28:	e00d      	b.n	8005a46 <UART_CheckIdleState+0xa6>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005a2a:	681a      	ldr	r2, [r3, #0]
 8005a2c:	0750      	lsls	r0, r2, #29
 8005a2e:	d507      	bpl.n	8005a40 <UART_CheckIdleState+0xa0>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005a30:	69da      	ldr	r2, [r3, #28]
 8005a32:	0711      	lsls	r1, r2, #28
 8005a34:	f100 8082 	bmi.w	8005b3c <UART_CheckIdleState+0x19c>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005a38:	69da      	ldr	r2, [r3, #28]
 8005a3a:	0512      	lsls	r2, r2, #20
 8005a3c:	f100 80ac 	bmi.w	8005b98 <UART_CheckIdleState+0x1f8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a40:	69db      	ldr	r3, [r3, #28]
 8005a42:	025b      	lsls	r3, r3, #9
 8005a44:	d4bb      	bmi.n	80059be <UART_CheckIdleState+0x1e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a46:	f7fb fc95 	bl	8001374 <HAL_GetTick>
 8005a4a:	1b43      	subs	r3, r0, r5
 8005a4c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005a50:	6823      	ldr	r3, [r4, #0]
 8005a52:	d3ea      	bcc.n	8005a2a <UART_CheckIdleState+0x8a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a54:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005a58:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a5c:	e843 2100 	strex	r1, r2, [r3]
 8005a60:	2900      	cmp	r1, #0
 8005a62:	d1f7      	bne.n	8005a54 <UART_CheckIdleState+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a64:	f103 0208 	add.w	r2, r3, #8
 8005a68:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a6c:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a70:	f103 0008 	add.w	r0, r3, #8
 8005a74:	e840 2100 	strex	r1, r2, [r0]
 8005a78:	2900      	cmp	r1, #0
 8005a7a:	d1f3      	bne.n	8005a64 <UART_CheckIdleState+0xc4>
      huart->RxState = HAL_UART_STATE_READY;
 8005a7c:	2320      	movs	r3, #32
 8005a7e:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      return HAL_TIMEOUT;
 8005a82:	e7cc      	b.n	8005a1e <UART_CheckIdleState+0x7e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005a84:	2208      	movs	r2, #8
 8005a86:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a88:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005a8c:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a90:	e843 2100 	strex	r1, r2, [r3]
 8005a94:	2900      	cmp	r1, #0
 8005a96:	d1f7      	bne.n	8005a88 <UART_CheckIdleState+0xe8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005a98:	4856      	ldr	r0, [pc, #344]	@ (8005bf4 <UART_CheckIdleState+0x254>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a9a:	f103 0208 	add.w	r2, r3, #8
 8005a9e:	e852 2f00 	ldrex	r2, [r2]
 8005aa2:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aa4:	f103 0508 	add.w	r5, r3, #8
 8005aa8:	e845 2100 	strex	r1, r2, [r5]
 8005aac:	2900      	cmp	r1, #0
 8005aae:	d1f4      	bne.n	8005a9a <UART_CheckIdleState+0xfa>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ab0:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 8005ab2:	2a01      	cmp	r2, #1
 8005ab4:	d00b      	beq.n	8005ace <UART_CheckIdleState+0x12e>
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ab6:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8005ab8:	2020      	movs	r0, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005aba:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 8005abc:	f8c4 008c 	str.w	r0, [r4, #140]	@ 0x8c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005ac0:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ac2:	66e2      	str	r2, [r4, #108]	@ 0x6c
          __HAL_UNLOCK(huart);
 8005ac4:	f884 2084 	strb.w	r2, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005ac8:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
          return HAL_ERROR;
 8005acc:	e79c      	b.n	8005a08 <UART_CheckIdleState+0x68>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ace:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ad2:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ad6:	e843 2100 	strex	r1, r2, [r3]
 8005ada:	2900      	cmp	r1, #0
 8005adc:	d1f7      	bne.n	8005ace <UART_CheckIdleState+0x12e>
 8005ade:	e7ea      	b.n	8005ab6 <UART_CheckIdleState+0x116>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005ae0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005ae4:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ae6:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005aea:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aee:	e843 2100 	strex	r1, r2, [r3]
 8005af2:	2900      	cmp	r1, #0
 8005af4:	d1f7      	bne.n	8005ae6 <UART_CheckIdleState+0x146>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005af6:	483f      	ldr	r0, [pc, #252]	@ (8005bf4 <UART_CheckIdleState+0x254>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005af8:	f103 0208 	add.w	r2, r3, #8
 8005afc:	e852 2f00 	ldrex	r2, [r2]
 8005b00:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b02:	f103 0508 	add.w	r5, r3, #8
 8005b06:	e845 2100 	strex	r1, r2, [r5]
 8005b0a:	2900      	cmp	r1, #0
 8005b0c:	d1f4      	bne.n	8005af8 <UART_CheckIdleState+0x158>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b0e:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 8005b10:	2a01      	cmp	r2, #1
 8005b12:	d00a      	beq.n	8005b2a <UART_CheckIdleState+0x18a>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b14:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8005b16:	2120      	movs	r1, #32
  huart->RxISR = NULL;
 8005b18:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8005b1a:	f8c4 108c 	str.w	r1, [r4, #140]	@ 0x8c
          __HAL_UNLOCK(huart);
 8005b1e:	f884 2084 	strb.w	r2, [r4, #132]	@ 0x84
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b22:	66e2      	str	r2, [r4, #108]	@ 0x6c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005b24:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
          return HAL_TIMEOUT;
 8005b28:	e76e      	b.n	8005a08 <UART_CheckIdleState+0x68>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b2a:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b2e:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b32:	e843 2100 	strex	r1, r2, [r3]
 8005b36:	2900      	cmp	r1, #0
 8005b38:	d1f7      	bne.n	8005b2a <UART_CheckIdleState+0x18a>
 8005b3a:	e7eb      	b.n	8005b14 <UART_CheckIdleState+0x174>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005b3c:	2208      	movs	r2, #8
 8005b3e:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b40:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005b44:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b48:	e843 2100 	strex	r1, r2, [r3]
 8005b4c:	2900      	cmp	r1, #0
 8005b4e:	d1f7      	bne.n	8005b40 <UART_CheckIdleState+0x1a0>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005b50:	4828      	ldr	r0, [pc, #160]	@ (8005bf4 <UART_CheckIdleState+0x254>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b52:	f103 0208 	add.w	r2, r3, #8
 8005b56:	e852 2f00 	ldrex	r2, [r2]
 8005b5a:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b5c:	f103 0508 	add.w	r5, r3, #8
 8005b60:	e845 2100 	strex	r1, r2, [r5]
 8005b64:	2900      	cmp	r1, #0
 8005b66:	d1f4      	bne.n	8005b52 <UART_CheckIdleState+0x1b2>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b68:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 8005b6a:	2a01      	cmp	r2, #1
 8005b6c:	d00b      	beq.n	8005b86 <UART_CheckIdleState+0x1e6>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b6e:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8005b70:	2020      	movs	r0, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005b72:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 8005b74:	f8c4 008c 	str.w	r0, [r4, #140]	@ 0x8c
  huart->RxISR = NULL;
 8005b78:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b7a:	66e2      	str	r2, [r4, #108]	@ 0x6c
          __HAL_UNLOCK(huart);
 8005b7c:	f884 2084 	strb.w	r2, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005b80:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
          return HAL_ERROR;
 8005b84:	e766      	b.n	8005a54 <UART_CheckIdleState+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b86:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b8a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b8e:	e843 2100 	strex	r1, r2, [r3]
 8005b92:	2900      	cmp	r1, #0
 8005b94:	d1f7      	bne.n	8005b86 <UART_CheckIdleState+0x1e6>
 8005b96:	e7ea      	b.n	8005b6e <UART_CheckIdleState+0x1ce>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005b98:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005b9c:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b9e:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005ba2:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ba6:	e843 2100 	strex	r1, r2, [r3]
 8005baa:	2900      	cmp	r1, #0
 8005bac:	d1f7      	bne.n	8005b9e <UART_CheckIdleState+0x1fe>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005bae:	4811      	ldr	r0, [pc, #68]	@ (8005bf4 <UART_CheckIdleState+0x254>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bb0:	f103 0208 	add.w	r2, r3, #8
 8005bb4:	e852 2f00 	ldrex	r2, [r2]
 8005bb8:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bba:	f103 0508 	add.w	r5, r3, #8
 8005bbe:	e845 2100 	strex	r1, r2, [r5]
 8005bc2:	2900      	cmp	r1, #0
 8005bc4:	d1f4      	bne.n	8005bb0 <UART_CheckIdleState+0x210>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005bc6:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 8005bc8:	2a01      	cmp	r2, #1
 8005bca:	d00a      	beq.n	8005be2 <UART_CheckIdleState+0x242>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bcc:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8005bce:	2120      	movs	r1, #32
  huart->RxISR = NULL;
 8005bd0:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8005bd2:	f8c4 108c 	str.w	r1, [r4, #140]	@ 0x8c
          __HAL_UNLOCK(huart);
 8005bd6:	f884 2084 	strb.w	r2, [r4, #132]	@ 0x84
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bda:	66e2      	str	r2, [r4, #108]	@ 0x6c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005bdc:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
          return HAL_TIMEOUT;
 8005be0:	e738      	b.n	8005a54 <UART_CheckIdleState+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005be2:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005be6:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bea:	e843 2100 	strex	r1, r2, [r3]
 8005bee:	2900      	cmp	r1, #0
 8005bf0:	d1f7      	bne.n	8005be2 <UART_CheckIdleState+0x242>
 8005bf2:	e7eb      	b.n	8005bcc <UART_CheckIdleState+0x22c>
 8005bf4:	effffffe 	.word	0xeffffffe

08005bf8 <HAL_UART_Init>:
  if (huart == NULL)
 8005bf8:	b380      	cbz	r0, 8005c5c <HAL_UART_Init+0x64>
  if (huart->gState == HAL_UART_STATE_RESET)
 8005bfa:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
{
 8005bfe:	b510      	push	{r4, lr}
 8005c00:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8005c02:	b333      	cbz	r3, 8005c52 <HAL_UART_Init+0x5a>
  __HAL_UART_DISABLE(huart);
 8005c04:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8005c06:	2324      	movs	r3, #36	@ 0x24
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005c08:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
  huart->gState = HAL_UART_STATE_BUSY;
 8005c0a:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 8005c0e:	6813      	ldr	r3, [r2, #0]
 8005c10:	f023 0301 	bic.w	r3, r3, #1
 8005c14:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005c16:	b9c1      	cbnz	r1, 8005c4a <HAL_UART_Init+0x52>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005c18:	4620      	mov	r0, r4
 8005c1a:	f7ff fcad 	bl	8005578 <UART_SetConfig>
 8005c1e:	2801      	cmp	r0, #1
 8005c20:	d011      	beq.n	8005c46 <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005c22:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 8005c24:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005c26:	685a      	ldr	r2, [r3, #4]
 8005c28:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005c2c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005c2e:	689a      	ldr	r2, [r3, #8]
 8005c30:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005c34:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8005c36:	681a      	ldr	r2, [r3, #0]
 8005c38:	f042 0201 	orr.w	r2, r2, #1
}
 8005c3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  __HAL_UART_ENABLE(huart);
 8005c40:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8005c42:	f7ff bead 	b.w	80059a0 <UART_CheckIdleState>
}
 8005c46:	2001      	movs	r0, #1
 8005c48:	bd10      	pop	{r4, pc}
    UART_AdvFeatureConfig(huart);
 8005c4a:	4620      	mov	r0, r4
 8005c4c:	f7ff fe50 	bl	80058f0 <UART_AdvFeatureConfig>
 8005c50:	e7e2      	b.n	8005c18 <HAL_UART_Init+0x20>
    huart->Lock = HAL_UNLOCKED;
 8005c52:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 8005c56:	f7fb fa05 	bl	8001064 <HAL_UART_MspInit>
 8005c5a:	e7d3      	b.n	8005c04 <HAL_UART_Init+0xc>
}
 8005c5c:	2001      	movs	r0, #1
 8005c5e:	4770      	bx	lr

08005c60 <HAL_UARTEx_DisableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005c60:	f890 2084 	ldrb.w	r2, [r0, #132]	@ 0x84
 8005c64:	2a01      	cmp	r2, #1
 8005c66:	d017      	beq.n	8005c98 <HAL_UARTEx_DisableFifoMode+0x38>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005c68:	6802      	ldr	r2, [r0, #0]
 8005c6a:	4603      	mov	r3, r0
  huart->gState = HAL_UART_STATE_BUSY;
 8005c6c:	2024      	movs	r0, #36	@ 0x24
  /* Disable UART */
  __HAL_UART_DISABLE(huart);

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005c6e:	2100      	movs	r1, #0
{
 8005c70:	b430      	push	{r4, r5}
  huart->gState = HAL_UART_STATE_BUSY;
 8005c72:	f8c3 0088 	str.w	r0, [r3, #136]	@ 0x88

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);

  huart->gState = HAL_UART_STATE_READY;
 8005c76:	2520      	movs	r5, #32
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005c78:	6810      	ldr	r0, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8005c7a:	6814      	ldr	r4, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005c7c:	f020 5000 	bic.w	r0, r0, #536870912	@ 0x20000000
  __HAL_UART_DISABLE(huart);
 8005c80:	f024 0401 	bic.w	r4, r4, #1
 8005c84:	6014      	str	r4, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005c86:	6659      	str	r1, [r3, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005c88:	6010      	str	r0, [r2, #0]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);

  return HAL_OK;
 8005c8a:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 8005c8c:	f8c3 5088 	str.w	r5, [r3, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8005c90:	f883 1084 	strb.w	r1, [r3, #132]	@ 0x84
}
 8005c94:	bc30      	pop	{r4, r5}
 8005c96:	4770      	bx	lr
  __HAL_LOCK(huart);
 8005c98:	2002      	movs	r0, #2
}
 8005c9a:	4770      	bx	lr

08005c9c <HAL_UARTEx_SetTxFifoThreshold>:
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005c9c:	f890 2084 	ldrb.w	r2, [r0, #132]	@ 0x84
 8005ca0:	2a01      	cmp	r2, #1
 8005ca2:	d037      	beq.n	8005d14 <HAL_UARTEx_SetTxFifoThreshold+0x78>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005ca4:	6802      	ldr	r2, [r0, #0]
 8005ca6:	4603      	mov	r3, r0
  huart->gState = HAL_UART_STATE_BUSY;
 8005ca8:	2024      	movs	r0, #36	@ 0x24
{
 8005caa:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 8005cac:	f8c3 0088 	str.w	r0, [r3, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005cb0:	6814      	ldr	r4, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005cb2:	6810      	ldr	r0, [r2, #0]
 8005cb4:	f020 0001 	bic.w	r0, r0, #1
 8005cb8:	6010      	str	r0, [r2, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005cba:	6890      	ldr	r0, [r2, #8]
 8005cbc:	f020 4060 	bic.w	r0, r0, #3758096384	@ 0xe0000000
 8005cc0:	4301      	orrs	r1, r0
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005cc2:	6e58      	ldr	r0, [r3, #100]	@ 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005cc4:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005cc6:	b310      	cbz	r0, 8005d0e <HAL_UARTEx_SetTxFifoThreshold+0x72>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005cc8:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005cca:	6890      	ldr	r0, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005ccc:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005cd0:	4911      	ldr	r1, [pc, #68]	@ (8005d18 <HAL_UARTEx_SetTxFifoThreshold+0x7c>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005cd2:	ea4f 7e50 	mov.w	lr, r0, lsr #29
                               (uint16_t)denominator[tx_fifo_threshold];
 8005cd6:	4d11      	ldr	r5, [pc, #68]	@ (8005d1c <HAL_UARTEx_SetTxFifoThreshold+0x80>)
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005cd8:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005cdc:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 8005ce0:	f815 e00e 	ldrb.w	lr, [r5, lr]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005ce4:	0100      	lsls	r0, r0, #4
                               (uint16_t)denominator[rx_fifo_threshold];
 8005ce6:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005cea:	0109      	lsls	r1, r1, #4
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005cec:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005cf0:	fbb1 f1f5 	udiv	r1, r1, r5
 8005cf4:	f8a3 1068 	strh.w	r1, [r3, #104]	@ 0x68
  huart->gState = HAL_UART_STATE_READY;
 8005cf8:	2520      	movs	r5, #32
  __HAL_UNLOCK(huart);
 8005cfa:	2100      	movs	r1, #0
 8005cfc:	f8a3 006a 	strh.w	r0, [r3, #106]	@ 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005d00:	6014      	str	r4, [r2, #0]
  return HAL_OK;
 8005d02:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 8005d04:	f8c3 5088 	str.w	r5, [r3, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8005d08:	f883 1084 	strb.w	r1, [r3, #132]	@ 0x84
}
 8005d0c:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 8005d0e:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 8005d10:	4608      	mov	r0, r1
 8005d12:	e7ef      	b.n	8005cf4 <HAL_UARTEx_SetTxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 8005d14:	2002      	movs	r0, #2
}
 8005d16:	4770      	bx	lr
 8005d18:	08005e4c 	.word	0x08005e4c
 8005d1c:	08005e44 	.word	0x08005e44

08005d20 <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 8005d20:	f890 2084 	ldrb.w	r2, [r0, #132]	@ 0x84
 8005d24:	2a01      	cmp	r2, #1
 8005d26:	d037      	beq.n	8005d98 <HAL_UARTEx_SetRxFifoThreshold+0x78>
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005d28:	6802      	ldr	r2, [r0, #0]
 8005d2a:	4603      	mov	r3, r0
  huart->gState = HAL_UART_STATE_BUSY;
 8005d2c:	2024      	movs	r0, #36	@ 0x24
{
 8005d2e:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 8005d30:	f8c3 0088 	str.w	r0, [r3, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005d34:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8005d36:	6810      	ldr	r0, [r2, #0]
 8005d38:	f020 0001 	bic.w	r0, r0, #1
 8005d3c:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005d3e:	6890      	ldr	r0, [r2, #8]
 8005d40:	f020 6060 	bic.w	r0, r0, #234881024	@ 0xe000000
 8005d44:	4301      	orrs	r1, r0
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005d46:	6e58      	ldr	r0, [r3, #100]	@ 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005d48:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005d4a:	b310      	cbz	r0, 8005d92 <HAL_UARTEx_SetRxFifoThreshold+0x72>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005d4c:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005d4e:	6890      	ldr	r0, [r2, #8]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005d50:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005d54:	4911      	ldr	r1, [pc, #68]	@ (8005d9c <HAL_UARTEx_SetRxFifoThreshold+0x7c>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005d56:	ea4f 7e50 	mov.w	lr, r0, lsr #29
                               (uint16_t)denominator[tx_fifo_threshold];
 8005d5a:	4d11      	ldr	r5, [pc, #68]	@ (8005da0 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005d5c:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005d60:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 8005d64:	f815 e00e 	ldrb.w	lr, [r5, lr]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005d68:	0100      	lsls	r0, r0, #4
                               (uint16_t)denominator[rx_fifo_threshold];
 8005d6a:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005d6e:	0109      	lsls	r1, r1, #4
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005d70:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005d74:	fbb1 f1f5 	udiv	r1, r1, r5
 8005d78:	f8a3 1068 	strh.w	r1, [r3, #104]	@ 0x68
  huart->gState = HAL_UART_STATE_READY;
 8005d7c:	2520      	movs	r5, #32
  __HAL_UNLOCK(huart);
 8005d7e:	2100      	movs	r1, #0
 8005d80:	f8a3 006a 	strh.w	r0, [r3, #106]	@ 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005d84:	6014      	str	r4, [r2, #0]
  return HAL_OK;
 8005d86:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 8005d88:	f8c3 5088 	str.w	r5, [r3, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8005d8c:	f883 1084 	strb.w	r1, [r3, #132]	@ 0x84
}
 8005d90:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 8005d92:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 8005d94:	4608      	mov	r0, r1
 8005d96:	e7ef      	b.n	8005d78 <HAL_UARTEx_SetRxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 8005d98:	2002      	movs	r0, #2
}
 8005d9a:	4770      	bx	lr
 8005d9c:	08005e4c 	.word	0x08005e4c
 8005da0:	08005e44 	.word	0x08005e44

08005da4 <memset>:
 8005da4:	4402      	add	r2, r0
 8005da6:	4603      	mov	r3, r0
 8005da8:	4293      	cmp	r3, r2
 8005daa:	d100      	bne.n	8005dae <memset+0xa>
 8005dac:	4770      	bx	lr
 8005dae:	f803 1b01 	strb.w	r1, [r3], #1
 8005db2:	e7f9      	b.n	8005da8 <memset+0x4>

08005db4 <__libc_init_array>:
 8005db4:	b570      	push	{r4, r5, r6, lr}
 8005db6:	4d0d      	ldr	r5, [pc, #52]	@ (8005dec <__libc_init_array+0x38>)
 8005db8:	4c0d      	ldr	r4, [pc, #52]	@ (8005df0 <__libc_init_array+0x3c>)
 8005dba:	1b64      	subs	r4, r4, r5
 8005dbc:	10a4      	asrs	r4, r4, #2
 8005dbe:	2600      	movs	r6, #0
 8005dc0:	42a6      	cmp	r6, r4
 8005dc2:	d109      	bne.n	8005dd8 <__libc_init_array+0x24>
 8005dc4:	4d0b      	ldr	r5, [pc, #44]	@ (8005df4 <__libc_init_array+0x40>)
 8005dc6:	4c0c      	ldr	r4, [pc, #48]	@ (8005df8 <__libc_init_array+0x44>)
 8005dc8:	f000 f818 	bl	8005dfc <_init>
 8005dcc:	1b64      	subs	r4, r4, r5
 8005dce:	10a4      	asrs	r4, r4, #2
 8005dd0:	2600      	movs	r6, #0
 8005dd2:	42a6      	cmp	r6, r4
 8005dd4:	d105      	bne.n	8005de2 <__libc_init_array+0x2e>
 8005dd6:	bd70      	pop	{r4, r5, r6, pc}
 8005dd8:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ddc:	4798      	blx	r3
 8005dde:	3601      	adds	r6, #1
 8005de0:	e7ee      	b.n	8005dc0 <__libc_init_array+0xc>
 8005de2:	f855 3b04 	ldr.w	r3, [r5], #4
 8005de6:	4798      	blx	r3
 8005de8:	3601      	adds	r6, #1
 8005dea:	e7f2      	b.n	8005dd2 <__libc_init_array+0x1e>
 8005dec:	08005e5c 	.word	0x08005e5c
 8005df0:	08005e5c 	.word	0x08005e5c
 8005df4:	08005e5c 	.word	0x08005e5c
 8005df8:	08005e60 	.word	0x08005e60

08005dfc <_init>:
 8005dfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005dfe:	bf00      	nop
 8005e00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e02:	bc08      	pop	{r3}
 8005e04:	469e      	mov	lr, r3
 8005e06:	4770      	bx	lr

08005e08 <_fini>:
 8005e08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e0a:	bf00      	nop
 8005e0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e0e:	bc08      	pop	{r3}
 8005e10:	469e      	mov	lr, r3
 8005e12:	4770      	bx	lr
