verilog work ../../CLK_DCM.v
verilog work ../example_design/CLK_DCM_exdes.v
