# Reading D:/TOOL/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do MMA7660_test_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/TOOL/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/WORK/new/MMA7660_test {D:/WORK/new/MMA7660_test/MMA7660_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:26:12 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/WORK/new/MMA7660_test" D:/WORK/new/MMA7660_test/MMA7660_test.v 
# -- Compiling module MMA7660_test
# 
# Top level modules:
# 	MMA7660_test
# End time: 10:26:12 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/WORK/new/MMA7660_test {D:/WORK/new/MMA7660_test/MMA7660_driver.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:26:12 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/WORK/new/MMA7660_test" D:/WORK/new/MMA7660_test/MMA7660_driver.v 
# -- Compiling module MMA7660_driver
# 
# Top level modules:
# 	MMA7660_driver
# End time: 10:26:12 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/WORK/new/MMA7660_test {D:/WORK/new/MMA7660_test/OLED_driver.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:26:12 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/WORK/new/MMA7660_test" D:/WORK/new/MMA7660_test/OLED_driver.v 
# -- Compiling module OLED_driver
# 
# Top level modules:
# 	OLED_driver
# End time: 10:26:12 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/WORK/new/MMA7660_test {D:/WORK/new/MMA7660_test/bin_to_bcd.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:26:12 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/WORK/new/MMA7660_test" D:/WORK/new/MMA7660_test/bin_to_bcd.v 
# -- Compiling module bin_to_bcd
# 
# Top level modules:
# 	bin_to_bcd
# End time: 10:26:13 on Apr 19,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/WORK/new/MMA7660_test {D:/WORK/new/MMA7660_test/Calculate.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:26:13 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/WORK/new/MMA7660_test" D:/WORK/new/MMA7660_test/Calculate.v 
# -- Compiling module Calculate
# 
# Top level modules:
# 	Calculate
# End time: 10:26:13 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/WORK/new/MMA7660_test/simulation/modelsim {D:/WORK/new/MMA7660_test/simulation/modelsim/MMA7660_test.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:26:13 on Apr 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/WORK/new/MMA7660_test/simulation/modelsim" D:/WORK/new/MMA7660_test/simulation/modelsim/MMA7660_test.vt 
# -- Compiling module tb_MMA7660_test
# 
# Top level modules:
# 	tb_MMA7660_test
# End time: 10:26:13 on Apr 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  tb_MMA7660_test
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Break in Module tb_MMA7660_test at D:/WORK/new/MMA7660_test/simulation/modelsim/MMA7660_test.vt line 62
add wave -position insertpoint  \
sim:/tb_MMA7660_test/UUT/xout \
sim:/tb_MMA7660_test/UUT/yout \
sim:/tb_MMA7660_test/UUT/zout
add wave -position insertpoint  \
sim:/tb_MMA7660_test/UUT/U_MMA7660_driver/ack \
sim:/tb_MMA7660_test/UUT/U_MMA7660_driver/data_wr
restart
run -all
# Break key hit
# Break in Module tb_MMA7660_test at D:/WORK/new/MMA7660_test/simulation/modelsim/MMA7660_test.vt line 62
