0.7
2020.2
Oct 19 2021
03:16:22
D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/LowerPartApproximateAdderCLA/LowerPartApproximateAdderCLA.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/LowerPartApproximateAdderCLA/LowerPartApproximateAdderCLA.srcs/sim_1/new/LACLA_TB.v,1739627434,verilog,,,,Testbench_LowerApproxCLA,,,,,,,,
D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/LowerPartApproximateAdderCLA/LowerPartApproximateAdderCLA.srcs/sources_1/new/LowerApproxCLA.v,1739626506,verilog,,D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/LowerPartApproximateAdderCLA/LowerPartApproximateAdderCLA.srcs/sim_1/new/LACLA_TB.v,,LowerApproxCLA,,,,,,,,
