{"sha": "c038638ea9dfc75fac9559cdb035754af85960d0", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YzAzODYzOGVhOWRmYzc1ZmFjOTU1OWNkYjAzNTc1NGFmODU5NjBkMA==", "commit": {"author": {"name": "H.J. Lu", "email": "hongjiu.lu@intel.com", "date": "2018-10-21T10:35:36Z"}, "committer": {"name": "H.J. Lu", "email": "hjl@gcc.gnu.org", "date": "2018-10-21T10:35:36Z"}, "message": "i386: Enable AVX512 memory broadcast for FP mul\n\nMany AVX512 vector operations can broadcast from a scalar memory source.\nThis patch enables memory broadcast for FP mul operations.\n\ngcc/\n\n\tPR target/72782\n\t* config/i386/sse.md (*mul<mode>3<mask_name>_bcst): New.\n\ngcc/testsuite/\n\n\tPR target/72782\n\t* gcc.target/i386/avx512f-mul-df-zmm-1.c: New test.\n\t* gcc.target/i386/avx512f-mul-sf-zmm-1.c: Likewise.\n\t* gcc.target/i386/avx512f-mul-sf-zmm-2.c: Likewise.\n\t* gcc.target/i386/avx512f-mul-sf-zmm-3.c: Likewise.\n\t* gcc.target/i386/avx512f-mul-sf-zmm-4.c: Likewise.\n\t* gcc.target/i386/avx512f-mul-sf-zmm-5.c: Likewise.\n\t* gcc.target/i386/avx512f-mul-sf-zmm-6.c: Likewise.\n\t* gcc.target/i386/avx512vl-mul-sf-xmm-1.c: Likewise.\n\t* gcc.target/i386/avx512vl-mul-sf-ymm-1.c: Likewise.\n\nFrom-SVN: r265351", "tree": {"sha": "cfdd6636246eead93006c5b22d3c019f1023ae58", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/cfdd6636246eead93006c5b22d3c019f1023ae58"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/c038638ea9dfc75fac9559cdb035754af85960d0", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/c038638ea9dfc75fac9559cdb035754af85960d0", "html_url": "https://github.com/Rust-GCC/gccrs/commit/c038638ea9dfc75fac9559cdb035754af85960d0", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/c038638ea9dfc75fac9559cdb035754af85960d0/comments", "author": {"login": "hjl-tools", "id": 1072356, "node_id": "MDQ6VXNlcjEwNzIzNTY=", "avatar_url": "https://avatars.githubusercontent.com/u/1072356?v=4", "gravatar_id": "", "url": "https://api.github.com/users/hjl-tools", "html_url": "https://github.com/hjl-tools", "followers_url": "https://api.github.com/users/hjl-tools/followers", "following_url": "https://api.github.com/users/hjl-tools/following{/other_user}", "gists_url": "https://api.github.com/users/hjl-tools/gists{/gist_id}", "starred_url": "https://api.github.com/users/hjl-tools/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/hjl-tools/subscriptions", "organizations_url": "https://api.github.com/users/hjl-tools/orgs", "repos_url": "https://api.github.com/users/hjl-tools/repos", "events_url": "https://api.github.com/users/hjl-tools/events{/privacy}", "received_events_url": "https://api.github.com/users/hjl-tools/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "01fd9f8d21c8bc0fe818238177e98fd84591b61f", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/01fd9f8d21c8bc0fe818238177e98fd84591b61f", "html_url": "https://github.com/Rust-GCC/gccrs/commit/01fd9f8d21c8bc0fe818238177e98fd84591b61f"}], "stats": {"total": 138, "additions": 138, "deletions": 0}, "files": [{"sha": "d4ce80617b128ad1a7a76f0599121c413aea2e02", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c038638ea9dfc75fac9559cdb035754af85960d0/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c038638ea9dfc75fac9559cdb035754af85960d0/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=c038638ea9dfc75fac9559cdb035754af85960d0", "patch": "@@ -1,3 +1,8 @@\n+2018-10-21  H.J. Lu  <hongjiu.lu@intel.com>\n+\n+\tPR target/72782\n+\t* config/i386/sse.md (*mul<mode>3<mask_name>_bcst): New.\n+\n 2018-10-21  H.J. Lu  <hongjiu.lu@intel.com>\n \n \tPR target/87662"}, {"sha": "f29ee9df94d66da2f9cf39372b0796833eaa25fb", "filename": "gcc/config/i386/sse.md", "status": "modified", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c038638ea9dfc75fac9559cdb035754af85960d0/gcc%2Fconfig%2Fi386%2Fsse.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c038638ea9dfc75fac9559cdb035754af85960d0/gcc%2Fconfig%2Fi386%2Fsse.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fsse.md?ref=c038638ea9dfc75fac9559cdb035754af85960d0", "patch": "@@ -1754,6 +1754,18 @@\n    (set_attr \"btver2_decode\" \"direct,double\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n+(define_insn \"*mul<mode>3<mask_name>_bcst\"\n+  [(set (match_operand:VF_AVX512 0 \"register_operand\" \"=v\")\n+\t(mult:VF_AVX512\n+\t  (vec_duplicate:VF_AVX512\n+\t     (match_operand:<ssescalarmode> 1 \"memory_operand\" \"m\"))\n+\t  (match_operand:VF_AVX512 2 \"register_operand\" \"v\")))]\n+  \"TARGET_AVX512F && <mask_mode512bit_condition>\"\n+  \"vmul<ssemodesuffix>\\t{%1<avx512bcst>, %2, %0<mask_operand3>|%0<mask_operand3>, %2, %1<<avx512bcst>>}\"\n+  [(set_attr \"prefix\" \"evex\")\n+   (set_attr \"type\" \"ssemul\")\n+   (set_attr \"mode\" \"<MODE>\")])\n+\n (define_insn \"<sse>_vm<multdiv_mnemonic><mode>3<mask_scalar_name><round_scalar_name>\"\n   [(set (match_operand:VF_128 0 \"register_operand\" \"=x,v\")\n \t(vec_merge:VF_128"}, {"sha": "6e1c6844b4246ab21fba80e70bd82aebd8d712a5", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 13, "deletions": 0, "changes": 13, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c038638ea9dfc75fac9559cdb035754af85960d0/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c038638ea9dfc75fac9559cdb035754af85960d0/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=c038638ea9dfc75fac9559cdb035754af85960d0", "patch": "@@ -1,3 +1,16 @@\n+2018-10-21  H.J. Lu  <hongjiu.lu@intel.com>\n+\n+\tPR target/72782\n+\t* gcc.target/i386/avx512f-mul-df-zmm-1.c: New test.\n+\t* gcc.target/i386/avx512f-mul-sf-zmm-1.c: Likewise.\n+\t* gcc.target/i386/avx512f-mul-sf-zmm-2.c: Likewise.\n+\t* gcc.target/i386/avx512f-mul-sf-zmm-3.c: Likewise.\n+\t* gcc.target/i386/avx512f-mul-sf-zmm-4.c: Likewise.\n+\t* gcc.target/i386/avx512f-mul-sf-zmm-5.c: Likewise.\n+\t* gcc.target/i386/avx512f-mul-sf-zmm-6.c: Likewise.\n+\t* gcc.target/i386/avx512vl-mul-sf-xmm-1.c: Likewise.\n+\t* gcc.target/i386/avx512vl-mul-sf-ymm-1.c: Likewise.\n+\n 2018-10-21  H.J. Lu  <hongjiu.lu@intel.com>\n \n \tPR target/87662"}, {"sha": "e3c51986fe29d1ef505b6c96fb3e2996d23fff5d", "filename": "gcc/testsuite/gcc.target/i386/avx512f-mul-df-zmm-1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c038638ea9dfc75fac9559cdb035754af85960d0/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-mul-df-zmm-1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c038638ea9dfc75fac9559cdb035754af85960d0/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-mul-df-zmm-1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-mul-df-zmm-1.c?ref=c038638ea9dfc75fac9559cdb035754af85960d0", "patch": "@@ -0,0 +1,12 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-mavx512f -O2\" } */\n+/* { dg-final { scan-assembler-times \"vmulpd\\[ \\\\t\\]+\\\\(%(?:eax|rdi|edi)\\\\)\\\\\\{1to\\[1-8\\]+\\\\\\}, %zmm\\[0-9\\]+, %zmm0\" 1 } } */\n+/* { dg-final { scan-assembler-not \"vbroadcastsd\\[^\\n\\]*%zmm\\[0-9\\]+\" } } */\n+\n+#define type __m512d\n+#define vec 512\n+#define op mul\n+#define suffix pd\n+#define SCALAR double\n+\n+#include \"avx512-binop-1.h\""}, {"sha": "14bccca276a12b9e41e5641e9fa167daba00d475", "filename": "gcc/testsuite/gcc.target/i386/avx512f-mul-sf-zmm-1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c038638ea9dfc75fac9559cdb035754af85960d0/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-mul-sf-zmm-1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c038638ea9dfc75fac9559cdb035754af85960d0/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-mul-sf-zmm-1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-mul-sf-zmm-1.c?ref=c038638ea9dfc75fac9559cdb035754af85960d0", "patch": "@@ -0,0 +1,12 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-mavx512f -O2\" } */\n+/* { dg-final { scan-assembler-times \"vmulps\\[ \\\\t\\]+\\\\(%(?:eax|rdi|edi)\\\\)\\\\\\{1to\\[1-8\\]+\\\\\\}, %zmm\\[0-9\\]+, %zmm0\" 1 } } */\n+/* { dg-final { scan-assembler-not \"vbroadcastss\\[^\\n\\]*%zmm\\[0-9\\]+\" } } */\n+\n+#define type __m512\n+#define vec 512\n+#define op mul\n+#define suffix ps\n+#define SCALAR float\n+\n+#include \"avx512-binop-1.h\""}, {"sha": "8293324084b6b11042e2116c80c6d6f57463ea2a", "filename": "gcc/testsuite/gcc.target/i386/avx512f-mul-sf-zmm-2.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c038638ea9dfc75fac9559cdb035754af85960d0/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-mul-sf-zmm-2.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c038638ea9dfc75fac9559cdb035754af85960d0/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-mul-sf-zmm-2.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-mul-sf-zmm-2.c?ref=c038638ea9dfc75fac9559cdb035754af85960d0", "patch": "@@ -0,0 +1,12 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-mavx512f -O2\" } */\n+/* { dg-final { scan-assembler-times \"vmulps\\[ \\\\t\\]+\\\\(%(?:eax|rdi|edi)\\\\)\\\\\\{1to\\[1-8\\]+\\\\\\}, %zmm\\[0-9\\]+, %zmm0\" 1 } } */\n+/* { dg-final { scan-assembler-not \"vbroadcastss\\[^\\n\\]*%zmm\\[0-9\\]+\" } } */\n+\n+#define type __m512\n+#define vec 512\n+#define op mul\n+#define suffix ps\n+#define SCALAR float\n+\n+#include \"avx512-binop-2.h\""}, {"sha": "cb768db2cb4fbc67c3aa91912c451f4735645d03", "filename": "gcc/testsuite/gcc.target/i386/avx512f-mul-sf-zmm-3.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c038638ea9dfc75fac9559cdb035754af85960d0/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-mul-sf-zmm-3.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c038638ea9dfc75fac9559cdb035754af85960d0/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-mul-sf-zmm-3.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-mul-sf-zmm-3.c?ref=c038638ea9dfc75fac9559cdb035754af85960d0", "patch": "@@ -0,0 +1,12 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-mavx512f -O2\" } */\n+/* { dg-final { scan-assembler-times \"vbroadcastss\\[^\\n\\]*%zmm\\[0-9\\]+\" 1 } } */\n+/* { dg-final { scan-assembler-times \"vmulps\\[^\\n\\]*%zmm\\[0-9\\]+\" 1 } } */\n+\n+#define type __m512\n+#define vec 512\n+#define op mul\n+#define suffix ps\n+#define SCALAR float\n+\n+#include \"avx512-binop-3.h\""}, {"sha": "7626192ed3d380db178f71cdbc6ad106d5025674", "filename": "gcc/testsuite/gcc.target/i386/avx512f-mul-sf-zmm-4.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c038638ea9dfc75fac9559cdb035754af85960d0/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-mul-sf-zmm-4.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c038638ea9dfc75fac9559cdb035754af85960d0/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-mul-sf-zmm-4.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-mul-sf-zmm-4.c?ref=c038638ea9dfc75fac9559cdb035754af85960d0", "patch": "@@ -0,0 +1,12 @@\n+/* { dg-do compile { target { ! ia32 } } } */\n+/* { dg-options \"-mavx512f -O2\" } */\n+/* { dg-final { scan-assembler-times \"vbroadcastss\\[^\\n\\]*%zmm\\[0-9\\]+\" 1 } } */\n+/* { dg-final { scan-assembler-times \"vmulps\\[ \\\\t\\]+%zmm\\[0-9\\]+, %zmm\\[0-9\\]+, %zmm0\" 1 } } */\n+\n+#define type __m512\n+#define vec 512\n+#define op mul\n+#define suffix ps\n+#define SCALAR float\n+\n+#include \"avx512-binop-4.h\""}, {"sha": "b2ad8054d98dfa5243f74293821025824b4407a4", "filename": "gcc/testsuite/gcc.target/i386/avx512f-mul-sf-zmm-5.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c038638ea9dfc75fac9559cdb035754af85960d0/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-mul-sf-zmm-5.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c038638ea9dfc75fac9559cdb035754af85960d0/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-mul-sf-zmm-5.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-mul-sf-zmm-5.c?ref=c038638ea9dfc75fac9559cdb035754af85960d0", "patch": "@@ -0,0 +1,12 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-mavx512f -O2\" } */\n+/* { dg-final { scan-assembler-times \"vmulps\\[ \\\\t\\]+\\[^\\n\\]*\\\\\\{1to\\[1-8\\]+\\\\\\}, %zmm\\[0-9\\]+, %zmm0\" 1 } } */\n+/* { dg-final { scan-assembler-not \"vbroadcastss\\[^\\n\\]*%zmm\\[0-9\\]+\" } } */\n+\n+#define type __m512\n+#define vec 512\n+#define op mul\n+#define suffix ps\n+#define SCALAR float\n+\n+#include \"avx512-binop-5.h\""}, {"sha": "d8dde860fe79a7b2ab307ecc98364465addea02c", "filename": "gcc/testsuite/gcc.target/i386/avx512f-mul-sf-zmm-6.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c038638ea9dfc75fac9559cdb035754af85960d0/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-mul-sf-zmm-6.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c038638ea9dfc75fac9559cdb035754af85960d0/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-mul-sf-zmm-6.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-mul-sf-zmm-6.c?ref=c038638ea9dfc75fac9559cdb035754af85960d0", "patch": "@@ -0,0 +1,12 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-mavx512f -O2\" } */\n+/* { dg-final { scan-assembler-times \"vmulps\\[ \\\\t\\]+\\[^\\n\\]*\\\\\\{1to\\[1-8\\]+\\\\\\}, %zmm\\[0-9\\]+, %zmm0\" 1 } } */\n+/* { dg-final { scan-assembler-not \"vbroadcastss\\[^\\n\\]*%zmm\\[0-9\\]+\" } } */\n+\n+#define type __m512\n+#define vec 512\n+#define op mul\n+#define suffix ps\n+#define SCALAR float\n+\n+#include \"avx512-binop-6.h\""}, {"sha": "bbb0041613baf579bc42d1a3c117710a17614896", "filename": "gcc/testsuite/gcc.target/i386/avx512vl-mul-sf-xmm-1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c038638ea9dfc75fac9559cdb035754af85960d0/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512vl-mul-sf-xmm-1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c038638ea9dfc75fac9559cdb035754af85960d0/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512vl-mul-sf-xmm-1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512vl-mul-sf-xmm-1.c?ref=c038638ea9dfc75fac9559cdb035754af85960d0", "patch": "@@ -0,0 +1,12 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-mavx512vl -O2\" } */\n+/* { dg-final { scan-assembler-times \"vmulps\\[ \\\\t\\]+\\\\(%(?:eax|rdi|edi)\\\\)\\\\\\{1to\\[1-8\\]+\\\\\\}, %xmm\\[0-9\\]+, %xmm0\" 1 } } */\n+/* { dg-final { scan-assembler-not \"vbroadcastss\\[^\\n\\]*%xmm\\[0-9\\]+\" } } */\n+\n+#define type __m128\n+#define vec\n+#define op mul\n+#define suffix ps\n+#define SCALAR float\n+\n+#include \"avx512-binop-1.h\""}, {"sha": "35810b220c3032bfde76585a0094df08dddc181b", "filename": "gcc/testsuite/gcc.target/i386/avx512vl-mul-sf-ymm-1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c038638ea9dfc75fac9559cdb035754af85960d0/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512vl-mul-sf-ymm-1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c038638ea9dfc75fac9559cdb035754af85960d0/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512vl-mul-sf-ymm-1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512vl-mul-sf-ymm-1.c?ref=c038638ea9dfc75fac9559cdb035754af85960d0", "patch": "@@ -0,0 +1,12 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-mavx512vl -O2\" } */\n+/* { dg-final { scan-assembler-times \"vmulps\\[ \\\\t\\]+\\\\(%(?:eax|rdi|edi)\\\\)\\\\\\{1to\\[1-8\\]+\\\\\\}, %ymm\\[0-9\\]+, %ymm0\" 1 } } */\n+/* { dg-final { scan-assembler-not \"vbroadcastss\\[^\\n\\]*%ymm\\[0-9\\]+\" } } */\n+\n+#define type __m256\n+#define vec 256\n+#define op mul\n+#define suffix ps\n+#define SCALAR float\n+\n+#include \"avx512-binop-1.h\""}]}