vendor_name = ModelSim
source_file = 1, C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_MDR.v
source_file = 1, C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/divider.v
source_file = 1, C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shiftRightArithmetic.v
source_file = 1, C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shiftRight.v
source_file = 1, C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shiftLeft.v
source_file = 1, C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rotateRight.v
source_file = 1, C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rotateLeft.v
source_file = 1, C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Negate.v
source_file = 1, C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/multiplier.v
source_file = 1, C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mux_32_1.v
source_file = 1, C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/encoder_32_5.v
source_file = 1, C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus.v
source_file = 1, C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/register.v
source_file = 1, C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/alu.v
source_file = 1, C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/adder.v
source_file = 1, C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/reg_64_bit.v
source_file = 1, C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Not_32_bit.v
source_file = 1, C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Or_32_bit.v
source_file = 1, C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/And_32_bit.v
source_file = 1, C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/bus_tb.v
source_file = 1, C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/and_bus_tb.v
source_file = 1, C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/pc_32_bit.v
source_file = 1, C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Or_bus_tb.v
source_file = 1, C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/add_bus_tb.v
source_file = 1, C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/sub_bus_tb.v
source_file = 1, C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/mul_bus_tb.v
source_file = 1, C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/div_bus_tb.v
source_file = 1, C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shr_bus_tb.v
source_file = 1, C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shra_bus_tb.v
source_file = 1, C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/shl_bus_tb.v
source_file = 1, C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/ror_bus_tb.v
source_file = 1, C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/rol_bus_tb.v
source_file = 1, C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/neg_bus_tb.v
source_file = 1, C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/not_bus_tb.v
source_file = 1, C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/Ram.v
source_file = 1, C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/select_encode.v
source_file = 1, C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/zero_register.v
source_file = 1, C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/db/bus.cbx.xml
source_file = 1, C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/decoder_4_16.v
design_name = bus
instance = comp, \clock~input , clock~input, bus, 1
instance = comp, \clear~input , clear~input, bus, 1
instance = comp, \Gra~input , Gra~input, bus, 1
instance = comp, \Grb~input , Grb~input, bus, 1
instance = comp, \Grc~input , Grc~input, bus, 1
instance = comp, \Rin~input , Rin~input, bus, 1
instance = comp, \Rout~input , Rout~input, bus, 1
instance = comp, \BAout~input , BAout~input, bus, 1
instance = comp, \HIin~input , HIin~input, bus, 1
instance = comp, \LOin~input , LOin~input, bus, 1
instance = comp, \Zhighin~input , Zhighin~input, bus, 1
instance = comp, \Zlowin~input , Zlowin~input, bus, 1
instance = comp, \PCin~input , PCin~input, bus, 1
instance = comp, \MDRin~input , MDRin~input, bus, 1
instance = comp, \OutPortin~input , OutPortin~input, bus, 1
instance = comp, \MARin~input , MARin~input, bus, 1
instance = comp, \IRin~input , IRin~input, bus, 1
instance = comp, \Yin~input , Yin~input, bus, 1
instance = comp, \HIout~input , HIout~input, bus, 1
instance = comp, \LOout~input , LOout~input, bus, 1
instance = comp, \ZHIout~input , ZHIout~input, bus, 1
instance = comp, \ZLOout~input , ZLOout~input, bus, 1
instance = comp, \PCout~input , PCout~input, bus, 1
instance = comp, \MDRout~input , MDRout~input, bus, 1
instance = comp, \Inportout~input , Inportout~input, bus, 1
instance = comp, \Cout~input , Cout~input, bus, 1
instance = comp, \IncPC~input , IncPC~input, bus, 1
instance = comp, \write~input , write~input, bus, 1
instance = comp, \read~input , read~input, bus, 1
instance = comp, \Mdatain[0]~input , Mdatain[0]~input, bus, 1
instance = comp, \Mdatain[1]~input , Mdatain[1]~input, bus, 1
instance = comp, \Mdatain[2]~input , Mdatain[2]~input, bus, 1
instance = comp, \Mdatain[3]~input , Mdatain[3]~input, bus, 1
instance = comp, \Mdatain[4]~input , Mdatain[4]~input, bus, 1
instance = comp, \Mdatain[5]~input , Mdatain[5]~input, bus, 1
instance = comp, \Mdatain[6]~input , Mdatain[6]~input, bus, 1
instance = comp, \Mdatain[7]~input , Mdatain[7]~input, bus, 1
instance = comp, \Mdatain[8]~input , Mdatain[8]~input, bus, 1
instance = comp, \Mdatain[9]~input , Mdatain[9]~input, bus, 1
instance = comp, \Mdatain[10]~input , Mdatain[10]~input, bus, 1
instance = comp, \Mdatain[11]~input , Mdatain[11]~input, bus, 1
instance = comp, \Mdatain[12]~input , Mdatain[12]~input, bus, 1
instance = comp, \Mdatain[13]~input , Mdatain[13]~input, bus, 1
instance = comp, \Mdatain[14]~input , Mdatain[14]~input, bus, 1
instance = comp, \Mdatain[15]~input , Mdatain[15]~input, bus, 1
instance = comp, \Mdatain[16]~input , Mdatain[16]~input, bus, 1
instance = comp, \Mdatain[17]~input , Mdatain[17]~input, bus, 1
instance = comp, \Mdatain[18]~input , Mdatain[18]~input, bus, 1
instance = comp, \Mdatain[19]~input , Mdatain[19]~input, bus, 1
instance = comp, \Mdatain[20]~input , Mdatain[20]~input, bus, 1
instance = comp, \Mdatain[21]~input , Mdatain[21]~input, bus, 1
instance = comp, \Mdatain[22]~input , Mdatain[22]~input, bus, 1
instance = comp, \Mdatain[23]~input , Mdatain[23]~input, bus, 1
instance = comp, \Mdatain[24]~input , Mdatain[24]~input, bus, 1
instance = comp, \Mdatain[25]~input , Mdatain[25]~input, bus, 1
instance = comp, \Mdatain[26]~input , Mdatain[26]~input, bus, 1
instance = comp, \Mdatain[27]~input , Mdatain[27]~input, bus, 1
instance = comp, \Mdatain[28]~input , Mdatain[28]~input, bus, 1
instance = comp, \Mdatain[29]~input , Mdatain[29]~input, bus, 1
instance = comp, \Mdatain[30]~input , Mdatain[30]~input, bus, 1
instance = comp, \Mdatain[31]~input , Mdatain[31]~input, bus, 1
instance = comp, \operation[0]~input , operation[0]~input, bus, 1
instance = comp, \operation[1]~input , operation[1]~input, bus, 1
instance = comp, \operation[2]~input , operation[2]~input, bus, 1
instance = comp, \operation[3]~input , operation[3]~input, bus, 1
instance = comp, \operation[4]~input , operation[4]~input, bus, 1
