Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (lin64) Build 2644227 Wed Sep  4 09:44:18 MDT 2019
| Date         : Fri Jul 18 14:55:29 2025
| Host         : pool08.ifm.uni-ulm.de running 64-bit Rocky Linux 9.6 (Blue Onyx)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -file ./exc_timing.txt
| Design       : global_toplevel
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: LCD_CONTROLLER_INST/lcd_clocks/clock_intern_reg/Q (HIGH)

LCD_CONTROLLER_INST/stream_data/Count_reg[0]/C
LCD_CONTROLLER_INST/stream_data/Count_reg[1]/C
LCD_CONTROLLER_INST/stream_data/Count_reg[2]/C
LCD_CONTROLLER_INST/stream_data/Count_reg[3]/C
LCD_CONTROLLER_INST/stream_data/SI_data_reg/C
LCD_CONTROLLER_INST/stream_data/cs_reg/C

 There is 1 register/latch pin with no clock driven by root clock pin: LCD_CONTROLLER_INST/lcd_controller/pulse_was_sent_reg/Q (HIGH)

LCD_CONTROLLER_INST/lcd_controller/stored_order_reg/G

 There are 25 register/latch pins with no clock driven by root clock pin: LCD_CONTROLLER_INST/state_machine_signals/state_changed_reg/Q (HIGH)

LCD_CONTROLLER_INST/state_machine_signals/A0_reg/C
LCD_CONTROLLER_INST/state_machine_signals/LED_A_reg/C
LCD_CONTROLLER_INST/state_machine_signals/RST_reg/C
LCD_CONTROLLER_INST/state_machine_signals/SI_data_reg[0]/C
LCD_CONTROLLER_INST/state_machine_signals/SI_data_reg[1]/C
LCD_CONTROLLER_INST/state_machine_signals/SI_data_reg[2]/C
LCD_CONTROLLER_INST/state_machine_signals/SI_data_reg[3]/C
LCD_CONTROLLER_INST/state_machine_signals/SI_data_reg[4]/C
LCD_CONTROLLER_INST/state_machine_signals/SI_data_reg[5]/C
LCD_CONTROLLER_INST/state_machine_signals/SI_data_reg[6]/C
LCD_CONTROLLER_INST/state_machine_signals/SI_data_reg[7]/C
LCD_CONTROLLER_INST/state_machine_signals/clear_lcd_reg/C
LCD_CONTROLLER_INST/state_machine_signals/column_reg[0]/C
LCD_CONTROLLER_INST/state_machine_signals/column_reg[1]/C
LCD_CONTROLLER_INST/state_machine_signals/column_reg[2]/C
LCD_CONTROLLER_INST/state_machine_signals/column_reg[3]/C
LCD_CONTROLLER_INST/state_machine_signals/column_reg[4]/C
LCD_CONTROLLER_INST/state_machine_signals/column_reg[5]/C
LCD_CONTROLLER_INST/state_machine_signals/column_reg[6]/C
LCD_CONTROLLER_INST/state_machine_signals/idle_flag_reg/C
LCD_CONTROLLER_INST/state_machine_signals/line_reg[0]/C
LCD_CONTROLLER_INST/state_machine_signals/line_reg[1]/C
LCD_CONTROLLER_INST/state_machine_signals/line_reg[2]/C
LCD_CONTROLLER_INST/state_machine_signals/line_reg[3]/C
LCD_CONTROLLER_INST/state_machine_signals/set_convert_SI_reg/C

 There are 16 register/latch pins with no clock driven by root clock pin: LCD_CONTROLLER_INST/state_machine_states/new_state_reg/Q (HIGH)

LCD_CONTROLLER_INST/state_machine_states/column_limit_reg[2]/C
LCD_CONTROLLER_INST/state_machine_states/column_limit_reg[4]/C
LCD_CONTROLLER_INST/state_machine_states/column_reg[0]/C
LCD_CONTROLLER_INST/state_machine_states/column_reg[1]/C
LCD_CONTROLLER_INST/state_machine_states/column_reg[2]/C
LCD_CONTROLLER_INST/state_machine_states/column_reg[3]/C
LCD_CONTROLLER_INST/state_machine_states/column_reg[4]/C
LCD_CONTROLLER_INST/state_machine_states/column_reg[5]/C
LCD_CONTROLLER_INST/state_machine_states/column_reg[6]/C
LCD_CONTROLLER_INST/state_machine_states/column_reg[7]/C
LCD_CONTROLLER_INST/state_machine_states/line_limit_reg[0]/C
LCD_CONTROLLER_INST/state_machine_states/line_limit_reg[3]/C
LCD_CONTROLLER_INST/state_machine_states/line_reg[0]/C
LCD_CONTROLLER_INST/state_machine_states/line_reg[1]/C
LCD_CONTROLLER_INST/state_machine_states/line_reg[2]/C
LCD_CONTROLLER_INST/state_machine_states/line_reg[3]/C


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

MODE_KEY
REED_PIN
RESET_KEY
TEST_SW[0]
TEST_SW[1]
TEST_SW[2]
TEST_SW[3]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

A0
CS1_N
LED_A
RES_N
SCL
SI

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
 488191.500        0.000                      0                 1081        0.057        0.000                      0                 1081        3.500        0.000                       0                   803  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)               Period(ns)      Frequency(MHz)
-----          ------------               ----------      --------------
CLK125_CLK     {0.000 4.000}              8.000           125.000         
  CLK2048_CLK  {0.000 244140.625}         488281.250      0.002           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK125_CLK                                                                                                                                                       3.500        0.000                       0                   251  
  CLK2048_CLK   488191.500        0.000                      0                 1081        0.057        0.000                      0                 1081   244140.078        0.000                       0                   552  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLK125_CLK                  
(none)                      CLK125_CLK    
(none)        CLK125_CLK    CLK125_CLK    
(none)        CLK2048_CLK   CLK125_CLK    
(none)        CLK2048_CLK   CLK2048_CLK   


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        CLK125_CLK                  
(none)                      CLK125_CLK    
(none)                      CLK2048_CLK   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK125_CLK
  To Clock:  CLK125_CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK125_CLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK125M }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X0Y4     LCD_CONTROLLER_INST/symbols_small/BRAM_SDP_MACRO_inst/genblk3_0.bram18_dp_bl.bram18_tdp_bl/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X0Y2     LCD_CONTROLLER_INST/symbols_big/BRAM_SDP_MACRO_inst/genblk3_0.bram18_dp_bl.bram18_tdp_bl/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  CLK125M_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X29Y37    INST_CLK_DIVIDER_BIKE/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X30Y37    INST_CLK_DIVIDER_BIKE/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X30Y37    INST_CLK_DIVIDER_BIKE/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X30Y37    INST_CLK_DIVIDER_BIKE/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X29Y38    INST_CLK_DIVIDER_BIKE/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X29Y38    INST_CLK_DIVIDER_BIKE/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X29Y36    INST_CLK_DIVIDER_BIKE/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y37    INST_CLK_DIVIDER_BIKE/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y37    INST_CLK_DIVIDER_BIKE/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y37    INST_CLK_DIVIDER_BIKE/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y37    INST_CLK_DIVIDER_BIKE/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y36    INST_CLK_DIVIDER_BIKE/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y36    INST_CLK_DIVIDER_BIKE/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y36    INST_CLK_DIVIDER_BIKE/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y36    INST_CLK_DIVIDER_BIKE/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y36    INST_CLK_DIVIDER_BIKE/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y36    INST_CLK_DIVIDER_BIKE/count_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y37    INST_CLK_DIVIDER_BIKE/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y37    INST_CLK_DIVIDER_BIKE/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y37    INST_CLK_DIVIDER_BIKE/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y37    INST_CLK_DIVIDER_BIKE/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y38    INST_CLK_DIVIDER_BIKE/count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y38    INST_CLK_DIVIDER_BIKE/count_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y36    INST_CLK_DIVIDER_BIKE/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y36    INST_CLK_DIVIDER_BIKE/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y36    INST_CLK_DIVIDER_BIKE/count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y36    INST_CLK_DIVIDER_BIKE/count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK2048_CLK
  To Clock:  CLK2048_CLK

Setup :            0  Failing Endpoints,  Worst Slack   488191.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack   244140.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             488191.500ns  (required time - arrival time)
  Source:                 STUDENTS_DESIGN/trip_distance_unit/day_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            STUDENTS_DESIGN/average_speed_unit/avs_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             CLK2048_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            488281.250ns  (CLK2048_CLK rise@488281.250ns - CLK2048_CLK rise@0.000ns)
  Data Path Delay:        89.702ns  (logic 42.130ns (46.967%)  route 47.571ns (53.033%))
  Logic Levels:           183  (CARRY4=155 DSP48E1=1 LUT2=1 LUT3=25 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.762ns = ( 488289.000 - 488281.250 ) 
    Source Clock Delay      (SCD):    8.615ns
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.673     5.341    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           1.049     6.846    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.947 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.668     8.615    STUDENTS_DESIGN/trip_distance_unit/clock
    SLICE_X22Y8          FDCE                                         r  STUDENTS_DESIGN/trip_distance_unit/day_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y8          FDCE (Prop_fdce_C_Q)         0.456     9.071 r  STUDENTS_DESIGN/trip_distance_unit/day_reg[4]/Q
                         net (fo=4, routed)           1.095    10.166    STUDENTS_DESIGN/average_speed_unit/out[4]
    DSP48_X0Y4                                                        r  STUDENTS_DESIGN/average_speed_unit/avs3/A[4]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[4]_P[25])
                                                      3.841    14.007 r  STUDENTS_DESIGN/average_speed_unit/avs3/P[25]
                         net (fo=6, routed)           2.155    16.162    STUDENTS_DESIGN/trip_time_unit/P[0]
    SLICE_X16Y24                                                      r  STUDENTS_DESIGN/trip_time_unit/avs[9]_i_1137/I1
    SLICE_X16Y24         LUT2 (Prop_lut2_I1_O)        0.124    16.286 r  STUDENTS_DESIGN/trip_time_unit/avs[9]_i_1137/O
                         net (fo=1, routed)           0.000    16.286    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1064_0[0]
    SLICE_X16Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1091/S[0]
    SLICE_X16Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.799 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1091/CO[3]
                         net (fo=1, routed)           0.009    16.808    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1091_n_0
    SLICE_X16Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1086/CI
    SLICE_X16Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.925 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1086/CO[3]
                         net (fo=1, routed)           0.000    16.925    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1086_n_0
    SLICE_X16Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1081/CI
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.042 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1081/CO[3]
                         net (fo=1, routed)           0.000    17.042    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1081_n_0
    SLICE_X16Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1076/CI
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.159 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1076/CO[3]
                         net (fo=1, routed)           0.000    17.159    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1076_n_0
    SLICE_X16Y28                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1073/CI
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.276 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1073/CO[3]
                         net (fo=1, routed)           0.000    17.276    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1073_n_0
    SLICE_X16Y29                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1072/CI
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.530 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1072/CO[0]
                         net (fo=23, routed)          1.900    19.430    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1072_n_3
    SLICE_X17Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1096/I0
    SLICE_X17Y23         LUT3 (Prop_lut3_I0_O)        0.367    19.797 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1096/O
                         net (fo=1, routed)           0.000    19.797    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1096_n_0
    SLICE_X17Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1064/S[3]
    SLICE_X17Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.198 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    20.198    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1064_n_0
    SLICE_X17Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1059/CI
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.312 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1059/CO[3]
                         net (fo=1, routed)           0.009    20.321    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1059_n_0
    SLICE_X17Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1054/CI
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.435 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    20.435    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1054_n_0
    SLICE_X17Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1049/CI
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.549 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    20.549    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1049_n_0
    SLICE_X17Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1046/CI
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.663 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    20.663    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1046_n_0
    SLICE_X17Y28                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1045/CI
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.820 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1045/CO[1]
                         net (fo=23, routed)          1.891    22.711    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1045_n_2
    SLICE_X15Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1071/I0
    SLICE_X15Y22         LUT3 (Prop_lut3_I0_O)        0.329    23.040 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1071/O
                         net (fo=1, routed)           0.000    23.040    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1071_n_0
    SLICE_X15Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1037/S[1]
    SLICE_X15Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.590 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1037/CO[3]
                         net (fo=1, routed)           0.000    23.590    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1037_n_0
    SLICE_X15Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1032/CI
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.704 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1032/CO[3]
                         net (fo=1, routed)           0.000    23.704    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1032_n_0
    SLICE_X15Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1027/CI
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.818 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1027/CO[3]
                         net (fo=1, routed)           0.009    23.827    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1027_n_0
    SLICE_X15Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1022/CI
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.941 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1022/CO[3]
                         net (fo=1, routed)           0.000    23.941    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1022_n_0
    SLICE_X15Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1019/CI
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.055 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1019/CO[3]
                         net (fo=1, routed)           0.000    24.055    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1019_n_0
    SLICE_X15Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1018/CI
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.212 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1018/CO[1]
                         net (fo=23, routed)          1.766    25.978    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1018_n_2
    SLICE_X14Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1042/I0
    SLICE_X14Y21         LUT3 (Prop_lut3_I0_O)        0.329    26.307 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1042/O
                         net (fo=1, routed)           0.000    26.307    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1042_n_0
    SLICE_X14Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1010/S[3]
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.708 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1010/CO[3]
                         net (fo=1, routed)           0.000    26.708    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1010_n_0
    SLICE_X14Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1005/CI
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.822 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1005/CO[3]
                         net (fo=1, routed)           0.000    26.822    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1005_n_0
    SLICE_X14Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1000/CI
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.936 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1000/CO[3]
                         net (fo=1, routed)           0.000    26.936    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1000_n_0
    SLICE_X14Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_995/CI
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.050 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_995/CO[3]
                         net (fo=1, routed)           0.009    27.059    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_995_n_0
    SLICE_X14Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_992/CI
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.173 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_992/CO[3]
                         net (fo=1, routed)           0.000    27.173    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_992_n_0
    SLICE_X14Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_991/CI
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.330 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_991/CO[1]
                         net (fo=23, routed)          2.021    29.351    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_991_n_2
    SLICE_X11Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1015/I0
    SLICE_X11Y21         LUT3 (Prop_lut3_I0_O)        0.329    29.680 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1015/O
                         net (fo=1, routed)           0.000    29.680    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1015_n_0
    SLICE_X11Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_983/S[3]
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.081 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_983/CO[3]
                         net (fo=1, routed)           0.000    30.081    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_983_n_0
    SLICE_X11Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_978/CI
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.195 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_978/CO[3]
                         net (fo=1, routed)           0.000    30.195    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_978_n_0
    SLICE_X11Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_973/CI
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.309 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_973/CO[3]
                         net (fo=1, routed)           0.000    30.309    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_973_n_0
    SLICE_X11Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_968/CI
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.423 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_968/CO[3]
                         net (fo=1, routed)           0.009    30.432    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_968_n_0
    SLICE_X11Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_965/CI
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.546 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_965/CO[3]
                         net (fo=1, routed)           0.000    30.546    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_965_n_0
    SLICE_X11Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_964/CI
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.703 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_964/CO[1]
                         net (fo=23, routed)          1.598    32.301    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_964_n_2
    SLICE_X10Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_990/I0
    SLICE_X10Y21         LUT3 (Prop_lut3_I0_O)        0.329    32.630 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_990/O
                         net (fo=1, routed)           0.000    32.630    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_990_n_0
    SLICE_X10Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_956/S[1]
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.163 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_956/CO[3]
                         net (fo=1, routed)           0.000    33.163    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_956_n_0
    SLICE_X10Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_951/CI
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.280 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_951/CO[3]
                         net (fo=1, routed)           0.000    33.280    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_951_n_0
    SLICE_X10Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_946/CI
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.397 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_946/CO[3]
                         net (fo=1, routed)           0.000    33.397    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_946_n_0
    SLICE_X10Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_941/CI
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.514 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_941/CO[3]
                         net (fo=1, routed)           0.009    33.523    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_941_n_0
    SLICE_X10Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_938/CI
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.640 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_938/CO[3]
                         net (fo=1, routed)           0.000    33.640    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_938_n_0
    SLICE_X10Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_937/CI
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.797 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_937/CO[1]
                         net (fo=23, routed)          1.358    35.155    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_937_n_2
    SLICE_X6Y23                                                       r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_963/I0
    SLICE_X6Y23          LUT3 (Prop_lut3_I0_O)        0.332    35.487 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_963/O
                         net (fo=1, routed)           0.000    35.487    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_963_n_0
    SLICE_X6Y23                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_929/S[1]
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.020 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_929/CO[3]
                         net (fo=1, routed)           0.000    36.020    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_929_n_0
    SLICE_X6Y24                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_924/CI
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.137 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_924/CO[3]
                         net (fo=1, routed)           0.009    36.146    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_924_n_0
    SLICE_X6Y25                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_919/CI
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.263 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_919/CO[3]
                         net (fo=1, routed)           0.000    36.263    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_919_n_0
    SLICE_X6Y26                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_914/CI
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.380 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_914/CO[3]
                         net (fo=1, routed)           0.000    36.380    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_914_n_0
    SLICE_X6Y27                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_911/CI
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.497 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_911/CO[3]
                         net (fo=1, routed)           0.000    36.497    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_911_n_0
    SLICE_X6Y28                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_910/CI
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.654 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_910/CO[1]
                         net (fo=23, routed)          1.210    37.864    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_910_n_2
    SLICE_X7Y22                                                       r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_936/I0
    SLICE_X7Y22          LUT3 (Prop_lut3_I0_O)        0.332    38.196 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_936/O
                         net (fo=1, routed)           0.000    38.196    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_936_n_0
    SLICE_X7Y22                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_902/S[1]
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.746 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_902/CO[3]
                         net (fo=1, routed)           0.000    38.746    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_902_n_0
    SLICE_X7Y23                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_897/CI
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.860 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_897/CO[3]
                         net (fo=1, routed)           0.000    38.860    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_897_n_0
    SLICE_X7Y24                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_892/CI
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.974 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_892/CO[3]
                         net (fo=1, routed)           0.009    38.983    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_892_n_0
    SLICE_X7Y25                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_887/CI
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.097 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_887/CO[3]
                         net (fo=1, routed)           0.000    39.097    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_887_n_0
    SLICE_X7Y26                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_884/CI
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.211 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_884/CO[3]
                         net (fo=1, routed)           0.000    39.211    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_884_n_0
    SLICE_X7Y27                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_883/CI
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.368 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_883/CO[1]
                         net (fo=23, routed)          1.617    40.985    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_883_n_2
    SLICE_X12Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_909/I0
    SLICE_X12Y21         LUT3 (Prop_lut3_I0_O)        0.329    41.314 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_909/O
                         net (fo=1, routed)           0.000    41.314    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_909_n_0
    SLICE_X12Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_875/S[1]
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.847 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_875/CO[3]
                         net (fo=1, routed)           0.000    41.847    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_875_n_0
    SLICE_X12Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_870/CI
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.964 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_870/CO[3]
                         net (fo=1, routed)           0.000    41.964    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_870_n_0
    SLICE_X12Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_865/CI
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.081 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_865/CO[3]
                         net (fo=1, routed)           0.000    42.081    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_865_n_0
    SLICE_X12Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_860/CI
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.198 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_860/CO[3]
                         net (fo=1, routed)           0.009    42.207    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_860_n_0
    SLICE_X12Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_857/CI
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.324 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_857/CO[3]
                         net (fo=1, routed)           0.000    42.324    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_857_n_0
    SLICE_X12Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_856/CI
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.481 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_856/CO[1]
                         net (fo=23, routed)          1.447    43.928    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_856_n_2
    SLICE_X13Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_882/I0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.332    44.260 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_882/O
                         net (fo=1, routed)           0.000    44.260    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_882_n_0
    SLICE_X13Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_817/S[1]
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.810 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_817/CO[3]
                         net (fo=1, routed)           0.000    44.810    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_817_n_0
    SLICE_X13Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_812/CI
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.924 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_812/CO[3]
                         net (fo=1, routed)           0.000    44.924    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_812_n_0
    SLICE_X13Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_807/CI
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.038 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_807/CO[3]
                         net (fo=1, routed)           0.009    45.047    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_807_n_0
    SLICE_X13Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_802/CI
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.161 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_802/CO[3]
                         net (fo=1, routed)           0.000    45.161    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_802_n_0
    SLICE_X13Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_799/CI
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.275 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_799/CO[3]
                         net (fo=1, routed)           0.000    45.275    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_799_n_0
    SLICE_X13Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_798/CI
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.432 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_798/CO[1]
                         net (fo=23, routed)          1.770    47.202    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_798_n_2
    SLICE_X13Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_820/I0
    SLICE_X13Y16         LUT3 (Prop_lut3_I0_O)        0.329    47.531 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_820/O
                         net (fo=1, routed)           0.000    47.531    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_820_n_0
    SLICE_X13Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_706/S[1]
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.081 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_706/CO[3]
                         net (fo=1, routed)           0.000    48.081    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_706_n_0
    SLICE_X13Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_701/CI
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.195 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_701/CO[3]
                         net (fo=1, routed)           0.000    48.195    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_701_n_0
    SLICE_X13Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_696/CI
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.309 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_696/CO[3]
                         net (fo=1, routed)           0.000    48.309    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_696_n_0
    SLICE_X13Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_693/CI
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.423 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_693/CO[3]
                         net (fo=1, routed)           0.000    48.423    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_693_n_0
    SLICE_X13Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_692/CI
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.580 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_692/CO[1]
                         net (fo=23, routed)          1.901    50.481    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_692_n_2
    SLICE_X7Y16                                                       r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_716/I0
    SLICE_X7Y16          LUT3 (Prop_lut3_I0_O)        0.329    50.810 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_716/O
                         net (fo=1, routed)           0.000    50.810    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_716_n_0
    SLICE_X7Y16                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_556/S[3]
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    51.211 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_556/CO[3]
                         net (fo=1, routed)           0.000    51.211    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_556_n_0
    SLICE_X7Y17                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_551/CI
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.325 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_551/CO[3]
                         net (fo=1, routed)           0.000    51.325    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_551_n_0
    SLICE_X7Y18                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_546/CI
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.439 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_546/CO[3]
                         net (fo=1, routed)           0.000    51.439    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_546_n_0
    SLICE_X7Y19                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_541/CI
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.553 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_541/CO[3]
                         net (fo=1, routed)           0.000    51.553    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_541_n_0
    SLICE_X7Y20                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_538/CI
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.667 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_538/CO[3]
                         net (fo=1, routed)           0.000    51.667    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_538_n_0
    SLICE_X7Y21                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_537/CI
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.824 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_537/CO[1]
                         net (fo=23, routed)          1.435    53.259    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_537_n_2
    SLICE_X6Y17                                                       r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_691/I0
    SLICE_X6Y17          LUT3 (Prop_lut3_I0_O)        0.329    53.588 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_691/O
                         net (fo=1, routed)           0.000    53.588    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_691_n_0
    SLICE_X6Y17                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_532/S[1]
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.121 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_532/CO[3]
                         net (fo=1, routed)           0.000    54.121    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_532_n_0
    SLICE_X6Y18                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_382/CI
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.238 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_382/CO[3]
                         net (fo=1, routed)           0.000    54.238    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_382_n_0
    SLICE_X6Y19                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_377/CI
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.355 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_377/CO[3]
                         net (fo=1, routed)           0.000    54.355    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_377_n_0
    SLICE_X6Y20                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_372/CI
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.472 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_372/CO[3]
                         net (fo=1, routed)           0.000    54.472    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_372_n_0
    SLICE_X6Y21                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_369/CI
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.589 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_369/CO[3]
                         net (fo=1, routed)           0.000    54.589    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_369_n_0
    SLICE_X6Y22                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_368/CI
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.746 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_368/CO[1]
                         net (fo=23, routed)          1.538    56.284    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_368_n_2
    SLICE_X8Y17                                                       r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_688/I0
    SLICE_X8Y17          LUT3 (Prop_lut3_I0_O)        0.332    56.616 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_688/O
                         net (fo=1, routed)           0.000    56.616    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_688_n_0
    SLICE_X8Y17                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_527/S[1]
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.149 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_527/CO[3]
                         net (fo=1, routed)           0.000    57.149    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_527_n_0
    SLICE_X8Y18                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_363/CI
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.266 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_363/CO[3]
                         net (fo=1, routed)           0.000    57.266    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_363_n_0
    SLICE_X8Y19                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_218/CI
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.383 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_218/CO[3]
                         net (fo=1, routed)           0.000    57.383    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_218_n_0
    SLICE_X8Y20                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_213/CI
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.500 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_213/CO[3]
                         net (fo=1, routed)           0.000    57.500    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_213_n_0
    SLICE_X8Y21                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_210/CI
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.617 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_210/CO[3]
                         net (fo=1, routed)           0.000    57.617    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_210_n_0
    SLICE_X8Y22                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_209/CI
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.774 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_209/CO[1]
                         net (fo=23, routed)          1.548    59.322    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_209_n_2
    SLICE_X9Y17                                                       r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_683/I0
    SLICE_X9Y17          LUT3 (Prop_lut3_I0_O)        0.332    59.654 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_683/O
                         net (fo=1, routed)           0.000    59.654    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_683_n_0
    SLICE_X9Y17                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_522/S[3]
    SLICE_X9Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    60.055 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_522/CO[3]
                         net (fo=1, routed)           0.000    60.055    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_522_n_0
    SLICE_X9Y18                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_358/CI
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.169 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_358/CO[3]
                         net (fo=1, routed)           0.000    60.169    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_358_n_0
    SLICE_X9Y19                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_204/CI
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.283 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_204/CO[3]
                         net (fo=1, routed)           0.000    60.283    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_204_n_0
    SLICE_X9Y20                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_91/CI
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.397 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_91/CO[3]
                         net (fo=1, routed)           0.000    60.397    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_91_n_0
    SLICE_X9Y21                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_88/CI
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.511 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_88/CO[3]
                         net (fo=1, routed)           0.000    60.511    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_88_n_0
    SLICE_X9Y22                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_87/CI
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.668 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_87/CO[1]
                         net (fo=23, routed)          2.025    62.693    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_87_n_2
    SLICE_X16Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_682/I0
    SLICE_X16Y17         LUT3 (Prop_lut3_I0_O)        0.329    63.022 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_682/O
                         net (fo=1, routed)           0.000    63.022    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_682_n_0
    SLICE_X16Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_517/S[1]
    SLICE_X16Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.555 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_517/CO[3]
                         net (fo=1, routed)           0.000    63.555    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_517_n_0
    SLICE_X16Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_353/CI
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.672 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_353/CO[3]
                         net (fo=1, routed)           0.000    63.672    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_353_n_0
    SLICE_X16Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_199/CI
    SLICE_X16Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.789 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_199/CO[3]
                         net (fo=1, routed)           0.000    63.789    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_199_n_0
    SLICE_X16Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_82/CI
    SLICE_X16Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.906 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_82/CO[3]
                         net (fo=1, routed)           0.000    63.906    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_82_n_0
    SLICE_X16Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_28/CI
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.023 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    64.023    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_28_n_0
    SLICE_X16Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_27/CI
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.180 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_27/CO[1]
                         net (fo=23, routed)          1.832    66.012    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_27_n_2
    SLICE_X17Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_678/I0
    SLICE_X17Y15         LUT3 (Prop_lut3_I0_O)        0.332    66.344 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_678/O
                         net (fo=1, routed)           0.000    66.344    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_678_n_0
    SLICE_X17Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_516/S[2]
    SLICE_X17Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    66.742 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_516/CO[3]
                         net (fo=1, routed)           0.000    66.742    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_516_n_0
    SLICE_X17Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_352/CI
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.856 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_352/CO[3]
                         net (fo=1, routed)           0.000    66.856    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_352_n_0
    SLICE_X17Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_198/CI
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.970 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_198/CO[3]
                         net (fo=1, routed)           0.000    66.970    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_198_n_0
    SLICE_X17Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_81/CI
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.084 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000    67.084    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_81_n_0
    SLICE_X17Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_26/CI
    SLICE_X17Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.198 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000    67.198    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_26_n_0
    SLICE_X17Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_7/CI
    SLICE_X17Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.355 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_7/CO[1]
                         net (fo=24, routed)          1.543    68.898    STUDENTS_DESIGN/average_speed_unit/avs0[9]
    SLICE_X19Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[8]_i_28/I0
    SLICE_X19Y14         LUT3 (Prop_lut3_I0_O)        0.329    69.227 r  STUDENTS_DESIGN/average_speed_unit/avs[8]_i_28/O
                         net (fo=1, routed)           0.000    69.227    STUDENTS_DESIGN/average_speed_unit/avs[8]_i_28_n_0
    SLICE_X19Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_21/S[1]
    SLICE_X19Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.777 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.777    STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_21_n_0
    SLICE_X19Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_16/CI
    SLICE_X19Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.891 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    69.891    STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_16_n_0
    SLICE_X19Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_11/CI
    SLICE_X19Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.005 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.005    STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_11_n_0
    SLICE_X19Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_6/CI
    SLICE_X19Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.119 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    70.119    STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_6_n_0
    SLICE_X19Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_3/CI
    SLICE_X19Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.233 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    70.233    STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_3_n_0
    SLICE_X19Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_2/CI
    SLICE_X19Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.390 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_2/CO[1]
                         net (fo=24, routed)          1.659    72.048    STUDENTS_DESIGN/average_speed_unit/avs0[8]
    SLICE_X15Y13                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[7]_i_28/I0
    SLICE_X15Y13         LUT3 (Prop_lut3_I0_O)        0.329    72.377 r  STUDENTS_DESIGN/average_speed_unit/avs[7]_i_28/O
                         net (fo=1, routed)           0.000    72.377    STUDENTS_DESIGN/average_speed_unit/avs[7]_i_28_n_0
    SLICE_X15Y13                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_21/S[1]
    SLICE_X15Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.927 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    72.927    STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_21_n_0
    SLICE_X15Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_16/CI
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.041 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    73.041    STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_16_n_0
    SLICE_X15Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_11/CI
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.155 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.155    STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_11_n_0
    SLICE_X15Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_6/CI
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.269 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    73.269    STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_6_n_0
    SLICE_X15Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_3/CI
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.383 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    73.383    STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_3_n_0
    SLICE_X15Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_2/CI
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.540 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_2/CO[1]
                         net (fo=24, routed)          1.992    75.532    STUDENTS_DESIGN/average_speed_unit/avs0[7]
    SLICE_X11Y12                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[6]_i_26/I0
    SLICE_X11Y12         LUT3 (Prop_lut3_I0_O)        0.329    75.861 r  STUDENTS_DESIGN/average_speed_unit/avs[6]_i_26/O
                         net (fo=1, routed)           0.000    75.861    STUDENTS_DESIGN/average_speed_unit/avs[6]_i_26_n_0
    SLICE_X11Y12                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_21/S[3]
    SLICE_X11Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    76.262 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    76.262    STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_21_n_0
    SLICE_X11Y13                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_16/CI
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.376 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    76.376    STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_16_n_0
    SLICE_X11Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_11/CI
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.490 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    76.490    STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_11_n_0
    SLICE_X11Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_6/CI
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.604 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    76.604    STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_6_n_0
    SLICE_X11Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_3/CI
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.718 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.718    STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_3_n_0
    SLICE_X11Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_2/CI
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.875 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_2/CO[1]
                         net (fo=24, routed)          1.841    78.716    STUDENTS_DESIGN/average_speed_unit/avs0[6]
    SLICE_X9Y10                                                       r  STUDENTS_DESIGN/average_speed_unit/avs[5]_i_28/I0
    SLICE_X9Y10          LUT3 (Prop_lut3_I0_O)        0.329    79.045 r  STUDENTS_DESIGN/average_speed_unit/avs[5]_i_28/O
                         net (fo=1, routed)           0.000    79.045    STUDENTS_DESIGN/average_speed_unit/avs[5]_i_28_n_0
    SLICE_X9Y10                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_21/S[1]
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.595 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    79.595    STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_21_n_0
    SLICE_X9Y11                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_16/CI
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.709 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    79.709    STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_16_n_0
    SLICE_X9Y12                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_11/CI
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.823 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    79.823    STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_11_n_0
    SLICE_X9Y13                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_6/CI
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.937 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    79.937    STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_6_n_0
    SLICE_X9Y14                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_3/CI
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.051 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    80.051    STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_3_n_0
    SLICE_X9Y15                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_2/CI
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.208 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_2/CO[1]
                         net (fo=24, routed)          1.736    81.944    STUDENTS_DESIGN/average_speed_unit/avs0[5]
    SLICE_X7Y10                                                       r  STUDENTS_DESIGN/average_speed_unit/avs[4]_i_28/I0
    SLICE_X7Y10          LUT3 (Prop_lut3_I0_O)        0.329    82.273 r  STUDENTS_DESIGN/average_speed_unit/avs[4]_i_28/O
                         net (fo=1, routed)           0.000    82.273    STUDENTS_DESIGN/average_speed_unit/avs[4]_i_28_n_0
    SLICE_X7Y10                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_21/S[1]
    SLICE_X7Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.823 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    82.823    STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_21_n_0
    SLICE_X7Y11                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_16/CI
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.937 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    82.937    STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_16_n_0
    SLICE_X7Y12                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_11/CI
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.051 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    83.051    STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_11_n_0
    SLICE_X7Y13                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_6/CI
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.165 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    83.165    STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_6_n_0
    SLICE_X7Y14                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_3/CI
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.279 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    83.279    STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_3_n_0
    SLICE_X7Y15                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_2/CI
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.436 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_2/CO[1]
                         net (fo=24, routed)          1.965    85.401    STUDENTS_DESIGN/average_speed_unit/avs0[4]
    SLICE_X5Y10                                                       r  STUDENTS_DESIGN/average_speed_unit/avs[3]_i_26/I0
    SLICE_X5Y10          LUT3 (Prop_lut3_I0_O)        0.329    85.730 r  STUDENTS_DESIGN/average_speed_unit/avs[3]_i_26/O
                         net (fo=1, routed)           0.000    85.730    STUDENTS_DESIGN/average_speed_unit/avs[3]_i_26_n_0
    SLICE_X5Y10                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_21/S[3]
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    86.131 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.131    STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_21_n_0
    SLICE_X5Y11                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_16/CI
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.245 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    86.245    STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_16_n_0
    SLICE_X5Y12                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_11/CI
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.359 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    86.359    STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_11_n_0
    SLICE_X5Y13                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_6/CI
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.473 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    86.473    STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_6_n_0
    SLICE_X5Y14                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_3/CI
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.587 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    86.587    STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_3_n_0
    SLICE_X5Y15                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_2/CI
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.744 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_2/CO[1]
                         net (fo=24, routed)          1.407    88.151    STUDENTS_DESIGN/average_speed_unit/avs0[3]
    SLICE_X3Y12                                                       r  STUDENTS_DESIGN/average_speed_unit/avs[2]_i_28/I0
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.329    88.480 r  STUDENTS_DESIGN/average_speed_unit/avs[2]_i_28/O
                         net (fo=1, routed)           0.000    88.480    STUDENTS_DESIGN/average_speed_unit/avs[2]_i_28_n_0
    SLICE_X3Y12                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_21/S[1]
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.030 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    89.030    STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_21_n_0
    SLICE_X3Y13                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_16/CI
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.144 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    89.144    STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_16_n_0
    SLICE_X3Y14                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_11/CI
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.258 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    89.258    STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_11_n_0
    SLICE_X3Y15                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_6/CI
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.372 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    89.372    STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_6_n_0
    SLICE_X3Y16                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_3/CI
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.486 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    89.486    STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_3_n_0
    SLICE_X3Y17                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_2/CI
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.643 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_2/CO[1]
                         net (fo=24, routed)          2.003    91.645    STUDENTS_DESIGN/average_speed_unit/avs0[2]
    SLICE_X4Y9                                                        r  STUDENTS_DESIGN/average_speed_unit/avs[1]_i_28/I0
    SLICE_X4Y9           LUT3 (Prop_lut3_I0_O)        0.329    91.974 r  STUDENTS_DESIGN/average_speed_unit/avs[1]_i_28/O
                         net (fo=1, routed)           0.000    91.974    STUDENTS_DESIGN/average_speed_unit/avs[1]_i_28_n_0
    SLICE_X4Y9                                                        r  STUDENTS_DESIGN/average_speed_unit/avs_reg[1]_i_21/S[1]
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.507 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    92.507    STUDENTS_DESIGN/average_speed_unit/avs_reg[1]_i_21_n_0
    SLICE_X4Y10                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[1]_i_16/CI
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.624 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    92.624    STUDENTS_DESIGN/average_speed_unit/avs_reg[1]_i_16_n_0
    SLICE_X4Y11                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[1]_i_11/CI
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.741 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    92.741    STUDENTS_DESIGN/average_speed_unit/avs_reg[1]_i_11_n_0
    SLICE_X4Y12                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[1]_i_6/CI
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.858 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    92.858    STUDENTS_DESIGN/average_speed_unit/avs_reg[1]_i_6_n_0
    SLICE_X4Y13                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[1]_i_3/CI
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.975 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    92.975    STUDENTS_DESIGN/average_speed_unit/avs_reg[1]_i_3_n_0
    SLICE_X4Y14                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[1]_i_2/CI
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.132 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[1]_i_2/CO[1]
                         net (fo=24, routed)          1.735    94.868    STUDENTS_DESIGN/average_speed_unit/avs0[1]
    SLICE_X6Y9                                                        r  STUDENTS_DESIGN/average_speed_unit/avs[0]_i_27/I0
    SLICE_X6Y9           LUT3 (Prop_lut3_I0_O)        0.332    95.200 r  STUDENTS_DESIGN/average_speed_unit/avs[0]_i_27/O
                         net (fo=1, routed)           0.000    95.200    STUDENTS_DESIGN/average_speed_unit/avs[0]_i_27_n_0
    SLICE_X6Y9                                                        r  STUDENTS_DESIGN/average_speed_unit/avs_reg[0]_i_20/S[1]
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.733 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    95.733    STUDENTS_DESIGN/average_speed_unit/avs_reg[0]_i_20_n_0
    SLICE_X6Y10                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[0]_i_15/CI
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.850 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.850    STUDENTS_DESIGN/average_speed_unit/avs_reg[0]_i_15_n_0
    SLICE_X6Y11                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[0]_i_10/CI
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.966 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.966    STUDENTS_DESIGN/average_speed_unit/avs_reg[0]_i_10_n_0
    SLICE_X6Y12                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[0]_i_5/CI
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.083 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    96.083    STUDENTS_DESIGN/average_speed_unit/avs_reg[0]_i_5_n_0
    SLICE_X6Y13                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[0]_i_3/CI
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.200 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    96.200    STUDENTS_DESIGN/average_speed_unit/avs_reg[0]_i_3_n_0
    SLICE_X6Y14                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[0]_i_2/CI
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    96.454 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[0]_i_2/CO[0]
                         net (fo=1, routed)           1.495    97.950    STUDENTS_DESIGN/average_speed_unit/avs0[0]
    SLICE_X24Y11                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[0]_i_1/I1
    SLICE_X24Y11         LUT6 (Prop_lut6_I1_O)        0.367    98.317 r  STUDENTS_DESIGN/average_speed_unit/avs[0]_i_1/O
                         net (fo=1, routed)           0.000    98.317    STUDENTS_DESIGN/average_speed_unit/p_0_in[0]
    SLICE_X24Y11         FDCE                                         r  STUDENTS_DESIGN/average_speed_unit/avs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                  488281.250 488281.250 r  
    L16                                               0.000 488281.250 r  CLK125M (IN)
                         net (fo=0)                   0.000 488281.250    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421 488282.656 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880 488284.531    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 488284.625 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.499 488286.125    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.367 488286.500 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.921 488287.406    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 488287.500 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.492 488289.000    STUDENTS_DESIGN/average_speed_unit/clock
    SLICE_X24Y11         FDCE                                         r  STUDENTS_DESIGN/average_speed_unit/avs_reg[0]/C
                         clock pessimism              0.826 488289.812    
                         clock uncertainty           -0.035 488289.781    
    SLICE_X24Y11         FDCE (Setup_fdce_C_D)        0.079 488289.875    STUDENTS_DESIGN/average_speed_unit/avs_reg[0]
  -------------------------------------------------------------------
                         required time                      488289.812    
                         arrival time                         -98.317    
  -------------------------------------------------------------------
                         slack                              488191.500    

Slack (MET) :             488194.062ns  (required time - arrival time)
  Source:                 STUDENTS_DESIGN/trip_distance_unit/day_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            STUDENTS_DESIGN/average_speed_unit/avs_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             CLK2048_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            488281.250ns  (CLK2048_CLK rise@488281.250ns - CLK2048_CLK rise@0.000ns)
  Data Path Delay:        87.075ns  (logic 40.508ns (46.521%)  route 46.567ns (53.479%))
  Logic Levels:           176  (CARRY4=149 DSP48E1=1 LUT2=1 LUT3=24 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.766ns = ( 488289.031 - 488281.250 ) 
    Source Clock Delay      (SCD):    8.615ns
    Clock Pessimism Removal (CPR):    0.792ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.673     5.341    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           1.049     6.846    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.947 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.668     8.615    STUDENTS_DESIGN/trip_distance_unit/clock
    SLICE_X22Y8          FDCE                                         r  STUDENTS_DESIGN/trip_distance_unit/day_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y8          FDCE (Prop_fdce_C_Q)         0.456     9.071 r  STUDENTS_DESIGN/trip_distance_unit/day_reg[4]/Q
                         net (fo=4, routed)           1.095    10.166    STUDENTS_DESIGN/average_speed_unit/out[4]
    DSP48_X0Y4                                                        r  STUDENTS_DESIGN/average_speed_unit/avs3/A[4]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[4]_P[25])
                                                      3.841    14.007 r  STUDENTS_DESIGN/average_speed_unit/avs3/P[25]
                         net (fo=6, routed)           2.155    16.162    STUDENTS_DESIGN/trip_time_unit/P[0]
    SLICE_X16Y24                                                      r  STUDENTS_DESIGN/trip_time_unit/avs[9]_i_1137/I1
    SLICE_X16Y24         LUT2 (Prop_lut2_I1_O)        0.124    16.286 r  STUDENTS_DESIGN/trip_time_unit/avs[9]_i_1137/O
                         net (fo=1, routed)           0.000    16.286    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1064_0[0]
    SLICE_X16Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1091/S[0]
    SLICE_X16Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.799 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1091/CO[3]
                         net (fo=1, routed)           0.009    16.808    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1091_n_0
    SLICE_X16Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1086/CI
    SLICE_X16Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.925 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1086/CO[3]
                         net (fo=1, routed)           0.000    16.925    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1086_n_0
    SLICE_X16Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1081/CI
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.042 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1081/CO[3]
                         net (fo=1, routed)           0.000    17.042    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1081_n_0
    SLICE_X16Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1076/CI
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.159 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1076/CO[3]
                         net (fo=1, routed)           0.000    17.159    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1076_n_0
    SLICE_X16Y28                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1073/CI
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.276 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1073/CO[3]
                         net (fo=1, routed)           0.000    17.276    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1073_n_0
    SLICE_X16Y29                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1072/CI
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.530 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1072/CO[0]
                         net (fo=23, routed)          1.900    19.430    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1072_n_3
    SLICE_X17Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1096/I0
    SLICE_X17Y23         LUT3 (Prop_lut3_I0_O)        0.367    19.797 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1096/O
                         net (fo=1, routed)           0.000    19.797    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1096_n_0
    SLICE_X17Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1064/S[3]
    SLICE_X17Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.198 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    20.198    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1064_n_0
    SLICE_X17Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1059/CI
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.312 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1059/CO[3]
                         net (fo=1, routed)           0.009    20.321    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1059_n_0
    SLICE_X17Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1054/CI
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.435 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    20.435    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1054_n_0
    SLICE_X17Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1049/CI
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.549 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    20.549    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1049_n_0
    SLICE_X17Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1046/CI
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.663 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    20.663    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1046_n_0
    SLICE_X17Y28                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1045/CI
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.820 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1045/CO[1]
                         net (fo=23, routed)          1.891    22.711    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1045_n_2
    SLICE_X15Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1071/I0
    SLICE_X15Y22         LUT3 (Prop_lut3_I0_O)        0.329    23.040 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1071/O
                         net (fo=1, routed)           0.000    23.040    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1071_n_0
    SLICE_X15Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1037/S[1]
    SLICE_X15Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.590 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1037/CO[3]
                         net (fo=1, routed)           0.000    23.590    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1037_n_0
    SLICE_X15Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1032/CI
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.704 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1032/CO[3]
                         net (fo=1, routed)           0.000    23.704    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1032_n_0
    SLICE_X15Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1027/CI
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.818 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1027/CO[3]
                         net (fo=1, routed)           0.009    23.827    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1027_n_0
    SLICE_X15Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1022/CI
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.941 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1022/CO[3]
                         net (fo=1, routed)           0.000    23.941    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1022_n_0
    SLICE_X15Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1019/CI
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.055 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1019/CO[3]
                         net (fo=1, routed)           0.000    24.055    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1019_n_0
    SLICE_X15Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1018/CI
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.212 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1018/CO[1]
                         net (fo=23, routed)          1.766    25.978    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1018_n_2
    SLICE_X14Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1042/I0
    SLICE_X14Y21         LUT3 (Prop_lut3_I0_O)        0.329    26.307 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1042/O
                         net (fo=1, routed)           0.000    26.307    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1042_n_0
    SLICE_X14Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1010/S[3]
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.708 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1010/CO[3]
                         net (fo=1, routed)           0.000    26.708    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1010_n_0
    SLICE_X14Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1005/CI
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.822 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1005/CO[3]
                         net (fo=1, routed)           0.000    26.822    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1005_n_0
    SLICE_X14Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1000/CI
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.936 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1000/CO[3]
                         net (fo=1, routed)           0.000    26.936    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1000_n_0
    SLICE_X14Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_995/CI
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.050 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_995/CO[3]
                         net (fo=1, routed)           0.009    27.059    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_995_n_0
    SLICE_X14Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_992/CI
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.173 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_992/CO[3]
                         net (fo=1, routed)           0.000    27.173    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_992_n_0
    SLICE_X14Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_991/CI
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.330 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_991/CO[1]
                         net (fo=23, routed)          2.021    29.351    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_991_n_2
    SLICE_X11Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1015/I0
    SLICE_X11Y21         LUT3 (Prop_lut3_I0_O)        0.329    29.680 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1015/O
                         net (fo=1, routed)           0.000    29.680    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1015_n_0
    SLICE_X11Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_983/S[3]
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.081 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_983/CO[3]
                         net (fo=1, routed)           0.000    30.081    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_983_n_0
    SLICE_X11Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_978/CI
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.195 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_978/CO[3]
                         net (fo=1, routed)           0.000    30.195    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_978_n_0
    SLICE_X11Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_973/CI
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.309 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_973/CO[3]
                         net (fo=1, routed)           0.000    30.309    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_973_n_0
    SLICE_X11Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_968/CI
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.423 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_968/CO[3]
                         net (fo=1, routed)           0.009    30.432    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_968_n_0
    SLICE_X11Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_965/CI
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.546 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_965/CO[3]
                         net (fo=1, routed)           0.000    30.546    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_965_n_0
    SLICE_X11Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_964/CI
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.703 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_964/CO[1]
                         net (fo=23, routed)          1.598    32.301    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_964_n_2
    SLICE_X10Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_990/I0
    SLICE_X10Y21         LUT3 (Prop_lut3_I0_O)        0.329    32.630 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_990/O
                         net (fo=1, routed)           0.000    32.630    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_990_n_0
    SLICE_X10Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_956/S[1]
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.163 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_956/CO[3]
                         net (fo=1, routed)           0.000    33.163    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_956_n_0
    SLICE_X10Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_951/CI
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.280 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_951/CO[3]
                         net (fo=1, routed)           0.000    33.280    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_951_n_0
    SLICE_X10Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_946/CI
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.397 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_946/CO[3]
                         net (fo=1, routed)           0.000    33.397    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_946_n_0
    SLICE_X10Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_941/CI
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.514 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_941/CO[3]
                         net (fo=1, routed)           0.009    33.523    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_941_n_0
    SLICE_X10Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_938/CI
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.640 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_938/CO[3]
                         net (fo=1, routed)           0.000    33.640    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_938_n_0
    SLICE_X10Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_937/CI
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.797 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_937/CO[1]
                         net (fo=23, routed)          1.358    35.155    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_937_n_2
    SLICE_X6Y23                                                       r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_963/I0
    SLICE_X6Y23          LUT3 (Prop_lut3_I0_O)        0.332    35.487 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_963/O
                         net (fo=1, routed)           0.000    35.487    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_963_n_0
    SLICE_X6Y23                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_929/S[1]
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.020 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_929/CO[3]
                         net (fo=1, routed)           0.000    36.020    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_929_n_0
    SLICE_X6Y24                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_924/CI
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.137 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_924/CO[3]
                         net (fo=1, routed)           0.009    36.146    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_924_n_0
    SLICE_X6Y25                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_919/CI
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.263 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_919/CO[3]
                         net (fo=1, routed)           0.000    36.263    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_919_n_0
    SLICE_X6Y26                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_914/CI
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.380 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_914/CO[3]
                         net (fo=1, routed)           0.000    36.380    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_914_n_0
    SLICE_X6Y27                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_911/CI
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.497 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_911/CO[3]
                         net (fo=1, routed)           0.000    36.497    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_911_n_0
    SLICE_X6Y28                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_910/CI
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.654 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_910/CO[1]
                         net (fo=23, routed)          1.210    37.864    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_910_n_2
    SLICE_X7Y22                                                       r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_936/I0
    SLICE_X7Y22          LUT3 (Prop_lut3_I0_O)        0.332    38.196 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_936/O
                         net (fo=1, routed)           0.000    38.196    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_936_n_0
    SLICE_X7Y22                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_902/S[1]
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.746 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_902/CO[3]
                         net (fo=1, routed)           0.000    38.746    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_902_n_0
    SLICE_X7Y23                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_897/CI
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.860 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_897/CO[3]
                         net (fo=1, routed)           0.000    38.860    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_897_n_0
    SLICE_X7Y24                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_892/CI
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.974 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_892/CO[3]
                         net (fo=1, routed)           0.009    38.983    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_892_n_0
    SLICE_X7Y25                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_887/CI
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.097 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_887/CO[3]
                         net (fo=1, routed)           0.000    39.097    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_887_n_0
    SLICE_X7Y26                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_884/CI
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.211 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_884/CO[3]
                         net (fo=1, routed)           0.000    39.211    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_884_n_0
    SLICE_X7Y27                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_883/CI
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.368 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_883/CO[1]
                         net (fo=23, routed)          1.617    40.985    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_883_n_2
    SLICE_X12Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_909/I0
    SLICE_X12Y21         LUT3 (Prop_lut3_I0_O)        0.329    41.314 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_909/O
                         net (fo=1, routed)           0.000    41.314    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_909_n_0
    SLICE_X12Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_875/S[1]
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.847 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_875/CO[3]
                         net (fo=1, routed)           0.000    41.847    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_875_n_0
    SLICE_X12Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_870/CI
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.964 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_870/CO[3]
                         net (fo=1, routed)           0.000    41.964    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_870_n_0
    SLICE_X12Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_865/CI
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.081 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_865/CO[3]
                         net (fo=1, routed)           0.000    42.081    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_865_n_0
    SLICE_X12Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_860/CI
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.198 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_860/CO[3]
                         net (fo=1, routed)           0.009    42.207    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_860_n_0
    SLICE_X12Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_857/CI
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.324 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_857/CO[3]
                         net (fo=1, routed)           0.000    42.324    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_857_n_0
    SLICE_X12Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_856/CI
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.481 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_856/CO[1]
                         net (fo=23, routed)          1.447    43.928    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_856_n_2
    SLICE_X13Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_882/I0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.332    44.260 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_882/O
                         net (fo=1, routed)           0.000    44.260    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_882_n_0
    SLICE_X13Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_817/S[1]
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.810 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_817/CO[3]
                         net (fo=1, routed)           0.000    44.810    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_817_n_0
    SLICE_X13Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_812/CI
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.924 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_812/CO[3]
                         net (fo=1, routed)           0.000    44.924    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_812_n_0
    SLICE_X13Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_807/CI
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.038 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_807/CO[3]
                         net (fo=1, routed)           0.009    45.047    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_807_n_0
    SLICE_X13Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_802/CI
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.161 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_802/CO[3]
                         net (fo=1, routed)           0.000    45.161    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_802_n_0
    SLICE_X13Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_799/CI
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.275 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_799/CO[3]
                         net (fo=1, routed)           0.000    45.275    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_799_n_0
    SLICE_X13Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_798/CI
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.432 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_798/CO[1]
                         net (fo=23, routed)          1.770    47.202    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_798_n_2
    SLICE_X13Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_820/I0
    SLICE_X13Y16         LUT3 (Prop_lut3_I0_O)        0.329    47.531 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_820/O
                         net (fo=1, routed)           0.000    47.531    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_820_n_0
    SLICE_X13Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_706/S[1]
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.081 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_706/CO[3]
                         net (fo=1, routed)           0.000    48.081    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_706_n_0
    SLICE_X13Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_701/CI
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.195 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_701/CO[3]
                         net (fo=1, routed)           0.000    48.195    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_701_n_0
    SLICE_X13Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_696/CI
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.309 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_696/CO[3]
                         net (fo=1, routed)           0.000    48.309    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_696_n_0
    SLICE_X13Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_693/CI
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.423 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_693/CO[3]
                         net (fo=1, routed)           0.000    48.423    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_693_n_0
    SLICE_X13Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_692/CI
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.580 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_692/CO[1]
                         net (fo=23, routed)          1.901    50.481    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_692_n_2
    SLICE_X7Y16                                                       r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_716/I0
    SLICE_X7Y16          LUT3 (Prop_lut3_I0_O)        0.329    50.810 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_716/O
                         net (fo=1, routed)           0.000    50.810    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_716_n_0
    SLICE_X7Y16                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_556/S[3]
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    51.211 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_556/CO[3]
                         net (fo=1, routed)           0.000    51.211    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_556_n_0
    SLICE_X7Y17                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_551/CI
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.325 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_551/CO[3]
                         net (fo=1, routed)           0.000    51.325    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_551_n_0
    SLICE_X7Y18                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_546/CI
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.439 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_546/CO[3]
                         net (fo=1, routed)           0.000    51.439    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_546_n_0
    SLICE_X7Y19                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_541/CI
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.553 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_541/CO[3]
                         net (fo=1, routed)           0.000    51.553    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_541_n_0
    SLICE_X7Y20                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_538/CI
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.667 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_538/CO[3]
                         net (fo=1, routed)           0.000    51.667    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_538_n_0
    SLICE_X7Y21                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_537/CI
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.824 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_537/CO[1]
                         net (fo=23, routed)          1.435    53.259    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_537_n_2
    SLICE_X6Y17                                                       r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_691/I0
    SLICE_X6Y17          LUT3 (Prop_lut3_I0_O)        0.329    53.588 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_691/O
                         net (fo=1, routed)           0.000    53.588    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_691_n_0
    SLICE_X6Y17                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_532/S[1]
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.121 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_532/CO[3]
                         net (fo=1, routed)           0.000    54.121    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_532_n_0
    SLICE_X6Y18                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_382/CI
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.238 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_382/CO[3]
                         net (fo=1, routed)           0.000    54.238    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_382_n_0
    SLICE_X6Y19                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_377/CI
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.355 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_377/CO[3]
                         net (fo=1, routed)           0.000    54.355    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_377_n_0
    SLICE_X6Y20                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_372/CI
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.472 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_372/CO[3]
                         net (fo=1, routed)           0.000    54.472    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_372_n_0
    SLICE_X6Y21                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_369/CI
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.589 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_369/CO[3]
                         net (fo=1, routed)           0.000    54.589    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_369_n_0
    SLICE_X6Y22                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_368/CI
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.746 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_368/CO[1]
                         net (fo=23, routed)          1.538    56.284    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_368_n_2
    SLICE_X8Y17                                                       r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_688/I0
    SLICE_X8Y17          LUT3 (Prop_lut3_I0_O)        0.332    56.616 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_688/O
                         net (fo=1, routed)           0.000    56.616    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_688_n_0
    SLICE_X8Y17                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_527/S[1]
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.149 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_527/CO[3]
                         net (fo=1, routed)           0.000    57.149    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_527_n_0
    SLICE_X8Y18                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_363/CI
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.266 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_363/CO[3]
                         net (fo=1, routed)           0.000    57.266    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_363_n_0
    SLICE_X8Y19                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_218/CI
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.383 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_218/CO[3]
                         net (fo=1, routed)           0.000    57.383    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_218_n_0
    SLICE_X8Y20                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_213/CI
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.500 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_213/CO[3]
                         net (fo=1, routed)           0.000    57.500    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_213_n_0
    SLICE_X8Y21                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_210/CI
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.617 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_210/CO[3]
                         net (fo=1, routed)           0.000    57.617    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_210_n_0
    SLICE_X8Y22                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_209/CI
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.774 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_209/CO[1]
                         net (fo=23, routed)          1.548    59.322    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_209_n_2
    SLICE_X9Y17                                                       r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_683/I0
    SLICE_X9Y17          LUT3 (Prop_lut3_I0_O)        0.332    59.654 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_683/O
                         net (fo=1, routed)           0.000    59.654    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_683_n_0
    SLICE_X9Y17                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_522/S[3]
    SLICE_X9Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    60.055 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_522/CO[3]
                         net (fo=1, routed)           0.000    60.055    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_522_n_0
    SLICE_X9Y18                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_358/CI
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.169 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_358/CO[3]
                         net (fo=1, routed)           0.000    60.169    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_358_n_0
    SLICE_X9Y19                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_204/CI
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.283 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_204/CO[3]
                         net (fo=1, routed)           0.000    60.283    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_204_n_0
    SLICE_X9Y20                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_91/CI
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.397 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_91/CO[3]
                         net (fo=1, routed)           0.000    60.397    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_91_n_0
    SLICE_X9Y21                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_88/CI
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.511 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_88/CO[3]
                         net (fo=1, routed)           0.000    60.511    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_88_n_0
    SLICE_X9Y22                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_87/CI
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.668 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_87/CO[1]
                         net (fo=23, routed)          2.025    62.693    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_87_n_2
    SLICE_X16Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_682/I0
    SLICE_X16Y17         LUT3 (Prop_lut3_I0_O)        0.329    63.022 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_682/O
                         net (fo=1, routed)           0.000    63.022    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_682_n_0
    SLICE_X16Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_517/S[1]
    SLICE_X16Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.555 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_517/CO[3]
                         net (fo=1, routed)           0.000    63.555    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_517_n_0
    SLICE_X16Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_353/CI
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.672 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_353/CO[3]
                         net (fo=1, routed)           0.000    63.672    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_353_n_0
    SLICE_X16Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_199/CI
    SLICE_X16Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.789 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_199/CO[3]
                         net (fo=1, routed)           0.000    63.789    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_199_n_0
    SLICE_X16Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_82/CI
    SLICE_X16Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.906 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_82/CO[3]
                         net (fo=1, routed)           0.000    63.906    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_82_n_0
    SLICE_X16Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_28/CI
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.023 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    64.023    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_28_n_0
    SLICE_X16Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_27/CI
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.180 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_27/CO[1]
                         net (fo=23, routed)          1.832    66.012    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_27_n_2
    SLICE_X17Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_678/I0
    SLICE_X17Y15         LUT3 (Prop_lut3_I0_O)        0.332    66.344 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_678/O
                         net (fo=1, routed)           0.000    66.344    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_678_n_0
    SLICE_X17Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_516/S[2]
    SLICE_X17Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    66.742 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_516/CO[3]
                         net (fo=1, routed)           0.000    66.742    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_516_n_0
    SLICE_X17Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_352/CI
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.856 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_352/CO[3]
                         net (fo=1, routed)           0.000    66.856    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_352_n_0
    SLICE_X17Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_198/CI
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.970 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_198/CO[3]
                         net (fo=1, routed)           0.000    66.970    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_198_n_0
    SLICE_X17Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_81/CI
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.084 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000    67.084    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_81_n_0
    SLICE_X17Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_26/CI
    SLICE_X17Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.198 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000    67.198    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_26_n_0
    SLICE_X17Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_7/CI
    SLICE_X17Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.355 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_7/CO[1]
                         net (fo=24, routed)          1.543    68.898    STUDENTS_DESIGN/average_speed_unit/avs0[9]
    SLICE_X19Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[8]_i_28/I0
    SLICE_X19Y14         LUT3 (Prop_lut3_I0_O)        0.329    69.227 r  STUDENTS_DESIGN/average_speed_unit/avs[8]_i_28/O
                         net (fo=1, routed)           0.000    69.227    STUDENTS_DESIGN/average_speed_unit/avs[8]_i_28_n_0
    SLICE_X19Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_21/S[1]
    SLICE_X19Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.777 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.777    STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_21_n_0
    SLICE_X19Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_16/CI
    SLICE_X19Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.891 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    69.891    STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_16_n_0
    SLICE_X19Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_11/CI
    SLICE_X19Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.005 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.005    STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_11_n_0
    SLICE_X19Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_6/CI
    SLICE_X19Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.119 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    70.119    STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_6_n_0
    SLICE_X19Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_3/CI
    SLICE_X19Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.233 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    70.233    STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_3_n_0
    SLICE_X19Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_2/CI
    SLICE_X19Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.390 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_2/CO[1]
                         net (fo=24, routed)          1.659    72.048    STUDENTS_DESIGN/average_speed_unit/avs0[8]
    SLICE_X15Y13                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[7]_i_28/I0
    SLICE_X15Y13         LUT3 (Prop_lut3_I0_O)        0.329    72.377 r  STUDENTS_DESIGN/average_speed_unit/avs[7]_i_28/O
                         net (fo=1, routed)           0.000    72.377    STUDENTS_DESIGN/average_speed_unit/avs[7]_i_28_n_0
    SLICE_X15Y13                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_21/S[1]
    SLICE_X15Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.927 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    72.927    STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_21_n_0
    SLICE_X15Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_16/CI
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.041 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    73.041    STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_16_n_0
    SLICE_X15Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_11/CI
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.155 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.155    STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_11_n_0
    SLICE_X15Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_6/CI
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.269 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    73.269    STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_6_n_0
    SLICE_X15Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_3/CI
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.383 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    73.383    STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_3_n_0
    SLICE_X15Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_2/CI
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.540 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_2/CO[1]
                         net (fo=24, routed)          1.992    75.532    STUDENTS_DESIGN/average_speed_unit/avs0[7]
    SLICE_X11Y12                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[6]_i_26/I0
    SLICE_X11Y12         LUT3 (Prop_lut3_I0_O)        0.329    75.861 r  STUDENTS_DESIGN/average_speed_unit/avs[6]_i_26/O
                         net (fo=1, routed)           0.000    75.861    STUDENTS_DESIGN/average_speed_unit/avs[6]_i_26_n_0
    SLICE_X11Y12                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_21/S[3]
    SLICE_X11Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    76.262 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    76.262    STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_21_n_0
    SLICE_X11Y13                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_16/CI
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.376 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    76.376    STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_16_n_0
    SLICE_X11Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_11/CI
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.490 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    76.490    STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_11_n_0
    SLICE_X11Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_6/CI
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.604 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    76.604    STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_6_n_0
    SLICE_X11Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_3/CI
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.718 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.718    STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_3_n_0
    SLICE_X11Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_2/CI
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.875 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_2/CO[1]
                         net (fo=24, routed)          1.841    78.716    STUDENTS_DESIGN/average_speed_unit/avs0[6]
    SLICE_X9Y10                                                       r  STUDENTS_DESIGN/average_speed_unit/avs[5]_i_28/I0
    SLICE_X9Y10          LUT3 (Prop_lut3_I0_O)        0.329    79.045 r  STUDENTS_DESIGN/average_speed_unit/avs[5]_i_28/O
                         net (fo=1, routed)           0.000    79.045    STUDENTS_DESIGN/average_speed_unit/avs[5]_i_28_n_0
    SLICE_X9Y10                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_21/S[1]
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.595 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    79.595    STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_21_n_0
    SLICE_X9Y11                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_16/CI
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.709 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    79.709    STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_16_n_0
    SLICE_X9Y12                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_11/CI
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.823 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    79.823    STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_11_n_0
    SLICE_X9Y13                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_6/CI
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.937 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    79.937    STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_6_n_0
    SLICE_X9Y14                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_3/CI
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.051 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    80.051    STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_3_n_0
    SLICE_X9Y15                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_2/CI
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.208 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_2/CO[1]
                         net (fo=24, routed)          1.736    81.944    STUDENTS_DESIGN/average_speed_unit/avs0[5]
    SLICE_X7Y10                                                       r  STUDENTS_DESIGN/average_speed_unit/avs[4]_i_28/I0
    SLICE_X7Y10          LUT3 (Prop_lut3_I0_O)        0.329    82.273 r  STUDENTS_DESIGN/average_speed_unit/avs[4]_i_28/O
                         net (fo=1, routed)           0.000    82.273    STUDENTS_DESIGN/average_speed_unit/avs[4]_i_28_n_0
    SLICE_X7Y10                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_21/S[1]
    SLICE_X7Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.823 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    82.823    STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_21_n_0
    SLICE_X7Y11                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_16/CI
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.937 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    82.937    STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_16_n_0
    SLICE_X7Y12                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_11/CI
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.051 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    83.051    STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_11_n_0
    SLICE_X7Y13                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_6/CI
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.165 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    83.165    STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_6_n_0
    SLICE_X7Y14                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_3/CI
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.279 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    83.279    STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_3_n_0
    SLICE_X7Y15                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_2/CI
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.436 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_2/CO[1]
                         net (fo=24, routed)          1.965    85.401    STUDENTS_DESIGN/average_speed_unit/avs0[4]
    SLICE_X5Y10                                                       r  STUDENTS_DESIGN/average_speed_unit/avs[3]_i_26/I0
    SLICE_X5Y10          LUT3 (Prop_lut3_I0_O)        0.329    85.730 r  STUDENTS_DESIGN/average_speed_unit/avs[3]_i_26/O
                         net (fo=1, routed)           0.000    85.730    STUDENTS_DESIGN/average_speed_unit/avs[3]_i_26_n_0
    SLICE_X5Y10                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_21/S[3]
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    86.131 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.131    STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_21_n_0
    SLICE_X5Y11                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_16/CI
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.245 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    86.245    STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_16_n_0
    SLICE_X5Y12                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_11/CI
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.359 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    86.359    STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_11_n_0
    SLICE_X5Y13                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_6/CI
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.473 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    86.473    STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_6_n_0
    SLICE_X5Y14                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_3/CI
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.587 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    86.587    STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_3_n_0
    SLICE_X5Y15                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_2/CI
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.744 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_2/CO[1]
                         net (fo=24, routed)          1.407    88.151    STUDENTS_DESIGN/average_speed_unit/avs0[3]
    SLICE_X3Y12                                                       r  STUDENTS_DESIGN/average_speed_unit/avs[2]_i_28/I0
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.329    88.480 r  STUDENTS_DESIGN/average_speed_unit/avs[2]_i_28/O
                         net (fo=1, routed)           0.000    88.480    STUDENTS_DESIGN/average_speed_unit/avs[2]_i_28_n_0
    SLICE_X3Y12                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_21/S[1]
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.030 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    89.030    STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_21_n_0
    SLICE_X3Y13                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_16/CI
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.144 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    89.144    STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_16_n_0
    SLICE_X3Y14                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_11/CI
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.258 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    89.258    STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_11_n_0
    SLICE_X3Y15                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_6/CI
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.372 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    89.372    STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_6_n_0
    SLICE_X3Y16                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_3/CI
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.486 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    89.486    STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_3_n_0
    SLICE_X3Y17                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_2/CI
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.643 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_2/CO[1]
                         net (fo=24, routed)          2.003    91.645    STUDENTS_DESIGN/average_speed_unit/avs0[2]
    SLICE_X4Y9                                                        r  STUDENTS_DESIGN/average_speed_unit/avs[1]_i_28/I0
    SLICE_X4Y9           LUT3 (Prop_lut3_I0_O)        0.329    91.974 r  STUDENTS_DESIGN/average_speed_unit/avs[1]_i_28/O
                         net (fo=1, routed)           0.000    91.974    STUDENTS_DESIGN/average_speed_unit/avs[1]_i_28_n_0
    SLICE_X4Y9                                                        r  STUDENTS_DESIGN/average_speed_unit/avs_reg[1]_i_21/S[1]
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.507 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    92.507    STUDENTS_DESIGN/average_speed_unit/avs_reg[1]_i_21_n_0
    SLICE_X4Y10                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[1]_i_16/CI
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.624 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    92.624    STUDENTS_DESIGN/average_speed_unit/avs_reg[1]_i_16_n_0
    SLICE_X4Y11                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[1]_i_11/CI
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.741 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    92.741    STUDENTS_DESIGN/average_speed_unit/avs_reg[1]_i_11_n_0
    SLICE_X4Y12                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[1]_i_6/CI
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.858 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    92.858    STUDENTS_DESIGN/average_speed_unit/avs_reg[1]_i_6_n_0
    SLICE_X4Y13                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[1]_i_3/CI
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.975 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    92.975    STUDENTS_DESIGN/average_speed_unit/avs_reg[1]_i_3_n_0
    SLICE_X4Y14                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[1]_i_2/CI
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.132 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[1]_i_2/CO[1]
                         net (fo=24, routed)          2.226    95.358    STUDENTS_DESIGN/average_speed_unit/avs0[1]
    SLICE_X26Y11                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[1]_i_1/I1
    SLICE_X26Y11         LUT6 (Prop_lut6_I1_O)        0.332    95.690 r  STUDENTS_DESIGN/average_speed_unit/avs[1]_i_1/O
                         net (fo=1, routed)           0.000    95.690    STUDENTS_DESIGN/average_speed_unit/p_0_in[1]
    SLICE_X26Y11         FDCE                                         r  STUDENTS_DESIGN/average_speed_unit/avs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                  488281.250 488281.250 r  
    L16                                               0.000 488281.250 r  CLK125M (IN)
                         net (fo=0)                   0.000 488281.250    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421 488282.656 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880 488284.531    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 488284.625 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.499 488286.125    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.367 488286.500 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.921 488287.406    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 488287.500 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.496 488289.000    STUDENTS_DESIGN/average_speed_unit/clock
    SLICE_X26Y11         FDCE                                         r  STUDENTS_DESIGN/average_speed_unit/avs_reg[1]/C
                         clock pessimism              0.792 488289.781    
                         clock uncertainty           -0.035 488289.750    
    SLICE_X26Y11         FDCE (Setup_fdce_C_D)        0.029 488289.781    STUDENTS_DESIGN/average_speed_unit/avs_reg[1]
  -------------------------------------------------------------------
                         required time                      488289.750    
                         arrival time                         -95.690    
  -------------------------------------------------------------------
                         slack                              488194.062    

Slack (MET) :             488197.125ns  (required time - arrival time)
  Source:                 STUDENTS_DESIGN/trip_distance_unit/day_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            STUDENTS_DESIGN/average_speed_unit/avs_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             CLK2048_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            488281.250ns  (CLK2048_CLK rise@488281.250ns - CLK2048_CLK rise@0.000ns)
  Data Path Delay:        84.083ns  (logic 39.018ns (46.404%)  route 45.065ns (53.596%))
  Logic Levels:           169  (CARRY4=143 DSP48E1=1 LUT2=1 LUT3=23 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.766ns = ( 488289.031 - 488281.250 ) 
    Source Clock Delay      (SCD):    8.615ns
    Clock Pessimism Removal (CPR):    0.792ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.673     5.341    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           1.049     6.846    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.947 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.668     8.615    STUDENTS_DESIGN/trip_distance_unit/clock
    SLICE_X22Y8          FDCE                                         r  STUDENTS_DESIGN/trip_distance_unit/day_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y8          FDCE (Prop_fdce_C_Q)         0.456     9.071 r  STUDENTS_DESIGN/trip_distance_unit/day_reg[4]/Q
                         net (fo=4, routed)           1.095    10.166    STUDENTS_DESIGN/average_speed_unit/out[4]
    DSP48_X0Y4                                                        r  STUDENTS_DESIGN/average_speed_unit/avs3/A[4]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[4]_P[25])
                                                      3.841    14.007 r  STUDENTS_DESIGN/average_speed_unit/avs3/P[25]
                         net (fo=6, routed)           2.155    16.162    STUDENTS_DESIGN/trip_time_unit/P[0]
    SLICE_X16Y24                                                      r  STUDENTS_DESIGN/trip_time_unit/avs[9]_i_1137/I1
    SLICE_X16Y24         LUT2 (Prop_lut2_I1_O)        0.124    16.286 r  STUDENTS_DESIGN/trip_time_unit/avs[9]_i_1137/O
                         net (fo=1, routed)           0.000    16.286    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1064_0[0]
    SLICE_X16Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1091/S[0]
    SLICE_X16Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.799 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1091/CO[3]
                         net (fo=1, routed)           0.009    16.808    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1091_n_0
    SLICE_X16Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1086/CI
    SLICE_X16Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.925 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1086/CO[3]
                         net (fo=1, routed)           0.000    16.925    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1086_n_0
    SLICE_X16Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1081/CI
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.042 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1081/CO[3]
                         net (fo=1, routed)           0.000    17.042    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1081_n_0
    SLICE_X16Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1076/CI
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.159 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1076/CO[3]
                         net (fo=1, routed)           0.000    17.159    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1076_n_0
    SLICE_X16Y28                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1073/CI
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.276 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1073/CO[3]
                         net (fo=1, routed)           0.000    17.276    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1073_n_0
    SLICE_X16Y29                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1072/CI
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.530 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1072/CO[0]
                         net (fo=23, routed)          1.900    19.430    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1072_n_3
    SLICE_X17Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1096/I0
    SLICE_X17Y23         LUT3 (Prop_lut3_I0_O)        0.367    19.797 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1096/O
                         net (fo=1, routed)           0.000    19.797    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1096_n_0
    SLICE_X17Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1064/S[3]
    SLICE_X17Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.198 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    20.198    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1064_n_0
    SLICE_X17Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1059/CI
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.312 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1059/CO[3]
                         net (fo=1, routed)           0.009    20.321    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1059_n_0
    SLICE_X17Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1054/CI
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.435 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    20.435    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1054_n_0
    SLICE_X17Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1049/CI
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.549 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    20.549    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1049_n_0
    SLICE_X17Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1046/CI
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.663 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    20.663    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1046_n_0
    SLICE_X17Y28                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1045/CI
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.820 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1045/CO[1]
                         net (fo=23, routed)          1.891    22.711    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1045_n_2
    SLICE_X15Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1071/I0
    SLICE_X15Y22         LUT3 (Prop_lut3_I0_O)        0.329    23.040 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1071/O
                         net (fo=1, routed)           0.000    23.040    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1071_n_0
    SLICE_X15Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1037/S[1]
    SLICE_X15Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.590 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1037/CO[3]
                         net (fo=1, routed)           0.000    23.590    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1037_n_0
    SLICE_X15Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1032/CI
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.704 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1032/CO[3]
                         net (fo=1, routed)           0.000    23.704    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1032_n_0
    SLICE_X15Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1027/CI
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.818 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1027/CO[3]
                         net (fo=1, routed)           0.009    23.827    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1027_n_0
    SLICE_X15Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1022/CI
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.941 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1022/CO[3]
                         net (fo=1, routed)           0.000    23.941    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1022_n_0
    SLICE_X15Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1019/CI
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.055 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1019/CO[3]
                         net (fo=1, routed)           0.000    24.055    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1019_n_0
    SLICE_X15Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1018/CI
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.212 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1018/CO[1]
                         net (fo=23, routed)          1.766    25.978    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1018_n_2
    SLICE_X14Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1042/I0
    SLICE_X14Y21         LUT3 (Prop_lut3_I0_O)        0.329    26.307 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1042/O
                         net (fo=1, routed)           0.000    26.307    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1042_n_0
    SLICE_X14Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1010/S[3]
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.708 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1010/CO[3]
                         net (fo=1, routed)           0.000    26.708    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1010_n_0
    SLICE_X14Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1005/CI
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.822 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1005/CO[3]
                         net (fo=1, routed)           0.000    26.822    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1005_n_0
    SLICE_X14Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1000/CI
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.936 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1000/CO[3]
                         net (fo=1, routed)           0.000    26.936    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1000_n_0
    SLICE_X14Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_995/CI
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.050 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_995/CO[3]
                         net (fo=1, routed)           0.009    27.059    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_995_n_0
    SLICE_X14Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_992/CI
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.173 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_992/CO[3]
                         net (fo=1, routed)           0.000    27.173    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_992_n_0
    SLICE_X14Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_991/CI
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.330 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_991/CO[1]
                         net (fo=23, routed)          2.021    29.351    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_991_n_2
    SLICE_X11Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1015/I0
    SLICE_X11Y21         LUT3 (Prop_lut3_I0_O)        0.329    29.680 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1015/O
                         net (fo=1, routed)           0.000    29.680    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1015_n_0
    SLICE_X11Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_983/S[3]
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.081 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_983/CO[3]
                         net (fo=1, routed)           0.000    30.081    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_983_n_0
    SLICE_X11Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_978/CI
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.195 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_978/CO[3]
                         net (fo=1, routed)           0.000    30.195    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_978_n_0
    SLICE_X11Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_973/CI
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.309 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_973/CO[3]
                         net (fo=1, routed)           0.000    30.309    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_973_n_0
    SLICE_X11Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_968/CI
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.423 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_968/CO[3]
                         net (fo=1, routed)           0.009    30.432    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_968_n_0
    SLICE_X11Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_965/CI
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.546 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_965/CO[3]
                         net (fo=1, routed)           0.000    30.546    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_965_n_0
    SLICE_X11Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_964/CI
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.703 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_964/CO[1]
                         net (fo=23, routed)          1.598    32.301    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_964_n_2
    SLICE_X10Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_990/I0
    SLICE_X10Y21         LUT3 (Prop_lut3_I0_O)        0.329    32.630 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_990/O
                         net (fo=1, routed)           0.000    32.630    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_990_n_0
    SLICE_X10Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_956/S[1]
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.163 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_956/CO[3]
                         net (fo=1, routed)           0.000    33.163    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_956_n_0
    SLICE_X10Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_951/CI
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.280 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_951/CO[3]
                         net (fo=1, routed)           0.000    33.280    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_951_n_0
    SLICE_X10Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_946/CI
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.397 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_946/CO[3]
                         net (fo=1, routed)           0.000    33.397    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_946_n_0
    SLICE_X10Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_941/CI
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.514 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_941/CO[3]
                         net (fo=1, routed)           0.009    33.523    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_941_n_0
    SLICE_X10Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_938/CI
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.640 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_938/CO[3]
                         net (fo=1, routed)           0.000    33.640    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_938_n_0
    SLICE_X10Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_937/CI
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.797 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_937/CO[1]
                         net (fo=23, routed)          1.358    35.155    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_937_n_2
    SLICE_X6Y23                                                       r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_963/I0
    SLICE_X6Y23          LUT3 (Prop_lut3_I0_O)        0.332    35.487 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_963/O
                         net (fo=1, routed)           0.000    35.487    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_963_n_0
    SLICE_X6Y23                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_929/S[1]
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.020 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_929/CO[3]
                         net (fo=1, routed)           0.000    36.020    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_929_n_0
    SLICE_X6Y24                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_924/CI
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.137 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_924/CO[3]
                         net (fo=1, routed)           0.009    36.146    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_924_n_0
    SLICE_X6Y25                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_919/CI
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.263 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_919/CO[3]
                         net (fo=1, routed)           0.000    36.263    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_919_n_0
    SLICE_X6Y26                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_914/CI
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.380 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_914/CO[3]
                         net (fo=1, routed)           0.000    36.380    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_914_n_0
    SLICE_X6Y27                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_911/CI
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.497 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_911/CO[3]
                         net (fo=1, routed)           0.000    36.497    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_911_n_0
    SLICE_X6Y28                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_910/CI
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.654 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_910/CO[1]
                         net (fo=23, routed)          1.210    37.864    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_910_n_2
    SLICE_X7Y22                                                       r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_936/I0
    SLICE_X7Y22          LUT3 (Prop_lut3_I0_O)        0.332    38.196 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_936/O
                         net (fo=1, routed)           0.000    38.196    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_936_n_0
    SLICE_X7Y22                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_902/S[1]
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.746 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_902/CO[3]
                         net (fo=1, routed)           0.000    38.746    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_902_n_0
    SLICE_X7Y23                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_897/CI
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.860 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_897/CO[3]
                         net (fo=1, routed)           0.000    38.860    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_897_n_0
    SLICE_X7Y24                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_892/CI
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.974 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_892/CO[3]
                         net (fo=1, routed)           0.009    38.983    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_892_n_0
    SLICE_X7Y25                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_887/CI
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.097 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_887/CO[3]
                         net (fo=1, routed)           0.000    39.097    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_887_n_0
    SLICE_X7Y26                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_884/CI
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.211 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_884/CO[3]
                         net (fo=1, routed)           0.000    39.211    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_884_n_0
    SLICE_X7Y27                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_883/CI
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.368 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_883/CO[1]
                         net (fo=23, routed)          1.617    40.985    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_883_n_2
    SLICE_X12Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_909/I0
    SLICE_X12Y21         LUT3 (Prop_lut3_I0_O)        0.329    41.314 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_909/O
                         net (fo=1, routed)           0.000    41.314    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_909_n_0
    SLICE_X12Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_875/S[1]
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.847 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_875/CO[3]
                         net (fo=1, routed)           0.000    41.847    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_875_n_0
    SLICE_X12Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_870/CI
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.964 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_870/CO[3]
                         net (fo=1, routed)           0.000    41.964    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_870_n_0
    SLICE_X12Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_865/CI
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.081 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_865/CO[3]
                         net (fo=1, routed)           0.000    42.081    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_865_n_0
    SLICE_X12Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_860/CI
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.198 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_860/CO[3]
                         net (fo=1, routed)           0.009    42.207    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_860_n_0
    SLICE_X12Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_857/CI
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.324 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_857/CO[3]
                         net (fo=1, routed)           0.000    42.324    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_857_n_0
    SLICE_X12Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_856/CI
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.481 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_856/CO[1]
                         net (fo=23, routed)          1.447    43.928    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_856_n_2
    SLICE_X13Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_882/I0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.332    44.260 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_882/O
                         net (fo=1, routed)           0.000    44.260    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_882_n_0
    SLICE_X13Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_817/S[1]
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.810 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_817/CO[3]
                         net (fo=1, routed)           0.000    44.810    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_817_n_0
    SLICE_X13Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_812/CI
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.924 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_812/CO[3]
                         net (fo=1, routed)           0.000    44.924    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_812_n_0
    SLICE_X13Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_807/CI
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.038 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_807/CO[3]
                         net (fo=1, routed)           0.009    45.047    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_807_n_0
    SLICE_X13Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_802/CI
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.161 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_802/CO[3]
                         net (fo=1, routed)           0.000    45.161    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_802_n_0
    SLICE_X13Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_799/CI
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.275 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_799/CO[3]
                         net (fo=1, routed)           0.000    45.275    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_799_n_0
    SLICE_X13Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_798/CI
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.432 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_798/CO[1]
                         net (fo=23, routed)          1.770    47.202    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_798_n_2
    SLICE_X13Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_820/I0
    SLICE_X13Y16         LUT3 (Prop_lut3_I0_O)        0.329    47.531 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_820/O
                         net (fo=1, routed)           0.000    47.531    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_820_n_0
    SLICE_X13Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_706/S[1]
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.081 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_706/CO[3]
                         net (fo=1, routed)           0.000    48.081    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_706_n_0
    SLICE_X13Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_701/CI
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.195 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_701/CO[3]
                         net (fo=1, routed)           0.000    48.195    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_701_n_0
    SLICE_X13Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_696/CI
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.309 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_696/CO[3]
                         net (fo=1, routed)           0.000    48.309    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_696_n_0
    SLICE_X13Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_693/CI
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.423 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_693/CO[3]
                         net (fo=1, routed)           0.000    48.423    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_693_n_0
    SLICE_X13Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_692/CI
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.580 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_692/CO[1]
                         net (fo=23, routed)          1.901    50.481    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_692_n_2
    SLICE_X7Y16                                                       r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_716/I0
    SLICE_X7Y16          LUT3 (Prop_lut3_I0_O)        0.329    50.810 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_716/O
                         net (fo=1, routed)           0.000    50.810    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_716_n_0
    SLICE_X7Y16                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_556/S[3]
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    51.211 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_556/CO[3]
                         net (fo=1, routed)           0.000    51.211    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_556_n_0
    SLICE_X7Y17                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_551/CI
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.325 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_551/CO[3]
                         net (fo=1, routed)           0.000    51.325    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_551_n_0
    SLICE_X7Y18                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_546/CI
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.439 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_546/CO[3]
                         net (fo=1, routed)           0.000    51.439    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_546_n_0
    SLICE_X7Y19                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_541/CI
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.553 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_541/CO[3]
                         net (fo=1, routed)           0.000    51.553    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_541_n_0
    SLICE_X7Y20                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_538/CI
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.667 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_538/CO[3]
                         net (fo=1, routed)           0.000    51.667    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_538_n_0
    SLICE_X7Y21                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_537/CI
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.824 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_537/CO[1]
                         net (fo=23, routed)          1.435    53.259    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_537_n_2
    SLICE_X6Y17                                                       r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_691/I0
    SLICE_X6Y17          LUT3 (Prop_lut3_I0_O)        0.329    53.588 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_691/O
                         net (fo=1, routed)           0.000    53.588    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_691_n_0
    SLICE_X6Y17                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_532/S[1]
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.121 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_532/CO[3]
                         net (fo=1, routed)           0.000    54.121    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_532_n_0
    SLICE_X6Y18                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_382/CI
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.238 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_382/CO[3]
                         net (fo=1, routed)           0.000    54.238    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_382_n_0
    SLICE_X6Y19                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_377/CI
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.355 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_377/CO[3]
                         net (fo=1, routed)           0.000    54.355    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_377_n_0
    SLICE_X6Y20                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_372/CI
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.472 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_372/CO[3]
                         net (fo=1, routed)           0.000    54.472    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_372_n_0
    SLICE_X6Y21                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_369/CI
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.589 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_369/CO[3]
                         net (fo=1, routed)           0.000    54.589    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_369_n_0
    SLICE_X6Y22                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_368/CI
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.746 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_368/CO[1]
                         net (fo=23, routed)          1.538    56.284    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_368_n_2
    SLICE_X8Y17                                                       r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_688/I0
    SLICE_X8Y17          LUT3 (Prop_lut3_I0_O)        0.332    56.616 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_688/O
                         net (fo=1, routed)           0.000    56.616    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_688_n_0
    SLICE_X8Y17                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_527/S[1]
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.149 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_527/CO[3]
                         net (fo=1, routed)           0.000    57.149    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_527_n_0
    SLICE_X8Y18                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_363/CI
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.266 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_363/CO[3]
                         net (fo=1, routed)           0.000    57.266    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_363_n_0
    SLICE_X8Y19                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_218/CI
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.383 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_218/CO[3]
                         net (fo=1, routed)           0.000    57.383    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_218_n_0
    SLICE_X8Y20                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_213/CI
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.500 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_213/CO[3]
                         net (fo=1, routed)           0.000    57.500    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_213_n_0
    SLICE_X8Y21                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_210/CI
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.617 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_210/CO[3]
                         net (fo=1, routed)           0.000    57.617    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_210_n_0
    SLICE_X8Y22                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_209/CI
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.774 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_209/CO[1]
                         net (fo=23, routed)          1.548    59.322    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_209_n_2
    SLICE_X9Y17                                                       r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_683/I0
    SLICE_X9Y17          LUT3 (Prop_lut3_I0_O)        0.332    59.654 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_683/O
                         net (fo=1, routed)           0.000    59.654    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_683_n_0
    SLICE_X9Y17                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_522/S[3]
    SLICE_X9Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    60.055 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_522/CO[3]
                         net (fo=1, routed)           0.000    60.055    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_522_n_0
    SLICE_X9Y18                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_358/CI
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.169 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_358/CO[3]
                         net (fo=1, routed)           0.000    60.169    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_358_n_0
    SLICE_X9Y19                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_204/CI
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.283 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_204/CO[3]
                         net (fo=1, routed)           0.000    60.283    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_204_n_0
    SLICE_X9Y20                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_91/CI
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.397 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_91/CO[3]
                         net (fo=1, routed)           0.000    60.397    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_91_n_0
    SLICE_X9Y21                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_88/CI
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.511 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_88/CO[3]
                         net (fo=1, routed)           0.000    60.511    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_88_n_0
    SLICE_X9Y22                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_87/CI
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.668 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_87/CO[1]
                         net (fo=23, routed)          2.025    62.693    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_87_n_2
    SLICE_X16Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_682/I0
    SLICE_X16Y17         LUT3 (Prop_lut3_I0_O)        0.329    63.022 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_682/O
                         net (fo=1, routed)           0.000    63.022    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_682_n_0
    SLICE_X16Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_517/S[1]
    SLICE_X16Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.555 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_517/CO[3]
                         net (fo=1, routed)           0.000    63.555    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_517_n_0
    SLICE_X16Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_353/CI
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.672 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_353/CO[3]
                         net (fo=1, routed)           0.000    63.672    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_353_n_0
    SLICE_X16Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_199/CI
    SLICE_X16Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.789 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_199/CO[3]
                         net (fo=1, routed)           0.000    63.789    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_199_n_0
    SLICE_X16Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_82/CI
    SLICE_X16Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.906 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_82/CO[3]
                         net (fo=1, routed)           0.000    63.906    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_82_n_0
    SLICE_X16Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_28/CI
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.023 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    64.023    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_28_n_0
    SLICE_X16Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_27/CI
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.180 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_27/CO[1]
                         net (fo=23, routed)          1.832    66.012    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_27_n_2
    SLICE_X17Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_678/I0
    SLICE_X17Y15         LUT3 (Prop_lut3_I0_O)        0.332    66.344 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_678/O
                         net (fo=1, routed)           0.000    66.344    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_678_n_0
    SLICE_X17Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_516/S[2]
    SLICE_X17Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    66.742 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_516/CO[3]
                         net (fo=1, routed)           0.000    66.742    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_516_n_0
    SLICE_X17Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_352/CI
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.856 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_352/CO[3]
                         net (fo=1, routed)           0.000    66.856    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_352_n_0
    SLICE_X17Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_198/CI
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.970 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_198/CO[3]
                         net (fo=1, routed)           0.000    66.970    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_198_n_0
    SLICE_X17Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_81/CI
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.084 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000    67.084    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_81_n_0
    SLICE_X17Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_26/CI
    SLICE_X17Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.198 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000    67.198    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_26_n_0
    SLICE_X17Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_7/CI
    SLICE_X17Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.355 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_7/CO[1]
                         net (fo=24, routed)          1.543    68.898    STUDENTS_DESIGN/average_speed_unit/avs0[9]
    SLICE_X19Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[8]_i_28/I0
    SLICE_X19Y14         LUT3 (Prop_lut3_I0_O)        0.329    69.227 r  STUDENTS_DESIGN/average_speed_unit/avs[8]_i_28/O
                         net (fo=1, routed)           0.000    69.227    STUDENTS_DESIGN/average_speed_unit/avs[8]_i_28_n_0
    SLICE_X19Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_21/S[1]
    SLICE_X19Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.777 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.777    STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_21_n_0
    SLICE_X19Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_16/CI
    SLICE_X19Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.891 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    69.891    STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_16_n_0
    SLICE_X19Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_11/CI
    SLICE_X19Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.005 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.005    STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_11_n_0
    SLICE_X19Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_6/CI
    SLICE_X19Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.119 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    70.119    STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_6_n_0
    SLICE_X19Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_3/CI
    SLICE_X19Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.233 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    70.233    STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_3_n_0
    SLICE_X19Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_2/CI
    SLICE_X19Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.390 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_2/CO[1]
                         net (fo=24, routed)          1.659    72.048    STUDENTS_DESIGN/average_speed_unit/avs0[8]
    SLICE_X15Y13                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[7]_i_28/I0
    SLICE_X15Y13         LUT3 (Prop_lut3_I0_O)        0.329    72.377 r  STUDENTS_DESIGN/average_speed_unit/avs[7]_i_28/O
                         net (fo=1, routed)           0.000    72.377    STUDENTS_DESIGN/average_speed_unit/avs[7]_i_28_n_0
    SLICE_X15Y13                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_21/S[1]
    SLICE_X15Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.927 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    72.927    STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_21_n_0
    SLICE_X15Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_16/CI
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.041 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    73.041    STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_16_n_0
    SLICE_X15Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_11/CI
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.155 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.155    STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_11_n_0
    SLICE_X15Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_6/CI
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.269 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    73.269    STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_6_n_0
    SLICE_X15Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_3/CI
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.383 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    73.383    STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_3_n_0
    SLICE_X15Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_2/CI
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.540 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_2/CO[1]
                         net (fo=24, routed)          1.992    75.532    STUDENTS_DESIGN/average_speed_unit/avs0[7]
    SLICE_X11Y12                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[6]_i_26/I0
    SLICE_X11Y12         LUT3 (Prop_lut3_I0_O)        0.329    75.861 r  STUDENTS_DESIGN/average_speed_unit/avs[6]_i_26/O
                         net (fo=1, routed)           0.000    75.861    STUDENTS_DESIGN/average_speed_unit/avs[6]_i_26_n_0
    SLICE_X11Y12                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_21/S[3]
    SLICE_X11Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    76.262 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    76.262    STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_21_n_0
    SLICE_X11Y13                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_16/CI
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.376 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    76.376    STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_16_n_0
    SLICE_X11Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_11/CI
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.490 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    76.490    STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_11_n_0
    SLICE_X11Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_6/CI
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.604 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    76.604    STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_6_n_0
    SLICE_X11Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_3/CI
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.718 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.718    STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_3_n_0
    SLICE_X11Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_2/CI
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.875 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_2/CO[1]
                         net (fo=24, routed)          1.841    78.716    STUDENTS_DESIGN/average_speed_unit/avs0[6]
    SLICE_X9Y10                                                       r  STUDENTS_DESIGN/average_speed_unit/avs[5]_i_28/I0
    SLICE_X9Y10          LUT3 (Prop_lut3_I0_O)        0.329    79.045 r  STUDENTS_DESIGN/average_speed_unit/avs[5]_i_28/O
                         net (fo=1, routed)           0.000    79.045    STUDENTS_DESIGN/average_speed_unit/avs[5]_i_28_n_0
    SLICE_X9Y10                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_21/S[1]
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.595 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    79.595    STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_21_n_0
    SLICE_X9Y11                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_16/CI
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.709 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    79.709    STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_16_n_0
    SLICE_X9Y12                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_11/CI
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.823 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    79.823    STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_11_n_0
    SLICE_X9Y13                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_6/CI
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.937 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    79.937    STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_6_n_0
    SLICE_X9Y14                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_3/CI
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.051 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    80.051    STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_3_n_0
    SLICE_X9Y15                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_2/CI
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.208 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_2/CO[1]
                         net (fo=24, routed)          1.736    81.944    STUDENTS_DESIGN/average_speed_unit/avs0[5]
    SLICE_X7Y10                                                       r  STUDENTS_DESIGN/average_speed_unit/avs[4]_i_28/I0
    SLICE_X7Y10          LUT3 (Prop_lut3_I0_O)        0.329    82.273 r  STUDENTS_DESIGN/average_speed_unit/avs[4]_i_28/O
                         net (fo=1, routed)           0.000    82.273    STUDENTS_DESIGN/average_speed_unit/avs[4]_i_28_n_0
    SLICE_X7Y10                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_21/S[1]
    SLICE_X7Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.823 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    82.823    STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_21_n_0
    SLICE_X7Y11                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_16/CI
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.937 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    82.937    STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_16_n_0
    SLICE_X7Y12                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_11/CI
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.051 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    83.051    STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_11_n_0
    SLICE_X7Y13                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_6/CI
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.165 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    83.165    STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_6_n_0
    SLICE_X7Y14                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_3/CI
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.279 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    83.279    STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_3_n_0
    SLICE_X7Y15                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_2/CI
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.436 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_2/CO[1]
                         net (fo=24, routed)          1.965    85.401    STUDENTS_DESIGN/average_speed_unit/avs0[4]
    SLICE_X5Y10                                                       r  STUDENTS_DESIGN/average_speed_unit/avs[3]_i_26/I0
    SLICE_X5Y10          LUT3 (Prop_lut3_I0_O)        0.329    85.730 r  STUDENTS_DESIGN/average_speed_unit/avs[3]_i_26/O
                         net (fo=1, routed)           0.000    85.730    STUDENTS_DESIGN/average_speed_unit/avs[3]_i_26_n_0
    SLICE_X5Y10                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_21/S[3]
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    86.131 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.131    STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_21_n_0
    SLICE_X5Y11                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_16/CI
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.245 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    86.245    STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_16_n_0
    SLICE_X5Y12                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_11/CI
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.359 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    86.359    STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_11_n_0
    SLICE_X5Y13                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_6/CI
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.473 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    86.473    STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_6_n_0
    SLICE_X5Y14                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_3/CI
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.587 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    86.587    STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_3_n_0
    SLICE_X5Y15                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_2/CI
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.744 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_2/CO[1]
                         net (fo=24, routed)          1.407    88.151    STUDENTS_DESIGN/average_speed_unit/avs0[3]
    SLICE_X3Y12                                                       r  STUDENTS_DESIGN/average_speed_unit/avs[2]_i_28/I0
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.329    88.480 r  STUDENTS_DESIGN/average_speed_unit/avs[2]_i_28/O
                         net (fo=1, routed)           0.000    88.480    STUDENTS_DESIGN/average_speed_unit/avs[2]_i_28_n_0
    SLICE_X3Y12                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_21/S[1]
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.030 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    89.030    STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_21_n_0
    SLICE_X3Y13                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_16/CI
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.144 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    89.144    STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_16_n_0
    SLICE_X3Y14                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_11/CI
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.258 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    89.258    STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_11_n_0
    SLICE_X3Y15                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_6/CI
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.372 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    89.372    STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_6_n_0
    SLICE_X3Y16                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_3/CI
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.486 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    89.486    STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_3_n_0
    SLICE_X3Y17                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_2/CI
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.643 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[2]_i_2/CO[1]
                         net (fo=24, routed)          2.726    92.369    STUDENTS_DESIGN/average_speed_unit/avs0[2]
    SLICE_X26Y11                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[2]_i_1/I1
    SLICE_X26Y11         LUT6 (Prop_lut6_I1_O)        0.329    92.698 r  STUDENTS_DESIGN/average_speed_unit/avs[2]_i_1/O
                         net (fo=1, routed)           0.000    92.698    STUDENTS_DESIGN/average_speed_unit/p_0_in[2]
    SLICE_X26Y11         FDCE                                         r  STUDENTS_DESIGN/average_speed_unit/avs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                  488281.250 488281.250 r  
    L16                                               0.000 488281.250 r  CLK125M (IN)
                         net (fo=0)                   0.000 488281.250    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421 488282.656 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880 488284.531    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 488284.625 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.499 488286.125    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.367 488286.500 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.921 488287.406    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 488287.500 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.496 488289.000    STUDENTS_DESIGN/average_speed_unit/clock
    SLICE_X26Y11         FDCE                                         r  STUDENTS_DESIGN/average_speed_unit/avs_reg[2]/C
                         clock pessimism              0.792 488289.781    
                         clock uncertainty           -0.035 488289.750    
    SLICE_X26Y11         FDCE (Setup_fdce_C_D)        0.031 488289.781    STUDENTS_DESIGN/average_speed_unit/avs_reg[2]
  -------------------------------------------------------------------
                         required time                      488289.812    
                         arrival time                         -92.698    
  -------------------------------------------------------------------
                         slack                              488197.125    

Slack (MET) :             488200.875ns  (required time - arrival time)
  Source:                 STUDENTS_DESIGN/trip_distance_unit/day_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            STUDENTS_DESIGN/average_speed_unit/avs_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             CLK2048_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            488281.250ns  (CLK2048_CLK rise@488281.250ns - CLK2048_CLK rise@0.000ns)
  Data Path Delay:        80.326ns  (logic 37.526ns (46.717%)  route 42.800ns (53.283%))
  Logic Levels:           162  (CARRY4=137 DSP48E1=1 LUT2=1 LUT3=22 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.766ns = ( 488289.031 - 488281.250 ) 
    Source Clock Delay      (SCD):    8.615ns
    Clock Pessimism Removal (CPR):    0.792ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.673     5.341    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           1.049     6.846    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.947 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.668     8.615    STUDENTS_DESIGN/trip_distance_unit/clock
    SLICE_X22Y8          FDCE                                         r  STUDENTS_DESIGN/trip_distance_unit/day_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y8          FDCE (Prop_fdce_C_Q)         0.456     9.071 r  STUDENTS_DESIGN/trip_distance_unit/day_reg[4]/Q
                         net (fo=4, routed)           1.095    10.166    STUDENTS_DESIGN/average_speed_unit/out[4]
    DSP48_X0Y4                                                        r  STUDENTS_DESIGN/average_speed_unit/avs3/A[4]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[4]_P[25])
                                                      3.841    14.007 r  STUDENTS_DESIGN/average_speed_unit/avs3/P[25]
                         net (fo=6, routed)           2.155    16.162    STUDENTS_DESIGN/trip_time_unit/P[0]
    SLICE_X16Y24                                                      r  STUDENTS_DESIGN/trip_time_unit/avs[9]_i_1137/I1
    SLICE_X16Y24         LUT2 (Prop_lut2_I1_O)        0.124    16.286 r  STUDENTS_DESIGN/trip_time_unit/avs[9]_i_1137/O
                         net (fo=1, routed)           0.000    16.286    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1064_0[0]
    SLICE_X16Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1091/S[0]
    SLICE_X16Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.799 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1091/CO[3]
                         net (fo=1, routed)           0.009    16.808    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1091_n_0
    SLICE_X16Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1086/CI
    SLICE_X16Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.925 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1086/CO[3]
                         net (fo=1, routed)           0.000    16.925    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1086_n_0
    SLICE_X16Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1081/CI
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.042 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1081/CO[3]
                         net (fo=1, routed)           0.000    17.042    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1081_n_0
    SLICE_X16Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1076/CI
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.159 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1076/CO[3]
                         net (fo=1, routed)           0.000    17.159    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1076_n_0
    SLICE_X16Y28                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1073/CI
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.276 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1073/CO[3]
                         net (fo=1, routed)           0.000    17.276    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1073_n_0
    SLICE_X16Y29                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1072/CI
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.530 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1072/CO[0]
                         net (fo=23, routed)          1.900    19.430    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1072_n_3
    SLICE_X17Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1096/I0
    SLICE_X17Y23         LUT3 (Prop_lut3_I0_O)        0.367    19.797 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1096/O
                         net (fo=1, routed)           0.000    19.797    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1096_n_0
    SLICE_X17Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1064/S[3]
    SLICE_X17Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.198 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    20.198    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1064_n_0
    SLICE_X17Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1059/CI
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.312 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1059/CO[3]
                         net (fo=1, routed)           0.009    20.321    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1059_n_0
    SLICE_X17Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1054/CI
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.435 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    20.435    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1054_n_0
    SLICE_X17Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1049/CI
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.549 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    20.549    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1049_n_0
    SLICE_X17Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1046/CI
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.663 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1046/CO[3]
                         net (fo=1, routed)           0.000    20.663    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1046_n_0
    SLICE_X17Y28                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1045/CI
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.820 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1045/CO[1]
                         net (fo=23, routed)          1.891    22.711    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1045_n_2
    SLICE_X15Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1071/I0
    SLICE_X15Y22         LUT3 (Prop_lut3_I0_O)        0.329    23.040 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1071/O
                         net (fo=1, routed)           0.000    23.040    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1071_n_0
    SLICE_X15Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1037/S[1]
    SLICE_X15Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.590 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1037/CO[3]
                         net (fo=1, routed)           0.000    23.590    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1037_n_0
    SLICE_X15Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1032/CI
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.704 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1032/CO[3]
                         net (fo=1, routed)           0.000    23.704    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1032_n_0
    SLICE_X15Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1027/CI
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.818 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1027/CO[3]
                         net (fo=1, routed)           0.009    23.827    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1027_n_0
    SLICE_X15Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1022/CI
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.941 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1022/CO[3]
                         net (fo=1, routed)           0.000    23.941    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1022_n_0
    SLICE_X15Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1019/CI
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.055 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1019/CO[3]
                         net (fo=1, routed)           0.000    24.055    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1019_n_0
    SLICE_X15Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1018/CI
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.212 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1018/CO[1]
                         net (fo=23, routed)          1.766    25.978    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1018_n_2
    SLICE_X14Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1042/I0
    SLICE_X14Y21         LUT3 (Prop_lut3_I0_O)        0.329    26.307 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1042/O
                         net (fo=1, routed)           0.000    26.307    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1042_n_0
    SLICE_X14Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1010/S[3]
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.708 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1010/CO[3]
                         net (fo=1, routed)           0.000    26.708    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1010_n_0
    SLICE_X14Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1005/CI
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.822 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1005/CO[3]
                         net (fo=1, routed)           0.000    26.822    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1005_n_0
    SLICE_X14Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1000/CI
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.936 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1000/CO[3]
                         net (fo=1, routed)           0.000    26.936    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_1000_n_0
    SLICE_X14Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_995/CI
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.050 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_995/CO[3]
                         net (fo=1, routed)           0.009    27.059    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_995_n_0
    SLICE_X14Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_992/CI
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.173 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_992/CO[3]
                         net (fo=1, routed)           0.000    27.173    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_992_n_0
    SLICE_X14Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_991/CI
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.330 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_991/CO[1]
                         net (fo=23, routed)          2.021    29.351    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_991_n_2
    SLICE_X11Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1015/I0
    SLICE_X11Y21         LUT3 (Prop_lut3_I0_O)        0.329    29.680 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1015/O
                         net (fo=1, routed)           0.000    29.680    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1015_n_0
    SLICE_X11Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_983/S[3]
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.081 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_983/CO[3]
                         net (fo=1, routed)           0.000    30.081    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_983_n_0
    SLICE_X11Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_978/CI
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.195 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_978/CO[3]
                         net (fo=1, routed)           0.000    30.195    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_978_n_0
    SLICE_X11Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_973/CI
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.309 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_973/CO[3]
                         net (fo=1, routed)           0.000    30.309    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_973_n_0
    SLICE_X11Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_968/CI
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.423 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_968/CO[3]
                         net (fo=1, routed)           0.009    30.432    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_968_n_0
    SLICE_X11Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_965/CI
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.546 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_965/CO[3]
                         net (fo=1, routed)           0.000    30.546    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_965_n_0
    SLICE_X11Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_964/CI
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.703 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_964/CO[1]
                         net (fo=23, routed)          1.598    32.301    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_964_n_2
    SLICE_X10Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_990/I0
    SLICE_X10Y21         LUT3 (Prop_lut3_I0_O)        0.329    32.630 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_990/O
                         net (fo=1, routed)           0.000    32.630    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_990_n_0
    SLICE_X10Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_956/S[1]
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.163 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_956/CO[3]
                         net (fo=1, routed)           0.000    33.163    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_956_n_0
    SLICE_X10Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_951/CI
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.280 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_951/CO[3]
                         net (fo=1, routed)           0.000    33.280    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_951_n_0
    SLICE_X10Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_946/CI
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.397 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_946/CO[3]
                         net (fo=1, routed)           0.000    33.397    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_946_n_0
    SLICE_X10Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_941/CI
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.514 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_941/CO[3]
                         net (fo=1, routed)           0.009    33.523    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_941_n_0
    SLICE_X10Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_938/CI
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.640 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_938/CO[3]
                         net (fo=1, routed)           0.000    33.640    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_938_n_0
    SLICE_X10Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_937/CI
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.797 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_937/CO[1]
                         net (fo=23, routed)          1.358    35.155    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_937_n_2
    SLICE_X6Y23                                                       r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_963/I0
    SLICE_X6Y23          LUT3 (Prop_lut3_I0_O)        0.332    35.487 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_963/O
                         net (fo=1, routed)           0.000    35.487    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_963_n_0
    SLICE_X6Y23                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_929/S[1]
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.020 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_929/CO[3]
                         net (fo=1, routed)           0.000    36.020    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_929_n_0
    SLICE_X6Y24                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_924/CI
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.137 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_924/CO[3]
                         net (fo=1, routed)           0.009    36.146    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_924_n_0
    SLICE_X6Y25                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_919/CI
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.263 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_919/CO[3]
                         net (fo=1, routed)           0.000    36.263    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_919_n_0
    SLICE_X6Y26                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_914/CI
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.380 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_914/CO[3]
                         net (fo=1, routed)           0.000    36.380    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_914_n_0
    SLICE_X6Y27                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_911/CI
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.497 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_911/CO[3]
                         net (fo=1, routed)           0.000    36.497    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_911_n_0
    SLICE_X6Y28                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_910/CI
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.654 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_910/CO[1]
                         net (fo=23, routed)          1.210    37.864    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_910_n_2
    SLICE_X7Y22                                                       r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_936/I0
    SLICE_X7Y22          LUT3 (Prop_lut3_I0_O)        0.332    38.196 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_936/O
                         net (fo=1, routed)           0.000    38.196    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_936_n_0
    SLICE_X7Y22                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_902/S[1]
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.746 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_902/CO[3]
                         net (fo=1, routed)           0.000    38.746    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_902_n_0
    SLICE_X7Y23                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_897/CI
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.860 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_897/CO[3]
                         net (fo=1, routed)           0.000    38.860    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_897_n_0
    SLICE_X7Y24                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_892/CI
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.974 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_892/CO[3]
                         net (fo=1, routed)           0.009    38.983    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_892_n_0
    SLICE_X7Y25                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_887/CI
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.097 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_887/CO[3]
                         net (fo=1, routed)           0.000    39.097    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_887_n_0
    SLICE_X7Y26                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_884/CI
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.211 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_884/CO[3]
                         net (fo=1, routed)           0.000    39.211    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_884_n_0
    SLICE_X7Y27                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_883/CI
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.368 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_883/CO[1]
                         net (fo=23, routed)          1.617    40.985    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_883_n_2
    SLICE_X12Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_909/I0
    SLICE_X12Y21         LUT3 (Prop_lut3_I0_O)        0.329    41.314 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_909/O
                         net (fo=1, routed)           0.000    41.314    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_909_n_0
    SLICE_X12Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_875/S[1]
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.847 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_875/CO[3]
                         net (fo=1, routed)           0.000    41.847    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_875_n_0
    SLICE_X12Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_870/CI
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.964 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_870/CO[3]
                         net (fo=1, routed)           0.000    41.964    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_870_n_0
    SLICE_X12Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_865/CI
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.081 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_865/CO[3]
                         net (fo=1, routed)           0.000    42.081    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_865_n_0
    SLICE_X12Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_860/CI
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.198 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_860/CO[3]
                         net (fo=1, routed)           0.009    42.207    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_860_n_0
    SLICE_X12Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_857/CI
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.324 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_857/CO[3]
                         net (fo=1, routed)           0.000    42.324    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_857_n_0
    SLICE_X12Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_856/CI
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.481 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_856/CO[1]
                         net (fo=23, routed)          1.447    43.928    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_856_n_2
    SLICE_X13Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_882/I0
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.332    44.260 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_882/O
                         net (fo=1, routed)           0.000    44.260    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_882_n_0
    SLICE_X13Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_817/S[1]
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.810 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_817/CO[3]
                         net (fo=1, routed)           0.000    44.810    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_817_n_0
    SLICE_X13Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_812/CI
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.924 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_812/CO[3]
                         net (fo=1, routed)           0.000    44.924    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_812_n_0
    SLICE_X13Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_807/CI
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.038 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_807/CO[3]
                         net (fo=1, routed)           0.009    45.047    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_807_n_0
    SLICE_X13Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_802/CI
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.161 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_802/CO[3]
                         net (fo=1, routed)           0.000    45.161    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_802_n_0
    SLICE_X13Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_799/CI
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.275 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_799/CO[3]
                         net (fo=1, routed)           0.000    45.275    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_799_n_0
    SLICE_X13Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_798/CI
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.432 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_798/CO[1]
                         net (fo=23, routed)          1.770    47.202    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_798_n_2
    SLICE_X13Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_820/I0
    SLICE_X13Y16         LUT3 (Prop_lut3_I0_O)        0.329    47.531 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_820/O
                         net (fo=1, routed)           0.000    47.531    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_820_n_0
    SLICE_X13Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_706/S[1]
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.081 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_706/CO[3]
                         net (fo=1, routed)           0.000    48.081    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_706_n_0
    SLICE_X13Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_701/CI
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.195 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_701/CO[3]
                         net (fo=1, routed)           0.000    48.195    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_701_n_0
    SLICE_X13Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_696/CI
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.309 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_696/CO[3]
                         net (fo=1, routed)           0.000    48.309    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_696_n_0
    SLICE_X13Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_693/CI
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.423 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_693/CO[3]
                         net (fo=1, routed)           0.000    48.423    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_693_n_0
    SLICE_X13Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_692/CI
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.580 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_692/CO[1]
                         net (fo=23, routed)          1.901    50.481    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_692_n_2
    SLICE_X7Y16                                                       r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_716/I0
    SLICE_X7Y16          LUT3 (Prop_lut3_I0_O)        0.329    50.810 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_716/O
                         net (fo=1, routed)           0.000    50.810    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_716_n_0
    SLICE_X7Y16                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_556/S[3]
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    51.211 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_556/CO[3]
                         net (fo=1, routed)           0.000    51.211    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_556_n_0
    SLICE_X7Y17                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_551/CI
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.325 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_551/CO[3]
                         net (fo=1, routed)           0.000    51.325    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_551_n_0
    SLICE_X7Y18                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_546/CI
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.439 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_546/CO[3]
                         net (fo=1, routed)           0.000    51.439    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_546_n_0
    SLICE_X7Y19                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_541/CI
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.553 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_541/CO[3]
                         net (fo=1, routed)           0.000    51.553    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_541_n_0
    SLICE_X7Y20                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_538/CI
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.667 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_538/CO[3]
                         net (fo=1, routed)           0.000    51.667    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_538_n_0
    SLICE_X7Y21                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_537/CI
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.824 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_537/CO[1]
                         net (fo=23, routed)          1.435    53.259    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_537_n_2
    SLICE_X6Y17                                                       r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_691/I0
    SLICE_X6Y17          LUT3 (Prop_lut3_I0_O)        0.329    53.588 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_691/O
                         net (fo=1, routed)           0.000    53.588    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_691_n_0
    SLICE_X6Y17                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_532/S[1]
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.121 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_532/CO[3]
                         net (fo=1, routed)           0.000    54.121    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_532_n_0
    SLICE_X6Y18                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_382/CI
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.238 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_382/CO[3]
                         net (fo=1, routed)           0.000    54.238    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_382_n_0
    SLICE_X6Y19                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_377/CI
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.355 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_377/CO[3]
                         net (fo=1, routed)           0.000    54.355    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_377_n_0
    SLICE_X6Y20                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_372/CI
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.472 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_372/CO[3]
                         net (fo=1, routed)           0.000    54.472    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_372_n_0
    SLICE_X6Y21                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_369/CI
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.589 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_369/CO[3]
                         net (fo=1, routed)           0.000    54.589    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_369_n_0
    SLICE_X6Y22                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_368/CI
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.746 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_368/CO[1]
                         net (fo=23, routed)          1.538    56.284    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_368_n_2
    SLICE_X8Y17                                                       r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_688/I0
    SLICE_X8Y17          LUT3 (Prop_lut3_I0_O)        0.332    56.616 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_688/O
                         net (fo=1, routed)           0.000    56.616    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_688_n_0
    SLICE_X8Y17                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_527/S[1]
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.149 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_527/CO[3]
                         net (fo=1, routed)           0.000    57.149    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_527_n_0
    SLICE_X8Y18                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_363/CI
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.266 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_363/CO[3]
                         net (fo=1, routed)           0.000    57.266    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_363_n_0
    SLICE_X8Y19                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_218/CI
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.383 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_218/CO[3]
                         net (fo=1, routed)           0.000    57.383    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_218_n_0
    SLICE_X8Y20                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_213/CI
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.500 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_213/CO[3]
                         net (fo=1, routed)           0.000    57.500    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_213_n_0
    SLICE_X8Y21                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_210/CI
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.617 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_210/CO[3]
                         net (fo=1, routed)           0.000    57.617    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_210_n_0
    SLICE_X8Y22                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_209/CI
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.774 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_209/CO[1]
                         net (fo=23, routed)          1.548    59.322    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_209_n_2
    SLICE_X9Y17                                                       r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_683/I0
    SLICE_X9Y17          LUT3 (Prop_lut3_I0_O)        0.332    59.654 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_683/O
                         net (fo=1, routed)           0.000    59.654    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_683_n_0
    SLICE_X9Y17                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_522/S[3]
    SLICE_X9Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    60.055 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_522/CO[3]
                         net (fo=1, routed)           0.000    60.055    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_522_n_0
    SLICE_X9Y18                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_358/CI
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.169 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_358/CO[3]
                         net (fo=1, routed)           0.000    60.169    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_358_n_0
    SLICE_X9Y19                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_204/CI
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.283 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_204/CO[3]
                         net (fo=1, routed)           0.000    60.283    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_204_n_0
    SLICE_X9Y20                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_91/CI
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.397 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_91/CO[3]
                         net (fo=1, routed)           0.000    60.397    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_91_n_0
    SLICE_X9Y21                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_88/CI
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.511 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_88/CO[3]
                         net (fo=1, routed)           0.000    60.511    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_88_n_0
    SLICE_X9Y22                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_87/CI
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.668 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_87/CO[1]
                         net (fo=23, routed)          2.025    62.693    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_87_n_2
    SLICE_X16Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_682/I0
    SLICE_X16Y17         LUT3 (Prop_lut3_I0_O)        0.329    63.022 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_682/O
                         net (fo=1, routed)           0.000    63.022    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_682_n_0
    SLICE_X16Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_517/S[1]
    SLICE_X16Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.555 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_517/CO[3]
                         net (fo=1, routed)           0.000    63.555    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_517_n_0
    SLICE_X16Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_353/CI
    SLICE_X16Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.672 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_353/CO[3]
                         net (fo=1, routed)           0.000    63.672    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_353_n_0
    SLICE_X16Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_199/CI
    SLICE_X16Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.789 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_199/CO[3]
                         net (fo=1, routed)           0.000    63.789    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_199_n_0
    SLICE_X16Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_82/CI
    SLICE_X16Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.906 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_82/CO[3]
                         net (fo=1, routed)           0.000    63.906    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_82_n_0
    SLICE_X16Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_28/CI
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.023 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    64.023    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_28_n_0
    SLICE_X16Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_27/CI
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.180 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_27/CO[1]
                         net (fo=23, routed)          1.832    66.012    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_27_n_2
    SLICE_X17Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_678/I0
    SLICE_X17Y15         LUT3 (Prop_lut3_I0_O)        0.332    66.344 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_678/O
                         net (fo=1, routed)           0.000    66.344    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_678_n_0
    SLICE_X17Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_516/S[2]
    SLICE_X17Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    66.742 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_516/CO[3]
                         net (fo=1, routed)           0.000    66.742    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_516_n_0
    SLICE_X17Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_352/CI
    SLICE_X17Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.856 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_352/CO[3]
                         net (fo=1, routed)           0.000    66.856    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_352_n_0
    SLICE_X17Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_198/CI
    SLICE_X17Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.970 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_198/CO[3]
                         net (fo=1, routed)           0.000    66.970    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_198_n_0
    SLICE_X17Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_81/CI
    SLICE_X17Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.084 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000    67.084    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_81_n_0
    SLICE_X17Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_26/CI
    SLICE_X17Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.198 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000    67.198    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_26_n_0
    SLICE_X17Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_7/CI
    SLICE_X17Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.355 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_7/CO[1]
                         net (fo=24, routed)          1.543    68.898    STUDENTS_DESIGN/average_speed_unit/avs0[9]
    SLICE_X19Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[8]_i_28/I0
    SLICE_X19Y14         LUT3 (Prop_lut3_I0_O)        0.329    69.227 r  STUDENTS_DESIGN/average_speed_unit/avs[8]_i_28/O
                         net (fo=1, routed)           0.000    69.227    STUDENTS_DESIGN/average_speed_unit/avs[8]_i_28_n_0
    SLICE_X19Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_21/S[1]
    SLICE_X19Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.777 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.777    STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_21_n_0
    SLICE_X19Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_16/CI
    SLICE_X19Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.891 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    69.891    STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_16_n_0
    SLICE_X19Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_11/CI
    SLICE_X19Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.005 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.005    STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_11_n_0
    SLICE_X19Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_6/CI
    SLICE_X19Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.119 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    70.119    STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_6_n_0
    SLICE_X19Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_3/CI
    SLICE_X19Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.233 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    70.233    STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_3_n_0
    SLICE_X19Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_2/CI
    SLICE_X19Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.390 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]_i_2/CO[1]
                         net (fo=24, routed)          1.659    72.048    STUDENTS_DESIGN/average_speed_unit/avs0[8]
    SLICE_X15Y13                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[7]_i_28/I0
    SLICE_X15Y13         LUT3 (Prop_lut3_I0_O)        0.329    72.377 r  STUDENTS_DESIGN/average_speed_unit/avs[7]_i_28/O
                         net (fo=1, routed)           0.000    72.377    STUDENTS_DESIGN/average_speed_unit/avs[7]_i_28_n_0
    SLICE_X15Y13                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_21/S[1]
    SLICE_X15Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.927 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    72.927    STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_21_n_0
    SLICE_X15Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_16/CI
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.041 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    73.041    STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_16_n_0
    SLICE_X15Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_11/CI
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.155 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.155    STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_11_n_0
    SLICE_X15Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_6/CI
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.269 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    73.269    STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_6_n_0
    SLICE_X15Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_3/CI
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.383 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    73.383    STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_3_n_0
    SLICE_X15Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_2/CI
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.540 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[7]_i_2/CO[1]
                         net (fo=24, routed)          1.992    75.532    STUDENTS_DESIGN/average_speed_unit/avs0[7]
    SLICE_X11Y12                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[6]_i_26/I0
    SLICE_X11Y12         LUT3 (Prop_lut3_I0_O)        0.329    75.861 r  STUDENTS_DESIGN/average_speed_unit/avs[6]_i_26/O
                         net (fo=1, routed)           0.000    75.861    STUDENTS_DESIGN/average_speed_unit/avs[6]_i_26_n_0
    SLICE_X11Y12                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_21/S[3]
    SLICE_X11Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    76.262 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    76.262    STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_21_n_0
    SLICE_X11Y13                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_16/CI
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.376 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    76.376    STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_16_n_0
    SLICE_X11Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_11/CI
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.490 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    76.490    STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_11_n_0
    SLICE_X11Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_6/CI
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.604 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    76.604    STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_6_n_0
    SLICE_X11Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_3/CI
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.718 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.718    STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_3_n_0
    SLICE_X11Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_2/CI
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.875 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[6]_i_2/CO[1]
                         net (fo=24, routed)          1.841    78.716    STUDENTS_DESIGN/average_speed_unit/avs0[6]
    SLICE_X9Y10                                                       r  STUDENTS_DESIGN/average_speed_unit/avs[5]_i_28/I0
    SLICE_X9Y10          LUT3 (Prop_lut3_I0_O)        0.329    79.045 r  STUDENTS_DESIGN/average_speed_unit/avs[5]_i_28/O
                         net (fo=1, routed)           0.000    79.045    STUDENTS_DESIGN/average_speed_unit/avs[5]_i_28_n_0
    SLICE_X9Y10                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_21/S[1]
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.595 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    79.595    STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_21_n_0
    SLICE_X9Y11                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_16/CI
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.709 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    79.709    STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_16_n_0
    SLICE_X9Y12                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_11/CI
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.823 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    79.823    STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_11_n_0
    SLICE_X9Y13                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_6/CI
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.937 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    79.937    STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_6_n_0
    SLICE_X9Y14                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_3/CI
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.051 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    80.051    STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_3_n_0
    SLICE_X9Y15                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_2/CI
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.208 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]_i_2/CO[1]
                         net (fo=24, routed)          1.736    81.944    STUDENTS_DESIGN/average_speed_unit/avs0[5]
    SLICE_X7Y10                                                       r  STUDENTS_DESIGN/average_speed_unit/avs[4]_i_28/I0
    SLICE_X7Y10          LUT3 (Prop_lut3_I0_O)        0.329    82.273 r  STUDENTS_DESIGN/average_speed_unit/avs[4]_i_28/O
                         net (fo=1, routed)           0.000    82.273    STUDENTS_DESIGN/average_speed_unit/avs[4]_i_28_n_0
    SLICE_X7Y10                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_21/S[1]
    SLICE_X7Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.823 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    82.823    STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_21_n_0
    SLICE_X7Y11                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_16/CI
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.937 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    82.937    STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_16_n_0
    SLICE_X7Y12                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_11/CI
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.051 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    83.051    STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_11_n_0
    SLICE_X7Y13                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_6/CI
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.165 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    83.165    STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_6_n_0
    SLICE_X7Y14                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_3/CI
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.279 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    83.279    STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_3_n_0
    SLICE_X7Y15                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_2/CI
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.436 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]_i_2/CO[1]
                         net (fo=24, routed)          1.965    85.401    STUDENTS_DESIGN/average_speed_unit/avs0[4]
    SLICE_X5Y10                                                       r  STUDENTS_DESIGN/average_speed_unit/avs[3]_i_26/I0
    SLICE_X5Y10          LUT3 (Prop_lut3_I0_O)        0.329    85.730 r  STUDENTS_DESIGN/average_speed_unit/avs[3]_i_26/O
                         net (fo=1, routed)           0.000    85.730    STUDENTS_DESIGN/average_speed_unit/avs[3]_i_26_n_0
    SLICE_X5Y10                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_21/S[3]
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    86.131 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.131    STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_21_n_0
    SLICE_X5Y11                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_16/CI
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.245 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    86.245    STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_16_n_0
    SLICE_X5Y12                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_11/CI
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.359 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    86.359    STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_11_n_0
    SLICE_X5Y13                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_6/CI
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.473 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    86.473    STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_6_n_0
    SLICE_X5Y14                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_3/CI
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.587 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    86.587    STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_3_n_0
    SLICE_X5Y15                                                       r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_2/CI
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.744 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]_i_2/CO[1]
                         net (fo=24, routed)          1.868    88.612    STUDENTS_DESIGN/average_speed_unit/avs0[3]
    SLICE_X26Y11                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[3]_i_1/I5
    SLICE_X26Y11         LUT6 (Prop_lut6_I5_O)        0.329    88.941 r  STUDENTS_DESIGN/average_speed_unit/avs[3]_i_1/O
                         net (fo=1, routed)           0.000    88.941    STUDENTS_DESIGN/average_speed_unit/p_0_in[3]
    SLICE_X26Y11         FDCE                                         r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                  488281.250 488281.250 r  
    L16                                               0.000 488281.250 r  CLK125M (IN)
                         net (fo=0)                   0.000 488281.250    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421 488282.656 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880 488284.531    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 488284.625 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.499 488286.125    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.367 488286.500 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.921 488287.406    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 488287.500 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.496 488289.000    STUDENTS_DESIGN/average_speed_unit/clock
    SLICE_X26Y11         FDCE                                         r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]/C
                         clock pessimism              0.792 488289.781    
                         clock uncertainty           -0.035 488289.750    
    SLICE_X26Y11         FDCE (Setup_fdce_C_D)        0.031 488289.781    STUDENTS_DESIGN/average_speed_unit/avs_reg[3]
  -------------------------------------------------------------------
                         required time                      488289.812    
                         arrival time                         -88.941    
  -------------------------------------------------------------------
                         slack                              488200.875    

Slack (MET) :             488201.250ns  (required time - arrival time)
  Source:                 STUDENTS_DESIGN/trip_distance_unit/day_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            STUDENTS_DESIGN/average_speed_unit/avs_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             CLK2048_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            488281.250ns  (CLK2048_CLK rise@488281.250ns - CLK2048_CLK rise@0.000ns)
  Data Path Delay:        79.643ns  (logic 38.349ns (48.151%)  route 41.294ns (51.849%))
  Logic Levels:           161  (CARRY4=134 DSP48E1=1 LUT2=1 LUT3=22 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.766ns = ( 488289.031 - 488281.250 ) 
    Source Clock Delay      (SCD):    8.615ns
    Clock Pessimism Removal (CPR):    0.792ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.673     5.341    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           1.049     6.846    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.947 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.668     8.615    STUDENTS_DESIGN/trip_distance_unit/clock
    SLICE_X22Y8          FDCE                                         r  STUDENTS_DESIGN/trip_distance_unit/day_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y8          FDCE (Prop_fdce_C_Q)         0.456     9.071 r  STUDENTS_DESIGN/trip_distance_unit/day_reg[4]/Q
                         net (fo=4, routed)           1.095    10.166    STUDENTS_DESIGN/average_speed_unit/out[4]
    DSP48_X0Y4                                                        r  STUDENTS_DESIGN/average_speed_unit/avs3/A[4]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[4]_P[25])
                                                      3.841    14.007 r  STUDENTS_DESIGN/average_speed_unit/avs3/P[25]
                         net (fo=6, routed)           1.655    15.662    STUDENTS_DESIGN/trip_time_unit/P[0]
    SLICE_X18Y21                                                      r  STUDENTS_DESIGN/trip_time_unit/avs[9]_i_781/I1
    SLICE_X18Y21         LUT2 (Prop_lut2_I1_O)        0.124    15.786 r  STUDENTS_DESIGN/trip_time_unit/avs[9]_i_781/O
                         net (fo=1, routed)           0.000    15.786    STUDENTS_DESIGN/average_speed_unit/S[0]
    SLICE_X18Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_630/S[0]
    SLICE_X18Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.318 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_630/CO[3]
                         net (fo=1, routed)           0.000    16.318    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_630_n_0
    SLICE_X18Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_457/CI
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.432 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_457/CO[3]
                         net (fo=1, routed)           0.000    16.432    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_457_n_0
    SLICE_X18Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_293/CI
    SLICE_X18Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.546 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_293/CO[3]
                         net (fo=1, routed)           0.000    16.546    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_293_n_0
    SLICE_X18Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_146/CI
    SLICE_X18Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.660 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_146/CO[3]
                         net (fo=1, routed)           0.009    16.669    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_146_n_0
    SLICE_X18Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_53/CI
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.783 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.783    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_53_n_0
    SLICE_X18Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_15/CI
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.054 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_15/CO[0]
                         net (fo=25, routed)          1.405    18.459    STUDENTS_DESIGN/average_speed_unit/avs2[25]
    SLICE_X19Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_797/I0
    SLICE_X19Y21         LUT3 (Prop_lut3_I0_O)        0.373    18.832 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_797/O
                         net (fo=1, routed)           0.000    18.832    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_797_n_0
    SLICE_X19Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_650/S[1]
    SLICE_X19Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.382 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_650/CO[3]
                         net (fo=1, routed)           0.000    19.382    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_650_n_0
    SLICE_X19Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_481/CI
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.496 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_481/CO[3]
                         net (fo=1, routed)           0.000    19.496    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_481_n_0
    SLICE_X19Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_322/CI
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.610 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_322/CO[3]
                         net (fo=1, routed)           0.000    19.610    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_322_n_0
    SLICE_X19Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_169/CI
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.724 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_169/CO[3]
                         net (fo=1, routed)           0.009    19.733    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_169_n_0
    SLICE_X19Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_60/CI
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.847 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.847    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_60_n_0
    SLICE_X19Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_19/CI
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.004 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_19/CO[1]
                         net (fo=25, routed)          1.465    21.469    STUDENTS_DESIGN/average_speed_unit/avs2[24]
    SLICE_X20Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_794/I0
    SLICE_X20Y21         LUT3 (Prop_lut3_I0_O)        0.329    21.798 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_794/O
                         net (fo=1, routed)           0.000    21.798    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_794_n_0
    SLICE_X20Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_649/S[1]
    SLICE_X20Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.331 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_649/CO[3]
                         net (fo=1, routed)           0.000    22.331    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_649_n_0
    SLICE_X20Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_480/CI
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.448 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_480/CO[3]
                         net (fo=1, routed)           0.000    22.448    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_480_n_0
    SLICE_X20Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_321/CI
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.565 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_321/CO[3]
                         net (fo=1, routed)           0.000    22.565    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_321_n_0
    SLICE_X20Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_168/CI
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.682 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_168/CO[3]
                         net (fo=1, routed)           0.009    22.691    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_168_n_0
    SLICE_X20Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_59/CI
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.808 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.808    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_59_n_0
    SLICE_X20Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_18/CI
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.965 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_18/CO[1]
                         net (fo=25, routed)          1.547    24.512    STUDENTS_DESIGN/average_speed_unit/avs2[23]
    SLICE_X21Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_833/I0
    SLICE_X21Y20         LUT3 (Prop_lut3_I0_O)        0.332    24.844 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_833/O
                         net (fo=1, routed)           0.000    24.844    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_833_n_0
    SLICE_X21Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_725/S[1]
    SLICE_X21Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.394 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_725/CO[3]
                         net (fo=1, routed)           0.000    25.394    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_725_n_0
    SLICE_X21Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_567/CI
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.508 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_567/CO[3]
                         net (fo=1, routed)           0.000    25.508    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_567_n_0
    SLICE_X21Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_393/CI
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.622 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_393/CO[3]
                         net (fo=1, routed)           0.000    25.622    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_393_n_0
    SLICE_X21Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_229/CI
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.736 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_229/CO[3]
                         net (fo=1, routed)           0.000    25.736    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_229_n_0
    SLICE_X21Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_103/CI
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.850 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_103/CO[3]
                         net (fo=1, routed)           0.009    25.859    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_103_n_0
    SLICE_X21Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_33/CI
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.016 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_33/CO[1]
                         net (fo=24, routed)          1.727    27.743    STUDENTS_DESIGN/average_speed_unit/avs2[22]
    SLICE_X23Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_830/I0
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.329    28.072 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_830/O
                         net (fo=1, routed)           0.000    28.072    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_830_n_0
    SLICE_X23Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_720/S[1]
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.622 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_720/CO[3]
                         net (fo=1, routed)           0.000    28.622    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_720_n_0
    SLICE_X23Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_562/CI
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.736 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_562/CO[3]
                         net (fo=1, routed)           0.000    28.736    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_562_n_0
    SLICE_X23Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_388/CI
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.850 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_388/CO[3]
                         net (fo=1, routed)           0.000    28.850    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_388_n_0
    SLICE_X23Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_224/CI
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.964 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_224/CO[3]
                         net (fo=1, routed)           0.000    28.964    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_224_n_0
    SLICE_X23Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_97/CI
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.078 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_97/CO[3]
                         net (fo=1, routed)           0.009    29.087    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_97_n_0
    SLICE_X23Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_34/CI
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.244 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_34/CO[1]
                         net (fo=24, routed)          1.261    30.506    STUDENTS_DESIGN/average_speed_unit/avs2[21]
    SLICE_X25Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_827/I0
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.329    30.835 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_827/O
                         net (fo=1, routed)           0.000    30.835    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_827_n_0
    SLICE_X25Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_719/S[1]
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.385 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_719/CO[3]
                         net (fo=1, routed)           0.000    31.385    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_719_n_0
    SLICE_X25Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_561/CI
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.499 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_561/CO[3]
                         net (fo=1, routed)           0.009    31.508    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_561_n_0
    SLICE_X25Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_387/CI
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.622 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_387/CO[3]
                         net (fo=1, routed)           0.000    31.622    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_387_n_0
    SLICE_X25Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_223/CI
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.736 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_223/CO[3]
                         net (fo=1, routed)           0.000    31.736    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_223_n_0
    SLICE_X25Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_96/CI
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.850 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_96/CO[3]
                         net (fo=1, routed)           0.000    31.850    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_96_n_0
    SLICE_X25Y28                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_31/CI
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.007 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_31/CO[1]
                         net (fo=24, routed)          1.608    33.615    STUDENTS_DESIGN/average_speed_unit/avs2[20]
    SLICE_X24Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_774/I0
    SLICE_X24Y23         LUT3 (Prop_lut3_I0_O)        0.329    33.944 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_774/O
                         net (fo=1, routed)           0.000    33.944    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_774_n_0
    SLICE_X24Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_625/S[1]
    SLICE_X24Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.477 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_625/CO[3]
                         net (fo=1, routed)           0.000    34.477    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_625_n_0
    SLICE_X24Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_576/CI
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.594 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_576/CO[3]
                         net (fo=1, routed)           0.009    34.603    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_576_n_0
    SLICE_X24Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_402/CI
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.720 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_402/CO[3]
                         net (fo=1, routed)           0.000    34.720    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_402_n_0
    SLICE_X24Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_234/CI
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.837 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_234/CO[3]
                         net (fo=1, routed)           0.000    34.837    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_234_n_0
    SLICE_X24Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_100/CI
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.954 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_100/CO[3]
                         net (fo=1, routed)           0.000    34.954    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_100_n_0
    SLICE_X24Y28                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_32/CI
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.111 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_32/CO[1]
                         net (fo=24, routed)          1.839    36.950    STUDENTS_DESIGN/average_speed_unit/avs2[19]
    SLICE_X27Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_771/I0
    SLICE_X27Y23         LUT3 (Prop_lut3_I0_O)        0.332    37.282 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_771/O
                         net (fo=1, routed)           0.000    37.282    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_771_n_0
    SLICE_X27Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_616/S[1]
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.832 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_616/CO[3]
                         net (fo=1, routed)           0.000    37.832    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_616_n_0
    SLICE_X27Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_448/CI
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.946 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_448/CO[3]
                         net (fo=1, routed)           0.009    37.955    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_448_n_0
    SLICE_X27Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_443/CI
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.069 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_443/CO[3]
                         net (fo=1, routed)           0.000    38.069    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_443_n_0
    SLICE_X27Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_284/CI
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.183 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_284/CO[3]
                         net (fo=1, routed)           0.000    38.183    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_284_n_0
    SLICE_X27Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_141/CI
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.297 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_141/CO[3]
                         net (fo=1, routed)           0.000    38.297    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_141_n_0
    SLICE_X27Y28                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_51/CI
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.454 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_51/CO[1]
                         net (fo=24, routed)          1.774    40.228    STUDENTS_DESIGN/average_speed_unit/avs2[18]
    SLICE_X28Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_768/I0
    SLICE_X28Y22         LUT3 (Prop_lut3_I0_O)        0.329    40.557 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_768/O
                         net (fo=1, routed)           0.000    40.557    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_768_n_0
    SLICE_X28Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_611/S[1]
    SLICE_X28Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.090 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_611/CO[3]
                         net (fo=1, routed)           0.000    41.090    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_611_n_0
    SLICE_X28Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_438/CI
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.207 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_438/CO[3]
                         net (fo=1, routed)           0.000    41.207    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_438_n_0
    SLICE_X28Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_279/CI
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.324 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_279/CO[3]
                         net (fo=1, routed)           0.009    41.333    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_279_n_0
    SLICE_X28Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_274/CI
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.450 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_274/CO[3]
                         net (fo=1, routed)           0.000    41.450    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_274_n_0
    SLICE_X28Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_138/CI
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.567 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_138/CO[3]
                         net (fo=1, routed)           0.000    41.567    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_138_n_0
    SLICE_X28Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_52/CI
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.724 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_52/CO[1]
                         net (fo=24, routed)          1.752    43.476    STUDENTS_DESIGN/average_speed_unit/avs2[17]
    SLICE_X30Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_765/I0
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.332    43.808 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_765/O
                         net (fo=1, routed)           0.000    43.808    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_765_n_0
    SLICE_X30Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_606/S[1]
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.341 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_606/CO[3]
                         net (fo=1, routed)           0.000    44.341    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_606_n_0
    SLICE_X30Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_433/CI
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.458 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_433/CO[3]
                         net (fo=1, routed)           0.000    44.458    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_433_n_0
    SLICE_X30Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_269/CI
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.575 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_269/CO[3]
                         net (fo=1, routed)           0.009    44.584    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_269_n_0
    SLICE_X30Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_129/CI
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.701 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_129/CO[3]
                         net (fo=1, routed)           0.000    44.701    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_129_n_0
    SLICE_X30Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_126/CI
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.818 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_126/CO[3]
                         net (fo=1, routed)           0.000    44.818    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_126_n_0
    SLICE_X30Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_50/CI
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.975 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_50/CO[1]
                         net (fo=24, routed)          1.755    46.730    STUDENTS_DESIGN/average_speed_unit/avs2[16]
    SLICE_X34Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_675/I0
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.332    47.062 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_675/O
                         net (fo=1, routed)           0.000    47.062    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_675_n_0
    SLICE_X34Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_511/S[2]
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    47.442 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_511/CO[3]
                         net (fo=1, routed)           0.000    47.442    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_511_n_0
    SLICE_X34Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_428/CI
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.559 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_428/CO[3]
                         net (fo=1, routed)           0.009    47.568    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_428_n_0
    SLICE_X34Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_264/CI
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.685 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_264/CO[3]
                         net (fo=1, routed)           0.000    47.685    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_264_n_0
    SLICE_X34Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_121/CI
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.802 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_121/CO[3]
                         net (fo=1, routed)           0.000    47.802    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_121_n_0
    SLICE_X34Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_42/CI
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.919 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.919    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_42_n_0
    SLICE_X34Y28                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_41/CI
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.076 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_41/CO[1]
                         net (fo=24, routed)          1.504    49.579    STUDENTS_DESIGN/average_speed_unit/avs2[15]
    SLICE_X33Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_673/I0
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.332    49.911 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_673/O
                         net (fo=1, routed)           0.000    49.911    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_673_n_0
    SLICE_X33Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_506/S[1]
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.461 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_506/CO[3]
                         net (fo=1, routed)           0.000    50.461    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_506_n_0
    SLICE_X33Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_347/CI
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.575 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_347/CO[3]
                         net (fo=1, routed)           0.000    50.575    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_347_n_0
    SLICE_X33Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_259/CI
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.689 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_259/CO[3]
                         net (fo=1, routed)           0.000    50.689    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_259_n_0
    SLICE_X33Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_116/CI
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.803 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_116/CO[3]
                         net (fo=1, routed)           0.009    50.812    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_116_n_0
    SLICE_X33Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_38/CI
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.926 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.926    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_38_n_0
    SLICE_X33Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_11/CI
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.083 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_11/CO[1]
                         net (fo=24, routed)          1.481    52.564    STUDENTS_DESIGN/average_speed_unit/avs2[14]
    SLICE_X32Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_509/I0
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.329    52.893 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_509/O
                         net (fo=1, routed)           0.000    52.893    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_509_n_0
    SLICE_X32Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_342/S[1]
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.426 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_342/CO[3]
                         net (fo=1, routed)           0.000    53.426    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_342_n_0
    SLICE_X32Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_189/CI
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.543 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_189/CO[3]
                         net (fo=1, routed)           0.000    53.543    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_189_n_0
    SLICE_X32Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_115/CI
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.660 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_115/CO[3]
                         net (fo=1, routed)           0.000    53.660    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_115_n_0
    SLICE_X32Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_37/CI
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.777 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_37/CO[3]
                         net (fo=1, routed)           0.009    53.786    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_37_n_0
    SLICE_X32Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_10/CI
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.943 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_10/CO[1]
                         net (fo=24, routed)          1.621    55.565    STUDENTS_DESIGN/average_speed_unit/avs2[13]
    SLICE_X31Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_667/I0
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.332    55.897 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_667/O
                         net (fo=1, routed)           0.000    55.897    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_667_n_0
    SLICE_X31Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_496/S[1]
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.447 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_496/CO[3]
                         net (fo=1, routed)           0.000    56.447    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_496_n_0
    SLICE_X31Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_337/CI
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.561 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_337/CO[3]
                         net (fo=1, routed)           0.000    56.561    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_337_n_0
    SLICE_X31Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_184/CI
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.675 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_184/CO[3]
                         net (fo=1, routed)           0.000    56.675    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_184_n_0
    SLICE_X31Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_71/CI
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.789 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_71/CO[3]
                         net (fo=1, routed)           0.000    56.789    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_71_n_0
    SLICE_X31Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_45/CI
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.903 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.903    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_45_n_0
    SLICE_X31Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_13/CI
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.060 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_13/CO[1]
                         net (fo=24, routed)          1.805    58.865    STUDENTS_DESIGN/average_speed_unit/avs2[12]
    SLICE_X30Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_664/I0
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.329    59.194 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_664/O
                         net (fo=1, routed)           0.000    59.194    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_664_n_0
    SLICE_X30Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_491/S[1]
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.727 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_491/CO[3]
                         net (fo=1, routed)           0.000    59.727    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_491_n_0
    SLICE_X30Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_332/CI
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.844 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_332/CO[3]
                         net (fo=1, routed)           0.000    59.844    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_332_n_0
    SLICE_X30Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_179/CI
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.961 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_179/CO[3]
                         net (fo=1, routed)           0.000    59.961    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_179_n_0
    SLICE_X30Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_66/CI
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.078 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_66/CO[3]
                         net (fo=1, routed)           0.000    60.078    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_66_n_0
    SLICE_X30Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_21/CI
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.195 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.195    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_21_n_0
    SLICE_X30Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_12/CI
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.352 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_12/CO[1]
                         net (fo=24, routed)          1.534    61.885    STUDENTS_DESIGN/average_speed_unit/avs2[11]
    SLICE_X29Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_661/I0
    SLICE_X29Y15         LUT3 (Prop_lut3_I0_O)        0.332    62.217 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_661/O
                         net (fo=1, routed)           0.000    62.217    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_661_n_0
    SLICE_X29Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_490/S[1]
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.767 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_490/CO[3]
                         net (fo=1, routed)           0.000    62.767    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_490_n_0
    SLICE_X29Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_331/CI
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.881 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_331/CO[3]
                         net (fo=1, routed)           0.000    62.881    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_331_n_0
    SLICE_X29Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_178/CI
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.995 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_178/CO[3]
                         net (fo=1, routed)           0.000    62.995    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_178_n_0
    SLICE_X29Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_65/CI
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.109 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_65/CO[3]
                         net (fo=1, routed)           0.000    63.109    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_65_n_0
    SLICE_X29Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_20/CI
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.223 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.223    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_20_n_0
    SLICE_X29Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_5/CI
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.380 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_5/CO[1]
                         net (fo=34, routed)          1.577    64.957    STUDENTS_DESIGN/average_speed_unit/avs2[10]
    SLICE_X28Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_845/I0
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329    65.286 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_845/O
                         net (fo=1, routed)           0.000    65.286    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_845_n_0
    SLICE_X28Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_749/S[1]
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.819 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_749/CO[3]
                         net (fo=1, routed)           0.000    65.819    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_749_n_0
    SLICE_X28Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_592/CI
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.936 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_592/CO[3]
                         net (fo=1, routed)           0.000    65.936    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_592_n_0
    SLICE_X28Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_418/CI
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.053 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_418/CO[3]
                         net (fo=1, routed)           0.000    66.053    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_418_n_0
    SLICE_X28Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_302/CI
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.170 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_302/CO[3]
                         net (fo=1, routed)           0.000    66.170    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_302_n_0
    SLICE_X28Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_156/CI
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.287 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_156/CO[3]
                         net (fo=1, routed)           0.000    66.287    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_156_n_0
    SLICE_X28Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_58/CI
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.444 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_58/CO[1]
                         net (fo=24, routed)          0.909    67.353    STUDENTS_DESIGN/average_speed_unit/avs2[9]
    SLICE_X26Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_842/I0
    SLICE_X26Y20         LUT3 (Prop_lut3_I0_O)        0.332    67.685 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_842/O
                         net (fo=1, routed)           0.000    67.685    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_842_n_0
    SLICE_X26Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_744/S[1]
    SLICE_X26Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.235 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_744/CO[3]
                         net (fo=1, routed)           0.000    68.235    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_744_n_0
    SLICE_X26Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_587/CI
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.349 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_587/CO[3]
                         net (fo=1, routed)           0.000    68.349    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_587_n_0
    SLICE_X26Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_413/CI
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.463 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_413/CO[3]
                         net (fo=1, routed)           0.000    68.463    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_413_n_0
    SLICE_X26Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_249/CI
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.577 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_249/CO[3]
                         net (fo=1, routed)           0.000    68.577    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_249_n_0
    SLICE_X26Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_155/CI
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.691 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_155/CO[3]
                         net (fo=1, routed)           0.009    68.700    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_155_n_0
    SLICE_X26Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_54/CI
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.857 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_54/CO[1]
                         net (fo=24, routed)          2.516    71.373    STUDENTS_DESIGN/average_speed_unit/avs2[8]
    SLICE_X25Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_838/I0
    SLICE_X25Y14         LUT3 (Prop_lut3_I0_O)        0.329    71.702 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_838/O
                         net (fo=1, routed)           0.000    71.702    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_838_n_0
    SLICE_X25Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_739/S[2]
    SLICE_X25Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    72.100 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_739/CO[3]
                         net (fo=1, routed)           0.000    72.100    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_739_n_0
    SLICE_X25Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_582/CI
    SLICE_X25Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.214 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_582/CO[3]
                         net (fo=1, routed)           0.000    72.214    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_582_n_0
    SLICE_X25Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_408/CI
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.328 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_408/CO[3]
                         net (fo=1, routed)           0.000    72.328    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_408_n_0
    SLICE_X25Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_244/CI
    SLICE_X25Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.442 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_244/CO[3]
                         net (fo=1, routed)           0.000    72.442    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_244_n_0
    SLICE_X25Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_109/CI
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.556 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_109/CO[3]
                         net (fo=1, routed)           0.000    72.556    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_109_n_0
    SLICE_X25Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_55/CI
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.713 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_55/CO[1]
                         net (fo=24, routed)          1.837    74.550    STUDENTS_DESIGN/average_speed_unit/avs2[7]
    SLICE_X24Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_742/I0
    SLICE_X24Y14         LUT3 (Prop_lut3_I0_O)        0.329    74.879 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_742/O
                         net (fo=1, routed)           0.000    74.879    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_742_n_0
    SLICE_X24Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_581/S[1]
    SLICE_X24Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.412 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_581/CO[3]
                         net (fo=1, routed)           0.000    75.412    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_581_n_0
    SLICE_X24Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_407/CI
    SLICE_X24Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.529 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_407/CO[3]
                         net (fo=1, routed)           0.000    75.529    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_407_n_0
    SLICE_X24Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_243/CI
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.646 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_243/CO[3]
                         net (fo=1, routed)           0.000    75.646    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_243_n_0
    SLICE_X24Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_108/CI
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.763 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_108/CO[3]
                         net (fo=1, routed)           0.000    75.763    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_108_n_0
    SLICE_X24Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_35/CI
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.920 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_35/CO[1]
                         net (fo=25, routed)          1.541    77.461    STUDENTS_DESIGN/average_speed_unit/avs2[6]
    SLICE_X22Y13                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_846/I0
    SLICE_X22Y13         LUT3 (Prop_lut3_I0_O)        0.332    77.793 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_846/O
                         net (fo=1, routed)           0.000    77.793    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_846_n_0
    SLICE_X22Y13                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_758/S[3]
    SLICE_X22Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.194 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_758/CO[3]
                         net (fo=1, routed)           0.000    78.194    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_758_n_0
    SLICE_X22Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_601/CI
    SLICE_X22Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.308 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_601/CO[3]
                         net (fo=1, routed)           0.000    78.308    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_601_n_0
    SLICE_X22Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_423/CI
    SLICE_X22Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.422 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_423/CO[3]
                         net (fo=1, routed)           0.000    78.422    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_423_n_0
    SLICE_X22Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_254/CI
    SLICE_X22Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.536 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_254/CO[3]
                         net (fo=1, routed)           0.000    78.536    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_254_n_0
    SLICE_X22Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_112/CI
    SLICE_X22Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.650 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_112/CO[3]
                         net (fo=1, routed)           0.000    78.650    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_112_n_0
    SLICE_X22Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_36/CI
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.807 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_36/CO[1]
                         net (fo=25, routed)          1.391    80.198    STUDENTS_DESIGN/average_speed_unit/avs2[5]
    SLICE_X23Y13                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_790/I0
    SLICE_X23Y13         LUT3 (Prop_lut3_I0_O)        0.329    80.527 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_790/O
                         net (fo=1, routed)           0.000    80.527    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_790_n_0
    SLICE_X23Y13                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_644/S[1]
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.077 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_644/CO[3]
                         net (fo=1, routed)           0.000    81.077    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_644_n_0
    SLICE_X23Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_475/CI
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.191 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_475/CO[3]
                         net (fo=1, routed)           0.000    81.191    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_475_n_0
    SLICE_X23Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_316/CI
    SLICE_X23Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.305 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_316/CO[3]
                         net (fo=1, routed)           0.000    81.305    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_316_n_0
    SLICE_X23Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_163/CI
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.419 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_163/CO[3]
                         net (fo=1, routed)           0.000    81.419    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_163_n_0
    SLICE_X23Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_57/CI
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.576 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_57/CO[1]
                         net (fo=24, routed)          2.040    83.616    STUDENTS_DESIGN/average_speed_unit/avs2[4]
    SLICE_X27Y12                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_785/I0
    SLICE_X27Y12         LUT3 (Prop_lut3_I0_O)        0.329    83.945 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_785/O
                         net (fo=1, routed)           0.000    83.945    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_785_n_0
    SLICE_X27Y12                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_639/S[1]
    SLICE_X27Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.495 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_639/CO[3]
                         net (fo=1, routed)           0.000    84.495    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_639_n_0
    SLICE_X27Y13                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_470/CI
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.609 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_470/CO[3]
                         net (fo=1, routed)           0.000    84.609    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_470_n_0
    SLICE_X27Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_311/CI
    SLICE_X27Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.723 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_311/CO[3]
                         net (fo=1, routed)           0.000    84.723    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_311_n_0
    SLICE_X27Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_161/CI
    SLICE_X27Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.837 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_161/CO[3]
                         net (fo=1, routed)           0.000    84.837    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_161_n_0
    SLICE_X27Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_56/CI
    SLICE_X27Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    85.108 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_56/CO[0]
                         net (fo=1, routed)           0.965    86.073    STUDENTS_DESIGN/average_speed_unit/avs2[3]
    SLICE_X24Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_16/I2
    SLICE_X24Y19         LUT5 (Prop_lut5_I2_O)        0.373    86.446 f  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_16/O
                         net (fo=2, routed)           0.176    86.622    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_16_n_0
    SLICE_X24Y19                                                      f  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_4/I2
    SLICE_X24Y19         LUT6 (Prop_lut6_I2_O)        0.124    86.746 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_4/O
                         net (fo=1, routed)           0.796    87.542    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_4_n_0
    SLICE_X24Y12                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1/I3
    SLICE_X24Y12         LUT6 (Prop_lut6_I3_O)        0.124    87.666 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1/O
                         net (fo=10, routed)          0.592    88.258    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1_n_0
    SLICE_X26Y11         FDCE                                         r  STUDENTS_DESIGN/average_speed_unit/avs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                  488281.250 488281.250 r  
    L16                                               0.000 488281.250 r  CLK125M (IN)
                         net (fo=0)                   0.000 488281.250    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421 488282.656 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880 488284.531    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 488284.625 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.499 488286.125    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.367 488286.500 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.921 488287.406    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 488287.500 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.496 488289.000    STUDENTS_DESIGN/average_speed_unit/clock
    SLICE_X26Y11         FDCE                                         r  STUDENTS_DESIGN/average_speed_unit/avs_reg[1]/C
                         clock pessimism              0.792 488289.781    
                         clock uncertainty           -0.035 488289.750    
    SLICE_X26Y11         FDCE (Setup_fdce_C_CE)      -0.205 488289.531    STUDENTS_DESIGN/average_speed_unit/avs_reg[1]
  -------------------------------------------------------------------
                         required time                      488289.500    
                         arrival time                         -88.258    
  -------------------------------------------------------------------
                         slack                              488201.250    

Slack (MET) :             488201.250ns  (required time - arrival time)
  Source:                 STUDENTS_DESIGN/trip_distance_unit/day_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            STUDENTS_DESIGN/average_speed_unit/avs_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             CLK2048_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            488281.250ns  (CLK2048_CLK rise@488281.250ns - CLK2048_CLK rise@0.000ns)
  Data Path Delay:        79.643ns  (logic 38.349ns (48.151%)  route 41.294ns (51.849%))
  Logic Levels:           161  (CARRY4=134 DSP48E1=1 LUT2=1 LUT3=22 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.766ns = ( 488289.031 - 488281.250 ) 
    Source Clock Delay      (SCD):    8.615ns
    Clock Pessimism Removal (CPR):    0.792ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.673     5.341    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           1.049     6.846    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.947 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.668     8.615    STUDENTS_DESIGN/trip_distance_unit/clock
    SLICE_X22Y8          FDCE                                         r  STUDENTS_DESIGN/trip_distance_unit/day_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y8          FDCE (Prop_fdce_C_Q)         0.456     9.071 r  STUDENTS_DESIGN/trip_distance_unit/day_reg[4]/Q
                         net (fo=4, routed)           1.095    10.166    STUDENTS_DESIGN/average_speed_unit/out[4]
    DSP48_X0Y4                                                        r  STUDENTS_DESIGN/average_speed_unit/avs3/A[4]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[4]_P[25])
                                                      3.841    14.007 r  STUDENTS_DESIGN/average_speed_unit/avs3/P[25]
                         net (fo=6, routed)           1.655    15.662    STUDENTS_DESIGN/trip_time_unit/P[0]
    SLICE_X18Y21                                                      r  STUDENTS_DESIGN/trip_time_unit/avs[9]_i_781/I1
    SLICE_X18Y21         LUT2 (Prop_lut2_I1_O)        0.124    15.786 r  STUDENTS_DESIGN/trip_time_unit/avs[9]_i_781/O
                         net (fo=1, routed)           0.000    15.786    STUDENTS_DESIGN/average_speed_unit/S[0]
    SLICE_X18Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_630/S[0]
    SLICE_X18Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.318 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_630/CO[3]
                         net (fo=1, routed)           0.000    16.318    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_630_n_0
    SLICE_X18Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_457/CI
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.432 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_457/CO[3]
                         net (fo=1, routed)           0.000    16.432    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_457_n_0
    SLICE_X18Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_293/CI
    SLICE_X18Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.546 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_293/CO[3]
                         net (fo=1, routed)           0.000    16.546    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_293_n_0
    SLICE_X18Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_146/CI
    SLICE_X18Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.660 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_146/CO[3]
                         net (fo=1, routed)           0.009    16.669    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_146_n_0
    SLICE_X18Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_53/CI
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.783 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.783    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_53_n_0
    SLICE_X18Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_15/CI
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.054 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_15/CO[0]
                         net (fo=25, routed)          1.405    18.459    STUDENTS_DESIGN/average_speed_unit/avs2[25]
    SLICE_X19Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_797/I0
    SLICE_X19Y21         LUT3 (Prop_lut3_I0_O)        0.373    18.832 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_797/O
                         net (fo=1, routed)           0.000    18.832    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_797_n_0
    SLICE_X19Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_650/S[1]
    SLICE_X19Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.382 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_650/CO[3]
                         net (fo=1, routed)           0.000    19.382    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_650_n_0
    SLICE_X19Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_481/CI
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.496 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_481/CO[3]
                         net (fo=1, routed)           0.000    19.496    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_481_n_0
    SLICE_X19Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_322/CI
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.610 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_322/CO[3]
                         net (fo=1, routed)           0.000    19.610    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_322_n_0
    SLICE_X19Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_169/CI
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.724 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_169/CO[3]
                         net (fo=1, routed)           0.009    19.733    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_169_n_0
    SLICE_X19Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_60/CI
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.847 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.847    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_60_n_0
    SLICE_X19Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_19/CI
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.004 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_19/CO[1]
                         net (fo=25, routed)          1.465    21.469    STUDENTS_DESIGN/average_speed_unit/avs2[24]
    SLICE_X20Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_794/I0
    SLICE_X20Y21         LUT3 (Prop_lut3_I0_O)        0.329    21.798 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_794/O
                         net (fo=1, routed)           0.000    21.798    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_794_n_0
    SLICE_X20Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_649/S[1]
    SLICE_X20Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.331 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_649/CO[3]
                         net (fo=1, routed)           0.000    22.331    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_649_n_0
    SLICE_X20Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_480/CI
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.448 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_480/CO[3]
                         net (fo=1, routed)           0.000    22.448    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_480_n_0
    SLICE_X20Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_321/CI
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.565 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_321/CO[3]
                         net (fo=1, routed)           0.000    22.565    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_321_n_0
    SLICE_X20Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_168/CI
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.682 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_168/CO[3]
                         net (fo=1, routed)           0.009    22.691    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_168_n_0
    SLICE_X20Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_59/CI
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.808 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.808    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_59_n_0
    SLICE_X20Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_18/CI
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.965 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_18/CO[1]
                         net (fo=25, routed)          1.547    24.512    STUDENTS_DESIGN/average_speed_unit/avs2[23]
    SLICE_X21Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_833/I0
    SLICE_X21Y20         LUT3 (Prop_lut3_I0_O)        0.332    24.844 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_833/O
                         net (fo=1, routed)           0.000    24.844    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_833_n_0
    SLICE_X21Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_725/S[1]
    SLICE_X21Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.394 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_725/CO[3]
                         net (fo=1, routed)           0.000    25.394    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_725_n_0
    SLICE_X21Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_567/CI
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.508 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_567/CO[3]
                         net (fo=1, routed)           0.000    25.508    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_567_n_0
    SLICE_X21Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_393/CI
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.622 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_393/CO[3]
                         net (fo=1, routed)           0.000    25.622    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_393_n_0
    SLICE_X21Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_229/CI
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.736 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_229/CO[3]
                         net (fo=1, routed)           0.000    25.736    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_229_n_0
    SLICE_X21Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_103/CI
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.850 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_103/CO[3]
                         net (fo=1, routed)           0.009    25.859    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_103_n_0
    SLICE_X21Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_33/CI
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.016 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_33/CO[1]
                         net (fo=24, routed)          1.727    27.743    STUDENTS_DESIGN/average_speed_unit/avs2[22]
    SLICE_X23Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_830/I0
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.329    28.072 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_830/O
                         net (fo=1, routed)           0.000    28.072    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_830_n_0
    SLICE_X23Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_720/S[1]
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.622 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_720/CO[3]
                         net (fo=1, routed)           0.000    28.622    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_720_n_0
    SLICE_X23Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_562/CI
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.736 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_562/CO[3]
                         net (fo=1, routed)           0.000    28.736    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_562_n_0
    SLICE_X23Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_388/CI
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.850 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_388/CO[3]
                         net (fo=1, routed)           0.000    28.850    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_388_n_0
    SLICE_X23Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_224/CI
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.964 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_224/CO[3]
                         net (fo=1, routed)           0.000    28.964    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_224_n_0
    SLICE_X23Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_97/CI
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.078 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_97/CO[3]
                         net (fo=1, routed)           0.009    29.087    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_97_n_0
    SLICE_X23Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_34/CI
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.244 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_34/CO[1]
                         net (fo=24, routed)          1.261    30.506    STUDENTS_DESIGN/average_speed_unit/avs2[21]
    SLICE_X25Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_827/I0
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.329    30.835 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_827/O
                         net (fo=1, routed)           0.000    30.835    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_827_n_0
    SLICE_X25Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_719/S[1]
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.385 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_719/CO[3]
                         net (fo=1, routed)           0.000    31.385    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_719_n_0
    SLICE_X25Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_561/CI
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.499 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_561/CO[3]
                         net (fo=1, routed)           0.009    31.508    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_561_n_0
    SLICE_X25Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_387/CI
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.622 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_387/CO[3]
                         net (fo=1, routed)           0.000    31.622    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_387_n_0
    SLICE_X25Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_223/CI
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.736 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_223/CO[3]
                         net (fo=1, routed)           0.000    31.736    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_223_n_0
    SLICE_X25Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_96/CI
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.850 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_96/CO[3]
                         net (fo=1, routed)           0.000    31.850    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_96_n_0
    SLICE_X25Y28                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_31/CI
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.007 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_31/CO[1]
                         net (fo=24, routed)          1.608    33.615    STUDENTS_DESIGN/average_speed_unit/avs2[20]
    SLICE_X24Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_774/I0
    SLICE_X24Y23         LUT3 (Prop_lut3_I0_O)        0.329    33.944 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_774/O
                         net (fo=1, routed)           0.000    33.944    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_774_n_0
    SLICE_X24Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_625/S[1]
    SLICE_X24Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.477 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_625/CO[3]
                         net (fo=1, routed)           0.000    34.477    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_625_n_0
    SLICE_X24Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_576/CI
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.594 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_576/CO[3]
                         net (fo=1, routed)           0.009    34.603    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_576_n_0
    SLICE_X24Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_402/CI
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.720 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_402/CO[3]
                         net (fo=1, routed)           0.000    34.720    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_402_n_0
    SLICE_X24Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_234/CI
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.837 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_234/CO[3]
                         net (fo=1, routed)           0.000    34.837    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_234_n_0
    SLICE_X24Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_100/CI
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.954 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_100/CO[3]
                         net (fo=1, routed)           0.000    34.954    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_100_n_0
    SLICE_X24Y28                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_32/CI
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.111 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_32/CO[1]
                         net (fo=24, routed)          1.839    36.950    STUDENTS_DESIGN/average_speed_unit/avs2[19]
    SLICE_X27Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_771/I0
    SLICE_X27Y23         LUT3 (Prop_lut3_I0_O)        0.332    37.282 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_771/O
                         net (fo=1, routed)           0.000    37.282    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_771_n_0
    SLICE_X27Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_616/S[1]
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.832 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_616/CO[3]
                         net (fo=1, routed)           0.000    37.832    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_616_n_0
    SLICE_X27Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_448/CI
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.946 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_448/CO[3]
                         net (fo=1, routed)           0.009    37.955    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_448_n_0
    SLICE_X27Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_443/CI
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.069 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_443/CO[3]
                         net (fo=1, routed)           0.000    38.069    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_443_n_0
    SLICE_X27Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_284/CI
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.183 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_284/CO[3]
                         net (fo=1, routed)           0.000    38.183    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_284_n_0
    SLICE_X27Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_141/CI
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.297 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_141/CO[3]
                         net (fo=1, routed)           0.000    38.297    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_141_n_0
    SLICE_X27Y28                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_51/CI
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.454 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_51/CO[1]
                         net (fo=24, routed)          1.774    40.228    STUDENTS_DESIGN/average_speed_unit/avs2[18]
    SLICE_X28Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_768/I0
    SLICE_X28Y22         LUT3 (Prop_lut3_I0_O)        0.329    40.557 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_768/O
                         net (fo=1, routed)           0.000    40.557    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_768_n_0
    SLICE_X28Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_611/S[1]
    SLICE_X28Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.090 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_611/CO[3]
                         net (fo=1, routed)           0.000    41.090    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_611_n_0
    SLICE_X28Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_438/CI
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.207 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_438/CO[3]
                         net (fo=1, routed)           0.000    41.207    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_438_n_0
    SLICE_X28Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_279/CI
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.324 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_279/CO[3]
                         net (fo=1, routed)           0.009    41.333    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_279_n_0
    SLICE_X28Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_274/CI
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.450 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_274/CO[3]
                         net (fo=1, routed)           0.000    41.450    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_274_n_0
    SLICE_X28Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_138/CI
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.567 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_138/CO[3]
                         net (fo=1, routed)           0.000    41.567    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_138_n_0
    SLICE_X28Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_52/CI
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.724 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_52/CO[1]
                         net (fo=24, routed)          1.752    43.476    STUDENTS_DESIGN/average_speed_unit/avs2[17]
    SLICE_X30Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_765/I0
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.332    43.808 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_765/O
                         net (fo=1, routed)           0.000    43.808    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_765_n_0
    SLICE_X30Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_606/S[1]
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.341 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_606/CO[3]
                         net (fo=1, routed)           0.000    44.341    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_606_n_0
    SLICE_X30Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_433/CI
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.458 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_433/CO[3]
                         net (fo=1, routed)           0.000    44.458    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_433_n_0
    SLICE_X30Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_269/CI
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.575 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_269/CO[3]
                         net (fo=1, routed)           0.009    44.584    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_269_n_0
    SLICE_X30Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_129/CI
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.701 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_129/CO[3]
                         net (fo=1, routed)           0.000    44.701    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_129_n_0
    SLICE_X30Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_126/CI
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.818 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_126/CO[3]
                         net (fo=1, routed)           0.000    44.818    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_126_n_0
    SLICE_X30Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_50/CI
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.975 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_50/CO[1]
                         net (fo=24, routed)          1.755    46.730    STUDENTS_DESIGN/average_speed_unit/avs2[16]
    SLICE_X34Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_675/I0
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.332    47.062 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_675/O
                         net (fo=1, routed)           0.000    47.062    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_675_n_0
    SLICE_X34Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_511/S[2]
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    47.442 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_511/CO[3]
                         net (fo=1, routed)           0.000    47.442    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_511_n_0
    SLICE_X34Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_428/CI
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.559 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_428/CO[3]
                         net (fo=1, routed)           0.009    47.568    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_428_n_0
    SLICE_X34Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_264/CI
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.685 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_264/CO[3]
                         net (fo=1, routed)           0.000    47.685    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_264_n_0
    SLICE_X34Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_121/CI
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.802 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_121/CO[3]
                         net (fo=1, routed)           0.000    47.802    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_121_n_0
    SLICE_X34Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_42/CI
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.919 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.919    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_42_n_0
    SLICE_X34Y28                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_41/CI
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.076 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_41/CO[1]
                         net (fo=24, routed)          1.504    49.579    STUDENTS_DESIGN/average_speed_unit/avs2[15]
    SLICE_X33Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_673/I0
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.332    49.911 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_673/O
                         net (fo=1, routed)           0.000    49.911    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_673_n_0
    SLICE_X33Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_506/S[1]
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.461 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_506/CO[3]
                         net (fo=1, routed)           0.000    50.461    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_506_n_0
    SLICE_X33Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_347/CI
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.575 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_347/CO[3]
                         net (fo=1, routed)           0.000    50.575    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_347_n_0
    SLICE_X33Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_259/CI
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.689 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_259/CO[3]
                         net (fo=1, routed)           0.000    50.689    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_259_n_0
    SLICE_X33Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_116/CI
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.803 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_116/CO[3]
                         net (fo=1, routed)           0.009    50.812    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_116_n_0
    SLICE_X33Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_38/CI
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.926 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.926    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_38_n_0
    SLICE_X33Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_11/CI
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.083 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_11/CO[1]
                         net (fo=24, routed)          1.481    52.564    STUDENTS_DESIGN/average_speed_unit/avs2[14]
    SLICE_X32Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_509/I0
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.329    52.893 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_509/O
                         net (fo=1, routed)           0.000    52.893    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_509_n_0
    SLICE_X32Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_342/S[1]
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.426 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_342/CO[3]
                         net (fo=1, routed)           0.000    53.426    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_342_n_0
    SLICE_X32Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_189/CI
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.543 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_189/CO[3]
                         net (fo=1, routed)           0.000    53.543    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_189_n_0
    SLICE_X32Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_115/CI
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.660 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_115/CO[3]
                         net (fo=1, routed)           0.000    53.660    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_115_n_0
    SLICE_X32Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_37/CI
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.777 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_37/CO[3]
                         net (fo=1, routed)           0.009    53.786    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_37_n_0
    SLICE_X32Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_10/CI
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.943 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_10/CO[1]
                         net (fo=24, routed)          1.621    55.565    STUDENTS_DESIGN/average_speed_unit/avs2[13]
    SLICE_X31Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_667/I0
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.332    55.897 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_667/O
                         net (fo=1, routed)           0.000    55.897    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_667_n_0
    SLICE_X31Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_496/S[1]
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.447 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_496/CO[3]
                         net (fo=1, routed)           0.000    56.447    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_496_n_0
    SLICE_X31Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_337/CI
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.561 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_337/CO[3]
                         net (fo=1, routed)           0.000    56.561    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_337_n_0
    SLICE_X31Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_184/CI
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.675 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_184/CO[3]
                         net (fo=1, routed)           0.000    56.675    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_184_n_0
    SLICE_X31Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_71/CI
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.789 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_71/CO[3]
                         net (fo=1, routed)           0.000    56.789    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_71_n_0
    SLICE_X31Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_45/CI
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.903 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.903    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_45_n_0
    SLICE_X31Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_13/CI
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.060 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_13/CO[1]
                         net (fo=24, routed)          1.805    58.865    STUDENTS_DESIGN/average_speed_unit/avs2[12]
    SLICE_X30Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_664/I0
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.329    59.194 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_664/O
                         net (fo=1, routed)           0.000    59.194    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_664_n_0
    SLICE_X30Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_491/S[1]
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.727 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_491/CO[3]
                         net (fo=1, routed)           0.000    59.727    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_491_n_0
    SLICE_X30Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_332/CI
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.844 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_332/CO[3]
                         net (fo=1, routed)           0.000    59.844    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_332_n_0
    SLICE_X30Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_179/CI
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.961 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_179/CO[3]
                         net (fo=1, routed)           0.000    59.961    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_179_n_0
    SLICE_X30Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_66/CI
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.078 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_66/CO[3]
                         net (fo=1, routed)           0.000    60.078    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_66_n_0
    SLICE_X30Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_21/CI
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.195 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.195    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_21_n_0
    SLICE_X30Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_12/CI
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.352 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_12/CO[1]
                         net (fo=24, routed)          1.534    61.885    STUDENTS_DESIGN/average_speed_unit/avs2[11]
    SLICE_X29Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_661/I0
    SLICE_X29Y15         LUT3 (Prop_lut3_I0_O)        0.332    62.217 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_661/O
                         net (fo=1, routed)           0.000    62.217    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_661_n_0
    SLICE_X29Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_490/S[1]
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.767 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_490/CO[3]
                         net (fo=1, routed)           0.000    62.767    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_490_n_0
    SLICE_X29Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_331/CI
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.881 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_331/CO[3]
                         net (fo=1, routed)           0.000    62.881    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_331_n_0
    SLICE_X29Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_178/CI
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.995 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_178/CO[3]
                         net (fo=1, routed)           0.000    62.995    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_178_n_0
    SLICE_X29Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_65/CI
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.109 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_65/CO[3]
                         net (fo=1, routed)           0.000    63.109    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_65_n_0
    SLICE_X29Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_20/CI
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.223 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.223    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_20_n_0
    SLICE_X29Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_5/CI
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.380 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_5/CO[1]
                         net (fo=34, routed)          1.577    64.957    STUDENTS_DESIGN/average_speed_unit/avs2[10]
    SLICE_X28Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_845/I0
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329    65.286 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_845/O
                         net (fo=1, routed)           0.000    65.286    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_845_n_0
    SLICE_X28Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_749/S[1]
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.819 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_749/CO[3]
                         net (fo=1, routed)           0.000    65.819    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_749_n_0
    SLICE_X28Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_592/CI
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.936 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_592/CO[3]
                         net (fo=1, routed)           0.000    65.936    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_592_n_0
    SLICE_X28Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_418/CI
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.053 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_418/CO[3]
                         net (fo=1, routed)           0.000    66.053    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_418_n_0
    SLICE_X28Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_302/CI
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.170 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_302/CO[3]
                         net (fo=1, routed)           0.000    66.170    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_302_n_0
    SLICE_X28Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_156/CI
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.287 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_156/CO[3]
                         net (fo=1, routed)           0.000    66.287    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_156_n_0
    SLICE_X28Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_58/CI
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.444 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_58/CO[1]
                         net (fo=24, routed)          0.909    67.353    STUDENTS_DESIGN/average_speed_unit/avs2[9]
    SLICE_X26Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_842/I0
    SLICE_X26Y20         LUT3 (Prop_lut3_I0_O)        0.332    67.685 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_842/O
                         net (fo=1, routed)           0.000    67.685    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_842_n_0
    SLICE_X26Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_744/S[1]
    SLICE_X26Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.235 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_744/CO[3]
                         net (fo=1, routed)           0.000    68.235    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_744_n_0
    SLICE_X26Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_587/CI
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.349 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_587/CO[3]
                         net (fo=1, routed)           0.000    68.349    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_587_n_0
    SLICE_X26Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_413/CI
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.463 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_413/CO[3]
                         net (fo=1, routed)           0.000    68.463    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_413_n_0
    SLICE_X26Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_249/CI
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.577 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_249/CO[3]
                         net (fo=1, routed)           0.000    68.577    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_249_n_0
    SLICE_X26Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_155/CI
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.691 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_155/CO[3]
                         net (fo=1, routed)           0.009    68.700    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_155_n_0
    SLICE_X26Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_54/CI
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.857 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_54/CO[1]
                         net (fo=24, routed)          2.516    71.373    STUDENTS_DESIGN/average_speed_unit/avs2[8]
    SLICE_X25Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_838/I0
    SLICE_X25Y14         LUT3 (Prop_lut3_I0_O)        0.329    71.702 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_838/O
                         net (fo=1, routed)           0.000    71.702    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_838_n_0
    SLICE_X25Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_739/S[2]
    SLICE_X25Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    72.100 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_739/CO[3]
                         net (fo=1, routed)           0.000    72.100    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_739_n_0
    SLICE_X25Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_582/CI
    SLICE_X25Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.214 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_582/CO[3]
                         net (fo=1, routed)           0.000    72.214    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_582_n_0
    SLICE_X25Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_408/CI
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.328 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_408/CO[3]
                         net (fo=1, routed)           0.000    72.328    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_408_n_0
    SLICE_X25Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_244/CI
    SLICE_X25Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.442 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_244/CO[3]
                         net (fo=1, routed)           0.000    72.442    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_244_n_0
    SLICE_X25Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_109/CI
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.556 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_109/CO[3]
                         net (fo=1, routed)           0.000    72.556    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_109_n_0
    SLICE_X25Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_55/CI
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.713 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_55/CO[1]
                         net (fo=24, routed)          1.837    74.550    STUDENTS_DESIGN/average_speed_unit/avs2[7]
    SLICE_X24Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_742/I0
    SLICE_X24Y14         LUT3 (Prop_lut3_I0_O)        0.329    74.879 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_742/O
                         net (fo=1, routed)           0.000    74.879    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_742_n_0
    SLICE_X24Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_581/S[1]
    SLICE_X24Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.412 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_581/CO[3]
                         net (fo=1, routed)           0.000    75.412    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_581_n_0
    SLICE_X24Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_407/CI
    SLICE_X24Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.529 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_407/CO[3]
                         net (fo=1, routed)           0.000    75.529    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_407_n_0
    SLICE_X24Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_243/CI
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.646 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_243/CO[3]
                         net (fo=1, routed)           0.000    75.646    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_243_n_0
    SLICE_X24Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_108/CI
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.763 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_108/CO[3]
                         net (fo=1, routed)           0.000    75.763    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_108_n_0
    SLICE_X24Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_35/CI
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.920 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_35/CO[1]
                         net (fo=25, routed)          1.541    77.461    STUDENTS_DESIGN/average_speed_unit/avs2[6]
    SLICE_X22Y13                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_846/I0
    SLICE_X22Y13         LUT3 (Prop_lut3_I0_O)        0.332    77.793 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_846/O
                         net (fo=1, routed)           0.000    77.793    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_846_n_0
    SLICE_X22Y13                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_758/S[3]
    SLICE_X22Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.194 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_758/CO[3]
                         net (fo=1, routed)           0.000    78.194    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_758_n_0
    SLICE_X22Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_601/CI
    SLICE_X22Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.308 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_601/CO[3]
                         net (fo=1, routed)           0.000    78.308    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_601_n_0
    SLICE_X22Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_423/CI
    SLICE_X22Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.422 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_423/CO[3]
                         net (fo=1, routed)           0.000    78.422    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_423_n_0
    SLICE_X22Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_254/CI
    SLICE_X22Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.536 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_254/CO[3]
                         net (fo=1, routed)           0.000    78.536    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_254_n_0
    SLICE_X22Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_112/CI
    SLICE_X22Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.650 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_112/CO[3]
                         net (fo=1, routed)           0.000    78.650    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_112_n_0
    SLICE_X22Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_36/CI
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.807 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_36/CO[1]
                         net (fo=25, routed)          1.391    80.198    STUDENTS_DESIGN/average_speed_unit/avs2[5]
    SLICE_X23Y13                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_790/I0
    SLICE_X23Y13         LUT3 (Prop_lut3_I0_O)        0.329    80.527 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_790/O
                         net (fo=1, routed)           0.000    80.527    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_790_n_0
    SLICE_X23Y13                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_644/S[1]
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.077 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_644/CO[3]
                         net (fo=1, routed)           0.000    81.077    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_644_n_0
    SLICE_X23Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_475/CI
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.191 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_475/CO[3]
                         net (fo=1, routed)           0.000    81.191    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_475_n_0
    SLICE_X23Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_316/CI
    SLICE_X23Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.305 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_316/CO[3]
                         net (fo=1, routed)           0.000    81.305    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_316_n_0
    SLICE_X23Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_163/CI
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.419 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_163/CO[3]
                         net (fo=1, routed)           0.000    81.419    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_163_n_0
    SLICE_X23Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_57/CI
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.576 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_57/CO[1]
                         net (fo=24, routed)          2.040    83.616    STUDENTS_DESIGN/average_speed_unit/avs2[4]
    SLICE_X27Y12                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_785/I0
    SLICE_X27Y12         LUT3 (Prop_lut3_I0_O)        0.329    83.945 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_785/O
                         net (fo=1, routed)           0.000    83.945    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_785_n_0
    SLICE_X27Y12                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_639/S[1]
    SLICE_X27Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.495 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_639/CO[3]
                         net (fo=1, routed)           0.000    84.495    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_639_n_0
    SLICE_X27Y13                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_470/CI
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.609 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_470/CO[3]
                         net (fo=1, routed)           0.000    84.609    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_470_n_0
    SLICE_X27Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_311/CI
    SLICE_X27Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.723 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_311/CO[3]
                         net (fo=1, routed)           0.000    84.723    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_311_n_0
    SLICE_X27Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_161/CI
    SLICE_X27Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.837 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_161/CO[3]
                         net (fo=1, routed)           0.000    84.837    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_161_n_0
    SLICE_X27Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_56/CI
    SLICE_X27Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    85.108 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_56/CO[0]
                         net (fo=1, routed)           0.965    86.073    STUDENTS_DESIGN/average_speed_unit/avs2[3]
    SLICE_X24Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_16/I2
    SLICE_X24Y19         LUT5 (Prop_lut5_I2_O)        0.373    86.446 f  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_16/O
                         net (fo=2, routed)           0.176    86.622    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_16_n_0
    SLICE_X24Y19                                                      f  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_4/I2
    SLICE_X24Y19         LUT6 (Prop_lut6_I2_O)        0.124    86.746 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_4/O
                         net (fo=1, routed)           0.796    87.542    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_4_n_0
    SLICE_X24Y12                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1/I3
    SLICE_X24Y12         LUT6 (Prop_lut6_I3_O)        0.124    87.666 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1/O
                         net (fo=10, routed)          0.592    88.258    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1_n_0
    SLICE_X26Y11         FDCE                                         r  STUDENTS_DESIGN/average_speed_unit/avs_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                  488281.250 488281.250 r  
    L16                                               0.000 488281.250 r  CLK125M (IN)
                         net (fo=0)                   0.000 488281.250    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421 488282.656 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880 488284.531    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 488284.625 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.499 488286.125    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.367 488286.500 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.921 488287.406    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 488287.500 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.496 488289.000    STUDENTS_DESIGN/average_speed_unit/clock
    SLICE_X26Y11         FDCE                                         r  STUDENTS_DESIGN/average_speed_unit/avs_reg[2]/C
                         clock pessimism              0.792 488289.781    
                         clock uncertainty           -0.035 488289.750    
    SLICE_X26Y11         FDCE (Setup_fdce_C_CE)      -0.205 488289.531    STUDENTS_DESIGN/average_speed_unit/avs_reg[2]
  -------------------------------------------------------------------
                         required time                      488289.500    
                         arrival time                         -88.258    
  -------------------------------------------------------------------
                         slack                              488201.250    

Slack (MET) :             488201.250ns  (required time - arrival time)
  Source:                 STUDENTS_DESIGN/trip_distance_unit/day_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            STUDENTS_DESIGN/average_speed_unit/avs_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             CLK2048_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            488281.250ns  (CLK2048_CLK rise@488281.250ns - CLK2048_CLK rise@0.000ns)
  Data Path Delay:        79.643ns  (logic 38.349ns (48.151%)  route 41.294ns (51.849%))
  Logic Levels:           161  (CARRY4=134 DSP48E1=1 LUT2=1 LUT3=22 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.766ns = ( 488289.031 - 488281.250 ) 
    Source Clock Delay      (SCD):    8.615ns
    Clock Pessimism Removal (CPR):    0.792ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.673     5.341    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           1.049     6.846    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.947 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.668     8.615    STUDENTS_DESIGN/trip_distance_unit/clock
    SLICE_X22Y8          FDCE                                         r  STUDENTS_DESIGN/trip_distance_unit/day_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y8          FDCE (Prop_fdce_C_Q)         0.456     9.071 r  STUDENTS_DESIGN/trip_distance_unit/day_reg[4]/Q
                         net (fo=4, routed)           1.095    10.166    STUDENTS_DESIGN/average_speed_unit/out[4]
    DSP48_X0Y4                                                        r  STUDENTS_DESIGN/average_speed_unit/avs3/A[4]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[4]_P[25])
                                                      3.841    14.007 r  STUDENTS_DESIGN/average_speed_unit/avs3/P[25]
                         net (fo=6, routed)           1.655    15.662    STUDENTS_DESIGN/trip_time_unit/P[0]
    SLICE_X18Y21                                                      r  STUDENTS_DESIGN/trip_time_unit/avs[9]_i_781/I1
    SLICE_X18Y21         LUT2 (Prop_lut2_I1_O)        0.124    15.786 r  STUDENTS_DESIGN/trip_time_unit/avs[9]_i_781/O
                         net (fo=1, routed)           0.000    15.786    STUDENTS_DESIGN/average_speed_unit/S[0]
    SLICE_X18Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_630/S[0]
    SLICE_X18Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.318 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_630/CO[3]
                         net (fo=1, routed)           0.000    16.318    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_630_n_0
    SLICE_X18Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_457/CI
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.432 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_457/CO[3]
                         net (fo=1, routed)           0.000    16.432    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_457_n_0
    SLICE_X18Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_293/CI
    SLICE_X18Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.546 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_293/CO[3]
                         net (fo=1, routed)           0.000    16.546    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_293_n_0
    SLICE_X18Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_146/CI
    SLICE_X18Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.660 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_146/CO[3]
                         net (fo=1, routed)           0.009    16.669    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_146_n_0
    SLICE_X18Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_53/CI
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.783 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.783    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_53_n_0
    SLICE_X18Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_15/CI
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.054 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_15/CO[0]
                         net (fo=25, routed)          1.405    18.459    STUDENTS_DESIGN/average_speed_unit/avs2[25]
    SLICE_X19Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_797/I0
    SLICE_X19Y21         LUT3 (Prop_lut3_I0_O)        0.373    18.832 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_797/O
                         net (fo=1, routed)           0.000    18.832    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_797_n_0
    SLICE_X19Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_650/S[1]
    SLICE_X19Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.382 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_650/CO[3]
                         net (fo=1, routed)           0.000    19.382    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_650_n_0
    SLICE_X19Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_481/CI
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.496 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_481/CO[3]
                         net (fo=1, routed)           0.000    19.496    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_481_n_0
    SLICE_X19Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_322/CI
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.610 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_322/CO[3]
                         net (fo=1, routed)           0.000    19.610    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_322_n_0
    SLICE_X19Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_169/CI
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.724 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_169/CO[3]
                         net (fo=1, routed)           0.009    19.733    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_169_n_0
    SLICE_X19Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_60/CI
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.847 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.847    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_60_n_0
    SLICE_X19Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_19/CI
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.004 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_19/CO[1]
                         net (fo=25, routed)          1.465    21.469    STUDENTS_DESIGN/average_speed_unit/avs2[24]
    SLICE_X20Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_794/I0
    SLICE_X20Y21         LUT3 (Prop_lut3_I0_O)        0.329    21.798 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_794/O
                         net (fo=1, routed)           0.000    21.798    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_794_n_0
    SLICE_X20Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_649/S[1]
    SLICE_X20Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.331 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_649/CO[3]
                         net (fo=1, routed)           0.000    22.331    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_649_n_0
    SLICE_X20Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_480/CI
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.448 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_480/CO[3]
                         net (fo=1, routed)           0.000    22.448    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_480_n_0
    SLICE_X20Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_321/CI
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.565 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_321/CO[3]
                         net (fo=1, routed)           0.000    22.565    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_321_n_0
    SLICE_X20Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_168/CI
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.682 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_168/CO[3]
                         net (fo=1, routed)           0.009    22.691    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_168_n_0
    SLICE_X20Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_59/CI
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.808 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.808    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_59_n_0
    SLICE_X20Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_18/CI
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.965 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_18/CO[1]
                         net (fo=25, routed)          1.547    24.512    STUDENTS_DESIGN/average_speed_unit/avs2[23]
    SLICE_X21Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_833/I0
    SLICE_X21Y20         LUT3 (Prop_lut3_I0_O)        0.332    24.844 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_833/O
                         net (fo=1, routed)           0.000    24.844    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_833_n_0
    SLICE_X21Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_725/S[1]
    SLICE_X21Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.394 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_725/CO[3]
                         net (fo=1, routed)           0.000    25.394    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_725_n_0
    SLICE_X21Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_567/CI
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.508 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_567/CO[3]
                         net (fo=1, routed)           0.000    25.508    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_567_n_0
    SLICE_X21Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_393/CI
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.622 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_393/CO[3]
                         net (fo=1, routed)           0.000    25.622    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_393_n_0
    SLICE_X21Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_229/CI
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.736 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_229/CO[3]
                         net (fo=1, routed)           0.000    25.736    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_229_n_0
    SLICE_X21Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_103/CI
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.850 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_103/CO[3]
                         net (fo=1, routed)           0.009    25.859    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_103_n_0
    SLICE_X21Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_33/CI
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.016 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_33/CO[1]
                         net (fo=24, routed)          1.727    27.743    STUDENTS_DESIGN/average_speed_unit/avs2[22]
    SLICE_X23Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_830/I0
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.329    28.072 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_830/O
                         net (fo=1, routed)           0.000    28.072    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_830_n_0
    SLICE_X23Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_720/S[1]
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.622 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_720/CO[3]
                         net (fo=1, routed)           0.000    28.622    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_720_n_0
    SLICE_X23Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_562/CI
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.736 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_562/CO[3]
                         net (fo=1, routed)           0.000    28.736    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_562_n_0
    SLICE_X23Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_388/CI
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.850 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_388/CO[3]
                         net (fo=1, routed)           0.000    28.850    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_388_n_0
    SLICE_X23Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_224/CI
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.964 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_224/CO[3]
                         net (fo=1, routed)           0.000    28.964    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_224_n_0
    SLICE_X23Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_97/CI
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.078 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_97/CO[3]
                         net (fo=1, routed)           0.009    29.087    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_97_n_0
    SLICE_X23Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_34/CI
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.244 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_34/CO[1]
                         net (fo=24, routed)          1.261    30.506    STUDENTS_DESIGN/average_speed_unit/avs2[21]
    SLICE_X25Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_827/I0
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.329    30.835 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_827/O
                         net (fo=1, routed)           0.000    30.835    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_827_n_0
    SLICE_X25Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_719/S[1]
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.385 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_719/CO[3]
                         net (fo=1, routed)           0.000    31.385    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_719_n_0
    SLICE_X25Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_561/CI
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.499 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_561/CO[3]
                         net (fo=1, routed)           0.009    31.508    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_561_n_0
    SLICE_X25Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_387/CI
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.622 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_387/CO[3]
                         net (fo=1, routed)           0.000    31.622    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_387_n_0
    SLICE_X25Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_223/CI
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.736 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_223/CO[3]
                         net (fo=1, routed)           0.000    31.736    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_223_n_0
    SLICE_X25Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_96/CI
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.850 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_96/CO[3]
                         net (fo=1, routed)           0.000    31.850    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_96_n_0
    SLICE_X25Y28                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_31/CI
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.007 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_31/CO[1]
                         net (fo=24, routed)          1.608    33.615    STUDENTS_DESIGN/average_speed_unit/avs2[20]
    SLICE_X24Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_774/I0
    SLICE_X24Y23         LUT3 (Prop_lut3_I0_O)        0.329    33.944 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_774/O
                         net (fo=1, routed)           0.000    33.944    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_774_n_0
    SLICE_X24Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_625/S[1]
    SLICE_X24Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.477 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_625/CO[3]
                         net (fo=1, routed)           0.000    34.477    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_625_n_0
    SLICE_X24Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_576/CI
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.594 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_576/CO[3]
                         net (fo=1, routed)           0.009    34.603    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_576_n_0
    SLICE_X24Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_402/CI
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.720 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_402/CO[3]
                         net (fo=1, routed)           0.000    34.720    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_402_n_0
    SLICE_X24Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_234/CI
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.837 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_234/CO[3]
                         net (fo=1, routed)           0.000    34.837    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_234_n_0
    SLICE_X24Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_100/CI
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.954 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_100/CO[3]
                         net (fo=1, routed)           0.000    34.954    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_100_n_0
    SLICE_X24Y28                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_32/CI
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.111 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_32/CO[1]
                         net (fo=24, routed)          1.839    36.950    STUDENTS_DESIGN/average_speed_unit/avs2[19]
    SLICE_X27Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_771/I0
    SLICE_X27Y23         LUT3 (Prop_lut3_I0_O)        0.332    37.282 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_771/O
                         net (fo=1, routed)           0.000    37.282    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_771_n_0
    SLICE_X27Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_616/S[1]
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.832 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_616/CO[3]
                         net (fo=1, routed)           0.000    37.832    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_616_n_0
    SLICE_X27Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_448/CI
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.946 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_448/CO[3]
                         net (fo=1, routed)           0.009    37.955    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_448_n_0
    SLICE_X27Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_443/CI
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.069 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_443/CO[3]
                         net (fo=1, routed)           0.000    38.069    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_443_n_0
    SLICE_X27Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_284/CI
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.183 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_284/CO[3]
                         net (fo=1, routed)           0.000    38.183    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_284_n_0
    SLICE_X27Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_141/CI
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.297 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_141/CO[3]
                         net (fo=1, routed)           0.000    38.297    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_141_n_0
    SLICE_X27Y28                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_51/CI
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.454 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_51/CO[1]
                         net (fo=24, routed)          1.774    40.228    STUDENTS_DESIGN/average_speed_unit/avs2[18]
    SLICE_X28Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_768/I0
    SLICE_X28Y22         LUT3 (Prop_lut3_I0_O)        0.329    40.557 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_768/O
                         net (fo=1, routed)           0.000    40.557    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_768_n_0
    SLICE_X28Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_611/S[1]
    SLICE_X28Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.090 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_611/CO[3]
                         net (fo=1, routed)           0.000    41.090    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_611_n_0
    SLICE_X28Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_438/CI
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.207 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_438/CO[3]
                         net (fo=1, routed)           0.000    41.207    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_438_n_0
    SLICE_X28Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_279/CI
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.324 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_279/CO[3]
                         net (fo=1, routed)           0.009    41.333    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_279_n_0
    SLICE_X28Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_274/CI
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.450 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_274/CO[3]
                         net (fo=1, routed)           0.000    41.450    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_274_n_0
    SLICE_X28Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_138/CI
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.567 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_138/CO[3]
                         net (fo=1, routed)           0.000    41.567    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_138_n_0
    SLICE_X28Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_52/CI
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.724 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_52/CO[1]
                         net (fo=24, routed)          1.752    43.476    STUDENTS_DESIGN/average_speed_unit/avs2[17]
    SLICE_X30Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_765/I0
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.332    43.808 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_765/O
                         net (fo=1, routed)           0.000    43.808    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_765_n_0
    SLICE_X30Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_606/S[1]
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.341 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_606/CO[3]
                         net (fo=1, routed)           0.000    44.341    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_606_n_0
    SLICE_X30Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_433/CI
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.458 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_433/CO[3]
                         net (fo=1, routed)           0.000    44.458    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_433_n_0
    SLICE_X30Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_269/CI
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.575 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_269/CO[3]
                         net (fo=1, routed)           0.009    44.584    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_269_n_0
    SLICE_X30Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_129/CI
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.701 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_129/CO[3]
                         net (fo=1, routed)           0.000    44.701    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_129_n_0
    SLICE_X30Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_126/CI
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.818 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_126/CO[3]
                         net (fo=1, routed)           0.000    44.818    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_126_n_0
    SLICE_X30Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_50/CI
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.975 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_50/CO[1]
                         net (fo=24, routed)          1.755    46.730    STUDENTS_DESIGN/average_speed_unit/avs2[16]
    SLICE_X34Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_675/I0
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.332    47.062 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_675/O
                         net (fo=1, routed)           0.000    47.062    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_675_n_0
    SLICE_X34Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_511/S[2]
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    47.442 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_511/CO[3]
                         net (fo=1, routed)           0.000    47.442    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_511_n_0
    SLICE_X34Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_428/CI
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.559 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_428/CO[3]
                         net (fo=1, routed)           0.009    47.568    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_428_n_0
    SLICE_X34Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_264/CI
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.685 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_264/CO[3]
                         net (fo=1, routed)           0.000    47.685    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_264_n_0
    SLICE_X34Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_121/CI
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.802 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_121/CO[3]
                         net (fo=1, routed)           0.000    47.802    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_121_n_0
    SLICE_X34Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_42/CI
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.919 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.919    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_42_n_0
    SLICE_X34Y28                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_41/CI
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.076 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_41/CO[1]
                         net (fo=24, routed)          1.504    49.579    STUDENTS_DESIGN/average_speed_unit/avs2[15]
    SLICE_X33Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_673/I0
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.332    49.911 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_673/O
                         net (fo=1, routed)           0.000    49.911    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_673_n_0
    SLICE_X33Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_506/S[1]
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.461 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_506/CO[3]
                         net (fo=1, routed)           0.000    50.461    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_506_n_0
    SLICE_X33Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_347/CI
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.575 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_347/CO[3]
                         net (fo=1, routed)           0.000    50.575    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_347_n_0
    SLICE_X33Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_259/CI
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.689 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_259/CO[3]
                         net (fo=1, routed)           0.000    50.689    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_259_n_0
    SLICE_X33Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_116/CI
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.803 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_116/CO[3]
                         net (fo=1, routed)           0.009    50.812    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_116_n_0
    SLICE_X33Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_38/CI
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.926 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.926    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_38_n_0
    SLICE_X33Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_11/CI
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.083 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_11/CO[1]
                         net (fo=24, routed)          1.481    52.564    STUDENTS_DESIGN/average_speed_unit/avs2[14]
    SLICE_X32Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_509/I0
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.329    52.893 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_509/O
                         net (fo=1, routed)           0.000    52.893    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_509_n_0
    SLICE_X32Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_342/S[1]
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.426 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_342/CO[3]
                         net (fo=1, routed)           0.000    53.426    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_342_n_0
    SLICE_X32Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_189/CI
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.543 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_189/CO[3]
                         net (fo=1, routed)           0.000    53.543    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_189_n_0
    SLICE_X32Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_115/CI
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.660 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_115/CO[3]
                         net (fo=1, routed)           0.000    53.660    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_115_n_0
    SLICE_X32Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_37/CI
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.777 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_37/CO[3]
                         net (fo=1, routed)           0.009    53.786    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_37_n_0
    SLICE_X32Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_10/CI
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.943 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_10/CO[1]
                         net (fo=24, routed)          1.621    55.565    STUDENTS_DESIGN/average_speed_unit/avs2[13]
    SLICE_X31Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_667/I0
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.332    55.897 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_667/O
                         net (fo=1, routed)           0.000    55.897    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_667_n_0
    SLICE_X31Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_496/S[1]
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.447 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_496/CO[3]
                         net (fo=1, routed)           0.000    56.447    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_496_n_0
    SLICE_X31Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_337/CI
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.561 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_337/CO[3]
                         net (fo=1, routed)           0.000    56.561    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_337_n_0
    SLICE_X31Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_184/CI
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.675 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_184/CO[3]
                         net (fo=1, routed)           0.000    56.675    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_184_n_0
    SLICE_X31Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_71/CI
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.789 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_71/CO[3]
                         net (fo=1, routed)           0.000    56.789    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_71_n_0
    SLICE_X31Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_45/CI
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.903 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.903    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_45_n_0
    SLICE_X31Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_13/CI
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.060 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_13/CO[1]
                         net (fo=24, routed)          1.805    58.865    STUDENTS_DESIGN/average_speed_unit/avs2[12]
    SLICE_X30Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_664/I0
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.329    59.194 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_664/O
                         net (fo=1, routed)           0.000    59.194    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_664_n_0
    SLICE_X30Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_491/S[1]
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.727 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_491/CO[3]
                         net (fo=1, routed)           0.000    59.727    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_491_n_0
    SLICE_X30Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_332/CI
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.844 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_332/CO[3]
                         net (fo=1, routed)           0.000    59.844    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_332_n_0
    SLICE_X30Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_179/CI
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.961 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_179/CO[3]
                         net (fo=1, routed)           0.000    59.961    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_179_n_0
    SLICE_X30Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_66/CI
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.078 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_66/CO[3]
                         net (fo=1, routed)           0.000    60.078    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_66_n_0
    SLICE_X30Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_21/CI
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.195 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.195    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_21_n_0
    SLICE_X30Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_12/CI
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.352 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_12/CO[1]
                         net (fo=24, routed)          1.534    61.885    STUDENTS_DESIGN/average_speed_unit/avs2[11]
    SLICE_X29Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_661/I0
    SLICE_X29Y15         LUT3 (Prop_lut3_I0_O)        0.332    62.217 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_661/O
                         net (fo=1, routed)           0.000    62.217    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_661_n_0
    SLICE_X29Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_490/S[1]
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.767 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_490/CO[3]
                         net (fo=1, routed)           0.000    62.767    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_490_n_0
    SLICE_X29Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_331/CI
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.881 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_331/CO[3]
                         net (fo=1, routed)           0.000    62.881    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_331_n_0
    SLICE_X29Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_178/CI
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.995 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_178/CO[3]
                         net (fo=1, routed)           0.000    62.995    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_178_n_0
    SLICE_X29Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_65/CI
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.109 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_65/CO[3]
                         net (fo=1, routed)           0.000    63.109    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_65_n_0
    SLICE_X29Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_20/CI
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.223 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.223    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_20_n_0
    SLICE_X29Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_5/CI
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.380 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_5/CO[1]
                         net (fo=34, routed)          1.577    64.957    STUDENTS_DESIGN/average_speed_unit/avs2[10]
    SLICE_X28Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_845/I0
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329    65.286 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_845/O
                         net (fo=1, routed)           0.000    65.286    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_845_n_0
    SLICE_X28Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_749/S[1]
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.819 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_749/CO[3]
                         net (fo=1, routed)           0.000    65.819    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_749_n_0
    SLICE_X28Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_592/CI
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.936 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_592/CO[3]
                         net (fo=1, routed)           0.000    65.936    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_592_n_0
    SLICE_X28Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_418/CI
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.053 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_418/CO[3]
                         net (fo=1, routed)           0.000    66.053    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_418_n_0
    SLICE_X28Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_302/CI
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.170 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_302/CO[3]
                         net (fo=1, routed)           0.000    66.170    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_302_n_0
    SLICE_X28Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_156/CI
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.287 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_156/CO[3]
                         net (fo=1, routed)           0.000    66.287    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_156_n_0
    SLICE_X28Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_58/CI
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.444 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_58/CO[1]
                         net (fo=24, routed)          0.909    67.353    STUDENTS_DESIGN/average_speed_unit/avs2[9]
    SLICE_X26Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_842/I0
    SLICE_X26Y20         LUT3 (Prop_lut3_I0_O)        0.332    67.685 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_842/O
                         net (fo=1, routed)           0.000    67.685    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_842_n_0
    SLICE_X26Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_744/S[1]
    SLICE_X26Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.235 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_744/CO[3]
                         net (fo=1, routed)           0.000    68.235    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_744_n_0
    SLICE_X26Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_587/CI
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.349 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_587/CO[3]
                         net (fo=1, routed)           0.000    68.349    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_587_n_0
    SLICE_X26Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_413/CI
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.463 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_413/CO[3]
                         net (fo=1, routed)           0.000    68.463    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_413_n_0
    SLICE_X26Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_249/CI
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.577 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_249/CO[3]
                         net (fo=1, routed)           0.000    68.577    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_249_n_0
    SLICE_X26Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_155/CI
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.691 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_155/CO[3]
                         net (fo=1, routed)           0.009    68.700    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_155_n_0
    SLICE_X26Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_54/CI
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.857 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_54/CO[1]
                         net (fo=24, routed)          2.516    71.373    STUDENTS_DESIGN/average_speed_unit/avs2[8]
    SLICE_X25Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_838/I0
    SLICE_X25Y14         LUT3 (Prop_lut3_I0_O)        0.329    71.702 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_838/O
                         net (fo=1, routed)           0.000    71.702    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_838_n_0
    SLICE_X25Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_739/S[2]
    SLICE_X25Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    72.100 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_739/CO[3]
                         net (fo=1, routed)           0.000    72.100    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_739_n_0
    SLICE_X25Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_582/CI
    SLICE_X25Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.214 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_582/CO[3]
                         net (fo=1, routed)           0.000    72.214    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_582_n_0
    SLICE_X25Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_408/CI
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.328 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_408/CO[3]
                         net (fo=1, routed)           0.000    72.328    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_408_n_0
    SLICE_X25Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_244/CI
    SLICE_X25Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.442 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_244/CO[3]
                         net (fo=1, routed)           0.000    72.442    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_244_n_0
    SLICE_X25Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_109/CI
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.556 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_109/CO[3]
                         net (fo=1, routed)           0.000    72.556    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_109_n_0
    SLICE_X25Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_55/CI
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.713 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_55/CO[1]
                         net (fo=24, routed)          1.837    74.550    STUDENTS_DESIGN/average_speed_unit/avs2[7]
    SLICE_X24Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_742/I0
    SLICE_X24Y14         LUT3 (Prop_lut3_I0_O)        0.329    74.879 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_742/O
                         net (fo=1, routed)           0.000    74.879    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_742_n_0
    SLICE_X24Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_581/S[1]
    SLICE_X24Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.412 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_581/CO[3]
                         net (fo=1, routed)           0.000    75.412    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_581_n_0
    SLICE_X24Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_407/CI
    SLICE_X24Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.529 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_407/CO[3]
                         net (fo=1, routed)           0.000    75.529    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_407_n_0
    SLICE_X24Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_243/CI
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.646 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_243/CO[3]
                         net (fo=1, routed)           0.000    75.646    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_243_n_0
    SLICE_X24Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_108/CI
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.763 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_108/CO[3]
                         net (fo=1, routed)           0.000    75.763    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_108_n_0
    SLICE_X24Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_35/CI
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.920 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_35/CO[1]
                         net (fo=25, routed)          1.541    77.461    STUDENTS_DESIGN/average_speed_unit/avs2[6]
    SLICE_X22Y13                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_846/I0
    SLICE_X22Y13         LUT3 (Prop_lut3_I0_O)        0.332    77.793 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_846/O
                         net (fo=1, routed)           0.000    77.793    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_846_n_0
    SLICE_X22Y13                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_758/S[3]
    SLICE_X22Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.194 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_758/CO[3]
                         net (fo=1, routed)           0.000    78.194    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_758_n_0
    SLICE_X22Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_601/CI
    SLICE_X22Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.308 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_601/CO[3]
                         net (fo=1, routed)           0.000    78.308    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_601_n_0
    SLICE_X22Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_423/CI
    SLICE_X22Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.422 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_423/CO[3]
                         net (fo=1, routed)           0.000    78.422    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_423_n_0
    SLICE_X22Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_254/CI
    SLICE_X22Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.536 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_254/CO[3]
                         net (fo=1, routed)           0.000    78.536    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_254_n_0
    SLICE_X22Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_112/CI
    SLICE_X22Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.650 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_112/CO[3]
                         net (fo=1, routed)           0.000    78.650    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_112_n_0
    SLICE_X22Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_36/CI
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.807 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_36/CO[1]
                         net (fo=25, routed)          1.391    80.198    STUDENTS_DESIGN/average_speed_unit/avs2[5]
    SLICE_X23Y13                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_790/I0
    SLICE_X23Y13         LUT3 (Prop_lut3_I0_O)        0.329    80.527 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_790/O
                         net (fo=1, routed)           0.000    80.527    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_790_n_0
    SLICE_X23Y13                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_644/S[1]
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.077 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_644/CO[3]
                         net (fo=1, routed)           0.000    81.077    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_644_n_0
    SLICE_X23Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_475/CI
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.191 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_475/CO[3]
                         net (fo=1, routed)           0.000    81.191    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_475_n_0
    SLICE_X23Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_316/CI
    SLICE_X23Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.305 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_316/CO[3]
                         net (fo=1, routed)           0.000    81.305    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_316_n_0
    SLICE_X23Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_163/CI
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.419 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_163/CO[3]
                         net (fo=1, routed)           0.000    81.419    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_163_n_0
    SLICE_X23Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_57/CI
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.576 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_57/CO[1]
                         net (fo=24, routed)          2.040    83.616    STUDENTS_DESIGN/average_speed_unit/avs2[4]
    SLICE_X27Y12                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_785/I0
    SLICE_X27Y12         LUT3 (Prop_lut3_I0_O)        0.329    83.945 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_785/O
                         net (fo=1, routed)           0.000    83.945    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_785_n_0
    SLICE_X27Y12                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_639/S[1]
    SLICE_X27Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.495 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_639/CO[3]
                         net (fo=1, routed)           0.000    84.495    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_639_n_0
    SLICE_X27Y13                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_470/CI
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.609 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_470/CO[3]
                         net (fo=1, routed)           0.000    84.609    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_470_n_0
    SLICE_X27Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_311/CI
    SLICE_X27Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.723 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_311/CO[3]
                         net (fo=1, routed)           0.000    84.723    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_311_n_0
    SLICE_X27Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_161/CI
    SLICE_X27Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.837 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_161/CO[3]
                         net (fo=1, routed)           0.000    84.837    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_161_n_0
    SLICE_X27Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_56/CI
    SLICE_X27Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    85.108 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_56/CO[0]
                         net (fo=1, routed)           0.965    86.073    STUDENTS_DESIGN/average_speed_unit/avs2[3]
    SLICE_X24Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_16/I2
    SLICE_X24Y19         LUT5 (Prop_lut5_I2_O)        0.373    86.446 f  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_16/O
                         net (fo=2, routed)           0.176    86.622    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_16_n_0
    SLICE_X24Y19                                                      f  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_4/I2
    SLICE_X24Y19         LUT6 (Prop_lut6_I2_O)        0.124    86.746 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_4/O
                         net (fo=1, routed)           0.796    87.542    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_4_n_0
    SLICE_X24Y12                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1/I3
    SLICE_X24Y12         LUT6 (Prop_lut6_I3_O)        0.124    87.666 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1/O
                         net (fo=10, routed)          0.592    88.258    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1_n_0
    SLICE_X26Y11         FDCE                                         r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                  488281.250 488281.250 r  
    L16                                               0.000 488281.250 r  CLK125M (IN)
                         net (fo=0)                   0.000 488281.250    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421 488282.656 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880 488284.531    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 488284.625 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.499 488286.125    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.367 488286.500 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.921 488287.406    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 488287.500 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.496 488289.000    STUDENTS_DESIGN/average_speed_unit/clock
    SLICE_X26Y11         FDCE                                         r  STUDENTS_DESIGN/average_speed_unit/avs_reg[3]/C
                         clock pessimism              0.792 488289.781    
                         clock uncertainty           -0.035 488289.750    
    SLICE_X26Y11         FDCE (Setup_fdce_C_CE)      -0.205 488289.531    STUDENTS_DESIGN/average_speed_unit/avs_reg[3]
  -------------------------------------------------------------------
                         required time                      488289.500    
                         arrival time                         -88.258    
  -------------------------------------------------------------------
                         slack                              488201.250    

Slack (MET) :             488201.250ns  (required time - arrival time)
  Source:                 STUDENTS_DESIGN/trip_distance_unit/day_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            STUDENTS_DESIGN/average_speed_unit/avs_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             CLK2048_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            488281.250ns  (CLK2048_CLK rise@488281.250ns - CLK2048_CLK rise@0.000ns)
  Data Path Delay:        79.643ns  (logic 38.349ns (48.151%)  route 41.294ns (51.849%))
  Logic Levels:           161  (CARRY4=134 DSP48E1=1 LUT2=1 LUT3=22 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.766ns = ( 488289.031 - 488281.250 ) 
    Source Clock Delay      (SCD):    8.615ns
    Clock Pessimism Removal (CPR):    0.792ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.673     5.341    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           1.049     6.846    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.947 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.668     8.615    STUDENTS_DESIGN/trip_distance_unit/clock
    SLICE_X22Y8          FDCE                                         r  STUDENTS_DESIGN/trip_distance_unit/day_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y8          FDCE (Prop_fdce_C_Q)         0.456     9.071 r  STUDENTS_DESIGN/trip_distance_unit/day_reg[4]/Q
                         net (fo=4, routed)           1.095    10.166    STUDENTS_DESIGN/average_speed_unit/out[4]
    DSP48_X0Y4                                                        r  STUDENTS_DESIGN/average_speed_unit/avs3/A[4]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[4]_P[25])
                                                      3.841    14.007 r  STUDENTS_DESIGN/average_speed_unit/avs3/P[25]
                         net (fo=6, routed)           1.655    15.662    STUDENTS_DESIGN/trip_time_unit/P[0]
    SLICE_X18Y21                                                      r  STUDENTS_DESIGN/trip_time_unit/avs[9]_i_781/I1
    SLICE_X18Y21         LUT2 (Prop_lut2_I1_O)        0.124    15.786 r  STUDENTS_DESIGN/trip_time_unit/avs[9]_i_781/O
                         net (fo=1, routed)           0.000    15.786    STUDENTS_DESIGN/average_speed_unit/S[0]
    SLICE_X18Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_630/S[0]
    SLICE_X18Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.318 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_630/CO[3]
                         net (fo=1, routed)           0.000    16.318    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_630_n_0
    SLICE_X18Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_457/CI
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.432 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_457/CO[3]
                         net (fo=1, routed)           0.000    16.432    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_457_n_0
    SLICE_X18Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_293/CI
    SLICE_X18Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.546 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_293/CO[3]
                         net (fo=1, routed)           0.000    16.546    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_293_n_0
    SLICE_X18Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_146/CI
    SLICE_X18Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.660 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_146/CO[3]
                         net (fo=1, routed)           0.009    16.669    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_146_n_0
    SLICE_X18Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_53/CI
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.783 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.783    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_53_n_0
    SLICE_X18Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_15/CI
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.054 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_15/CO[0]
                         net (fo=25, routed)          1.405    18.459    STUDENTS_DESIGN/average_speed_unit/avs2[25]
    SLICE_X19Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_797/I0
    SLICE_X19Y21         LUT3 (Prop_lut3_I0_O)        0.373    18.832 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_797/O
                         net (fo=1, routed)           0.000    18.832    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_797_n_0
    SLICE_X19Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_650/S[1]
    SLICE_X19Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.382 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_650/CO[3]
                         net (fo=1, routed)           0.000    19.382    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_650_n_0
    SLICE_X19Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_481/CI
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.496 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_481/CO[3]
                         net (fo=1, routed)           0.000    19.496    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_481_n_0
    SLICE_X19Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_322/CI
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.610 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_322/CO[3]
                         net (fo=1, routed)           0.000    19.610    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_322_n_0
    SLICE_X19Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_169/CI
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.724 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_169/CO[3]
                         net (fo=1, routed)           0.009    19.733    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_169_n_0
    SLICE_X19Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_60/CI
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.847 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.847    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_60_n_0
    SLICE_X19Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_19/CI
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.004 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_19/CO[1]
                         net (fo=25, routed)          1.465    21.469    STUDENTS_DESIGN/average_speed_unit/avs2[24]
    SLICE_X20Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_794/I0
    SLICE_X20Y21         LUT3 (Prop_lut3_I0_O)        0.329    21.798 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_794/O
                         net (fo=1, routed)           0.000    21.798    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_794_n_0
    SLICE_X20Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_649/S[1]
    SLICE_X20Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.331 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_649/CO[3]
                         net (fo=1, routed)           0.000    22.331    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_649_n_0
    SLICE_X20Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_480/CI
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.448 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_480/CO[3]
                         net (fo=1, routed)           0.000    22.448    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_480_n_0
    SLICE_X20Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_321/CI
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.565 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_321/CO[3]
                         net (fo=1, routed)           0.000    22.565    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_321_n_0
    SLICE_X20Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_168/CI
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.682 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_168/CO[3]
                         net (fo=1, routed)           0.009    22.691    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_168_n_0
    SLICE_X20Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_59/CI
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.808 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.808    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_59_n_0
    SLICE_X20Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_18/CI
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.965 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_18/CO[1]
                         net (fo=25, routed)          1.547    24.512    STUDENTS_DESIGN/average_speed_unit/avs2[23]
    SLICE_X21Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_833/I0
    SLICE_X21Y20         LUT3 (Prop_lut3_I0_O)        0.332    24.844 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_833/O
                         net (fo=1, routed)           0.000    24.844    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_833_n_0
    SLICE_X21Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_725/S[1]
    SLICE_X21Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.394 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_725/CO[3]
                         net (fo=1, routed)           0.000    25.394    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_725_n_0
    SLICE_X21Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_567/CI
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.508 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_567/CO[3]
                         net (fo=1, routed)           0.000    25.508    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_567_n_0
    SLICE_X21Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_393/CI
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.622 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_393/CO[3]
                         net (fo=1, routed)           0.000    25.622    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_393_n_0
    SLICE_X21Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_229/CI
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.736 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_229/CO[3]
                         net (fo=1, routed)           0.000    25.736    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_229_n_0
    SLICE_X21Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_103/CI
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.850 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_103/CO[3]
                         net (fo=1, routed)           0.009    25.859    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_103_n_0
    SLICE_X21Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_33/CI
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.016 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_33/CO[1]
                         net (fo=24, routed)          1.727    27.743    STUDENTS_DESIGN/average_speed_unit/avs2[22]
    SLICE_X23Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_830/I0
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.329    28.072 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_830/O
                         net (fo=1, routed)           0.000    28.072    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_830_n_0
    SLICE_X23Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_720/S[1]
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.622 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_720/CO[3]
                         net (fo=1, routed)           0.000    28.622    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_720_n_0
    SLICE_X23Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_562/CI
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.736 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_562/CO[3]
                         net (fo=1, routed)           0.000    28.736    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_562_n_0
    SLICE_X23Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_388/CI
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.850 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_388/CO[3]
                         net (fo=1, routed)           0.000    28.850    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_388_n_0
    SLICE_X23Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_224/CI
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.964 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_224/CO[3]
                         net (fo=1, routed)           0.000    28.964    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_224_n_0
    SLICE_X23Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_97/CI
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.078 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_97/CO[3]
                         net (fo=1, routed)           0.009    29.087    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_97_n_0
    SLICE_X23Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_34/CI
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.244 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_34/CO[1]
                         net (fo=24, routed)          1.261    30.506    STUDENTS_DESIGN/average_speed_unit/avs2[21]
    SLICE_X25Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_827/I0
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.329    30.835 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_827/O
                         net (fo=1, routed)           0.000    30.835    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_827_n_0
    SLICE_X25Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_719/S[1]
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.385 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_719/CO[3]
                         net (fo=1, routed)           0.000    31.385    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_719_n_0
    SLICE_X25Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_561/CI
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.499 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_561/CO[3]
                         net (fo=1, routed)           0.009    31.508    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_561_n_0
    SLICE_X25Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_387/CI
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.622 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_387/CO[3]
                         net (fo=1, routed)           0.000    31.622    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_387_n_0
    SLICE_X25Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_223/CI
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.736 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_223/CO[3]
                         net (fo=1, routed)           0.000    31.736    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_223_n_0
    SLICE_X25Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_96/CI
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.850 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_96/CO[3]
                         net (fo=1, routed)           0.000    31.850    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_96_n_0
    SLICE_X25Y28                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_31/CI
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.007 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_31/CO[1]
                         net (fo=24, routed)          1.608    33.615    STUDENTS_DESIGN/average_speed_unit/avs2[20]
    SLICE_X24Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_774/I0
    SLICE_X24Y23         LUT3 (Prop_lut3_I0_O)        0.329    33.944 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_774/O
                         net (fo=1, routed)           0.000    33.944    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_774_n_0
    SLICE_X24Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_625/S[1]
    SLICE_X24Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.477 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_625/CO[3]
                         net (fo=1, routed)           0.000    34.477    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_625_n_0
    SLICE_X24Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_576/CI
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.594 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_576/CO[3]
                         net (fo=1, routed)           0.009    34.603    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_576_n_0
    SLICE_X24Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_402/CI
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.720 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_402/CO[3]
                         net (fo=1, routed)           0.000    34.720    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_402_n_0
    SLICE_X24Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_234/CI
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.837 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_234/CO[3]
                         net (fo=1, routed)           0.000    34.837    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_234_n_0
    SLICE_X24Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_100/CI
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.954 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_100/CO[3]
                         net (fo=1, routed)           0.000    34.954    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_100_n_0
    SLICE_X24Y28                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_32/CI
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.111 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_32/CO[1]
                         net (fo=24, routed)          1.839    36.950    STUDENTS_DESIGN/average_speed_unit/avs2[19]
    SLICE_X27Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_771/I0
    SLICE_X27Y23         LUT3 (Prop_lut3_I0_O)        0.332    37.282 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_771/O
                         net (fo=1, routed)           0.000    37.282    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_771_n_0
    SLICE_X27Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_616/S[1]
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.832 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_616/CO[3]
                         net (fo=1, routed)           0.000    37.832    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_616_n_0
    SLICE_X27Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_448/CI
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.946 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_448/CO[3]
                         net (fo=1, routed)           0.009    37.955    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_448_n_0
    SLICE_X27Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_443/CI
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.069 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_443/CO[3]
                         net (fo=1, routed)           0.000    38.069    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_443_n_0
    SLICE_X27Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_284/CI
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.183 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_284/CO[3]
                         net (fo=1, routed)           0.000    38.183    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_284_n_0
    SLICE_X27Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_141/CI
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.297 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_141/CO[3]
                         net (fo=1, routed)           0.000    38.297    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_141_n_0
    SLICE_X27Y28                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_51/CI
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.454 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_51/CO[1]
                         net (fo=24, routed)          1.774    40.228    STUDENTS_DESIGN/average_speed_unit/avs2[18]
    SLICE_X28Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_768/I0
    SLICE_X28Y22         LUT3 (Prop_lut3_I0_O)        0.329    40.557 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_768/O
                         net (fo=1, routed)           0.000    40.557    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_768_n_0
    SLICE_X28Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_611/S[1]
    SLICE_X28Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.090 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_611/CO[3]
                         net (fo=1, routed)           0.000    41.090    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_611_n_0
    SLICE_X28Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_438/CI
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.207 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_438/CO[3]
                         net (fo=1, routed)           0.000    41.207    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_438_n_0
    SLICE_X28Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_279/CI
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.324 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_279/CO[3]
                         net (fo=1, routed)           0.009    41.333    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_279_n_0
    SLICE_X28Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_274/CI
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.450 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_274/CO[3]
                         net (fo=1, routed)           0.000    41.450    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_274_n_0
    SLICE_X28Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_138/CI
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.567 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_138/CO[3]
                         net (fo=1, routed)           0.000    41.567    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_138_n_0
    SLICE_X28Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_52/CI
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.724 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_52/CO[1]
                         net (fo=24, routed)          1.752    43.476    STUDENTS_DESIGN/average_speed_unit/avs2[17]
    SLICE_X30Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_765/I0
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.332    43.808 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_765/O
                         net (fo=1, routed)           0.000    43.808    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_765_n_0
    SLICE_X30Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_606/S[1]
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.341 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_606/CO[3]
                         net (fo=1, routed)           0.000    44.341    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_606_n_0
    SLICE_X30Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_433/CI
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.458 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_433/CO[3]
                         net (fo=1, routed)           0.000    44.458    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_433_n_0
    SLICE_X30Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_269/CI
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.575 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_269/CO[3]
                         net (fo=1, routed)           0.009    44.584    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_269_n_0
    SLICE_X30Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_129/CI
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.701 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_129/CO[3]
                         net (fo=1, routed)           0.000    44.701    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_129_n_0
    SLICE_X30Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_126/CI
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.818 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_126/CO[3]
                         net (fo=1, routed)           0.000    44.818    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_126_n_0
    SLICE_X30Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_50/CI
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.975 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_50/CO[1]
                         net (fo=24, routed)          1.755    46.730    STUDENTS_DESIGN/average_speed_unit/avs2[16]
    SLICE_X34Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_675/I0
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.332    47.062 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_675/O
                         net (fo=1, routed)           0.000    47.062    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_675_n_0
    SLICE_X34Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_511/S[2]
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    47.442 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_511/CO[3]
                         net (fo=1, routed)           0.000    47.442    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_511_n_0
    SLICE_X34Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_428/CI
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.559 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_428/CO[3]
                         net (fo=1, routed)           0.009    47.568    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_428_n_0
    SLICE_X34Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_264/CI
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.685 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_264/CO[3]
                         net (fo=1, routed)           0.000    47.685    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_264_n_0
    SLICE_X34Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_121/CI
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.802 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_121/CO[3]
                         net (fo=1, routed)           0.000    47.802    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_121_n_0
    SLICE_X34Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_42/CI
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.919 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.919    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_42_n_0
    SLICE_X34Y28                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_41/CI
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.076 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_41/CO[1]
                         net (fo=24, routed)          1.504    49.579    STUDENTS_DESIGN/average_speed_unit/avs2[15]
    SLICE_X33Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_673/I0
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.332    49.911 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_673/O
                         net (fo=1, routed)           0.000    49.911    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_673_n_0
    SLICE_X33Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_506/S[1]
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.461 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_506/CO[3]
                         net (fo=1, routed)           0.000    50.461    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_506_n_0
    SLICE_X33Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_347/CI
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.575 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_347/CO[3]
                         net (fo=1, routed)           0.000    50.575    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_347_n_0
    SLICE_X33Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_259/CI
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.689 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_259/CO[3]
                         net (fo=1, routed)           0.000    50.689    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_259_n_0
    SLICE_X33Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_116/CI
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.803 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_116/CO[3]
                         net (fo=1, routed)           0.009    50.812    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_116_n_0
    SLICE_X33Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_38/CI
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.926 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.926    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_38_n_0
    SLICE_X33Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_11/CI
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.083 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_11/CO[1]
                         net (fo=24, routed)          1.481    52.564    STUDENTS_DESIGN/average_speed_unit/avs2[14]
    SLICE_X32Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_509/I0
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.329    52.893 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_509/O
                         net (fo=1, routed)           0.000    52.893    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_509_n_0
    SLICE_X32Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_342/S[1]
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.426 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_342/CO[3]
                         net (fo=1, routed)           0.000    53.426    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_342_n_0
    SLICE_X32Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_189/CI
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.543 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_189/CO[3]
                         net (fo=1, routed)           0.000    53.543    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_189_n_0
    SLICE_X32Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_115/CI
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.660 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_115/CO[3]
                         net (fo=1, routed)           0.000    53.660    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_115_n_0
    SLICE_X32Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_37/CI
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.777 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_37/CO[3]
                         net (fo=1, routed)           0.009    53.786    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_37_n_0
    SLICE_X32Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_10/CI
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.943 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_10/CO[1]
                         net (fo=24, routed)          1.621    55.565    STUDENTS_DESIGN/average_speed_unit/avs2[13]
    SLICE_X31Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_667/I0
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.332    55.897 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_667/O
                         net (fo=1, routed)           0.000    55.897    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_667_n_0
    SLICE_X31Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_496/S[1]
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.447 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_496/CO[3]
                         net (fo=1, routed)           0.000    56.447    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_496_n_0
    SLICE_X31Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_337/CI
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.561 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_337/CO[3]
                         net (fo=1, routed)           0.000    56.561    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_337_n_0
    SLICE_X31Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_184/CI
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.675 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_184/CO[3]
                         net (fo=1, routed)           0.000    56.675    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_184_n_0
    SLICE_X31Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_71/CI
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.789 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_71/CO[3]
                         net (fo=1, routed)           0.000    56.789    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_71_n_0
    SLICE_X31Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_45/CI
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.903 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.903    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_45_n_0
    SLICE_X31Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_13/CI
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.060 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_13/CO[1]
                         net (fo=24, routed)          1.805    58.865    STUDENTS_DESIGN/average_speed_unit/avs2[12]
    SLICE_X30Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_664/I0
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.329    59.194 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_664/O
                         net (fo=1, routed)           0.000    59.194    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_664_n_0
    SLICE_X30Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_491/S[1]
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.727 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_491/CO[3]
                         net (fo=1, routed)           0.000    59.727    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_491_n_0
    SLICE_X30Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_332/CI
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.844 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_332/CO[3]
                         net (fo=1, routed)           0.000    59.844    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_332_n_0
    SLICE_X30Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_179/CI
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.961 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_179/CO[3]
                         net (fo=1, routed)           0.000    59.961    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_179_n_0
    SLICE_X30Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_66/CI
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.078 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_66/CO[3]
                         net (fo=1, routed)           0.000    60.078    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_66_n_0
    SLICE_X30Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_21/CI
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.195 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.195    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_21_n_0
    SLICE_X30Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_12/CI
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.352 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_12/CO[1]
                         net (fo=24, routed)          1.534    61.885    STUDENTS_DESIGN/average_speed_unit/avs2[11]
    SLICE_X29Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_661/I0
    SLICE_X29Y15         LUT3 (Prop_lut3_I0_O)        0.332    62.217 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_661/O
                         net (fo=1, routed)           0.000    62.217    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_661_n_0
    SLICE_X29Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_490/S[1]
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.767 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_490/CO[3]
                         net (fo=1, routed)           0.000    62.767    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_490_n_0
    SLICE_X29Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_331/CI
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.881 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_331/CO[3]
                         net (fo=1, routed)           0.000    62.881    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_331_n_0
    SLICE_X29Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_178/CI
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.995 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_178/CO[3]
                         net (fo=1, routed)           0.000    62.995    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_178_n_0
    SLICE_X29Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_65/CI
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.109 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_65/CO[3]
                         net (fo=1, routed)           0.000    63.109    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_65_n_0
    SLICE_X29Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_20/CI
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.223 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.223    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_20_n_0
    SLICE_X29Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_5/CI
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.380 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_5/CO[1]
                         net (fo=34, routed)          1.577    64.957    STUDENTS_DESIGN/average_speed_unit/avs2[10]
    SLICE_X28Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_845/I0
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329    65.286 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_845/O
                         net (fo=1, routed)           0.000    65.286    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_845_n_0
    SLICE_X28Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_749/S[1]
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.819 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_749/CO[3]
                         net (fo=1, routed)           0.000    65.819    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_749_n_0
    SLICE_X28Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_592/CI
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.936 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_592/CO[3]
                         net (fo=1, routed)           0.000    65.936    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_592_n_0
    SLICE_X28Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_418/CI
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.053 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_418/CO[3]
                         net (fo=1, routed)           0.000    66.053    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_418_n_0
    SLICE_X28Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_302/CI
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.170 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_302/CO[3]
                         net (fo=1, routed)           0.000    66.170    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_302_n_0
    SLICE_X28Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_156/CI
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.287 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_156/CO[3]
                         net (fo=1, routed)           0.000    66.287    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_156_n_0
    SLICE_X28Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_58/CI
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.444 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_58/CO[1]
                         net (fo=24, routed)          0.909    67.353    STUDENTS_DESIGN/average_speed_unit/avs2[9]
    SLICE_X26Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_842/I0
    SLICE_X26Y20         LUT3 (Prop_lut3_I0_O)        0.332    67.685 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_842/O
                         net (fo=1, routed)           0.000    67.685    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_842_n_0
    SLICE_X26Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_744/S[1]
    SLICE_X26Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.235 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_744/CO[3]
                         net (fo=1, routed)           0.000    68.235    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_744_n_0
    SLICE_X26Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_587/CI
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.349 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_587/CO[3]
                         net (fo=1, routed)           0.000    68.349    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_587_n_0
    SLICE_X26Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_413/CI
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.463 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_413/CO[3]
                         net (fo=1, routed)           0.000    68.463    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_413_n_0
    SLICE_X26Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_249/CI
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.577 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_249/CO[3]
                         net (fo=1, routed)           0.000    68.577    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_249_n_0
    SLICE_X26Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_155/CI
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.691 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_155/CO[3]
                         net (fo=1, routed)           0.009    68.700    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_155_n_0
    SLICE_X26Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_54/CI
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.857 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_54/CO[1]
                         net (fo=24, routed)          2.516    71.373    STUDENTS_DESIGN/average_speed_unit/avs2[8]
    SLICE_X25Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_838/I0
    SLICE_X25Y14         LUT3 (Prop_lut3_I0_O)        0.329    71.702 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_838/O
                         net (fo=1, routed)           0.000    71.702    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_838_n_0
    SLICE_X25Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_739/S[2]
    SLICE_X25Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    72.100 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_739/CO[3]
                         net (fo=1, routed)           0.000    72.100    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_739_n_0
    SLICE_X25Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_582/CI
    SLICE_X25Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.214 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_582/CO[3]
                         net (fo=1, routed)           0.000    72.214    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_582_n_0
    SLICE_X25Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_408/CI
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.328 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_408/CO[3]
                         net (fo=1, routed)           0.000    72.328    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_408_n_0
    SLICE_X25Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_244/CI
    SLICE_X25Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.442 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_244/CO[3]
                         net (fo=1, routed)           0.000    72.442    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_244_n_0
    SLICE_X25Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_109/CI
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.556 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_109/CO[3]
                         net (fo=1, routed)           0.000    72.556    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_109_n_0
    SLICE_X25Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_55/CI
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.713 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_55/CO[1]
                         net (fo=24, routed)          1.837    74.550    STUDENTS_DESIGN/average_speed_unit/avs2[7]
    SLICE_X24Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_742/I0
    SLICE_X24Y14         LUT3 (Prop_lut3_I0_O)        0.329    74.879 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_742/O
                         net (fo=1, routed)           0.000    74.879    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_742_n_0
    SLICE_X24Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_581/S[1]
    SLICE_X24Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.412 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_581/CO[3]
                         net (fo=1, routed)           0.000    75.412    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_581_n_0
    SLICE_X24Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_407/CI
    SLICE_X24Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.529 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_407/CO[3]
                         net (fo=1, routed)           0.000    75.529    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_407_n_0
    SLICE_X24Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_243/CI
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.646 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_243/CO[3]
                         net (fo=1, routed)           0.000    75.646    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_243_n_0
    SLICE_X24Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_108/CI
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.763 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_108/CO[3]
                         net (fo=1, routed)           0.000    75.763    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_108_n_0
    SLICE_X24Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_35/CI
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.920 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_35/CO[1]
                         net (fo=25, routed)          1.541    77.461    STUDENTS_DESIGN/average_speed_unit/avs2[6]
    SLICE_X22Y13                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_846/I0
    SLICE_X22Y13         LUT3 (Prop_lut3_I0_O)        0.332    77.793 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_846/O
                         net (fo=1, routed)           0.000    77.793    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_846_n_0
    SLICE_X22Y13                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_758/S[3]
    SLICE_X22Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.194 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_758/CO[3]
                         net (fo=1, routed)           0.000    78.194    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_758_n_0
    SLICE_X22Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_601/CI
    SLICE_X22Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.308 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_601/CO[3]
                         net (fo=1, routed)           0.000    78.308    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_601_n_0
    SLICE_X22Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_423/CI
    SLICE_X22Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.422 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_423/CO[3]
                         net (fo=1, routed)           0.000    78.422    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_423_n_0
    SLICE_X22Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_254/CI
    SLICE_X22Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.536 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_254/CO[3]
                         net (fo=1, routed)           0.000    78.536    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_254_n_0
    SLICE_X22Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_112/CI
    SLICE_X22Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.650 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_112/CO[3]
                         net (fo=1, routed)           0.000    78.650    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_112_n_0
    SLICE_X22Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_36/CI
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.807 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_36/CO[1]
                         net (fo=25, routed)          1.391    80.198    STUDENTS_DESIGN/average_speed_unit/avs2[5]
    SLICE_X23Y13                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_790/I0
    SLICE_X23Y13         LUT3 (Prop_lut3_I0_O)        0.329    80.527 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_790/O
                         net (fo=1, routed)           0.000    80.527    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_790_n_0
    SLICE_X23Y13                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_644/S[1]
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.077 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_644/CO[3]
                         net (fo=1, routed)           0.000    81.077    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_644_n_0
    SLICE_X23Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_475/CI
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.191 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_475/CO[3]
                         net (fo=1, routed)           0.000    81.191    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_475_n_0
    SLICE_X23Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_316/CI
    SLICE_X23Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.305 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_316/CO[3]
                         net (fo=1, routed)           0.000    81.305    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_316_n_0
    SLICE_X23Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_163/CI
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.419 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_163/CO[3]
                         net (fo=1, routed)           0.000    81.419    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_163_n_0
    SLICE_X23Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_57/CI
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.576 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_57/CO[1]
                         net (fo=24, routed)          2.040    83.616    STUDENTS_DESIGN/average_speed_unit/avs2[4]
    SLICE_X27Y12                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_785/I0
    SLICE_X27Y12         LUT3 (Prop_lut3_I0_O)        0.329    83.945 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_785/O
                         net (fo=1, routed)           0.000    83.945    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_785_n_0
    SLICE_X27Y12                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_639/S[1]
    SLICE_X27Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.495 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_639/CO[3]
                         net (fo=1, routed)           0.000    84.495    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_639_n_0
    SLICE_X27Y13                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_470/CI
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.609 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_470/CO[3]
                         net (fo=1, routed)           0.000    84.609    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_470_n_0
    SLICE_X27Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_311/CI
    SLICE_X27Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.723 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_311/CO[3]
                         net (fo=1, routed)           0.000    84.723    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_311_n_0
    SLICE_X27Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_161/CI
    SLICE_X27Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.837 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_161/CO[3]
                         net (fo=1, routed)           0.000    84.837    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_161_n_0
    SLICE_X27Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_56/CI
    SLICE_X27Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    85.108 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_56/CO[0]
                         net (fo=1, routed)           0.965    86.073    STUDENTS_DESIGN/average_speed_unit/avs2[3]
    SLICE_X24Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_16/I2
    SLICE_X24Y19         LUT5 (Prop_lut5_I2_O)        0.373    86.446 f  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_16/O
                         net (fo=2, routed)           0.176    86.622    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_16_n_0
    SLICE_X24Y19                                                      f  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_4/I2
    SLICE_X24Y19         LUT6 (Prop_lut6_I2_O)        0.124    86.746 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_4/O
                         net (fo=1, routed)           0.796    87.542    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_4_n_0
    SLICE_X24Y12                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1/I3
    SLICE_X24Y12         LUT6 (Prop_lut6_I3_O)        0.124    87.666 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1/O
                         net (fo=10, routed)          0.592    88.258    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1_n_0
    SLICE_X26Y11         FDCE                                         r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                  488281.250 488281.250 r  
    L16                                               0.000 488281.250 r  CLK125M (IN)
                         net (fo=0)                   0.000 488281.250    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421 488282.656 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880 488284.531    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 488284.625 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.499 488286.125    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.367 488286.500 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.921 488287.406    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 488287.500 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.496 488289.000    STUDENTS_DESIGN/average_speed_unit/clock
    SLICE_X26Y11         FDCE                                         r  STUDENTS_DESIGN/average_speed_unit/avs_reg[4]/C
                         clock pessimism              0.792 488289.781    
                         clock uncertainty           -0.035 488289.750    
    SLICE_X26Y11         FDCE (Setup_fdce_C_CE)      -0.205 488289.531    STUDENTS_DESIGN/average_speed_unit/avs_reg[4]
  -------------------------------------------------------------------
                         required time                      488289.500    
                         arrival time                         -88.258    
  -------------------------------------------------------------------
                         slack                              488201.250    

Slack (MET) :             488201.375ns  (required time - arrival time)
  Source:                 STUDENTS_DESIGN/trip_distance_unit/day_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            STUDENTS_DESIGN/average_speed_unit/avs_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             CLK2048_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            488281.250ns  (CLK2048_CLK rise@488281.250ns - CLK2048_CLK rise@0.000ns)
  Data Path Delay:        79.604ns  (logic 38.349ns (48.175%)  route 41.255ns (51.825%))
  Logic Levels:           161  (CARRY4=134 DSP48E1=1 LUT2=1 LUT3=22 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.762ns = ( 488289.000 - 488281.250 ) 
    Source Clock Delay      (SCD):    8.615ns
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.673     5.341    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           1.049     6.846    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.947 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.668     8.615    STUDENTS_DESIGN/trip_distance_unit/clock
    SLICE_X22Y8          FDCE                                         r  STUDENTS_DESIGN/trip_distance_unit/day_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y8          FDCE (Prop_fdce_C_Q)         0.456     9.071 r  STUDENTS_DESIGN/trip_distance_unit/day_reg[4]/Q
                         net (fo=4, routed)           1.095    10.166    STUDENTS_DESIGN/average_speed_unit/out[4]
    DSP48_X0Y4                                                        r  STUDENTS_DESIGN/average_speed_unit/avs3/A[4]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[4]_P[25])
                                                      3.841    14.007 r  STUDENTS_DESIGN/average_speed_unit/avs3/P[25]
                         net (fo=6, routed)           1.655    15.662    STUDENTS_DESIGN/trip_time_unit/P[0]
    SLICE_X18Y21                                                      r  STUDENTS_DESIGN/trip_time_unit/avs[9]_i_781/I1
    SLICE_X18Y21         LUT2 (Prop_lut2_I1_O)        0.124    15.786 r  STUDENTS_DESIGN/trip_time_unit/avs[9]_i_781/O
                         net (fo=1, routed)           0.000    15.786    STUDENTS_DESIGN/average_speed_unit/S[0]
    SLICE_X18Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_630/S[0]
    SLICE_X18Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.318 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_630/CO[3]
                         net (fo=1, routed)           0.000    16.318    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_630_n_0
    SLICE_X18Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_457/CI
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.432 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_457/CO[3]
                         net (fo=1, routed)           0.000    16.432    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_457_n_0
    SLICE_X18Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_293/CI
    SLICE_X18Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.546 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_293/CO[3]
                         net (fo=1, routed)           0.000    16.546    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_293_n_0
    SLICE_X18Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_146/CI
    SLICE_X18Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.660 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_146/CO[3]
                         net (fo=1, routed)           0.009    16.669    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_146_n_0
    SLICE_X18Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_53/CI
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.783 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.783    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_53_n_0
    SLICE_X18Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_15/CI
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.054 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_15/CO[0]
                         net (fo=25, routed)          1.405    18.459    STUDENTS_DESIGN/average_speed_unit/avs2[25]
    SLICE_X19Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_797/I0
    SLICE_X19Y21         LUT3 (Prop_lut3_I0_O)        0.373    18.832 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_797/O
                         net (fo=1, routed)           0.000    18.832    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_797_n_0
    SLICE_X19Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_650/S[1]
    SLICE_X19Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.382 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_650/CO[3]
                         net (fo=1, routed)           0.000    19.382    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_650_n_0
    SLICE_X19Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_481/CI
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.496 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_481/CO[3]
                         net (fo=1, routed)           0.000    19.496    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_481_n_0
    SLICE_X19Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_322/CI
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.610 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_322/CO[3]
                         net (fo=1, routed)           0.000    19.610    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_322_n_0
    SLICE_X19Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_169/CI
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.724 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_169/CO[3]
                         net (fo=1, routed)           0.009    19.733    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_169_n_0
    SLICE_X19Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_60/CI
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.847 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.847    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_60_n_0
    SLICE_X19Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_19/CI
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.004 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_19/CO[1]
                         net (fo=25, routed)          1.465    21.469    STUDENTS_DESIGN/average_speed_unit/avs2[24]
    SLICE_X20Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_794/I0
    SLICE_X20Y21         LUT3 (Prop_lut3_I0_O)        0.329    21.798 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_794/O
                         net (fo=1, routed)           0.000    21.798    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_794_n_0
    SLICE_X20Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_649/S[1]
    SLICE_X20Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.331 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_649/CO[3]
                         net (fo=1, routed)           0.000    22.331    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_649_n_0
    SLICE_X20Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_480/CI
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.448 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_480/CO[3]
                         net (fo=1, routed)           0.000    22.448    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_480_n_0
    SLICE_X20Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_321/CI
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.565 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_321/CO[3]
                         net (fo=1, routed)           0.000    22.565    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_321_n_0
    SLICE_X20Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_168/CI
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.682 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_168/CO[3]
                         net (fo=1, routed)           0.009    22.691    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_168_n_0
    SLICE_X20Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_59/CI
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.808 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.808    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_59_n_0
    SLICE_X20Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_18/CI
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.965 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_18/CO[1]
                         net (fo=25, routed)          1.547    24.512    STUDENTS_DESIGN/average_speed_unit/avs2[23]
    SLICE_X21Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_833/I0
    SLICE_X21Y20         LUT3 (Prop_lut3_I0_O)        0.332    24.844 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_833/O
                         net (fo=1, routed)           0.000    24.844    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_833_n_0
    SLICE_X21Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_725/S[1]
    SLICE_X21Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.394 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_725/CO[3]
                         net (fo=1, routed)           0.000    25.394    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_725_n_0
    SLICE_X21Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_567/CI
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.508 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_567/CO[3]
                         net (fo=1, routed)           0.000    25.508    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_567_n_0
    SLICE_X21Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_393/CI
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.622 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_393/CO[3]
                         net (fo=1, routed)           0.000    25.622    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_393_n_0
    SLICE_X21Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_229/CI
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.736 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_229/CO[3]
                         net (fo=1, routed)           0.000    25.736    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_229_n_0
    SLICE_X21Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_103/CI
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.850 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_103/CO[3]
                         net (fo=1, routed)           0.009    25.859    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_103_n_0
    SLICE_X21Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_33/CI
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.016 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_33/CO[1]
                         net (fo=24, routed)          1.727    27.743    STUDENTS_DESIGN/average_speed_unit/avs2[22]
    SLICE_X23Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_830/I0
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.329    28.072 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_830/O
                         net (fo=1, routed)           0.000    28.072    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_830_n_0
    SLICE_X23Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_720/S[1]
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.622 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_720/CO[3]
                         net (fo=1, routed)           0.000    28.622    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_720_n_0
    SLICE_X23Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_562/CI
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.736 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_562/CO[3]
                         net (fo=1, routed)           0.000    28.736    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_562_n_0
    SLICE_X23Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_388/CI
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.850 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_388/CO[3]
                         net (fo=1, routed)           0.000    28.850    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_388_n_0
    SLICE_X23Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_224/CI
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.964 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_224/CO[3]
                         net (fo=1, routed)           0.000    28.964    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_224_n_0
    SLICE_X23Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_97/CI
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.078 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_97/CO[3]
                         net (fo=1, routed)           0.009    29.087    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_97_n_0
    SLICE_X23Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_34/CI
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.244 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_34/CO[1]
                         net (fo=24, routed)          1.261    30.506    STUDENTS_DESIGN/average_speed_unit/avs2[21]
    SLICE_X25Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_827/I0
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.329    30.835 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_827/O
                         net (fo=1, routed)           0.000    30.835    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_827_n_0
    SLICE_X25Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_719/S[1]
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.385 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_719/CO[3]
                         net (fo=1, routed)           0.000    31.385    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_719_n_0
    SLICE_X25Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_561/CI
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.499 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_561/CO[3]
                         net (fo=1, routed)           0.009    31.508    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_561_n_0
    SLICE_X25Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_387/CI
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.622 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_387/CO[3]
                         net (fo=1, routed)           0.000    31.622    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_387_n_0
    SLICE_X25Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_223/CI
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.736 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_223/CO[3]
                         net (fo=1, routed)           0.000    31.736    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_223_n_0
    SLICE_X25Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_96/CI
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.850 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_96/CO[3]
                         net (fo=1, routed)           0.000    31.850    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_96_n_0
    SLICE_X25Y28                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_31/CI
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.007 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_31/CO[1]
                         net (fo=24, routed)          1.608    33.615    STUDENTS_DESIGN/average_speed_unit/avs2[20]
    SLICE_X24Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_774/I0
    SLICE_X24Y23         LUT3 (Prop_lut3_I0_O)        0.329    33.944 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_774/O
                         net (fo=1, routed)           0.000    33.944    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_774_n_0
    SLICE_X24Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_625/S[1]
    SLICE_X24Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.477 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_625/CO[3]
                         net (fo=1, routed)           0.000    34.477    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_625_n_0
    SLICE_X24Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_576/CI
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.594 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_576/CO[3]
                         net (fo=1, routed)           0.009    34.603    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_576_n_0
    SLICE_X24Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_402/CI
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.720 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_402/CO[3]
                         net (fo=1, routed)           0.000    34.720    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_402_n_0
    SLICE_X24Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_234/CI
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.837 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_234/CO[3]
                         net (fo=1, routed)           0.000    34.837    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_234_n_0
    SLICE_X24Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_100/CI
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.954 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_100/CO[3]
                         net (fo=1, routed)           0.000    34.954    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_100_n_0
    SLICE_X24Y28                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_32/CI
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.111 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_32/CO[1]
                         net (fo=24, routed)          1.839    36.950    STUDENTS_DESIGN/average_speed_unit/avs2[19]
    SLICE_X27Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_771/I0
    SLICE_X27Y23         LUT3 (Prop_lut3_I0_O)        0.332    37.282 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_771/O
                         net (fo=1, routed)           0.000    37.282    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_771_n_0
    SLICE_X27Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_616/S[1]
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.832 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_616/CO[3]
                         net (fo=1, routed)           0.000    37.832    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_616_n_0
    SLICE_X27Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_448/CI
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.946 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_448/CO[3]
                         net (fo=1, routed)           0.009    37.955    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_448_n_0
    SLICE_X27Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_443/CI
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.069 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_443/CO[3]
                         net (fo=1, routed)           0.000    38.069    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_443_n_0
    SLICE_X27Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_284/CI
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.183 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_284/CO[3]
                         net (fo=1, routed)           0.000    38.183    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_284_n_0
    SLICE_X27Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_141/CI
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.297 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_141/CO[3]
                         net (fo=1, routed)           0.000    38.297    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_141_n_0
    SLICE_X27Y28                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_51/CI
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.454 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_51/CO[1]
                         net (fo=24, routed)          1.774    40.228    STUDENTS_DESIGN/average_speed_unit/avs2[18]
    SLICE_X28Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_768/I0
    SLICE_X28Y22         LUT3 (Prop_lut3_I0_O)        0.329    40.557 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_768/O
                         net (fo=1, routed)           0.000    40.557    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_768_n_0
    SLICE_X28Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_611/S[1]
    SLICE_X28Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.090 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_611/CO[3]
                         net (fo=1, routed)           0.000    41.090    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_611_n_0
    SLICE_X28Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_438/CI
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.207 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_438/CO[3]
                         net (fo=1, routed)           0.000    41.207    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_438_n_0
    SLICE_X28Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_279/CI
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.324 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_279/CO[3]
                         net (fo=1, routed)           0.009    41.333    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_279_n_0
    SLICE_X28Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_274/CI
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.450 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_274/CO[3]
                         net (fo=1, routed)           0.000    41.450    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_274_n_0
    SLICE_X28Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_138/CI
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.567 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_138/CO[3]
                         net (fo=1, routed)           0.000    41.567    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_138_n_0
    SLICE_X28Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_52/CI
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.724 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_52/CO[1]
                         net (fo=24, routed)          1.752    43.476    STUDENTS_DESIGN/average_speed_unit/avs2[17]
    SLICE_X30Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_765/I0
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.332    43.808 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_765/O
                         net (fo=1, routed)           0.000    43.808    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_765_n_0
    SLICE_X30Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_606/S[1]
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.341 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_606/CO[3]
                         net (fo=1, routed)           0.000    44.341    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_606_n_0
    SLICE_X30Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_433/CI
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.458 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_433/CO[3]
                         net (fo=1, routed)           0.000    44.458    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_433_n_0
    SLICE_X30Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_269/CI
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.575 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_269/CO[3]
                         net (fo=1, routed)           0.009    44.584    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_269_n_0
    SLICE_X30Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_129/CI
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.701 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_129/CO[3]
                         net (fo=1, routed)           0.000    44.701    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_129_n_0
    SLICE_X30Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_126/CI
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.818 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_126/CO[3]
                         net (fo=1, routed)           0.000    44.818    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_126_n_0
    SLICE_X30Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_50/CI
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.975 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_50/CO[1]
                         net (fo=24, routed)          1.755    46.730    STUDENTS_DESIGN/average_speed_unit/avs2[16]
    SLICE_X34Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_675/I0
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.332    47.062 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_675/O
                         net (fo=1, routed)           0.000    47.062    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_675_n_0
    SLICE_X34Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_511/S[2]
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    47.442 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_511/CO[3]
                         net (fo=1, routed)           0.000    47.442    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_511_n_0
    SLICE_X34Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_428/CI
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.559 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_428/CO[3]
                         net (fo=1, routed)           0.009    47.568    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_428_n_0
    SLICE_X34Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_264/CI
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.685 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_264/CO[3]
                         net (fo=1, routed)           0.000    47.685    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_264_n_0
    SLICE_X34Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_121/CI
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.802 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_121/CO[3]
                         net (fo=1, routed)           0.000    47.802    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_121_n_0
    SLICE_X34Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_42/CI
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.919 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.919    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_42_n_0
    SLICE_X34Y28                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_41/CI
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.076 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_41/CO[1]
                         net (fo=24, routed)          1.504    49.579    STUDENTS_DESIGN/average_speed_unit/avs2[15]
    SLICE_X33Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_673/I0
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.332    49.911 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_673/O
                         net (fo=1, routed)           0.000    49.911    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_673_n_0
    SLICE_X33Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_506/S[1]
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.461 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_506/CO[3]
                         net (fo=1, routed)           0.000    50.461    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_506_n_0
    SLICE_X33Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_347/CI
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.575 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_347/CO[3]
                         net (fo=1, routed)           0.000    50.575    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_347_n_0
    SLICE_X33Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_259/CI
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.689 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_259/CO[3]
                         net (fo=1, routed)           0.000    50.689    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_259_n_0
    SLICE_X33Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_116/CI
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.803 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_116/CO[3]
                         net (fo=1, routed)           0.009    50.812    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_116_n_0
    SLICE_X33Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_38/CI
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.926 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.926    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_38_n_0
    SLICE_X33Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_11/CI
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.083 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_11/CO[1]
                         net (fo=24, routed)          1.481    52.564    STUDENTS_DESIGN/average_speed_unit/avs2[14]
    SLICE_X32Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_509/I0
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.329    52.893 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_509/O
                         net (fo=1, routed)           0.000    52.893    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_509_n_0
    SLICE_X32Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_342/S[1]
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.426 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_342/CO[3]
                         net (fo=1, routed)           0.000    53.426    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_342_n_0
    SLICE_X32Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_189/CI
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.543 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_189/CO[3]
                         net (fo=1, routed)           0.000    53.543    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_189_n_0
    SLICE_X32Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_115/CI
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.660 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_115/CO[3]
                         net (fo=1, routed)           0.000    53.660    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_115_n_0
    SLICE_X32Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_37/CI
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.777 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_37/CO[3]
                         net (fo=1, routed)           0.009    53.786    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_37_n_0
    SLICE_X32Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_10/CI
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.943 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_10/CO[1]
                         net (fo=24, routed)          1.621    55.565    STUDENTS_DESIGN/average_speed_unit/avs2[13]
    SLICE_X31Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_667/I0
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.332    55.897 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_667/O
                         net (fo=1, routed)           0.000    55.897    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_667_n_0
    SLICE_X31Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_496/S[1]
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.447 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_496/CO[3]
                         net (fo=1, routed)           0.000    56.447    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_496_n_0
    SLICE_X31Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_337/CI
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.561 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_337/CO[3]
                         net (fo=1, routed)           0.000    56.561    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_337_n_0
    SLICE_X31Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_184/CI
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.675 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_184/CO[3]
                         net (fo=1, routed)           0.000    56.675    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_184_n_0
    SLICE_X31Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_71/CI
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.789 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_71/CO[3]
                         net (fo=1, routed)           0.000    56.789    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_71_n_0
    SLICE_X31Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_45/CI
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.903 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.903    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_45_n_0
    SLICE_X31Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_13/CI
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.060 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_13/CO[1]
                         net (fo=24, routed)          1.805    58.865    STUDENTS_DESIGN/average_speed_unit/avs2[12]
    SLICE_X30Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_664/I0
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.329    59.194 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_664/O
                         net (fo=1, routed)           0.000    59.194    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_664_n_0
    SLICE_X30Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_491/S[1]
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.727 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_491/CO[3]
                         net (fo=1, routed)           0.000    59.727    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_491_n_0
    SLICE_X30Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_332/CI
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.844 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_332/CO[3]
                         net (fo=1, routed)           0.000    59.844    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_332_n_0
    SLICE_X30Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_179/CI
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.961 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_179/CO[3]
                         net (fo=1, routed)           0.000    59.961    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_179_n_0
    SLICE_X30Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_66/CI
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.078 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_66/CO[3]
                         net (fo=1, routed)           0.000    60.078    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_66_n_0
    SLICE_X30Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_21/CI
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.195 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.195    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_21_n_0
    SLICE_X30Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_12/CI
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.352 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_12/CO[1]
                         net (fo=24, routed)          1.534    61.885    STUDENTS_DESIGN/average_speed_unit/avs2[11]
    SLICE_X29Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_661/I0
    SLICE_X29Y15         LUT3 (Prop_lut3_I0_O)        0.332    62.217 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_661/O
                         net (fo=1, routed)           0.000    62.217    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_661_n_0
    SLICE_X29Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_490/S[1]
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.767 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_490/CO[3]
                         net (fo=1, routed)           0.000    62.767    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_490_n_0
    SLICE_X29Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_331/CI
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.881 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_331/CO[3]
                         net (fo=1, routed)           0.000    62.881    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_331_n_0
    SLICE_X29Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_178/CI
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.995 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_178/CO[3]
                         net (fo=1, routed)           0.000    62.995    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_178_n_0
    SLICE_X29Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_65/CI
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.109 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_65/CO[3]
                         net (fo=1, routed)           0.000    63.109    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_65_n_0
    SLICE_X29Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_20/CI
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.223 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.223    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_20_n_0
    SLICE_X29Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_5/CI
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.380 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_5/CO[1]
                         net (fo=34, routed)          1.577    64.957    STUDENTS_DESIGN/average_speed_unit/avs2[10]
    SLICE_X28Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_845/I0
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329    65.286 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_845/O
                         net (fo=1, routed)           0.000    65.286    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_845_n_0
    SLICE_X28Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_749/S[1]
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.819 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_749/CO[3]
                         net (fo=1, routed)           0.000    65.819    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_749_n_0
    SLICE_X28Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_592/CI
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.936 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_592/CO[3]
                         net (fo=1, routed)           0.000    65.936    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_592_n_0
    SLICE_X28Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_418/CI
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.053 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_418/CO[3]
                         net (fo=1, routed)           0.000    66.053    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_418_n_0
    SLICE_X28Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_302/CI
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.170 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_302/CO[3]
                         net (fo=1, routed)           0.000    66.170    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_302_n_0
    SLICE_X28Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_156/CI
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.287 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_156/CO[3]
                         net (fo=1, routed)           0.000    66.287    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_156_n_0
    SLICE_X28Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_58/CI
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.444 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_58/CO[1]
                         net (fo=24, routed)          0.909    67.353    STUDENTS_DESIGN/average_speed_unit/avs2[9]
    SLICE_X26Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_842/I0
    SLICE_X26Y20         LUT3 (Prop_lut3_I0_O)        0.332    67.685 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_842/O
                         net (fo=1, routed)           0.000    67.685    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_842_n_0
    SLICE_X26Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_744/S[1]
    SLICE_X26Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.235 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_744/CO[3]
                         net (fo=1, routed)           0.000    68.235    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_744_n_0
    SLICE_X26Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_587/CI
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.349 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_587/CO[3]
                         net (fo=1, routed)           0.000    68.349    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_587_n_0
    SLICE_X26Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_413/CI
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.463 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_413/CO[3]
                         net (fo=1, routed)           0.000    68.463    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_413_n_0
    SLICE_X26Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_249/CI
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.577 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_249/CO[3]
                         net (fo=1, routed)           0.000    68.577    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_249_n_0
    SLICE_X26Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_155/CI
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.691 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_155/CO[3]
                         net (fo=1, routed)           0.009    68.700    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_155_n_0
    SLICE_X26Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_54/CI
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.857 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_54/CO[1]
                         net (fo=24, routed)          2.516    71.373    STUDENTS_DESIGN/average_speed_unit/avs2[8]
    SLICE_X25Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_838/I0
    SLICE_X25Y14         LUT3 (Prop_lut3_I0_O)        0.329    71.702 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_838/O
                         net (fo=1, routed)           0.000    71.702    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_838_n_0
    SLICE_X25Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_739/S[2]
    SLICE_X25Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    72.100 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_739/CO[3]
                         net (fo=1, routed)           0.000    72.100    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_739_n_0
    SLICE_X25Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_582/CI
    SLICE_X25Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.214 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_582/CO[3]
                         net (fo=1, routed)           0.000    72.214    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_582_n_0
    SLICE_X25Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_408/CI
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.328 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_408/CO[3]
                         net (fo=1, routed)           0.000    72.328    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_408_n_0
    SLICE_X25Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_244/CI
    SLICE_X25Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.442 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_244/CO[3]
                         net (fo=1, routed)           0.000    72.442    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_244_n_0
    SLICE_X25Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_109/CI
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.556 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_109/CO[3]
                         net (fo=1, routed)           0.000    72.556    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_109_n_0
    SLICE_X25Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_55/CI
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.713 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_55/CO[1]
                         net (fo=24, routed)          1.837    74.550    STUDENTS_DESIGN/average_speed_unit/avs2[7]
    SLICE_X24Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_742/I0
    SLICE_X24Y14         LUT3 (Prop_lut3_I0_O)        0.329    74.879 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_742/O
                         net (fo=1, routed)           0.000    74.879    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_742_n_0
    SLICE_X24Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_581/S[1]
    SLICE_X24Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.412 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_581/CO[3]
                         net (fo=1, routed)           0.000    75.412    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_581_n_0
    SLICE_X24Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_407/CI
    SLICE_X24Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.529 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_407/CO[3]
                         net (fo=1, routed)           0.000    75.529    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_407_n_0
    SLICE_X24Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_243/CI
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.646 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_243/CO[3]
                         net (fo=1, routed)           0.000    75.646    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_243_n_0
    SLICE_X24Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_108/CI
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.763 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_108/CO[3]
                         net (fo=1, routed)           0.000    75.763    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_108_n_0
    SLICE_X24Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_35/CI
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.920 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_35/CO[1]
                         net (fo=25, routed)          1.541    77.461    STUDENTS_DESIGN/average_speed_unit/avs2[6]
    SLICE_X22Y13                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_846/I0
    SLICE_X22Y13         LUT3 (Prop_lut3_I0_O)        0.332    77.793 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_846/O
                         net (fo=1, routed)           0.000    77.793    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_846_n_0
    SLICE_X22Y13                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_758/S[3]
    SLICE_X22Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.194 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_758/CO[3]
                         net (fo=1, routed)           0.000    78.194    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_758_n_0
    SLICE_X22Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_601/CI
    SLICE_X22Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.308 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_601/CO[3]
                         net (fo=1, routed)           0.000    78.308    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_601_n_0
    SLICE_X22Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_423/CI
    SLICE_X22Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.422 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_423/CO[3]
                         net (fo=1, routed)           0.000    78.422    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_423_n_0
    SLICE_X22Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_254/CI
    SLICE_X22Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.536 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_254/CO[3]
                         net (fo=1, routed)           0.000    78.536    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_254_n_0
    SLICE_X22Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_112/CI
    SLICE_X22Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.650 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_112/CO[3]
                         net (fo=1, routed)           0.000    78.650    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_112_n_0
    SLICE_X22Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_36/CI
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.807 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_36/CO[1]
                         net (fo=25, routed)          1.391    80.198    STUDENTS_DESIGN/average_speed_unit/avs2[5]
    SLICE_X23Y13                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_790/I0
    SLICE_X23Y13         LUT3 (Prop_lut3_I0_O)        0.329    80.527 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_790/O
                         net (fo=1, routed)           0.000    80.527    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_790_n_0
    SLICE_X23Y13                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_644/S[1]
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.077 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_644/CO[3]
                         net (fo=1, routed)           0.000    81.077    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_644_n_0
    SLICE_X23Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_475/CI
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.191 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_475/CO[3]
                         net (fo=1, routed)           0.000    81.191    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_475_n_0
    SLICE_X23Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_316/CI
    SLICE_X23Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.305 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_316/CO[3]
                         net (fo=1, routed)           0.000    81.305    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_316_n_0
    SLICE_X23Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_163/CI
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.419 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_163/CO[3]
                         net (fo=1, routed)           0.000    81.419    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_163_n_0
    SLICE_X23Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_57/CI
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.576 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_57/CO[1]
                         net (fo=24, routed)          2.040    83.616    STUDENTS_DESIGN/average_speed_unit/avs2[4]
    SLICE_X27Y12                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_785/I0
    SLICE_X27Y12         LUT3 (Prop_lut3_I0_O)        0.329    83.945 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_785/O
                         net (fo=1, routed)           0.000    83.945    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_785_n_0
    SLICE_X27Y12                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_639/S[1]
    SLICE_X27Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.495 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_639/CO[3]
                         net (fo=1, routed)           0.000    84.495    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_639_n_0
    SLICE_X27Y13                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_470/CI
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.609 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_470/CO[3]
                         net (fo=1, routed)           0.000    84.609    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_470_n_0
    SLICE_X27Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_311/CI
    SLICE_X27Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.723 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_311/CO[3]
                         net (fo=1, routed)           0.000    84.723    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_311_n_0
    SLICE_X27Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_161/CI
    SLICE_X27Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.837 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_161/CO[3]
                         net (fo=1, routed)           0.000    84.837    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_161_n_0
    SLICE_X27Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_56/CI
    SLICE_X27Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    85.108 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_56/CO[0]
                         net (fo=1, routed)           0.965    86.073    STUDENTS_DESIGN/average_speed_unit/avs2[3]
    SLICE_X24Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_16/I2
    SLICE_X24Y19         LUT5 (Prop_lut5_I2_O)        0.373    86.446 f  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_16/O
                         net (fo=2, routed)           0.176    86.622    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_16_n_0
    SLICE_X24Y19                                                      f  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_4/I2
    SLICE_X24Y19         LUT6 (Prop_lut6_I2_O)        0.124    86.746 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_4/O
                         net (fo=1, routed)           0.796    87.542    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_4_n_0
    SLICE_X24Y12                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1/I3
    SLICE_X24Y12         LUT6 (Prop_lut6_I3_O)        0.124    87.666 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1/O
                         net (fo=10, routed)          0.553    88.219    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1_n_0
    SLICE_X24Y11         FDCE                                         r  STUDENTS_DESIGN/average_speed_unit/avs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                  488281.250 488281.250 r  
    L16                                               0.000 488281.250 r  CLK125M (IN)
                         net (fo=0)                   0.000 488281.250    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421 488282.656 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880 488284.531    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 488284.625 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.499 488286.125    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.367 488286.500 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.921 488287.406    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 488287.500 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.492 488289.000    STUDENTS_DESIGN/average_speed_unit/clock
    SLICE_X24Y11         FDCE                                         r  STUDENTS_DESIGN/average_speed_unit/avs_reg[0]/C
                         clock pessimism              0.826 488289.812    
                         clock uncertainty           -0.035 488289.781    
    SLICE_X24Y11         FDCE (Setup_fdce_C_CE)      -0.169 488289.625    STUDENTS_DESIGN/average_speed_unit/avs_reg[0]
  -------------------------------------------------------------------
                         required time                      488289.562    
                         arrival time                         -88.219    
  -------------------------------------------------------------------
                         slack                              488201.375    

Slack (MET) :             488201.375ns  (required time - arrival time)
  Source:                 STUDENTS_DESIGN/trip_distance_unit/day_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            STUDENTS_DESIGN/average_speed_unit/avs_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             CLK2048_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            488281.250ns  (CLK2048_CLK rise@488281.250ns - CLK2048_CLK rise@0.000ns)
  Data Path Delay:        79.604ns  (logic 38.349ns (48.175%)  route 41.255ns (51.825%))
  Logic Levels:           161  (CARRY4=134 DSP48E1=1 LUT2=1 LUT3=22 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.762ns = ( 488289.000 - 488281.250 ) 
    Source Clock Delay      (SCD):    8.615ns
    Clock Pessimism Removal (CPR):    0.826ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.673     5.341    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           1.049     6.846    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.947 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.668     8.615    STUDENTS_DESIGN/trip_distance_unit/clock
    SLICE_X22Y8          FDCE                                         r  STUDENTS_DESIGN/trip_distance_unit/day_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y8          FDCE (Prop_fdce_C_Q)         0.456     9.071 r  STUDENTS_DESIGN/trip_distance_unit/day_reg[4]/Q
                         net (fo=4, routed)           1.095    10.166    STUDENTS_DESIGN/average_speed_unit/out[4]
    DSP48_X0Y4                                                        r  STUDENTS_DESIGN/average_speed_unit/avs3/A[4]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[4]_P[25])
                                                      3.841    14.007 r  STUDENTS_DESIGN/average_speed_unit/avs3/P[25]
                         net (fo=6, routed)           1.655    15.662    STUDENTS_DESIGN/trip_time_unit/P[0]
    SLICE_X18Y21                                                      r  STUDENTS_DESIGN/trip_time_unit/avs[9]_i_781/I1
    SLICE_X18Y21         LUT2 (Prop_lut2_I1_O)        0.124    15.786 r  STUDENTS_DESIGN/trip_time_unit/avs[9]_i_781/O
                         net (fo=1, routed)           0.000    15.786    STUDENTS_DESIGN/average_speed_unit/S[0]
    SLICE_X18Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_630/S[0]
    SLICE_X18Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.318 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_630/CO[3]
                         net (fo=1, routed)           0.000    16.318    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_630_n_0
    SLICE_X18Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_457/CI
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.432 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_457/CO[3]
                         net (fo=1, routed)           0.000    16.432    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_457_n_0
    SLICE_X18Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_293/CI
    SLICE_X18Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.546 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_293/CO[3]
                         net (fo=1, routed)           0.000    16.546    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_293_n_0
    SLICE_X18Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_146/CI
    SLICE_X18Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.660 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_146/CO[3]
                         net (fo=1, routed)           0.009    16.669    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_146_n_0
    SLICE_X18Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_53/CI
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.783 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.783    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_53_n_0
    SLICE_X18Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_15/CI
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.054 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_15/CO[0]
                         net (fo=25, routed)          1.405    18.459    STUDENTS_DESIGN/average_speed_unit/avs2[25]
    SLICE_X19Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_797/I0
    SLICE_X19Y21         LUT3 (Prop_lut3_I0_O)        0.373    18.832 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_797/O
                         net (fo=1, routed)           0.000    18.832    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_797_n_0
    SLICE_X19Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_650/S[1]
    SLICE_X19Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.382 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_650/CO[3]
                         net (fo=1, routed)           0.000    19.382    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_650_n_0
    SLICE_X19Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_481/CI
    SLICE_X19Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.496 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_481/CO[3]
                         net (fo=1, routed)           0.000    19.496    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_481_n_0
    SLICE_X19Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_322/CI
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.610 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_322/CO[3]
                         net (fo=1, routed)           0.000    19.610    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_322_n_0
    SLICE_X19Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_169/CI
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.724 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_169/CO[3]
                         net (fo=1, routed)           0.009    19.733    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_169_n_0
    SLICE_X19Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_60/CI
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.847 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.847    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_60_n_0
    SLICE_X19Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_19/CI
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.004 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_19/CO[1]
                         net (fo=25, routed)          1.465    21.469    STUDENTS_DESIGN/average_speed_unit/avs2[24]
    SLICE_X20Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_794/I0
    SLICE_X20Y21         LUT3 (Prop_lut3_I0_O)        0.329    21.798 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_794/O
                         net (fo=1, routed)           0.000    21.798    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_794_n_0
    SLICE_X20Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_649/S[1]
    SLICE_X20Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.331 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_649/CO[3]
                         net (fo=1, routed)           0.000    22.331    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_649_n_0
    SLICE_X20Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_480/CI
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.448 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_480/CO[3]
                         net (fo=1, routed)           0.000    22.448    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_480_n_0
    SLICE_X20Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_321/CI
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.565 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_321/CO[3]
                         net (fo=1, routed)           0.000    22.565    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_321_n_0
    SLICE_X20Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_168/CI
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.682 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_168/CO[3]
                         net (fo=1, routed)           0.009    22.691    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_168_n_0
    SLICE_X20Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_59/CI
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.808 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.808    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_59_n_0
    SLICE_X20Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_18/CI
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.965 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_18/CO[1]
                         net (fo=25, routed)          1.547    24.512    STUDENTS_DESIGN/average_speed_unit/avs2[23]
    SLICE_X21Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_833/I0
    SLICE_X21Y20         LUT3 (Prop_lut3_I0_O)        0.332    24.844 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_833/O
                         net (fo=1, routed)           0.000    24.844    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_833_n_0
    SLICE_X21Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_725/S[1]
    SLICE_X21Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.394 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_725/CO[3]
                         net (fo=1, routed)           0.000    25.394    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_725_n_0
    SLICE_X21Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_567/CI
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.508 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_567/CO[3]
                         net (fo=1, routed)           0.000    25.508    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_567_n_0
    SLICE_X21Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_393/CI
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.622 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_393/CO[3]
                         net (fo=1, routed)           0.000    25.622    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_393_n_0
    SLICE_X21Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_229/CI
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.736 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_229/CO[3]
                         net (fo=1, routed)           0.000    25.736    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_229_n_0
    SLICE_X21Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_103/CI
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.850 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_103/CO[3]
                         net (fo=1, routed)           0.009    25.859    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_103_n_0
    SLICE_X21Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_33/CI
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.016 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_33/CO[1]
                         net (fo=24, routed)          1.727    27.743    STUDENTS_DESIGN/average_speed_unit/avs2[22]
    SLICE_X23Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_830/I0
    SLICE_X23Y20         LUT3 (Prop_lut3_I0_O)        0.329    28.072 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_830/O
                         net (fo=1, routed)           0.000    28.072    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_830_n_0
    SLICE_X23Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_720/S[1]
    SLICE_X23Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.622 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_720/CO[3]
                         net (fo=1, routed)           0.000    28.622    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_720_n_0
    SLICE_X23Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_562/CI
    SLICE_X23Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.736 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_562/CO[3]
                         net (fo=1, routed)           0.000    28.736    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_562_n_0
    SLICE_X23Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_388/CI
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.850 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_388/CO[3]
                         net (fo=1, routed)           0.000    28.850    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_388_n_0
    SLICE_X23Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_224/CI
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.964 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_224/CO[3]
                         net (fo=1, routed)           0.000    28.964    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_224_n_0
    SLICE_X23Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_97/CI
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.078 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_97/CO[3]
                         net (fo=1, routed)           0.009    29.087    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_97_n_0
    SLICE_X23Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_34/CI
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.244 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_34/CO[1]
                         net (fo=24, routed)          1.261    30.506    STUDENTS_DESIGN/average_speed_unit/avs2[21]
    SLICE_X25Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_827/I0
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.329    30.835 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_827/O
                         net (fo=1, routed)           0.000    30.835    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_827_n_0
    SLICE_X25Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_719/S[1]
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.385 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_719/CO[3]
                         net (fo=1, routed)           0.000    31.385    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_719_n_0
    SLICE_X25Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_561/CI
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.499 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_561/CO[3]
                         net (fo=1, routed)           0.009    31.508    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_561_n_0
    SLICE_X25Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_387/CI
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.622 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_387/CO[3]
                         net (fo=1, routed)           0.000    31.622    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_387_n_0
    SLICE_X25Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_223/CI
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.736 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_223/CO[3]
                         net (fo=1, routed)           0.000    31.736    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_223_n_0
    SLICE_X25Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_96/CI
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.850 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_96/CO[3]
                         net (fo=1, routed)           0.000    31.850    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_96_n_0
    SLICE_X25Y28                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_31/CI
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.007 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_31/CO[1]
                         net (fo=24, routed)          1.608    33.615    STUDENTS_DESIGN/average_speed_unit/avs2[20]
    SLICE_X24Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_774/I0
    SLICE_X24Y23         LUT3 (Prop_lut3_I0_O)        0.329    33.944 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_774/O
                         net (fo=1, routed)           0.000    33.944    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_774_n_0
    SLICE_X24Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_625/S[1]
    SLICE_X24Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.477 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_625/CO[3]
                         net (fo=1, routed)           0.000    34.477    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_625_n_0
    SLICE_X24Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_576/CI
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.594 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_576/CO[3]
                         net (fo=1, routed)           0.009    34.603    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_576_n_0
    SLICE_X24Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_402/CI
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.720 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_402/CO[3]
                         net (fo=1, routed)           0.000    34.720    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_402_n_0
    SLICE_X24Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_234/CI
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.837 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_234/CO[3]
                         net (fo=1, routed)           0.000    34.837    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_234_n_0
    SLICE_X24Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_100/CI
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.954 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_100/CO[3]
                         net (fo=1, routed)           0.000    34.954    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_100_n_0
    SLICE_X24Y28                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_32/CI
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.111 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_32/CO[1]
                         net (fo=24, routed)          1.839    36.950    STUDENTS_DESIGN/average_speed_unit/avs2[19]
    SLICE_X27Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_771/I0
    SLICE_X27Y23         LUT3 (Prop_lut3_I0_O)        0.332    37.282 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_771/O
                         net (fo=1, routed)           0.000    37.282    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_771_n_0
    SLICE_X27Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_616/S[1]
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.832 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_616/CO[3]
                         net (fo=1, routed)           0.000    37.832    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_616_n_0
    SLICE_X27Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_448/CI
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.946 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_448/CO[3]
                         net (fo=1, routed)           0.009    37.955    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_448_n_0
    SLICE_X27Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_443/CI
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.069 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_443/CO[3]
                         net (fo=1, routed)           0.000    38.069    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_443_n_0
    SLICE_X27Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_284/CI
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.183 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_284/CO[3]
                         net (fo=1, routed)           0.000    38.183    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_284_n_0
    SLICE_X27Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_141/CI
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.297 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_141/CO[3]
                         net (fo=1, routed)           0.000    38.297    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_141_n_0
    SLICE_X27Y28                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_51/CI
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.454 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_51/CO[1]
                         net (fo=24, routed)          1.774    40.228    STUDENTS_DESIGN/average_speed_unit/avs2[18]
    SLICE_X28Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_768/I0
    SLICE_X28Y22         LUT3 (Prop_lut3_I0_O)        0.329    40.557 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_768/O
                         net (fo=1, routed)           0.000    40.557    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_768_n_0
    SLICE_X28Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_611/S[1]
    SLICE_X28Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.090 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_611/CO[3]
                         net (fo=1, routed)           0.000    41.090    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_611_n_0
    SLICE_X28Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_438/CI
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.207 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_438/CO[3]
                         net (fo=1, routed)           0.000    41.207    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_438_n_0
    SLICE_X28Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_279/CI
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.324 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_279/CO[3]
                         net (fo=1, routed)           0.009    41.333    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_279_n_0
    SLICE_X28Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_274/CI
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.450 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_274/CO[3]
                         net (fo=1, routed)           0.000    41.450    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_274_n_0
    SLICE_X28Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_138/CI
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.567 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_138/CO[3]
                         net (fo=1, routed)           0.000    41.567    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_138_n_0
    SLICE_X28Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_52/CI
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.724 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_52/CO[1]
                         net (fo=24, routed)          1.752    43.476    STUDENTS_DESIGN/average_speed_unit/avs2[17]
    SLICE_X30Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_765/I0
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.332    43.808 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_765/O
                         net (fo=1, routed)           0.000    43.808    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_765_n_0
    SLICE_X30Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_606/S[1]
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.341 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_606/CO[3]
                         net (fo=1, routed)           0.000    44.341    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_606_n_0
    SLICE_X30Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_433/CI
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.458 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_433/CO[3]
                         net (fo=1, routed)           0.000    44.458    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_433_n_0
    SLICE_X30Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_269/CI
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.575 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_269/CO[3]
                         net (fo=1, routed)           0.009    44.584    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_269_n_0
    SLICE_X30Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_129/CI
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.701 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_129/CO[3]
                         net (fo=1, routed)           0.000    44.701    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_129_n_0
    SLICE_X30Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_126/CI
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.818 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_126/CO[3]
                         net (fo=1, routed)           0.000    44.818    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_126_n_0
    SLICE_X30Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_50/CI
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.975 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_50/CO[1]
                         net (fo=24, routed)          1.755    46.730    STUDENTS_DESIGN/average_speed_unit/avs2[16]
    SLICE_X34Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_675/I0
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.332    47.062 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_675/O
                         net (fo=1, routed)           0.000    47.062    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_675_n_0
    SLICE_X34Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_511/S[2]
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    47.442 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_511/CO[3]
                         net (fo=1, routed)           0.000    47.442    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_511_n_0
    SLICE_X34Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_428/CI
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.559 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_428/CO[3]
                         net (fo=1, routed)           0.009    47.568    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_428_n_0
    SLICE_X34Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_264/CI
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.685 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_264/CO[3]
                         net (fo=1, routed)           0.000    47.685    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_264_n_0
    SLICE_X34Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_121/CI
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.802 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_121/CO[3]
                         net (fo=1, routed)           0.000    47.802    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_121_n_0
    SLICE_X34Y27                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_42/CI
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.919 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.919    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_42_n_0
    SLICE_X34Y28                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_41/CI
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.076 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_41/CO[1]
                         net (fo=24, routed)          1.504    49.579    STUDENTS_DESIGN/average_speed_unit/avs2[15]
    SLICE_X33Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_673/I0
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.332    49.911 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_673/O
                         net (fo=1, routed)           0.000    49.911    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_673_n_0
    SLICE_X33Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_506/S[1]
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.461 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_506/CO[3]
                         net (fo=1, routed)           0.000    50.461    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_506_n_0
    SLICE_X33Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_347/CI
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.575 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_347/CO[3]
                         net (fo=1, routed)           0.000    50.575    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_347_n_0
    SLICE_X33Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_259/CI
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.689 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_259/CO[3]
                         net (fo=1, routed)           0.000    50.689    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_259_n_0
    SLICE_X33Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_116/CI
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.803 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_116/CO[3]
                         net (fo=1, routed)           0.009    50.812    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_116_n_0
    SLICE_X33Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_38/CI
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.926 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.926    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_38_n_0
    SLICE_X33Y26                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_11/CI
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.083 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_11/CO[1]
                         net (fo=24, routed)          1.481    52.564    STUDENTS_DESIGN/average_speed_unit/avs2[14]
    SLICE_X32Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_509/I0
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.329    52.893 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_509/O
                         net (fo=1, routed)           0.000    52.893    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_509_n_0
    SLICE_X32Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_342/S[1]
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.426 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_342/CO[3]
                         net (fo=1, routed)           0.000    53.426    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_342_n_0
    SLICE_X32Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_189/CI
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.543 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_189/CO[3]
                         net (fo=1, routed)           0.000    53.543    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_189_n_0
    SLICE_X32Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_115/CI
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.660 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_115/CO[3]
                         net (fo=1, routed)           0.000    53.660    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_115_n_0
    SLICE_X32Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_37/CI
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.777 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_37/CO[3]
                         net (fo=1, routed)           0.009    53.786    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_37_n_0
    SLICE_X32Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_10/CI
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.943 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_10/CO[1]
                         net (fo=24, routed)          1.621    55.565    STUDENTS_DESIGN/average_speed_unit/avs2[13]
    SLICE_X31Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_667/I0
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.332    55.897 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_667/O
                         net (fo=1, routed)           0.000    55.897    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_667_n_0
    SLICE_X31Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_496/S[1]
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.447 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_496/CO[3]
                         net (fo=1, routed)           0.000    56.447    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_496_n_0
    SLICE_X31Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_337/CI
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.561 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_337/CO[3]
                         net (fo=1, routed)           0.000    56.561    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_337_n_0
    SLICE_X31Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_184/CI
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.675 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_184/CO[3]
                         net (fo=1, routed)           0.000    56.675    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_184_n_0
    SLICE_X31Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_71/CI
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.789 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_71/CO[3]
                         net (fo=1, routed)           0.000    56.789    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_71_n_0
    SLICE_X31Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_45/CI
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.903 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.903    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_45_n_0
    SLICE_X31Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_13/CI
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.060 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_13/CO[1]
                         net (fo=24, routed)          1.805    58.865    STUDENTS_DESIGN/average_speed_unit/avs2[12]
    SLICE_X30Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_664/I0
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.329    59.194 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_664/O
                         net (fo=1, routed)           0.000    59.194    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_664_n_0
    SLICE_X30Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_491/S[1]
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.727 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_491/CO[3]
                         net (fo=1, routed)           0.000    59.727    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_491_n_0
    SLICE_X30Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_332/CI
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.844 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_332/CO[3]
                         net (fo=1, routed)           0.000    59.844    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_332_n_0
    SLICE_X30Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_179/CI
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.961 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_179/CO[3]
                         net (fo=1, routed)           0.000    59.961    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_179_n_0
    SLICE_X30Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_66/CI
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.078 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_66/CO[3]
                         net (fo=1, routed)           0.000    60.078    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_66_n_0
    SLICE_X30Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_21/CI
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.195 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.195    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_21_n_0
    SLICE_X30Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_12/CI
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.352 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_12/CO[1]
                         net (fo=24, routed)          1.534    61.885    STUDENTS_DESIGN/average_speed_unit/avs2[11]
    SLICE_X29Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_661/I0
    SLICE_X29Y15         LUT3 (Prop_lut3_I0_O)        0.332    62.217 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_661/O
                         net (fo=1, routed)           0.000    62.217    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_661_n_0
    SLICE_X29Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_490/S[1]
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.767 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_490/CO[3]
                         net (fo=1, routed)           0.000    62.767    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_490_n_0
    SLICE_X29Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_331/CI
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.881 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_331/CO[3]
                         net (fo=1, routed)           0.000    62.881    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_331_n_0
    SLICE_X29Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_178/CI
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.995 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_178/CO[3]
                         net (fo=1, routed)           0.000    62.995    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_178_n_0
    SLICE_X29Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_65/CI
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.109 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_65/CO[3]
                         net (fo=1, routed)           0.000    63.109    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_65_n_0
    SLICE_X29Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_20/CI
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.223 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    63.223    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_20_n_0
    SLICE_X29Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_5/CI
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.380 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_5/CO[1]
                         net (fo=34, routed)          1.577    64.957    STUDENTS_DESIGN/average_speed_unit/avs2[10]
    SLICE_X28Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_845/I0
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.329    65.286 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_845/O
                         net (fo=1, routed)           0.000    65.286    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_845_n_0
    SLICE_X28Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_749/S[1]
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.819 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_749/CO[3]
                         net (fo=1, routed)           0.000    65.819    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_749_n_0
    SLICE_X28Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_592/CI
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.936 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_592/CO[3]
                         net (fo=1, routed)           0.000    65.936    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_592_n_0
    SLICE_X28Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_418/CI
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.053 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_418/CO[3]
                         net (fo=1, routed)           0.000    66.053    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_418_n_0
    SLICE_X28Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_302/CI
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.170 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_302/CO[3]
                         net (fo=1, routed)           0.000    66.170    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_302_n_0
    SLICE_X28Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_156/CI
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.287 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_156/CO[3]
                         net (fo=1, routed)           0.000    66.287    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_156_n_0
    SLICE_X28Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_58/CI
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.444 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_58/CO[1]
                         net (fo=24, routed)          0.909    67.353    STUDENTS_DESIGN/average_speed_unit/avs2[9]
    SLICE_X26Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_842/I0
    SLICE_X26Y20         LUT3 (Prop_lut3_I0_O)        0.332    67.685 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_842/O
                         net (fo=1, routed)           0.000    67.685    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_842_n_0
    SLICE_X26Y20                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_744/S[1]
    SLICE_X26Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.235 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_744/CO[3]
                         net (fo=1, routed)           0.000    68.235    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_744_n_0
    SLICE_X26Y21                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_587/CI
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.349 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_587/CO[3]
                         net (fo=1, routed)           0.000    68.349    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_587_n_0
    SLICE_X26Y22                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_413/CI
    SLICE_X26Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.463 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_413/CO[3]
                         net (fo=1, routed)           0.000    68.463    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_413_n_0
    SLICE_X26Y23                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_249/CI
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.577 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_249/CO[3]
                         net (fo=1, routed)           0.000    68.577    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_249_n_0
    SLICE_X26Y24                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_155/CI
    SLICE_X26Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.691 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_155/CO[3]
                         net (fo=1, routed)           0.009    68.700    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_155_n_0
    SLICE_X26Y25                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_54/CI
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.857 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_54/CO[1]
                         net (fo=24, routed)          2.516    71.373    STUDENTS_DESIGN/average_speed_unit/avs2[8]
    SLICE_X25Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_838/I0
    SLICE_X25Y14         LUT3 (Prop_lut3_I0_O)        0.329    71.702 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_838/O
                         net (fo=1, routed)           0.000    71.702    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_838_n_0
    SLICE_X25Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_739/S[2]
    SLICE_X25Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    72.100 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_739/CO[3]
                         net (fo=1, routed)           0.000    72.100    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_739_n_0
    SLICE_X25Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_582/CI
    SLICE_X25Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.214 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_582/CO[3]
                         net (fo=1, routed)           0.000    72.214    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_582_n_0
    SLICE_X25Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_408/CI
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.328 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_408/CO[3]
                         net (fo=1, routed)           0.000    72.328    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_408_n_0
    SLICE_X25Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_244/CI
    SLICE_X25Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.442 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_244/CO[3]
                         net (fo=1, routed)           0.000    72.442    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_244_n_0
    SLICE_X25Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_109/CI
    SLICE_X25Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.556 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_109/CO[3]
                         net (fo=1, routed)           0.000    72.556    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_109_n_0
    SLICE_X25Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_55/CI
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.713 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_55/CO[1]
                         net (fo=24, routed)          1.837    74.550    STUDENTS_DESIGN/average_speed_unit/avs2[7]
    SLICE_X24Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_742/I0
    SLICE_X24Y14         LUT3 (Prop_lut3_I0_O)        0.329    74.879 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_742/O
                         net (fo=1, routed)           0.000    74.879    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_742_n_0
    SLICE_X24Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_581/S[1]
    SLICE_X24Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.412 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_581/CO[3]
                         net (fo=1, routed)           0.000    75.412    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_581_n_0
    SLICE_X24Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_407/CI
    SLICE_X24Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.529 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_407/CO[3]
                         net (fo=1, routed)           0.000    75.529    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_407_n_0
    SLICE_X24Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_243/CI
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.646 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_243/CO[3]
                         net (fo=1, routed)           0.000    75.646    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_243_n_0
    SLICE_X24Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_108/CI
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.763 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_108/CO[3]
                         net (fo=1, routed)           0.000    75.763    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_108_n_0
    SLICE_X24Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_35/CI
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.920 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_35/CO[1]
                         net (fo=25, routed)          1.541    77.461    STUDENTS_DESIGN/average_speed_unit/avs2[6]
    SLICE_X22Y13                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_846/I0
    SLICE_X22Y13         LUT3 (Prop_lut3_I0_O)        0.332    77.793 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_846/O
                         net (fo=1, routed)           0.000    77.793    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_846_n_0
    SLICE_X22Y13                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_758/S[3]
    SLICE_X22Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.194 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_758/CO[3]
                         net (fo=1, routed)           0.000    78.194    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_758_n_0
    SLICE_X22Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_601/CI
    SLICE_X22Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.308 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_601/CO[3]
                         net (fo=1, routed)           0.000    78.308    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_601_n_0
    SLICE_X22Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_423/CI
    SLICE_X22Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.422 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_423/CO[3]
                         net (fo=1, routed)           0.000    78.422    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_423_n_0
    SLICE_X22Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_254/CI
    SLICE_X22Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.536 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_254/CO[3]
                         net (fo=1, routed)           0.000    78.536    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_254_n_0
    SLICE_X22Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_112/CI
    SLICE_X22Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.650 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_112/CO[3]
                         net (fo=1, routed)           0.000    78.650    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_112_n_0
    SLICE_X22Y18                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_36/CI
    SLICE_X22Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.807 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_36/CO[1]
                         net (fo=25, routed)          1.391    80.198    STUDENTS_DESIGN/average_speed_unit/avs2[5]
    SLICE_X23Y13                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_790/I0
    SLICE_X23Y13         LUT3 (Prop_lut3_I0_O)        0.329    80.527 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_790/O
                         net (fo=1, routed)           0.000    80.527    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_790_n_0
    SLICE_X23Y13                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_644/S[1]
    SLICE_X23Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.077 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_644/CO[3]
                         net (fo=1, routed)           0.000    81.077    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_644_n_0
    SLICE_X23Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_475/CI
    SLICE_X23Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.191 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_475/CO[3]
                         net (fo=1, routed)           0.000    81.191    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_475_n_0
    SLICE_X23Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_316/CI
    SLICE_X23Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.305 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_316/CO[3]
                         net (fo=1, routed)           0.000    81.305    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_316_n_0
    SLICE_X23Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_163/CI
    SLICE_X23Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.419 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_163/CO[3]
                         net (fo=1, routed)           0.000    81.419    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_163_n_0
    SLICE_X23Y17                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_57/CI
    SLICE_X23Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.576 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_57/CO[1]
                         net (fo=24, routed)          2.040    83.616    STUDENTS_DESIGN/average_speed_unit/avs2[4]
    SLICE_X27Y12                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_785/I0
    SLICE_X27Y12         LUT3 (Prop_lut3_I0_O)        0.329    83.945 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_785/O
                         net (fo=1, routed)           0.000    83.945    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_785_n_0
    SLICE_X27Y12                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_639/S[1]
    SLICE_X27Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.495 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_639/CO[3]
                         net (fo=1, routed)           0.000    84.495    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_639_n_0
    SLICE_X27Y13                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_470/CI
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.609 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_470/CO[3]
                         net (fo=1, routed)           0.000    84.609    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_470_n_0
    SLICE_X27Y14                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_311/CI
    SLICE_X27Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.723 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_311/CO[3]
                         net (fo=1, routed)           0.000    84.723    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_311_n_0
    SLICE_X27Y15                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_161/CI
    SLICE_X27Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.837 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_161/CO[3]
                         net (fo=1, routed)           0.000    84.837    STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_161_n_0
    SLICE_X27Y16                                                      r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_56/CI
    SLICE_X27Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    85.108 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[9]_i_56/CO[0]
                         net (fo=1, routed)           0.965    86.073    STUDENTS_DESIGN/average_speed_unit/avs2[3]
    SLICE_X24Y19                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_16/I2
    SLICE_X24Y19         LUT5 (Prop_lut5_I2_O)        0.373    86.446 f  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_16/O
                         net (fo=2, routed)           0.176    86.622    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_16_n_0
    SLICE_X24Y19                                                      f  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_4/I2
    SLICE_X24Y19         LUT6 (Prop_lut6_I2_O)        0.124    86.746 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_4/O
                         net (fo=1, routed)           0.796    87.542    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_4_n_0
    SLICE_X24Y12                                                      r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1/I3
    SLICE_X24Y12         LUT6 (Prop_lut6_I3_O)        0.124    87.666 r  STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1/O
                         net (fo=10, routed)          0.553    88.219    STUDENTS_DESIGN/average_speed_unit/avs[9]_i_1_n_0
    SLICE_X24Y11         FDCE                                         r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                  488281.250 488281.250 r  
    L16                                               0.000 488281.250 r  CLK125M (IN)
                         net (fo=0)                   0.000 488281.250    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421 488282.656 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880 488284.531    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 488284.625 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.499 488286.125    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.367 488286.500 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.921 488287.406    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 488287.500 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.492 488289.000    STUDENTS_DESIGN/average_speed_unit/clock
    SLICE_X24Y11         FDCE                                         r  STUDENTS_DESIGN/average_speed_unit/avs_reg[5]/C
                         clock pessimism              0.826 488289.812    
                         clock uncertainty           -0.035 488289.781    
    SLICE_X24Y11         FDCE (Setup_fdce_C_CE)      -0.169 488289.625    STUDENTS_DESIGN/average_speed_unit/avs_reg[5]
  -------------------------------------------------------------------
                         required time                      488289.562    
                         arrival time                         -88.219    
  -------------------------------------------------------------------
                         slack                              488201.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 STUDENTS_DESIGN/display_driver/conv_high/dual_int_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            STUDENTS_DESIGN/display_driver/conv_high/dual_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             CLK2048_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK2048_CLK rise@0.000ns - CLK2048_CLK rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.706%)  route 0.254ns (64.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.548ns
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.563     1.475    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.471     2.087    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.113 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.558     2.670    STUDENTS_DESIGN/display_driver/conv_high/clock
    SLICE_X23Y11         FDRE                                         r  STUDENTS_DESIGN/display_driver/conv_high/dual_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y11         FDRE (Prop_fdre_C_Q)         0.141     2.811 r  STUDENTS_DESIGN/display_driver/conv_high/dual_int_reg[10]/Q
                         net (fo=1, routed)           0.254     3.065    STUDENTS_DESIGN/display_driver/conv_high/dual_int_reg_n_0_[10]
    SLICE_X18Y7          FDRE                                         r  STUDENTS_DESIGN/display_driver/conv_high/dual_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.831     1.990    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.175     2.165 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.524     2.689    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.718 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.830     3.548    STUDENTS_DESIGN/display_driver/conv_high/clock
    SLICE_X18Y7          FDRE                                         r  STUDENTS_DESIGN/display_driver/conv_high/dual_int_reg[11]/C
                         clock pessimism             -0.610     2.938    
    SLICE_X18Y7          FDRE (Hold_fdre_C_D)         0.070     3.008    STUDENTS_DESIGN/display_driver/conv_high/dual_int_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.008    
                         arrival time                           3.065    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 STUDENTS_DESIGN/display_driver/kmh_to_bcd/bcd_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            STUDENTS_DESIGN/display_driver/upper10_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             CLK2048_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK2048_CLK rise@0.000ns - CLK2048_CLK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.426%)  route 0.078ns (29.574%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.553ns
    Source Clock Delay      (SCD):    2.679ns
    Clock Pessimism Removal (CPR):    0.861ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.563     1.475    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.471     2.087    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.113 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.567     2.679    STUDENTS_DESIGN/display_driver/kmh_to_bcd/clock
    SLICE_X13Y2          FDRE                                         r  STUDENTS_DESIGN/display_driver/kmh_to_bcd/bcd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.141     2.820 f  STUDENTS_DESIGN/display_driver/kmh_to_bcd/bcd_reg[6]/Q
                         net (fo=4, routed)           0.078     2.898    STUDENTS_DESIGN/display_driver/kmh_tens/Q[2]
    SLICE_X12Y2                                                       f  STUDENTS_DESIGN/display_driver/kmh_tens/displ/I0
    SLICE_X12Y2          LUT4 (Prop_lut4_I0_O)        0.045     2.943 r  STUDENTS_DESIGN/display_driver/kmh_tens/displ/O
                         net (fo=1, routed)           0.000     2.943    STUDENTS_DESIGN/display_driver/ascii_kmh_10[0]
    SLICE_X12Y2          FDCE                                         r  STUDENTS_DESIGN/display_driver/upper10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.831     1.990    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.175     2.165 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.524     2.689    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.718 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.835     3.553    STUDENTS_DESIGN/display_driver/clock
    SLICE_X12Y2          FDCE                                         r  STUDENTS_DESIGN/display_driver/upper10_reg[0]/C
                         clock pessimism             -0.861     2.692    
    SLICE_X12Y2          FDCE (Hold_fdce_C_D)         0.120     2.812    STUDENTS_DESIGN/display_driver/upper10_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.812    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 STUDENTS_DESIGN/controller_unit/start_bcd_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            STUDENTS_DESIGN/display_driver/start_bcd_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             CLK2048_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK2048_CLK rise@0.000ns - CLK2048_CLK rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.749%)  route 0.091ns (39.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.543ns
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    0.859ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.563     1.475    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.471     2.087    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.113 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.559     2.671    STUDENTS_DESIGN/controller_unit/clock
    SLICE_X31Y15         FDCE                                         r  STUDENTS_DESIGN/controller_unit/start_bcd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDCE (Prop_fdce_C_Q)         0.141     2.812 r  STUDENTS_DESIGN/controller_unit/start_bcd_reg/Q
                         net (fo=1, routed)           0.091     2.903    STUDENTS_DESIGN/display_driver/start_bcd
    SLICE_X30Y15         FDCE                                         r  STUDENTS_DESIGN/display_driver/start_bcd_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.831     1.990    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.175     2.165 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.524     2.689    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.718 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.825     3.543    STUDENTS_DESIGN/display_driver/clock
    SLICE_X30Y15         FDCE                                         r  STUDENTS_DESIGN/display_driver/start_bcd_sync_reg/C
                         clock pessimism             -0.859     2.684    
    SLICE_X30Y15         FDCE (Hold_fdce_C_D)         0.085     2.769    STUDENTS_DESIGN/display_driver/start_bcd_sync_reg
  -------------------------------------------------------------------
                         required time                         -2.769    
                         arrival time                           2.903    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 STUDENTS_DESIGN/display_driver/conv_high/dual_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            STUDENTS_DESIGN/display_driver/conv_high/dual_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             CLK2048_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK2048_CLK rise@0.000ns - CLK2048_CLK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.544ns
    Source Clock Delay      (SCD):    2.669ns
    Clock Pessimism Removal (CPR):    0.858ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.563     1.475    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.471     2.087    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.113 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.557     2.669    STUDENTS_DESIGN/display_driver/conv_high/clock
    SLICE_X25Y12         FDRE                                         r  STUDENTS_DESIGN/display_driver/conv_high/dual_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDRE (Prop_fdre_C_Q)         0.141     2.810 r  STUDENTS_DESIGN/display_driver/conv_high/dual_int_reg[9]/Q
                         net (fo=1, routed)           0.099     2.910    STUDENTS_DESIGN/display_driver/conv_high/dual_int_reg_n_0_[9]
    SLICE_X23Y11         FDRE                                         r  STUDENTS_DESIGN/display_driver/conv_high/dual_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.831     1.990    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.175     2.165 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.524     2.689    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.718 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.826     3.544    STUDENTS_DESIGN/display_driver/conv_high/clock
    SLICE_X23Y11         FDRE                                         r  STUDENTS_DESIGN/display_driver/conv_high/dual_int_reg[10]/C
                         clock pessimism             -0.858     2.686    
    SLICE_X23Y11         FDRE (Hold_fdre_C_D)         0.070     2.756    STUDENTS_DESIGN/display_driver/conv_high/dual_int_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.756    
                         arrival time                           2.910    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 STUDENTS_DESIGN/display_driver/kmh_to_bcd/dual_int_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            STUDENTS_DESIGN/display_driver/kmh_to_bcd/dual_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             CLK2048_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK2048_CLK rise@0.000ns - CLK2048_CLK rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.141ns (27.628%)  route 0.369ns (72.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.547ns
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.563     1.475    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.471     2.087    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.113 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.558     2.670    STUDENTS_DESIGN/display_driver/kmh_to_bcd/clock
    SLICE_X22Y11         FDRE                                         r  STUDENTS_DESIGN/display_driver/kmh_to_bcd/dual_int_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y11         FDRE (Prop_fdre_C_Q)         0.141     2.811 r  STUDENTS_DESIGN/display_driver/kmh_to_bcd/dual_int_reg[8]/Q
                         net (fo=1, routed)           0.369     3.181    STUDENTS_DESIGN/display_driver/kmh_to_bcd/dual_int_reg_n_0_[8]
    SLICE_X20Y8          FDRE                                         r  STUDENTS_DESIGN/display_driver/kmh_to_bcd/dual_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.831     1.990    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.175     2.165 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.524     2.689    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.718 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.829     3.547    STUDENTS_DESIGN/display_driver/kmh_to_bcd/clock
    SLICE_X20Y8          FDRE                                         r  STUDENTS_DESIGN/display_driver/kmh_to_bcd/dual_int_reg[9]/C
                         clock pessimism             -0.610     2.937    
    SLICE_X20Y8          FDRE (Hold_fdre_C_D)         0.090     3.027    STUDENTS_DESIGN/display_driver/kmh_to_bcd/dual_int_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.027    
                         arrival time                           3.181    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 STUDENTS_DESIGN/display_driver/kmh_to_bcd/dual_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            STUDENTS_DESIGN/display_driver/kmh_to_bcd/dual_int_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             CLK2048_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK2048_CLK rise@0.000ns - CLK2048_CLK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.550ns
    Source Clock Delay      (SCD):    2.676ns
    Clock Pessimism Removal (CPR):    0.858ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.563     1.475    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.471     2.087    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.113 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.564     2.676    STUDENTS_DESIGN/display_driver/kmh_to_bcd/clock
    SLICE_X19Y2          FDRE                                         r  STUDENTS_DESIGN/display_driver/kmh_to_bcd/dual_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y2          FDRE (Prop_fdre_C_Q)         0.141     2.817 r  STUDENTS_DESIGN/display_driver/kmh_to_bcd/dual_int_reg[11]/Q
                         net (fo=1, routed)           0.099     2.917    STUDENTS_DESIGN/display_driver/kmh_to_bcd/dual_int_reg_n_0_[11]
    SLICE_X17Y1          FDRE                                         r  STUDENTS_DESIGN/display_driver/kmh_to_bcd/dual_int_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.831     1.990    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.175     2.165 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.524     2.689    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.718 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.832     3.550    STUDENTS_DESIGN/display_driver/kmh_to_bcd/clock
    SLICE_X17Y1          FDRE                                         r  STUDENTS_DESIGN/display_driver/kmh_to_bcd/dual_int_reg[12]/C
                         clock pessimism             -0.858     2.692    
    SLICE_X17Y1          FDRE (Hold_fdre_C_D)         0.070     2.762    STUDENTS_DESIGN/display_driver/kmh_to_bcd/dual_int_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.762    
                         arrival time                           2.917    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 STUDENTS_DESIGN/trip_distance_unit/day_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            STUDENTS_DESIGN/display_driver/bcd_converter/dual_int_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             CLK2048_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK2048_CLK rise@0.000ns - CLK2048_CLK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.940%)  route 0.076ns (29.060%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.544ns
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.861ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.563     1.475    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.471     2.087    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.113 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.558     2.670    STUDENTS_DESIGN/trip_distance_unit/clock
    SLICE_X22Y10         FDCE                                         r  STUDENTS_DESIGN/trip_distance_unit/day_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y10         FDCE (Prop_fdce_C_Q)         0.141     2.811 r  STUDENTS_DESIGN/trip_distance_unit/day_reg[13]/Q
                         net (fo=3, routed)           0.076     2.887    STUDENTS_DESIGN/controller_unit/out[13]
    SLICE_X23Y10                                                      r  STUDENTS_DESIGN/controller_unit/dual_int[13]_i_1/I0
    SLICE_X23Y10         LUT5 (Prop_lut5_I0_O)        0.045     2.932 r  STUDENTS_DESIGN/controller_unit/dual_int[13]_i_1/O
                         net (fo=1, routed)           0.000     2.932    STUDENTS_DESIGN/display_driver/bcd_converter/dual_int_reg[13]_0[7]
    SLICE_X23Y10         FDRE                                         r  STUDENTS_DESIGN/display_driver/bcd_converter/dual_int_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.831     1.990    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.175     2.165 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.524     2.689    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.718 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.826     3.544    STUDENTS_DESIGN/display_driver/bcd_converter/clock
    SLICE_X23Y10         FDRE                                         r  STUDENTS_DESIGN/display_driver/bcd_converter/dual_int_reg[13]/C
                         clock pessimism             -0.861     2.683    
    SLICE_X23Y10         FDRE (Hold_fdre_C_D)         0.092     2.775    STUDENTS_DESIGN/display_driver/bcd_converter/dual_int_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.775    
                         arrival time                           2.932    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 STUDENTS_DESIGN/display_driver/kmh_to_bcd/bcd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            STUDENTS_DESIGN/display_driver/upper10_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             CLK2048_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK2048_CLK rise@0.000ns - CLK2048_CLK rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.190ns (63.058%)  route 0.111ns (36.942%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.553ns
    Source Clock Delay      (SCD):    2.679ns
    Clock Pessimism Removal (CPR):    0.861ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.563     1.475    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.471     2.087    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.113 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.567     2.679    STUDENTS_DESIGN/display_driver/kmh_to_bcd/clock
    SLICE_X13Y2          FDRE                                         r  STUDENTS_DESIGN/display_driver/kmh_to_bcd/bcd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.141     2.820 f  STUDENTS_DESIGN/display_driver/kmh_to_bcd/bcd_reg[7]/Q
                         net (fo=5, routed)           0.111     2.932    STUDENTS_DESIGN/display_driver/kmh_to_bcd/bcd_reg[7]_0[7]
    SLICE_X12Y2                                                       f  STUDENTS_DESIGN/display_driver/kmh_to_bcd/upper10[5]_i_1/I0
    SLICE_X12Y2          LUT3 (Prop_lut3_I0_O)        0.049     2.981 r  STUDENTS_DESIGN/display_driver/kmh_to_bcd/upper10[5]_i_1/O
                         net (fo=1, routed)           0.000     2.981    STUDENTS_DESIGN/display_driver/kmh_to_bcd_n_0
    SLICE_X12Y2          FDCE                                         r  STUDENTS_DESIGN/display_driver/upper10_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.831     1.990    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.175     2.165 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.524     2.689    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.718 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.835     3.553    STUDENTS_DESIGN/display_driver/clock
    SLICE_X12Y2          FDCE                                         r  STUDENTS_DESIGN/display_driver/upper10_reg[5]/C
                         clock pessimism             -0.861     2.692    
    SLICE_X12Y2          FDCE (Hold_fdce_C_D)         0.131     2.823    STUDENTS_DESIGN/display_driver/upper10_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.823    
                         arrival time                           2.981    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 STUDENTS_DESIGN/average_speed_unit/avs_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            STUDENTS_DESIGN/display_driver/bcd_converter/dual_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             CLK2048_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK2048_CLK rise@0.000ns - CLK2048_CLK rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.380%)  route 0.112ns (37.620%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.544ns
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.858ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.563     1.475    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.471     2.087    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.113 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.558     2.670    STUDENTS_DESIGN/average_speed_unit/clock
    SLICE_X25Y11         FDCE                                         r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y11         FDCE (Prop_fdce_C_Q)         0.141     2.811 r  STUDENTS_DESIGN/average_speed_unit/avs_reg[8]/Q
                         net (fo=1, routed)           0.112     2.923    STUDENTS_DESIGN/controller_unit/avs[8]
    SLICE_X24Y10                                                      r  STUDENTS_DESIGN/controller_unit/dual_int[8]_i_1/I2
    SLICE_X24Y10         LUT6 (Prop_lut6_I2_O)        0.045     2.968 r  STUDENTS_DESIGN/controller_unit/dual_int[8]_i_1/O
                         net (fo=1, routed)           0.000     2.968    STUDENTS_DESIGN/display_driver/bcd_converter/dual_int_reg[13]_0[2]
    SLICE_X24Y10         FDRE                                         r  STUDENTS_DESIGN/display_driver/bcd_converter/dual_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.831     1.990    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.175     2.165 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.524     2.689    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.718 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.826     3.544    STUDENTS_DESIGN/display_driver/bcd_converter/clock
    SLICE_X24Y10         FDRE                                         r  STUDENTS_DESIGN/display_driver/bcd_converter/dual_int_reg[8]/C
                         clock pessimism             -0.858     2.686    
    SLICE_X24Y10         FDRE (Hold_fdre_C_D)         0.120     2.806    STUDENTS_DESIGN/display_driver/bcd_converter/dual_int_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.806    
                         arrival time                           2.968    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 STUDENTS_DESIGN/display_driver/kmh_to_bcd/bcd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            STUDENTS_DESIGN/display_driver/upper10_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             CLK2048_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK2048_CLK rise@0.000ns - CLK2048_CLK rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.561%)  route 0.111ns (37.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.553ns
    Source Clock Delay      (SCD):    2.679ns
    Clock Pessimism Removal (CPR):    0.861ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.563     1.475    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.471     2.087    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.113 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.567     2.679    STUDENTS_DESIGN/display_driver/kmh_to_bcd/clock
    SLICE_X13Y2          FDRE                                         r  STUDENTS_DESIGN/display_driver/kmh_to_bcd/bcd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.141     2.820 r  STUDENTS_DESIGN/display_driver/kmh_to_bcd/bcd_reg[7]/Q
                         net (fo=5, routed)           0.111     2.932    STUDENTS_DESIGN/display_driver/kmh_to_bcd/bcd_reg[7]_0[7]
    SLICE_X12Y2                                                       r  STUDENTS_DESIGN/display_driver/kmh_to_bcd/upper10[3]_i_1/I0
    SLICE_X12Y2          LUT3 (Prop_lut3_I0_O)        0.045     2.977 r  STUDENTS_DESIGN/display_driver/kmh_to_bcd/upper10[3]_i_1/O
                         net (fo=1, routed)           0.000     2.977    STUDENTS_DESIGN/display_driver/kmh_to_bcd_n_1
    SLICE_X12Y2          FDCE                                         r  STUDENTS_DESIGN/display_driver/upper10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.831     1.990    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.175     2.165 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.524     2.689    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.718 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.835     3.553    STUDENTS_DESIGN/display_driver/clock
    SLICE_X12Y2          FDCE                                         r  STUDENTS_DESIGN/display_driver/upper10_reg[3]/C
                         clock pessimism             -0.861     2.692    
    SLICE_X12Y2          FDCE (Hold_fdce_C_D)         0.121     2.813    STUDENTS_DESIGN/display_driver/upper10_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.813    
                         arrival time                           2.977    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK2048_CLK
Waveform(ns):       { 0.000 244140.625 }
Period(ns):         488281.250
Sources:            { INST_CLK_DIVIDER_BIKE/clk_o }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)   Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         488281.250  488280.281  SLICE_X36Y3   FDRE_CIRC0/C
Min Period        n/a     FDRE/C   n/a            1.000         488281.250  488280.281  SLICE_X36Y1   FDRE_CIRC1/C
Min Period        n/a     FDRE/C   n/a            1.000         488281.250  488280.281  SLICE_X36Y1   FDRE_CIRC2/C
Min Period        n/a     FDRE/C   n/a            1.000         488281.250  488280.281  SLICE_X36Y2   FDRE_CIRC3/C
Min Period        n/a     FDRE/C   n/a            1.000         488281.250  488280.281  SLICE_X36Y1   FDRE_CIRC4/C
Min Period        n/a     FDRE/C   n/a            1.000         488281.250  488280.281  SLICE_X36Y2   FDRE_CIRC5/C
Min Period        n/a     FDRE/C   n/a            1.000         488281.250  488280.281  SLICE_X36Y1   FDRE_CIRC6/C
Min Period        n/a     FDRE/C   n/a            1.000         488281.250  488280.281  SLICE_X36Y3   FDRE_CIRC7/C
Min Period        n/a     FDRE/C   n/a            1.000         488281.250  488280.281  SLICE_X37Y3   KMH_TEST_BIKE/REED_TEST_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         488281.250  488280.281  SLICE_X34Y16  STUDENTS_DESIGN/trip_time_unit/tim_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         244140.578  244140.078  SLICE_X21Y1   STUDENTS_DESIGN/blinker_unit/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         244140.578  244140.078  SLICE_X21Y1   STUDENTS_DESIGN/blinker_unit/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         244140.578  244140.078  SLICE_X21Y1   STUDENTS_DESIGN/blinker_unit/counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         244140.578  244140.078  SLICE_X21Y1   STUDENTS_DESIGN/blinker_unit/counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         244140.578  244140.078  SLICE_X21Y1   STUDENTS_DESIGN/blinker_unit/counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         244140.578  244140.078  SLICE_X21Y1   STUDENTS_DESIGN/blinker_unit/counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         244140.578  244140.078  SLICE_X32Y3   PULSE_SHAPE_REED/delay_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         244140.578  244140.078  SLICE_X33Y5   STUDENTS_DESIGN/instantaneous_speed_unit/timeout_count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         244140.578  244140.078  SLICE_X33Y5   STUDENTS_DESIGN/instantaneous_speed_unit/timeout_count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         244140.578  244140.078  SLICE_X33Y5   STUDENTS_DESIGN/instantaneous_speed_unit/timeout_count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         244140.609  244140.109  SLICE_X32Y11  STUDENTS_DESIGN/trip_time_unit/timeout_seconds_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         244140.609  244140.109  SLICE_X32Y11  STUDENTS_DESIGN/trip_time_unit/timeout_seconds_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         244140.609  244140.109  SLICE_X36Y10  STUDENTS_DESIGN/instantaneous_speed_unit/kmh_prep_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         244140.609  244140.109  SLICE_X37Y10  STUDENTS_DESIGN/instantaneous_speed_unit/kmh_prep_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         244140.609  244140.109  SLICE_X38Y10  STUDENTS_DESIGN/instantaneous_speed_unit/kmh_prep_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         244140.609  244140.109  SLICE_X39Y10  STUDENTS_DESIGN/instantaneous_speed_unit/kmh_prep_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         244140.609  244140.109  SLICE_X40Y12  STUDENTS_DESIGN/instantaneous_speed_unit/kmh_prep_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         244140.609  244140.109  SLICE_X21Y11  STUDENTS_DESIGN/average_speed_unit/numerator_prev_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         244140.609  244140.109  SLICE_X21Y12  STUDENTS_DESIGN/average_speed_unit/numerator_prev_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         244140.609  244140.109  SLICE_X20Y9   STUDENTS_DESIGN/average_speed_unit/numerator_prev_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK125_CLK
  To Clock:  

Max Delay            94 Endpoints
Min Delay            94 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/state_machine_signals/SI_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.589ns  (logic 1.182ns (15.575%)  route 6.407ns (84.425%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.713     5.381    LCD_CONTROLLER_INST/state_machine_states/CLK
    SLICE_X1Y20          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.456     5.837 r  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[7]/Q
                         net (fo=8, routed)           1.074     6.911    LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg_n_0_[7]
    SLICE_X2Y21                                                       r  LCD_CONTROLLER_INST/state_machine_states/next_state[1]_i_3/I1
    SLICE_X2Y21          LUT2 (Prop_lut2_I1_O)        0.152     7.063 r  LCD_CONTROLLER_INST/state_machine_states/next_state[1]_i_3/O
                         net (fo=4, routed)           0.842     7.905    LCD_CONTROLLER_INST/state_machine_states/next_state[1]_i_3_n_0
    SLICE_X1Y21                                                       r  LCD_CONTROLLER_INST/state_machine_states/next_state[0]_i_2/I5
    SLICE_X1Y21          LUT6 (Prop_lut6_I5_O)        0.326     8.231 r  LCD_CONTROLLER_INST/state_machine_states/next_state[0]_i_2/O
                         net (fo=38, routed)          3.678    11.909    LCD_CONTROLLER_INST/state_machine_states/D[0]
    SLICE_X8Y10                                                       r  LCD_CONTROLLER_INST/state_machine_states/SI_data[2]_i_3/I4
    SLICE_X8Y10          LUT5 (Prop_lut5_I4_O)        0.124    12.033 r  LCD_CONTROLLER_INST/state_machine_states/SI_data[2]_i_3/O
                         net (fo=1, routed)           0.813    12.846    LCD_CONTROLLER_INST/state_machine_states/SI_data[2]_i_3_n_0
    SLICE_X1Y12                                                       r  LCD_CONTROLLER_INST/state_machine_states/SI_data[2]_i_1/I1
    SLICE_X1Y12          LUT6 (Prop_lut6_I1_O)        0.124    12.970 r  LCD_CONTROLLER_INST/state_machine_states/SI_data[2]_i_1/O
                         net (fo=1, routed)           0.000    12.970    LCD_CONTROLLER_INST/state_machine_signals/SI_data_reg[7]_4[2]
    SLICE_X1Y12          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_signals/SI_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/state_machine_signals/LED_A_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.461ns  (logic 1.058ns (14.180%)  route 6.403ns (85.820%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.713     5.381    LCD_CONTROLLER_INST/state_machine_states/CLK
    SLICE_X1Y20          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.456     5.837 r  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[7]/Q
                         net (fo=8, routed)           1.074     6.911    LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg_n_0_[7]
    SLICE_X2Y21                                                       r  LCD_CONTROLLER_INST/state_machine_states/next_state[1]_i_3/I1
    SLICE_X2Y21          LUT2 (Prop_lut2_I1_O)        0.152     7.063 r  LCD_CONTROLLER_INST/state_machine_states/next_state[1]_i_3/O
                         net (fo=4, routed)           1.154     8.217    LCD_CONTROLLER_INST/state_machine_states/next_state[1]_i_3_n_0
    SLICE_X2Y21                                                       r  LCD_CONTROLLER_INST/state_machine_states/next_state[1]_i_1/I1
    SLICE_X2Y21          LUT6 (Prop_lut6_I1_O)        0.326     8.543 r  LCD_CONTROLLER_INST/state_machine_states/next_state[1]_i_1/O
                         net (fo=40, routed)          3.385    11.928    LCD_CONTROLLER_INST/state_machine_states/D[1]
    SLICE_X8Y11                                                       r  LCD_CONTROLLER_INST/state_machine_states/LED_A_i_1/I1
    SLICE_X8Y11          LUT4 (Prop_lut4_I1_O)        0.124    12.052 r  LCD_CONTROLLER_INST/state_machine_states/LED_A_i_1/O
                         net (fo=2, routed)           0.791    12.843    LCD_CONTROLLER_INST/state_machine_signals/LED_A_reg_1
    SLICE_X4Y16          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_signals/LED_A_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/state_machine_signals/line_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.353ns  (logic 1.418ns (19.286%)  route 5.935ns (80.714%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.713     5.381    LCD_CONTROLLER_INST/state_machine_states/CLK
    SLICE_X1Y20          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.456     5.837 r  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[7]/Q
                         net (fo=8, routed)           1.074     6.911    LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg_n_0_[7]
    SLICE_X2Y21                                                       r  LCD_CONTROLLER_INST/state_machine_states/next_state[1]_i_3/I1
    SLICE_X2Y21          LUT2 (Prop_lut2_I1_O)        0.152     7.063 r  LCD_CONTROLLER_INST/state_machine_states/next_state[1]_i_3/O
                         net (fo=4, routed)           1.154     8.217    LCD_CONTROLLER_INST/state_machine_states/next_state[1]_i_3_n_0
    SLICE_X2Y21                                                       r  LCD_CONTROLLER_INST/state_machine_states/next_state[1]_i_1/I1
    SLICE_X2Y21          LUT6 (Prop_lut6_I1_O)        0.326     8.543 r  LCD_CONTROLLER_INST/state_machine_states/next_state[1]_i_1/O
                         net (fo=40, routed)          3.385    11.928    LCD_CONTROLLER_INST/state_machine_states/D[1]
    SLICE_X8Y11                                                       r  LCD_CONTROLLER_INST/state_machine_states/line[2]_i_2/I1
    SLICE_X8Y11          LUT4 (Prop_lut4_I1_O)        0.153    12.081 r  LCD_CONTROLLER_INST/state_machine_states/line[2]_i_2/O
                         net (fo=2, routed)           0.322    12.403    LCD_CONTROLLER_INST/state_machine_states/line[2]_i_2_n_0
    SLICE_X8Y10                                                       r  LCD_CONTROLLER_INST/state_machine_states/line[2]_i_1/I4
    SLICE_X8Y10          LUT6 (Prop_lut6_I4_O)        0.331    12.734 r  LCD_CONTROLLER_INST/state_machine_states/line[2]_i_1/O
                         net (fo=1, routed)           0.000    12.734    LCD_CONTROLLER_INST/state_machine_signals/line_reg[2]_0[2]
    SLICE_X8Y10          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_signals/line_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/state_machine_signals/line_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.336ns  (logic 1.418ns (19.330%)  route 5.918ns (80.670%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.713     5.381    LCD_CONTROLLER_INST/state_machine_states/CLK
    SLICE_X1Y20          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.456     5.837 r  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[7]/Q
                         net (fo=8, routed)           1.074     6.911    LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg_n_0_[7]
    SLICE_X2Y21                                                       r  LCD_CONTROLLER_INST/state_machine_states/next_state[1]_i_3/I1
    SLICE_X2Y21          LUT2 (Prop_lut2_I1_O)        0.152     7.063 r  LCD_CONTROLLER_INST/state_machine_states/next_state[1]_i_3/O
                         net (fo=4, routed)           1.154     8.217    LCD_CONTROLLER_INST/state_machine_states/next_state[1]_i_3_n_0
    SLICE_X2Y21                                                       r  LCD_CONTROLLER_INST/state_machine_states/next_state[1]_i_1/I1
    SLICE_X2Y21          LUT6 (Prop_lut6_I1_O)        0.326     8.543 r  LCD_CONTROLLER_INST/state_machine_states/next_state[1]_i_1/O
                         net (fo=40, routed)          3.385    11.928    LCD_CONTROLLER_INST/state_machine_states/D[1]
    SLICE_X8Y11                                                       r  LCD_CONTROLLER_INST/state_machine_states/line[2]_i_2/I1
    SLICE_X8Y11          LUT4 (Prop_lut4_I1_O)        0.153    12.081 r  LCD_CONTROLLER_INST/state_machine_states/line[2]_i_2/O
                         net (fo=2, routed)           0.305    12.386    LCD_CONTROLLER_INST/state_machine_states/line[2]_i_2_n_0
    SLICE_X8Y11                                                       r  LCD_CONTROLLER_INST/state_machine_states/line[1]_i_1/I1
    SLICE_X8Y11          LUT5 (Prop_lut5_I1_O)        0.331    12.717 r  LCD_CONTROLLER_INST/state_machine_states/line[1]_i_1/O
                         net (fo=1, routed)           0.000    12.717    LCD_CONTROLLER_INST/state_machine_signals/line_reg[2]_0[1]
    SLICE_X8Y11          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_signals/line_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/state_machine_signals/SI_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.098ns  (logic 1.502ns (21.160%)  route 5.596ns (78.840%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.713     5.381    LCD_CONTROLLER_INST/state_machine_states/CLK
    SLICE_X1Y20          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.456     5.837 f  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[7]/Q
                         net (fo=8, routed)           1.074     6.911    LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg_n_0_[7]
    SLICE_X2Y21                                                       f  LCD_CONTROLLER_INST/state_machine_states/next_state[1]_i_3/I1
    SLICE_X2Y21          LUT2 (Prop_lut2_I1_O)        0.152     7.063 f  LCD_CONTROLLER_INST/state_machine_states/next_state[1]_i_3/O
                         net (fo=4, routed)           1.154     8.217    LCD_CONTROLLER_INST/state_machine_states/next_state[1]_i_3_n_0
    SLICE_X2Y21                                                       f  LCD_CONTROLLER_INST/state_machine_states/next_state[1]_i_1/I1
    SLICE_X2Y21          LUT6 (Prop_lut6_I1_O)        0.326     8.543 f  LCD_CONTROLLER_INST/state_machine_states/next_state[1]_i_1/O
                         net (fo=40, routed)          1.671    10.214    LCD_CONTROLLER_INST/state_machine_states/D[1]
    SLICE_X2Y16                                                       f  LCD_CONTROLLER_INST/state_machine_states/SI_data[4]_i_3/I2
    SLICE_X2Y16          LUT5 (Prop_lut5_I2_O)        0.118    10.332 r  LCD_CONTROLLER_INST/state_machine_states/SI_data[4]_i_3/O
                         net (fo=3, routed)           0.592    10.924    LCD_CONTROLLER_INST/state_machine_states/SI_data[4]_i_3_n_0
    SLICE_X2Y15                                                       r  LCD_CONTROLLER_INST/state_machine_states/SI_data[6]_i_2/I5
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.326    11.250 r  LCD_CONTROLLER_INST/state_machine_states/SI_data[6]_i_2/O
                         net (fo=1, routed)           0.579    11.829    LCD_CONTROLLER_INST/state_machine_states/SI_data[6]_i_2_n_0
    SLICE_X2Y16                                                       r  LCD_CONTROLLER_INST/state_machine_states/SI_data[6]_i_1/I0
    SLICE_X2Y16          LUT4 (Prop_lut4_I0_O)        0.124    11.953 r  LCD_CONTROLLER_INST/state_machine_states/SI_data[6]_i_1/O
                         net (fo=1, routed)           0.527    12.479    LCD_CONTROLLER_INST/state_machine_signals/SI_data_reg[7]_4[6]
    SLICE_X2Y16          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_signals/SI_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/state_machine_signals/line_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.856ns  (logic 1.457ns (21.252%)  route 5.399ns (78.748%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.713     5.381    LCD_CONTROLLER_INST/state_machine_states/CLK
    SLICE_X1Y20          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.456     5.837 r  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[7]/Q
                         net (fo=8, routed)           1.074     6.911    LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg_n_0_[7]
    SLICE_X2Y21                                                       r  LCD_CONTROLLER_INST/state_machine_states/next_state[1]_i_3/I1
    SLICE_X2Y21          LUT2 (Prop_lut2_I1_O)        0.152     7.063 r  LCD_CONTROLLER_INST/state_machine_states/next_state[1]_i_3/O
                         net (fo=4, routed)           1.154     8.217    LCD_CONTROLLER_INST/state_machine_states/next_state[1]_i_3_n_0
    SLICE_X2Y21                                                       r  LCD_CONTROLLER_INST/state_machine_states/next_state[1]_i_1/I1
    SLICE_X2Y21          LUT6 (Prop_lut6_I1_O)        0.326     8.543 r  LCD_CONTROLLER_INST/state_machine_states/next_state[1]_i_1/O
                         net (fo=40, routed)          1.293     9.836    LCD_CONTROLLER_INST/state_machine_states/D[1]
    SLICE_X4Y16                                                       r  LCD_CONTROLLER_INST/state_machine_states/column[6]_i_2/I1
    SLICE_X4Y16          LUT5 (Prop_lut5_I1_O)        0.150     9.986 r  LCD_CONTROLLER_INST/state_machine_states/column[6]_i_2/O
                         net (fo=10, routed)          0.804    10.790    LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[5]_1
    SLICE_X2Y14                                                       r  LCD_CONTROLLER_INST/state_machine_states/line[3]_i_1/I0
    SLICE_X2Y14          LUT5 (Prop_lut5_I0_O)        0.373    11.163 r  LCD_CONTROLLER_INST/state_machine_states/line[3]_i_1/O
                         net (fo=4, routed)           1.074    12.237    LCD_CONTROLLER_INST/state_machine_signals/line_reg[3]_1[0]
    SLICE_X8Y11          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_signals/line_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/state_machine_signals/line_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.580ns  (logic 1.457ns (22.143%)  route 5.123ns (77.857%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.713     5.381    LCD_CONTROLLER_INST/state_machine_states/CLK
    SLICE_X1Y20          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.456     5.837 r  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[7]/Q
                         net (fo=8, routed)           1.074     6.911    LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg_n_0_[7]
    SLICE_X2Y21                                                       r  LCD_CONTROLLER_INST/state_machine_states/next_state[1]_i_3/I1
    SLICE_X2Y21          LUT2 (Prop_lut2_I1_O)        0.152     7.063 r  LCD_CONTROLLER_INST/state_machine_states/next_state[1]_i_3/O
                         net (fo=4, routed)           1.154     8.217    LCD_CONTROLLER_INST/state_machine_states/next_state[1]_i_3_n_0
    SLICE_X2Y21                                                       r  LCD_CONTROLLER_INST/state_machine_states/next_state[1]_i_1/I1
    SLICE_X2Y21          LUT6 (Prop_lut6_I1_O)        0.326     8.543 r  LCD_CONTROLLER_INST/state_machine_states/next_state[1]_i_1/O
                         net (fo=40, routed)          1.293     9.836    LCD_CONTROLLER_INST/state_machine_states/D[1]
    SLICE_X4Y16                                                       r  LCD_CONTROLLER_INST/state_machine_states/column[6]_i_2/I1
    SLICE_X4Y16          LUT5 (Prop_lut5_I1_O)        0.150     9.986 r  LCD_CONTROLLER_INST/state_machine_states/column[6]_i_2/O
                         net (fo=10, routed)          0.804    10.790    LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[5]_1
    SLICE_X2Y14                                                       r  LCD_CONTROLLER_INST/state_machine_states/line[3]_i_1/I0
    SLICE_X2Y14          LUT5 (Prop_lut5_I0_O)        0.373    11.163 r  LCD_CONTROLLER_INST/state_machine_states/line[3]_i_1/O
                         net (fo=4, routed)           0.799    11.961    LCD_CONTROLLER_INST/state_machine_signals/line_reg[3]_1[0]
    SLICE_X8Y10          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_signals/line_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/state_machine_signals/line_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.580ns  (logic 1.457ns (22.143%)  route 5.123ns (77.857%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.713     5.381    LCD_CONTROLLER_INST/state_machine_states/CLK
    SLICE_X1Y20          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.456     5.837 r  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[7]/Q
                         net (fo=8, routed)           1.074     6.911    LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg_n_0_[7]
    SLICE_X2Y21                                                       r  LCD_CONTROLLER_INST/state_machine_states/next_state[1]_i_3/I1
    SLICE_X2Y21          LUT2 (Prop_lut2_I1_O)        0.152     7.063 r  LCD_CONTROLLER_INST/state_machine_states/next_state[1]_i_3/O
                         net (fo=4, routed)           1.154     8.217    LCD_CONTROLLER_INST/state_machine_states/next_state[1]_i_3_n_0
    SLICE_X2Y21                                                       r  LCD_CONTROLLER_INST/state_machine_states/next_state[1]_i_1/I1
    SLICE_X2Y21          LUT6 (Prop_lut6_I1_O)        0.326     8.543 r  LCD_CONTROLLER_INST/state_machine_states/next_state[1]_i_1/O
                         net (fo=40, routed)          1.293     9.836    LCD_CONTROLLER_INST/state_machine_states/D[1]
    SLICE_X4Y16                                                       r  LCD_CONTROLLER_INST/state_machine_states/column[6]_i_2/I1
    SLICE_X4Y16          LUT5 (Prop_lut5_I1_O)        0.150     9.986 r  LCD_CONTROLLER_INST/state_machine_states/column[6]_i_2/O
                         net (fo=10, routed)          0.804    10.790    LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[5]_1
    SLICE_X2Y14                                                       r  LCD_CONTROLLER_INST/state_machine_states/line[3]_i_1/I0
    SLICE_X2Y14          LUT5 (Prop_lut5_I0_O)        0.373    11.163 r  LCD_CONTROLLER_INST/state_machine_states/line[3]_i_1/O
                         net (fo=4, routed)           0.799    11.961    LCD_CONTROLLER_INST/state_machine_signals/line_reg[3]_1[0]
    SLICE_X8Y10          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_signals/line_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/state_machine_signals/SI_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.411ns  (logic 1.538ns (23.989%)  route 4.873ns (76.011%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.713     5.381    LCD_CONTROLLER_INST/state_machine_states/CLK
    SLICE_X1Y20          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.456     5.837 r  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[7]/Q
                         net (fo=8, routed)           1.074     6.911    LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg_n_0_[7]
    SLICE_X2Y21                                                       r  LCD_CONTROLLER_INST/state_machine_states/next_state[1]_i_3/I1
    SLICE_X2Y21          LUT2 (Prop_lut2_I1_O)        0.152     7.063 r  LCD_CONTROLLER_INST/state_machine_states/next_state[1]_i_3/O
                         net (fo=4, routed)           0.452     7.515    LCD_CONTROLLER_INST/state_machine_states/next_state[1]_i_3_n_0
    SLICE_X2Y21                                                       r  LCD_CONTROLLER_INST/state_machine_states/set_convert_SI_i_4/I2
    SLICE_X2Y21          LUT6 (Prop_lut6_I2_O)        0.326     7.841 r  LCD_CONTROLLER_INST/state_machine_states/set_convert_SI_i_4/O
                         net (fo=1, routed)           0.967     8.808    LCD_CONTROLLER_INST/state_machine_states/set_convert_SI_i_4_n_0
    SLICE_X1Y17                                                       r  LCD_CONTROLLER_INST/state_machine_states/set_convert_SI_i_3/I0
    SLICE_X1Y17          LUT5 (Prop_lut5_I0_O)        0.153     8.961 r  LCD_CONTROLLER_INST/state_machine_states/set_convert_SI_i_3/O
                         net (fo=5, routed)           1.552    10.513    LCD_CONTROLLER_INST/state_machine_states/set_convert_SI_i_3_n_0
    SLICE_X1Y13                                                       r  LCD_CONTROLLER_INST/state_machine_states/SI_data[7]_i_5/I0
    SLICE_X1Y13          LUT2 (Prop_lut2_I0_O)        0.327    10.840 r  LCD_CONTROLLER_INST/state_machine_states/SI_data[7]_i_5/O
                         net (fo=1, routed)           0.828    11.669    LCD_CONTROLLER_INST/state_machine_states/SI_data[7]_i_5_n_0
    SLICE_X2Y14                                                       r  LCD_CONTROLLER_INST/state_machine_states/SI_data[7]_i_2/I2
    SLICE_X2Y14          LUT6 (Prop_lut6_I2_O)        0.124    11.793 r  LCD_CONTROLLER_INST/state_machine_states/SI_data[7]_i_2/O
                         net (fo=1, routed)           0.000    11.793    LCD_CONTROLLER_INST/state_machine_signals/SI_data_reg[7]_4[7]
    SLICE_X2Y14          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_signals/SI_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/state_machine_signals/column_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.390ns  (logic 1.432ns (22.409%)  route 4.958ns (77.591%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.713     5.381    LCD_CONTROLLER_INST/state_machine_states/CLK
    SLICE_X1Y20          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.456     5.837 r  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[7]/Q
                         net (fo=8, routed)           1.074     6.911    LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg_n_0_[7]
    SLICE_X2Y21                                                       r  LCD_CONTROLLER_INST/state_machine_states/next_state[1]_i_3/I1
    SLICE_X2Y21          LUT2 (Prop_lut2_I1_O)        0.152     7.063 r  LCD_CONTROLLER_INST/state_machine_states/next_state[1]_i_3/O
                         net (fo=4, routed)           1.154     8.217    LCD_CONTROLLER_INST/state_machine_states/next_state[1]_i_3_n_0
    SLICE_X2Y21                                                       r  LCD_CONTROLLER_INST/state_machine_states/next_state[1]_i_1/I1
    SLICE_X2Y21          LUT6 (Prop_lut6_I1_O)        0.326     8.543 r  LCD_CONTROLLER_INST/state_machine_states/next_state[1]_i_1/O
                         net (fo=40, routed)          1.293     9.836    LCD_CONTROLLER_INST/state_machine_states/D[1]
    SLICE_X4Y16                                                       r  LCD_CONTROLLER_INST/state_machine_states/column[6]_i_2/I1
    SLICE_X4Y16          LUT5 (Prop_lut5_I1_O)        0.150     9.986 r  LCD_CONTROLLER_INST/state_machine_states/column[6]_i_2/O
                         net (fo=10, routed)          0.755    10.741    LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[5]_1
    SLICE_X1Y16                                                       r  LCD_CONTROLLER_INST/state_machine_states/column[6]_i_1/I0
    SLICE_X1Y16          LUT6 (Prop_lut6_I0_O)        0.348    11.089 r  LCD_CONTROLLER_INST/state_machine_states/column[6]_i_1/O
                         net (fo=7, routed)           0.682    11.772    LCD_CONTROLLER_INST/state_machine_signals/column_reg[0]_1
    SLICE_X0Y13          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_signals/column_reg[0]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/symbols_small/data_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/state_machine_signals/SI_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.186ns (63.218%)  route 0.108ns (36.782%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.585     1.497    LCD_CONTROLLER_INST/symbols_small/CLK
    SLICE_X3Y11          FDRE                                         r  LCD_CONTROLLER_INST/symbols_small/data_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  LCD_CONTROLLER_INST/symbols_small/data_int_reg[2]/Q
                         net (fo=1, routed)           0.108     1.746    LCD_CONTROLLER_INST/state_machine_states/SI_data_reg[6][2]
    SLICE_X1Y12                                                       r  LCD_CONTROLLER_INST/state_machine_states/SI_data[2]_i_1/I3
    SLICE_X1Y12          LUT6 (Prop_lut6_I3_O)        0.045     1.791 r  LCD_CONTROLLER_INST/state_machine_states/SI_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.791    LCD_CONTROLLER_INST/state_machine_signals/SI_data_reg[7]_4[2]
    SLICE_X1Y12          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_signals/SI_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/lcd_controller/stream_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/stream_data/SI_data_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.248ns (71.229%)  route 0.100ns (28.771%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.583     1.495    LCD_CONTROLLER_INST/lcd_controller/CLK
    SLICE_X3Y15          FDRE                                         r  LCD_CONTROLLER_INST/lcd_controller/stream_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  LCD_CONTROLLER_INST/lcd_controller/stream_reg[4]/Q
                         net (fo=1, routed)           0.100     1.736    LCD_CONTROLLER_INST/lcd_controller/data_stream[4]
    SLICE_X4Y15                                                       r  LCD_CONTROLLER_INST/lcd_controller/SI_data_i_5/I0
    SLICE_X4Y15          LUT6 (Prop_lut6_I0_O)        0.045     1.781 r  LCD_CONTROLLER_INST/lcd_controller/SI_data_i_5/O
                         net (fo=1, routed)           0.000     1.781    LCD_CONTROLLER_INST/lcd_controller/SI_data_i_5_n_0
    SLICE_X4Y15                                                       r  LCD_CONTROLLER_INST/lcd_controller/SI_data_reg_i_3/I0
    SLICE_X4Y15          MUXF7 (Prop_muxf7_I0_O)      0.062     1.843 r  LCD_CONTROLLER_INST/lcd_controller/SI_data_reg_i_3/O
                         net (fo=1, routed)           0.000     1.843    LCD_CONTROLLER_INST/stream_data/SI_data_reg_0
    SLICE_X4Y15          FDRE                                         r  LCD_CONTROLLER_INST/stream_data/SI_data_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/lcd_controller/si_conv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/stream_data/Count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.164ns (41.636%)  route 0.230ns (58.364%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.564     1.476    LCD_CONTROLLER_INST/lcd_controller/CLK
    SLICE_X6Y15          FDRE                                         r  LCD_CONTROLLER_INST/lcd_controller/si_conv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  LCD_CONTROLLER_INST/lcd_controller/si_conv_reg/Q
                         net (fo=7, routed)           0.230     1.870    LCD_CONTROLLER_INST/stream_data/si_conv_timed
    SLICE_X6Y16          FDSE                                         r  LCD_CONTROLLER_INST/stream_data/Count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/lcd_controller/si_conv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/stream_data/Count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.164ns (41.636%)  route 0.230ns (58.364%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.564     1.476    LCD_CONTROLLER_INST/lcd_controller/CLK
    SLICE_X6Y15          FDRE                                         r  LCD_CONTROLLER_INST/lcd_controller/si_conv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  LCD_CONTROLLER_INST/lcd_controller/si_conv_reg/Q
                         net (fo=7, routed)           0.230     1.870    LCD_CONTROLLER_INST/stream_data/si_conv_timed
    SLICE_X6Y16          FDSE                                         r  LCD_CONTROLLER_INST/stream_data/Count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/lcd_controller/si_conv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/stream_data/Count_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.164ns (41.636%)  route 0.230ns (58.364%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.564     1.476    LCD_CONTROLLER_INST/lcd_controller/CLK
    SLICE_X6Y15          FDRE                                         r  LCD_CONTROLLER_INST/lcd_controller/si_conv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  LCD_CONTROLLER_INST/lcd_controller/si_conv_reg/Q
                         net (fo=7, routed)           0.230     1.870    LCD_CONTROLLER_INST/stream_data/si_conv_timed
    SLICE_X6Y16          FDSE                                         r  LCD_CONTROLLER_INST/stream_data/Count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/lcd_controller/si_conv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/stream_data/Count_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.164ns (41.636%)  route 0.230ns (58.364%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.564     1.476    LCD_CONTROLLER_INST/lcd_controller/CLK
    SLICE_X6Y15          FDRE                                         r  LCD_CONTROLLER_INST/lcd_controller/si_conv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  LCD_CONTROLLER_INST/lcd_controller/si_conv_reg/Q
                         net (fo=7, routed)           0.230     1.870    LCD_CONTROLLER_INST/stream_data/si_conv_timed
    SLICE_X6Y16          FDSE                                         r  LCD_CONTROLLER_INST/stream_data/Count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/symbols_small/data_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/state_machine_signals/SI_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.186ns (46.949%)  route 0.210ns (53.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.583     1.495    LCD_CONTROLLER_INST/symbols_small/CLK
    SLICE_X1Y11          FDRE                                         r  LCD_CONTROLLER_INST/symbols_small/data_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  LCD_CONTROLLER_INST/symbols_small/data_int_reg[0]/Q
                         net (fo=1, routed)           0.210     1.846    LCD_CONTROLLER_INST/state_machine_states/SI_data_reg[6][0]
    SLICE_X1Y12                                                       r  LCD_CONTROLLER_INST/state_machine_states/SI_data[0]_i_1/I3
    SLICE_X1Y12          LUT6 (Prop_lut6_I3_O)        0.045     1.891 r  LCD_CONTROLLER_INST/state_machine_states/SI_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.891    LCD_CONTROLLER_INST/state_machine_signals/SI_data_reg[7]_4[0]
    SLICE_X1Y12          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_signals/SI_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/state_machine_states/line_limit_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.450ns  (logic 0.141ns (31.356%)  route 0.309ns (68.644%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.577     1.489    LCD_CONTROLLER_INST/state_machine_states/CLK
    SLICE_X2Y21          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.141     1.630 r  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[11]/Q
                         net (fo=11, routed)          0.309     1.938    LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg_n_0_[11]
    SLICE_X3Y18          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/line_limit_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/state_machine_states/line_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.479ns  (logic 0.186ns (38.841%)  route 0.293ns (61.159%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.579     1.491    LCD_CONTROLLER_INST/state_machine_states/CLK
    SLICE_X2Y19          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[13]/Q
                         net (fo=13, routed)          0.293     1.925    LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg_n_0_[13]
    SLICE_X1Y19                                                       r  LCD_CONTROLLER_INST/state_machine_states/line[1]_i_1__2/I2
    SLICE_X1Y19          LUT3 (Prop_lut3_I2_O)        0.045     1.970 r  LCD_CONTROLLER_INST/state_machine_states/line[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.970    LCD_CONTROLLER_INST/state_machine_states/line[1]_i_1__2_n_0
    SLICE_X1Y19          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/line_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/symbols_small/data_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/state_machine_signals/SI_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.503ns  (logic 0.226ns (44.937%)  route 0.277ns (55.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.583     1.495    LCD_CONTROLLER_INST/symbols_small/CLK
    SLICE_X1Y11          FDRE                                         r  LCD_CONTROLLER_INST/symbols_small/data_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.128     1.623 r  LCD_CONTROLLER_INST/symbols_small/data_int_reg[1]/Q
                         net (fo=1, routed)           0.277     1.900    LCD_CONTROLLER_INST/state_machine_states/SI_data_reg[6][1]
    SLICE_X1Y12                                                       r  LCD_CONTROLLER_INST/state_machine_states/SI_data[1]_i_1/I2
    SLICE_X1Y12          LUT6 (Prop_lut6_I2_O)        0.098     1.998 r  LCD_CONTROLLER_INST/state_machine_states/SI_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.998    LCD_CONTROLLER_INST/state_machine_signals/SI_data_reg[7]_4[1]
    SLICE_X1Y12          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_signals/SI_data_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK125_CLK

Max Delay            76 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/state_machine_states/column_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_CONTROLLER_INST/state_machine_states/delay_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.301ns  (logic 1.516ns (28.600%)  route 3.785ns (71.400%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT3=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  LCD_CONTROLLER_INST/state_machine_states/column_reg[2]/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  LCD_CONTROLLER_INST/state_machine_states/column_reg[2]/Q
                         net (fo=8, routed)           0.901     1.320    LCD_CONTROLLER_INST/state_machine_states/column[2]
    SLICE_X3Y18                                                       r  LCD_CONTROLLER_INST/state_machine_states/i__carry_i_7__1/I1
    SLICE_X3Y18          LUT3 (Prop_lut3_I1_O)        0.299     1.619 r  LCD_CONTROLLER_INST/state_machine_states/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000     1.619    LCD_CONTROLLER_INST/state_machine_states/i__carry_i_7__1_n_0
    SLICE_X3Y18                                                       r  LCD_CONTROLLER_INST/state_machine_states/next_state1_inferred__0/i__carry/S[1]
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.169 f  LCD_CONTROLLER_INST/state_machine_states/next_state1_inferred__0/i__carry/CO[3]
                         net (fo=5, routed)           1.275     3.444    LCD_CONTROLLER_INST/state_machine_states/next_state1_inferred__0/i__carry_n_0
    SLICE_X3Y19                                                       f  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state[19]_i_3/I2
    SLICE_X3Y19          LUT6 (Prop_lut6_I2_O)        0.124     3.568 r  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state[19]_i_3/O
                         net (fo=5, routed)           0.972     4.540    LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state[19]_i_3_n_0
    SLICE_X5Y20                                                       r  LCD_CONTROLLER_INST/state_machine_states/delay[0]_i_2/I1
    SLICE_X5Y20          LUT3 (Prop_lut3_I1_O)        0.124     4.664 r  LCD_CONTROLLER_INST/state_machine_states/delay[0]_i_2/O
                         net (fo=12, routed)          0.637     5.301    LCD_CONTROLLER_INST/state_machine_states/delay[0]_i_2_n_0
    SLICE_X4Y20          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/delay_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.543     4.935    LCD_CONTROLLER_INST/state_machine_states/CLK
    SLICE_X4Y20          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/delay_reg[10]/C

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/state_machine_states/column_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_CONTROLLER_INST/state_machine_states/delay_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.301ns  (logic 1.516ns (28.600%)  route 3.785ns (71.400%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT3=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  LCD_CONTROLLER_INST/state_machine_states/column_reg[2]/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  LCD_CONTROLLER_INST/state_machine_states/column_reg[2]/Q
                         net (fo=8, routed)           0.901     1.320    LCD_CONTROLLER_INST/state_machine_states/column[2]
    SLICE_X3Y18                                                       r  LCD_CONTROLLER_INST/state_machine_states/i__carry_i_7__1/I1
    SLICE_X3Y18          LUT3 (Prop_lut3_I1_O)        0.299     1.619 r  LCD_CONTROLLER_INST/state_machine_states/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000     1.619    LCD_CONTROLLER_INST/state_machine_states/i__carry_i_7__1_n_0
    SLICE_X3Y18                                                       r  LCD_CONTROLLER_INST/state_machine_states/next_state1_inferred__0/i__carry/S[1]
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.169 f  LCD_CONTROLLER_INST/state_machine_states/next_state1_inferred__0/i__carry/CO[3]
                         net (fo=5, routed)           1.275     3.444    LCD_CONTROLLER_INST/state_machine_states/next_state1_inferred__0/i__carry_n_0
    SLICE_X3Y19                                                       f  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state[19]_i_3/I2
    SLICE_X3Y19          LUT6 (Prop_lut6_I2_O)        0.124     3.568 r  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state[19]_i_3/O
                         net (fo=5, routed)           0.972     4.540    LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state[19]_i_3_n_0
    SLICE_X5Y20                                                       r  LCD_CONTROLLER_INST/state_machine_states/delay[0]_i_2/I1
    SLICE_X5Y20          LUT3 (Prop_lut3_I1_O)        0.124     4.664 r  LCD_CONTROLLER_INST/state_machine_states/delay[0]_i_2/O
                         net (fo=12, routed)          0.637     5.301    LCD_CONTROLLER_INST/state_machine_states/delay[0]_i_2_n_0
    SLICE_X4Y20          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/delay_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.543     4.935    LCD_CONTROLLER_INST/state_machine_states/CLK
    SLICE_X4Y20          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/delay_reg[11]/C

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/state_machine_states/column_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_CONTROLLER_INST/state_machine_states/delay_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.301ns  (logic 1.516ns (28.600%)  route 3.785ns (71.400%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT3=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  LCD_CONTROLLER_INST/state_machine_states/column_reg[2]/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  LCD_CONTROLLER_INST/state_machine_states/column_reg[2]/Q
                         net (fo=8, routed)           0.901     1.320    LCD_CONTROLLER_INST/state_machine_states/column[2]
    SLICE_X3Y18                                                       r  LCD_CONTROLLER_INST/state_machine_states/i__carry_i_7__1/I1
    SLICE_X3Y18          LUT3 (Prop_lut3_I1_O)        0.299     1.619 r  LCD_CONTROLLER_INST/state_machine_states/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000     1.619    LCD_CONTROLLER_INST/state_machine_states/i__carry_i_7__1_n_0
    SLICE_X3Y18                                                       r  LCD_CONTROLLER_INST/state_machine_states/next_state1_inferred__0/i__carry/S[1]
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.169 f  LCD_CONTROLLER_INST/state_machine_states/next_state1_inferred__0/i__carry/CO[3]
                         net (fo=5, routed)           1.275     3.444    LCD_CONTROLLER_INST/state_machine_states/next_state1_inferred__0/i__carry_n_0
    SLICE_X3Y19                                                       f  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state[19]_i_3/I2
    SLICE_X3Y19          LUT6 (Prop_lut6_I2_O)        0.124     3.568 r  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state[19]_i_3/O
                         net (fo=5, routed)           0.972     4.540    LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state[19]_i_3_n_0
    SLICE_X5Y20                                                       r  LCD_CONTROLLER_INST/state_machine_states/delay[0]_i_2/I1
    SLICE_X5Y20          LUT3 (Prop_lut3_I1_O)        0.124     4.664 r  LCD_CONTROLLER_INST/state_machine_states/delay[0]_i_2/O
                         net (fo=12, routed)          0.637     5.301    LCD_CONTROLLER_INST/state_machine_states/delay[0]_i_2_n_0
    SLICE_X4Y20          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/delay_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.543     4.935    LCD_CONTROLLER_INST/state_machine_states/CLK
    SLICE_X4Y20          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/delay_reg[8]/C

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/state_machine_states/column_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_CONTROLLER_INST/state_machine_states/delay_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.301ns  (logic 1.516ns (28.600%)  route 3.785ns (71.400%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT3=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  LCD_CONTROLLER_INST/state_machine_states/column_reg[2]/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  LCD_CONTROLLER_INST/state_machine_states/column_reg[2]/Q
                         net (fo=8, routed)           0.901     1.320    LCD_CONTROLLER_INST/state_machine_states/column[2]
    SLICE_X3Y18                                                       r  LCD_CONTROLLER_INST/state_machine_states/i__carry_i_7__1/I1
    SLICE_X3Y18          LUT3 (Prop_lut3_I1_O)        0.299     1.619 r  LCD_CONTROLLER_INST/state_machine_states/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000     1.619    LCD_CONTROLLER_INST/state_machine_states/i__carry_i_7__1_n_0
    SLICE_X3Y18                                                       r  LCD_CONTROLLER_INST/state_machine_states/next_state1_inferred__0/i__carry/S[1]
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.169 f  LCD_CONTROLLER_INST/state_machine_states/next_state1_inferred__0/i__carry/CO[3]
                         net (fo=5, routed)           1.275     3.444    LCD_CONTROLLER_INST/state_machine_states/next_state1_inferred__0/i__carry_n_0
    SLICE_X3Y19                                                       f  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state[19]_i_3/I2
    SLICE_X3Y19          LUT6 (Prop_lut6_I2_O)        0.124     3.568 r  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state[19]_i_3/O
                         net (fo=5, routed)           0.972     4.540    LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state[19]_i_3_n_0
    SLICE_X5Y20                                                       r  LCD_CONTROLLER_INST/state_machine_states/delay[0]_i_2/I1
    SLICE_X5Y20          LUT3 (Prop_lut3_I1_O)        0.124     4.664 r  LCD_CONTROLLER_INST/state_machine_states/delay[0]_i_2/O
                         net (fo=12, routed)          0.637     5.301    LCD_CONTROLLER_INST/state_machine_states/delay[0]_i_2_n_0
    SLICE_X4Y20          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/delay_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.543     4.935    LCD_CONTROLLER_INST/state_machine_states/CLK
    SLICE_X4Y20          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/delay_reg[9]/C

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/state_machine_states/column_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_CONTROLLER_INST/state_machine_states/delay_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.157ns  (logic 1.516ns (29.395%)  route 3.641ns (70.605%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT3=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  LCD_CONTROLLER_INST/state_machine_states/column_reg[2]/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  LCD_CONTROLLER_INST/state_machine_states/column_reg[2]/Q
                         net (fo=8, routed)           0.901     1.320    LCD_CONTROLLER_INST/state_machine_states/column[2]
    SLICE_X3Y18                                                       r  LCD_CONTROLLER_INST/state_machine_states/i__carry_i_7__1/I1
    SLICE_X3Y18          LUT3 (Prop_lut3_I1_O)        0.299     1.619 r  LCD_CONTROLLER_INST/state_machine_states/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000     1.619    LCD_CONTROLLER_INST/state_machine_states/i__carry_i_7__1_n_0
    SLICE_X3Y18                                                       r  LCD_CONTROLLER_INST/state_machine_states/next_state1_inferred__0/i__carry/S[1]
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.169 f  LCD_CONTROLLER_INST/state_machine_states/next_state1_inferred__0/i__carry/CO[3]
                         net (fo=5, routed)           1.275     3.444    LCD_CONTROLLER_INST/state_machine_states/next_state1_inferred__0/i__carry_n_0
    SLICE_X3Y19                                                       f  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state[19]_i_3/I2
    SLICE_X3Y19          LUT6 (Prop_lut6_I2_O)        0.124     3.568 r  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state[19]_i_3/O
                         net (fo=5, routed)           0.972     4.540    LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state[19]_i_3_n_0
    SLICE_X5Y20                                                       r  LCD_CONTROLLER_INST/state_machine_states/delay[0]_i_2/I1
    SLICE_X5Y20          LUT3 (Prop_lut3_I1_O)        0.124     4.664 r  LCD_CONTROLLER_INST/state_machine_states/delay[0]_i_2/O
                         net (fo=12, routed)          0.493     5.157    LCD_CONTROLLER_INST/state_machine_states/delay[0]_i_2_n_0
    SLICE_X4Y18          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/delay_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.544     4.936    LCD_CONTROLLER_INST/state_machine_states/CLK
    SLICE_X4Y18          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/delay_reg[0]/C

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/state_machine_states/column_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_CONTROLLER_INST/state_machine_states/delay_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.157ns  (logic 1.516ns (29.395%)  route 3.641ns (70.605%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT3=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  LCD_CONTROLLER_INST/state_machine_states/column_reg[2]/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  LCD_CONTROLLER_INST/state_machine_states/column_reg[2]/Q
                         net (fo=8, routed)           0.901     1.320    LCD_CONTROLLER_INST/state_machine_states/column[2]
    SLICE_X3Y18                                                       r  LCD_CONTROLLER_INST/state_machine_states/i__carry_i_7__1/I1
    SLICE_X3Y18          LUT3 (Prop_lut3_I1_O)        0.299     1.619 r  LCD_CONTROLLER_INST/state_machine_states/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000     1.619    LCD_CONTROLLER_INST/state_machine_states/i__carry_i_7__1_n_0
    SLICE_X3Y18                                                       r  LCD_CONTROLLER_INST/state_machine_states/next_state1_inferred__0/i__carry/S[1]
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.169 f  LCD_CONTROLLER_INST/state_machine_states/next_state1_inferred__0/i__carry/CO[3]
                         net (fo=5, routed)           1.275     3.444    LCD_CONTROLLER_INST/state_machine_states/next_state1_inferred__0/i__carry_n_0
    SLICE_X3Y19                                                       f  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state[19]_i_3/I2
    SLICE_X3Y19          LUT6 (Prop_lut6_I2_O)        0.124     3.568 r  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state[19]_i_3/O
                         net (fo=5, routed)           0.972     4.540    LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state[19]_i_3_n_0
    SLICE_X5Y20                                                       r  LCD_CONTROLLER_INST/state_machine_states/delay[0]_i_2/I1
    SLICE_X5Y20          LUT3 (Prop_lut3_I1_O)        0.124     4.664 r  LCD_CONTROLLER_INST/state_machine_states/delay[0]_i_2/O
                         net (fo=12, routed)          0.493     5.157    LCD_CONTROLLER_INST/state_machine_states/delay[0]_i_2_n_0
    SLICE_X4Y18          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/delay_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.544     4.936    LCD_CONTROLLER_INST/state_machine_states/CLK
    SLICE_X4Y18          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/delay_reg[1]/C

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/state_machine_states/column_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_CONTROLLER_INST/state_machine_states/delay_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.157ns  (logic 1.516ns (29.395%)  route 3.641ns (70.605%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT3=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  LCD_CONTROLLER_INST/state_machine_states/column_reg[2]/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  LCD_CONTROLLER_INST/state_machine_states/column_reg[2]/Q
                         net (fo=8, routed)           0.901     1.320    LCD_CONTROLLER_INST/state_machine_states/column[2]
    SLICE_X3Y18                                                       r  LCD_CONTROLLER_INST/state_machine_states/i__carry_i_7__1/I1
    SLICE_X3Y18          LUT3 (Prop_lut3_I1_O)        0.299     1.619 r  LCD_CONTROLLER_INST/state_machine_states/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000     1.619    LCD_CONTROLLER_INST/state_machine_states/i__carry_i_7__1_n_0
    SLICE_X3Y18                                                       r  LCD_CONTROLLER_INST/state_machine_states/next_state1_inferred__0/i__carry/S[1]
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.169 f  LCD_CONTROLLER_INST/state_machine_states/next_state1_inferred__0/i__carry/CO[3]
                         net (fo=5, routed)           1.275     3.444    LCD_CONTROLLER_INST/state_machine_states/next_state1_inferred__0/i__carry_n_0
    SLICE_X3Y19                                                       f  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state[19]_i_3/I2
    SLICE_X3Y19          LUT6 (Prop_lut6_I2_O)        0.124     3.568 r  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state[19]_i_3/O
                         net (fo=5, routed)           0.972     4.540    LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state[19]_i_3_n_0
    SLICE_X5Y20                                                       r  LCD_CONTROLLER_INST/state_machine_states/delay[0]_i_2/I1
    SLICE_X5Y20          LUT3 (Prop_lut3_I1_O)        0.124     4.664 r  LCD_CONTROLLER_INST/state_machine_states/delay[0]_i_2/O
                         net (fo=12, routed)          0.493     5.157    LCD_CONTROLLER_INST/state_machine_states/delay[0]_i_2_n_0
    SLICE_X4Y18          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/delay_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.544     4.936    LCD_CONTROLLER_INST/state_machine_states/CLK
    SLICE_X4Y18          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/delay_reg[2]/C

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/state_machine_states/column_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_CONTROLLER_INST/state_machine_states/delay_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.157ns  (logic 1.516ns (29.395%)  route 3.641ns (70.605%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT3=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  LCD_CONTROLLER_INST/state_machine_states/column_reg[2]/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  LCD_CONTROLLER_INST/state_machine_states/column_reg[2]/Q
                         net (fo=8, routed)           0.901     1.320    LCD_CONTROLLER_INST/state_machine_states/column[2]
    SLICE_X3Y18                                                       r  LCD_CONTROLLER_INST/state_machine_states/i__carry_i_7__1/I1
    SLICE_X3Y18          LUT3 (Prop_lut3_I1_O)        0.299     1.619 r  LCD_CONTROLLER_INST/state_machine_states/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000     1.619    LCD_CONTROLLER_INST/state_machine_states/i__carry_i_7__1_n_0
    SLICE_X3Y18                                                       r  LCD_CONTROLLER_INST/state_machine_states/next_state1_inferred__0/i__carry/S[1]
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.169 f  LCD_CONTROLLER_INST/state_machine_states/next_state1_inferred__0/i__carry/CO[3]
                         net (fo=5, routed)           1.275     3.444    LCD_CONTROLLER_INST/state_machine_states/next_state1_inferred__0/i__carry_n_0
    SLICE_X3Y19                                                       f  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state[19]_i_3/I2
    SLICE_X3Y19          LUT6 (Prop_lut6_I2_O)        0.124     3.568 r  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state[19]_i_3/O
                         net (fo=5, routed)           0.972     4.540    LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state[19]_i_3_n_0
    SLICE_X5Y20                                                       r  LCD_CONTROLLER_INST/state_machine_states/delay[0]_i_2/I1
    SLICE_X5Y20          LUT3 (Prop_lut3_I1_O)        0.124     4.664 r  LCD_CONTROLLER_INST/state_machine_states/delay[0]_i_2/O
                         net (fo=12, routed)          0.493     5.157    LCD_CONTROLLER_INST/state_machine_states/delay[0]_i_2_n_0
    SLICE_X4Y18          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/delay_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.544     4.936    LCD_CONTROLLER_INST/state_machine_states/CLK
    SLICE_X4Y18          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/delay_reg[3]/C

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/state_machine_states/column_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_CONTROLLER_INST/state_machine_states/delay_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.018ns  (logic 1.516ns (30.214%)  route 3.502ns (69.786%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT3=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  LCD_CONTROLLER_INST/state_machine_states/column_reg[2]/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  LCD_CONTROLLER_INST/state_machine_states/column_reg[2]/Q
                         net (fo=8, routed)           0.901     1.320    LCD_CONTROLLER_INST/state_machine_states/column[2]
    SLICE_X3Y18                                                       r  LCD_CONTROLLER_INST/state_machine_states/i__carry_i_7__1/I1
    SLICE_X3Y18          LUT3 (Prop_lut3_I1_O)        0.299     1.619 r  LCD_CONTROLLER_INST/state_machine_states/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000     1.619    LCD_CONTROLLER_INST/state_machine_states/i__carry_i_7__1_n_0
    SLICE_X3Y18                                                       r  LCD_CONTROLLER_INST/state_machine_states/next_state1_inferred__0/i__carry/S[1]
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.169 f  LCD_CONTROLLER_INST/state_machine_states/next_state1_inferred__0/i__carry/CO[3]
                         net (fo=5, routed)           1.275     3.444    LCD_CONTROLLER_INST/state_machine_states/next_state1_inferred__0/i__carry_n_0
    SLICE_X3Y19                                                       f  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state[19]_i_3/I2
    SLICE_X3Y19          LUT6 (Prop_lut6_I2_O)        0.124     3.568 r  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state[19]_i_3/O
                         net (fo=5, routed)           0.972     4.540    LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state[19]_i_3_n_0
    SLICE_X5Y20                                                       r  LCD_CONTROLLER_INST/state_machine_states/delay[0]_i_2/I1
    SLICE_X5Y20          LUT3 (Prop_lut3_I1_O)        0.124     4.664 r  LCD_CONTROLLER_INST/state_machine_states/delay[0]_i_2/O
                         net (fo=12, routed)          0.354     5.018    LCD_CONTROLLER_INST/state_machine_states/delay[0]_i_2_n_0
    SLICE_X4Y19          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/delay_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.543     4.935    LCD_CONTROLLER_INST/state_machine_states/CLK
    SLICE_X4Y19          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/delay_reg[4]/C

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/state_machine_states/column_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_CONTROLLER_INST/state_machine_states/delay_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.018ns  (logic 1.516ns (30.214%)  route 3.502ns (69.786%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT3=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  LCD_CONTROLLER_INST/state_machine_states/column_reg[2]/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  LCD_CONTROLLER_INST/state_machine_states/column_reg[2]/Q
                         net (fo=8, routed)           0.901     1.320    LCD_CONTROLLER_INST/state_machine_states/column[2]
    SLICE_X3Y18                                                       r  LCD_CONTROLLER_INST/state_machine_states/i__carry_i_7__1/I1
    SLICE_X3Y18          LUT3 (Prop_lut3_I1_O)        0.299     1.619 r  LCD_CONTROLLER_INST/state_machine_states/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000     1.619    LCD_CONTROLLER_INST/state_machine_states/i__carry_i_7__1_n_0
    SLICE_X3Y18                                                       r  LCD_CONTROLLER_INST/state_machine_states/next_state1_inferred__0/i__carry/S[1]
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.169 f  LCD_CONTROLLER_INST/state_machine_states/next_state1_inferred__0/i__carry/CO[3]
                         net (fo=5, routed)           1.275     3.444    LCD_CONTROLLER_INST/state_machine_states/next_state1_inferred__0/i__carry_n_0
    SLICE_X3Y19                                                       f  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state[19]_i_3/I2
    SLICE_X3Y19          LUT6 (Prop_lut6_I2_O)        0.124     3.568 r  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state[19]_i_3/O
                         net (fo=5, routed)           0.972     4.540    LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state[19]_i_3_n_0
    SLICE_X5Y20                                                       r  LCD_CONTROLLER_INST/state_machine_states/delay[0]_i_2/I1
    SLICE_X5Y20          LUT3 (Prop_lut3_I1_O)        0.124     4.664 r  LCD_CONTROLLER_INST/state_machine_states/delay[0]_i_2/O
                         net (fo=12, routed)          0.354     5.018    LCD_CONTROLLER_INST/state_machine_states/delay[0]_i_2_n_0
    SLICE_X4Y19          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/delay_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.543     4.935    LCD_CONTROLLER_INST/state_machine_states/CLK
    SLICE_X4Y19          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/delay_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/state_machine_signals/LED_A_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_CONTROLLER_INST/lcd_controller/led_a_contr_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE                         0.000     0.000 r  LCD_CONTROLLER_INST/state_machine_signals/LED_A_reg/C
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  LCD_CONTROLLER_INST/state_machine_signals/LED_A_reg/Q
                         net (fo=1, routed)           0.112     0.276    LCD_CONTROLLER_INST/lcd_controller/led_a_contr_reg_0
    SLICE_X5Y17          FDRE                                         r  LCD_CONTROLLER_INST/lcd_controller/led_a_contr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.847     2.006    LCD_CONTROLLER_INST/lcd_controller/CLK
    SLICE_X5Y17          FDRE                                         r  LCD_CONTROLLER_INST/lcd_controller/led_a_contr_reg/C

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/state_machine_signals/A0_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_CONTROLLER_INST/lcd_controller/a0_contr_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.148ns (46.003%)  route 0.174ns (53.997%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE                         0.000     0.000 r  LCD_CONTROLLER_INST/state_machine_signals/A0_reg/C
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  LCD_CONTROLLER_INST/state_machine_signals/A0_reg/Q
                         net (fo=1, routed)           0.174     0.322    LCD_CONTROLLER_INST/lcd_controller/a0_contr_reg_0
    SLICE_X5Y17          FDRE                                         r  LCD_CONTROLLER_INST/lcd_controller/a0_contr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.847     2.006    LCD_CONTROLLER_INST/lcd_controller/CLK
    SLICE_X5Y17          FDRE                                         r  LCD_CONTROLLER_INST/lcd_controller/a0_contr_reg/C

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/state_machine_signals/SI_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_CONTROLLER_INST/lcd_controller/stream_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.470%)  route 0.191ns (57.530%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE                         0.000     0.000 r  LCD_CONTROLLER_INST/state_machine_signals/SI_data_reg[5]/C
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LCD_CONTROLLER_INST/state_machine_signals/SI_data_reg[5]/Q
                         net (fo=1, routed)           0.191     0.332    LCD_CONTROLLER_INST/lcd_controller/stream_reg[7]_1[5]
    SLICE_X3Y15          FDRE                                         r  LCD_CONTROLLER_INST/lcd_controller/stream_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.849     2.008    LCD_CONTROLLER_INST/lcd_controller/CLK
    SLICE_X3Y15          FDRE                                         r  LCD_CONTROLLER_INST/lcd_controller/stream_reg[5]/C

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/state_machine_signals/SI_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_CONTROLLER_INST/lcd_controller/stream_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.725%)  route 0.197ns (58.275%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE                         0.000     0.000 r  LCD_CONTROLLER_INST/state_machine_signals/SI_data_reg[1]/C
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LCD_CONTROLLER_INST/state_machine_signals/SI_data_reg[1]/Q
                         net (fo=1, routed)           0.197     0.338    LCD_CONTROLLER_INST/lcd_controller/stream_reg[7]_1[1]
    SLICE_X3Y12          FDRE                                         r  LCD_CONTROLLER_INST/lcd_controller/stream_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.851     2.010    LCD_CONTROLLER_INST/lcd_controller/CLK
    SLICE_X3Y12          FDRE                                         r  LCD_CONTROLLER_INST/lcd_controller/stream_reg[1]/C

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/lcd_controller/stored_order_reg/G
                            (positive level-sensitive latch)
  Destination:            LCD_CONTROLLER_INST/lcd_controller/order_state_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.203ns (58.576%)  route 0.144ns (41.424%))
  Logic Levels:           2  (LDPE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          LDPE                         0.000     0.000 r  LCD_CONTROLLER_INST/lcd_controller/stored_order_reg/G
    SLICE_X3Y14          LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  LCD_CONTROLLER_INST/lcd_controller/stored_order_reg/Q
                         net (fo=1, routed)           0.144     0.302    LCD_CONTROLLER_INST/lcd_controller/stored_order
    SLICE_X1Y14                                                       r  LCD_CONTROLLER_INST/lcd_controller/order_state_i_1/I2
    SLICE_X1Y14          LUT6 (Prop_lut6_I2_O)        0.045     0.347 r  LCD_CONTROLLER_INST/lcd_controller/order_state_i_1/O
                         net (fo=1, routed)           0.000     0.347    LCD_CONTROLLER_INST/lcd_controller/order_state1_out
    SLICE_X1Y14          FDRE                                         r  LCD_CONTROLLER_INST/lcd_controller/order_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.848     2.007    LCD_CONTROLLER_INST/lcd_controller/CLK
    SLICE_X1Y14          FDRE                                         r  LCD_CONTROLLER_INST/lcd_controller/order_state_reg/C

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/state_machine_signals/SI_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_CONTROLLER_INST/lcd_controller/stream_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.175%)  route 0.219ns (60.825%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE                         0.000     0.000 r  LCD_CONTROLLER_INST/state_machine_signals/SI_data_reg[2]/C
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LCD_CONTROLLER_INST/state_machine_signals/SI_data_reg[2]/Q
                         net (fo=1, routed)           0.219     0.360    LCD_CONTROLLER_INST/lcd_controller/stream_reg[7]_1[2]
    SLICE_X3Y12          FDRE                                         r  LCD_CONTROLLER_INST/lcd_controller/stream_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.851     2.010    LCD_CONTROLLER_INST/lcd_controller/CLK
    SLICE_X3Y12          FDRE                                         r  LCD_CONTROLLER_INST/lcd_controller/stream_reg[2]/C

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/state_machine_signals/SI_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_CONTROLLER_INST/lcd_controller/stream_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.350%)  route 0.227ns (61.650%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE                         0.000     0.000 r  LCD_CONTROLLER_INST/state_machine_signals/SI_data_reg[3]/C
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LCD_CONTROLLER_INST/state_machine_signals/SI_data_reg[3]/Q
                         net (fo=1, routed)           0.227     0.368    LCD_CONTROLLER_INST/lcd_controller/stream_reg[7]_1[3]
    SLICE_X2Y13          FDRE                                         r  LCD_CONTROLLER_INST/lcd_controller/stream_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.850     2.009    LCD_CONTROLLER_INST/lcd_controller/CLK
    SLICE_X2Y13          FDRE                                         r  LCD_CONTROLLER_INST/lcd_controller/stream_reg[3]/C

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/stream_data/Count_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            LCD_CONTROLLER_INST/lcd_controller/si_conv_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.412ns  (logic 0.249ns (60.447%)  route 0.163ns (39.553%))
  Logic Levels:           2  (FDSE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDSE                         0.000     0.000 r  LCD_CONTROLLER_INST/stream_data/Count_reg[1]/C
    SLICE_X6Y16          FDSE (Prop_fdse_C_Q)         0.151     0.151 r  LCD_CONTROLLER_INST/stream_data/Count_reg[1]/Q
                         net (fo=12, routed)          0.163     0.314    LCD_CONTROLLER_INST/stream_data/Q[1]
    SLICE_X6Y15                                                       r  LCD_CONTROLLER_INST/stream_data/si_conv_i_1/I3
    SLICE_X6Y15          LUT6 (Prop_lut6_I3_O)        0.098     0.412 r  LCD_CONTROLLER_INST/stream_data/si_conv_i_1/O
                         net (fo=1, routed)           0.000     0.412    LCD_CONTROLLER_INST/lcd_controller/si_conv_reg_0
    SLICE_X6Y15          FDRE                                         r  LCD_CONTROLLER_INST/lcd_controller/si_conv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.830     1.989    LCD_CONTROLLER_INST/lcd_controller/CLK
    SLICE_X6Y15          FDRE                                         r  LCD_CONTROLLER_INST/lcd_controller/si_conv_reg/C

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/state_machine_signals/SI_data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_CONTROLLER_INST/lcd_controller/stream_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.732%)  route 0.277ns (66.268%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE                         0.000     0.000 r  LCD_CONTROLLER_INST/state_machine_signals/SI_data_reg[4]/C
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LCD_CONTROLLER_INST/state_machine_signals/SI_data_reg[4]/Q
                         net (fo=1, routed)           0.277     0.418    LCD_CONTROLLER_INST/lcd_controller/stream_reg[7]_1[4]
    SLICE_X3Y15          FDRE                                         r  LCD_CONTROLLER_INST/lcd_controller/stream_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.849     2.008    LCD_CONTROLLER_INST/lcd_controller/CLK
    SLICE_X3Y15          FDRE                                         r  LCD_CONTROLLER_INST/lcd_controller/stream_reg[4]/C

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/state_machine_signals/SI_data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_CONTROLLER_INST/lcd_controller/stream_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.512%)  route 0.280ns (66.488%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE                         0.000     0.000 r  LCD_CONTROLLER_INST/state_machine_signals/SI_data_reg[6]/C
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LCD_CONTROLLER_INST/state_machine_signals/SI_data_reg[6]/Q
                         net (fo=1, routed)           0.280     0.421    LCD_CONTROLLER_INST/lcd_controller/stream_reg[7]_1[6]
    SLICE_X3Y15          FDRE                                         r  LCD_CONTROLLER_INST/lcd_controller/stream_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.849     2.008    LCD_CONTROLLER_INST/lcd_controller/CLK
    SLICE_X3Y15          FDRE                                         r  LCD_CONTROLLER_INST/lcd_controller/stream_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK125_CLK
  To Clock:  CLK125_CLK

Max Delay           483 Endpoints
Min Delay           483 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/address_char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/symbols_big/address_ir_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.811ns  (logic 5.907ns (46.108%)  route 6.904ns (53.892%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    5.352ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.684     5.352    LCD_CONTROLLER_INST/CLK
    SLICE_X8Y4           FDRE                                         r  LCD_CONTROLLER_INST/address_char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.518     5.870 f  LCD_CONTROLLER_INST/address_char_reg[0]/Q
                         net (fo=18, routed)          1.739     7.610    LCD_CONTROLLER_INST/symbols_small/Q[0]
    SLICE_X5Y4                                                        f  LCD_CONTROLLER_INST/symbols_small/ad_i_17/I3
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.124     7.734 f  LCD_CONTROLLER_INST/symbols_small/ad_i_17/O
                         net (fo=15, routed)          0.698     8.432    LCD_CONTROLLER_INST/symbols_big/ad_1
    SLICE_X5Y4                                                        f  LCD_CONTROLLER_INST/symbols_big/ad_i_1/I1
    SLICE_X5Y4           LUT3 (Prop_lut3_I1_O)        0.124     8.556 r  LCD_CONTROLLER_INST/symbols_big/ad_i_1/O
                         net (fo=7, routed)           1.091     9.647    LCD_CONTROLLER_INST/symbols_big/A[12]
    DSP48_X0Y0                                                        r  LCD_CONTROLLER_INST/symbols_big/ad/A[11]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[11]_P[2])
                                                      3.841    13.488 r  LCD_CONTROLLER_INST/symbols_big/ad/P[2]
                         net (fo=3, routed)           1.431    14.919    LCD_CONTROLLER_INST/symbols_big/ad_n_103
    SLICE_X2Y0                                                        r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry_i_4/I0
    SLICE_X2Y0           LUT6 (Prop_lut6_I0_O)        0.124    15.043 r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry_i_4/O
                         net (fo=1, routed)           0.000    15.043    LCD_CONTROLLER_INST/symbols_big/address_ir1_carry_i_4_n_0
    SLICE_X2Y0                                                        r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry/S[0]
    SLICE_X2Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.575 r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry/CO[3]
                         net (fo=1, routed)           0.000    15.575    LCD_CONTROLLER_INST/symbols_big/address_ir1_carry_n_0
    SLICE_X2Y1                                                        r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry__0/CI
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.846 r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry__0/CO[0]
                         net (fo=16, routed)          1.024    16.870    LCD_CONTROLLER_INST/state_machine_states/CO[0]
    SLICE_X4Y7                                                        r  LCD_CONTROLLER_INST/state_machine_states/address_ir[14]_i_1/I0
    SLICE_X4Y7           LUT6 (Prop_lut6_I0_O)        0.373    17.243 r  LCD_CONTROLLER_INST/state_machine_states/address_ir[14]_i_1/O
                         net (fo=15, routed)          0.921    18.164    LCD_CONTROLLER_INST/symbols_big/E[0]
    SLICE_X4Y0           FDRE                                         r  LCD_CONTROLLER_INST/symbols_big/address_ir_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.555     4.947    LCD_CONTROLLER_INST/symbols_big/CLK
    SLICE_X4Y0           FDRE                                         r  LCD_CONTROLLER_INST/symbols_big/address_ir_reg[0]/C

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/address_char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/symbols_big/address_ir_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.811ns  (logic 5.907ns (46.108%)  route 6.904ns (53.892%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    5.352ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.684     5.352    LCD_CONTROLLER_INST/CLK
    SLICE_X8Y4           FDRE                                         r  LCD_CONTROLLER_INST/address_char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.518     5.870 f  LCD_CONTROLLER_INST/address_char_reg[0]/Q
                         net (fo=18, routed)          1.739     7.610    LCD_CONTROLLER_INST/symbols_small/Q[0]
    SLICE_X5Y4                                                        f  LCD_CONTROLLER_INST/symbols_small/ad_i_17/I3
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.124     7.734 f  LCD_CONTROLLER_INST/symbols_small/ad_i_17/O
                         net (fo=15, routed)          0.698     8.432    LCD_CONTROLLER_INST/symbols_big/ad_1
    SLICE_X5Y4                                                        f  LCD_CONTROLLER_INST/symbols_big/ad_i_1/I1
    SLICE_X5Y4           LUT3 (Prop_lut3_I1_O)        0.124     8.556 r  LCD_CONTROLLER_INST/symbols_big/ad_i_1/O
                         net (fo=7, routed)           1.091     9.647    LCD_CONTROLLER_INST/symbols_big/A[12]
    DSP48_X0Y0                                                        r  LCD_CONTROLLER_INST/symbols_big/ad/A[11]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[11]_P[2])
                                                      3.841    13.488 r  LCD_CONTROLLER_INST/symbols_big/ad/P[2]
                         net (fo=3, routed)           1.431    14.919    LCD_CONTROLLER_INST/symbols_big/ad_n_103
    SLICE_X2Y0                                                        r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry_i_4/I0
    SLICE_X2Y0           LUT6 (Prop_lut6_I0_O)        0.124    15.043 r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry_i_4/O
                         net (fo=1, routed)           0.000    15.043    LCD_CONTROLLER_INST/symbols_big/address_ir1_carry_i_4_n_0
    SLICE_X2Y0                                                        r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry/S[0]
    SLICE_X2Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.575 r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry/CO[3]
                         net (fo=1, routed)           0.000    15.575    LCD_CONTROLLER_INST/symbols_big/address_ir1_carry_n_0
    SLICE_X2Y1                                                        r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry__0/CI
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.846 r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry__0/CO[0]
                         net (fo=16, routed)          1.024    16.870    LCD_CONTROLLER_INST/state_machine_states/CO[0]
    SLICE_X4Y7                                                        r  LCD_CONTROLLER_INST/state_machine_states/address_ir[14]_i_1/I0
    SLICE_X4Y7           LUT6 (Prop_lut6_I0_O)        0.373    17.243 r  LCD_CONTROLLER_INST/state_machine_states/address_ir[14]_i_1/O
                         net (fo=15, routed)          0.921    18.164    LCD_CONTROLLER_INST/symbols_big/E[0]
    SLICE_X4Y0           FDRE                                         r  LCD_CONTROLLER_INST/symbols_big/address_ir_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.555     4.947    LCD_CONTROLLER_INST/symbols_big/CLK
    SLICE_X4Y0           FDRE                                         r  LCD_CONTROLLER_INST/symbols_big/address_ir_reg[1]/C

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/address_char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/symbols_big/address_ir_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.811ns  (logic 5.907ns (46.108%)  route 6.904ns (53.892%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    5.352ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.684     5.352    LCD_CONTROLLER_INST/CLK
    SLICE_X8Y4           FDRE                                         r  LCD_CONTROLLER_INST/address_char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.518     5.870 f  LCD_CONTROLLER_INST/address_char_reg[0]/Q
                         net (fo=18, routed)          1.739     7.610    LCD_CONTROLLER_INST/symbols_small/Q[0]
    SLICE_X5Y4                                                        f  LCD_CONTROLLER_INST/symbols_small/ad_i_17/I3
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.124     7.734 f  LCD_CONTROLLER_INST/symbols_small/ad_i_17/O
                         net (fo=15, routed)          0.698     8.432    LCD_CONTROLLER_INST/symbols_big/ad_1
    SLICE_X5Y4                                                        f  LCD_CONTROLLER_INST/symbols_big/ad_i_1/I1
    SLICE_X5Y4           LUT3 (Prop_lut3_I1_O)        0.124     8.556 r  LCD_CONTROLLER_INST/symbols_big/ad_i_1/O
                         net (fo=7, routed)           1.091     9.647    LCD_CONTROLLER_INST/symbols_big/A[12]
    DSP48_X0Y0                                                        r  LCD_CONTROLLER_INST/symbols_big/ad/A[11]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[11]_P[2])
                                                      3.841    13.488 r  LCD_CONTROLLER_INST/symbols_big/ad/P[2]
                         net (fo=3, routed)           1.431    14.919    LCD_CONTROLLER_INST/symbols_big/ad_n_103
    SLICE_X2Y0                                                        r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry_i_4/I0
    SLICE_X2Y0           LUT6 (Prop_lut6_I0_O)        0.124    15.043 r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry_i_4/O
                         net (fo=1, routed)           0.000    15.043    LCD_CONTROLLER_INST/symbols_big/address_ir1_carry_i_4_n_0
    SLICE_X2Y0                                                        r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry/S[0]
    SLICE_X2Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.575 r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry/CO[3]
                         net (fo=1, routed)           0.000    15.575    LCD_CONTROLLER_INST/symbols_big/address_ir1_carry_n_0
    SLICE_X2Y1                                                        r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry__0/CI
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.846 r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry__0/CO[0]
                         net (fo=16, routed)          1.024    16.870    LCD_CONTROLLER_INST/state_machine_states/CO[0]
    SLICE_X4Y7                                                        r  LCD_CONTROLLER_INST/state_machine_states/address_ir[14]_i_1/I0
    SLICE_X4Y7           LUT6 (Prop_lut6_I0_O)        0.373    17.243 r  LCD_CONTROLLER_INST/state_machine_states/address_ir[14]_i_1/O
                         net (fo=15, routed)          0.921    18.164    LCD_CONTROLLER_INST/symbols_big/E[0]
    SLICE_X4Y0           FDRE                                         r  LCD_CONTROLLER_INST/symbols_big/address_ir_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.555     4.947    LCD_CONTROLLER_INST/symbols_big/CLK
    SLICE_X4Y0           FDRE                                         r  LCD_CONTROLLER_INST/symbols_big/address_ir_reg[2]/C

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/address_char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/symbols_big/address_ir_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.811ns  (logic 5.907ns (46.108%)  route 6.904ns (53.892%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    5.352ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.684     5.352    LCD_CONTROLLER_INST/CLK
    SLICE_X8Y4           FDRE                                         r  LCD_CONTROLLER_INST/address_char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.518     5.870 f  LCD_CONTROLLER_INST/address_char_reg[0]/Q
                         net (fo=18, routed)          1.739     7.610    LCD_CONTROLLER_INST/symbols_small/Q[0]
    SLICE_X5Y4                                                        f  LCD_CONTROLLER_INST/symbols_small/ad_i_17/I3
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.124     7.734 f  LCD_CONTROLLER_INST/symbols_small/ad_i_17/O
                         net (fo=15, routed)          0.698     8.432    LCD_CONTROLLER_INST/symbols_big/ad_1
    SLICE_X5Y4                                                        f  LCD_CONTROLLER_INST/symbols_big/ad_i_1/I1
    SLICE_X5Y4           LUT3 (Prop_lut3_I1_O)        0.124     8.556 r  LCD_CONTROLLER_INST/symbols_big/ad_i_1/O
                         net (fo=7, routed)           1.091     9.647    LCD_CONTROLLER_INST/symbols_big/A[12]
    DSP48_X0Y0                                                        r  LCD_CONTROLLER_INST/symbols_big/ad/A[11]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[11]_P[2])
                                                      3.841    13.488 r  LCD_CONTROLLER_INST/symbols_big/ad/P[2]
                         net (fo=3, routed)           1.431    14.919    LCD_CONTROLLER_INST/symbols_big/ad_n_103
    SLICE_X2Y0                                                        r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry_i_4/I0
    SLICE_X2Y0           LUT6 (Prop_lut6_I0_O)        0.124    15.043 r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry_i_4/O
                         net (fo=1, routed)           0.000    15.043    LCD_CONTROLLER_INST/symbols_big/address_ir1_carry_i_4_n_0
    SLICE_X2Y0                                                        r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry/S[0]
    SLICE_X2Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.575 r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry/CO[3]
                         net (fo=1, routed)           0.000    15.575    LCD_CONTROLLER_INST/symbols_big/address_ir1_carry_n_0
    SLICE_X2Y1                                                        r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry__0/CI
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.846 r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry__0/CO[0]
                         net (fo=16, routed)          1.024    16.870    LCD_CONTROLLER_INST/state_machine_states/CO[0]
    SLICE_X4Y7                                                        r  LCD_CONTROLLER_INST/state_machine_states/address_ir[14]_i_1/I0
    SLICE_X4Y7           LUT6 (Prop_lut6_I0_O)        0.373    17.243 r  LCD_CONTROLLER_INST/state_machine_states/address_ir[14]_i_1/O
                         net (fo=15, routed)          0.921    18.164    LCD_CONTROLLER_INST/symbols_big/E[0]
    SLICE_X4Y0           FDRE                                         r  LCD_CONTROLLER_INST/symbols_big/address_ir_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.555     4.947    LCD_CONTROLLER_INST/symbols_big/CLK
    SLICE_X4Y0           FDRE                                         r  LCD_CONTROLLER_INST/symbols_big/address_ir_reg[3]/C

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/address_char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/symbols_big/address_ir_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.811ns  (logic 5.907ns (46.108%)  route 6.904ns (53.892%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    5.352ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.684     5.352    LCD_CONTROLLER_INST/CLK
    SLICE_X8Y4           FDRE                                         r  LCD_CONTROLLER_INST/address_char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.518     5.870 f  LCD_CONTROLLER_INST/address_char_reg[0]/Q
                         net (fo=18, routed)          1.739     7.610    LCD_CONTROLLER_INST/symbols_small/Q[0]
    SLICE_X5Y4                                                        f  LCD_CONTROLLER_INST/symbols_small/ad_i_17/I3
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.124     7.734 f  LCD_CONTROLLER_INST/symbols_small/ad_i_17/O
                         net (fo=15, routed)          0.698     8.432    LCD_CONTROLLER_INST/symbols_big/ad_1
    SLICE_X5Y4                                                        f  LCD_CONTROLLER_INST/symbols_big/ad_i_1/I1
    SLICE_X5Y4           LUT3 (Prop_lut3_I1_O)        0.124     8.556 r  LCD_CONTROLLER_INST/symbols_big/ad_i_1/O
                         net (fo=7, routed)           1.091     9.647    LCD_CONTROLLER_INST/symbols_big/A[12]
    DSP48_X0Y0                                                        r  LCD_CONTROLLER_INST/symbols_big/ad/A[11]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[11]_P[2])
                                                      3.841    13.488 r  LCD_CONTROLLER_INST/symbols_big/ad/P[2]
                         net (fo=3, routed)           1.431    14.919    LCD_CONTROLLER_INST/symbols_big/ad_n_103
    SLICE_X2Y0                                                        r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry_i_4/I0
    SLICE_X2Y0           LUT6 (Prop_lut6_I0_O)        0.124    15.043 r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry_i_4/O
                         net (fo=1, routed)           0.000    15.043    LCD_CONTROLLER_INST/symbols_big/address_ir1_carry_i_4_n_0
    SLICE_X2Y0                                                        r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry/S[0]
    SLICE_X2Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.575 r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry/CO[3]
                         net (fo=1, routed)           0.000    15.575    LCD_CONTROLLER_INST/symbols_big/address_ir1_carry_n_0
    SLICE_X2Y1                                                        r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry__0/CI
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.846 r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry__0/CO[0]
                         net (fo=16, routed)          1.024    16.870    LCD_CONTROLLER_INST/state_machine_states/CO[0]
    SLICE_X4Y7                                                        r  LCD_CONTROLLER_INST/state_machine_states/address_ir[14]_i_1/I0
    SLICE_X4Y7           LUT6 (Prop_lut6_I0_O)        0.373    17.243 r  LCD_CONTROLLER_INST/state_machine_states/address_ir[14]_i_1/O
                         net (fo=15, routed)          0.921    18.164    LCD_CONTROLLER_INST/symbols_big/E[0]
    SLICE_X4Y0           FDRE                                         r  LCD_CONTROLLER_INST/symbols_big/address_ir_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.555     4.947    LCD_CONTROLLER_INST/symbols_big/CLK
    SLICE_X4Y0           FDRE                                         r  LCD_CONTROLLER_INST/symbols_big/address_ir_reg[4]/C

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/address_char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/symbols_big/address_ir_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.668ns  (logic 5.907ns (46.628%)  route 6.761ns (53.372%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    5.352ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.684     5.352    LCD_CONTROLLER_INST/CLK
    SLICE_X8Y4           FDRE                                         r  LCD_CONTROLLER_INST/address_char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.518     5.870 f  LCD_CONTROLLER_INST/address_char_reg[0]/Q
                         net (fo=18, routed)          1.739     7.610    LCD_CONTROLLER_INST/symbols_small/Q[0]
    SLICE_X5Y4                                                        f  LCD_CONTROLLER_INST/symbols_small/ad_i_17/I3
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.124     7.734 f  LCD_CONTROLLER_INST/symbols_small/ad_i_17/O
                         net (fo=15, routed)          0.698     8.432    LCD_CONTROLLER_INST/symbols_big/ad_1
    SLICE_X5Y4                                                        f  LCD_CONTROLLER_INST/symbols_big/ad_i_1/I1
    SLICE_X5Y4           LUT3 (Prop_lut3_I1_O)        0.124     8.556 r  LCD_CONTROLLER_INST/symbols_big/ad_i_1/O
                         net (fo=7, routed)           1.091     9.647    LCD_CONTROLLER_INST/symbols_big/A[12]
    DSP48_X0Y0                                                        r  LCD_CONTROLLER_INST/symbols_big/ad/A[11]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[11]_P[2])
                                                      3.841    13.488 r  LCD_CONTROLLER_INST/symbols_big/ad/P[2]
                         net (fo=3, routed)           1.431    14.919    LCD_CONTROLLER_INST/symbols_big/ad_n_103
    SLICE_X2Y0                                                        r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry_i_4/I0
    SLICE_X2Y0           LUT6 (Prop_lut6_I0_O)        0.124    15.043 r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry_i_4/O
                         net (fo=1, routed)           0.000    15.043    LCD_CONTROLLER_INST/symbols_big/address_ir1_carry_i_4_n_0
    SLICE_X2Y0                                                        r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry/S[0]
    SLICE_X2Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.575 r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry/CO[3]
                         net (fo=1, routed)           0.000    15.575    LCD_CONTROLLER_INST/symbols_big/address_ir1_carry_n_0
    SLICE_X2Y1                                                        r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry__0/CI
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.846 r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry__0/CO[0]
                         net (fo=16, routed)          1.024    16.870    LCD_CONTROLLER_INST/state_machine_states/CO[0]
    SLICE_X4Y7                                                        r  LCD_CONTROLLER_INST/state_machine_states/address_ir[14]_i_1/I0
    SLICE_X4Y7           LUT6 (Prop_lut6_I0_O)        0.373    17.243 r  LCD_CONTROLLER_INST/state_machine_states/address_ir[14]_i_1/O
                         net (fo=15, routed)          0.778    18.021    LCD_CONTROLLER_INST/symbols_big/E[0]
    SLICE_X2Y2           FDRE                                         r  LCD_CONTROLLER_INST/symbols_big/address_ir_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.555     4.947    LCD_CONTROLLER_INST/symbols_big/CLK
    SLICE_X2Y2           FDRE                                         r  LCD_CONTROLLER_INST/symbols_big/address_ir_reg[10]/C

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/address_char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/symbols_big/address_ir_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.668ns  (logic 5.907ns (46.628%)  route 6.761ns (53.372%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    5.352ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.684     5.352    LCD_CONTROLLER_INST/CLK
    SLICE_X8Y4           FDRE                                         r  LCD_CONTROLLER_INST/address_char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.518     5.870 f  LCD_CONTROLLER_INST/address_char_reg[0]/Q
                         net (fo=18, routed)          1.739     7.610    LCD_CONTROLLER_INST/symbols_small/Q[0]
    SLICE_X5Y4                                                        f  LCD_CONTROLLER_INST/symbols_small/ad_i_17/I3
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.124     7.734 f  LCD_CONTROLLER_INST/symbols_small/ad_i_17/O
                         net (fo=15, routed)          0.698     8.432    LCD_CONTROLLER_INST/symbols_big/ad_1
    SLICE_X5Y4                                                        f  LCD_CONTROLLER_INST/symbols_big/ad_i_1/I1
    SLICE_X5Y4           LUT3 (Prop_lut3_I1_O)        0.124     8.556 r  LCD_CONTROLLER_INST/symbols_big/ad_i_1/O
                         net (fo=7, routed)           1.091     9.647    LCD_CONTROLLER_INST/symbols_big/A[12]
    DSP48_X0Y0                                                        r  LCD_CONTROLLER_INST/symbols_big/ad/A[11]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[11]_P[2])
                                                      3.841    13.488 r  LCD_CONTROLLER_INST/symbols_big/ad/P[2]
                         net (fo=3, routed)           1.431    14.919    LCD_CONTROLLER_INST/symbols_big/ad_n_103
    SLICE_X2Y0                                                        r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry_i_4/I0
    SLICE_X2Y0           LUT6 (Prop_lut6_I0_O)        0.124    15.043 r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry_i_4/O
                         net (fo=1, routed)           0.000    15.043    LCD_CONTROLLER_INST/symbols_big/address_ir1_carry_i_4_n_0
    SLICE_X2Y0                                                        r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry/S[0]
    SLICE_X2Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.575 r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry/CO[3]
                         net (fo=1, routed)           0.000    15.575    LCD_CONTROLLER_INST/symbols_big/address_ir1_carry_n_0
    SLICE_X2Y1                                                        r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry__0/CI
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.846 r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry__0/CO[0]
                         net (fo=16, routed)          1.024    16.870    LCD_CONTROLLER_INST/state_machine_states/CO[0]
    SLICE_X4Y7                                                        r  LCD_CONTROLLER_INST/state_machine_states/address_ir[14]_i_1/I0
    SLICE_X4Y7           LUT6 (Prop_lut6_I0_O)        0.373    17.243 r  LCD_CONTROLLER_INST/state_machine_states/address_ir[14]_i_1/O
                         net (fo=15, routed)          0.778    18.021    LCD_CONTROLLER_INST/symbols_big/E[0]
    SLICE_X2Y2           FDRE                                         r  LCD_CONTROLLER_INST/symbols_big/address_ir_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.555     4.947    LCD_CONTROLLER_INST/symbols_big/CLK
    SLICE_X2Y2           FDRE                                         r  LCD_CONTROLLER_INST/symbols_big/address_ir_reg[11]/C

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/address_char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/symbols_big/address_ir_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.668ns  (logic 5.907ns (46.628%)  route 6.761ns (53.372%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    5.352ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.684     5.352    LCD_CONTROLLER_INST/CLK
    SLICE_X8Y4           FDRE                                         r  LCD_CONTROLLER_INST/address_char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.518     5.870 f  LCD_CONTROLLER_INST/address_char_reg[0]/Q
                         net (fo=18, routed)          1.739     7.610    LCD_CONTROLLER_INST/symbols_small/Q[0]
    SLICE_X5Y4                                                        f  LCD_CONTROLLER_INST/symbols_small/ad_i_17/I3
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.124     7.734 f  LCD_CONTROLLER_INST/symbols_small/ad_i_17/O
                         net (fo=15, routed)          0.698     8.432    LCD_CONTROLLER_INST/symbols_big/ad_1
    SLICE_X5Y4                                                        f  LCD_CONTROLLER_INST/symbols_big/ad_i_1/I1
    SLICE_X5Y4           LUT3 (Prop_lut3_I1_O)        0.124     8.556 r  LCD_CONTROLLER_INST/symbols_big/ad_i_1/O
                         net (fo=7, routed)           1.091     9.647    LCD_CONTROLLER_INST/symbols_big/A[12]
    DSP48_X0Y0                                                        r  LCD_CONTROLLER_INST/symbols_big/ad/A[11]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[11]_P[2])
                                                      3.841    13.488 r  LCD_CONTROLLER_INST/symbols_big/ad/P[2]
                         net (fo=3, routed)           1.431    14.919    LCD_CONTROLLER_INST/symbols_big/ad_n_103
    SLICE_X2Y0                                                        r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry_i_4/I0
    SLICE_X2Y0           LUT6 (Prop_lut6_I0_O)        0.124    15.043 r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry_i_4/O
                         net (fo=1, routed)           0.000    15.043    LCD_CONTROLLER_INST/symbols_big/address_ir1_carry_i_4_n_0
    SLICE_X2Y0                                                        r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry/S[0]
    SLICE_X2Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.575 r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry/CO[3]
                         net (fo=1, routed)           0.000    15.575    LCD_CONTROLLER_INST/symbols_big/address_ir1_carry_n_0
    SLICE_X2Y1                                                        r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry__0/CI
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.846 r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry__0/CO[0]
                         net (fo=16, routed)          1.024    16.870    LCD_CONTROLLER_INST/state_machine_states/CO[0]
    SLICE_X4Y7                                                        r  LCD_CONTROLLER_INST/state_machine_states/address_ir[14]_i_1/I0
    SLICE_X4Y7           LUT6 (Prop_lut6_I0_O)        0.373    17.243 r  LCD_CONTROLLER_INST/state_machine_states/address_ir[14]_i_1/O
                         net (fo=15, routed)          0.778    18.021    LCD_CONTROLLER_INST/symbols_big/E[0]
    SLICE_X2Y2           FDRE                                         r  LCD_CONTROLLER_INST/symbols_big/address_ir_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.555     4.947    LCD_CONTROLLER_INST/symbols_big/CLK
    SLICE_X2Y2           FDRE                                         r  LCD_CONTROLLER_INST/symbols_big/address_ir_reg[12]/C

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/address_char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/symbols_big/address_ir_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.668ns  (logic 5.907ns (46.628%)  route 6.761ns (53.372%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    5.352ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.684     5.352    LCD_CONTROLLER_INST/CLK
    SLICE_X8Y4           FDRE                                         r  LCD_CONTROLLER_INST/address_char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.518     5.870 f  LCD_CONTROLLER_INST/address_char_reg[0]/Q
                         net (fo=18, routed)          1.739     7.610    LCD_CONTROLLER_INST/symbols_small/Q[0]
    SLICE_X5Y4                                                        f  LCD_CONTROLLER_INST/symbols_small/ad_i_17/I3
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.124     7.734 f  LCD_CONTROLLER_INST/symbols_small/ad_i_17/O
                         net (fo=15, routed)          0.698     8.432    LCD_CONTROLLER_INST/symbols_big/ad_1
    SLICE_X5Y4                                                        f  LCD_CONTROLLER_INST/symbols_big/ad_i_1/I1
    SLICE_X5Y4           LUT3 (Prop_lut3_I1_O)        0.124     8.556 r  LCD_CONTROLLER_INST/symbols_big/ad_i_1/O
                         net (fo=7, routed)           1.091     9.647    LCD_CONTROLLER_INST/symbols_big/A[12]
    DSP48_X0Y0                                                        r  LCD_CONTROLLER_INST/symbols_big/ad/A[11]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[11]_P[2])
                                                      3.841    13.488 r  LCD_CONTROLLER_INST/symbols_big/ad/P[2]
                         net (fo=3, routed)           1.431    14.919    LCD_CONTROLLER_INST/symbols_big/ad_n_103
    SLICE_X2Y0                                                        r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry_i_4/I0
    SLICE_X2Y0           LUT6 (Prop_lut6_I0_O)        0.124    15.043 r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry_i_4/O
                         net (fo=1, routed)           0.000    15.043    LCD_CONTROLLER_INST/symbols_big/address_ir1_carry_i_4_n_0
    SLICE_X2Y0                                                        r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry/S[0]
    SLICE_X2Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.575 r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry/CO[3]
                         net (fo=1, routed)           0.000    15.575    LCD_CONTROLLER_INST/symbols_big/address_ir1_carry_n_0
    SLICE_X2Y1                                                        r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry__0/CI
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.846 r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry__0/CO[0]
                         net (fo=16, routed)          1.024    16.870    LCD_CONTROLLER_INST/state_machine_states/CO[0]
    SLICE_X4Y7                                                        r  LCD_CONTROLLER_INST/state_machine_states/address_ir[14]_i_1/I0
    SLICE_X4Y7           LUT6 (Prop_lut6_I0_O)        0.373    17.243 r  LCD_CONTROLLER_INST/state_machine_states/address_ir[14]_i_1/O
                         net (fo=15, routed)          0.778    18.021    LCD_CONTROLLER_INST/symbols_big/E[0]
    SLICE_X2Y2           FDRE                                         r  LCD_CONTROLLER_INST/symbols_big/address_ir_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.555     4.947    LCD_CONTROLLER_INST/symbols_big/CLK
    SLICE_X2Y2           FDRE                                         r  LCD_CONTROLLER_INST/symbols_big/address_ir_reg[5]/C

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/address_char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/symbols_big/address_ir_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.668ns  (logic 5.907ns (46.628%)  route 6.761ns (53.372%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    5.352ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.684     5.352    LCD_CONTROLLER_INST/CLK
    SLICE_X8Y4           FDRE                                         r  LCD_CONTROLLER_INST/address_char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.518     5.870 f  LCD_CONTROLLER_INST/address_char_reg[0]/Q
                         net (fo=18, routed)          1.739     7.610    LCD_CONTROLLER_INST/symbols_small/Q[0]
    SLICE_X5Y4                                                        f  LCD_CONTROLLER_INST/symbols_small/ad_i_17/I3
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.124     7.734 f  LCD_CONTROLLER_INST/symbols_small/ad_i_17/O
                         net (fo=15, routed)          0.698     8.432    LCD_CONTROLLER_INST/symbols_big/ad_1
    SLICE_X5Y4                                                        f  LCD_CONTROLLER_INST/symbols_big/ad_i_1/I1
    SLICE_X5Y4           LUT3 (Prop_lut3_I1_O)        0.124     8.556 r  LCD_CONTROLLER_INST/symbols_big/ad_i_1/O
                         net (fo=7, routed)           1.091     9.647    LCD_CONTROLLER_INST/symbols_big/A[12]
    DSP48_X0Y0                                                        r  LCD_CONTROLLER_INST/symbols_big/ad/A[11]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[11]_P[2])
                                                      3.841    13.488 r  LCD_CONTROLLER_INST/symbols_big/ad/P[2]
                         net (fo=3, routed)           1.431    14.919    LCD_CONTROLLER_INST/symbols_big/ad_n_103
    SLICE_X2Y0                                                        r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry_i_4/I0
    SLICE_X2Y0           LUT6 (Prop_lut6_I0_O)        0.124    15.043 r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry_i_4/O
                         net (fo=1, routed)           0.000    15.043    LCD_CONTROLLER_INST/symbols_big/address_ir1_carry_i_4_n_0
    SLICE_X2Y0                                                        r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry/S[0]
    SLICE_X2Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.575 r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry/CO[3]
                         net (fo=1, routed)           0.000    15.575    LCD_CONTROLLER_INST/symbols_big/address_ir1_carry_n_0
    SLICE_X2Y1                                                        r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry__0/CI
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.846 r  LCD_CONTROLLER_INST/symbols_big/address_ir1_carry__0/CO[0]
                         net (fo=16, routed)          1.024    16.870    LCD_CONTROLLER_INST/state_machine_states/CO[0]
    SLICE_X4Y7                                                        r  LCD_CONTROLLER_INST/state_machine_states/address_ir[14]_i_1/I0
    SLICE_X4Y7           LUT6 (Prop_lut6_I0_O)        0.373    17.243 r  LCD_CONTROLLER_INST/state_machine_states/address_ir[14]_i_1/O
                         net (fo=15, routed)          0.778    18.021    LCD_CONTROLLER_INST/symbols_big/E[0]
    SLICE_X2Y2           FDRE                                         r  LCD_CONTROLLER_INST/symbols_big/address_ir_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.555     4.947    LCD_CONTROLLER_INST/symbols_big/CLK
    SLICE_X2Y2           FDRE                                         r  LCD_CONTROLLER_INST/symbols_big/address_ir_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.870%)  route 0.070ns (33.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.579     1.491    LCD_CONTROLLER_INST/state_machine_states/CLK
    SLICE_X2Y19          FDSE                                         r  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDSE (Prop_fdse_C_Q)         0.141     1.632 r  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[0]/Q
                         net (fo=2, routed)           0.070     1.702    LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg_n_0_[0]
    SLICE_X2Y19          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.845     2.004    LCD_CONTROLLER_INST/state_machine_states/CLK
    SLICE_X2Y19          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[1]/C

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.128ns (57.863%)  route 0.093ns (42.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.578     1.490    LCD_CONTROLLER_INST/state_machine_states/CLK
    SLICE_X3Y20          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.128     1.618 r  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[2]/Q
                         net (fo=4, routed)           0.093     1.711    LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg_n_0_[2]
    SLICE_X2Y20          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.844     2.003    LCD_CONTROLLER_INST/state_machine_states/CLK
    SLICE_X2Y20          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[3]/C

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/state_machine_signals/next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/lcd_controller/state_curr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.795%)  route 0.167ns (54.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.566     1.478    LCD_CONTROLLER_INST/state_machine_signals/CLK
    SLICE_X7Y10          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_signals/next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  LCD_CONTROLLER_INST/state_machine_signals/next_state_reg[0]/Q
                         net (fo=2, routed)           0.167     1.786    LCD_CONTROLLER_INST/lcd_controller/Q[0]
    SLICE_X8Y9           FDRE                                         r  LCD_CONTROLLER_INST/lcd_controller/state_curr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.835     1.994    LCD_CONTROLLER_INST/lcd_controller/CLK
    SLICE_X8Y9           FDRE                                         r  LCD_CONTROLLER_INST/lcd_controller/state_curr_reg[0]/C

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/state_machine_signals/next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/lcd_controller/state_curr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.050%)  route 0.179ns (55.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.566     1.478    LCD_CONTROLLER_INST/state_machine_signals/CLK
    SLICE_X7Y10          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_signals/next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  LCD_CONTROLLER_INST/state_machine_signals/next_state_reg[1]/Q
                         net (fo=2, routed)           0.179     1.798    LCD_CONTROLLER_INST/lcd_controller/Q[1]
    SLICE_X8Y9           FDRE                                         r  LCD_CONTROLLER_INST/lcd_controller/state_curr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.835     1.994    LCD_CONTROLLER_INST/lcd_controller/CLK
    SLICE_X8Y9           FDRE                                         r  LCD_CONTROLLER_INST/lcd_controller/state_curr_reg[1]/C

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/lower10_ascii_old_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/lower10_ascii_old_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.239%)  route 0.133ns (41.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.569     1.481    LCD_CONTROLLER_INST/CLK
    SLICE_X11Y0          FDRE                                         r  LCD_CONTROLLER_INST/lower10_ascii_old_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDRE (Prop_fdre_C_Q)         0.141     1.622 r  LCD_CONTROLLER_INST/lower10_ascii_old_reg[2]/Q
                         net (fo=6, routed)           0.133     1.755    LCD_CONTROLLER_INST/lower10_ascii_old_reg[2]
    SLICE_X10Y0                                                       r  LCD_CONTROLLER_INST/lower10_ascii_old[3]_i_1/I5
    SLICE_X10Y0          LUT6 (Prop_lut6_I5_O)        0.045     1.800 r  LCD_CONTROLLER_INST/lower10_ascii_old[3]_i_1/O
                         net (fo=1, routed)           0.000     1.800    LCD_CONTROLLER_INST/p_0_in__1[3]
    SLICE_X10Y0          FDRE                                         r  LCD_CONTROLLER_INST/lower10_ascii_old_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.837     1.996    LCD_CONTROLLER_INST/CLK
    SLICE_X10Y0          FDRE                                         r  LCD_CONTROLLER_INST/lower10_ascii_old_reg[3]/C

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/start_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/start_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.586     1.498    LCD_CONTROLLER_INST/CLK
    SLICE_X5Y9           FDRE                                         r  LCD_CONTROLLER_INST/start_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141     1.639 r  LCD_CONTROLLER_INST/start_flag_reg/Q
                         net (fo=4, routed)           0.117     1.756    LCD_CONTROLLER_INST/state_machine_states/start_flag
    SLICE_X5Y9                                                        r  LCD_CONTROLLER_INST/state_machine_states/start_flag_i_1/I5
    SLICE_X5Y9           LUT6 (Prop_lut6_I5_O)        0.045     1.801 r  LCD_CONTROLLER_INST/state_machine_states/start_flag_i_1/O
                         net (fo=1, routed)           0.000     1.801    LCD_CONTROLLER_INST/state_machine_states_n_64
    SLICE_X5Y9           FDRE                                         r  LCD_CONTROLLER_INST/start_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.854     2.013    LCD_CONTROLLER_INST/CLK
    SLICE_X5Y9           FDRE                                         r  LCD_CONTROLLER_INST/start_flag_reg/C

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/state_machine_signals/next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/lcd_controller/state_curr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.317%)  route 0.185ns (56.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.566     1.478    LCD_CONTROLLER_INST/state_machine_signals/CLK
    SLICE_X7Y10          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_signals/next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  LCD_CONTROLLER_INST/state_machine_signals/next_state_reg[2]/Q
                         net (fo=2, routed)           0.185     1.803    LCD_CONTROLLER_INST/lcd_controller/Q[2]
    SLICE_X8Y9           FDRE                                         r  LCD_CONTROLLER_INST/lcd_controller/state_curr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.835     1.994    LCD_CONTROLLER_INST/lcd_controller/CLK
    SLICE_X8Y9           FDRE                                         r  LCD_CONTROLLER_INST/lcd_controller/state_curr_reg[2]/C

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.916%)  route 0.180ns (56.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.578     1.490    LCD_CONTROLLER_INST/state_machine_states/CLK
    SLICE_X3Y20          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     1.631 r  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[10]/Q
                         net (fo=7, routed)           0.180     1.811    LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg_n_0_[10]
    SLICE_X2Y21          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.843     2.002    LCD_CONTROLLER_INST/state_machine_states/CLK
    SLICE_X2Y21          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/FSM_onehot_this_state_reg[11]/C

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/lcd_controller/order_state_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/lcd_controller/order_state_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.791%)  route 0.136ns (42.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.581     1.493    LCD_CONTROLLER_INST/lcd_controller/CLK
    SLICE_X1Y14          FDRE                                         r  LCD_CONTROLLER_INST/lcd_controller/order_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  LCD_CONTROLLER_INST/lcd_controller/order_state_reg/Q
                         net (fo=3, routed)           0.136     1.770    LCD_CONTROLLER_INST/lcd_controller/order_state
    SLICE_X1Y14                                                       r  LCD_CONTROLLER_INST/lcd_controller/order_state_i_1/I1
    SLICE_X1Y14          LUT6 (Prop_lut6_I1_O)        0.045     1.815 r  LCD_CONTROLLER_INST/lcd_controller/order_state_i_1/O
                         net (fo=1, routed)           0.000     1.815    LCD_CONTROLLER_INST/lcd_controller/order_state1_out
    SLICE_X1Y14          FDRE                                         r  LCD_CONTROLLER_INST/lcd_controller/order_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.848     2.007    LCD_CONTROLLER_INST/lcd_controller/CLK
    SLICE_X1Y14          FDRE                                         r  LCD_CONTROLLER_INST/lcd_controller/order_state_reg/C

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/lower10_ascii_old_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LCD_CONTROLLER_INST/lower10_ascii_old_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.342%)  route 0.126ns (37.658%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.569     1.481    LCD_CONTROLLER_INST/CLK
    SLICE_X10Y0          FDRE                                         r  LCD_CONTROLLER_INST/lower10_ascii_old_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  LCD_CONTROLLER_INST/lower10_ascii_old_reg[5]/Q
                         net (fo=3, routed)           0.126     1.771    LCD_CONTROLLER_INST/lower10_ascii_old_reg[5]
    SLICE_X10Y0                                                       r  LCD_CONTROLLER_INST/lower10_ascii_old[5]_i_1/I2
    SLICE_X10Y0          LUT4 (Prop_lut4_I2_O)        0.045     1.816 r  LCD_CONTROLLER_INST/lower10_ascii_old[5]_i_1/O
                         net (fo=1, routed)           0.000     1.816    LCD_CONTROLLER_INST/p_0_in__1[5]
    SLICE_X10Y0          FDRE                                         r  LCD_CONTROLLER_INST/lower10_ascii_old_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.837     1.996    LCD_CONTROLLER_INST/CLK
    SLICE_X10Y0          FDRE                                         r  LCD_CONTROLLER_INST/lower10_ascii_old_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK2048_CLK
  To Clock:  CLK125_CLK

Max Delay           108 Endpoints
Min Delay           108 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 STUDENTS_DESIGN/controller_unit/mode_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            LCD_CONTROLLER_INST/lower10_ascii_old_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.171ns  (logic 1.320ns (16.155%)  route 6.851ns (83.845%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns
    Source Clock Delay      (SCD):    8.618ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.673     5.341    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           1.049     6.846    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.947 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.671     8.618    STUDENTS_DESIGN/controller_unit/clock
    SLICE_X26Y10         FDCE                                         r  STUDENTS_DESIGN/controller_unit/mode_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y10         FDCE (Prop_fdce_C_Q)         0.419     9.037 f  STUDENTS_DESIGN/controller_unit/mode_reg_reg[1]/Q
                         net (fo=37, routed)          2.745    11.782    STUDENTS_DESIGN/controller_unit/mode_flags[1]
    SLICE_X7Y5                                                        f  STUDENTS_DESIGN/controller_unit/DAY_INST_0/I2
    SLICE_X7Y5           LUT3 (Prop_lut3_I2_O)        0.299    12.081 r  STUDENTS_DESIGN/controller_unit/DAY_INST_0/O
                         net (fo=8, routed)           0.917    12.998    LCD_CONTROLLER_INST/DAY
    SLICE_X7Y5                                                        r  LCD_CONTROLLER_INST/update_value[1]_i_3/I1
    SLICE_X7Y5           LUT4 (Prop_lut4_I1_O)        0.152    13.150 f  LCD_CONTROLLER_INST/update_value[1]_i_3/O
                         net (fo=4, routed)           1.002    14.152    LCD_CONTROLLER_INST/state_machine_states/update_value_reg[1]
    SLICE_X7Y7                                                        f  LCD_CONTROLLER_INST/state_machine_states/upper1_ascii_old[7]_i_4/I4
    SLICE_X7Y7           LUT6 (Prop_lut6_I4_O)        0.326    14.478 f  LCD_CONTROLLER_INST/state_machine_states/upper1_ascii_old[7]_i_4/O
                         net (fo=3, routed)           1.103    15.581    LCD_CONTROLLER_INST/state_machine_states/upper1_ascii_old[7]_i_4_n_0
    SLICE_X9Y1                                                        f  LCD_CONTROLLER_INST/state_machine_states/lower10_ascii_old[7]_i_1/I3
    SLICE_X9Y1           LUT6 (Prop_lut6_I3_O)        0.124    15.705 r  LCD_CONTROLLER_INST/state_machine_states/lower10_ascii_old[7]_i_1/O
                         net (fo=8, routed)           1.084    16.789    LCD_CONTROLLER_INST/lower10_ascii_old
    SLICE_X12Y0          FDRE                                         r  LCD_CONTROLLER_INST/lower10_ascii_old_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.511     4.903    LCD_CONTROLLER_INST/CLK
    SLICE_X12Y0          FDRE                                         r  LCD_CONTROLLER_INST/lower10_ascii_old_reg[7]/C

Slack:                    inf
  Source:                 STUDENTS_DESIGN/controller_unit/mode_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            LCD_CONTROLLER_INST/lower1_ascii_old_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.007ns  (logic 1.320ns (16.486%)  route 6.687ns (83.514%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns
    Source Clock Delay      (SCD):    8.618ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.673     5.341    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           1.049     6.846    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.947 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.671     8.618    STUDENTS_DESIGN/controller_unit/clock
    SLICE_X26Y10         FDCE                                         r  STUDENTS_DESIGN/controller_unit/mode_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y10         FDCE (Prop_fdce_C_Q)         0.419     9.037 f  STUDENTS_DESIGN/controller_unit/mode_reg_reg[1]/Q
                         net (fo=37, routed)          2.745    11.782    STUDENTS_DESIGN/controller_unit/mode_flags[1]
    SLICE_X7Y5                                                        f  STUDENTS_DESIGN/controller_unit/DAY_INST_0/I2
    SLICE_X7Y5           LUT3 (Prop_lut3_I2_O)        0.299    12.081 r  STUDENTS_DESIGN/controller_unit/DAY_INST_0/O
                         net (fo=8, routed)           0.917    12.998    LCD_CONTROLLER_INST/DAY
    SLICE_X7Y5                                                        r  LCD_CONTROLLER_INST/update_value[1]_i_3/I1
    SLICE_X7Y5           LUT4 (Prop_lut4_I1_O)        0.152    13.150 f  LCD_CONTROLLER_INST/update_value[1]_i_3/O
                         net (fo=4, routed)           1.002    14.152    LCD_CONTROLLER_INST/state_machine_states/update_value_reg[1]
    SLICE_X7Y7                                                        f  LCD_CONTROLLER_INST/state_machine_states/upper1_ascii_old[7]_i_4/I4
    SLICE_X7Y7           LUT6 (Prop_lut6_I4_O)        0.326    14.478 f  LCD_CONTROLLER_INST/state_machine_states/upper1_ascii_old[7]_i_4/O
                         net (fo=3, routed)           1.331    15.809    LCD_CONTROLLER_INST/state_machine_states/upper1_ascii_old[7]_i_4_n_0
    SLICE_X9Y1                                                        f  LCD_CONTROLLER_INST/state_machine_states/lower1_ascii_old[7]_i_1/I3
    SLICE_X9Y1           LUT6 (Prop_lut6_I3_O)        0.124    15.933 r  LCD_CONTROLLER_INST/state_machine_states/lower1_ascii_old[7]_i_1/O
                         net (fo=8, routed)           0.692    16.625    LCD_CONTROLLER_INST/lower1_ascii_old
    SLICE_X13Y1          FDRE                                         r  LCD_CONTROLLER_INST/lower1_ascii_old_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.511     4.903    LCD_CONTROLLER_INST/CLK
    SLICE_X13Y1          FDRE                                         r  LCD_CONTROLLER_INST/lower1_ascii_old_reg[0]/C

Slack:                    inf
  Source:                 STUDENTS_DESIGN/controller_unit/mode_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            LCD_CONTROLLER_INST/lower1_ascii_old_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.007ns  (logic 1.320ns (16.486%)  route 6.687ns (83.514%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns
    Source Clock Delay      (SCD):    8.618ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.673     5.341    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           1.049     6.846    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.947 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.671     8.618    STUDENTS_DESIGN/controller_unit/clock
    SLICE_X26Y10         FDCE                                         r  STUDENTS_DESIGN/controller_unit/mode_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y10         FDCE (Prop_fdce_C_Q)         0.419     9.037 f  STUDENTS_DESIGN/controller_unit/mode_reg_reg[1]/Q
                         net (fo=37, routed)          2.745    11.782    STUDENTS_DESIGN/controller_unit/mode_flags[1]
    SLICE_X7Y5                                                        f  STUDENTS_DESIGN/controller_unit/DAY_INST_0/I2
    SLICE_X7Y5           LUT3 (Prop_lut3_I2_O)        0.299    12.081 r  STUDENTS_DESIGN/controller_unit/DAY_INST_0/O
                         net (fo=8, routed)           0.917    12.998    LCD_CONTROLLER_INST/DAY
    SLICE_X7Y5                                                        r  LCD_CONTROLLER_INST/update_value[1]_i_3/I1
    SLICE_X7Y5           LUT4 (Prop_lut4_I1_O)        0.152    13.150 f  LCD_CONTROLLER_INST/update_value[1]_i_3/O
                         net (fo=4, routed)           1.002    14.152    LCD_CONTROLLER_INST/state_machine_states/update_value_reg[1]
    SLICE_X7Y7                                                        f  LCD_CONTROLLER_INST/state_machine_states/upper1_ascii_old[7]_i_4/I4
    SLICE_X7Y7           LUT6 (Prop_lut6_I4_O)        0.326    14.478 f  LCD_CONTROLLER_INST/state_machine_states/upper1_ascii_old[7]_i_4/O
                         net (fo=3, routed)           1.331    15.809    LCD_CONTROLLER_INST/state_machine_states/upper1_ascii_old[7]_i_4_n_0
    SLICE_X9Y1                                                        f  LCD_CONTROLLER_INST/state_machine_states/lower1_ascii_old[7]_i_1/I3
    SLICE_X9Y1           LUT6 (Prop_lut6_I3_O)        0.124    15.933 r  LCD_CONTROLLER_INST/state_machine_states/lower1_ascii_old[7]_i_1/O
                         net (fo=8, routed)           0.692    16.625    LCD_CONTROLLER_INST/lower1_ascii_old
    SLICE_X13Y1          FDRE                                         r  LCD_CONTROLLER_INST/lower1_ascii_old_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.511     4.903    LCD_CONTROLLER_INST/CLK
    SLICE_X13Y1          FDRE                                         r  LCD_CONTROLLER_INST/lower1_ascii_old_reg[4]/C

Slack:                    inf
  Source:                 STUDENTS_DESIGN/controller_unit/mode_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            LCD_CONTROLLER_INST/lower1_ascii_old_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.974ns  (logic 1.320ns (16.553%)  route 6.654ns (83.447%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    8.618ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.673     5.341    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           1.049     6.846    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.947 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.671     8.618    STUDENTS_DESIGN/controller_unit/clock
    SLICE_X26Y10         FDCE                                         r  STUDENTS_DESIGN/controller_unit/mode_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y10         FDCE (Prop_fdce_C_Q)         0.419     9.037 f  STUDENTS_DESIGN/controller_unit/mode_reg_reg[1]/Q
                         net (fo=37, routed)          2.745    11.782    STUDENTS_DESIGN/controller_unit/mode_flags[1]
    SLICE_X7Y5                                                        f  STUDENTS_DESIGN/controller_unit/DAY_INST_0/I2
    SLICE_X7Y5           LUT3 (Prop_lut3_I2_O)        0.299    12.081 r  STUDENTS_DESIGN/controller_unit/DAY_INST_0/O
                         net (fo=8, routed)           0.917    12.998    LCD_CONTROLLER_INST/DAY
    SLICE_X7Y5                                                        r  LCD_CONTROLLER_INST/update_value[1]_i_3/I1
    SLICE_X7Y5           LUT4 (Prop_lut4_I1_O)        0.152    13.150 f  LCD_CONTROLLER_INST/update_value[1]_i_3/O
                         net (fo=4, routed)           1.002    14.152    LCD_CONTROLLER_INST/state_machine_states/update_value_reg[1]
    SLICE_X7Y7                                                        f  LCD_CONTROLLER_INST/state_machine_states/upper1_ascii_old[7]_i_4/I4
    SLICE_X7Y7           LUT6 (Prop_lut6_I4_O)        0.326    14.478 f  LCD_CONTROLLER_INST/state_machine_states/upper1_ascii_old[7]_i_4/O
                         net (fo=3, routed)           1.331    15.809    LCD_CONTROLLER_INST/state_machine_states/upper1_ascii_old[7]_i_4_n_0
    SLICE_X9Y1                                                        f  LCD_CONTROLLER_INST/state_machine_states/lower1_ascii_old[7]_i_1/I3
    SLICE_X9Y1           LUT6 (Prop_lut6_I3_O)        0.124    15.933 r  LCD_CONTROLLER_INST/state_machine_states/lower1_ascii_old[7]_i_1/O
                         net (fo=8, routed)           0.660    16.593    LCD_CONTROLLER_INST/lower1_ascii_old
    SLICE_X12Y3          FDRE                                         r  LCD_CONTROLLER_INST/lower1_ascii_old_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.510     4.902    LCD_CONTROLLER_INST/CLK
    SLICE_X12Y3          FDRE                                         r  LCD_CONTROLLER_INST/lower1_ascii_old_reg[6]/C

Slack:                    inf
  Source:                 STUDENTS_DESIGN/controller_unit/mode_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            LCD_CONTROLLER_INST/lower1_ascii_old_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.974ns  (logic 1.320ns (16.553%)  route 6.654ns (83.447%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    8.618ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.673     5.341    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           1.049     6.846    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.947 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.671     8.618    STUDENTS_DESIGN/controller_unit/clock
    SLICE_X26Y10         FDCE                                         r  STUDENTS_DESIGN/controller_unit/mode_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y10         FDCE (Prop_fdce_C_Q)         0.419     9.037 f  STUDENTS_DESIGN/controller_unit/mode_reg_reg[1]/Q
                         net (fo=37, routed)          2.745    11.782    STUDENTS_DESIGN/controller_unit/mode_flags[1]
    SLICE_X7Y5                                                        f  STUDENTS_DESIGN/controller_unit/DAY_INST_0/I2
    SLICE_X7Y5           LUT3 (Prop_lut3_I2_O)        0.299    12.081 r  STUDENTS_DESIGN/controller_unit/DAY_INST_0/O
                         net (fo=8, routed)           0.917    12.998    LCD_CONTROLLER_INST/DAY
    SLICE_X7Y5                                                        r  LCD_CONTROLLER_INST/update_value[1]_i_3/I1
    SLICE_X7Y5           LUT4 (Prop_lut4_I1_O)        0.152    13.150 f  LCD_CONTROLLER_INST/update_value[1]_i_3/O
                         net (fo=4, routed)           1.002    14.152    LCD_CONTROLLER_INST/state_machine_states/update_value_reg[1]
    SLICE_X7Y7                                                        f  LCD_CONTROLLER_INST/state_machine_states/upper1_ascii_old[7]_i_4/I4
    SLICE_X7Y7           LUT6 (Prop_lut6_I4_O)        0.326    14.478 f  LCD_CONTROLLER_INST/state_machine_states/upper1_ascii_old[7]_i_4/O
                         net (fo=3, routed)           1.331    15.809    LCD_CONTROLLER_INST/state_machine_states/upper1_ascii_old[7]_i_4_n_0
    SLICE_X9Y1                                                        f  LCD_CONTROLLER_INST/state_machine_states/lower1_ascii_old[7]_i_1/I3
    SLICE_X9Y1           LUT6 (Prop_lut6_I3_O)        0.124    15.933 r  LCD_CONTROLLER_INST/state_machine_states/lower1_ascii_old[7]_i_1/O
                         net (fo=8, routed)           0.660    16.593    LCD_CONTROLLER_INST/lower1_ascii_old
    SLICE_X12Y3          FDRE                                         r  LCD_CONTROLLER_INST/lower1_ascii_old_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.510     4.902    LCD_CONTROLLER_INST/CLK
    SLICE_X12Y3          FDRE                                         r  LCD_CONTROLLER_INST/lower1_ascii_old_reg[7]/C

Slack:                    inf
  Source:                 STUDENTS_DESIGN/controller_unit/mode_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            LCD_CONTROLLER_INST/lower1_ascii_old_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.875ns  (logic 1.320ns (16.763%)  route 6.555ns (83.237%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns
    Source Clock Delay      (SCD):    8.618ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.673     5.341    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           1.049     6.846    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.947 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.671     8.618    STUDENTS_DESIGN/controller_unit/clock
    SLICE_X26Y10         FDCE                                         r  STUDENTS_DESIGN/controller_unit/mode_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y10         FDCE (Prop_fdce_C_Q)         0.419     9.037 f  STUDENTS_DESIGN/controller_unit/mode_reg_reg[1]/Q
                         net (fo=37, routed)          2.745    11.782    STUDENTS_DESIGN/controller_unit/mode_flags[1]
    SLICE_X7Y5                                                        f  STUDENTS_DESIGN/controller_unit/DAY_INST_0/I2
    SLICE_X7Y5           LUT3 (Prop_lut3_I2_O)        0.299    12.081 r  STUDENTS_DESIGN/controller_unit/DAY_INST_0/O
                         net (fo=8, routed)           0.917    12.998    LCD_CONTROLLER_INST/DAY
    SLICE_X7Y5                                                        r  LCD_CONTROLLER_INST/update_value[1]_i_3/I1
    SLICE_X7Y5           LUT4 (Prop_lut4_I1_O)        0.152    13.150 f  LCD_CONTROLLER_INST/update_value[1]_i_3/O
                         net (fo=4, routed)           1.002    14.152    LCD_CONTROLLER_INST/state_machine_states/update_value_reg[1]
    SLICE_X7Y7                                                        f  LCD_CONTROLLER_INST/state_machine_states/upper1_ascii_old[7]_i_4/I4
    SLICE_X7Y7           LUT6 (Prop_lut6_I4_O)        0.326    14.478 f  LCD_CONTROLLER_INST/state_machine_states/upper1_ascii_old[7]_i_4/O
                         net (fo=3, routed)           1.331    15.809    LCD_CONTROLLER_INST/state_machine_states/upper1_ascii_old[7]_i_4_n_0
    SLICE_X9Y1                                                        f  LCD_CONTROLLER_INST/state_machine_states/lower1_ascii_old[7]_i_1/I3
    SLICE_X9Y1           LUT6 (Prop_lut6_I3_O)        0.124    15.933 r  LCD_CONTROLLER_INST/state_machine_states/lower1_ascii_old[7]_i_1/O
                         net (fo=8, routed)           0.560    16.493    LCD_CONTROLLER_INST/lower1_ascii_old
    SLICE_X10Y1          FDRE                                         r  LCD_CONTROLLER_INST/lower1_ascii_old_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.511     4.903    LCD_CONTROLLER_INST/CLK
    SLICE_X10Y1          FDRE                                         r  LCD_CONTROLLER_INST/lower1_ascii_old_reg[1]/C

Slack:                    inf
  Source:                 STUDENTS_DESIGN/controller_unit/mode_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            LCD_CONTROLLER_INST/lower1_ascii_old_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.875ns  (logic 1.320ns (16.763%)  route 6.555ns (83.237%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns
    Source Clock Delay      (SCD):    8.618ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.673     5.341    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           1.049     6.846    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.947 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.671     8.618    STUDENTS_DESIGN/controller_unit/clock
    SLICE_X26Y10         FDCE                                         r  STUDENTS_DESIGN/controller_unit/mode_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y10         FDCE (Prop_fdce_C_Q)         0.419     9.037 f  STUDENTS_DESIGN/controller_unit/mode_reg_reg[1]/Q
                         net (fo=37, routed)          2.745    11.782    STUDENTS_DESIGN/controller_unit/mode_flags[1]
    SLICE_X7Y5                                                        f  STUDENTS_DESIGN/controller_unit/DAY_INST_0/I2
    SLICE_X7Y5           LUT3 (Prop_lut3_I2_O)        0.299    12.081 r  STUDENTS_DESIGN/controller_unit/DAY_INST_0/O
                         net (fo=8, routed)           0.917    12.998    LCD_CONTROLLER_INST/DAY
    SLICE_X7Y5                                                        r  LCD_CONTROLLER_INST/update_value[1]_i_3/I1
    SLICE_X7Y5           LUT4 (Prop_lut4_I1_O)        0.152    13.150 f  LCD_CONTROLLER_INST/update_value[1]_i_3/O
                         net (fo=4, routed)           1.002    14.152    LCD_CONTROLLER_INST/state_machine_states/update_value_reg[1]
    SLICE_X7Y7                                                        f  LCD_CONTROLLER_INST/state_machine_states/upper1_ascii_old[7]_i_4/I4
    SLICE_X7Y7           LUT6 (Prop_lut6_I4_O)        0.326    14.478 f  LCD_CONTROLLER_INST/state_machine_states/upper1_ascii_old[7]_i_4/O
                         net (fo=3, routed)           1.331    15.809    LCD_CONTROLLER_INST/state_machine_states/upper1_ascii_old[7]_i_4_n_0
    SLICE_X9Y1                                                        f  LCD_CONTROLLER_INST/state_machine_states/lower1_ascii_old[7]_i_1/I3
    SLICE_X9Y1           LUT6 (Prop_lut6_I3_O)        0.124    15.933 r  LCD_CONTROLLER_INST/state_machine_states/lower1_ascii_old[7]_i_1/O
                         net (fo=8, routed)           0.560    16.493    LCD_CONTROLLER_INST/lower1_ascii_old
    SLICE_X10Y1          FDRE                                         r  LCD_CONTROLLER_INST/lower1_ascii_old_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.511     4.903    LCD_CONTROLLER_INST/CLK
    SLICE_X10Y1          FDRE                                         r  LCD_CONTROLLER_INST/lower1_ascii_old_reg[3]/C

Slack:                    inf
  Source:                 STUDENTS_DESIGN/controller_unit/mode_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            LCD_CONTROLLER_INST/lower1_ascii_old_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.817ns  (logic 1.320ns (16.886%)  route 6.497ns (83.114%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns
    Source Clock Delay      (SCD):    8.618ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.673     5.341    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           1.049     6.846    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.947 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.671     8.618    STUDENTS_DESIGN/controller_unit/clock
    SLICE_X26Y10         FDCE                                         r  STUDENTS_DESIGN/controller_unit/mode_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y10         FDCE (Prop_fdce_C_Q)         0.419     9.037 f  STUDENTS_DESIGN/controller_unit/mode_reg_reg[1]/Q
                         net (fo=37, routed)          2.745    11.782    STUDENTS_DESIGN/controller_unit/mode_flags[1]
    SLICE_X7Y5                                                        f  STUDENTS_DESIGN/controller_unit/DAY_INST_0/I2
    SLICE_X7Y5           LUT3 (Prop_lut3_I2_O)        0.299    12.081 r  STUDENTS_DESIGN/controller_unit/DAY_INST_0/O
                         net (fo=8, routed)           0.917    12.998    LCD_CONTROLLER_INST/DAY
    SLICE_X7Y5                                                        r  LCD_CONTROLLER_INST/update_value[1]_i_3/I1
    SLICE_X7Y5           LUT4 (Prop_lut4_I1_O)        0.152    13.150 f  LCD_CONTROLLER_INST/update_value[1]_i_3/O
                         net (fo=4, routed)           1.002    14.152    LCD_CONTROLLER_INST/state_machine_states/update_value_reg[1]
    SLICE_X7Y7                                                        f  LCD_CONTROLLER_INST/state_machine_states/upper1_ascii_old[7]_i_4/I4
    SLICE_X7Y7           LUT6 (Prop_lut6_I4_O)        0.326    14.478 f  LCD_CONTROLLER_INST/state_machine_states/upper1_ascii_old[7]_i_4/O
                         net (fo=3, routed)           1.331    15.809    LCD_CONTROLLER_INST/state_machine_states/upper1_ascii_old[7]_i_4_n_0
    SLICE_X9Y1                                                        f  LCD_CONTROLLER_INST/state_machine_states/lower1_ascii_old[7]_i_1/I3
    SLICE_X9Y1           LUT6 (Prop_lut6_I3_O)        0.124    15.933 r  LCD_CONTROLLER_INST/state_machine_states/lower1_ascii_old[7]_i_1/O
                         net (fo=8, routed)           0.503    16.436    LCD_CONTROLLER_INST/lower1_ascii_old
    SLICE_X12Y1          FDRE                                         r  LCD_CONTROLLER_INST/lower1_ascii_old_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.511     4.903    LCD_CONTROLLER_INST/CLK
    SLICE_X12Y1          FDRE                                         r  LCD_CONTROLLER_INST/lower1_ascii_old_reg[2]/C

Slack:                    inf
  Source:                 STUDENTS_DESIGN/controller_unit/mode_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            LCD_CONTROLLER_INST/lower1_ascii_old_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.817ns  (logic 1.320ns (16.886%)  route 6.497ns (83.114%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns
    Source Clock Delay      (SCD):    8.618ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.673     5.341    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           1.049     6.846    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.947 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.671     8.618    STUDENTS_DESIGN/controller_unit/clock
    SLICE_X26Y10         FDCE                                         r  STUDENTS_DESIGN/controller_unit/mode_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y10         FDCE (Prop_fdce_C_Q)         0.419     9.037 f  STUDENTS_DESIGN/controller_unit/mode_reg_reg[1]/Q
                         net (fo=37, routed)          2.745    11.782    STUDENTS_DESIGN/controller_unit/mode_flags[1]
    SLICE_X7Y5                                                        f  STUDENTS_DESIGN/controller_unit/DAY_INST_0/I2
    SLICE_X7Y5           LUT3 (Prop_lut3_I2_O)        0.299    12.081 r  STUDENTS_DESIGN/controller_unit/DAY_INST_0/O
                         net (fo=8, routed)           0.917    12.998    LCD_CONTROLLER_INST/DAY
    SLICE_X7Y5                                                        r  LCD_CONTROLLER_INST/update_value[1]_i_3/I1
    SLICE_X7Y5           LUT4 (Prop_lut4_I1_O)        0.152    13.150 f  LCD_CONTROLLER_INST/update_value[1]_i_3/O
                         net (fo=4, routed)           1.002    14.152    LCD_CONTROLLER_INST/state_machine_states/update_value_reg[1]
    SLICE_X7Y7                                                        f  LCD_CONTROLLER_INST/state_machine_states/upper1_ascii_old[7]_i_4/I4
    SLICE_X7Y7           LUT6 (Prop_lut6_I4_O)        0.326    14.478 f  LCD_CONTROLLER_INST/state_machine_states/upper1_ascii_old[7]_i_4/O
                         net (fo=3, routed)           1.331    15.809    LCD_CONTROLLER_INST/state_machine_states/upper1_ascii_old[7]_i_4_n_0
    SLICE_X9Y1                                                        f  LCD_CONTROLLER_INST/state_machine_states/lower1_ascii_old[7]_i_1/I3
    SLICE_X9Y1           LUT6 (Prop_lut6_I3_O)        0.124    15.933 r  LCD_CONTROLLER_INST/state_machine_states/lower1_ascii_old[7]_i_1/O
                         net (fo=8, routed)           0.503    16.436    LCD_CONTROLLER_INST/lower1_ascii_old
    SLICE_X12Y1          FDRE                                         r  LCD_CONTROLLER_INST/lower1_ascii_old_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.511     4.903    LCD_CONTROLLER_INST/CLK
    SLICE_X12Y1          FDRE                                         r  LCD_CONTROLLER_INST/lower1_ascii_old_reg[5]/C

Slack:                    inf
  Source:                 STUDENTS_DESIGN/controller_unit/mode_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            LCD_CONTROLLER_INST/lower10_ascii_old_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.739ns  (logic 1.320ns (17.056%)  route 6.419ns (82.944%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns
    Source Clock Delay      (SCD):    8.618ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.673     5.341    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           1.049     6.846    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.947 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.671     8.618    STUDENTS_DESIGN/controller_unit/clock
    SLICE_X26Y10         FDCE                                         r  STUDENTS_DESIGN/controller_unit/mode_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y10         FDCE (Prop_fdce_C_Q)         0.419     9.037 f  STUDENTS_DESIGN/controller_unit/mode_reg_reg[1]/Q
                         net (fo=37, routed)          2.745    11.782    STUDENTS_DESIGN/controller_unit/mode_flags[1]
    SLICE_X7Y5                                                        f  STUDENTS_DESIGN/controller_unit/DAY_INST_0/I2
    SLICE_X7Y5           LUT3 (Prop_lut3_I2_O)        0.299    12.081 r  STUDENTS_DESIGN/controller_unit/DAY_INST_0/O
                         net (fo=8, routed)           0.917    12.998    LCD_CONTROLLER_INST/DAY
    SLICE_X7Y5                                                        r  LCD_CONTROLLER_INST/update_value[1]_i_3/I1
    SLICE_X7Y5           LUT4 (Prop_lut4_I1_O)        0.152    13.150 f  LCD_CONTROLLER_INST/update_value[1]_i_3/O
                         net (fo=4, routed)           1.002    14.152    LCD_CONTROLLER_INST/state_machine_states/update_value_reg[1]
    SLICE_X7Y7                                                        f  LCD_CONTROLLER_INST/state_machine_states/upper1_ascii_old[7]_i_4/I4
    SLICE_X7Y7           LUT6 (Prop_lut6_I4_O)        0.326    14.478 f  LCD_CONTROLLER_INST/state_machine_states/upper1_ascii_old[7]_i_4/O
                         net (fo=3, routed)           1.103    15.581    LCD_CONTROLLER_INST/state_machine_states/upper1_ascii_old[7]_i_4_n_0
    SLICE_X9Y1                                                        f  LCD_CONTROLLER_INST/state_machine_states/lower10_ascii_old[7]_i_1/I3
    SLICE_X9Y1           LUT6 (Prop_lut6_I3_O)        0.124    15.705 r  LCD_CONTROLLER_INST/state_machine_states/lower10_ascii_old[7]_i_1/O
                         net (fo=8, routed)           0.653    16.358    LCD_CONTROLLER_INST/lower10_ascii_old
    SLICE_X10Y0          FDRE                                         r  LCD_CONTROLLER_INST/lower10_ascii_old_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.511     4.903    LCD_CONTROLLER_INST/CLK
    SLICE_X10Y0          FDRE                                         r  LCD_CONTROLLER_INST/lower10_ascii_old_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 STUDENTS_DESIGN/display_driver/lower1000_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            LCD_CONTROLLER_INST/lower1000_ascii_old_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.681%)  route 0.137ns (49.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.563     1.475    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.471     2.087    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.113 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.566     2.678    STUDENTS_DESIGN/display_driver/clock
    SLICE_X9Y6           FDCE                                         r  STUDENTS_DESIGN/display_driver/lower1000_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDCE (Prop_fdce_C_Q)         0.141     2.819 r  STUDENTS_DESIGN/display_driver/lower1000_reg[0]/Q
                         net (fo=3, routed)           0.137     2.956    LCD_CONTROLLER_INST/lower1000_ascii_old_reg[7]_0[0]
    SLICE_X6Y6           FDRE                                         r  LCD_CONTROLLER_INST/lower1000_ascii_old_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.836     1.995    LCD_CONTROLLER_INST/CLK
    SLICE_X6Y6           FDRE                                         r  LCD_CONTROLLER_INST/lower1000_ascii_old_reg[0]/C

Slack:                    inf
  Source:                 STUDENTS_DESIGN/display_driver/lower1000_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            LCD_CONTROLLER_INST/lower1000_ascii_old_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.169%)  route 0.139ns (45.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.563     1.475    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.471     2.087    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.113 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.566     2.678    STUDENTS_DESIGN/display_driver/clock
    SLICE_X8Y6           FDCE                                         r  STUDENTS_DESIGN/display_driver/lower1000_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDCE (Prop_fdce_C_Q)         0.164     2.842 r  STUDENTS_DESIGN/display_driver/lower1000_reg[2]/Q
                         net (fo=3, routed)           0.139     2.981    LCD_CONTROLLER_INST/lower1000_ascii_old_reg[7]_0[2]
    SLICE_X6Y6           FDRE                                         r  LCD_CONTROLLER_INST/lower1000_ascii_old_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.836     1.995    LCD_CONTROLLER_INST/CLK
    SLICE_X6Y6           FDRE                                         r  LCD_CONTROLLER_INST/lower1000_ascii_old_reg[2]/C

Slack:                    inf
  Source:                 STUDENTS_DESIGN/display_driver/lower0001_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            LCD_CONTROLLER_INST/lower1_ascii_old_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.632%)  route 0.137ns (42.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.563     1.475    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.471     2.087    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.113 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.566     2.678    STUDENTS_DESIGN/display_driver/clock
    SLICE_X13Y3          FDCE                                         r  STUDENTS_DESIGN/display_driver/lower0001_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDCE (Prop_fdce_C_Q)         0.141     2.819 r  STUDENTS_DESIGN/display_driver/lower0001_reg[2]/Q
                         net (fo=3, routed)           0.137     2.956    LCD_CONTROLLER_INST/lower0001[2]
    SLICE_X12Y1                                                       r  LCD_CONTROLLER_INST/lower1_ascii_old[2]_i_1/I5
    SLICE_X12Y1          LUT6 (Prop_lut6_I5_O)        0.045     3.001 r  LCD_CONTROLLER_INST/lower1_ascii_old[2]_i_1/O
                         net (fo=1, routed)           0.000     3.001    LCD_CONTROLLER_INST/p_0_in__2[2]
    SLICE_X12Y1          FDRE                                         r  LCD_CONTROLLER_INST/lower1_ascii_old_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.837     1.996    LCD_CONTROLLER_INST/CLK
    SLICE_X12Y1          FDRE                                         r  LCD_CONTROLLER_INST/lower1_ascii_old_reg[2]/C

Slack:                    inf
  Source:                 STUDENTS_DESIGN/display_driver/lower0001_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            LCD_CONTROLLER_INST/lower1_ascii_old_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.341%)  route 0.163ns (46.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.563     1.475    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.471     2.087    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.113 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.566     2.678    STUDENTS_DESIGN/display_driver/clock
    SLICE_X13Y3          FDCE                                         r  STUDENTS_DESIGN/display_driver/lower0001_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDCE (Prop_fdce_C_Q)         0.141     2.819 r  STUDENTS_DESIGN/display_driver/lower0001_reg[5]/Q
                         net (fo=5, routed)           0.163     2.982    LCD_CONTROLLER_INST/lower0001[4]
    SLICE_X13Y1                                                       r  LCD_CONTROLLER_INST/lower1_ascii_old[4]_i_1/I4
    SLICE_X13Y1          LUT5 (Prop_lut5_I4_O)        0.045     3.027 r  LCD_CONTROLLER_INST/lower1_ascii_old[4]_i_1/O
                         net (fo=1, routed)           0.000     3.027    LCD_CONTROLLER_INST/p_0_in__2[4]
    SLICE_X13Y1          FDRE                                         r  LCD_CONTROLLER_INST/lower1_ascii_old_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.837     1.996    LCD_CONTROLLER_INST/CLK
    SLICE_X13Y1          FDRE                                         r  LCD_CONTROLLER_INST/lower1_ascii_old_reg[4]/C

Slack:                    inf
  Source:                 STUDENTS_DESIGN/display_driver/upper10_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            LCD_CONTROLLER_INST/upper10_ascii_old_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.419%)  route 0.189ns (53.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    2.679ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.563     1.475    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.471     2.087    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.113 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.567     2.679    STUDENTS_DESIGN/display_driver/clock
    SLICE_X12Y2          FDCE                                         r  STUDENTS_DESIGN/display_driver/upper10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDCE (Prop_fdce_C_Q)         0.164     2.843 r  STUDENTS_DESIGN/display_driver/upper10_reg[0]/Q
                         net (fo=3, routed)           0.189     3.033    LCD_CONTROLLER_INST/D[0]
    SLICE_X8Y2           FDRE                                         r  LCD_CONTROLLER_INST/upper10_ascii_old_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.837     1.996    LCD_CONTROLLER_INST/CLK
    SLICE_X8Y2           FDRE                                         r  LCD_CONTROLLER_INST/upper10_ascii_old_reg[0]/C

Slack:                    inf
  Source:                 STUDENTS_DESIGN/display_driver/lower0001_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            LCD_CONTROLLER_INST/lower1_ascii_old_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.145%)  route 0.171ns (47.855%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.563     1.475    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.471     2.087    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.113 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.566     2.678    STUDENTS_DESIGN/display_driver/clock
    SLICE_X13Y3          FDCE                                         r  STUDENTS_DESIGN/display_driver/lower0001_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDCE (Prop_fdce_C_Q)         0.141     2.819 r  STUDENTS_DESIGN/display_driver/lower0001_reg[5]/Q
                         net (fo=5, routed)           0.171     2.990    LCD_CONTROLLER_INST/lower0001[5]
    SLICE_X12Y1                                                       r  LCD_CONTROLLER_INST/lower1_ascii_old[5]_i_1/I4
    SLICE_X12Y1          LUT5 (Prop_lut5_I4_O)        0.045     3.035 r  LCD_CONTROLLER_INST/lower1_ascii_old[5]_i_1/O
                         net (fo=1, routed)           0.000     3.035    LCD_CONTROLLER_INST/p_0_in__2[5]
    SLICE_X12Y1          FDRE                                         r  LCD_CONTROLLER_INST/lower1_ascii_old_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.837     1.996    LCD_CONTROLLER_INST/CLK
    SLICE_X12Y1          FDRE                                         r  LCD_CONTROLLER_INST/lower1_ascii_old_reg[5]/C

Slack:                    inf
  Source:                 STUDENTS_DESIGN/display_driver/lower1000_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            LCD_CONTROLLER_INST/lower1000_ascii_old_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.881%)  route 0.193ns (54.119%))
  Logic Levels:           0  
  Clock Path Skew:        -0.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.563     1.475    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.471     2.087    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.113 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.566     2.678    STUDENTS_DESIGN/display_driver/clock
    SLICE_X8Y6           FDCE                                         r  STUDENTS_DESIGN/display_driver/lower1000_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDCE (Prop_fdce_C_Q)         0.164     2.842 r  STUDENTS_DESIGN/display_driver/lower1000_reg[1]/Q
                         net (fo=3, routed)           0.193     3.036    LCD_CONTROLLER_INST/lower1000_ascii_old_reg[7]_0[1]
    SLICE_X6Y6           FDRE                                         r  LCD_CONTROLLER_INST/lower1000_ascii_old_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.836     1.995    LCD_CONTROLLER_INST/CLK
    SLICE_X6Y6           FDRE                                         r  LCD_CONTROLLER_INST/lower1000_ascii_old_reg[1]/C

Slack:                    inf
  Source:                 STUDENTS_DESIGN/display_driver/upper10_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            LCD_CONTROLLER_INST/upper10_ascii_old_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.358ns  (logic 0.148ns (41.305%)  route 0.210ns (58.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    2.679ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.563     1.475    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.471     2.087    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.113 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.567     2.679    STUDENTS_DESIGN/display_driver/clock
    SLICE_X12Y2          FDCE                                         r  STUDENTS_DESIGN/display_driver/upper10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDCE (Prop_fdce_C_Q)         0.148     2.827 r  STUDENTS_DESIGN/display_driver/upper10_reg[2]/Q
                         net (fo=3, routed)           0.210     3.038    LCD_CONTROLLER_INST/D[2]
    SLICE_X8Y2           FDRE                                         r  LCD_CONTROLLER_INST/upper10_ascii_old_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.837     1.996    LCD_CONTROLLER_INST/CLK
    SLICE_X8Y2           FDRE                                         r  LCD_CONTROLLER_INST/upper10_ascii_old_reg[2]/C

Slack:                    inf
  Source:                 STUDENTS_DESIGN/display_driver/upper10_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            LCD_CONTROLLER_INST/upper10_ascii_old_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.669%)  route 0.260ns (61.331%))
  Logic Levels:           0  
  Clock Path Skew:        -0.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    2.679ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.563     1.475    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.471     2.087    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.113 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.567     2.679    STUDENTS_DESIGN/display_driver/clock
    SLICE_X12Y2          FDCE                                         r  STUDENTS_DESIGN/display_driver/upper10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDCE (Prop_fdce_C_Q)         0.164     2.843 r  STUDENTS_DESIGN/display_driver/upper10_reg[1]/Q
                         net (fo=3, routed)           0.260     3.103    LCD_CONTROLLER_INST/D[1]
    SLICE_X8Y2           FDRE                                         r  LCD_CONTROLLER_INST/upper10_ascii_old_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.837     1.996    LCD_CONTROLLER_INST/CLK
    SLICE_X8Y2           FDRE                                         r  LCD_CONTROLLER_INST/upper10_ascii_old_reg[1]/C

Slack:                    inf
  Source:                 STUDENTS_DESIGN/display_driver/lower0100_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            LCD_CONTROLLER_INST/lower100_ascii_old_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.926%)  route 0.268ns (59.074%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.563     1.475    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.471     2.087    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.113 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.566     2.678    STUDENTS_DESIGN/display_driver/clock
    SLICE_X9Y5           FDCE                                         r  STUDENTS_DESIGN/display_driver/lower0100_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDCE (Prop_fdce_C_Q)         0.141     2.819 r  STUDENTS_DESIGN/display_driver/lower0100_reg[1]/Q
                         net (fo=3, routed)           0.268     3.088    LCD_CONTROLLER_INST/lower0100[1]
    SLICE_X10Y3                                                       r  LCD_CONTROLLER_INST/lower100_ascii_old[1]_i_1/I4
    SLICE_X10Y3          LUT5 (Prop_lut5_I4_O)        0.045     3.133 r  LCD_CONTROLLER_INST/lower100_ascii_old[1]_i_1/O
                         net (fo=1, routed)           0.000     3.133    LCD_CONTROLLER_INST/p_0_in__0[1]
    SLICE_X10Y3          FDRE                                         r  LCD_CONTROLLER_INST/lower100_ascii_old_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.836     1.995    LCD_CONTROLLER_INST/CLK
    SLICE_X10Y3          FDRE                                         r  LCD_CONTROLLER_INST/lower100_ascii_old_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK2048_CLK
  To Clock:  CLK2048_CLK

Max Delay           117 Endpoints
Min Delay           117 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PULSE_SHAPE_REED/outkey_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            STUDENTS_DESIGN/instantaneous_speed_unit/kmh_prep_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.501ns  (logic 1.188ns (15.837%)  route 6.313ns (84.163%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.842ns
    Source Clock Delay      (SCD):    8.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.673     5.341    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           1.049     6.846    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.947 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.675     8.622    PULSE_SHAPE_REED/clk_o
    SLICE_X31Y0          FDRE                                         r  PULSE_SHAPE_REED/outkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.456     9.078 r  PULSE_SHAPE_REED/outkey_reg/Q
                         net (fo=1, routed)           0.935    10.014    KMH_TEST_BIKE/REED
    SLICE_X36Y1                                                       r  KMH_TEST_BIKE/STUDENTS_DESIGN_i_1/I1
    SLICE_X36Y1          LUT2 (Prop_lut2_I1_O)        0.124    10.138 r  KMH_TEST_BIKE/STUDENTS_DESIGN_i_1/O
                         net (fo=39, routed)          2.317    12.455    STUDENTS_DESIGN/instantaneous_speed_unit/reed
    SLICE_X43Y11                                                      r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_6/I2
    SLICE_X43Y11         LUT3 (Prop_lut3_I2_O)        0.152    12.607 r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_6/O
                         net (fo=1, routed)           0.990    13.597    STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_6_n_0
    SLICE_X37Y11                                                      r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_4/I0
    SLICE_X37Y11         LUT6 (Prop_lut6_I0_O)        0.332    13.929 r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_4/O
                         net (fo=8, routed)           0.586    14.515    STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_4_n_0
    SLICE_X36Y12                                                      r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh_prep[6]_i_1/I0
    SLICE_X36Y12         LUT2 (Prop_lut2_I0_O)        0.124    14.639 r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh_prep[6]_i_1/O
                         net (fo=7, routed)           1.485    16.124    STUDENTS_DESIGN/instantaneous_speed_unit/kmh_prep
    SLICE_X40Y12         FDRE                                         r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh_prep_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.499     4.891    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.367     5.258 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.921     6.179    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.270 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.572     7.842    STUDENTS_DESIGN/instantaneous_speed_unit/clock
    SLICE_X40Y12         FDRE                                         r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh_prep_reg[6]/C

Slack:                    inf
  Source:                 PULSE_SHAPE_REED/outkey_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            STUDENTS_DESIGN/instantaneous_speed_unit/kmh_prep_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.352ns  (logic 1.188ns (16.158%)  route 6.164ns (83.842%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.843ns
    Source Clock Delay      (SCD):    8.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.673     5.341    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           1.049     6.846    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.947 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.675     8.622    PULSE_SHAPE_REED/clk_o
    SLICE_X31Y0          FDRE                                         r  PULSE_SHAPE_REED/outkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.456     9.078 r  PULSE_SHAPE_REED/outkey_reg/Q
                         net (fo=1, routed)           0.935    10.014    KMH_TEST_BIKE/REED
    SLICE_X36Y1                                                       r  KMH_TEST_BIKE/STUDENTS_DESIGN_i_1/I1
    SLICE_X36Y1          LUT2 (Prop_lut2_I1_O)        0.124    10.138 r  KMH_TEST_BIKE/STUDENTS_DESIGN_i_1/O
                         net (fo=39, routed)          2.317    12.455    STUDENTS_DESIGN/instantaneous_speed_unit/reed
    SLICE_X43Y11                                                      r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_6/I2
    SLICE_X43Y11         LUT3 (Prop_lut3_I2_O)        0.152    12.607 r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_6/O
                         net (fo=1, routed)           0.990    13.597    STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_6_n_0
    SLICE_X37Y11                                                      r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_4/I0
    SLICE_X37Y11         LUT6 (Prop_lut6_I0_O)        0.332    13.929 r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_4/O
                         net (fo=8, routed)           0.586    14.515    STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_4_n_0
    SLICE_X36Y12                                                      r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh_prep[6]_i_1/I0
    SLICE_X36Y12         LUT2 (Prop_lut2_I0_O)        0.124    14.639 r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh_prep[6]_i_1/O
                         net (fo=7, routed)           1.336    15.975    STUDENTS_DESIGN/instantaneous_speed_unit/kmh_prep
    SLICE_X42Y11         FDRE                                         r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh_prep_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.499     4.891    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.367     5.258 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.921     6.179    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.270 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.573     7.843    STUDENTS_DESIGN/instantaneous_speed_unit/clock
    SLICE_X42Y11         FDRE                                         r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh_prep_reg[4]/C

Slack:                    inf
  Source:                 PULSE_SHAPE_REED/outkey_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            STUDENTS_DESIGN/instantaneous_speed_unit/kmh_prep_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.093ns  (logic 1.188ns (16.749%)  route 5.905ns (83.251%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.843ns
    Source Clock Delay      (SCD):    8.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.673     5.341    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           1.049     6.846    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.947 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.675     8.622    PULSE_SHAPE_REED/clk_o
    SLICE_X31Y0          FDRE                                         r  PULSE_SHAPE_REED/outkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.456     9.078 r  PULSE_SHAPE_REED/outkey_reg/Q
                         net (fo=1, routed)           0.935    10.014    KMH_TEST_BIKE/REED
    SLICE_X36Y1                                                       r  KMH_TEST_BIKE/STUDENTS_DESIGN_i_1/I1
    SLICE_X36Y1          LUT2 (Prop_lut2_I1_O)        0.124    10.138 r  KMH_TEST_BIKE/STUDENTS_DESIGN_i_1/O
                         net (fo=39, routed)          2.317    12.455    STUDENTS_DESIGN/instantaneous_speed_unit/reed
    SLICE_X43Y11                                                      r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_6/I2
    SLICE_X43Y11         LUT3 (Prop_lut3_I2_O)        0.152    12.607 r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_6/O
                         net (fo=1, routed)           0.990    13.597    STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_6_n_0
    SLICE_X37Y11                                                      r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_4/I0
    SLICE_X37Y11         LUT6 (Prop_lut6_I0_O)        0.332    13.929 r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_4/O
                         net (fo=8, routed)           0.586    14.515    STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_4_n_0
    SLICE_X36Y12                                                      r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh_prep[6]_i_1/I0
    SLICE_X36Y12         LUT2 (Prop_lut2_I0_O)        0.124    14.639 r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh_prep[6]_i_1/O
                         net (fo=7, routed)           1.076    15.715    STUDENTS_DESIGN/instantaneous_speed_unit/kmh_prep
    SLICE_X39Y10         FDRE                                         r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh_prep_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.499     4.891    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.367     5.258 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.921     6.179    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.270 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.573     7.843    STUDENTS_DESIGN/instantaneous_speed_unit/clock
    SLICE_X39Y10         FDRE                                         r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh_prep_reg[5]/C

Slack:                    inf
  Source:                 PULSE_SHAPE_REED/outkey_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            STUDENTS_DESIGN/instantaneous_speed_unit/kmh_prep_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.904ns  (logic 1.188ns (17.208%)  route 5.716ns (82.792%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.843ns
    Source Clock Delay      (SCD):    8.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.673     5.341    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           1.049     6.846    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.947 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.675     8.622    PULSE_SHAPE_REED/clk_o
    SLICE_X31Y0          FDRE                                         r  PULSE_SHAPE_REED/outkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.456     9.078 r  PULSE_SHAPE_REED/outkey_reg/Q
                         net (fo=1, routed)           0.935    10.014    KMH_TEST_BIKE/REED
    SLICE_X36Y1                                                       r  KMH_TEST_BIKE/STUDENTS_DESIGN_i_1/I1
    SLICE_X36Y1          LUT2 (Prop_lut2_I1_O)        0.124    10.138 r  KMH_TEST_BIKE/STUDENTS_DESIGN_i_1/O
                         net (fo=39, routed)          2.317    12.455    STUDENTS_DESIGN/instantaneous_speed_unit/reed
    SLICE_X43Y11                                                      r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_6/I2
    SLICE_X43Y11         LUT3 (Prop_lut3_I2_O)        0.152    12.607 r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_6/O
                         net (fo=1, routed)           0.990    13.597    STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_6_n_0
    SLICE_X37Y11                                                      r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_4/I0
    SLICE_X37Y11         LUT6 (Prop_lut6_I0_O)        0.332    13.929 r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_4/O
                         net (fo=8, routed)           0.586    14.515    STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_4_n_0
    SLICE_X36Y12                                                      r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh_prep[6]_i_1/I0
    SLICE_X36Y12         LUT2 (Prop_lut2_I0_O)        0.124    14.639 r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh_prep[6]_i_1/O
                         net (fo=7, routed)           0.887    15.526    STUDENTS_DESIGN/instantaneous_speed_unit/kmh_prep
    SLICE_X38Y10         FDRE                                         r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh_prep_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.499     4.891    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.367     5.258 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.921     6.179    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.270 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.573     7.843    STUDENTS_DESIGN/instantaneous_speed_unit/clock
    SLICE_X38Y10         FDRE                                         r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh_prep_reg[3]/C

Slack:                    inf
  Source:                 PULSE_SHAPE_REED/outkey_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            STUDENTS_DESIGN/instantaneous_speed_unit/kmh_prep_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.832ns  (logic 1.188ns (17.388%)  route 5.644ns (82.612%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.768ns
    Source Clock Delay      (SCD):    8.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.673     5.341    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           1.049     6.846    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.947 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.675     8.622    PULSE_SHAPE_REED/clk_o
    SLICE_X31Y0          FDRE                                         r  PULSE_SHAPE_REED/outkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.456     9.078 r  PULSE_SHAPE_REED/outkey_reg/Q
                         net (fo=1, routed)           0.935    10.014    KMH_TEST_BIKE/REED
    SLICE_X36Y1                                                       r  KMH_TEST_BIKE/STUDENTS_DESIGN_i_1/I1
    SLICE_X36Y1          LUT2 (Prop_lut2_I1_O)        0.124    10.138 r  KMH_TEST_BIKE/STUDENTS_DESIGN_i_1/O
                         net (fo=39, routed)          2.317    12.455    STUDENTS_DESIGN/instantaneous_speed_unit/reed
    SLICE_X43Y11                                                      r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_6/I2
    SLICE_X43Y11         LUT3 (Prop_lut3_I2_O)        0.152    12.607 r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_6/O
                         net (fo=1, routed)           0.990    13.597    STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_6_n_0
    SLICE_X37Y11                                                      r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_4/I0
    SLICE_X37Y11         LUT6 (Prop_lut6_I0_O)        0.332    13.929 r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_4/O
                         net (fo=8, routed)           0.586    14.515    STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_4_n_0
    SLICE_X36Y12                                                      r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh_prep[6]_i_1/I0
    SLICE_X36Y12         LUT2 (Prop_lut2_I0_O)        0.124    14.639 r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh_prep[6]_i_1/O
                         net (fo=7, routed)           0.816    15.455    STUDENTS_DESIGN/instantaneous_speed_unit/kmh_prep
    SLICE_X35Y10         FDRE                                         r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh_prep_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.499     4.891    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.367     5.258 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.921     6.179    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.270 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.498     7.768    STUDENTS_DESIGN/instantaneous_speed_unit/clock
    SLICE_X35Y10         FDRE                                         r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh_prep_reg[0]/C

Slack:                    inf
  Source:                 PULSE_SHAPE_REED/outkey_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            STUDENTS_DESIGN/instantaneous_speed_unit/kmh_prep_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.597ns  (logic 1.188ns (18.008%)  route 5.409ns (81.992%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.843ns
    Source Clock Delay      (SCD):    8.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.673     5.341    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           1.049     6.846    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.947 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.675     8.622    PULSE_SHAPE_REED/clk_o
    SLICE_X31Y0          FDRE                                         r  PULSE_SHAPE_REED/outkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.456     9.078 r  PULSE_SHAPE_REED/outkey_reg/Q
                         net (fo=1, routed)           0.935    10.014    KMH_TEST_BIKE/REED
    SLICE_X36Y1                                                       r  KMH_TEST_BIKE/STUDENTS_DESIGN_i_1/I1
    SLICE_X36Y1          LUT2 (Prop_lut2_I1_O)        0.124    10.138 r  KMH_TEST_BIKE/STUDENTS_DESIGN_i_1/O
                         net (fo=39, routed)          2.317    12.455    STUDENTS_DESIGN/instantaneous_speed_unit/reed
    SLICE_X43Y11                                                      r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_6/I2
    SLICE_X43Y11         LUT3 (Prop_lut3_I2_O)        0.152    12.607 r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_6/O
                         net (fo=1, routed)           0.990    13.597    STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_6_n_0
    SLICE_X37Y11                                                      r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_4/I0
    SLICE_X37Y11         LUT6 (Prop_lut6_I0_O)        0.332    13.929 r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_4/O
                         net (fo=8, routed)           0.586    14.515    STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_4_n_0
    SLICE_X36Y12                                                      r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh_prep[6]_i_1/I0
    SLICE_X36Y12         LUT2 (Prop_lut2_I0_O)        0.124    14.639 r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh_prep[6]_i_1/O
                         net (fo=7, routed)           0.581    15.219    STUDENTS_DESIGN/instantaneous_speed_unit/kmh_prep
    SLICE_X36Y10         FDRE                                         r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh_prep_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.499     4.891    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.367     5.258 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.921     6.179    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.270 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.573     7.843    STUDENTS_DESIGN/instantaneous_speed_unit/clock
    SLICE_X36Y10         FDRE                                         r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh_prep_reg[1]/C

Slack:                    inf
  Source:                 PULSE_SHAPE_REED/outkey_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            STUDENTS_DESIGN/instantaneous_speed_unit/kmh_prep_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.597ns  (logic 1.188ns (18.008%)  route 5.409ns (81.992%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.843ns
    Source Clock Delay      (SCD):    8.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.673     5.341    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           1.049     6.846    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.947 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.675     8.622    PULSE_SHAPE_REED/clk_o
    SLICE_X31Y0          FDRE                                         r  PULSE_SHAPE_REED/outkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.456     9.078 r  PULSE_SHAPE_REED/outkey_reg/Q
                         net (fo=1, routed)           0.935    10.014    KMH_TEST_BIKE/REED
    SLICE_X36Y1                                                       r  KMH_TEST_BIKE/STUDENTS_DESIGN_i_1/I1
    SLICE_X36Y1          LUT2 (Prop_lut2_I1_O)        0.124    10.138 r  KMH_TEST_BIKE/STUDENTS_DESIGN_i_1/O
                         net (fo=39, routed)          2.317    12.455    STUDENTS_DESIGN/instantaneous_speed_unit/reed
    SLICE_X43Y11                                                      r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_6/I2
    SLICE_X43Y11         LUT3 (Prop_lut3_I2_O)        0.152    12.607 r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_6/O
                         net (fo=1, routed)           0.990    13.597    STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_6_n_0
    SLICE_X37Y11                                                      r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_4/I0
    SLICE_X37Y11         LUT6 (Prop_lut6_I0_O)        0.332    13.929 r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_4/O
                         net (fo=8, routed)           0.586    14.515    STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_4_n_0
    SLICE_X36Y12                                                      r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh_prep[6]_i_1/I0
    SLICE_X36Y12         LUT2 (Prop_lut2_I0_O)        0.124    14.639 r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh_prep[6]_i_1/O
                         net (fo=7, routed)           0.581    15.219    STUDENTS_DESIGN/instantaneous_speed_unit/kmh_prep
    SLICE_X37Y10         FDRE                                         r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh_prep_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.499     4.891    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.367     5.258 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.921     6.179    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.270 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.573     7.843    STUDENTS_DESIGN/instantaneous_speed_unit/clock
    SLICE_X37Y10         FDRE                                         r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh_prep_reg[2]/C

Slack:                    inf
  Source:                 PULSE_SHAPE_REED/outkey_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            STUDENTS_DESIGN/instantaneous_speed_unit/kmh_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.528ns  (logic 1.216ns (18.628%)  route 5.312ns (81.372%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.842ns
    Source Clock Delay      (SCD):    8.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.673     5.341    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           1.049     6.846    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.947 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.675     8.622    PULSE_SHAPE_REED/clk_o
    SLICE_X31Y0          FDRE                                         r  PULSE_SHAPE_REED/outkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.456     9.078 r  PULSE_SHAPE_REED/outkey_reg/Q
                         net (fo=1, routed)           0.935    10.014    KMH_TEST_BIKE/REED
    SLICE_X36Y1                                                       r  KMH_TEST_BIKE/STUDENTS_DESIGN_i_1/I1
    SLICE_X36Y1          LUT2 (Prop_lut2_I1_O)        0.124    10.138 r  KMH_TEST_BIKE/STUDENTS_DESIGN_i_1/O
                         net (fo=39, routed)          2.317    12.455    STUDENTS_DESIGN/instantaneous_speed_unit/reed
    SLICE_X43Y11                                                      r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_6/I2
    SLICE_X43Y11         LUT3 (Prop_lut3_I2_O)        0.152    12.607 r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_6/O
                         net (fo=1, routed)           0.990    13.597    STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_6_n_0
    SLICE_X37Y11                                                      r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_4/I0
    SLICE_X37Y11         LUT6 (Prop_lut6_I0_O)        0.332    13.929 r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_4/O
                         net (fo=8, routed)           1.069    14.998    STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_4_n_0
    SLICE_X37Y11                                                      r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh[5]_i_1/I1
    SLICE_X37Y11         LUT2 (Prop_lut2_I1_O)        0.152    15.150 r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh[5]_i_1/O
                         net (fo=1, routed)           0.000    15.150    STUDENTS_DESIGN/instantaneous_speed_unit/kmh[5]_i_1_n_0
    SLICE_X37Y11         FDCE                                         r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.499     4.891    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.367     5.258 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.921     6.179    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.270 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.572     7.842    STUDENTS_DESIGN/instantaneous_speed_unit/clock
    SLICE_X37Y11         FDCE                                         r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh_reg[5]/C

Slack:                    inf
  Source:                 PULSE_SHAPE_REED/outkey_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            STUDENTS_DESIGN/instantaneous_speed_unit/kmh_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.500ns  (logic 1.188ns (18.278%)  route 5.312ns (81.722%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.842ns
    Source Clock Delay      (SCD):    8.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.673     5.341    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           1.049     6.846    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.947 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.675     8.622    PULSE_SHAPE_REED/clk_o
    SLICE_X31Y0          FDRE                                         r  PULSE_SHAPE_REED/outkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.456     9.078 r  PULSE_SHAPE_REED/outkey_reg/Q
                         net (fo=1, routed)           0.935    10.014    KMH_TEST_BIKE/REED
    SLICE_X36Y1                                                       r  KMH_TEST_BIKE/STUDENTS_DESIGN_i_1/I1
    SLICE_X36Y1          LUT2 (Prop_lut2_I1_O)        0.124    10.138 r  KMH_TEST_BIKE/STUDENTS_DESIGN_i_1/O
                         net (fo=39, routed)          2.317    12.455    STUDENTS_DESIGN/instantaneous_speed_unit/reed
    SLICE_X43Y11                                                      r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_6/I2
    SLICE_X43Y11         LUT3 (Prop_lut3_I2_O)        0.152    12.607 r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_6/O
                         net (fo=1, routed)           0.990    13.597    STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_6_n_0
    SLICE_X37Y11                                                      r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_4/I0
    SLICE_X37Y11         LUT6 (Prop_lut6_I0_O)        0.332    13.929 r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_4/O
                         net (fo=8, routed)           1.069    14.998    STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_4_n_0
    SLICE_X37Y11                                                      r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh[4]_i_1/I0
    SLICE_X37Y11         LUT4 (Prop_lut4_I0_O)        0.124    15.122 r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh[4]_i_1/O
                         net (fo=1, routed)           0.000    15.122    STUDENTS_DESIGN/instantaneous_speed_unit/kmh[4]_i_1_n_0
    SLICE_X37Y11         FDCE                                         r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.499     4.891    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.367     5.258 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.921     6.179    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.270 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.572     7.842    STUDENTS_DESIGN/instantaneous_speed_unit/clock
    SLICE_X37Y11         FDCE                                         r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh_reg[4]/C

Slack:                    inf
  Source:                 PULSE_SHAPE_REED/outkey_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            STUDENTS_DESIGN/instantaneous_speed_unit/kmh_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.219ns  (logic 1.216ns (19.554%)  route 5.003ns (80.446%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.842ns
    Source Clock Delay      (SCD):    8.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.673     5.341    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           1.049     6.846    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.947 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.675     8.622    PULSE_SHAPE_REED/clk_o
    SLICE_X31Y0          FDRE                                         r  PULSE_SHAPE_REED/outkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.456     9.078 r  PULSE_SHAPE_REED/outkey_reg/Q
                         net (fo=1, routed)           0.935    10.014    KMH_TEST_BIKE/REED
    SLICE_X36Y1                                                       r  KMH_TEST_BIKE/STUDENTS_DESIGN_i_1/I1
    SLICE_X36Y1          LUT2 (Prop_lut2_I1_O)        0.124    10.138 r  KMH_TEST_BIKE/STUDENTS_DESIGN_i_1/O
                         net (fo=39, routed)          2.317    12.455    STUDENTS_DESIGN/instantaneous_speed_unit/reed
    SLICE_X43Y11                                                      r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_6/I2
    SLICE_X43Y11         LUT3 (Prop_lut3_I2_O)        0.152    12.607 r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_6/O
                         net (fo=1, routed)           0.990    13.597    STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_6_n_0
    SLICE_X37Y11                                                      r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_4/I0
    SLICE_X37Y11         LUT6 (Prop_lut6_I0_O)        0.332    13.929 r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_4/O
                         net (fo=8, routed)           0.760    14.689    STUDENTS_DESIGN/instantaneous_speed_unit/kmh[6]_i_4_n_0
    SLICE_X36Y11                                                      r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh[1]_i_1/I2
    SLICE_X36Y11         LUT3 (Prop_lut3_I2_O)        0.152    14.841 r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh[1]_i_1/O
                         net (fo=1, routed)           0.000    14.841    STUDENTS_DESIGN/instantaneous_speed_unit/kmh[1]_i_1_n_0
    SLICE_X36Y11         FDCE                                         r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.499     4.891    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.367     5.258 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.921     6.179    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.270 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.572     7.842    STUDENTS_DESIGN/instantaneous_speed_unit/clock
    SLICE_X36Y11         FDCE                                         r  STUDENTS_DESIGN/instantaneous_speed_unit/kmh_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PULSE_SHAPE_REED/delay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            PULSE_SHAPE_REED/delay_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.550ns
    Source Clock Delay      (SCD):    2.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.563     1.475    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.471     2.087    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.113 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.564     2.676    PULSE_SHAPE_REED/clk_o
    SLICE_X31Y0          FDRE                                         r  PULSE_SHAPE_REED/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.128     2.804 r  PULSE_SHAPE_REED/delay_reg[1]/Q
                         net (fo=2, routed)           0.134     2.938    PULSE_SHAPE_REED/delay_reg_n_0_[1]
    SLICE_X31Y0          FDRE                                         r  PULSE_SHAPE_REED/delay_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.831     1.990    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.175     2.165 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.524     2.689    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.718 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.832     3.550    PULSE_SHAPE_REED/clk_o
    SLICE_X31Y0          FDRE                                         r  PULSE_SHAPE_REED/delay_reg[2]/C

Slack:                    inf
  Source:                 PULSE_SHAPE_MODE/delay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            PULSE_SHAPE_MODE/delay_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.566ns
    Source Clock Delay      (SCD):    2.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.563     1.475    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.471     2.087    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.113 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.581     2.693    PULSE_SHAPE_MODE/CLK
    SLICE_X36Y20         FDRE                                         r  PULSE_SHAPE_MODE/delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDRE (Prop_fdre_C_Q)         0.128     2.821 r  PULSE_SHAPE_MODE/delay_reg[0]/Q
                         net (fo=1, routed)           0.119     2.941    PULSE_SHAPE_MODE/delay_reg_n_0_[0]
    SLICE_X36Y20         FDRE                                         r  PULSE_SHAPE_MODE/delay_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.831     1.990    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.175     2.165 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.524     2.689    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.718 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.848     3.566    PULSE_SHAPE_MODE/CLK
    SLICE_X36Y20         FDRE                                         r  PULSE_SHAPE_MODE/delay_reg[1]/C

Slack:                    inf
  Source:                 PULSE_SHAPE_REED/delay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            PULSE_SHAPE_REED/outkey_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.550ns
    Source Clock Delay      (SCD):    2.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.563     1.475    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.471     2.087    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.113 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.564     2.676    PULSE_SHAPE_REED/clk_o
    SLICE_X31Y0          FDRE                                         r  PULSE_SHAPE_REED/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.128     2.804 r  PULSE_SHAPE_REED/delay_reg[1]/Q
                         net (fo=2, routed)           0.069     2.873    PULSE_SHAPE_REED/delay_reg_n_0_[1]
    SLICE_X31Y0                                                       r  PULSE_SHAPE_REED/outkey_i_1/I0
    SLICE_X31Y0          LUT2 (Prop_lut2_I0_O)        0.099     2.972 r  PULSE_SHAPE_REED/outkey_i_1/O
                         net (fo=1, routed)           0.000     2.972    PULSE_SHAPE_REED/outkey_i_1_n_0
    SLICE_X31Y0          FDRE                                         r  PULSE_SHAPE_REED/outkey_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.831     1.990    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.175     2.165 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.524     2.689    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.718 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.832     3.550    PULSE_SHAPE_REED/clk_o
    SLICE_X31Y0          FDRE                                         r  PULSE_SHAPE_REED/outkey_reg/C

Slack:                    inf
  Source:                 PULSE_SHAPE_MODE/delay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            PULSE_SHAPE_MODE/delay_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.491%)  route 0.183ns (56.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.566ns
    Source Clock Delay      (SCD):    2.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.563     1.475    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.471     2.087    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.113 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.581     2.693    PULSE_SHAPE_MODE/CLK
    SLICE_X36Y20         FDRE                                         r  PULSE_SHAPE_MODE/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDRE (Prop_fdre_C_Q)         0.141     2.834 r  PULSE_SHAPE_MODE/delay_reg[1]/Q
                         net (fo=2, routed)           0.183     3.017    PULSE_SHAPE_MODE/delay_reg_n_0_[1]
    SLICE_X36Y20         FDRE                                         r  PULSE_SHAPE_MODE/delay_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.831     1.990    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.175     2.165 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.524     2.689    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.718 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.848     3.566    PULSE_SHAPE_MODE/CLK
    SLICE_X36Y20         FDRE                                         r  PULSE_SHAPE_MODE/delay_reg[2]/C

Slack:                    inf
  Source:                 PULSE_SHAPE_REED/delay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            PULSE_SHAPE_REED/delay_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.442%)  route 0.214ns (56.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.550ns
    Source Clock Delay      (SCD):    2.675ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.563     1.475    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.471     2.087    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.113 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.563     2.675    PULSE_SHAPE_REED/clk_o
    SLICE_X32Y3          FDRE                                         r  PULSE_SHAPE_REED/delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.164     2.839 r  PULSE_SHAPE_REED/delay_reg[0]/Q
                         net (fo=1, routed)           0.214     3.053    PULSE_SHAPE_REED/delay_reg_n_0_[0]
    SLICE_X31Y0          FDRE                                         r  PULSE_SHAPE_REED/delay_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.831     1.990    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.175     2.165 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.524     2.689    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.718 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.832     3.550    PULSE_SHAPE_REED/clk_o
    SLICE_X31Y0          FDRE                                         r  PULSE_SHAPE_REED/delay_reg[1]/C

Slack:                    inf
  Source:                 PULSE_SHAPE_MODE/delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            PULSE_SHAPE_MODE/outkey_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.053%)  route 0.209ns (52.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.566ns
    Source Clock Delay      (SCD):    2.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.563     1.475    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.471     2.087    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.113 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.581     2.693    PULSE_SHAPE_MODE/CLK
    SLICE_X36Y20         FDRE                                         r  PULSE_SHAPE_MODE/delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDRE (Prop_fdre_C_Q)         0.141     2.834 f  PULSE_SHAPE_MODE/delay_reg[2]/Q
                         net (fo=1, routed)           0.209     3.044    PULSE_SHAPE_MODE/p_0_in
    SLICE_X36Y20                                                      f  PULSE_SHAPE_MODE/outkey_i_1__0/I1
    SLICE_X36Y20         LUT2 (Prop_lut2_I1_O)        0.045     3.089 r  PULSE_SHAPE_MODE/outkey_i_1__0/O
                         net (fo=1, routed)           0.000     3.089    PULSE_SHAPE_MODE/outkey_i_1__0_n_0
    SLICE_X36Y20         FDRE                                         r  PULSE_SHAPE_MODE/outkey_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.831     1.990    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.175     2.165 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.524     2.689    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.718 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.848     3.566    PULSE_SHAPE_MODE/CLK
    SLICE_X36Y20         FDRE                                         r  PULSE_SHAPE_MODE/outkey_reg/C

Slack:                    inf
  Source:                 PULSE_SHAPE_MODE/outkey_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            STUDENTS_DESIGN/controller_unit/start_bcd_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.415%)  route 0.446ns (70.585%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.543ns
    Source Clock Delay      (SCD):    2.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.563     1.475    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.471     2.087    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.113 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.581     2.693    PULSE_SHAPE_MODE/CLK
    SLICE_X36Y20         FDRE                                         r  PULSE_SHAPE_MODE/outkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDRE (Prop_fdre_C_Q)         0.141     2.834 r  PULSE_SHAPE_MODE/outkey_reg/Q
                         net (fo=3, routed)           0.446     3.281    STUDENTS_DESIGN/tick_1s_generator_unit/mode
    SLICE_X31Y15                                                      r  STUDENTS_DESIGN/tick_1s_generator_unit/start_bcd_i_1/I1
    SLICE_X31Y15         LUT2 (Prop_lut2_I1_O)        0.045     3.326 r  STUDENTS_DESIGN/tick_1s_generator_unit/start_bcd_i_1/O
                         net (fo=1, routed)           0.000     3.326    STUDENTS_DESIGN/controller_unit/start_bcd_reg_0
    SLICE_X31Y15         FDCE                                         r  STUDENTS_DESIGN/controller_unit/start_bcd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.831     1.990    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.175     2.165 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.524     2.689    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.718 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.825     3.543    STUDENTS_DESIGN/controller_unit/clock
    SLICE_X31Y15         FDCE                                         r  STUDENTS_DESIGN/controller_unit/start_bcd_reg/C

Slack:                    inf
  Source:                 PULSE_SHAPE_MODE/outkey_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            STUDENTS_DESIGN/controller_unit/mode_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.793ns  (logic 0.186ns (23.463%)  route 0.607ns (76.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.547ns
    Source Clock Delay      (SCD):    2.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.563     1.475    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.471     2.087    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.113 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.581     2.693    PULSE_SHAPE_MODE/CLK
    SLICE_X36Y20         FDRE                                         r  PULSE_SHAPE_MODE/outkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDRE (Prop_fdre_C_Q)         0.141     2.834 r  PULSE_SHAPE_MODE/outkey_reg/Q
                         net (fo=3, routed)           0.607     3.441    STUDENTS_DESIGN/controller_unit/mode
    SLICE_X26Y10                                                      r  STUDENTS_DESIGN/controller_unit/mode_reg[0]_i_1/I0
    SLICE_X26Y10         LUT2 (Prop_lut2_I0_O)        0.045     3.486 r  STUDENTS_DESIGN/controller_unit/mode_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.486    STUDENTS_DESIGN/controller_unit/mode_reg[0]_i_1_n_0
    SLICE_X26Y10         FDCE                                         r  STUDENTS_DESIGN/controller_unit/mode_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.831     1.990    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.175     2.165 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.524     2.689    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.718 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.829     3.547    STUDENTS_DESIGN/controller_unit/clock
    SLICE_X26Y10         FDCE                                         r  STUDENTS_DESIGN/controller_unit/mode_reg_reg[0]/C

Slack:                    inf
  Source:                 PULSE_SHAPE_MODE/outkey_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            STUDENTS_DESIGN/controller_unit/mode_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.796ns  (logic 0.189ns (23.752%)  route 0.607ns (76.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.547ns
    Source Clock Delay      (SCD):    2.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.563     1.475    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.471     2.087    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.113 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.581     2.693    PULSE_SHAPE_MODE/CLK
    SLICE_X36Y20         FDRE                                         r  PULSE_SHAPE_MODE/outkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDRE (Prop_fdre_C_Q)         0.141     2.834 r  PULSE_SHAPE_MODE/outkey_reg/Q
                         net (fo=3, routed)           0.607     3.441    STUDENTS_DESIGN/controller_unit/mode
    SLICE_X26Y10                                                      r  STUDENTS_DESIGN/controller_unit/mode_reg[1]_i_1/I1
    SLICE_X26Y10         LUT3 (Prop_lut3_I1_O)        0.048     3.489 r  STUDENTS_DESIGN/controller_unit/mode_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.489    STUDENTS_DESIGN/controller_unit/mode_reg[1]_i_1_n_0
    SLICE_X26Y10         FDCE                                         r  STUDENTS_DESIGN/controller_unit/mode_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.831     1.990    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.175     2.165 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.524     2.689    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.718 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.829     3.547    STUDENTS_DESIGN/controller_unit/clock
    SLICE_X26Y10         FDCE                                         r  STUDENTS_DESIGN/controller_unit/mode_reg_reg[1]/C

Slack:                    inf
  Source:                 PULSE_SHAPE_REED/outkey_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Destination:            STUDENTS_DESIGN/instantaneous_speed_unit/timeout_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.983ns  (logic 0.231ns (23.495%)  route 0.752ns (76.505%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.549ns
    Source Clock Delay      (SCD):    2.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.563     1.475    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.471     2.087    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.113 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.564     2.676    PULSE_SHAPE_REED/clk_o
    SLICE_X31Y0          FDRE                                         r  PULSE_SHAPE_REED/outkey_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.141     2.817 f  PULSE_SHAPE_REED/outkey_reg/Q
                         net (fo=1, routed)           0.389     3.207    KMH_TEST_BIKE/REED
    SLICE_X36Y1                                                       f  KMH_TEST_BIKE/STUDENTS_DESIGN_i_1/I1
    SLICE_X36Y1          LUT2 (Prop_lut2_I1_O)        0.045     3.252 f  KMH_TEST_BIKE/STUDENTS_DESIGN_i_1/O
                         net (fo=39, routed)          0.363     3.614    STUDENTS_DESIGN/instantaneous_speed_unit/reed
    SLICE_X33Y5                                                       f  STUDENTS_DESIGN/instantaneous_speed_unit/timeout_count[13]_i_1/I1
    SLICE_X33Y5          LUT4 (Prop_lut4_I1_O)        0.045     3.659 r  STUDENTS_DESIGN/instantaneous_speed_unit/timeout_count[13]_i_1/O
                         net (fo=1, routed)           0.000     3.659    STUDENTS_DESIGN/instantaneous_speed_unit/timeout_count[13]_i_1_n_0
    SLICE_X33Y5          FDCE                                         r  STUDENTS_DESIGN/instantaneous_speed_unit/timeout_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.831     1.990    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.175     2.165 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.524     2.689    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.718 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.831     3.549    STUDENTS_DESIGN/instantaneous_speed_unit/clock
    SLICE_X33Y5          FDCE                                         r  STUDENTS_DESIGN/instantaneous_speed_unit/timeout_count_reg[13]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            41 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET_KEY
                            (input port)
  Destination:            LCD_CONTROLLER_INST/stream_data/SI_data_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.788ns  (logic 1.600ns (12.510%)  route 11.188ns (87.490%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RESET_KEY (IN)
                         net (fo=0)                   0.000     0.000    RESET_KEY
    V17                                                               r  RESET_KEY_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  RESET_KEY_IBUF_inst/O
                         net (fo=439, routed)        10.707    12.183    LCD_CONTROLLER_INST/stream_data/RESET_KEY_IBUF
    SLICE_X5Y16                                                       r  LCD_CONTROLLER_INST/stream_data/SI_data_i_1/I0
    SLICE_X5Y16          LUT5 (Prop_lut5_I0_O)        0.124    12.307 r  LCD_CONTROLLER_INST/stream_data/SI_data_i_1/O
                         net (fo=1, routed)           0.481    12.788    LCD_CONTROLLER_INST/stream_data/SI_data_i_1_n_0
    SLICE_X4Y15          FDRE                                         r  LCD_CONTROLLER_INST/stream_data/SI_data_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_KEY
                            (input port)
  Destination:            LCD_CONTROLLER_INST/stream_data/cs_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.467ns  (logic 1.600ns (12.832%)  route 10.867ns (87.168%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  RESET_KEY (IN)
                         net (fo=0)                   0.000     0.000    RESET_KEY
    V17                                                               f  RESET_KEY_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 f  RESET_KEY_IBUF_inst/O
                         net (fo=439, routed)        10.867    12.343    LCD_CONTROLLER_INST/stream_data/RESET_KEY_IBUF
    SLICE_X5Y16                                                       f  LCD_CONTROLLER_INST/stream_data/cs_i_1/I0
    SLICE_X5Y16          LUT6 (Prop_lut6_I0_O)        0.124    12.467 r  LCD_CONTROLLER_INST/stream_data/cs_i_1/O
                         net (fo=1, routed)           0.000    12.467    LCD_CONTROLLER_INST/stream_data/cs_i_1_n_0
    SLICE_X5Y16          FDRE                                         r  LCD_CONTROLLER_INST/stream_data/cs_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_KEY
                            (input port)
  Destination:            LCD_CONTROLLER_INST/stream_data/Count_reg[0]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.522ns  (logic 1.476ns (12.808%)  route 10.046ns (87.192%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RESET_KEY (IN)
                         net (fo=0)                   0.000     0.000    RESET_KEY
    V17                                                               r  RESET_KEY_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  RESET_KEY_IBUF_inst/O
                         net (fo=439, routed)        10.046    11.522    LCD_CONTROLLER_INST/stream_data/RESET_KEY_IBUF
    SLICE_X6Y16          FDSE                                         r  LCD_CONTROLLER_INST/stream_data/Count_reg[0]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_KEY
                            (input port)
  Destination:            LCD_CONTROLLER_INST/stream_data/Count_reg[1]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.522ns  (logic 1.476ns (12.808%)  route 10.046ns (87.192%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RESET_KEY (IN)
                         net (fo=0)                   0.000     0.000    RESET_KEY
    V17                                                               r  RESET_KEY_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  RESET_KEY_IBUF_inst/O
                         net (fo=439, routed)        10.046    11.522    LCD_CONTROLLER_INST/stream_data/RESET_KEY_IBUF
    SLICE_X6Y16          FDSE                                         r  LCD_CONTROLLER_INST/stream_data/Count_reg[1]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_KEY
                            (input port)
  Destination:            LCD_CONTROLLER_INST/stream_data/Count_reg[2]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.522ns  (logic 1.476ns (12.808%)  route 10.046ns (87.192%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RESET_KEY (IN)
                         net (fo=0)                   0.000     0.000    RESET_KEY
    V17                                                               r  RESET_KEY_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  RESET_KEY_IBUF_inst/O
                         net (fo=439, routed)        10.046    11.522    LCD_CONTROLLER_INST/stream_data/RESET_KEY_IBUF
    SLICE_X6Y16          FDSE                                         r  LCD_CONTROLLER_INST/stream_data/Count_reg[2]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_KEY
                            (input port)
  Destination:            LCD_CONTROLLER_INST/stream_data/Count_reg[3]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.522ns  (logic 1.476ns (12.808%)  route 10.046ns (87.192%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RESET_KEY (IN)
                         net (fo=0)                   0.000     0.000    RESET_KEY
    V17                                                               r  RESET_KEY_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  RESET_KEY_IBUF_inst/O
                         net (fo=439, routed)        10.046    11.522    LCD_CONTROLLER_INST/stream_data/RESET_KEY_IBUF
    SLICE_X6Y16          FDSE                                         r  LCD_CONTROLLER_INST/stream_data/Count_reg[3]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/stream_data/cs_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CS1_N
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.057ns  (logic 4.157ns (45.899%)  route 4.900ns (54.101%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE                         0.000     0.000 r  LCD_CONTROLLER_INST/stream_data/cs_reg/C
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.459     0.459 f  LCD_CONTROLLER_INST/stream_data/cs_reg/Q
                         net (fo=3, routed)           1.243     1.702    LCD_CONTROLLER_INST/stream_data/CS
    SLICE_X11Y18                                                      f  LCD_CONTROLLER_INST/stream_data/CS1_N_OBUF_inst_i_1/I0
    SLICE_X11Y18         LUT1 (Prop_lut1_I0_O)        0.124     1.826 r  LCD_CONTROLLER_INST/stream_data/CS1_N_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.656     5.483    CS1_N_OBUF
    V13                                                               r  CS1_N_OBUF_inst/I
    V13                  OBUF (Prop_obuf_I_O)         3.574     9.057 r  CS1_N_OBUF_inst/O
                         net (fo=0)                   0.000     9.057    CS1_N
    V13                                                               r  CS1_N (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/state_machine_signals/RST_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RES_N
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.744ns  (logic 4.229ns (48.371%)  route 4.514ns (51.629%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE                         0.000     0.000 r  LCD_CONTROLLER_INST/state_machine_signals/RST_reg/C
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  LCD_CONTROLLER_INST/state_machine_signals/RST_reg/Q
                         net (fo=1, routed)           0.945     1.463    LCD_CONTROLLER_INST/state_machine_signals/RST
    SLICE_X5Y20                                                       f  LCD_CONTROLLER_INST/state_machine_signals/RES_N_OBUF_inst_i_1/I0
    SLICE_X5Y20          LUT1 (Prop_lut1_I0_O)        0.124     1.587 r  LCD_CONTROLLER_INST/state_machine_signals/RES_N_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.570     5.156    RES_N_OBUF
    V12                                                               r  RES_N_OBUF_inst/I
    V12                  OBUF (Prop_obuf_I_O)         3.587     8.744 r  RES_N_OBUF_inst/O
                         net (fo=0)                   0.000     8.744    RES_N
    V12                                                               r  RES_N (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/stream_data/SI_data_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.487ns  (logic 4.036ns (53.911%)  route 3.451ns (46.089%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE                         0.000     0.000 r  LCD_CONTROLLER_INST/stream_data/SI_data_reg/C
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.524     0.524 r  LCD_CONTROLLER_INST/stream_data/SI_data_reg/Q
                         net (fo=1, routed)           3.451     3.975    SI_OBUF
    T17                                                               r  SI_OBUF_inst/I
    T17                  OBUF (Prop_obuf_I_O)         3.512     7.487 r  SI_OBUF_inst/O
                         net (fo=0)                   0.000     7.487    SI
    T17                                                               r  SI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/state_machine_signals/idle_flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_CONTROLLER_INST/state_machine_signals/SI_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.594ns  (logic 1.058ns (29.436%)  route 2.536ns (70.564%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE                         0.000     0.000 r  LCD_CONTROLLER_INST/state_machine_signals/idle_flag_reg/C
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LCD_CONTROLLER_INST/state_machine_signals/idle_flag_reg/Q
                         net (fo=5, routed)           0.839     1.295    LCD_CONTROLLER_INST/state_machine_states/idle_flag
    SLICE_X2Y16                                                       r  LCD_CONTROLLER_INST/state_machine_states/SI_data[4]_i_3/I4
    SLICE_X2Y16          LUT5 (Prop_lut5_I4_O)        0.152     1.447 r  LCD_CONTROLLER_INST/state_machine_states/SI_data[4]_i_3/O
                         net (fo=3, routed)           0.592     2.039    LCD_CONTROLLER_INST/state_machine_states/SI_data[4]_i_3_n_0
    SLICE_X2Y15                                                       r  LCD_CONTROLLER_INST/state_machine_states/SI_data[6]_i_2/I5
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.326     2.365 r  LCD_CONTROLLER_INST/state_machine_states/SI_data[6]_i_2/O
                         net (fo=1, routed)           0.579     2.943    LCD_CONTROLLER_INST/state_machine_states/SI_data[6]_i_2_n_0
    SLICE_X2Y16                                                       r  LCD_CONTROLLER_INST/state_machine_states/SI_data[6]_i_1/I0
    SLICE_X2Y16          LUT4 (Prop_lut4_I0_O)        0.124     3.067 r  LCD_CONTROLLER_INST/state_machine_states/SI_data[6]_i_1/O
                         net (fo=1, routed)           0.527     3.594    LCD_CONTROLLER_INST/state_machine_signals/SI_data_reg[7]_4[6]
    SLICE_X2Y16          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_signals/SI_data_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/stream_data/cs_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_CONTROLLER_INST/stream_data/cs_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.191ns (58.517%)  route 0.135ns (41.483%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE                         0.000     0.000 r  LCD_CONTROLLER_INST/stream_data/cs_reg/C
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  LCD_CONTROLLER_INST/stream_data/cs_reg/Q
                         net (fo=3, routed)           0.135     0.281    LCD_CONTROLLER_INST/stream_data/CS
    SLICE_X5Y16                                                       r  LCD_CONTROLLER_INST/stream_data/cs_i_1/I3
    SLICE_X5Y16          LUT6 (Prop_lut6_I3_O)        0.045     0.326 r  LCD_CONTROLLER_INST/stream_data/cs_i_1/O
                         net (fo=1, routed)           0.000     0.326    LCD_CONTROLLER_INST/stream_data/cs_i_1_n_0
    SLICE_X5Y16          FDRE                                         r  LCD_CONTROLLER_INST/stream_data/cs_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/state_machine_states/column_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_CONTROLLER_INST/state_machine_states/column_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.186ns (55.580%)  route 0.149ns (44.420%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE                         0.000     0.000 r  LCD_CONTROLLER_INST/state_machine_states/column_reg[6]/C
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LCD_CONTROLLER_INST/state_machine_states/column_reg[6]/Q
                         net (fo=3, routed)           0.149     0.290    LCD_CONTROLLER_INST/state_machine_states/column[6]
    SLICE_X3Y19                                                       r  LCD_CONTROLLER_INST/state_machine_states/column[7]_i_3/I2
    SLICE_X3Y19          LUT3 (Prop_lut3_I2_O)        0.045     0.335 r  LCD_CONTROLLER_INST/state_machine_states/column[7]_i_3/O
                         net (fo=1, routed)           0.000     0.335    LCD_CONTROLLER_INST/state_machine_states/column[7]_i_3_n_0
    SLICE_X3Y19          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/column_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/state_machine_states/column_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_CONTROLLER_INST/state_machine_states/column_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.372%)  route 0.156ns (45.628%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  LCD_CONTROLLER_INST/state_machine_states/column_reg[1]/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LCD_CONTROLLER_INST/state_machine_states/column_reg[1]/Q
                         net (fo=9, routed)           0.156     0.297    LCD_CONTROLLER_INST/state_machine_states/column[1]
    SLICE_X5Y18                                                       r  LCD_CONTROLLER_INST/state_machine_states/column[5]_i_1__0/I4
    SLICE_X5Y18          LUT6 (Prop_lut6_I4_O)        0.045     0.342 r  LCD_CONTROLLER_INST/state_machine_states/column[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.342    LCD_CONTROLLER_INST/state_machine_states/column[5]_i_1__0_n_0
    SLICE_X5Y18          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/column_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/state_machine_states/line_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_CONTROLLER_INST/state_machine_states/line_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  LCD_CONTROLLER_INST/state_machine_states/line_reg[0]/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  LCD_CONTROLLER_INST/state_machine_states/line_reg[0]/Q
                         net (fo=5, routed)           0.179     0.320    LCD_CONTROLLER_INST/state_machine_states/line_reg_n_0_[0]
    SLICE_X1Y19                                                       f  LCD_CONTROLLER_INST/state_machine_states/line[0]_i_1__0/I1
    SLICE_X1Y19          LUT2 (Prop_lut2_I1_O)        0.045     0.365 r  LCD_CONTROLLER_INST/state_machine_states/line[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.365    LCD_CONTROLLER_INST/state_machine_states/line[0]
    SLICE_X1Y19          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/line_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/state_machine_states/line_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_CONTROLLER_INST/state_machine_states/line_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  LCD_CONTROLLER_INST/state_machine_states/line_reg[0]/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LCD_CONTROLLER_INST/state_machine_states/line_reg[0]/Q
                         net (fo=5, routed)           0.181     0.322    LCD_CONTROLLER_INST/state_machine_states/line_reg_n_0_[0]
    SLICE_X1Y19                                                       r  LCD_CONTROLLER_INST/state_machine_states/line[3]_i_2__0/I2
    SLICE_X1Y19          LUT5 (Prop_lut5_I2_O)        0.043     0.365 r  LCD_CONTROLLER_INST/state_machine_states/line[3]_i_2__0/O
                         net (fo=1, routed)           0.000     0.365    LCD_CONTROLLER_INST/state_machine_states/line[3]
    SLICE_X1Y19          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/line_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/state_machine_signals/clear_lcd_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_CONTROLLER_INST/state_machine_signals/clear_lcd_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE                         0.000     0.000 r  LCD_CONTROLLER_INST/state_machine_signals/clear_lcd_reg/C
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LCD_CONTROLLER_INST/state_machine_signals/clear_lcd_reg/Q
                         net (fo=6, routed)           0.180     0.321    LCD_CONTROLLER_INST/state_machine_states/clear_lcd
    SLICE_X1Y15                                                       r  LCD_CONTROLLER_INST/state_machine_states/clear_lcd_i_1/I4
    SLICE_X1Y15          LUT5 (Prop_lut5_I4_O)        0.045     0.366 r  LCD_CONTROLLER_INST/state_machine_states/clear_lcd_i_1/O
                         net (fo=1, routed)           0.000     0.366    LCD_CONTROLLER_INST/state_machine_signals/clear_lcd_reg_0
    SLICE_X1Y15          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_signals/clear_lcd_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/state_machine_states/line_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_CONTROLLER_INST/state_machine_states/line_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  LCD_CONTROLLER_INST/state_machine_states/line_reg[0]/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LCD_CONTROLLER_INST/state_machine_states/line_reg[0]/Q
                         net (fo=5, routed)           0.181     0.322    LCD_CONTROLLER_INST/state_machine_states/line_reg_n_0_[0]
    SLICE_X1Y19                                                       r  LCD_CONTROLLER_INST/state_machine_states/line[2]_i_1__2/I1
    SLICE_X1Y19          LUT4 (Prop_lut4_I1_O)        0.045     0.367 r  LCD_CONTROLLER_INST/state_machine_states/line[2]_i_1__2/O
                         net (fo=1, routed)           0.000     0.367    LCD_CONTROLLER_INST/state_machine_states/line[2]_i_1__2_n_0
    SLICE_X1Y19          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/line_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/state_machine_states/column_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_CONTROLLER_INST/state_machine_states/column_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.186ns (46.452%)  route 0.214ns (53.548%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE                         0.000     0.000 r  LCD_CONTROLLER_INST/state_machine_states/column_reg[5]/C
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LCD_CONTROLLER_INST/state_machine_states/column_reg[5]/Q
                         net (fo=5, routed)           0.214     0.355    LCD_CONTROLLER_INST/state_machine_states/column[5]
    SLICE_X5Y18                                                       r  LCD_CONTROLLER_INST/state_machine_states/column[6]_i_1__0/I1
    SLICE_X5Y18          LUT6 (Prop_lut6_I1_O)        0.045     0.400 r  LCD_CONTROLLER_INST/state_machine_states/column[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.400    LCD_CONTROLLER_INST/state_machine_states/column[6]_i_1__0_n_0
    SLICE_X5Y18          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/column_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/state_machine_states/column_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_CONTROLLER_INST/state_machine_states/column_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.183ns (45.530%)  route 0.219ns (54.470%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  LCD_CONTROLLER_INST/state_machine_states/column_reg[1]/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LCD_CONTROLLER_INST/state_machine_states/column_reg[1]/Q
                         net (fo=9, routed)           0.219     0.360    LCD_CONTROLLER_INST/state_machine_states/column[1]
    SLICE_X2Y18                                                       r  LCD_CONTROLLER_INST/state_machine_states/column[2]_i_1/I0
    SLICE_X2Y18          LUT5 (Prop_lut5_I0_O)        0.042     0.402 r  LCD_CONTROLLER_INST/state_machine_states/column[2]_i_1/O
                         net (fo=1, routed)           0.000     0.402    LCD_CONTROLLER_INST/state_machine_states/column[2]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/column_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/state_machine_states/column_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_CONTROLLER_INST/state_machine_states/column_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.186ns (45.934%)  route 0.219ns (54.066%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  LCD_CONTROLLER_INST/state_machine_states/column_reg[1]/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LCD_CONTROLLER_INST/state_machine_states/column_reg[1]/Q
                         net (fo=9, routed)           0.219     0.360    LCD_CONTROLLER_INST/state_machine_states/column[1]
    SLICE_X2Y18                                                       r  LCD_CONTROLLER_INST/state_machine_states/column[1]_i_1/I3
    SLICE_X2Y18          LUT4 (Prop_lut4_I3_O)        0.045     0.405 r  LCD_CONTROLLER_INST/state_machine_states/column[1]_i_1/O
                         net (fo=1, routed)           0.000     0.405    LCD_CONTROLLER_INST/state_machine_states/column[1]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  LCD_CONTROLLER_INST/state_machine_states/column_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK125_CLK
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/lcd_controller/a0_contr_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            A0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.777ns  (logic 4.036ns (51.895%)  route 3.741ns (48.105%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.722     5.390    LCD_CONTROLLER_INST/lcd_controller/CLK
    SLICE_X5Y17          FDRE                                         r  LCD_CONTROLLER_INST/lcd_controller/a0_contr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.456     5.846 r  LCD_CONTROLLER_INST/lcd_controller/a0_contr_reg/Q
                         net (fo=1, routed)           3.741     9.587    A0_OBUF
    U17                                                               r  A0_OBUF_inst/I
    U17                  OBUF (Prop_obuf_I_O)         3.580    13.167 r  A0_OBUF_inst/O
                         net (fo=0)                   0.000    13.167    A0
    U17                                                               r  A0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/lcd_controller/led_a_contr_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LED_A
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.666ns  (logic 4.071ns (53.103%)  route 3.595ns (46.897%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.722     5.390    LCD_CONTROLLER_INST/lcd_controller/CLK
    SLICE_X5Y17          FDRE                                         r  LCD_CONTROLLER_INST/lcd_controller/led_a_contr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.456     5.846 r  LCD_CONTROLLER_INST/lcd_controller/led_a_contr_reg/Q
                         net (fo=1, routed)           3.595     9.441    LED_A_OBUF
    Y17                                                               r  LED_A_OBUF_inst/I
    Y17                  OBUF (Prop_obuf_I_O)         3.615    13.056 r  LED_A_OBUF_inst/O
                         net (fo=0)                   0.000    13.056    LED_A
    Y17                                                               r  LED_A (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/lcd_clocks/clock_intern_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.079ns  (logic 4.049ns (66.603%)  route 2.030ns (33.397%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.749     5.417    LCD_CONTROLLER_INST/lcd_clocks/CLK
    SLICE_X42Y16         FDRE                                         r  LCD_CONTROLLER_INST/lcd_clocks/clock_intern_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.518     5.935 r  LCD_CONTROLLER_INST/lcd_clocks/clock_intern_reg/Q
                         net (fo=8, routed)           2.030     7.966    SCL_OBUF
    W16                                                               r  SCL_OBUF_inst/I
    W16                  OBUF (Prop_obuf_I_O)         3.531    11.496 r  SCL_OBUF_inst/O
                         net (fo=0)                   0.000    11.496    SCL
    W16                                                               r  SCL (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/lcd_clocks/clock_intern_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.900ns  (logic 1.396ns (73.459%)  route 0.504ns (26.541%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.589     1.501    LCD_CONTROLLER_INST/lcd_clocks/CLK
    SLICE_X42Y16         FDRE                                         r  LCD_CONTROLLER_INST/lcd_clocks/clock_intern_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  LCD_CONTROLLER_INST/lcd_clocks/clock_intern_reg/Q
                         net (fo=8, routed)           0.504     2.169    SCL_OBUF
    W16                                                               r  SCL_OBUF_inst/I
    W16                  OBUF (Prop_obuf_I_O)         1.232     3.401 r  SCL_OBUF_inst/O
                         net (fo=0)                   0.000     3.401    SCL
    W16                                                               r  SCL (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/lcd_controller/led_a_contr_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LED_A
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.811ns  (logic 1.456ns (51.793%)  route 1.355ns (48.207%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.581     1.493    LCD_CONTROLLER_INST/lcd_controller/CLK
    SLICE_X5Y17          FDRE                                         r  LCD_CONTROLLER_INST/lcd_controller/led_a_contr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  LCD_CONTROLLER_INST/lcd_controller/led_a_contr_reg/Q
                         net (fo=1, routed)           1.355     2.989    LED_A_OBUF
    Y17                                                               r  LED_A_OBUF_inst/I
    Y17                  OBUF (Prop_obuf_I_O)         1.315     4.304 r  LED_A_OBUF_inst/O
                         net (fo=0)                   0.000     4.304    LED_A
    Y17                                                               r  LED_A (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_CONTROLLER_INST/lcd_controller/a0_contr_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            A0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.818ns  (logic 1.421ns (50.428%)  route 1.397ns (49.572%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.581     1.493    LCD_CONTROLLER_INST/lcd_controller/CLK
    SLICE_X5Y17          FDRE                                         r  LCD_CONTROLLER_INST/lcd_controller/a0_contr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  LCD_CONTROLLER_INST/lcd_controller/a0_contr_reg/Q
                         net (fo=1, routed)           1.397     3.031    A0_OBUF
    U17                                                               r  A0_OBUF_inst/I
    U17                  OBUF (Prop_obuf_I_O)         1.280     4.311 r  A0_OBUF_inst/O
                         net (fo=0)                   0.000     4.311    A0
    U17                                                               r  A0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK125_CLK

Max Delay           246 Endpoints
Min Delay           246 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET_KEY
                            (input port)
  Destination:            LCD_CONTROLLER_INST/address_char_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.580ns  (logic 1.600ns (10.972%)  route 12.980ns (89.028%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RESET_KEY (IN)
                         net (fo=0)                   0.000     0.000    RESET_KEY
    V17                                                               r  RESET_KEY_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  RESET_KEY_IBUF_inst/O
                         net (fo=439, routed)        10.888    12.363    LCD_CONTROLLER_INST/state_machine_states/RESET_KEY_IBUF
    SLICE_X2Y15                                                       r  LCD_CONTROLLER_INST/state_machine_states/address_char[7]_i_1/I1
    SLICE_X2Y15          LUT6 (Prop_lut6_I1_O)        0.124    12.487 r  LCD_CONTROLLER_INST/state_machine_states/address_char[7]_i_1/O
                         net (fo=16, routed)          2.093    14.580    LCD_CONTROLLER_INST/address_char
    SLICE_X8Y3           FDRE                                         r  LCD_CONTROLLER_INST/address_char_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.510     4.902    LCD_CONTROLLER_INST/CLK
    SLICE_X8Y3           FDRE                                         r  LCD_CONTROLLER_INST/address_char_reg[1]/C

Slack:                    inf
  Source:                 RESET_KEY
                            (input port)
  Destination:            LCD_CONTROLLER_INST/address_char_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.580ns  (logic 1.600ns (10.972%)  route 12.980ns (89.028%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RESET_KEY (IN)
                         net (fo=0)                   0.000     0.000    RESET_KEY
    V17                                                               r  RESET_KEY_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  RESET_KEY_IBUF_inst/O
                         net (fo=439, routed)        10.888    12.363    LCD_CONTROLLER_INST/state_machine_states/RESET_KEY_IBUF
    SLICE_X2Y15                                                       r  LCD_CONTROLLER_INST/state_machine_states/address_char[7]_i_1/I1
    SLICE_X2Y15          LUT6 (Prop_lut6_I1_O)        0.124    12.487 r  LCD_CONTROLLER_INST/state_machine_states/address_char[7]_i_1/O
                         net (fo=16, routed)          2.093    14.580    LCD_CONTROLLER_INST/address_char
    SLICE_X8Y3           FDRE                                         r  LCD_CONTROLLER_INST/address_char_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.510     4.902    LCD_CONTROLLER_INST/CLK
    SLICE_X8Y3           FDRE                                         r  LCD_CONTROLLER_INST/address_char_reg[3]/C

Slack:                    inf
  Source:                 RESET_KEY
                            (input port)
  Destination:            LCD_CONTROLLER_INST/address_char_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.435ns  (logic 1.600ns (11.083%)  route 12.835ns (88.917%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RESET_KEY (IN)
                         net (fo=0)                   0.000     0.000    RESET_KEY
    V17                                                               r  RESET_KEY_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  RESET_KEY_IBUF_inst/O
                         net (fo=439, routed)        10.888    12.363    LCD_CONTROLLER_INST/state_machine_states/RESET_KEY_IBUF
    SLICE_X2Y15                                                       r  LCD_CONTROLLER_INST/state_machine_states/address_char[7]_i_1/I1
    SLICE_X2Y15          LUT6 (Prop_lut6_I1_O)        0.124    12.487 r  LCD_CONTROLLER_INST/state_machine_states/address_char[7]_i_1/O
                         net (fo=16, routed)          1.947    14.435    LCD_CONTROLLER_INST/address_char
    SLICE_X8Y4           FDRE                                         r  LCD_CONTROLLER_INST/address_char_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.510     4.902    LCD_CONTROLLER_INST/CLK
    SLICE_X8Y4           FDRE                                         r  LCD_CONTROLLER_INST/address_char_reg[0]/C

Slack:                    inf
  Source:                 RESET_KEY
                            (input port)
  Destination:            LCD_CONTROLLER_INST/address_char_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.435ns  (logic 1.600ns (11.083%)  route 12.835ns (88.917%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RESET_KEY (IN)
                         net (fo=0)                   0.000     0.000    RESET_KEY
    V17                                                               r  RESET_KEY_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  RESET_KEY_IBUF_inst/O
                         net (fo=439, routed)        10.888    12.363    LCD_CONTROLLER_INST/state_machine_states/RESET_KEY_IBUF
    SLICE_X2Y15                                                       r  LCD_CONTROLLER_INST/state_machine_states/address_char[7]_i_1/I1
    SLICE_X2Y15          LUT6 (Prop_lut6_I1_O)        0.124    12.487 r  LCD_CONTROLLER_INST/state_machine_states/address_char[7]_i_1/O
                         net (fo=16, routed)          1.947    14.435    LCD_CONTROLLER_INST/address_char
    SLICE_X8Y4           FDRE                                         r  LCD_CONTROLLER_INST/address_char_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.510     4.902    LCD_CONTROLLER_INST/CLK
    SLICE_X8Y4           FDRE                                         r  LCD_CONTROLLER_INST/address_char_reg[6]/C

Slack:                    inf
  Source:                 RESET_KEY
                            (input port)
  Destination:            LCD_CONTROLLER_INST/address_char_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.239ns  (logic 1.600ns (11.235%)  route 12.640ns (88.765%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RESET_KEY (IN)
                         net (fo=0)                   0.000     0.000    RESET_KEY
    V17                                                               r  RESET_KEY_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  RESET_KEY_IBUF_inst/O
                         net (fo=439, routed)        10.888    12.363    LCD_CONTROLLER_INST/state_machine_states/RESET_KEY_IBUF
    SLICE_X2Y15                                                       r  LCD_CONTROLLER_INST/state_machine_states/address_char[7]_i_1/I1
    SLICE_X2Y15          LUT6 (Prop_lut6_I1_O)        0.124    12.487 r  LCD_CONTROLLER_INST/state_machine_states/address_char[7]_i_1/O
                         net (fo=16, routed)          1.752    14.239    LCD_CONTROLLER_INST/address_char
    SLICE_X6Y2           FDRE                                         r  LCD_CONTROLLER_INST/address_char_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.510     4.902    LCD_CONTROLLER_INST/CLK
    SLICE_X6Y2           FDRE                                         r  LCD_CONTROLLER_INST/address_char_reg[5]/C

Slack:                    inf
  Source:                 RESET_KEY
                            (input port)
  Destination:            LCD_CONTROLLER_INST/address_char_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.102ns  (logic 1.600ns (11.344%)  route 12.503ns (88.656%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RESET_KEY (IN)
                         net (fo=0)                   0.000     0.000    RESET_KEY
    V17                                                               r  RESET_KEY_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  RESET_KEY_IBUF_inst/O
                         net (fo=439, routed)        10.888    12.363    LCD_CONTROLLER_INST/state_machine_states/RESET_KEY_IBUF
    SLICE_X2Y15                                                       r  LCD_CONTROLLER_INST/state_machine_states/address_char[7]_i_1/I1
    SLICE_X2Y15          LUT6 (Prop_lut6_I1_O)        0.124    12.487 r  LCD_CONTROLLER_INST/state_machine_states/address_char[7]_i_1/O
                         net (fo=16, routed)          1.615    14.102    LCD_CONTROLLER_INST/address_char
    SLICE_X7Y4           FDRE                                         r  LCD_CONTROLLER_INST/address_char_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.509     4.901    LCD_CONTROLLER_INST/CLK
    SLICE_X7Y4           FDRE                                         r  LCD_CONTROLLER_INST/address_char_reg[2]/C

Slack:                    inf
  Source:                 RESET_KEY
                            (input port)
  Destination:            LCD_CONTROLLER_INST/address_char_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.102ns  (logic 1.600ns (11.344%)  route 12.503ns (88.656%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RESET_KEY (IN)
                         net (fo=0)                   0.000     0.000    RESET_KEY
    V17                                                               r  RESET_KEY_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  RESET_KEY_IBUF_inst/O
                         net (fo=439, routed)        10.888    12.363    LCD_CONTROLLER_INST/state_machine_states/RESET_KEY_IBUF
    SLICE_X2Y15                                                       r  LCD_CONTROLLER_INST/state_machine_states/address_char[7]_i_1/I1
    SLICE_X2Y15          LUT6 (Prop_lut6_I1_O)        0.124    12.487 r  LCD_CONTROLLER_INST/state_machine_states/address_char[7]_i_1/O
                         net (fo=16, routed)          1.615    14.102    LCD_CONTROLLER_INST/address_char
    SLICE_X6Y4           FDRE                                         r  LCD_CONTROLLER_INST/address_char_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.509     4.901    LCD_CONTROLLER_INST/CLK
    SLICE_X6Y4           FDRE                                         r  LCD_CONTROLLER_INST/address_char_reg[4]/C

Slack:                    inf
  Source:                 RESET_KEY
                            (input port)
  Destination:            LCD_CONTROLLER_INST/column_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.789ns  (logic 1.600ns (11.601%)  route 12.190ns (88.399%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RESET_KEY (IN)
                         net (fo=0)                   0.000     0.000    RESET_KEY
    V17                                                               r  RESET_KEY_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  RESET_KEY_IBUF_inst/O
                         net (fo=439, routed)        10.888    12.363    LCD_CONTROLLER_INST/state_machine_states/RESET_KEY_IBUF
    SLICE_X2Y15                                                       r  LCD_CONTROLLER_INST/state_machine_states/address_char[7]_i_1/I1
    SLICE_X2Y15          LUT6 (Prop_lut6_I1_O)        0.124    12.487 r  LCD_CONTROLLER_INST/state_machine_states/address_char[7]_i_1/O
                         net (fo=16, routed)          1.302    13.789    LCD_CONTROLLER_INST/address_char
    SLICE_X6Y7           FDRE                                         r  LCD_CONTROLLER_INST/column_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.508     4.900    LCD_CONTROLLER_INST/CLK
    SLICE_X6Y7           FDRE                                         r  LCD_CONTROLLER_INST/column_counter_reg[6]/C

Slack:                    inf
  Source:                 RESET_KEY
                            (input port)
  Destination:            LCD_CONTROLLER_INST/column_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.789ns  (logic 1.600ns (11.601%)  route 12.190ns (88.399%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RESET_KEY (IN)
                         net (fo=0)                   0.000     0.000    RESET_KEY
    V17                                                               r  RESET_KEY_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  RESET_KEY_IBUF_inst/O
                         net (fo=439, routed)        10.888    12.363    LCD_CONTROLLER_INST/state_machine_states/RESET_KEY_IBUF
    SLICE_X2Y15                                                       r  LCD_CONTROLLER_INST/state_machine_states/address_char[7]_i_1/I1
    SLICE_X2Y15          LUT6 (Prop_lut6_I1_O)        0.124    12.487 r  LCD_CONTROLLER_INST/state_machine_states/address_char[7]_i_1/O
                         net (fo=16, routed)          1.302    13.789    LCD_CONTROLLER_INST/address_char
    SLICE_X6Y7           FDRE                                         r  LCD_CONTROLLER_INST/column_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.508     4.900    LCD_CONTROLLER_INST/CLK
    SLICE_X6Y7           FDRE                                         r  LCD_CONTROLLER_INST/column_counter_reg[7]/C

Slack:                    inf
  Source:                 RESET_KEY
                            (input port)
  Destination:            LCD_CONTROLLER_INST/column_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.648ns  (logic 1.600ns (11.721%)  route 12.049ns (88.279%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RESET_KEY (IN)
                         net (fo=0)                   0.000     0.000    RESET_KEY
    V17                                                               r  RESET_KEY_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  RESET_KEY_IBUF_inst/O
                         net (fo=439, routed)        10.888    12.363    LCD_CONTROLLER_INST/state_machine_states/RESET_KEY_IBUF
    SLICE_X2Y15                                                       r  LCD_CONTROLLER_INST/state_machine_states/address_char[7]_i_1/I1
    SLICE_X2Y15          LUT6 (Prop_lut6_I1_O)        0.124    12.487 r  LCD_CONTROLLER_INST/state_machine_states/address_char[7]_i_1/O
                         net (fo=16, routed)          1.161    13.648    LCD_CONTROLLER_INST/address_char
    SLICE_X7Y8           FDRE                                         r  LCD_CONTROLLER_INST/column_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.508     4.900    LCD_CONTROLLER_INST/CLK
    SLICE_X7Y8           FDRE                                         r  LCD_CONTROLLER_INST/column_counter_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET_KEY
                            (input port)
  Destination:            INST_CLK_DIVIDER_BIKE/reseted_reg/D
                            (rising edge-triggered cell FDSE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.017ns  (logic 0.289ns (14.310%)  route 1.728ns (85.690%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RESET_KEY (IN)
                         net (fo=0)                   0.000     0.000    RESET_KEY
    V17                                                               r  RESET_KEY_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RESET_KEY_IBUF_inst/O
                         net (fo=439, routed)         1.728     1.972    INST_CLK_DIVIDER_BIKE/reset
    SLICE_X30Y36                                                      r  INST_CLK_DIVIDER_BIKE/reseted_i_1/I0
    SLICE_X30Y36         LUT2 (Prop_lut2_I0_O)        0.045     2.017 r  INST_CLK_DIVIDER_BIKE/reseted_i_1/O
                         net (fo=1, routed)           0.000     2.017    INST_CLK_DIVIDER_BIKE/reseted_i_1_n_0
    SLICE_X30Y36         FDSE                                         r  INST_CLK_DIVIDER_BIKE/reseted_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.828     1.987    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X30Y36         FDSE                                         r  INST_CLK_DIVIDER_BIKE/reseted_reg/C

Slack:                    inf
  Source:                 RESET_KEY
                            (input port)
  Destination:            INST_CLK_DIVIDER_BIKE/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.152ns  (logic 0.289ns (13.413%)  route 1.863ns (86.587%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RESET_KEY (IN)
                         net (fo=0)                   0.000     0.000    RESET_KEY
    V17                                                               r  RESET_KEY_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RESET_KEY_IBUF_inst/O
                         net (fo=439, routed)         1.727     1.971    INST_CLK_DIVIDER_BIKE/reset
    SLICE_X30Y36                                                      r  INST_CLK_DIVIDER_BIKE/count[14]_i_1/I0
    SLICE_X30Y36         LUT2 (Prop_lut2_I0_O)        0.045     2.016 r  INST_CLK_DIVIDER_BIKE/count[14]_i_1/O
                         net (fo=17, routed)          0.136     2.152    INST_CLK_DIVIDER_BIKE/count[14]_i_1_n_0
    SLICE_X30Y37         FDRE                                         r  INST_CLK_DIVIDER_BIKE/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.829     1.988    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X30Y37         FDRE                                         r  INST_CLK_DIVIDER_BIKE/count_reg[10]/C

Slack:                    inf
  Source:                 RESET_KEY
                            (input port)
  Destination:            INST_CLK_DIVIDER_BIKE/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.152ns  (logic 0.289ns (13.413%)  route 1.863ns (86.587%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RESET_KEY (IN)
                         net (fo=0)                   0.000     0.000    RESET_KEY
    V17                                                               r  RESET_KEY_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RESET_KEY_IBUF_inst/O
                         net (fo=439, routed)         1.727     1.971    INST_CLK_DIVIDER_BIKE/reset
    SLICE_X30Y36                                                      r  INST_CLK_DIVIDER_BIKE/count[14]_i_1/I0
    SLICE_X30Y36         LUT2 (Prop_lut2_I0_O)        0.045     2.016 r  INST_CLK_DIVIDER_BIKE/count[14]_i_1/O
                         net (fo=17, routed)          0.136     2.152    INST_CLK_DIVIDER_BIKE/count[14]_i_1_n_0
    SLICE_X30Y37         FDRE                                         r  INST_CLK_DIVIDER_BIKE/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.829     1.988    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X30Y37         FDRE                                         r  INST_CLK_DIVIDER_BIKE/count_reg[11]/C

Slack:                    inf
  Source:                 RESET_KEY
                            (input port)
  Destination:            INST_CLK_DIVIDER_BIKE/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.152ns  (logic 0.289ns (13.413%)  route 1.863ns (86.587%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RESET_KEY (IN)
                         net (fo=0)                   0.000     0.000    RESET_KEY
    V17                                                               r  RESET_KEY_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RESET_KEY_IBUF_inst/O
                         net (fo=439, routed)         1.727     1.971    INST_CLK_DIVIDER_BIKE/reset
    SLICE_X30Y36                                                      r  INST_CLK_DIVIDER_BIKE/count[14]_i_1/I0
    SLICE_X30Y36         LUT2 (Prop_lut2_I0_O)        0.045     2.016 r  INST_CLK_DIVIDER_BIKE/count[14]_i_1/O
                         net (fo=17, routed)          0.136     2.152    INST_CLK_DIVIDER_BIKE/count[14]_i_1_n_0
    SLICE_X30Y37         FDRE                                         r  INST_CLK_DIVIDER_BIKE/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.829     1.988    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X30Y37         FDRE                                         r  INST_CLK_DIVIDER_BIKE/count_reg[12]/C

Slack:                    inf
  Source:                 RESET_KEY
                            (input port)
  Destination:            INST_CLK_DIVIDER_BIKE/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.152ns  (logic 0.289ns (13.413%)  route 1.863ns (86.587%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RESET_KEY (IN)
                         net (fo=0)                   0.000     0.000    RESET_KEY
    V17                                                               r  RESET_KEY_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RESET_KEY_IBUF_inst/O
                         net (fo=439, routed)         1.727     1.971    INST_CLK_DIVIDER_BIKE/reset
    SLICE_X30Y36                                                      r  INST_CLK_DIVIDER_BIKE/count[14]_i_1/I0
    SLICE_X30Y36         LUT2 (Prop_lut2_I0_O)        0.045     2.016 r  INST_CLK_DIVIDER_BIKE/count[14]_i_1/O
                         net (fo=17, routed)          0.136     2.152    INST_CLK_DIVIDER_BIKE/count[14]_i_1_n_0
    SLICE_X30Y37         FDRE                                         r  INST_CLK_DIVIDER_BIKE/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.829     1.988    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X30Y37         FDRE                                         r  INST_CLK_DIVIDER_BIKE/count_reg[9]/C

Slack:                    inf
  Source:                 RESET_KEY
                            (input port)
  Destination:            INST_CLK_DIVIDER_BIKE/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.207ns  (logic 0.289ns (13.077%)  route 1.918ns (86.923%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RESET_KEY (IN)
                         net (fo=0)                   0.000     0.000    RESET_KEY
    V17                                                               r  RESET_KEY_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RESET_KEY_IBUF_inst/O
                         net (fo=439, routed)         1.727     1.971    INST_CLK_DIVIDER_BIKE/reset
    SLICE_X30Y36                                                      r  INST_CLK_DIVIDER_BIKE/count[14]_i_1/I0
    SLICE_X30Y36         LUT2 (Prop_lut2_I0_O)        0.045     2.016 r  INST_CLK_DIVIDER_BIKE/count[14]_i_1/O
                         net (fo=17, routed)          0.191     2.207    INST_CLK_DIVIDER_BIKE/count[14]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  INST_CLK_DIVIDER_BIKE/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.828     1.987    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X30Y36         FDRE                                         r  INST_CLK_DIVIDER_BIKE/count_reg[2]/C

Slack:                    inf
  Source:                 RESET_KEY
                            (input port)
  Destination:            INST_CLK_DIVIDER_BIKE/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.207ns  (logic 0.289ns (13.077%)  route 1.918ns (86.923%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RESET_KEY (IN)
                         net (fo=0)                   0.000     0.000    RESET_KEY
    V17                                                               r  RESET_KEY_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RESET_KEY_IBUF_inst/O
                         net (fo=439, routed)         1.727     1.971    INST_CLK_DIVIDER_BIKE/reset
    SLICE_X30Y36                                                      r  INST_CLK_DIVIDER_BIKE/count[14]_i_1/I0
    SLICE_X30Y36         LUT2 (Prop_lut2_I0_O)        0.045     2.016 r  INST_CLK_DIVIDER_BIKE/count[14]_i_1/O
                         net (fo=17, routed)          0.191     2.207    INST_CLK_DIVIDER_BIKE/count[14]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  INST_CLK_DIVIDER_BIKE/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.828     1.987    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X30Y36         FDRE                                         r  INST_CLK_DIVIDER_BIKE/count_reg[5]/C

Slack:                    inf
  Source:                 RESET_KEY
                            (input port)
  Destination:            INST_CLK_DIVIDER_BIKE/reseted_reg/S
                            (rising edge-triggered cell FDSE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.207ns  (logic 0.289ns (13.077%)  route 1.918ns (86.923%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RESET_KEY (IN)
                         net (fo=0)                   0.000     0.000    RESET_KEY
    V17                                                               r  RESET_KEY_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RESET_KEY_IBUF_inst/O
                         net (fo=439, routed)         1.727     1.971    INST_CLK_DIVIDER_BIKE/reset
    SLICE_X30Y36                                                      r  INST_CLK_DIVIDER_BIKE/count[14]_i_1/I0
    SLICE_X30Y36         LUT2 (Prop_lut2_I0_O)        0.045     2.016 r  INST_CLK_DIVIDER_BIKE/count[14]_i_1/O
                         net (fo=17, routed)          0.191     2.207    INST_CLK_DIVIDER_BIKE/count[14]_i_1_n_0
    SLICE_X30Y36         FDSE                                         r  INST_CLK_DIVIDER_BIKE/reseted_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.828     1.987    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X30Y36         FDSE                                         r  INST_CLK_DIVIDER_BIKE/reseted_reg/C

Slack:                    inf
  Source:                 RESET_KEY
                            (input port)
  Destination:            INST_CLK_DIVIDER_BIKE/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.268ns  (logic 0.289ns (12.727%)  route 1.979ns (87.273%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RESET_KEY (IN)
                         net (fo=0)                   0.000     0.000    RESET_KEY
    V17                                                               r  RESET_KEY_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RESET_KEY_IBUF_inst/O
                         net (fo=439, routed)         1.727     1.971    INST_CLK_DIVIDER_BIKE/reset
    SLICE_X30Y36                                                      r  INST_CLK_DIVIDER_BIKE/count[14]_i_1/I0
    SLICE_X30Y36         LUT2 (Prop_lut2_I0_O)        0.045     2.016 r  INST_CLK_DIVIDER_BIKE/count[14]_i_1/O
                         net (fo=17, routed)          0.252     2.268    INST_CLK_DIVIDER_BIKE/count[14]_i_1_n_0
    SLICE_X29Y38         FDRE                                         r  INST_CLK_DIVIDER_BIKE/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.831     1.990    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X29Y38         FDRE                                         r  INST_CLK_DIVIDER_BIKE/count_reg[13]/C

Slack:                    inf
  Source:                 RESET_KEY
                            (input port)
  Destination:            INST_CLK_DIVIDER_BIKE/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by CLK125_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.268ns  (logic 0.289ns (12.727%)  route 1.979ns (87.273%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RESET_KEY (IN)
                         net (fo=0)                   0.000     0.000    RESET_KEY
    V17                                                               r  RESET_KEY_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  RESET_KEY_IBUF_inst/O
                         net (fo=439, routed)         1.727     1.971    INST_CLK_DIVIDER_BIKE/reset
    SLICE_X30Y36                                                      r  INST_CLK_DIVIDER_BIKE/count[14]_i_1/I0
    SLICE_X30Y36         LUT2 (Prop_lut2_I0_O)        0.045     2.016 r  INST_CLK_DIVIDER_BIKE/count[14]_i_1/O
                         net (fo=17, routed)          0.252     2.268    INST_CLK_DIVIDER_BIKE/count[14]_i_1_n_0
    SLICE_X29Y38         FDRE                                         r  INST_CLK_DIVIDER_BIKE/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK125_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.831     1.990    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X29Y38         FDRE                                         r  INST_CLK_DIVIDER_BIKE/count_reg[14]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK2048_CLK

Max Delay           630 Endpoints
Min Delay           630 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET_KEY
                            (input port)
  Destination:            STUDENTS_DESIGN/display_driver/conv_high/bcd_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.292ns  (logic 1.476ns (14.339%)  route 8.816ns (85.661%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RESET_KEY (IN)
                         net (fo=0)                   0.000     0.000    RESET_KEY
    V17                                                               r  RESET_KEY_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  RESET_KEY_IBUF_inst/O
                         net (fo=439, routed)         8.816    10.292    STUDENTS_DESIGN/display_driver/conv_high/reset
    SLICE_X9Y8           FDRE                                         r  STUDENTS_DESIGN/display_driver/conv_high/bcd_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.499     4.891    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.367     5.258 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.921     6.179    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.270 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.506     7.776    STUDENTS_DESIGN/display_driver/conv_high/clock
    SLICE_X9Y8           FDRE                                         r  STUDENTS_DESIGN/display_driver/conv_high/bcd_reg[5]/C

Slack:                    inf
  Source:                 RESET_KEY
                            (input port)
  Destination:            STUDENTS_DESIGN/display_driver/conv_high/bcd_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.292ns  (logic 1.476ns (14.339%)  route 8.816ns (85.661%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RESET_KEY (IN)
                         net (fo=0)                   0.000     0.000    RESET_KEY
    V17                                                               r  RESET_KEY_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  RESET_KEY_IBUF_inst/O
                         net (fo=439, routed)         8.816    10.292    STUDENTS_DESIGN/display_driver/conv_high/reset
    SLICE_X9Y8           FDRE                                         r  STUDENTS_DESIGN/display_driver/conv_high/bcd_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.499     4.891    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.367     5.258 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.921     6.179    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.270 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.506     7.776    STUDENTS_DESIGN/display_driver/conv_high/clock
    SLICE_X9Y8           FDRE                                         r  STUDENTS_DESIGN/display_driver/conv_high/bcd_reg[6]/C

Slack:                    inf
  Source:                 RESET_KEY
                            (input port)
  Destination:            STUDENTS_DESIGN/display_driver/conv_high/bcd_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.292ns  (logic 1.476ns (14.339%)  route 8.816ns (85.661%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RESET_KEY (IN)
                         net (fo=0)                   0.000     0.000    RESET_KEY
    V17                                                               r  RESET_KEY_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  RESET_KEY_IBUF_inst/O
                         net (fo=439, routed)         8.816    10.292    STUDENTS_DESIGN/display_driver/conv_high/reset
    SLICE_X9Y8           FDRE                                         r  STUDENTS_DESIGN/display_driver/conv_high/bcd_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.499     4.891    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.367     5.258 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.921     6.179    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.270 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.506     7.776    STUDENTS_DESIGN/display_driver/conv_high/clock
    SLICE_X9Y8           FDRE                                         r  STUDENTS_DESIGN/display_driver/conv_high/bcd_reg[7]/C

Slack:                    inf
  Source:                 RESET_KEY
                            (input port)
  Destination:            STUDENTS_DESIGN/display_driver/conv_high/k_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.287ns  (logic 1.600ns (15.550%)  route 8.688ns (84.450%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RESET_KEY (IN)
                         net (fo=0)                   0.000     0.000    RESET_KEY
    V17                                                               r  RESET_KEY_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  RESET_KEY_IBUF_inst/O
                         net (fo=439, routed)         5.645     7.121    STUDENTS_DESIGN/display_driver/bcd_converter/reset
    SLICE_X15Y5                                                       r  STUDENTS_DESIGN/display_driver/bcd_converter/k[31]_i_1/I1
    SLICE_X15Y5          LUT2 (Prop_lut2_I1_O)        0.124     7.245 r  STUDENTS_DESIGN/display_driver/bcd_converter/k[31]_i_1/O
                         net (fo=118, routed)         3.043    10.287    STUDENTS_DESIGN/display_driver/conv_high/SR[0]
    SLICE_X11Y5          FDRE                                         r  STUDENTS_DESIGN/display_driver/conv_high/k_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.499     4.891    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.367     5.258 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.921     6.179    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.270 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.507     7.777    STUDENTS_DESIGN/display_driver/conv_high/clock
    SLICE_X11Y5          FDRE                                         r  STUDENTS_DESIGN/display_driver/conv_high/k_reg[5]/C

Slack:                    inf
  Source:                 RESET_KEY
                            (input port)
  Destination:            STUDENTS_DESIGN/display_driver/conv_high/k_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.287ns  (logic 1.600ns (15.550%)  route 8.688ns (84.450%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RESET_KEY (IN)
                         net (fo=0)                   0.000     0.000    RESET_KEY
    V17                                                               r  RESET_KEY_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  RESET_KEY_IBUF_inst/O
                         net (fo=439, routed)         5.645     7.121    STUDENTS_DESIGN/display_driver/bcd_converter/reset
    SLICE_X15Y5                                                       r  STUDENTS_DESIGN/display_driver/bcd_converter/k[31]_i_1/I1
    SLICE_X15Y5          LUT2 (Prop_lut2_I1_O)        0.124     7.245 r  STUDENTS_DESIGN/display_driver/bcd_converter/k[31]_i_1/O
                         net (fo=118, routed)         3.043    10.287    STUDENTS_DESIGN/display_driver/conv_high/SR[0]
    SLICE_X11Y5          FDRE                                         r  STUDENTS_DESIGN/display_driver/conv_high/k_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.499     4.891    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.367     5.258 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.921     6.179    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.270 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.507     7.777    STUDENTS_DESIGN/display_driver/conv_high/clock
    SLICE_X11Y5          FDRE                                         r  STUDENTS_DESIGN/display_driver/conv_high/k_reg[6]/C

Slack:                    inf
  Source:                 RESET_KEY
                            (input port)
  Destination:            STUDENTS_DESIGN/display_driver/conv_high/k_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.287ns  (logic 1.600ns (15.550%)  route 8.688ns (84.450%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RESET_KEY (IN)
                         net (fo=0)                   0.000     0.000    RESET_KEY
    V17                                                               r  RESET_KEY_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  RESET_KEY_IBUF_inst/O
                         net (fo=439, routed)         5.645     7.121    STUDENTS_DESIGN/display_driver/bcd_converter/reset
    SLICE_X15Y5                                                       r  STUDENTS_DESIGN/display_driver/bcd_converter/k[31]_i_1/I1
    SLICE_X15Y5          LUT2 (Prop_lut2_I1_O)        0.124     7.245 r  STUDENTS_DESIGN/display_driver/bcd_converter/k[31]_i_1/O
                         net (fo=118, routed)         3.043    10.287    STUDENTS_DESIGN/display_driver/conv_high/SR[0]
    SLICE_X11Y5          FDRE                                         r  STUDENTS_DESIGN/display_driver/conv_high/k_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.499     4.891    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.367     5.258 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.921     6.179    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.270 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.507     7.777    STUDENTS_DESIGN/display_driver/conv_high/clock
    SLICE_X11Y5          FDRE                                         r  STUDENTS_DESIGN/display_driver/conv_high/k_reg[7]/C

Slack:                    inf
  Source:                 RESET_KEY
                            (input port)
  Destination:            STUDENTS_DESIGN/display_driver/conv_high/k_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.287ns  (logic 1.600ns (15.550%)  route 8.688ns (84.450%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RESET_KEY (IN)
                         net (fo=0)                   0.000     0.000    RESET_KEY
    V17                                                               r  RESET_KEY_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  RESET_KEY_IBUF_inst/O
                         net (fo=439, routed)         5.645     7.121    STUDENTS_DESIGN/display_driver/bcd_converter/reset
    SLICE_X15Y5                                                       r  STUDENTS_DESIGN/display_driver/bcd_converter/k[31]_i_1/I1
    SLICE_X15Y5          LUT2 (Prop_lut2_I1_O)        0.124     7.245 r  STUDENTS_DESIGN/display_driver/bcd_converter/k[31]_i_1/O
                         net (fo=118, routed)         3.043    10.287    STUDENTS_DESIGN/display_driver/conv_high/SR[0]
    SLICE_X11Y5          FDRE                                         r  STUDENTS_DESIGN/display_driver/conv_high/k_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.499     4.891    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.367     5.258 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.921     6.179    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.270 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.507     7.777    STUDENTS_DESIGN/display_driver/conv_high/clock
    SLICE_X11Y5          FDRE                                         r  STUDENTS_DESIGN/display_driver/conv_high/k_reg[8]/C

Slack:                    inf
  Source:                 RESET_KEY
                            (input port)
  Destination:            STUDENTS_DESIGN/display_driver/lower0100_reg[1]/CLR
                            (recovery check against rising-edge clock CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.180ns  (logic 1.476ns (14.496%)  route 8.704ns (85.504%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  RESET_KEY (IN)
                         net (fo=0)                   0.000     0.000    RESET_KEY
    V17                                                               f  RESET_KEY_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 f  RESET_KEY_IBUF_inst/O
                         net (fo=439, routed)         8.704    10.180    STUDENTS_DESIGN/display_driver/reset
    SLICE_X9Y5           FDCE                                         f  STUDENTS_DESIGN/display_driver/lower0100_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.499     4.891    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.367     5.258 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.921     6.179    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.270 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.507     7.777    STUDENTS_DESIGN/display_driver/clock
    SLICE_X9Y5           FDCE                                         r  STUDENTS_DESIGN/display_driver/lower0100_reg[1]/C

Slack:                    inf
  Source:                 RESET_KEY
                            (input port)
  Destination:            STUDENTS_DESIGN/display_driver/lower0100_reg[2]/CLR
                            (recovery check against rising-edge clock CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.180ns  (logic 1.476ns (14.496%)  route 8.704ns (85.504%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  RESET_KEY (IN)
                         net (fo=0)                   0.000     0.000    RESET_KEY
    V17                                                               f  RESET_KEY_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 f  RESET_KEY_IBUF_inst/O
                         net (fo=439, routed)         8.704    10.180    STUDENTS_DESIGN/display_driver/reset
    SLICE_X9Y5           FDCE                                         f  STUDENTS_DESIGN/display_driver/lower0100_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.499     4.891    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.367     5.258 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.921     6.179    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.270 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.507     7.777    STUDENTS_DESIGN/display_driver/clock
    SLICE_X9Y5           FDCE                                         r  STUDENTS_DESIGN/display_driver/lower0100_reg[2]/C

Slack:                    inf
  Source:                 RESET_KEY
                            (input port)
  Destination:            STUDENTS_DESIGN/display_driver/lower0100_reg[3]/CLR
                            (recovery check against rising-edge clock CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.180ns  (logic 1.476ns (14.496%)  route 8.704ns (85.504%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  RESET_KEY (IN)
                         net (fo=0)                   0.000     0.000    RESET_KEY
    V17                                                               f  RESET_KEY_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 f  RESET_KEY_IBUF_inst/O
                         net (fo=439, routed)         8.704    10.180    STUDENTS_DESIGN/display_driver/reset
    SLICE_X9Y5           FDCE                                         f  STUDENTS_DESIGN/display_driver/lower0100_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.499     4.891    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.367     5.258 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.921     6.179    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.270 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         1.507     7.777    STUDENTS_DESIGN/display_driver/clock
    SLICE_X9Y5           FDCE                                         r  STUDENTS_DESIGN/display_driver/lower0100_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET_KEY
                            (input port)
  Destination:            STUDENTS_DESIGN/instantaneous_speed_unit/constant_reg[14]/CLR
                            (removal check against rising-edge clock CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.659ns  (logic 0.244ns (36.950%)  route 0.416ns (63.050%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.578ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  RESET_KEY (IN)
                         net (fo=0)                   0.000     0.000    RESET_KEY
    V17                                                               f  RESET_KEY_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RESET_KEY_IBUF_inst/O
                         net (fo=439, routed)         0.416     0.659    STUDENTS_DESIGN/instantaneous_speed_unit/reset
    SLICE_X40Y7          FDCE                                         f  STUDENTS_DESIGN/instantaneous_speed_unit/constant_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.831     1.990    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.175     2.165 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.524     2.689    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.718 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.860     3.578    STUDENTS_DESIGN/instantaneous_speed_unit/clock
    SLICE_X40Y7          FDCE                                         r  STUDENTS_DESIGN/instantaneous_speed_unit/constant_reg[14]/C

Slack:                    inf
  Source:                 MODE_KEY
                            (input port)
  Destination:            PULSE_SHAPE_MODE/delay_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.324ns (41.427%)  route 0.458ns (58.573%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  MODE_KEY (IN)
                         net (fo=0)                   0.000     0.000    MODE_KEY
    U15                                                               r  MODE_KEY_IBUF_inst/I
    U15                  IBUF (Prop_ibuf_I_O)         0.324     0.324 r  MODE_KEY_IBUF_inst/O
                         net (fo=1, routed)           0.458     0.783    PULSE_SHAPE_MODE/D[0]
    SLICE_X36Y20         FDRE                                         r  PULSE_SHAPE_MODE/delay_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.831     1.990    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.175     2.165 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.524     2.689    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.718 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.848     3.566    PULSE_SHAPE_MODE/CLK
    SLICE_X36Y20         FDRE                                         r  PULSE_SHAPE_MODE/delay_reg[0]/C

Slack:                    inf
  Source:                 RESET_KEY
                            (input port)
  Destination:            STUDENTS_DESIGN/instantaneous_speed_unit/constant_reg[10]/CLR
                            (removal check against rising-edge clock CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.801ns  (logic 0.244ns (30.412%)  route 0.557ns (69.588%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.579ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  RESET_KEY (IN)
                         net (fo=0)                   0.000     0.000    RESET_KEY
    V17                                                               f  RESET_KEY_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RESET_KEY_IBUF_inst/O
                         net (fo=439, routed)         0.557     0.801    STUDENTS_DESIGN/instantaneous_speed_unit/reset
    SLICE_X40Y6          FDCE                                         f  STUDENTS_DESIGN/instantaneous_speed_unit/constant_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.831     1.990    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.175     2.165 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.524     2.689    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.718 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.861     3.579    STUDENTS_DESIGN/instantaneous_speed_unit/clock
    SLICE_X40Y6          FDCE                                         r  STUDENTS_DESIGN/instantaneous_speed_unit/constant_reg[10]/C

Slack:                    inf
  Source:                 RESET_KEY
                            (input port)
  Destination:            STUDENTS_DESIGN/instantaneous_speed_unit/constant_reg[11]/CLR
                            (removal check against rising-edge clock CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.801ns  (logic 0.244ns (30.412%)  route 0.557ns (69.588%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.579ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  RESET_KEY (IN)
                         net (fo=0)                   0.000     0.000    RESET_KEY
    V17                                                               f  RESET_KEY_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RESET_KEY_IBUF_inst/O
                         net (fo=439, routed)         0.557     0.801    STUDENTS_DESIGN/instantaneous_speed_unit/reset
    SLICE_X40Y6          FDCE                                         f  STUDENTS_DESIGN/instantaneous_speed_unit/constant_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.831     1.990    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.175     2.165 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.524     2.689    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.718 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.861     3.579    STUDENTS_DESIGN/instantaneous_speed_unit/clock
    SLICE_X40Y6          FDCE                                         r  STUDENTS_DESIGN/instantaneous_speed_unit/constant_reg[11]/C

Slack:                    inf
  Source:                 RESET_KEY
                            (input port)
  Destination:            STUDENTS_DESIGN/instantaneous_speed_unit/constant_reg[12]/CLR
                            (removal check against rising-edge clock CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.801ns  (logic 0.244ns (30.412%)  route 0.557ns (69.588%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.579ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  RESET_KEY (IN)
                         net (fo=0)                   0.000     0.000    RESET_KEY
    V17                                                               f  RESET_KEY_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RESET_KEY_IBUF_inst/O
                         net (fo=439, routed)         0.557     0.801    STUDENTS_DESIGN/instantaneous_speed_unit/reset
    SLICE_X40Y6          FDCE                                         f  STUDENTS_DESIGN/instantaneous_speed_unit/constant_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.831     1.990    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.175     2.165 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.524     2.689    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.718 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.861     3.579    STUDENTS_DESIGN/instantaneous_speed_unit/clock
    SLICE_X40Y6          FDCE                                         r  STUDENTS_DESIGN/instantaneous_speed_unit/constant_reg[12]/C

Slack:                    inf
  Source:                 RESET_KEY
                            (input port)
  Destination:            STUDENTS_DESIGN/instantaneous_speed_unit/constant_reg[13]/CLR
                            (removal check against rising-edge clock CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.801ns  (logic 0.244ns (30.412%)  route 0.557ns (69.588%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.579ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  RESET_KEY (IN)
                         net (fo=0)                   0.000     0.000    RESET_KEY
    V17                                                               f  RESET_KEY_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RESET_KEY_IBUF_inst/O
                         net (fo=439, routed)         0.557     0.801    STUDENTS_DESIGN/instantaneous_speed_unit/reset
    SLICE_X40Y6          FDCE                                         f  STUDENTS_DESIGN/instantaneous_speed_unit/constant_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.831     1.990    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.175     2.165 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.524     2.689    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.718 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.861     3.579    STUDENTS_DESIGN/instantaneous_speed_unit/clock
    SLICE_X40Y6          FDCE                                         r  STUDENTS_DESIGN/instantaneous_speed_unit/constant_reg[13]/C

Slack:                    inf
  Source:                 RESET_KEY
                            (input port)
  Destination:            STUDENTS_DESIGN/instantaneous_speed_unit/constant_reg[6]/CLR
                            (removal check against rising-edge clock CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.244ns (30.223%)  route 0.562ns (69.777%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.579ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  RESET_KEY (IN)
                         net (fo=0)                   0.000     0.000    RESET_KEY
    V17                                                               f  RESET_KEY_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RESET_KEY_IBUF_inst/O
                         net (fo=439, routed)         0.562     0.806    STUDENTS_DESIGN/instantaneous_speed_unit/reset
    SLICE_X40Y5          FDCE                                         f  STUDENTS_DESIGN/instantaneous_speed_unit/constant_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.831     1.990    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.175     2.165 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.524     2.689    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.718 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.861     3.579    STUDENTS_DESIGN/instantaneous_speed_unit/clock
    SLICE_X40Y5          FDCE                                         r  STUDENTS_DESIGN/instantaneous_speed_unit/constant_reg[6]/C

Slack:                    inf
  Source:                 RESET_KEY
                            (input port)
  Destination:            STUDENTS_DESIGN/instantaneous_speed_unit/constant_reg[7]/CLR
                            (removal check against rising-edge clock CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.244ns (30.223%)  route 0.562ns (69.777%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.579ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  RESET_KEY (IN)
                         net (fo=0)                   0.000     0.000    RESET_KEY
    V17                                                               f  RESET_KEY_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RESET_KEY_IBUF_inst/O
                         net (fo=439, routed)         0.562     0.806    STUDENTS_DESIGN/instantaneous_speed_unit/reset
    SLICE_X40Y5          FDCE                                         f  STUDENTS_DESIGN/instantaneous_speed_unit/constant_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.831     1.990    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.175     2.165 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.524     2.689    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.718 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.861     3.579    STUDENTS_DESIGN/instantaneous_speed_unit/clock
    SLICE_X40Y5          FDCE                                         r  STUDENTS_DESIGN/instantaneous_speed_unit/constant_reg[7]/C

Slack:                    inf
  Source:                 RESET_KEY
                            (input port)
  Destination:            STUDENTS_DESIGN/instantaneous_speed_unit/constant_reg[8]/CLR
                            (removal check against rising-edge clock CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.244ns (30.223%)  route 0.562ns (69.777%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.579ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  RESET_KEY (IN)
                         net (fo=0)                   0.000     0.000    RESET_KEY
    V17                                                               f  RESET_KEY_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RESET_KEY_IBUF_inst/O
                         net (fo=439, routed)         0.562     0.806    STUDENTS_DESIGN/instantaneous_speed_unit/reset
    SLICE_X40Y5          FDCE                                         f  STUDENTS_DESIGN/instantaneous_speed_unit/constant_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.831     1.990    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.175     2.165 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.524     2.689    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.718 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.861     3.579    STUDENTS_DESIGN/instantaneous_speed_unit/clock
    SLICE_X40Y5          FDCE                                         r  STUDENTS_DESIGN/instantaneous_speed_unit/constant_reg[8]/C

Slack:                    inf
  Source:                 RESET_KEY
                            (input port)
  Destination:            STUDENTS_DESIGN/instantaneous_speed_unit/constant_reg[9]/CLR
                            (removal check against rising-edge clock CLK2048_CLK  {rise@0.000ns fall@244140.625ns period=488281.250ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.244ns (30.223%)  route 0.562ns (69.777%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.579ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  RESET_KEY (IN)
                         net (fo=0)                   0.000     0.000    RESET_KEY
    V17                                                               f  RESET_KEY_IBUF_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RESET_KEY_IBUF_inst/O
                         net (fo=439, routed)         0.562     0.806    STUDENTS_DESIGN/instantaneous_speed_unit/reset
    SLICE_X40Y5          FDCE                                         f  STUDENTS_DESIGN/instantaneous_speed_unit/constant_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK2048_CLK rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK125M (IN)
                         net (fo=0)                   0.000     0.000    CLK125M
    L16                                                               r  CLK125M_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125M_IBUF
    BUFGCTRL_X0Y16                                                    r  CLK125M_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125M_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.831     1.990    INST_CLK_DIVIDER_BIKE/clk_i
    SLICE_X26Y38                                                      r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/C
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.175     2.165 r  INST_CLK_DIVIDER_BIKE/internal_slow_clock_reg/Q
                         net (fo=2, routed)           0.524     2.689    INST_CLK_DIVIDER_BIKE/internal_slow_clock
    BUFGCTRL_X0Y0                                                     r  INST_CLK_DIVIDER_BIKE/BUFG_2048/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.718 r  INST_CLK_DIVIDER_BIKE/BUFG_2048/O
                         net (fo=552, routed)         0.861     3.579    STUDENTS_DESIGN/instantaneous_speed_unit/clock
    SLICE_X40Y5          FDCE                                         r  STUDENTS_DESIGN/instantaneous_speed_unit/constant_reg[9]/C





