

================================================================
== Vivado HLS Report for 'upzero'
================================================================
* Date:           Sat May 27 12:28:35 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_adpcm
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.41|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   18|   60|   18|   60|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   12|   12|         2|          -|          -|     6|    no    |
        |- Loop 2  |   54|   54|         9|          -|          -|     6|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    142|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      4|       0|      0|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    126|
|Register         |        -|      -|     291|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      4|     291|    268|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+-------+---+----+
    |          Instance          |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +----------------------------+----------------------+---------+-------+---+----+
    |adpcm_main_mul_32bkb_x_U17  |adpcm_main_mul_32bkb  |        0|      4|  0|   0|
    +----------------------------+----------------------+---------+-------+---+----+
    |Total                       |                      |        0|      4|  0|   0|
    +----------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_206_p2                 |     +    |      0|  0|   3|           3|           1|
    |i_3_fu_188_p2                 |     +    |      0|  0|   3|           3|           1|
    |tmp_5_fu_267_p2               |     +    |      0|  0|  32|          32|          32|
    |tmp_3_fu_251_p2               |     -    |      0|  0|  40|          40|          40|
    |tmp_4_fu_286_p2               |     -    |      0|  0|  40|          40|          40|
    |exitcond1_fu_200_p2           |   icmp   |      0|  0|   2|           3|           3|
    |exitcond_fu_182_p2            |   icmp   |      0|  0|   2|           3|           3|
    |tmp_fu_172_p2                 |   icmp   |      0|  0|  11|          32|           1|
    |wd2_cast_cast_cast_fu_233_p3  |  select  |      0|  0|   9|           1|           9|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0| 142|         157|         130|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  15|         17|    1|         17|
    |bli_address0   |   3|          4|    3|         12|
    |bli_d0         |  32|          3|   32|         96|
    |dlti_address0  |   3|          7|    3|         21|
    |dlti_address1  |   3|          7|    3|         21|
    |dlti_d1        |  32|          5|   32|        160|
    |i_1_reg_143    |   3|          2|    3|          6|
    |i_reg_154      |   3|          2|    3|          6|
    |reg_165        |  32|          2|   32|         64|
    +---------------+----+-----------+-----+-----------+
    |Total          | 126|         49|  112|        403|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |  16|   0|   16|          0|
    |bli_addr_1_reg_336   |   3|   0|    3|          0|
    |bli_addr_reg_349     |   3|   0|    3|          0|
    |bli_load_1_reg_376   |  32|   0|   32|          0|
    |dlti_load_2_reg_382  |  32|   0|   32|          0|
    |dlti_load_4_reg_397  |  32|   0|   32|          0|
    |i_1_reg_143          |   3|   0|    3|          0|
    |i_2_reg_344          |   3|   0|    3|          0|
    |i_3_reg_326          |   3|   0|    3|          0|
    |i_reg_154            |   3|   0|    3|          0|
    |reg_165              |  32|   0|   32|          0|
    |tmp_1_reg_318        |  64|   0|   64|          0|
    |tmp_reg_314          |   1|   0|    1|          0|
    |tmp_s_reg_371        |  64|   0|   64|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 291|   0|  291|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |    upzero    | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |    upzero    | return value |
|ap_start       |  in |    1| ap_ctrl_hs |    upzero    | return value |
|ap_done        | out |    1| ap_ctrl_hs |    upzero    | return value |
|ap_idle        | out |    1| ap_ctrl_hs |    upzero    | return value |
|ap_ready       | out |    1| ap_ctrl_hs |    upzero    | return value |
|dlt            |  in |   32|   ap_none  |      dlt     |    scalar    |
|dlti_address0  | out |    3|  ap_memory |     dlti     |     array    |
|dlti_ce0       | out |    1|  ap_memory |     dlti     |     array    |
|dlti_we0       | out |    1|  ap_memory |     dlti     |     array    |
|dlti_d0        | out |   32|  ap_memory |     dlti     |     array    |
|dlti_q0        |  in |   32|  ap_memory |     dlti     |     array    |
|dlti_address1  | out |    3|  ap_memory |     dlti     |     array    |
|dlti_ce1       | out |    1|  ap_memory |     dlti     |     array    |
|dlti_we1       | out |    1|  ap_memory |     dlti     |     array    |
|dlti_d1        | out |   32|  ap_memory |     dlti     |     array    |
|dlti_q1        |  in |   32|  ap_memory |     dlti     |     array    |
|bli_address0   | out |    3|  ap_memory |      bli     |     array    |
|bli_ce0        | out |    1|  ap_memory |      bli     |     array    |
|bli_we0        | out |    1|  ap_memory |      bli     |     array    |
|bli_d0         | out |   32|  ap_memory |      bli     |     array    |
|bli_q0         |  in |   32|  ap_memory |      bli     |     array    |
+---------------+-----+-----+------------+--------------+--------------+

