$date
	Thu Sep  7 06:29:37 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 4 ! binary_output [3:0] $end
$var reg 1 " clk $end
$var reg 4 # gray_input [3:0] $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 4 % gray_input [3:0] $end
$var reg 4 & binary_output [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
0$
b0 #
0"
b0 !
$end
#5
b1 !
b1 &
b1 #
b1 %
#10
b10 !
b10 &
b11 #
b11 %
#15
b101 !
b101 &
b111 #
b111 %
#20
b110 !
b110 &
b101 #
b101 %
