CH_CFG_H,VAR_0
CH_CFG_H_HS_SEL_DST_POS,VAR_1
CH_CFG_H_HS_SEL_SRC_POS,VAR_2
CH_CFG_H_PRIORITY_POS,VAR_3
CH_CFG_H_TT_FC_POS,VAR_4
CH_CFG_L,VAR_5
CH_CFG_L_DST_MULTBLK_TYPE_POS,VAR_6
CH_CFG_L_SRC_MULTBLK_TYPE_POS,VAR_7
DWAXIDMAC_HS_SEL_HW,VAR_8
DWAXIDMAC_IRQ_ALL_ERR,VAR_9
DWAXIDMAC_IRQ_DMA_TRF,VAR_10
DWAXIDMAC_IRQ_SUSPENDED,VAR_11
DWAXIDMAC_MBLK_TYPE_LL,VAR_12
DWAXIDMAC_TT_FC_MEM_TO_MEM_DMAC,VAR_13
axi_chan_enable,FUNC_0
axi_chan_iowrite32,FUNC_1
axi_chan_irq_set,FUNC_2
axi_chan_irq_sig_set,FUNC_3
axi_chan_is_hw_enable,FUNC_4
axi_chan_name,FUNC_5
axi_dma_enable,FUNC_6
chan2dev,FUNC_7
dev_err,FUNC_8
unlikely,FUNC_9
write_chan_llp,FUNC_10
axi_chan_block_xfer_start,FUNC_11
chan,VAR_14
first,VAR_15
priority,VAR_16
reg,VAR_17
irq_mask,VAR_18
lms,VAR_19
