[0m[[0m[0mdebug[0m] [0m[0m[zinc] IncrementalCompile -----------[0m
[0m[[0m[0mdebug[0m] [0m[0mIncrementalCompile.incrementalCompile[0m
[0m[[0m[0mdebug[0m] [0m[0mprevious = Stamps for: 477 products, 56 sources, 3 libraries[0m
[0m[[0m[0mdebug[0m] [0m[0mcurrent source = Set(/home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/exu/rob.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/exu/execution-units/execution-units.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/lsu/tracegen.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/lsu/prefetcher.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/exu/rename/rename-freelist.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/util/seqmem-transformable.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/exu/issue-units/issue-unit-age-ordered.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/lsu/dcache.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/exu/fp-pipeline.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/util/util.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/ifu/bpd/bim.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/ifu/bpd/local.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/common/tile.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/ifu/bpd/predictor.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/exu/execution-units/fpu.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/exu/issue-units/issue-unit.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/exu/execution-units/rocc.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/exu/execution-units/functional-unit.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/exu/register-read/func-unit-decode.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/ifu/bpd/btb.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/lsu/tlb.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/ifu/bpd/faubtb.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/util/elastic-sram.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/common/package.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/exu/execution-units/execution-unit.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/exu/rename/rename-maptable.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/exu/decode.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/ifu/bpd/ubtb.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/ifu/bpd/tage.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/ifu/bpd/ras.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/ifu/fetch-buffer.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/exu/register-read/register-read.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/exu/register-read/regfile.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/exu/dispatch.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/common/config-mixins.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/ifu/bpd/tourney.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/common/types.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/exu/rename/rename-stage.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/exu/issue-units/issue-slot.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/ifu/bpd/sw_predictor.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/ifu/bpd/loop.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/exu/issue-units/issue-unit-unordered.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/ifu/fetch-target-queue.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/common/micro-op.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/lsu/mshrs.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/lsu/lsu.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/exu/rename/rename-busytable.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/common/consts.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/ifu/icache.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/ifu/frontend.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/exu/core.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/common/parameters.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/ifu/bpd/composer.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/exu/execution-units/fdiv.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/ifu/bpd/hbim.scala, /home/c674s876/Documents/firesim/DOSvBRU-firesim/target-design/chipyard/generators/boom/src/main/scala/util/elastic-reg.scala)[0m
[0m[[0m[0mdebug[0m] [0m[0m> initialChanges = InitialChanges(Changes(added = Set(), removed = Set(), changed = Set(), unmodified = ...),Set(),Set(),API Changes: Set())[0m
[0m[[0m[0mdebug[0m] [0m[0mNo changes[0m
