Analysis & Synthesis report for DigitalClock
Sat Mar 09 21:09:37 2019
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Source assignments for lpm_add_sub:Add2|addcore:adder[0]
 10. Source assignments for lpm_add_sub:Add1|addcore:adder[1]
 11. Source assignments for lpm_add_sub:Add1|addcore:adder[0]
 12. Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add2
 13. Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add1
 14. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                           ;
+-----------------------------+------------------------------------------+
; Analysis & Synthesis Status ; Successful - Sat Mar 09 21:09:37 2019    ;
; Quartus II Version          ; 9.1 Build 222 10/21/2009 SJ Full Version ;
; Revision Name               ; DigitalClock                             ;
; Top-level Entity Name       ; DigitalClock                             ;
; Family                      ; MAX7000S                                 ;
; Total macrocells            ; 63                                       ;
; Total pins                  ; 3                                        ;
+-----------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Option                                                                     ; Setting         ; Default Value ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Device                                                                     ; EPM7128SLC84-15 ;               ;
; Top-level entity name                                                      ; DigitalClock    ; DigitalClock  ;
; Family name                                                                ; MAX7000S        ; Cyclone IV GX ;
; Use smart compilation                                                      ; Off             ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On              ; On            ;
; Enable compact report table                                                ; Off             ; Off           ;
; Create Debugging Nodes for IP Cores                                        ; Off             ; Off           ;
; Preserve fewer node names                                                  ; On              ; On            ;
; Disable OpenCore Plus hardware evaluation                                  ; Off             ; Off           ;
; Verilog Version                                                            ; Verilog_2001    ; Verilog_2001  ;
; VHDL Version                                                               ; VHDL_1993       ; VHDL_1993     ;
; State Machine Processing                                                   ; Auto            ; Auto          ;
; Safe State Machine                                                         ; Off             ; Off           ;
; Extract Verilog State Machines                                             ; On              ; On            ;
; Extract VHDL State Machines                                                ; On              ; On            ;
; Ignore Verilog initial constructs                                          ; Off             ; Off           ;
; Iteration limit for constant Verilog loops                                 ; 5000            ; 5000          ;
; Iteration limit for non-constant Verilog loops                             ; 250             ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On              ; On            ;
; Parallel Synthesis                                                         ; On              ; On            ;
; NOT Gate Push-Back                                                         ; On              ; On            ;
; Power-Up Don't Care                                                        ; On              ; On            ;
; Remove Duplicate Registers                                                 ; On              ; On            ;
; Ignore CARRY Buffers                                                       ; Off             ; Off           ;
; Ignore CASCADE Buffers                                                     ; Off             ; Off           ;
; Ignore GLOBAL Buffers                                                      ; Off             ; Off           ;
; Ignore ROW GLOBAL Buffers                                                  ; Off             ; Off           ;
; Ignore LCELL Buffers                                                       ; Auto            ; Auto          ;
; Ignore SOFT Buffers                                                        ; Off             ; Off           ;
; Limit AHDL Integers to 32 Bits                                             ; Off             ; Off           ;
; Optimization Technique                                                     ; Speed           ; Speed         ;
; Allow XOR Gate Usage                                                       ; On              ; On            ;
; Auto Logic Cell Insertion                                                  ; On              ; On            ;
; Parallel Expander Chain Length                                             ; 4               ; 4             ;
; Auto Parallel Expanders                                                    ; On              ; On            ;
; Auto Open-Drain Pins                                                       ; On              ; On            ;
; Auto Resource Sharing                                                      ; Off             ; Off           ;
; Maximum Fan-in Per Macrocell                                               ; 100             ; 100           ;
; Use LogicLock Constraints during Resource Balancing                        ; On              ; On            ;
; Ignore translate_off and synthesis_off directives                          ; Off             ; Off           ;
; Show Parameter Settings Tables in Synthesis Report                         ; On              ; On            ;
; HDL message level                                                          ; Level2          ; Level2        ;
; Suppress Register Optimization Related Messages                            ; Off             ; Off           ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000            ; 5000          ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100             ; 100           ;
; Block Design Naming                                                        ; Auto            ; Auto          ;
; Synthesis Effort                                                           ; Auto            ; Auto          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On              ; On            ;
; Analysis & Synthesis Message Level                                         ; Medium          ; Medium        ;
; Disable Register Merging Across Hierarchies                                ; Auto            ; Auto          ;
+----------------------------------------------------------------------------+-----------------+---------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                    ;
+----------------------------------+-----------------+-----------------------+--------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type             ; File Name with Absolute Path                                 ;
+----------------------------------+-----------------+-----------------------+--------------------------------------------------------------+
; digitalclock.vhd                 ; yes             ; Auto-Found VHDL File  ; H:/DigitalClock/digitalclock.vhd                             ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction          ; c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf ;
; addcore.tdf                      ; yes             ; Megafunction          ; c:/altera/91/quartus/libraries/megafunctions/addcore.tdf     ;
; a_csnbuffer.tdf                  ; yes             ; Megafunction          ; c:/altera/91/quartus/libraries/megafunctions/a_csnbuffer.tdf ;
; look_add.tdf                     ; yes             ; Megafunction          ; c:/altera/91/quartus/libraries/megafunctions/look_add.tdf    ;
; altshift.tdf                     ; yes             ; Megafunction          ; c:/altera/91/quartus/libraries/megafunctions/altshift.tdf    ;
+----------------------------------+-----------------+-----------------------+--------------------------------------------------------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+----------------------+----------------------+
; Resource             ; Usage                ;
+----------------------+----------------------+
; Logic cells          ; 63                   ;
; Total registers      ; 40                   ;
; I/O pins             ; 3                    ;
; Shareable expanders  ; 21                   ;
; Parallel expanders   ; 14                   ;
; Maximum fan-out node ; clk[0]               ;
; Maximum fan-out      ; 43                   ;
; Total fan-out        ; 1139                 ;
; Average fan-out      ; 13.09                ;
+----------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                             ;
+------------------------------------+------------+------+-------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node         ; Macrocells ; Pins ; Full Hierarchy Name                                                     ; Library Name ;
+------------------------------------+------------+------+-------------------------------------------------------------------------+--------------+
; |DigitalClock                      ; 63         ; 3    ; |DigitalClock                                                           ; work         ;
;    |lpm_add_sub:Add2|              ; 5          ; 0    ; |DigitalClock|lpm_add_sub:Add2                                          ; work         ;
;       |addcore:adder[0]|           ; 5          ; 0    ; |DigitalClock|lpm_add_sub:Add2|addcore:adder[0]                         ; work         ;
;          |a_csnbuffer:result_node| ; 5          ; 0    ; |DigitalClock|lpm_add_sub:Add2|addcore:adder[0]|a_csnbuffer:result_node ; work         ;
+------------------------------------+------------+------+-------------------------------------------------------------------------+--------------+


+-------------------------------------------------------------+
; Registers Removed During Synthesis                          ;
+---------------------------------------+---------------------+
; Register name                         ; Reason for Removal  ;
+---------------------------------------+---------------------+
; freq[2]                               ; Merged with freq[0] ;
; Total Number of Removed Registers = 1 ;                     ;
+---------------------------------------+---------------------+


+----------------------------------------------------------+
; Source assignments for lpm_add_sub:Add2|addcore:adder[0] ;
+---------------------------+-------+------+---------------+
; Assignment                ; Value ; From ; To            ;
+---------------------------+-------+------+---------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -             ;
+---------------------------+-------+------+---------------+


+----------------------------------------------------------+
; Source assignments for lpm_add_sub:Add1|addcore:adder[1] ;
+---------------------------+-------+------+---------------+
; Assignment                ; Value ; From ; To            ;
+---------------------------+-------+------+---------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -             ;
+---------------------------+-------+------+---------------+


+----------------------------------------------------------+
; Source assignments for lpm_add_sub:Add1|addcore:adder[0] ;
+---------------------------+-------+------+---------------+
; Assignment                ; Value ; From ; To            ;
+---------------------------+-------+------+---------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -             ;
+---------------------------+-------+------+---------------+


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add2 ;
+------------------------+-------------+----------------------------+
; Parameter Name         ; Value       ; Type                       ;
+------------------------+-------------+----------------------------+
; LPM_WIDTH              ; 8           ; Untyped                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                    ;
; LPM_DIRECTION          ; ADD         ; Untyped                    ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                    ;
; LPM_PIPELINE           ; 0           ; Untyped                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                    ;
; OPTIMIZE_FOR_SPEED     ; 9           ; Untyped                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH         ;
; DEVICE_FAMILY          ; MAX7000S    ; Untyped                    ;
; USE_WYS                ; OFF         ; Untyped                    ;
; STYLE                  ; FAST        ; Untyped                    ;
; CBXI_PARAMETER         ; add_sub_rnh ; Untyped                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE             ;
+------------------------+-------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add1 ;
+------------------------+-------------+----------------------------+
; Parameter Name         ; Value       ; Type                       ;
+------------------------+-------------+----------------------------+
; LPM_WIDTH              ; 16          ; Untyped                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                    ;
; LPM_DIRECTION          ; ADD         ; Untyped                    ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                    ;
; LPM_PIPELINE           ; 0           ; Untyped                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                    ;
; OPTIMIZE_FOR_SPEED     ; 9           ; Untyped                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH         ;
; DEVICE_FAMILY          ; MAX7000S    ; Untyped                    ;
; USE_WYS                ; OFF         ; Untyped                    ;
; STYLE                  ; FAST        ; Untyped                    ;
; CBXI_PARAMETER         ; add_sub_aph ; Untyped                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE             ;
+------------------------+-------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Sat Mar 09 21:09:34 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DigitalClock -c DigitalClock
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Can't analyze file -- file alarm.vhd is missing
Warning: Using design file digitalclock.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: DigitalClock-behav
    Info: Found entity 1: DigitalClock
Info: Elaborating entity "DigitalClock" for the top level hierarchy
Info: Inferred 2 megafunctions from design logic
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Add2"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Add1"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add2"
Info: Instantiated megafunction "lpm_add_sub:Add2" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add2|addcore:adder[0]", which is child of megafunction instantiation "lpm_add_sub:Add2"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add2|addcore:adder[0]|a_csnbuffer:oflow_node", which is child of megafunction instantiation "lpm_add_sub:Add2"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add2|addcore:adder[0]|a_csnbuffer:result_node", which is child of megafunction instantiation "lpm_add_sub:Add2"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add2|look_add:look_ahead_unit", which is child of megafunction instantiation "lpm_add_sub:Add2"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add2|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "lpm_add_sub:Add2"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add2|altshift:carry_ext_latency_ffs", which is child of megafunction instantiation "lpm_add_sub:Add2"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add1"
Info: Instantiated megafunction "lpm_add_sub:Add1" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "16"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add1|look_add:look_ahead_unit", which is child of megafunction instantiation "lpm_add_sub:Add1"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add1|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "lpm_add_sub:Add1"
Info: Ignored 24 buffer(s)
    Info: Ignored 24 SOFT buffer(s)
Info: Implemented 87 device resources after synthesis - the final resource count might be different
    Info: Implemented 2 input pins
    Info: Implemented 1 output pins
    Info: Implemented 63 macrocells
    Info: Implemented 21 shareable expanders
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 215 megabytes
    Info: Processing ended: Sat Mar 09 21:09:38 2019
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


