Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Nov 17 15:06:31 2025
| Host         : exjobb35 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb -rpx toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : toplevel
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 159 register/latch pins with no clock driven by root clock pin: soc0/dtm/bscan/TCK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 472 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 60 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 98 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.067        0.000                      0                84554        0.012        0.000                      0                84554        0.264        0.000                       0                 28576  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
eth_rx_clk            {0.000 20.000}       40.000          25.000          
eth_tx_clk            {0.000 20.000}       40.000          25.000          
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  builder_pll_fb      {0.000 5.000}        10.000          100.000         
  main_clkout0        {0.000 2.500}        5.000           200.000         
  main_clkout1        {0.000 5.000}        10.000          100.000         
    eth_ref_clk_OBUF  {0.000 20.000}       40.000          25.000          
  main_clkout2        {0.000 1.250}        2.500           400.000         
  main_clkout3        {0.625 1.875}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
eth_rx_clk              1.272        0.000                      0                  365        0.060        0.000                      0                  365       18.750        0.000                       0                   129  
eth_tx_clk              1.241        0.000                      0                  334        0.136        0.000                      0                  334       19.500        0.000                       0                   143  
sys_clk_pin             6.929        0.000                      0                   66        0.198        0.000                      0                   66        3.000        0.000                       0                    31  
  builder_pll_fb                                                                                                                                                    8.751        0.000                       0                     2  
  main_clkout0          1.254        0.000                      0                   14        0.122        0.000                      0                   14        0.264        0.000                       0                    10  
  main_clkout1          0.067        0.000                      0                83482        0.012        0.000                      0                83482        3.750        0.000                       0                 28180  
  main_clkout2                                                                                                                                                      0.345        0.000                       0                    77  
  main_clkout3                                                                                                                                                      0.345        0.000                       0                     4  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  main_clkout1       main_clkout1             3.438        0.000                      0                  293        0.461        0.000                      0                  293  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.272ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.272ns  (required time - arrival time)
  Source:                 has_liteeth.liteeth/FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            has_liteeth.liteeth/FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.072ns
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    F15                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.488    eth_clocks_rx_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.584 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.795     5.380    has_liteeth.liteeth/eth_rx_clk
    SLICE_X59Y33         FDPE                                         r  has_liteeth.liteeth/FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDPE (Prop_fdpe_C_Q)         0.456     5.836 r  has_liteeth.liteeth/FDPE_2/Q
                         net (fo=1, routed)           0.190     6.026    has_liteeth.liteeth/rst_meta1
    SLICE_X59Y33         FDPE                                         r  has_liteeth.liteeth/FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    F15                                               0.000     2.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     2.000    eth_clocks_rx
    F15                  IBUF (Prop_ibuf_I_O)         1.403     3.403 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.314    eth_clocks_rx_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.405 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.667     7.072    has_liteeth.liteeth/eth_rx_clk
    SLICE_X59Y33         FDPE                                         r  has_liteeth.liteeth/FDPE_3/C
                         clock pessimism              0.308     7.380    
                         clock uncertainty           -0.035     7.345    
    SLICE_X59Y33         FDPE (Setup_fdpe_C_D)       -0.047     7.298    has_liteeth.liteeth/FDPE_3
  -------------------------------------------------------------------
                         required time                          7.298    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             33.326ns  (required time - arrival time)
  Source:                 has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.398ns  (logic 1.076ns (16.818%)  route 5.322ns (83.182%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns = ( 45.124 - 40.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    F15                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.488    eth_clocks_rx_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.584 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.842     5.427    has_liteeth.liteeth/eth_rx_clk
    SLICE_X73Y29         FDRE                                         r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y29         FDRE (Prop_fdre_C_Q)         0.456     5.883 r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[4]/Q
                         net (fo=2, routed)           1.188     7.071    has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q[4]
    SLICE_X69Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.195 r  has_liteeth.liteeth/storage_2_reg_i_9/O
                         net (fo=1, routed)           0.665     7.860    has_liteeth.liteeth/storage_2_reg_i_9_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.984 r  has_liteeth.liteeth/storage_2_reg_i_6/O
                         net (fo=11, routed)          0.930     8.914    has_liteeth.liteeth/core_rx_converter_source_source_ready
    SLICE_X75Y32         LUT6 (Prop_lut6_I1_O)        0.124     9.038 r  has_liteeth.liteeth/core_bufferizeendpoints_pipe_valid_source_valid_i_3/O
                         net (fo=18, routed)          0.955     9.993    has_liteeth.liteeth/core_liteethmaccrc32checker_fifo_out
    SLICE_X78Y32         LUT5 (Prop_lut5_I0_O)        0.124    10.117 r  has_liteeth.liteeth/core_bufferizeendpoints_pipe_valid_source_valid_i_1/O
                         net (fo=14, routed)          1.078    11.195    has_liteeth.liteeth/core_rx_preamble_source_ready
    SLICE_X78Y33         LUT5 (Prop_lut5_I2_O)        0.124    11.319 r  has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.506    11.825    has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data[3]_i_1_n_0
    SLICE_X77Y33         FDRE                                         r  has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000    40.000    eth_clocks_rx
    F15                  IBUF (Prop_ibuf_I_O)         1.403    41.403 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.314    eth_clocks_rx_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.405 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.719    45.124    has_liteeth.liteeth/eth_rx_clk
    SLICE_X77Y33         FDRE                                         r  has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data_reg[0]/C
                         clock pessimism              0.267    45.391    
                         clock uncertainty           -0.035    45.356    
    SLICE_X77Y33         FDRE (Setup_fdre_C_CE)      -0.205    45.151    has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data_reg[0]
  -------------------------------------------------------------------
                         required time                         45.151    
                         arrival time                         -11.825    
  -------------------------------------------------------------------
                         slack                                 33.326    

Slack (MET) :             33.326ns  (required time - arrival time)
  Source:                 has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.398ns  (logic 1.076ns (16.818%)  route 5.322ns (83.182%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns = ( 45.124 - 40.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    F15                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.488    eth_clocks_rx_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.584 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.842     5.427    has_liteeth.liteeth/eth_rx_clk
    SLICE_X73Y29         FDRE                                         r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y29         FDRE (Prop_fdre_C_Q)         0.456     5.883 r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[4]/Q
                         net (fo=2, routed)           1.188     7.071    has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q[4]
    SLICE_X69Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.195 r  has_liteeth.liteeth/storage_2_reg_i_9/O
                         net (fo=1, routed)           0.665     7.860    has_liteeth.liteeth/storage_2_reg_i_9_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.984 r  has_liteeth.liteeth/storage_2_reg_i_6/O
                         net (fo=11, routed)          0.930     8.914    has_liteeth.liteeth/core_rx_converter_source_source_ready
    SLICE_X75Y32         LUT6 (Prop_lut6_I1_O)        0.124     9.038 r  has_liteeth.liteeth/core_bufferizeendpoints_pipe_valid_source_valid_i_3/O
                         net (fo=18, routed)          0.955     9.993    has_liteeth.liteeth/core_liteethmaccrc32checker_fifo_out
    SLICE_X78Y32         LUT5 (Prop_lut5_I0_O)        0.124    10.117 r  has_liteeth.liteeth/core_bufferizeendpoints_pipe_valid_source_valid_i_1/O
                         net (fo=14, routed)          1.078    11.195    has_liteeth.liteeth/core_rx_preamble_source_ready
    SLICE_X78Y33         LUT5 (Prop_lut5_I2_O)        0.124    11.319 r  has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.506    11.825    has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data[3]_i_1_n_0
    SLICE_X77Y33         FDRE                                         r  has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000    40.000    eth_clocks_rx
    F15                  IBUF (Prop_ibuf_I_O)         1.403    41.403 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.314    eth_clocks_rx_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.405 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.719    45.124    has_liteeth.liteeth/eth_rx_clk
    SLICE_X77Y33         FDRE                                         r  has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data_reg[1]/C
                         clock pessimism              0.267    45.391    
                         clock uncertainty           -0.035    45.356    
    SLICE_X77Y33         FDRE (Setup_fdre_C_CE)      -0.205    45.151    has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data_reg[1]
  -------------------------------------------------------------------
                         required time                         45.151    
                         arrival time                         -11.825    
  -------------------------------------------------------------------
                         slack                                 33.326    

Slack (MET) :             33.326ns  (required time - arrival time)
  Source:                 has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.398ns  (logic 1.076ns (16.818%)  route 5.322ns (83.182%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns = ( 45.124 - 40.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    F15                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.488    eth_clocks_rx_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.584 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.842     5.427    has_liteeth.liteeth/eth_rx_clk
    SLICE_X73Y29         FDRE                                         r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y29         FDRE (Prop_fdre_C_Q)         0.456     5.883 r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[4]/Q
                         net (fo=2, routed)           1.188     7.071    has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q[4]
    SLICE_X69Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.195 r  has_liteeth.liteeth/storage_2_reg_i_9/O
                         net (fo=1, routed)           0.665     7.860    has_liteeth.liteeth/storage_2_reg_i_9_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.984 r  has_liteeth.liteeth/storage_2_reg_i_6/O
                         net (fo=11, routed)          0.930     8.914    has_liteeth.liteeth/core_rx_converter_source_source_ready
    SLICE_X75Y32         LUT6 (Prop_lut6_I1_O)        0.124     9.038 r  has_liteeth.liteeth/core_bufferizeendpoints_pipe_valid_source_valid_i_3/O
                         net (fo=18, routed)          0.955     9.993    has_liteeth.liteeth/core_liteethmaccrc32checker_fifo_out
    SLICE_X78Y32         LUT5 (Prop_lut5_I0_O)        0.124    10.117 r  has_liteeth.liteeth/core_bufferizeendpoints_pipe_valid_source_valid_i_1/O
                         net (fo=14, routed)          1.078    11.195    has_liteeth.liteeth/core_rx_preamble_source_ready
    SLICE_X78Y33         LUT5 (Prop_lut5_I2_O)        0.124    11.319 r  has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.506    11.825    has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data[3]_i_1_n_0
    SLICE_X77Y33         FDRE                                         r  has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000    40.000    eth_clocks_rx
    F15                  IBUF (Prop_ibuf_I_O)         1.403    41.403 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.314    eth_clocks_rx_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.405 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.719    45.124    has_liteeth.liteeth/eth_rx_clk
    SLICE_X77Y33         FDRE                                         r  has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data_reg[2]/C
                         clock pessimism              0.267    45.391    
                         clock uncertainty           -0.035    45.356    
    SLICE_X77Y33         FDRE (Setup_fdre_C_CE)      -0.205    45.151    has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data_reg[2]
  -------------------------------------------------------------------
                         required time                         45.151    
                         arrival time                         -11.825    
  -------------------------------------------------------------------
                         slack                                 33.326    

Slack (MET) :             33.326ns  (required time - arrival time)
  Source:                 has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.398ns  (logic 1.076ns (16.818%)  route 5.322ns (83.182%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns = ( 45.124 - 40.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    F15                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.488    eth_clocks_rx_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.584 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.842     5.427    has_liteeth.liteeth/eth_rx_clk
    SLICE_X73Y29         FDRE                                         r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y29         FDRE (Prop_fdre_C_Q)         0.456     5.883 r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[4]/Q
                         net (fo=2, routed)           1.188     7.071    has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q[4]
    SLICE_X69Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.195 r  has_liteeth.liteeth/storage_2_reg_i_9/O
                         net (fo=1, routed)           0.665     7.860    has_liteeth.liteeth/storage_2_reg_i_9_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.984 r  has_liteeth.liteeth/storage_2_reg_i_6/O
                         net (fo=11, routed)          0.930     8.914    has_liteeth.liteeth/core_rx_converter_source_source_ready
    SLICE_X75Y32         LUT6 (Prop_lut6_I1_O)        0.124     9.038 r  has_liteeth.liteeth/core_bufferizeendpoints_pipe_valid_source_valid_i_3/O
                         net (fo=18, routed)          0.955     9.993    has_liteeth.liteeth/core_liteethmaccrc32checker_fifo_out
    SLICE_X78Y32         LUT5 (Prop_lut5_I0_O)        0.124    10.117 r  has_liteeth.liteeth/core_bufferizeendpoints_pipe_valid_source_valid_i_1/O
                         net (fo=14, routed)          1.078    11.195    has_liteeth.liteeth/core_rx_preamble_source_ready
    SLICE_X78Y33         LUT5 (Prop_lut5_I2_O)        0.124    11.319 r  has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.506    11.825    has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data[3]_i_1_n_0
    SLICE_X77Y33         FDRE                                         r  has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000    40.000    eth_clocks_rx
    F15                  IBUF (Prop_ibuf_I_O)         1.403    41.403 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.314    eth_clocks_rx_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.405 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.719    45.124    has_liteeth.liteeth/eth_rx_clk
    SLICE_X77Y33         FDRE                                         r  has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data_reg[3]/C
                         clock pessimism              0.267    45.391    
                         clock uncertainty           -0.035    45.356    
    SLICE_X77Y33         FDRE (Setup_fdre_C_CE)      -0.205    45.151    has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data_reg[3]
  -------------------------------------------------------------------
                         required time                         45.151    
                         arrival time                         -11.825    
  -------------------------------------------------------------------
                         slack                                 33.326    

Slack (MET) :             33.367ns  (required time - arrival time)
  Source:                 has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.392ns  (logic 1.076ns (16.833%)  route 5.316ns (83.167%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns = ( 45.124 - 40.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    F15                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.488    eth_clocks_rx_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.584 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.842     5.427    has_liteeth.liteeth/eth_rx_clk
    SLICE_X73Y29         FDRE                                         r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y29         FDRE (Prop_fdre_C_Q)         0.456     5.883 r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[4]/Q
                         net (fo=2, routed)           1.188     7.071    has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q[4]
    SLICE_X69Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.195 r  has_liteeth.liteeth/storage_2_reg_i_9/O
                         net (fo=1, routed)           0.665     7.860    has_liteeth.liteeth/storage_2_reg_i_9_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.984 r  has_liteeth.liteeth/storage_2_reg_i_6/O
                         net (fo=11, routed)          0.930     8.914    has_liteeth.liteeth/core_rx_converter_source_source_ready
    SLICE_X75Y32         LUT6 (Prop_lut6_I1_O)        0.124     9.038 r  has_liteeth.liteeth/core_bufferizeendpoints_pipe_valid_source_valid_i_3/O
                         net (fo=18, routed)          0.955     9.993    has_liteeth.liteeth/core_liteethmaccrc32checker_fifo_out
    SLICE_X78Y32         LUT5 (Prop_lut5_I0_O)        0.124    10.117 r  has_liteeth.liteeth/core_bufferizeendpoints_pipe_valid_source_valid_i_1/O
                         net (fo=14, routed)          1.097    11.214    has_liteeth.liteeth/core_rx_preamble_source_ready
    SLICE_X78Y33         LUT5 (Prop_lut5_I3_O)        0.124    11.338 r  has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.481    11.819    has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data[7]_i_2_n_0
    SLICE_X76Y33         FDRE                                         r  has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000    40.000    eth_clocks_rx
    F15                  IBUF (Prop_ibuf_I_O)         1.403    41.403 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.314    eth_clocks_rx_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.405 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.719    45.124    has_liteeth.liteeth/eth_rx_clk
    SLICE_X76Y33         FDRE                                         r  has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data_reg[4]/C
                         clock pessimism              0.267    45.391    
                         clock uncertainty           -0.035    45.356    
    SLICE_X76Y33         FDRE (Setup_fdre_C_CE)      -0.169    45.187    has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data_reg[4]
  -------------------------------------------------------------------
                         required time                         45.187    
                         arrival time                         -11.819    
  -------------------------------------------------------------------
                         slack                                 33.367    

Slack (MET) :             33.367ns  (required time - arrival time)
  Source:                 has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.392ns  (logic 1.076ns (16.833%)  route 5.316ns (83.167%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns = ( 45.124 - 40.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    F15                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.488    eth_clocks_rx_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.584 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.842     5.427    has_liteeth.liteeth/eth_rx_clk
    SLICE_X73Y29         FDRE                                         r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y29         FDRE (Prop_fdre_C_Q)         0.456     5.883 r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[4]/Q
                         net (fo=2, routed)           1.188     7.071    has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q[4]
    SLICE_X69Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.195 r  has_liteeth.liteeth/storage_2_reg_i_9/O
                         net (fo=1, routed)           0.665     7.860    has_liteeth.liteeth/storage_2_reg_i_9_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.984 r  has_liteeth.liteeth/storage_2_reg_i_6/O
                         net (fo=11, routed)          0.930     8.914    has_liteeth.liteeth/core_rx_converter_source_source_ready
    SLICE_X75Y32         LUT6 (Prop_lut6_I1_O)        0.124     9.038 r  has_liteeth.liteeth/core_bufferizeendpoints_pipe_valid_source_valid_i_3/O
                         net (fo=18, routed)          0.955     9.993    has_liteeth.liteeth/core_liteethmaccrc32checker_fifo_out
    SLICE_X78Y32         LUT5 (Prop_lut5_I0_O)        0.124    10.117 r  has_liteeth.liteeth/core_bufferizeendpoints_pipe_valid_source_valid_i_1/O
                         net (fo=14, routed)          1.097    11.214    has_liteeth.liteeth/core_rx_preamble_source_ready
    SLICE_X78Y33         LUT5 (Prop_lut5_I3_O)        0.124    11.338 r  has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.481    11.819    has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data[7]_i_2_n_0
    SLICE_X76Y33         FDRE                                         r  has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000    40.000    eth_clocks_rx
    F15                  IBUF (Prop_ibuf_I_O)         1.403    41.403 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.314    eth_clocks_rx_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.405 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.719    45.124    has_liteeth.liteeth/eth_rx_clk
    SLICE_X76Y33         FDRE                                         r  has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data_reg[5]/C
                         clock pessimism              0.267    45.391    
                         clock uncertainty           -0.035    45.356    
    SLICE_X76Y33         FDRE (Setup_fdre_C_CE)      -0.169    45.187    has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data_reg[5]
  -------------------------------------------------------------------
                         required time                         45.187    
                         arrival time                         -11.819    
  -------------------------------------------------------------------
                         slack                                 33.367    

Slack (MET) :             33.367ns  (required time - arrival time)
  Source:                 has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.392ns  (logic 1.076ns (16.833%)  route 5.316ns (83.167%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns = ( 45.124 - 40.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    F15                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.488    eth_clocks_rx_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.584 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.842     5.427    has_liteeth.liteeth/eth_rx_clk
    SLICE_X73Y29         FDRE                                         r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y29         FDRE (Prop_fdre_C_Q)         0.456     5.883 r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[4]/Q
                         net (fo=2, routed)           1.188     7.071    has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q[4]
    SLICE_X69Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.195 r  has_liteeth.liteeth/storage_2_reg_i_9/O
                         net (fo=1, routed)           0.665     7.860    has_liteeth.liteeth/storage_2_reg_i_9_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.984 r  has_liteeth.liteeth/storage_2_reg_i_6/O
                         net (fo=11, routed)          0.930     8.914    has_liteeth.liteeth/core_rx_converter_source_source_ready
    SLICE_X75Y32         LUT6 (Prop_lut6_I1_O)        0.124     9.038 r  has_liteeth.liteeth/core_bufferizeendpoints_pipe_valid_source_valid_i_3/O
                         net (fo=18, routed)          0.955     9.993    has_liteeth.liteeth/core_liteethmaccrc32checker_fifo_out
    SLICE_X78Y32         LUT5 (Prop_lut5_I0_O)        0.124    10.117 r  has_liteeth.liteeth/core_bufferizeendpoints_pipe_valid_source_valid_i_1/O
                         net (fo=14, routed)          1.097    11.214    has_liteeth.liteeth/core_rx_preamble_source_ready
    SLICE_X78Y33         LUT5 (Prop_lut5_I3_O)        0.124    11.338 r  has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.481    11.819    has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data[7]_i_2_n_0
    SLICE_X76Y33         FDRE                                         r  has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000    40.000    eth_clocks_rx
    F15                  IBUF (Prop_ibuf_I_O)         1.403    41.403 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.314    eth_clocks_rx_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.405 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.719    45.124    has_liteeth.liteeth/eth_rx_clk
    SLICE_X76Y33         FDRE                                         r  has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data_reg[6]/C
                         clock pessimism              0.267    45.391    
                         clock uncertainty           -0.035    45.356    
    SLICE_X76Y33         FDRE (Setup_fdre_C_CE)      -0.169    45.187    has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data_reg[6]
  -------------------------------------------------------------------
                         required time                         45.187    
                         arrival time                         -11.819    
  -------------------------------------------------------------------
                         slack                                 33.367    

Slack (MET) :             33.367ns  (required time - arrival time)
  Source:                 has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.392ns  (logic 1.076ns (16.833%)  route 5.316ns (83.167%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns = ( 45.124 - 40.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    F15                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.488    eth_clocks_rx_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.584 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.842     5.427    has_liteeth.liteeth/eth_rx_clk
    SLICE_X73Y29         FDRE                                         r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y29         FDRE (Prop_fdre_C_Q)         0.456     5.883 r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[4]/Q
                         net (fo=2, routed)           1.188     7.071    has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q[4]
    SLICE_X69Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.195 r  has_liteeth.liteeth/storage_2_reg_i_9/O
                         net (fo=1, routed)           0.665     7.860    has_liteeth.liteeth/storage_2_reg_i_9_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.984 r  has_liteeth.liteeth/storage_2_reg_i_6/O
                         net (fo=11, routed)          0.930     8.914    has_liteeth.liteeth/core_rx_converter_source_source_ready
    SLICE_X75Y32         LUT6 (Prop_lut6_I1_O)        0.124     9.038 r  has_liteeth.liteeth/core_bufferizeendpoints_pipe_valid_source_valid_i_3/O
                         net (fo=18, routed)          0.955     9.993    has_liteeth.liteeth/core_liteethmaccrc32checker_fifo_out
    SLICE_X78Y32         LUT5 (Prop_lut5_I0_O)        0.124    10.117 r  has_liteeth.liteeth/core_bufferizeendpoints_pipe_valid_source_valid_i_1/O
                         net (fo=14, routed)          1.097    11.214    has_liteeth.liteeth/core_rx_preamble_source_ready
    SLICE_X78Y33         LUT5 (Prop_lut5_I3_O)        0.124    11.338 r  has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.481    11.819    has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data[7]_i_2_n_0
    SLICE_X76Y33         FDRE                                         r  has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000    40.000    eth_clocks_rx
    F15                  IBUF (Prop_ibuf_I_O)         1.403    41.403 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.314    eth_clocks_rx_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.405 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.719    45.124    has_liteeth.liteeth/eth_rx_clk
    SLICE_X76Y33         FDRE                                         r  has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data_reg[7]/C
                         clock pessimism              0.267    45.391    
                         clock uncertainty           -0.035    45.356    
    SLICE_X76Y33         FDRE (Setup_fdre_C_CE)      -0.169    45.187    has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_payload_data_reg[7]
  -------------------------------------------------------------------
                         required time                         45.187    
                         arrival time                         -11.819    
  -------------------------------------------------------------------
                         slack                                 33.367    

Slack (MET) :             33.470ns  (required time - arrival time)
  Source:                 has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            has_liteeth.liteeth/storage_1_reg_0_7_6_10/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.922ns  (logic 0.952ns (16.075%)  route 4.970ns (83.925%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.121ns = ( 45.121 - 40.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    F15                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.488    eth_clocks_rx_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.584 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.842     5.427    has_liteeth.liteeth/eth_rx_clk
    SLICE_X73Y29         FDRE                                         r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y29         FDRE (Prop_fdre_C_Q)         0.456     5.883 r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[4]/Q
                         net (fo=2, routed)           1.188     7.071    has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q[4]
    SLICE_X69Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.195 r  has_liteeth.liteeth/storage_2_reg_i_9/O
                         net (fo=1, routed)           0.665     7.860    has_liteeth.liteeth/storage_2_reg_i_9_n_0
    SLICE_X69Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.984 r  has_liteeth.liteeth/storage_2_reg_i_6/O
                         net (fo=11, routed)          0.930     8.914    has_liteeth.liteeth/core_rx_converter_source_source_ready
    SLICE_X75Y32         LUT6 (Prop_lut6_I1_O)        0.124     9.038 r  has_liteeth.liteeth/core_bufferizeendpoints_pipe_valid_source_valid_i_3/O
                         net (fo=18, routed)          1.137    10.175    has_liteeth.liteeth/core_liteethmaccrc32checker_fifo_out
    SLICE_X77Y32         LUT5 (Prop_lut5_I1_O)        0.124    10.299 r  has_liteeth.liteeth/storage_1_reg_0_7_0_5_i_1/O
                         net (fo=19, routed)          1.051    11.349    has_liteeth.liteeth/storage_1_reg_0_7_6_10/WE
    SLICE_X76Y31         RAMD32                                       r  has_liteeth.liteeth/storage_1_reg_0_7_6_10/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000    40.000    eth_clocks_rx
    F15                  IBUF (Prop_ibuf_I_O)         1.403    41.403 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.314    eth_clocks_rx_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.405 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.716    45.121    has_liteeth.liteeth/storage_1_reg_0_7_6_10/WCLK
    SLICE_X76Y31         RAMD32                                       r  has_liteeth.liteeth/storage_1_reg_0_7_6_10/RAMA/CLK
                         clock pessimism              0.267    45.388    
                         clock uncertainty           -0.035    45.353    
    SLICE_X76Y31         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    44.820    has_liteeth.liteeth/storage_1_reg_0_7_6_10/RAMA
  -------------------------------------------------------------------
                         required time                         44.820    
                         arrival time                         -11.349    
  -------------------------------------------------------------------
                         slack                                 33.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 has_liteeth.liteeth/core_rx_converter_converter_source_payload_data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            has_liteeth.liteeth/storage_2_reg/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.814%)  route 0.229ns (64.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    eth_clocks_rx_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.649     1.556    has_liteeth.liteeth/eth_rx_clk
    SLICE_X72Y33         FDRE                                         r  has_liteeth.liteeth/core_rx_converter_converter_source_payload_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y33         FDRE (Prop_fdre_C_Q)         0.128     1.684 r  has_liteeth.liteeth/core_rx_converter_converter_source_payload_data_reg[28]/Q
                         net (fo=1, routed)           0.229     1.914    has_liteeth.liteeth/core_rx_converter_source_payload_last_be_reg[2]
    RAMB36_X2Y6          RAMB36E1                                     r  has_liteeth.liteeth/storage_2_reg/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.123    eth_clocks_rx_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.963     2.115    has_liteeth.liteeth/eth_rx_clk
    RAMB36_X2Y6          RAMB36E1                                     r  has_liteeth.liteeth/storage_2_reg/CLKBWRCLK
                         clock pessimism             -0.505     1.611    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.243     1.854    has_liteeth.liteeth/storage_2_reg
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.988%)  route 0.257ns (61.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    eth_clocks_rx_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.647     1.554    has_liteeth.liteeth/eth_rx_clk
    SLICE_X76Y30         FDRE                                         r  has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y30         FDRE (Prop_fdre_C_Q)         0.164     1.718 r  has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.257     1.975    has_liteeth.liteeth/storage_1_reg_0_7_0_5/ADDRD1
    SLICE_X74Y31         RAMD32                                       r  has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.123    eth_clocks_rx_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.921     2.073    has_liteeth.liteeth/storage_1_reg_0_7_0_5/WCLK
    SLICE_X74Y31         RAMD32                                       r  has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.504     1.569    
    SLICE_X74Y31         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.878    has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.988%)  route 0.257ns (61.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    eth_clocks_rx_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.647     1.554    has_liteeth.liteeth/eth_rx_clk
    SLICE_X76Y30         FDRE                                         r  has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y30         FDRE (Prop_fdre_C_Q)         0.164     1.718 r  has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.257     1.975    has_liteeth.liteeth/storage_1_reg_0_7_0_5/ADDRD1
    SLICE_X74Y31         RAMD32                                       r  has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.123    eth_clocks_rx_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.921     2.073    has_liteeth.liteeth/storage_1_reg_0_7_0_5/WCLK
    SLICE_X74Y31         RAMD32                                       r  has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.504     1.569    
    SLICE_X74Y31         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.878    has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.988%)  route 0.257ns (61.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    eth_clocks_rx_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.647     1.554    has_liteeth.liteeth/eth_rx_clk
    SLICE_X76Y30         FDRE                                         r  has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y30         FDRE (Prop_fdre_C_Q)         0.164     1.718 r  has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.257     1.975    has_liteeth.liteeth/storage_1_reg_0_7_0_5/ADDRD1
    SLICE_X74Y31         RAMD32                                       r  has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.123    eth_clocks_rx_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.921     2.073    has_liteeth.liteeth/storage_1_reg_0_7_0_5/WCLK
    SLICE_X74Y31         RAMD32                                       r  has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.504     1.569    
    SLICE_X74Y31         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.878    has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.988%)  route 0.257ns (61.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    eth_clocks_rx_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.647     1.554    has_liteeth.liteeth/eth_rx_clk
    SLICE_X76Y30         FDRE                                         r  has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y30         FDRE (Prop_fdre_C_Q)         0.164     1.718 r  has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.257     1.975    has_liteeth.liteeth/storage_1_reg_0_7_0_5/ADDRD1
    SLICE_X74Y31         RAMD32                                       r  has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.123    eth_clocks_rx_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.921     2.073    has_liteeth.liteeth/storage_1_reg_0_7_0_5/WCLK
    SLICE_X74Y31         RAMD32                                       r  has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.504     1.569    
    SLICE_X74Y31         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.878    has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.988%)  route 0.257ns (61.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    eth_clocks_rx_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.647     1.554    has_liteeth.liteeth/eth_rx_clk
    SLICE_X76Y30         FDRE                                         r  has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y30         FDRE (Prop_fdre_C_Q)         0.164     1.718 r  has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.257     1.975    has_liteeth.liteeth/storage_1_reg_0_7_0_5/ADDRD1
    SLICE_X74Y31         RAMD32                                       r  has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.123    eth_clocks_rx_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.921     2.073    has_liteeth.liteeth/storage_1_reg_0_7_0_5/WCLK
    SLICE_X74Y31         RAMD32                                       r  has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.504     1.569    
    SLICE_X74Y31         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.878    has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.988%)  route 0.257ns (61.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    eth_clocks_rx_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.647     1.554    has_liteeth.liteeth/eth_rx_clk
    SLICE_X76Y30         FDRE                                         r  has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y30         FDRE (Prop_fdre_C_Q)         0.164     1.718 r  has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.257     1.975    has_liteeth.liteeth/storage_1_reg_0_7_0_5/ADDRD1
    SLICE_X74Y31         RAMD32                                       r  has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.123    eth_clocks_rx_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.921     2.073    has_liteeth.liteeth/storage_1_reg_0_7_0_5/WCLK
    SLICE_X74Y31         RAMD32                                       r  has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.504     1.569    
    SLICE_X74Y31         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.878    has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.988%)  route 0.257ns (61.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    eth_clocks_rx_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.647     1.554    has_liteeth.liteeth/eth_rx_clk
    SLICE_X76Y30         FDRE                                         r  has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y30         FDRE (Prop_fdre_C_Q)         0.164     1.718 r  has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.257     1.975    has_liteeth.liteeth/storage_1_reg_0_7_0_5/ADDRD1
    SLICE_X74Y31         RAMS32                                       r  has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.123    eth_clocks_rx_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.921     2.073    has_liteeth.liteeth/storage_1_reg_0_7_0_5/WCLK
    SLICE_X74Y31         RAMS32                                       r  has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.504     1.569    
    SLICE_X74Y31         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.878    has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.988%)  route 0.257ns (61.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    eth_clocks_rx_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.647     1.554    has_liteeth.liteeth/eth_rx_clk
    SLICE_X76Y30         FDRE                                         r  has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y30         FDRE (Prop_fdre_C_Q)         0.164     1.718 r  has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.257     1.975    has_liteeth.liteeth/storage_1_reg_0_7_0_5/ADDRD1
    SLICE_X74Y31         RAMS32                                       r  has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.123    eth_clocks_rx_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.921     2.073    has_liteeth.liteeth/storage_1_reg_0_7_0_5/WCLK
    SLICE_X74Y31         RAMS32                                       r  has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.504     1.569    
    SLICE_X74Y31         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.878    has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 has_liteeth.liteeth/core_bufferizeendpoints_pipe_valid_source_payload_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    F15                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    eth_clocks_rx_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.648     1.555    has_liteeth.liteeth/eth_rx_clk
    SLICE_X77Y31         FDRE                                         r  has_liteeth.liteeth/core_bufferizeendpoints_pipe_valid_source_payload_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y31         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  has_liteeth.liteeth/core_bufferizeendpoints_pipe_valid_source_payload_data_reg[1]/Q
                         net (fo=1, routed)           0.100     1.796    has_liteeth.liteeth/storage_1_reg_0_7_0_5/DIA1
    SLICE_X74Y31         RAMD32                                       r  has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    F15                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  eth_clocks_rx_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.123    eth_clocks_rx_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.921     2.073    has_liteeth.liteeth/storage_1_reg_0_7_0_5/WCLK
    SLICE_X74Y31         RAMD32                                       r  has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.504     1.569    
    SLICE_X74Y31         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.689    has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_rx }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y6     has_liteeth.liteeth/storage_2_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  eth_clocks_rx_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X59Y33    has_liteeth.liteeth/FDPE_2/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X59Y33    has_liteeth.liteeth/FDPE_3/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X78Y31    has_liteeth.liteeth/FSM_onehot_rxdatapath_bufferizeendpoints_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X78Y31    has_liteeth.liteeth/FSM_onehot_rxdatapath_bufferizeendpoints_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X79Y32    has_liteeth.liteeth/core_bufferizeendpoints_pipe_valid_source_last_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X77Y31    has_liteeth.liteeth/core_bufferizeendpoints_pipe_valid_source_payload_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X77Y31    has_liteeth.liteeth/core_bufferizeendpoints_pipe_valid_source_payload_data_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X77Y31    has_liteeth.liteeth/core_bufferizeendpoints_pipe_valid_source_payload_data_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X74Y31    has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X74Y31    has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X74Y31    has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X74Y31    has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X74Y31    has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X74Y31    has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X74Y31    has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X74Y31    has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X76Y31    has_liteeth.liteeth/storage_1_reg_0_7_6_10/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X76Y31    has_liteeth.liteeth/storage_1_reg_0_7_6_10/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X74Y31    has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X74Y31    has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X74Y31    has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X74Y31    has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X74Y31    has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X74Y31    has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X74Y31    has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X74Y31    has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X76Y31    has_liteeth.liteeth/storage_1_reg_0_7_6_10/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X76Y31    has_liteeth.liteeth/storage_1_reg_0_7_6_10/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.241ns  (required time - arrival time)
  Source:                 has_liteeth.liteeth/FDPE/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            has_liteeth.liteeth/FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.070ns
    Source Clock Delay      (SCD):    5.378ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_clocks_tx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_tx
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.487    eth_clocks_tx_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.583 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.795     5.378    has_liteeth.liteeth/eth_tx_clk
    SLICE_X58Y33         FDPE                                         r  has_liteeth.liteeth/FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDPE (Prop_fdpe_C_Q)         0.518     5.896 r  has_liteeth.liteeth/FDPE/Q
                         net (fo=1, routed)           0.190     6.086    has_liteeth.liteeth/rst_meta0
    SLICE_X58Y33         FDPE                                         r  has_liteeth.liteeth/FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    H16                                               0.000     2.000 r  eth_clocks_tx (IN)
                         net (fo=0)                   0.000     2.000    eth_clocks_tx
    H16                  IBUF (Prop_ibuf_I_O)         1.401     3.401 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=1, routed)           1.911     5.312    eth_clocks_tx_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.403 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.667     7.070    has_liteeth.liteeth/eth_tx_clk
    SLICE_X58Y33         FDPE                                         r  has_liteeth.liteeth/FDPE_1/C
                         clock pessimism              0.308     7.378    
                         clock uncertainty           -0.035     7.343    
    SLICE_X58Y33         FDPE (Setup_fdpe_C_D)       -0.016     7.327    has_liteeth.liteeth/FDPE_1
  -------------------------------------------------------------------
                         required time                          7.327    
                         arrival time                          -6.086    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             32.095ns  (required time - arrival time)
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl11_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            has_liteeth.liteeth/storage_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        7.313ns  (logic 1.521ns (20.798%)  route 5.792ns (79.202%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 45.109 - 40.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_clocks_tx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_tx
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.487    eth_clocks_tx_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.583 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.784     5.367    has_liteeth.liteeth/eth_tx_clk
    SLICE_X54Y28         FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl11_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDRE (Prop_fdre_C_Q)         0.478     5.845 r  has_liteeth.liteeth/xilinxmultiregimpl11_reg[4]/Q
                         net (fo=1, routed)           0.936     6.781    has_liteeth.liteeth/xilinxmultiregimpl11[4]
    SLICE_X56Y28         LUT6 (Prop_lut6_I5_O)        0.295     7.076 f  has_liteeth.liteeth/core_tx_padding_counter[0]_i_10/O
                         net (fo=1, routed)           0.804     7.880    has_liteeth.liteeth/core_tx_padding_counter[0]_i_10_n_0
    SLICE_X55Y28         LUT2 (Prop_lut2_I0_O)        0.124     8.004 f  has_liteeth.liteeth/core_tx_padding_counter[0]_i_6/O
                         net (fo=4, routed)           1.125     9.129    has_liteeth.liteeth/core_tx_padding_counter[0]_i_6_n_0
    SLICE_X57Y30         LUT4 (Prop_lut4_I3_O)        0.124     9.253 r  has_liteeth.liteeth/core_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.993    10.246    has_liteeth.liteeth/txdatapath_liteethmactxlastbe_next_state145_out
    SLICE_X58Y28         LUT3 (Prop_lut3_I0_O)        0.152    10.398 r  has_liteeth.liteeth/storage_reg_i_45/O
                         net (fo=9, routed)           1.029    11.427    has_liteeth.liteeth/storage_reg_i_45_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I4_O)        0.348    11.775 r  has_liteeth.liteeth/storage_reg_i_2/O
                         net (fo=2, routed)           0.905    12.680    has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_next_binary[4]
    RAMB36_X1Y5          RAMB36E1                                     r  has_liteeth.liteeth/storage_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_clocks_tx (IN)
                         net (fo=0)                   0.000    40.000    eth_clocks_tx
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.312    eth_clocks_tx_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.403 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.706    45.109    has_liteeth.liteeth/eth_tx_clk
    RAMB36_X1Y5          RAMB36E1                                     r  has_liteeth.liteeth/storage_reg/CLKARDCLK
                         clock pessimism              0.267    45.376    
                         clock uncertainty           -0.035    45.341    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    44.775    has_liteeth.liteeth/storage_reg
  -------------------------------------------------------------------
                         required time                         44.775    
                         arrival time                         -12.680    
  -------------------------------------------------------------------
                         slack                                 32.095    

Slack (MET) :             32.234ns  (required time - arrival time)
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl11_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            has_liteeth.liteeth/storage_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        7.174ns  (logic 1.521ns (21.201%)  route 5.653ns (78.799%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 45.109 - 40.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_clocks_tx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_tx
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.487    eth_clocks_tx_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.583 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.784     5.367    has_liteeth.liteeth/eth_tx_clk
    SLICE_X54Y28         FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl11_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDRE (Prop_fdre_C_Q)         0.478     5.845 r  has_liteeth.liteeth/xilinxmultiregimpl11_reg[4]/Q
                         net (fo=1, routed)           0.936     6.781    has_liteeth.liteeth/xilinxmultiregimpl11[4]
    SLICE_X56Y28         LUT6 (Prop_lut6_I5_O)        0.295     7.076 f  has_liteeth.liteeth/core_tx_padding_counter[0]_i_10/O
                         net (fo=1, routed)           0.804     7.880    has_liteeth.liteeth/core_tx_padding_counter[0]_i_10_n_0
    SLICE_X55Y28         LUT2 (Prop_lut2_I0_O)        0.124     8.004 f  has_liteeth.liteeth/core_tx_padding_counter[0]_i_6/O
                         net (fo=4, routed)           1.125     9.129    has_liteeth.liteeth/core_tx_padding_counter[0]_i_6_n_0
    SLICE_X57Y30         LUT4 (Prop_lut4_I3_O)        0.124     9.253 r  has_liteeth.liteeth/core_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.993    10.246    has_liteeth.liteeth/txdatapath_liteethmactxlastbe_next_state145_out
    SLICE_X58Y28         LUT3 (Prop_lut3_I0_O)        0.152    10.398 r  has_liteeth.liteeth/storage_reg_i_45/O
                         net (fo=9, routed)           0.837    11.235    has_liteeth.liteeth/storage_reg_i_45_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.348    11.583 r  has_liteeth.liteeth/storage_reg_i_4/O
                         net (fo=2, routed)           0.958    12.541    has_liteeth.liteeth/storage_reg_i_4_n_0
    RAMB36_X1Y5          RAMB36E1                                     r  has_liteeth.liteeth/storage_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_clocks_tx (IN)
                         net (fo=0)                   0.000    40.000    eth_clocks_tx
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.312    eth_clocks_tx_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.403 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.706    45.109    has_liteeth.liteeth/eth_tx_clk
    RAMB36_X1Y5          RAMB36E1                                     r  has_liteeth.liteeth/storage_reg/CLKARDCLK
                         clock pessimism              0.267    45.376    
                         clock uncertainty           -0.035    45.341    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    44.775    has_liteeth.liteeth/storage_reg
  -------------------------------------------------------------------
                         required time                         44.775    
                         arrival time                         -12.541    
  -------------------------------------------------------------------
                         slack                                 32.234    

Slack (MET) :             32.655ns  (required time - arrival time)
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl11_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            has_liteeth.liteeth/storage_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.753ns  (logic 1.521ns (22.524%)  route 5.232ns (77.476%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 45.109 - 40.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_clocks_tx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_tx
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.487    eth_clocks_tx_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.583 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.784     5.367    has_liteeth.liteeth/eth_tx_clk
    SLICE_X54Y28         FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl11_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDRE (Prop_fdre_C_Q)         0.478     5.845 r  has_liteeth.liteeth/xilinxmultiregimpl11_reg[4]/Q
                         net (fo=1, routed)           0.936     6.781    has_liteeth.liteeth/xilinxmultiregimpl11[4]
    SLICE_X56Y28         LUT6 (Prop_lut6_I5_O)        0.295     7.076 f  has_liteeth.liteeth/core_tx_padding_counter[0]_i_10/O
                         net (fo=1, routed)           0.804     7.880    has_liteeth.liteeth/core_tx_padding_counter[0]_i_10_n_0
    SLICE_X55Y28         LUT2 (Prop_lut2_I0_O)        0.124     8.004 f  has_liteeth.liteeth/core_tx_padding_counter[0]_i_6/O
                         net (fo=4, routed)           1.125     9.129    has_liteeth.liteeth/core_tx_padding_counter[0]_i_6_n_0
    SLICE_X57Y30         LUT4 (Prop_lut4_I3_O)        0.124     9.253 r  has_liteeth.liteeth/core_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.993    10.246    has_liteeth.liteeth/txdatapath_liteethmactxlastbe_next_state145_out
    SLICE_X58Y28         LUT3 (Prop_lut3_I0_O)        0.152    10.398 r  has_liteeth.liteeth/storage_reg_i_45/O
                         net (fo=9, routed)           0.633    11.031    has_liteeth.liteeth/storage_reg_i_45_n_0
    SLICE_X59Y28         LUT2 (Prop_lut2_I1_O)        0.348    11.379 r  has_liteeth.liteeth/storage_reg_i_6/O
                         net (fo=2, routed)           0.741    12.120    has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_next_binary[0]
    RAMB36_X1Y5          RAMB36E1                                     r  has_liteeth.liteeth/storage_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_clocks_tx (IN)
                         net (fo=0)                   0.000    40.000    eth_clocks_tx
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.312    eth_clocks_tx_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.403 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.706    45.109    has_liteeth.liteeth/eth_tx_clk
    RAMB36_X1Y5          RAMB36E1                                     r  has_liteeth.liteeth/storage_reg/CLKARDCLK
                         clock pessimism              0.267    45.376    
                         clock uncertainty           -0.035    45.341    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    44.775    has_liteeth.liteeth/storage_reg
  -------------------------------------------------------------------
                         required time                         44.775    
                         arrival time                         -12.120    
  -------------------------------------------------------------------
                         slack                                 32.655    

Slack (MET) :             32.853ns  (required time - arrival time)
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl11_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            has_liteeth.liteeth/storage_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.555ns  (logic 1.521ns (23.204%)  route 5.034ns (76.796%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 45.109 - 40.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_clocks_tx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_tx
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.487    eth_clocks_tx_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.583 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.784     5.367    has_liteeth.liteeth/eth_tx_clk
    SLICE_X54Y28         FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl11_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDRE (Prop_fdre_C_Q)         0.478     5.845 r  has_liteeth.liteeth/xilinxmultiregimpl11_reg[4]/Q
                         net (fo=1, routed)           0.936     6.781    has_liteeth.liteeth/xilinxmultiregimpl11[4]
    SLICE_X56Y28         LUT6 (Prop_lut6_I5_O)        0.295     7.076 f  has_liteeth.liteeth/core_tx_padding_counter[0]_i_10/O
                         net (fo=1, routed)           0.804     7.880    has_liteeth.liteeth/core_tx_padding_counter[0]_i_10_n_0
    SLICE_X55Y28         LUT2 (Prop_lut2_I0_O)        0.124     8.004 f  has_liteeth.liteeth/core_tx_padding_counter[0]_i_6/O
                         net (fo=4, routed)           1.125     9.129    has_liteeth.liteeth/core_tx_padding_counter[0]_i_6_n_0
    SLICE_X57Y30         LUT4 (Prop_lut4_I3_O)        0.124     9.253 r  has_liteeth.liteeth/core_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.993    10.246    has_liteeth.liteeth/txdatapath_liteethmactxlastbe_next_state145_out
    SLICE_X58Y28         LUT3 (Prop_lut3_I0_O)        0.152    10.398 r  has_liteeth.liteeth/storage_reg_i_45/O
                         net (fo=9, routed)           0.635    11.033    has_liteeth.liteeth/storage_reg_i_45_n_0
    SLICE_X59Y28         LUT3 (Prop_lut3_I2_O)        0.348    11.381 r  has_liteeth.liteeth/storage_reg_i_5/O
                         net (fo=2, routed)           0.541    11.922    has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_next_binary[1]
    RAMB36_X1Y5          RAMB36E1                                     r  has_liteeth.liteeth/storage_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_clocks_tx (IN)
                         net (fo=0)                   0.000    40.000    eth_clocks_tx
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.312    eth_clocks_tx_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.403 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.706    45.109    has_liteeth.liteeth/eth_tx_clk
    RAMB36_X1Y5          RAMB36E1                                     r  has_liteeth.liteeth/storage_reg/CLKARDCLK
                         clock pessimism              0.267    45.376    
                         clock uncertainty           -0.035    45.341    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    44.775    has_liteeth.liteeth/storage_reg
  -------------------------------------------------------------------
                         required time                         44.775    
                         arrival time                         -11.922    
  -------------------------------------------------------------------
                         slack                                 32.853    

Slack (MET) :             32.856ns  (required time - arrival time)
  Source:                 has_liteeth.liteeth/storage_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            has_liteeth.liteeth/core_tx_padding_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.600ns  (logic 2.702ns (40.937%)  route 3.898ns (59.063%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.070ns = ( 45.070 - 40.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_clocks_tx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_tx
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.487    eth_clocks_tx_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.583 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.834     5.416    has_liteeth.liteeth/eth_tx_clk
    RAMB36_X1Y5          RAMB36E1                                     r  has_liteeth.liteeth/storage_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[0])
                                                      2.454     7.870 r  has_liteeth.liteeth/storage_reg/DOBDO[0]
                         net (fo=1, routed)           1.314     9.185    has_liteeth.liteeth/core_tx_converter_sink_payload_last_be[0]
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.309 f  has_liteeth.liteeth/core_tx_padding_counter[0]_i_5/O
                         net (fo=5, routed)           1.456    10.765    has_liteeth.liteeth/core_tx_padding_counter[0]_i_5_n_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I3_O)        0.124    10.889 r  has_liteeth.liteeth/core_tx_padding_counter[0]_i_1/O
                         net (fo=16, routed)          1.128    12.017    has_liteeth.liteeth/core_tx_padding_counter[0]_i_1_n_0
    SLICE_X53Y39         FDRE                                         r  has_liteeth.liteeth/core_tx_padding_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_clocks_tx (IN)
                         net (fo=0)                   0.000    40.000    eth_clocks_tx
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.312    eth_clocks_tx_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.403 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.667    45.070    has_liteeth.liteeth/eth_tx_clk
    SLICE_X53Y39         FDRE                                         r  has_liteeth.liteeth/core_tx_padding_counter_reg[12]/C
                         clock pessimism              0.267    45.337    
                         clock uncertainty           -0.035    45.302    
    SLICE_X53Y39         FDRE (Setup_fdre_C_R)       -0.429    44.873    has_liteeth.liteeth/core_tx_padding_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         44.873    
                         arrival time                         -12.017    
  -------------------------------------------------------------------
                         slack                                 32.856    

Slack (MET) :             32.856ns  (required time - arrival time)
  Source:                 has_liteeth.liteeth/storage_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            has_liteeth.liteeth/core_tx_padding_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.600ns  (logic 2.702ns (40.937%)  route 3.898ns (59.063%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.070ns = ( 45.070 - 40.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_clocks_tx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_tx
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.487    eth_clocks_tx_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.583 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.834     5.416    has_liteeth.liteeth/eth_tx_clk
    RAMB36_X1Y5          RAMB36E1                                     r  has_liteeth.liteeth/storage_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[0])
                                                      2.454     7.870 r  has_liteeth.liteeth/storage_reg/DOBDO[0]
                         net (fo=1, routed)           1.314     9.185    has_liteeth.liteeth/core_tx_converter_sink_payload_last_be[0]
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.309 f  has_liteeth.liteeth/core_tx_padding_counter[0]_i_5/O
                         net (fo=5, routed)           1.456    10.765    has_liteeth.liteeth/core_tx_padding_counter[0]_i_5_n_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I3_O)        0.124    10.889 r  has_liteeth.liteeth/core_tx_padding_counter[0]_i_1/O
                         net (fo=16, routed)          1.128    12.017    has_liteeth.liteeth/core_tx_padding_counter[0]_i_1_n_0
    SLICE_X53Y39         FDRE                                         r  has_liteeth.liteeth/core_tx_padding_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_clocks_tx (IN)
                         net (fo=0)                   0.000    40.000    eth_clocks_tx
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.312    eth_clocks_tx_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.403 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.667    45.070    has_liteeth.liteeth/eth_tx_clk
    SLICE_X53Y39         FDRE                                         r  has_liteeth.liteeth/core_tx_padding_counter_reg[13]/C
                         clock pessimism              0.267    45.337    
                         clock uncertainty           -0.035    45.302    
    SLICE_X53Y39         FDRE (Setup_fdre_C_R)       -0.429    44.873    has_liteeth.liteeth/core_tx_padding_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         44.873    
                         arrival time                         -12.017    
  -------------------------------------------------------------------
                         slack                                 32.856    

Slack (MET) :             32.856ns  (required time - arrival time)
  Source:                 has_liteeth.liteeth/storage_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            has_liteeth.liteeth/core_tx_padding_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.600ns  (logic 2.702ns (40.937%)  route 3.898ns (59.063%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.070ns = ( 45.070 - 40.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_clocks_tx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_tx
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.487    eth_clocks_tx_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.583 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.834     5.416    has_liteeth.liteeth/eth_tx_clk
    RAMB36_X1Y5          RAMB36E1                                     r  has_liteeth.liteeth/storage_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[0])
                                                      2.454     7.870 r  has_liteeth.liteeth/storage_reg/DOBDO[0]
                         net (fo=1, routed)           1.314     9.185    has_liteeth.liteeth/core_tx_converter_sink_payload_last_be[0]
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.309 f  has_liteeth.liteeth/core_tx_padding_counter[0]_i_5/O
                         net (fo=5, routed)           1.456    10.765    has_liteeth.liteeth/core_tx_padding_counter[0]_i_5_n_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I3_O)        0.124    10.889 r  has_liteeth.liteeth/core_tx_padding_counter[0]_i_1/O
                         net (fo=16, routed)          1.128    12.017    has_liteeth.liteeth/core_tx_padding_counter[0]_i_1_n_0
    SLICE_X53Y39         FDRE                                         r  has_liteeth.liteeth/core_tx_padding_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_clocks_tx (IN)
                         net (fo=0)                   0.000    40.000    eth_clocks_tx
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.312    eth_clocks_tx_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.403 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.667    45.070    has_liteeth.liteeth/eth_tx_clk
    SLICE_X53Y39         FDRE                                         r  has_liteeth.liteeth/core_tx_padding_counter_reg[14]/C
                         clock pessimism              0.267    45.337    
                         clock uncertainty           -0.035    45.302    
    SLICE_X53Y39         FDRE (Setup_fdre_C_R)       -0.429    44.873    has_liteeth.liteeth/core_tx_padding_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         44.873    
                         arrival time                         -12.017    
  -------------------------------------------------------------------
                         slack                                 32.856    

Slack (MET) :             32.856ns  (required time - arrival time)
  Source:                 has_liteeth.liteeth/storage_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            has_liteeth.liteeth/core_tx_padding_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.600ns  (logic 2.702ns (40.937%)  route 3.898ns (59.063%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.070ns = ( 45.070 - 40.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_clocks_tx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_tx
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.487    eth_clocks_tx_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.583 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.834     5.416    has_liteeth.liteeth/eth_tx_clk
    RAMB36_X1Y5          RAMB36E1                                     r  has_liteeth.liteeth/storage_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[0])
                                                      2.454     7.870 r  has_liteeth.liteeth/storage_reg/DOBDO[0]
                         net (fo=1, routed)           1.314     9.185    has_liteeth.liteeth/core_tx_converter_sink_payload_last_be[0]
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.309 f  has_liteeth.liteeth/core_tx_padding_counter[0]_i_5/O
                         net (fo=5, routed)           1.456    10.765    has_liteeth.liteeth/core_tx_padding_counter[0]_i_5_n_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I3_O)        0.124    10.889 r  has_liteeth.liteeth/core_tx_padding_counter[0]_i_1/O
                         net (fo=16, routed)          1.128    12.017    has_liteeth.liteeth/core_tx_padding_counter[0]_i_1_n_0
    SLICE_X53Y39         FDRE                                         r  has_liteeth.liteeth/core_tx_padding_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_clocks_tx (IN)
                         net (fo=0)                   0.000    40.000    eth_clocks_tx
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.312    eth_clocks_tx_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.403 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.667    45.070    has_liteeth.liteeth/eth_tx_clk
    SLICE_X53Y39         FDRE                                         r  has_liteeth.liteeth/core_tx_padding_counter_reg[15]/C
                         clock pessimism              0.267    45.337    
                         clock uncertainty           -0.035    45.302    
    SLICE_X53Y39         FDRE (Setup_fdre_C_R)       -0.429    44.873    has_liteeth.liteeth/core_tx_padding_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         44.873    
                         arrival time                         -12.017    
  -------------------------------------------------------------------
                         slack                                 32.856    

Slack (MET) :             32.956ns  (required time - arrival time)
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl11_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_binary_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.922ns  (logic 1.521ns (21.972%)  route 5.401ns (78.028%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 45.061 - 40.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_clocks_tx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_tx
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.487    eth_clocks_tx_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.583 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.784     5.367    has_liteeth.liteeth/eth_tx_clk
    SLICE_X54Y28         FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl11_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDRE (Prop_fdre_C_Q)         0.478     5.845 r  has_liteeth.liteeth/xilinxmultiregimpl11_reg[4]/Q
                         net (fo=1, routed)           0.936     6.781    has_liteeth.liteeth/xilinxmultiregimpl11[4]
    SLICE_X56Y28         LUT6 (Prop_lut6_I5_O)        0.295     7.076 f  has_liteeth.liteeth/core_tx_padding_counter[0]_i_10/O
                         net (fo=1, routed)           0.804     7.880    has_liteeth.liteeth/core_tx_padding_counter[0]_i_10_n_0
    SLICE_X55Y28         LUT2 (Prop_lut2_I0_O)        0.124     8.004 f  has_liteeth.liteeth/core_tx_padding_counter[0]_i_6/O
                         net (fo=4, routed)           1.125     9.129    has_liteeth.liteeth/core_tx_padding_counter[0]_i_6_n_0
    SLICE_X57Y30         LUT4 (Prop_lut4_I3_O)        0.124     9.253 r  has_liteeth.liteeth/core_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.993    10.246    has_liteeth.liteeth/txdatapath_liteethmactxlastbe_next_state145_out
    SLICE_X58Y28         LUT3 (Prop_lut3_I0_O)        0.152    10.398 r  has_liteeth.liteeth/storage_reg_i_45/O
                         net (fo=9, routed)           1.029    11.427    has_liteeth.liteeth/storage_reg_i_45_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I4_O)        0.348    11.775 r  has_liteeth.liteeth/storage_reg_i_2/O
                         net (fo=2, routed)           0.514    12.289    has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_next_binary[4]
    SLICE_X57Y28         FDRE                                         r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_binary_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_clocks_tx (IN)
                         net (fo=0)                   0.000    40.000    eth_clocks_tx
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.312    eth_clocks_tx_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.403 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.658    45.061    has_liteeth.liteeth/eth_tx_clk
    SLICE_X57Y28         FDRE                                         r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_binary_reg[4]/C
                         clock pessimism              0.267    45.328    
                         clock uncertainty           -0.035    45.293    
    SLICE_X57Y28         FDRE (Setup_fdre_C_D)       -0.047    45.246    has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_binary_reg[4]
  -------------------------------------------------------------------
                         required time                         45.246    
                         arrival time                         -12.289    
  -------------------------------------------------------------------
                         slack                                 32.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 has_liteeth.liteeth/core_tx_crc_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            has_liteeth.liteeth/core_tx_crc_crc_packet_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.785%)  route 0.334ns (64.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_clocks_tx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_tx
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    eth_clocks_tx_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.626     1.531    has_liteeth.liteeth/eth_tx_clk
    SLICE_X52Y34         FDSE                                         r  has_liteeth.liteeth/core_tx_crc_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDSE (Prop_fdse_C_Q)         0.141     1.672 r  has_liteeth.liteeth/core_tx_crc_reg_reg[6]/Q
                         net (fo=2, routed)           0.334     2.006    has_liteeth.liteeth/core_tx_crc_reg_reg_n_0_[6]
    SLICE_X50Y34         LUT6 (Prop_lut6_I4_O)        0.045     2.051 r  has_liteeth.liteeth/core_tx_crc_crc_packet[17]_i_1/O
                         net (fo=1, routed)           0.000     2.051    has_liteeth.liteeth/core_tx_crc_crc_packet[17]_i_1_n_0
    SLICE_X50Y34         FDRE                                         r  has_liteeth.liteeth/core_tx_crc_crc_packet_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_clocks_tx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_tx
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    eth_clocks_tx_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.150 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.899     2.049    has_liteeth.liteeth/eth_tx_clk
    SLICE_X50Y34         FDRE                                         r  has_liteeth.liteeth/core_tx_crc_crc_packet_reg[17]/C
                         clock pessimism             -0.254     1.795    
    SLICE_X50Y34         FDRE (Hold_fdre_C_D)         0.120     1.915    has_liteeth.liteeth/core_tx_crc_crc_packet_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 has_liteeth.liteeth/core_tx_crc_reg_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            has_liteeth.liteeth/core_tx_crc_crc_packet_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.209ns (39.548%)  route 0.319ns (60.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_clocks_tx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_tx
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    eth_clocks_tx_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.626     1.531    has_liteeth.liteeth/eth_tx_clk
    SLICE_X50Y33         FDSE                                         r  has_liteeth.liteeth/core_tx_crc_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDSE (Prop_fdse_C_Q)         0.164     1.695 r  has_liteeth.liteeth/core_tx_crc_reg_reg[27]/Q
                         net (fo=19, routed)          0.319     2.015    has_liteeth.liteeth/p_10_in
    SLICE_X54Y33         LUT6 (Prop_lut6_I1_O)        0.045     2.060 r  has_liteeth.liteeth/core_tx_crc_crc_packet[16]_i_1/O
                         net (fo=1, routed)           0.000     2.060    has_liteeth.liteeth/core_tx_crc_crc_packet[16]_i_1_n_0
    SLICE_X54Y33         FDRE                                         r  has_liteeth.liteeth/core_tx_crc_crc_packet_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_clocks_tx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_tx
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    eth_clocks_tx_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.150 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.897     2.047    has_liteeth.liteeth/eth_tx_clk
    SLICE_X54Y33         FDRE                                         r  has_liteeth.liteeth/core_tx_crc_crc_packet_reg[16]/C
                         clock pessimism             -0.254     1.793    
    SLICE_X54Y33         FDRE (Hold_fdre_C_D)         0.120     1.913    has_liteeth.liteeth/core_tx_crc_crc_packet_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 has_liteeth.liteeth/core_tx_crc_reg_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            has_liteeth.liteeth/core_tx_crc_crc_packet_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.227ns (42.574%)  route 0.306ns (57.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_clocks_tx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_tx
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    eth_clocks_tx_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.626     1.531    has_liteeth.liteeth/eth_tx_clk
    SLICE_X52Y34         FDSE                                         r  has_liteeth.liteeth/core_tx_crc_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDSE (Prop_fdse_C_Q)         0.128     1.659 r  has_liteeth.liteeth/core_tx_crc_reg_reg[31]/Q
                         net (fo=22, routed)          0.306     1.965    has_liteeth.liteeth/core_tx_crc_reg_reg_n_0_[31]
    SLICE_X50Y34         LUT6 (Prop_lut6_I0_O)        0.099     2.064 r  has_liteeth.liteeth/core_tx_crc_crc_packet[4]_i_1/O
                         net (fo=1, routed)           0.000     2.064    has_liteeth.liteeth/core_tx_crc_crc_packet[4]_i_1_n_0
    SLICE_X50Y34         FDRE                                         r  has_liteeth.liteeth/core_tx_crc_crc_packet_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_clocks_tx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_tx
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    eth_clocks_tx_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.150 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.899     2.049    has_liteeth.liteeth/eth_tx_clk
    SLICE_X50Y34         FDRE                                         r  has_liteeth.liteeth/core_tx_crc_crc_packet_reg[4]/C
                         clock pessimism             -0.254     1.795    
    SLICE_X50Y34         FDRE (Hold_fdre_C_D)         0.121     1.916    has_liteeth.liteeth/core_tx_crc_crc_packet_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 has_liteeth.liteeth/core_tx_crc_reg_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            has_liteeth.liteeth/core_tx_crc_reg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.206ns (39.827%)  route 0.311ns (60.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_clocks_tx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_tx
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    eth_clocks_tx_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.625     1.530    has_liteeth.liteeth/eth_tx_clk
    SLICE_X50Y32         FDSE                                         r  has_liteeth.liteeth/core_tx_crc_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDSE (Prop_fdse_C_Q)         0.164     1.694 r  has_liteeth.liteeth/core_tx_crc_reg_reg[24]/Q
                         net (fo=15, routed)          0.311     2.005    has_liteeth.liteeth/core_tx_crc_reg_reg_n_0_[24]
    SLICE_X52Y32         LUT4 (Prop_lut4_I2_O)        0.042     2.047 r  has_liteeth.liteeth/core_tx_crc_reg[0]_i_1/O
                         net (fo=7, routed)           0.000     2.047    has_liteeth.liteeth/core_tx_crc_crc_next_reg[0]
    SLICE_X52Y32         FDSE                                         r  has_liteeth.liteeth/core_tx_crc_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_clocks_tx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_tx
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    eth_clocks_tx_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.150 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.896     2.046    has_liteeth.liteeth/eth_tx_clk
    SLICE_X52Y32         FDSE                                         r  has_liteeth.liteeth/core_tx_crc_reg_reg[0]/C
                         clock pessimism             -0.254     1.792    
    SLICE_X52Y32         FDSE (Hold_fdse_C_D)         0.101     1.893    has_liteeth.liteeth/core_tx_crc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 has_liteeth.liteeth/core_tx_crc_reg_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            has_liteeth.liteeth/core_tx_crc_reg_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.247ns (48.093%)  route 0.267ns (51.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_clocks_tx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_tx
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    eth_clocks_tx_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.626     1.531    has_liteeth.liteeth/eth_tx_clk
    SLICE_X50Y33         FDSE                                         r  has_liteeth.liteeth/core_tx_crc_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDSE (Prop_fdse_C_Q)         0.148     1.679 r  has_liteeth.liteeth/core_tx_crc_reg_reg[25]/Q
                         net (fo=14, routed)          0.267     1.946    has_liteeth.liteeth/core_tx_crc_reg_reg_n_0_[25]
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.099     2.045 r  has_liteeth.liteeth/core_tx_crc_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     2.045    has_liteeth.liteeth/core_tx_crc_crc_next_reg[17]
    SLICE_X53Y33         FDSE                                         r  has_liteeth.liteeth/core_tx_crc_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_clocks_tx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_tx
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    eth_clocks_tx_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.150 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.897     2.047    has_liteeth.liteeth/eth_tx_clk
    SLICE_X53Y33         FDSE                                         r  has_liteeth.liteeth/core_tx_crc_reg_reg[17]/C
                         clock pessimism             -0.254     1.793    
    SLICE_X53Y33         FDSE (Hold_fdse_C_D)         0.092     1.885    has_liteeth.liteeth/core_tx_crc_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 has_liteeth.liteeth/FDPE/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            has_liteeth.liteeth/FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_clocks_tx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_tx
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    eth_clocks_tx_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.627     1.532    has_liteeth.liteeth/eth_tx_clk
    SLICE_X58Y33         FDPE                                         r  has_liteeth.liteeth/FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDPE (Prop_fdpe_C_Q)         0.164     1.696 r  has_liteeth.liteeth/FDPE/Q
                         net (fo=1, routed)           0.056     1.752    has_liteeth.liteeth/rst_meta0
    SLICE_X58Y33         FDPE                                         r  has_liteeth.liteeth/FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_clocks_tx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_tx
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    eth_clocks_tx_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.150 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.900     2.050    has_liteeth.liteeth/eth_tx_clk
    SLICE_X58Y33         FDPE                                         r  has_liteeth.liteeth/FDPE_1/C
                         clock pessimism             -0.518     1.532    
    SLICE_X58Y33         FDPE (Hold_fdpe_C_D)         0.060     1.592    has_liteeth.liteeth/FDPE_1
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 has_liteeth.liteeth/core_tx_crc_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            has_liteeth.liteeth/core_tx_crc_reg_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.854%)  route 0.333ns (64.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_clocks_tx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_tx
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    eth_clocks_tx_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.626     1.531    has_liteeth.liteeth/eth_tx_clk
    SLICE_X52Y34         FDSE                                         r  has_liteeth.liteeth/core_tx_crc_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDSE (Prop_fdse_C_Q)         0.141     1.672 r  has_liteeth.liteeth/core_tx_crc_reg_reg[6]/Q
                         net (fo=2, routed)           0.333     2.005    has_liteeth.liteeth/core_tx_crc_reg_reg_n_0_[6]
    SLICE_X51Y34         LUT6 (Prop_lut6_I1_O)        0.045     2.050 r  has_liteeth.liteeth/core_tx_crc_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     2.050    has_liteeth.liteeth/core_tx_crc_crc_next_reg[14]
    SLICE_X51Y34         FDSE                                         r  has_liteeth.liteeth/core_tx_crc_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_clocks_tx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_tx
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    eth_clocks_tx_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.150 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.899     2.049    has_liteeth.liteeth/eth_tx_clk
    SLICE_X51Y34         FDSE                                         r  has_liteeth.liteeth/core_tx_crc_reg_reg[14]/C
                         clock pessimism             -0.254     1.795    
    SLICE_X51Y34         FDSE (Hold_fdse_C_D)         0.091     1.886    has_liteeth.liteeth/core_tx_crc_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 has_liteeth.liteeth/maccore_liteethphymiitx_converter_mux_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            has_liteeth.liteeth/mii_tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.186ns (35.258%)  route 0.342ns (64.742%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_clocks_tx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_tx
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    eth_clocks_tx_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.626     1.531    has_liteeth.liteeth/eth_tx_clk
    SLICE_X55Y35         FDRE                                         r  has_liteeth.liteeth/maccore_liteethphymiitx_converter_mux_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  has_liteeth.liteeth/maccore_liteethphymiitx_converter_mux_reg/Q
                         net (fo=13, routed)          0.342     2.014    has_liteeth.liteeth/maccore_liteethphymiitx_converter_mux
    SLICE_X51Y35         LUT6 (Prop_lut6_I0_O)        0.045     2.059 r  has_liteeth.liteeth/mii_tx_data[1]_i_1/O
                         net (fo=1, routed)           0.000     2.059    has_liteeth.liteeth/maccore_liteethphymiitx_source_source_payload_data[1]
    SLICE_X51Y35         FDRE                                         r  has_liteeth.liteeth/mii_tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_clocks_tx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_tx
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    eth_clocks_tx_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.150 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.900     2.050    has_liteeth.liteeth/eth_tx_clk
    SLICE_X51Y35         FDRE                                         r  has_liteeth.liteeth/mii_tx_data_reg[1]/C
                         clock pessimism             -0.254     1.796    
    SLICE_X51Y35         FDRE (Hold_fdre_C_D)         0.092     1.888    has_liteeth.liteeth/mii_tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 has_liteeth.liteeth/FSM_onehot_txdatapath_liteethmacpreambleinserter_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            has_liteeth.liteeth/mii_tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.209ns (39.528%)  route 0.320ns (60.472%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_clocks_tx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_tx
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    eth_clocks_tx_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.627     1.532    has_liteeth.liteeth/eth_tx_clk
    SLICE_X56Y35         FDRE                                         r  has_liteeth.liteeth/FSM_onehot_txdatapath_liteethmacpreambleinserter_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y35         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  has_liteeth.liteeth/FSM_onehot_txdatapath_liteethmacpreambleinserter_state_reg[1]/Q
                         net (fo=14, routed)          0.320     2.016    has_liteeth.liteeth/FSM_onehot_txdatapath_liteethmacpreambleinserter_state_reg_n_0_[1]
    SLICE_X51Y35         LUT4 (Prop_lut4_I3_O)        0.045     2.061 r  has_liteeth.liteeth/mii_tx_data[2]_i_1/O
                         net (fo=1, routed)           0.000     2.061    has_liteeth.liteeth/mii_tx_data[2]_i_1_n_0
    SLICE_X51Y35         FDRE                                         r  has_liteeth.liteeth/mii_tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_clocks_tx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_tx
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    eth_clocks_tx_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.150 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.900     2.050    has_liteeth.liteeth/eth_tx_clk
    SLICE_X51Y35         FDRE                                         r  has_liteeth.liteeth/mii_tx_data_reg[2]/C
                         clock pessimism             -0.254     1.796    
    SLICE_X51Y35         FDRE (Hold_fdre_C_D)         0.092     1.888    has_liteeth.liteeth/mii_tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 has_liteeth.liteeth/core_tx_crc_reg_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            has_liteeth.liteeth/core_tx_crc_crc_packet_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.247ns (46.586%)  route 0.283ns (53.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_clocks_tx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_tx
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    eth_clocks_tx_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.626     1.531    has_liteeth.liteeth/eth_tx_clk
    SLICE_X50Y33         FDSE                                         r  has_liteeth.liteeth/core_tx_crc_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDSE (Prop_fdse_C_Q)         0.148     1.679 r  has_liteeth.liteeth/core_tx_crc_reg_reg[25]/Q
                         net (fo=14, routed)          0.283     1.962    has_liteeth.liteeth/core_tx_crc_reg_reg_n_0_[25]
    SLICE_X52Y33         LUT6 (Prop_lut6_I4_O)        0.099     2.061 r  has_liteeth.liteeth/core_tx_crc_crc_packet[26]_i_1/O
                         net (fo=1, routed)           0.000     2.061    has_liteeth.liteeth/core_tx_crc_crc_packet[26]_i_1_n_0
    SLICE_X52Y33         FDRE                                         r  has_liteeth.liteeth/core_tx_crc_crc_packet_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_clocks_tx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_tx
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  eth_clocks_tx_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    eth_clocks_tx_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.150 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.897     2.047    has_liteeth.liteeth/eth_tx_clk
    SLICE_X52Y33         FDRE                                         r  has_liteeth.liteeth/core_tx_crc_crc_packet_reg[26]/C
                         clock pessimism             -0.254     1.793    
    SLICE_X52Y33         FDRE (Hold_fdre_C_D)         0.092     1.885    has_liteeth.liteeth/core_tx_crc_crc_packet_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_tx }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y5     has_liteeth.liteeth/storage_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  eth_clocks_tx_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X58Y33    has_liteeth.liteeth/FDPE/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X58Y33    has_liteeth.liteeth/FDPE_1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X56Y33    has_liteeth.liteeth/FSM_onehot_txdatapath_bufferizeendpoints_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X56Y33    has_liteeth.liteeth/FSM_onehot_txdatapath_bufferizeendpoints_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X56Y35    has_liteeth.liteeth/FSM_onehot_txdatapath_liteethmacpreambleinserter_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X56Y35    has_liteeth.liteeth/FSM_onehot_txdatapath_liteethmacpreambleinserter_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X59Y28    has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_binary_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X59Y28    has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_binary_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X58Y33    has_liteeth.liteeth/FDPE/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X58Y33    has_liteeth.liteeth/FDPE_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y35    has_liteeth.liteeth/FSM_onehot_txdatapath_liteethmacpreambleinserter_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y35    has_liteeth.liteeth/FSM_onehot_txdatapath_liteethmacpreambleinserter_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y28    has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_binary_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y28    has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_binary_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y28    has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_binary_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y28    has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_binary_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y28    has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_binary_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y28    has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_binary_reg[4]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X58Y33    has_liteeth.liteeth/FDPE/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X58Y33    has_liteeth.liteeth/FDPE/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X58Y33    has_liteeth.liteeth/FDPE_1/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X58Y33    has_liteeth.liteeth/FDPE_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y33    has_liteeth.liteeth/FSM_onehot_txdatapath_bufferizeendpoints_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y33    has_liteeth.liteeth/FSM_onehot_txdatapath_bufferizeendpoints_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y33    has_liteeth.liteeth/FSM_onehot_txdatapath_bufferizeendpoints_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y33    has_liteeth.liteeth/FSM_onehot_txdatapath_bufferizeendpoints_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y35    has_liteeth.liteeth/FSM_onehot_txdatapath_liteethmacpreambleinserter_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y35    has_liteeth.liteeth/FSM_onehot_txdatapath_liteethmacpreambleinserter_state_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.929ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.929ns  (required time - arrival time)
  Source:                 has_dram.reset_controller/ext_rst2_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            has_dram.reset_controller/pll_rst_cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 0.580ns (21.940%)  route 2.064ns (78.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns = ( 15.192 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.820     5.423    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X19Y48         FDRE                                         r  has_dram.reset_controller/ext_rst2_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.456     5.879 f  has_dram.reset_controller/ext_rst2_n_reg/Q
                         net (fo=1, routed)           0.656     6.535    has_dram.reset_controller/ext_rst2_n
    SLICE_X19Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.659 r  has_dram.reset_controller/pll_rst_cnt[0]_i_1/O
                         net (fo=19, routed)          1.407     8.066    has_dram.reset_controller/clear
    SLICE_X7Y46          FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.770    15.192    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X7Y46          FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[16]/C
                         clock pessimism              0.267    15.460    
                         clock uncertainty           -0.035    15.424    
    SLICE_X7Y46          FDRE (Setup_fdre_C_R)       -0.429    14.995    has_dram.reset_controller/pll_rst_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                  6.929    

Slack (MET) :             6.929ns  (required time - arrival time)
  Source:                 has_dram.reset_controller/ext_rst2_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            has_dram.reset_controller/pll_rst_cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 0.580ns (21.940%)  route 2.064ns (78.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns = ( 15.192 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.820     5.423    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X19Y48         FDRE                                         r  has_dram.reset_controller/ext_rst2_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.456     5.879 f  has_dram.reset_controller/ext_rst2_n_reg/Q
                         net (fo=1, routed)           0.656     6.535    has_dram.reset_controller/ext_rst2_n
    SLICE_X19Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.659 r  has_dram.reset_controller/pll_rst_cnt[0]_i_1/O
                         net (fo=19, routed)          1.407     8.066    has_dram.reset_controller/clear
    SLICE_X7Y46          FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.770    15.192    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X7Y46          FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[17]/C
                         clock pessimism              0.267    15.460    
                         clock uncertainty           -0.035    15.424    
    SLICE_X7Y46          FDRE (Setup_fdre_C_R)       -0.429    14.995    has_dram.reset_controller/pll_rst_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                  6.929    

Slack (MET) :             6.929ns  (required time - arrival time)
  Source:                 has_dram.reset_controller/ext_rst2_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            has_dram.reset_controller/pll_rst_cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 0.580ns (21.940%)  route 2.064ns (78.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns = ( 15.192 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.820     5.423    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X19Y48         FDRE                                         r  has_dram.reset_controller/ext_rst2_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.456     5.879 f  has_dram.reset_controller/ext_rst2_n_reg/Q
                         net (fo=1, routed)           0.656     6.535    has_dram.reset_controller/ext_rst2_n
    SLICE_X19Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.659 r  has_dram.reset_controller/pll_rst_cnt[0]_i_1/O
                         net (fo=19, routed)          1.407     8.066    has_dram.reset_controller/clear
    SLICE_X7Y46          FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.770    15.192    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X7Y46          FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[18]/C
                         clock pessimism              0.267    15.460    
                         clock uncertainty           -0.035    15.424    
    SLICE_X7Y46          FDRE (Setup_fdre_C_R)       -0.429    14.995    has_dram.reset_controller/pll_rst_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                  6.929    

Slack (MET) :             7.063ns  (required time - arrival time)
  Source:                 has_dram.reset_controller/ext_rst2_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            has_dram.reset_controller/pll_rst_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.509ns  (logic 0.580ns (23.116%)  route 1.929ns (76.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns = ( 15.191 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.820     5.423    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X19Y48         FDRE                                         r  has_dram.reset_controller/ext_rst2_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.456     5.879 f  has_dram.reset_controller/ext_rst2_n_reg/Q
                         net (fo=1, routed)           0.656     6.535    has_dram.reset_controller/ext_rst2_n
    SLICE_X19Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.659 r  has_dram.reset_controller/pll_rst_cnt[0]_i_1/O
                         net (fo=19, routed)          1.273     7.932    has_dram.reset_controller/clear
    SLICE_X7Y42          FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.769    15.191    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X7Y42          FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[0]/C
                         clock pessimism              0.267    15.459    
                         clock uncertainty           -0.035    15.423    
    SLICE_X7Y42          FDRE (Setup_fdre_C_R)       -0.429    14.994    has_dram.reset_controller/pll_rst_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                          -7.932    
  -------------------------------------------------------------------
                         slack                                  7.063    

Slack (MET) :             7.063ns  (required time - arrival time)
  Source:                 has_dram.reset_controller/ext_rst2_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            has_dram.reset_controller/pll_rst_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.509ns  (logic 0.580ns (23.116%)  route 1.929ns (76.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns = ( 15.191 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.820     5.423    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X19Y48         FDRE                                         r  has_dram.reset_controller/ext_rst2_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.456     5.879 f  has_dram.reset_controller/ext_rst2_n_reg/Q
                         net (fo=1, routed)           0.656     6.535    has_dram.reset_controller/ext_rst2_n
    SLICE_X19Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.659 r  has_dram.reset_controller/pll_rst_cnt[0]_i_1/O
                         net (fo=19, routed)          1.273     7.932    has_dram.reset_controller/clear
    SLICE_X7Y42          FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.769    15.191    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X7Y42          FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[1]/C
                         clock pessimism              0.267    15.459    
                         clock uncertainty           -0.035    15.423    
    SLICE_X7Y42          FDRE (Setup_fdre_C_R)       -0.429    14.994    has_dram.reset_controller/pll_rst_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                          -7.932    
  -------------------------------------------------------------------
                         slack                                  7.063    

Slack (MET) :             7.063ns  (required time - arrival time)
  Source:                 has_dram.reset_controller/ext_rst2_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            has_dram.reset_controller/pll_rst_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.509ns  (logic 0.580ns (23.116%)  route 1.929ns (76.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns = ( 15.191 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.820     5.423    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X19Y48         FDRE                                         r  has_dram.reset_controller/ext_rst2_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.456     5.879 f  has_dram.reset_controller/ext_rst2_n_reg/Q
                         net (fo=1, routed)           0.656     6.535    has_dram.reset_controller/ext_rst2_n
    SLICE_X19Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.659 r  has_dram.reset_controller/pll_rst_cnt[0]_i_1/O
                         net (fo=19, routed)          1.273     7.932    has_dram.reset_controller/clear
    SLICE_X7Y42          FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.769    15.191    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X7Y42          FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[2]/C
                         clock pessimism              0.267    15.459    
                         clock uncertainty           -0.035    15.423    
    SLICE_X7Y42          FDRE (Setup_fdre_C_R)       -0.429    14.994    has_dram.reset_controller/pll_rst_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                          -7.932    
  -------------------------------------------------------------------
                         slack                                  7.063    

Slack (MET) :             7.063ns  (required time - arrival time)
  Source:                 has_dram.reset_controller/ext_rst2_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            has_dram.reset_controller/pll_rst_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.509ns  (logic 0.580ns (23.116%)  route 1.929ns (76.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns = ( 15.191 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.820     5.423    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X19Y48         FDRE                                         r  has_dram.reset_controller/ext_rst2_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.456     5.879 f  has_dram.reset_controller/ext_rst2_n_reg/Q
                         net (fo=1, routed)           0.656     6.535    has_dram.reset_controller/ext_rst2_n
    SLICE_X19Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.659 r  has_dram.reset_controller/pll_rst_cnt[0]_i_1/O
                         net (fo=19, routed)          1.273     7.932    has_dram.reset_controller/clear
    SLICE_X7Y42          FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.769    15.191    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X7Y42          FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[3]/C
                         clock pessimism              0.267    15.459    
                         clock uncertainty           -0.035    15.423    
    SLICE_X7Y42          FDRE (Setup_fdre_C_R)       -0.429    14.994    has_dram.reset_controller/pll_rst_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                          -7.932    
  -------------------------------------------------------------------
                         slack                                  7.063    

Slack (MET) :             7.071ns  (required time - arrival time)
  Source:                 has_dram.reset_controller/ext_rst2_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            has_dram.reset_controller/pll_rst_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.502ns  (logic 0.580ns (23.184%)  route 1.922ns (76.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns = ( 15.192 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.820     5.423    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X19Y48         FDRE                                         r  has_dram.reset_controller/ext_rst2_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.456     5.879 f  has_dram.reset_controller/ext_rst2_n_reg/Q
                         net (fo=1, routed)           0.656     6.535    has_dram.reset_controller/ext_rst2_n
    SLICE_X19Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.659 r  has_dram.reset_controller/pll_rst_cnt[0]_i_1/O
                         net (fo=19, routed)          1.266     7.924    has_dram.reset_controller/clear
    SLICE_X7Y45          FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.770    15.192    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X7Y45          FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[12]/C
                         clock pessimism              0.267    15.460    
                         clock uncertainty           -0.035    15.424    
    SLICE_X7Y45          FDRE (Setup_fdre_C_R)       -0.429    14.995    has_dram.reset_controller/pll_rst_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                          -7.924    
  -------------------------------------------------------------------
                         slack                                  7.071    

Slack (MET) :             7.071ns  (required time - arrival time)
  Source:                 has_dram.reset_controller/ext_rst2_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            has_dram.reset_controller/pll_rst_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.502ns  (logic 0.580ns (23.184%)  route 1.922ns (76.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns = ( 15.192 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.820     5.423    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X19Y48         FDRE                                         r  has_dram.reset_controller/ext_rst2_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.456     5.879 f  has_dram.reset_controller/ext_rst2_n_reg/Q
                         net (fo=1, routed)           0.656     6.535    has_dram.reset_controller/ext_rst2_n
    SLICE_X19Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.659 r  has_dram.reset_controller/pll_rst_cnt[0]_i_1/O
                         net (fo=19, routed)          1.266     7.924    has_dram.reset_controller/clear
    SLICE_X7Y45          FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.770    15.192    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X7Y45          FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[13]/C
                         clock pessimism              0.267    15.460    
                         clock uncertainty           -0.035    15.424    
    SLICE_X7Y45          FDRE (Setup_fdre_C_R)       -0.429    14.995    has_dram.reset_controller/pll_rst_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                          -7.924    
  -------------------------------------------------------------------
                         slack                                  7.071    

Slack (MET) :             7.071ns  (required time - arrival time)
  Source:                 has_dram.reset_controller/ext_rst2_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            has_dram.reset_controller/pll_rst_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.502ns  (logic 0.580ns (23.184%)  route 1.922ns (76.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns = ( 15.192 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.820     5.423    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X19Y48         FDRE                                         r  has_dram.reset_controller/ext_rst2_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.456     5.879 f  has_dram.reset_controller/ext_rst2_n_reg/Q
                         net (fo=1, routed)           0.656     6.535    has_dram.reset_controller/ext_rst2_n
    SLICE_X19Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.659 r  has_dram.reset_controller/pll_rst_cnt[0]_i_1/O
                         net (fo=19, routed)          1.266     7.924    has_dram.reset_controller/clear
    SLICE_X7Y45          FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.770    15.192    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X7Y45          FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[14]/C
                         clock pessimism              0.267    15.460    
                         clock uncertainty           -0.035    15.424    
    SLICE_X7Y45          FDRE (Setup_fdre_C_R)       -0.429    14.995    has_dram.reset_controller/pll_rst_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                          -7.924    
  -------------------------------------------------------------------
                         slack                                  7.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 has_dram.dram/litedram/FDCE/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            has_dram.dram/litedram/FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.669     1.589    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    SLICE_X5Y45          FDCE                                         r  has_dram.dram/litedram/FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.141     1.730 r  has_dram.dram/litedram/FDCE/Q
                         net (fo=1, routed)           0.104     1.834    has_dram.dram/litedram/builder_reset0
    SLICE_X5Y45          FDCE                                         r  has_dram.dram/litedram/FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.946     2.111    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    SLICE_X5Y45          FDCE                                         r  has_dram.dram/litedram/FDCE_1/C
                         clock pessimism             -0.522     1.589    
    SLICE_X5Y45          FDCE (Hold_fdce_C_D)         0.047     1.636    has_dram.dram/litedram/FDCE_1
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 has_dram.dram/litedram/FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            has_dram.dram/litedram/FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.669     1.589    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    SLICE_X5Y45          FDCE                                         r  has_dram.dram/litedram/FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.141     1.730 r  has_dram.dram/litedram/FDCE_2/Q
                         net (fo=1, routed)           0.112     1.842    has_dram.dram/litedram/builder_reset2
    SLICE_X5Y45          FDCE                                         r  has_dram.dram/litedram/FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.946     2.111    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    SLICE_X5Y45          FDCE                                         r  has_dram.dram/litedram/FDCE_3/C
                         clock pessimism             -0.522     1.589    
    SLICE_X5Y45          FDCE (Hold_fdce_C_D)         0.047     1.636    has_dram.dram/litedram/FDCE_3
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 has_dram.dram/litedram/FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            has_dram.dram/litedram/FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.669     1.589    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    SLICE_X5Y45          FDCE                                         r  has_dram.dram/litedram/FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.128     1.717 r  has_dram.dram/litedram/FDCE_5/Q
                         net (fo=1, routed)           0.120     1.836    has_dram.dram/litedram/builder_reset5
    SLICE_X5Y45          FDCE                                         r  has_dram.dram/litedram/FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.946     2.111    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    SLICE_X5Y45          FDCE                                         r  has_dram.dram/litedram/FDCE_6/C
                         clock pessimism             -0.522     1.589    
    SLICE_X5Y45          FDCE (Hold_fdce_C_D)         0.023     1.612    has_dram.dram/litedram/FDCE_6
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 has_dram.dram/litedram/FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            has_dram.dram/litedram/FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.669     1.589    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    SLICE_X5Y45          FDCE                                         r  has_dram.dram/litedram/FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.128     1.717 r  has_dram.dram/litedram/FDCE_4/Q
                         net (fo=1, routed)           0.119     1.836    has_dram.dram/litedram/builder_reset4
    SLICE_X5Y45          FDCE                                         r  has_dram.dram/litedram/FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.946     2.111    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    SLICE_X5Y45          FDCE                                         r  has_dram.dram/litedram/FDCE_5/C
                         clock pessimism             -0.522     1.589    
    SLICE_X5Y45          FDCE (Hold_fdce_C_D)         0.017     1.606    has_dram.dram/litedram/FDCE_5
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 has_dram.dram/litedram/FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            has_dram.dram/litedram/FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.512%)  route 0.176ns (55.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.669     1.589    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    SLICE_X5Y45          FDCE                                         r  has_dram.dram/litedram/FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.141     1.730 r  has_dram.dram/litedram/FDCE_3/Q
                         net (fo=1, routed)           0.176     1.906    has_dram.dram/litedram/builder_reset3
    SLICE_X5Y45          FDCE                                         r  has_dram.dram/litedram/FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.946     2.111    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    SLICE_X5Y45          FDCE                                         r  has_dram.dram/litedram/FDCE_4/C
                         clock pessimism             -0.522     1.589    
    SLICE_X5Y45          FDCE (Hold_fdce_C_D)         0.075     1.664    has_dram.dram/litedram/FDCE_4
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 has_dram.reset_controller/ext_rst1_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            has_dram.reset_controller/ext_rst2_n_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.641     1.561    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X19Y48         FDRE                                         r  has_dram.reset_controller/ext_rst1_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.141     1.702 r  has_dram.reset_controller/ext_rst1_n_reg/Q
                         net (fo=1, routed)           0.170     1.872    has_dram.reset_controller/ext_rst1_n
    SLICE_X19Y48         FDRE                                         r  has_dram.reset_controller/ext_rst2_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.917     2.082    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X19Y48         FDRE                                         r  has_dram.reset_controller/ext_rst2_n_reg/C
                         clock pessimism             -0.521     1.561    
    SLICE_X19Y48         FDRE (Hold_fdre_C_D)         0.066     1.627    has_dram.reset_controller/ext_rst2_n_reg
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 has_dram.reset_controller/pll_rst_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            has_dram.reset_controller/pll_rst_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.669     1.589    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X7Y44          FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.141     1.730 r  has_dram.reset_controller/pll_rst_cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.838    has_dram.reset_controller/pll_rst_cnt_reg_n_0_[11]
    SLICE_X7Y44          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.946 r  has_dram.reset_controller/pll_rst_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.946    has_dram.reset_controller/pll_rst_cnt_reg[8]_i_1_n_4
    SLICE_X7Y44          FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.946     2.111    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X7Y44          FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[11]/C
                         clock pessimism             -0.522     1.589    
    SLICE_X7Y44          FDRE (Hold_fdre_C_D)         0.105     1.694    has_dram.reset_controller/pll_rst_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 has_dram.reset_controller/pll_rst_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            has_dram.reset_controller/pll_rst_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.669     1.589    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X7Y45          FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.141     1.730 r  has_dram.reset_controller/pll_rst_cnt_reg[15]/Q
                         net (fo=1, routed)           0.108     1.838    has_dram.reset_controller/pll_rst_cnt_reg_n_0_[15]
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.946 r  has_dram.reset_controller/pll_rst_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.946    has_dram.reset_controller/pll_rst_cnt_reg[12]_i_1_n_4
    SLICE_X7Y45          FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.946     2.111    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X7Y45          FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[15]/C
                         clock pessimism             -0.522     1.589    
    SLICE_X7Y45          FDRE (Hold_fdre_C_D)         0.105     1.694    has_dram.reset_controller/pll_rst_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 has_dram.reset_controller/pll_rst_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            has_dram.reset_controller/pll_rst_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.668     1.588    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X7Y42          FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.141     1.729 r  has_dram.reset_controller/pll_rst_cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.837    has_dram.reset_controller/pll_rst_cnt_reg_n_0_[3]
    SLICE_X7Y42          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.945 r  has_dram.reset_controller/pll_rst_cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.945    has_dram.reset_controller/pll_rst_cnt_reg[0]_i_2_n_4
    SLICE_X7Y42          FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.945     2.110    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X7Y42          FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[3]/C
                         clock pessimism             -0.522     1.588    
    SLICE_X7Y42          FDRE (Hold_fdre_C_D)         0.105     1.693    has_dram.reset_controller/pll_rst_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 has_dram.reset_controller/pll_rst_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            has_dram.reset_controller/pll_rst_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.669     1.589    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X7Y43          FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141     1.730 r  has_dram.reset_controller/pll_rst_cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.838    has_dram.reset_controller/pll_rst_cnt_reg_n_0_[7]
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.946 r  has_dram.reset_controller/pll_rst_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.946    has_dram.reset_controller/pll_rst_cnt_reg[4]_i_1_n_4
    SLICE_X7Y43          FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.946     2.111    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X7Y43          FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[7]/C
                         clock pessimism             -0.522     1.589    
    SLICE_X7Y43          FDRE (Hold_fdre_C_D)         0.105     1.694    has_dram.reset_controller/pll_rst_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ext_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  ext_clk_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  has_dram.dram/litedram/PLLE2_ADV/CLKIN1
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X5Y45     has_dram.dram/litedram/FDCE/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X5Y45     has_dram.dram/litedram/FDCE_1/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X5Y45     has_dram.dram/litedram/FDCE_2/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X5Y45     has_dram.dram/litedram/FDCE_3/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X5Y45     has_dram.dram/litedram/FDCE_4/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X5Y45     has_dram.dram/litedram/FDCE_5/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X5Y45     has_dram.dram/litedram/FDCE_6/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X5Y45     has_dram.dram/litedram/FDCE_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  has_dram.dram/litedram/PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  has_dram.dram/litedram/PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  has_dram.dram/litedram/PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X5Y45     has_dram.dram/litedram/FDCE/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X5Y45     has_dram.dram/litedram/FDCE_1/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X5Y45     has_dram.dram/litedram/FDCE_2/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X5Y45     has_dram.dram/litedram/FDCE_3/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X5Y45     has_dram.dram/litedram/FDCE_4/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X5Y45     has_dram.dram/litedram/FDCE_5/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X5Y45     has_dram.dram/litedram/FDCE_6/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X5Y45     has_dram.dram/litedram/FDCE_7/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  has_dram.dram/litedram/PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  has_dram.dram/litedram/PLLE2_ADV/CLKIN1
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X5Y45     has_dram.dram/litedram/FDCE/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X5Y45     has_dram.dram/litedram/FDCE_1/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X5Y45     has_dram.dram/litedram/FDCE_2/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X5Y45     has_dram.dram/litedram/FDCE_3/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X5Y45     has_dram.dram/litedram/FDCE_4/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X5Y45     has_dram.dram/litedram/FDCE_5/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X5Y45     has_dram.dram/litedram/FDCE_6/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X5Y45     has_dram.dram/litedram/FDCE_7/C



---------------------------------------------------------------------------------------------------
From Clock:  builder_pll_fb
  To Clock:  builder_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         builder_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { has_dram.dram/litedram/PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  has_dram.dram/litedram/PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  has_dram.dram/litedram/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  has_dram.dram/litedram/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  has_dram.dram/litedram/PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  main_clkout0
  To Clock:  main_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 has_dram.dram/litedram/FDPE/C
                            (rising edge-triggered cell FDPE clocked by main_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            has_dram.dram/litedram/FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by main_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.826ns
    Source Clock Delay      (SCD):    9.359ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.832     5.435    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  has_dram.dram/litedram/BUFG/O
                         net (fo=8, routed)           1.727     9.359    has_dram.dram/litedram/iodelay_clk
    SLICE_X85Y58         FDPE                                         r  has_dram.dram/litedram/FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y58         FDPE (Prop_fdpe_C_Q)         0.456     9.815 r  has_dram.dram/litedram/FDPE/Q
                         net (fo=1, routed)           0.190    10.004    has_dram.dram/litedram/builder_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X85Y58         FDPE                                         r  has_dram.dram/litedram/FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     2.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     5.422 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.705     7.127    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.210 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     9.128    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.219 r  has_dram.dram/litedram/BUFG/O
                         net (fo=8, routed)           1.606    10.826    has_dram.dram/litedram/iodelay_clk
    SLICE_X85Y58         FDPE                                         r  has_dram.dram/litedram/FDPE_1/C
                         clock pessimism              0.533    11.359    
                         clock uncertainty           -0.053    11.306    
    SLICE_X85Y58         FDPE (Setup_fdpe_C_D)       -0.047    11.259    has_dram.dram/litedram/FDPE_1
  -------------------------------------------------------------------
                         required time                         11.259    
                         arrival time                         -10.004    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             2.865ns  (required time - arrival time)
  Source:                 has_dram.dram/litedram/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            has_dram.dram/litedram/main_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_clkout0 rise@5.000ns - main_clkout0 rise@0.000ns)
  Data Path Delay:        1.343ns  (logic 0.419ns (31.206%)  route 0.924ns (68.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.826ns = ( 13.826 - 5.000 ) 
    Source Clock Delay      (SCD):    9.359ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.832     5.435    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  has_dram.dram/litedram/BUFG/O
                         net (fo=8, routed)           1.727     9.359    has_dram.dram/litedram/iodelay_clk
    SLICE_X85Y58         FDPE                                         r  has_dram.dram/litedram/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y58         FDPE (Prop_fdpe_C_Q)         0.419     9.778 r  has_dram.dram/litedram/FDPE_1/Q
                         net (fo=5, routed)           0.924    10.701    has_dram.dram/litedram/iodelay_rst
    SLICE_X88Y61         FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     5.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.422 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.705    10.127    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  has_dram.dram/litedram/BUFG/O
                         net (fo=8, routed)           1.606    13.826    has_dram.dram/litedram/iodelay_clk
    SLICE_X88Y61         FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[0]/C
                         clock pessimism              0.492    14.318    
                         clock uncertainty           -0.053    14.265    
    SLICE_X88Y61         FDSE (Setup_fdse_C_S)       -0.699    13.566    has_dram.dram/litedram/main_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.566    
                         arrival time                         -10.701    
  -------------------------------------------------------------------
                         slack                                  2.865    

Slack (MET) :             2.865ns  (required time - arrival time)
  Source:                 has_dram.dram/litedram/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            has_dram.dram/litedram/main_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_clkout0 rise@5.000ns - main_clkout0 rise@0.000ns)
  Data Path Delay:        1.343ns  (logic 0.419ns (31.206%)  route 0.924ns (68.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.826ns = ( 13.826 - 5.000 ) 
    Source Clock Delay      (SCD):    9.359ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.832     5.435    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  has_dram.dram/litedram/BUFG/O
                         net (fo=8, routed)           1.727     9.359    has_dram.dram/litedram/iodelay_clk
    SLICE_X85Y58         FDPE                                         r  has_dram.dram/litedram/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y58         FDPE (Prop_fdpe_C_Q)         0.419     9.778 r  has_dram.dram/litedram/FDPE_1/Q
                         net (fo=5, routed)           0.924    10.701    has_dram.dram/litedram/iodelay_rst
    SLICE_X88Y61         FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     5.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.422 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.705    10.127    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  has_dram.dram/litedram/BUFG/O
                         net (fo=8, routed)           1.606    13.826    has_dram.dram/litedram/iodelay_clk
    SLICE_X88Y61         FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[1]/C
                         clock pessimism              0.492    14.318    
                         clock uncertainty           -0.053    14.265    
    SLICE_X88Y61         FDSE (Setup_fdse_C_S)       -0.699    13.566    has_dram.dram/litedram/main_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.566    
                         arrival time                         -10.701    
  -------------------------------------------------------------------
                         slack                                  2.865    

Slack (MET) :             2.865ns  (required time - arrival time)
  Source:                 has_dram.dram/litedram/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            has_dram.dram/litedram/main_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_clkout0 rise@5.000ns - main_clkout0 rise@0.000ns)
  Data Path Delay:        1.343ns  (logic 0.419ns (31.206%)  route 0.924ns (68.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.826ns = ( 13.826 - 5.000 ) 
    Source Clock Delay      (SCD):    9.359ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.832     5.435    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  has_dram.dram/litedram/BUFG/O
                         net (fo=8, routed)           1.727     9.359    has_dram.dram/litedram/iodelay_clk
    SLICE_X85Y58         FDPE                                         r  has_dram.dram/litedram/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y58         FDPE (Prop_fdpe_C_Q)         0.419     9.778 r  has_dram.dram/litedram/FDPE_1/Q
                         net (fo=5, routed)           0.924    10.701    has_dram.dram/litedram/iodelay_rst
    SLICE_X88Y61         FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     5.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.422 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.705    10.127    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  has_dram.dram/litedram/BUFG/O
                         net (fo=8, routed)           1.606    13.826    has_dram.dram/litedram/iodelay_clk
    SLICE_X88Y61         FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[2]/C
                         clock pessimism              0.492    14.318    
                         clock uncertainty           -0.053    14.265    
    SLICE_X88Y61         FDSE (Setup_fdse_C_S)       -0.699    13.566    has_dram.dram/litedram/main_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.566    
                         arrival time                         -10.701    
  -------------------------------------------------------------------
                         slack                                  2.865    

Slack (MET) :             2.865ns  (required time - arrival time)
  Source:                 has_dram.dram/litedram/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            has_dram.dram/litedram/main_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_clkout0 rise@5.000ns - main_clkout0 rise@0.000ns)
  Data Path Delay:        1.343ns  (logic 0.419ns (31.206%)  route 0.924ns (68.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.826ns = ( 13.826 - 5.000 ) 
    Source Clock Delay      (SCD):    9.359ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.832     5.435    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  has_dram.dram/litedram/BUFG/O
                         net (fo=8, routed)           1.727     9.359    has_dram.dram/litedram/iodelay_clk
    SLICE_X85Y58         FDPE                                         r  has_dram.dram/litedram/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y58         FDPE (Prop_fdpe_C_Q)         0.419     9.778 r  has_dram.dram/litedram/FDPE_1/Q
                         net (fo=5, routed)           0.924    10.701    has_dram.dram/litedram/iodelay_rst
    SLICE_X88Y61         FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     5.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.422 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.705    10.127    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  has_dram.dram/litedram/BUFG/O
                         net (fo=8, routed)           1.606    13.826    has_dram.dram/litedram/iodelay_clk
    SLICE_X88Y61         FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[3]/C
                         clock pessimism              0.492    14.318    
                         clock uncertainty           -0.053    14.265    
    SLICE_X88Y61         FDSE (Setup_fdse_C_S)       -0.699    13.566    has_dram.dram/litedram/main_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.566    
                         arrival time                         -10.701    
  -------------------------------------------------------------------
                         slack                                  2.865    

Slack (MET) :             3.068ns  (required time - arrival time)
  Source:                 has_dram.dram/litedram/main_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            has_dram.dram/litedram/main_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_clkout0 rise@5.000ns - main_clkout0 rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 0.642ns (37.532%)  route 1.069ns (62.467%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.826ns = ( 13.826 - 5.000 ) 
    Source Clock Delay      (SCD):    9.359ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.832     5.435    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  has_dram.dram/litedram/BUFG/O
                         net (fo=8, routed)           1.727     9.359    has_dram.dram/litedram/iodelay_clk
    SLICE_X88Y61         FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y61         FDSE (Prop_fdse_C_Q)         0.518     9.877 r  has_dram.dram/litedram/main_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.879    10.755    has_dram.dram/litedram/main_reset_counter[0]
    SLICE_X88Y61         LUT4 (Prop_lut4_I1_O)        0.124    10.879 r  has_dram.dram/litedram/main_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.069    has_dram.dram/litedram/main_reset_counter[3]_i_1_n_0
    SLICE_X88Y61         FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     5.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.422 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.705    10.127    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  has_dram.dram/litedram/BUFG/O
                         net (fo=8, routed)           1.606    13.826    has_dram.dram/litedram/iodelay_clk
    SLICE_X88Y61         FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[0]/C
                         clock pessimism              0.533    14.359    
                         clock uncertainty           -0.053    14.306    
    SLICE_X88Y61         FDSE (Setup_fdse_C_CE)      -0.169    14.137    has_dram.dram/litedram/main_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.137    
                         arrival time                         -11.069    
  -------------------------------------------------------------------
                         slack                                  3.068    

Slack (MET) :             3.068ns  (required time - arrival time)
  Source:                 has_dram.dram/litedram/main_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            has_dram.dram/litedram/main_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_clkout0 rise@5.000ns - main_clkout0 rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 0.642ns (37.532%)  route 1.069ns (62.467%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.826ns = ( 13.826 - 5.000 ) 
    Source Clock Delay      (SCD):    9.359ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.832     5.435    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  has_dram.dram/litedram/BUFG/O
                         net (fo=8, routed)           1.727     9.359    has_dram.dram/litedram/iodelay_clk
    SLICE_X88Y61         FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y61         FDSE (Prop_fdse_C_Q)         0.518     9.877 r  has_dram.dram/litedram/main_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.879    10.755    has_dram.dram/litedram/main_reset_counter[0]
    SLICE_X88Y61         LUT4 (Prop_lut4_I1_O)        0.124    10.879 r  has_dram.dram/litedram/main_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.069    has_dram.dram/litedram/main_reset_counter[3]_i_1_n_0
    SLICE_X88Y61         FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     5.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.422 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.705    10.127    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  has_dram.dram/litedram/BUFG/O
                         net (fo=8, routed)           1.606    13.826    has_dram.dram/litedram/iodelay_clk
    SLICE_X88Y61         FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[1]/C
                         clock pessimism              0.533    14.359    
                         clock uncertainty           -0.053    14.306    
    SLICE_X88Y61         FDSE (Setup_fdse_C_CE)      -0.169    14.137    has_dram.dram/litedram/main_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.137    
                         arrival time                         -11.069    
  -------------------------------------------------------------------
                         slack                                  3.068    

Slack (MET) :             3.068ns  (required time - arrival time)
  Source:                 has_dram.dram/litedram/main_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            has_dram.dram/litedram/main_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_clkout0 rise@5.000ns - main_clkout0 rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 0.642ns (37.532%)  route 1.069ns (62.467%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.826ns = ( 13.826 - 5.000 ) 
    Source Clock Delay      (SCD):    9.359ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.832     5.435    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  has_dram.dram/litedram/BUFG/O
                         net (fo=8, routed)           1.727     9.359    has_dram.dram/litedram/iodelay_clk
    SLICE_X88Y61         FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y61         FDSE (Prop_fdse_C_Q)         0.518     9.877 r  has_dram.dram/litedram/main_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.879    10.755    has_dram.dram/litedram/main_reset_counter[0]
    SLICE_X88Y61         LUT4 (Prop_lut4_I1_O)        0.124    10.879 r  has_dram.dram/litedram/main_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.069    has_dram.dram/litedram/main_reset_counter[3]_i_1_n_0
    SLICE_X88Y61         FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     5.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.422 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.705    10.127    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  has_dram.dram/litedram/BUFG/O
                         net (fo=8, routed)           1.606    13.826    has_dram.dram/litedram/iodelay_clk
    SLICE_X88Y61         FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[2]/C
                         clock pessimism              0.533    14.359    
                         clock uncertainty           -0.053    14.306    
    SLICE_X88Y61         FDSE (Setup_fdse_C_CE)      -0.169    14.137    has_dram.dram/litedram/main_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.137    
                         arrival time                         -11.069    
  -------------------------------------------------------------------
                         slack                                  3.068    

Slack (MET) :             3.068ns  (required time - arrival time)
  Source:                 has_dram.dram/litedram/main_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            has_dram.dram/litedram/main_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_clkout0 rise@5.000ns - main_clkout0 rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 0.642ns (37.532%)  route 1.069ns (62.467%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.826ns = ( 13.826 - 5.000 ) 
    Source Clock Delay      (SCD):    9.359ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.832     5.435    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  has_dram.dram/litedram/BUFG/O
                         net (fo=8, routed)           1.727     9.359    has_dram.dram/litedram/iodelay_clk
    SLICE_X88Y61         FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y61         FDSE (Prop_fdse_C_Q)         0.518     9.877 r  has_dram.dram/litedram/main_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.879    10.755    has_dram.dram/litedram/main_reset_counter[0]
    SLICE_X88Y61         LUT4 (Prop_lut4_I1_O)        0.124    10.879 r  has_dram.dram/litedram/main_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.069    has_dram.dram/litedram/main_reset_counter[3]_i_1_n_0
    SLICE_X88Y61         FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     5.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.422 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.705    10.127    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  has_dram.dram/litedram/BUFG/O
                         net (fo=8, routed)           1.606    13.826    has_dram.dram/litedram/iodelay_clk
    SLICE_X88Y61         FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[3]/C
                         clock pessimism              0.533    14.359    
                         clock uncertainty           -0.053    14.306    
    SLICE_X88Y61         FDSE (Setup_fdse_C_CE)      -0.169    14.137    has_dram.dram/litedram/main_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.137    
                         arrival time                         -11.069    
  -------------------------------------------------------------------
                         slack                                  3.068    

Slack (MET) :             3.433ns  (required time - arrival time)
  Source:                 has_dram.dram/litedram/main_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            has_dram.dram/litedram/main_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by main_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_clkout0 rise@5.000ns - main_clkout0 rise@0.000ns)
  Data Path Delay:        1.522ns  (logic 0.642ns (42.186%)  route 0.880ns (57.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.826ns = ( 13.826 - 5.000 ) 
    Source Clock Delay      (SCD):    9.359ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.832     5.435    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  has_dram.dram/litedram/BUFG/O
                         net (fo=8, routed)           1.727     9.359    has_dram.dram/litedram/iodelay_clk
    SLICE_X88Y61         FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y61         FDSE (Prop_fdse_C_Q)         0.518     9.877 r  has_dram.dram/litedram/main_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.880    10.756    has_dram.dram/litedram/main_reset_counter[0]
    SLICE_X89Y61         LUT6 (Prop_lut6_I1_O)        0.124    10.880 r  has_dram.dram/litedram/main_ic_reset_i_1/O
                         net (fo=1, routed)           0.000    10.880    has_dram.dram/litedram/main_ic_reset_i_1_n_0
    SLICE_X89Y61         FDRE                                         r  has_dram.dram/litedram/main_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     5.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.422 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.705    10.127    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  has_dram.dram/litedram/BUFG/O
                         net (fo=8, routed)           1.606    13.826    has_dram.dram/litedram/iodelay_clk
    SLICE_X89Y61         FDRE                                         r  has_dram.dram/litedram/main_ic_reset_reg/C
                         clock pessimism              0.511    14.337    
                         clock uncertainty           -0.053    14.284    
    SLICE_X89Y61         FDRE (Setup_fdre_C_D)        0.029    14.313    has_dram.dram/litedram/main_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         14.313    
                         arrival time                         -10.880    
  -------------------------------------------------------------------
                         slack                                  3.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 has_dram.dram/litedram/FDPE/C
                            (rising edge-triggered cell FDPE clocked by main_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            has_dram.dram/litedram/FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by main_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout0 rise@0.000ns - main_clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.629     1.549    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  has_dram.dram/litedram/BUFG/O
                         net (fo=8, routed)           0.603     2.890    has_dram.dram/litedram/iodelay_clk
    SLICE_X85Y58         FDPE                                         r  has_dram.dram/litedram/FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y58         FDPE (Prop_fdpe_C_Q)         0.141     3.031 r  has_dram.dram/litedram/FDPE/Q
                         net (fo=1, routed)           0.056     3.087    has_dram.dram/litedram/builder_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X85Y58         FDPE                                         r  has_dram.dram/litedram/FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.903     2.068    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  has_dram.dram/litedram/BUFG/O
                         net (fo=8, routed)           0.875     3.741    has_dram.dram/litedram/iodelay_clk
    SLICE_X85Y58         FDPE                                         r  has_dram.dram/litedram/FDPE_1/C
                         clock pessimism             -0.850     2.890    
    SLICE_X85Y58         FDPE (Hold_fdpe_C_D)         0.075     2.965    has_dram.dram/litedram/FDPE_1
  -------------------------------------------------------------------
                         required time                         -2.965    
                         arrival time                           3.087    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 has_dram.dram/litedram/main_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            has_dram.dram/litedram/main_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by main_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout0 rise@0.000ns - main_clkout0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.209ns (57.087%)  route 0.157ns (42.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.837ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.629     1.549    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  has_dram.dram/litedram/BUFG/O
                         net (fo=8, routed)           0.603     2.890    has_dram.dram/litedram/iodelay_clk
    SLICE_X88Y61         FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y61         FDSE (Prop_fdse_C_Q)         0.164     3.054 r  has_dram.dram/litedram/main_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.157     3.211    has_dram.dram/litedram/main_reset_counter[2]
    SLICE_X89Y61         LUT6 (Prop_lut6_I2_O)        0.045     3.256 r  has_dram.dram/litedram/main_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     3.256    has_dram.dram/litedram/main_ic_reset_i_1_n_0
    SLICE_X89Y61         FDRE                                         r  has_dram.dram/litedram/main_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.903     2.068    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  has_dram.dram/litedram/BUFG/O
                         net (fo=8, routed)           0.875     3.741    has_dram.dram/litedram/iodelay_clk
    SLICE_X89Y61         FDRE                                         r  has_dram.dram/litedram/main_ic_reset_reg/C
                         clock pessimism             -0.837     2.903    
    SLICE_X89Y61         FDRE (Hold_fdre_C_D)         0.091     2.994    has_dram.dram/litedram/main_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.994    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 has_dram.dram/litedram/main_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            has_dram.dram/litedram/main_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout0 rise@0.000ns - main_clkout0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.249ns (58.049%)  route 0.180ns (41.951%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.629     1.549    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  has_dram.dram/litedram/BUFG/O
                         net (fo=8, routed)           0.603     2.890    has_dram.dram/litedram/iodelay_clk
    SLICE_X88Y61         FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y61         FDSE (Prop_fdse_C_Q)         0.148     3.038 r  has_dram.dram/litedram/main_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.180     3.218    has_dram.dram/litedram/main_reset_counter[1]
    SLICE_X88Y61         LUT2 (Prop_lut2_I1_O)        0.101     3.319 r  has_dram.dram/litedram/main_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.319    has_dram.dram/litedram/main_reset_counter[1]_i_1_n_0
    SLICE_X88Y61         FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.903     2.068    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  has_dram.dram/litedram/BUFG/O
                         net (fo=8, routed)           0.875     3.741    has_dram.dram/litedram/iodelay_clk
    SLICE_X88Y61         FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[1]/C
                         clock pessimism             -0.850     2.890    
    SLICE_X88Y61         FDSE (Hold_fdse_C_D)         0.131     3.021    has_dram.dram/litedram/main_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.021    
                         arrival time                           3.319    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 has_dram.dram/litedram/main_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            has_dram.dram/litedram/main_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout0 rise@0.000ns - main_clkout0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.249ns (57.513%)  route 0.184ns (42.487%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.629     1.549    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  has_dram.dram/litedram/BUFG/O
                         net (fo=8, routed)           0.603     2.890    has_dram.dram/litedram/iodelay_clk
    SLICE_X88Y61         FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y61         FDSE (Prop_fdse_C_Q)         0.148     3.038 r  has_dram.dram/litedram/main_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.184     3.222    has_dram.dram/litedram/main_reset_counter[1]
    SLICE_X88Y61         LUT4 (Prop_lut4_I2_O)        0.101     3.323 r  has_dram.dram/litedram/main_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.323    has_dram.dram/litedram/main_reset_counter[3]_i_2_n_0
    SLICE_X88Y61         FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.903     2.068    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  has_dram.dram/litedram/BUFG/O
                         net (fo=8, routed)           0.875     3.741    has_dram.dram/litedram/iodelay_clk
    SLICE_X88Y61         FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[3]/C
                         clock pessimism             -0.850     2.890    
    SLICE_X88Y61         FDSE (Hold_fdse_C_D)         0.131     3.021    has_dram.dram/litedram/main_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.021    
                         arrival time                           3.323    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 has_dram.dram/litedram/main_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            has_dram.dram/litedram/main_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout0 rise@0.000ns - main_clkout0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.246ns (57.216%)  route 0.184ns (42.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.629     1.549    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  has_dram.dram/litedram/BUFG/O
                         net (fo=8, routed)           0.603     2.890    has_dram.dram/litedram/iodelay_clk
    SLICE_X88Y61         FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y61         FDSE (Prop_fdse_C_Q)         0.148     3.038 r  has_dram.dram/litedram/main_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.184     3.222    has_dram.dram/litedram/main_reset_counter[1]
    SLICE_X88Y61         LUT3 (Prop_lut3_I0_O)        0.098     3.320 r  has_dram.dram/litedram/main_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.320    has_dram.dram/litedram/main_reset_counter[2]_i_1_n_0
    SLICE_X88Y61         FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.903     2.068    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  has_dram.dram/litedram/BUFG/O
                         net (fo=8, routed)           0.875     3.741    has_dram.dram/litedram/iodelay_clk
    SLICE_X88Y61         FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[2]/C
                         clock pessimism             -0.850     2.890    
    SLICE_X88Y61         FDSE (Hold_fdse_C_D)         0.121     3.011    has_dram.dram/litedram/main_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.011    
                         arrival time                           3.320    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 has_dram.dram/litedram/main_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            has_dram.dram/litedram/main_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout0 rise@0.000ns - main_clkout0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.091%)  route 0.235ns (52.909%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.629     1.549    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  has_dram.dram/litedram/BUFG/O
                         net (fo=8, routed)           0.603     2.890    has_dram.dram/litedram/iodelay_clk
    SLICE_X88Y61         FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y61         FDSE (Prop_fdse_C_Q)         0.164     3.054 f  has_dram.dram/litedram/main_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.235     3.289    has_dram.dram/litedram/main_reset_counter[0]
    SLICE_X88Y61         LUT1 (Prop_lut1_I0_O)        0.045     3.334 r  has_dram.dram/litedram/main_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     3.334    has_dram.dram/litedram/main_reset_counter0[0]
    SLICE_X88Y61         FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.903     2.068    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  has_dram.dram/litedram/BUFG/O
                         net (fo=8, routed)           0.875     3.741    has_dram.dram/litedram/iodelay_clk
    SLICE_X88Y61         FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[0]/C
                         clock pessimism             -0.850     2.890    
    SLICE_X88Y61         FDSE (Hold_fdse_C_D)         0.120     3.010    has_dram.dram/litedram/main_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.010    
                         arrival time                           3.334    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 has_dram.dram/litedram/main_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            has_dram.dram/litedram/main_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout0 rise@0.000ns - main_clkout0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.629     1.549    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  has_dram.dram/litedram/BUFG/O
                         net (fo=8, routed)           0.603     2.890    has_dram.dram/litedram/iodelay_clk
    SLICE_X88Y61         FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y61         FDSE (Prop_fdse_C_Q)         0.148     3.038 r  has_dram.dram/litedram/main_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     3.162    has_dram.dram/litedram/main_reset_counter[3]
    SLICE_X88Y61         LUT4 (Prop_lut4_I3_O)        0.099     3.261 r  has_dram.dram/litedram/main_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     3.317    has_dram.dram/litedram/main_reset_counter[3]_i_1_n_0
    SLICE_X88Y61         FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.903     2.068    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  has_dram.dram/litedram/BUFG/O
                         net (fo=8, routed)           0.875     3.741    has_dram.dram/litedram/iodelay_clk
    SLICE_X88Y61         FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[0]/C
                         clock pessimism             -0.850     2.890    
    SLICE_X88Y61         FDSE (Hold_fdse_C_CE)       -0.016     2.874    has_dram.dram/litedram/main_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.874    
                         arrival time                           3.317    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 has_dram.dram/litedram/main_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            has_dram.dram/litedram/main_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout0 rise@0.000ns - main_clkout0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.629     1.549    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  has_dram.dram/litedram/BUFG/O
                         net (fo=8, routed)           0.603     2.890    has_dram.dram/litedram/iodelay_clk
    SLICE_X88Y61         FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y61         FDSE (Prop_fdse_C_Q)         0.148     3.038 r  has_dram.dram/litedram/main_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     3.162    has_dram.dram/litedram/main_reset_counter[3]
    SLICE_X88Y61         LUT4 (Prop_lut4_I3_O)        0.099     3.261 r  has_dram.dram/litedram/main_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     3.317    has_dram.dram/litedram/main_reset_counter[3]_i_1_n_0
    SLICE_X88Y61         FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.903     2.068    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  has_dram.dram/litedram/BUFG/O
                         net (fo=8, routed)           0.875     3.741    has_dram.dram/litedram/iodelay_clk
    SLICE_X88Y61         FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[1]/C
                         clock pessimism             -0.850     2.890    
    SLICE_X88Y61         FDSE (Hold_fdse_C_CE)       -0.016     2.874    has_dram.dram/litedram/main_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.874    
                         arrival time                           3.317    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 has_dram.dram/litedram/main_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            has_dram.dram/litedram/main_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout0 rise@0.000ns - main_clkout0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.629     1.549    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  has_dram.dram/litedram/BUFG/O
                         net (fo=8, routed)           0.603     2.890    has_dram.dram/litedram/iodelay_clk
    SLICE_X88Y61         FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y61         FDSE (Prop_fdse_C_Q)         0.148     3.038 r  has_dram.dram/litedram/main_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     3.162    has_dram.dram/litedram/main_reset_counter[3]
    SLICE_X88Y61         LUT4 (Prop_lut4_I3_O)        0.099     3.261 r  has_dram.dram/litedram/main_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     3.317    has_dram.dram/litedram/main_reset_counter[3]_i_1_n_0
    SLICE_X88Y61         FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.903     2.068    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  has_dram.dram/litedram/BUFG/O
                         net (fo=8, routed)           0.875     3.741    has_dram.dram/litedram/iodelay_clk
    SLICE_X88Y61         FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[2]/C
                         clock pessimism             -0.850     2.890    
    SLICE_X88Y61         FDSE (Hold_fdse_C_CE)       -0.016     2.874    has_dram.dram/litedram/main_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.874    
                         arrival time                           3.317    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 has_dram.dram/litedram/main_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            has_dram.dram/litedram/main_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout0 rise@0.000ns - main_clkout0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.629     1.549    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  has_dram.dram/litedram/BUFG/O
                         net (fo=8, routed)           0.603     2.890    has_dram.dram/litedram/iodelay_clk
    SLICE_X88Y61         FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y61         FDSE (Prop_fdse_C_Q)         0.148     3.038 r  has_dram.dram/litedram/main_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     3.162    has_dram.dram/litedram/main_reset_counter[3]
    SLICE_X88Y61         LUT4 (Prop_lut4_I3_O)        0.099     3.261 r  has_dram.dram/litedram/main_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     3.317    has_dram.dram/litedram/main_reset_counter[3]_i_1_n_0
    SLICE_X88Y61         FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.903     2.068    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  has_dram.dram/litedram/BUFG/O
                         net (fo=8, routed)           0.875     3.741    has_dram.dram/litedram/iodelay_clk
    SLICE_X88Y61         FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[3]/C
                         clock pessimism             -0.850     2.890    
    SLICE_X88Y61         FDSE (Hold_fdse_C_CE)       -0.016     2.874    has_dram.dram/litedram/main_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.874    
                         arrival time                           3.317    
  -------------------------------------------------------------------
                         slack                                  0.442    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_clkout0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { has_dram.dram/litedram/PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  has_dram.dram/litedram/IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    has_dram.dram/litedram/BUFG/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0   has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X85Y58     has_dram.dram/litedram/FDPE/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X85Y58     has_dram.dram/litedram/FDPE_1/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X89Y61     has_dram.dram/litedram/main_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y61     has_dram.dram/litedram/main_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y61     has_dram.dram/litedram/main_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y61     has_dram.dram/litedram/main_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y61     has_dram.dram/litedram/main_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  has_dram.dram/litedram/IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0   has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X85Y58     has_dram.dram/litedram/FDPE/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X85Y58     has_dram.dram/litedram/FDPE_1/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y61     has_dram.dram/litedram/main_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y61     has_dram.dram/litedram/main_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y61     has_dram.dram/litedram/main_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y61     has_dram.dram/litedram/main_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y61     has_dram.dram/litedram/main_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X85Y58     has_dram.dram/litedram/FDPE/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X85Y58     has_dram.dram/litedram/FDPE_1/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y61     has_dram.dram/litedram/main_ic_reset_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X85Y58     has_dram.dram/litedram/FDPE/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X85Y58     has_dram.dram/litedram/FDPE_1/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y61     has_dram.dram/litedram/main_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y61     has_dram.dram/litedram/main_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y61     has_dram.dram/litedram/main_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y61     has_dram.dram/litedram/main_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y61     has_dram.dram/litedram/main_reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X85Y58     has_dram.dram/litedram/FDPE/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X85Y58     has_dram.dram/litedram/FDPE_1/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y61     has_dram.dram/litedram/main_ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  main_clkout1
  To Clock:  main_clkout1

Setup :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 soc0/processors[0].core/dcache_0/r1_reg[data_out][31]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc0/processors[0].core/register_file_0/registers_reg_2/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_clkout1 rise@10.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        9.643ns  (logic 1.740ns (18.045%)  route 7.903ns (81.955%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.854ns = ( 18.854 - 10.000 ) 
    Source Clock Delay      (SCD):    9.258ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.832     5.435    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       1.627     9.258    soc0/processors[0].core/dcache_0/system_clk
    SLICE_X12Y113        FDRE                                         r  soc0/processors[0].core/dcache_0/r1_reg[data_out][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y113        FDRE (Prop_fdre_C_Q)         0.518     9.776 r  soc0/processors[0].core/dcache_0/r1_reg[data_out][31]/Q
                         net (fo=10, routed)          1.611    11.387    soc0/processors[0].core/dcache_0/r1_reg[data_out][63]_0[26]
    SLICE_X32Y98         LUT6 (Prop_lut6_I0_O)        0.124    11.511 r  soc0/processors[0].core/dcache_0/r3[load_data][47]_i_3/O
                         net (fo=2, routed)           0.661    12.172    soc0/processors[0].core/dcache_0/r3[load_data][47]_i_3_n_0
    SLICE_X32Y98         LUT3 (Prop_lut3_I2_O)        0.124    12.296 r  soc0/processors[0].core/dcache_0/r3[load_data][15]_i_1/O
                         net (fo=3, routed)           0.341    12.637    soc0/processors[0].core/dcache_0/r2_reg[byte_index][7][2][15]
    SLICE_X34Y98         LUT4 (Prop_lut4_I3_O)        0.124    12.761 r  soc0/processors[0].core/dcache_0/i___180_i_4/O
                         net (fo=1, routed)           0.680    13.441    soc0/processors[0].core/loadstore1_0/r3_reg[ld_sp_data][15]_0
    SLICE_X34Y98         LUT6 (Prop_lut6_I1_O)        0.124    13.565 r  soc0/processors[0].core/loadstore1_0/i___180_i_2/O
                         net (fo=51, routed)          0.971    14.537    soc0/processors[0].core/loadstore1_0/i___180_i_2_n_0
    SLICE_X35Y98         LUT5 (Prop_lut5_I4_O)        0.152    14.689 f  soc0/processors[0].core/loadstore1_0/registers_reg_1_i_323/O
                         net (fo=7, routed)           0.603    15.292    soc0/processors[0].core/loadstore1_0/registers_reg_1_i_323_n_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I0_O)        0.326    15.618 r  soc0/processors[0].core/loadstore1_0/registers_reg_1_i_270/O
                         net (fo=1, routed)           0.491    16.110    soc0/processors[0].core/loadstore1_0/registers_reg_1_i_270_n_0
    SLICE_X38Y95         LUT6 (Prop_lut6_I0_O)        0.124    16.234 r  soc0/processors[0].core/loadstore1_0/registers_reg_1_i_185/O
                         net (fo=1, routed)           0.953    17.187    soc0/processors[0].core/loadstore1_0/loadstore1_to_writeback[write_data][43]
    SLICE_X53Y99         LUT6 (Prop_lut6_I4_O)        0.124    17.311 r  soc0/processors[0].core/loadstore1_0/registers_reg_1_i_65/O
                         net (fo=7, routed)           1.590    18.901    soc0/processors[0].core/register_file_0/writeback_to_register_file[write_data][43]
    RAMB36_X2Y19         RAMB36E1                                     r  soc0/processors[0].core/register_file_0/registers_reg_2/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.705    15.127    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       1.635    18.854    soc0/processors[0].core/register_file_0/system_clk
    RAMB36_X2Y19         RAMB36E1                                     r  soc0/processors[0].core/register_file_0/registers_reg_2/CLKBWRCLK
                         clock pessimism              0.412    19.266    
                         clock uncertainty           -0.057    19.209    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                     -0.241    18.968    soc0/processors[0].core/register_file_0/registers_reg_2
  -------------------------------------------------------------------
                         required time                         18.968    
                         arrival time                         -18.901    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 soc0/processors[1].core/decode2_0/dc2_reg[e][insn_type][1]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc0/processors[1].core/with_fpu.fpu_0/r_reg[state][4]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_clkout1 rise@10.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        9.543ns  (logic 2.097ns (21.974%)  route 7.446ns (78.026%))
  Logic Levels:           13  (LUT3=3 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.896ns = ( 18.896 - 10.000 ) 
    Source Clock Delay      (SCD):    9.426ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.832     5.435    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       1.794     9.426    soc0/processors[1].core/decode2_0/system_clk
    SLICE_X28Y177        FDRE                                         r  soc0/processors[1].core/decode2_0/dc2_reg[e][insn_type][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y177        FDRE (Prop_fdre_C_Q)         0.456     9.882 r  soc0/processors[1].core/decode2_0/dc2_reg[e][insn_type][1]/Q
                         net (fo=93, routed)          1.270    11.151    soc0/processors[1].core/decode2_0/dc2_reg[e][insn_type][5]_0[1]
    SLICE_X28Y176        LUT6 (Prop_lut6_I2_O)        0.124    11.275 f  soc0/processors[1].core/decode2_0/ex1[ic][2]_i_7__0/O
                         net (fo=2, routed)           0.312    11.587    soc0/processors[1].core/decode2_0/ex1[ic][2]_i_7__0_n_0
    SLICE_X28Y177        LUT5 (Prop_lut5_I0_O)        0.124    11.711 r  soc0/processors[1].core/decode2_0/ex1[ic][2]_i_9__0/O
                         net (fo=1, routed)           0.302    12.014    soc0/processors[1].core/decode2_0/ex1[ic][2]_i_9__0_n_0
    SLICE_X28Y176        LUT6 (Prop_lut6_I2_O)        0.124    12.138 f  soc0/processors[1].core/decode2_0/ex1[ic][2]_i_8__0/O
                         net (fo=1, routed)           0.573    12.711    soc0/processors[1].core/decode2_0/ex1[ic][2]_i_8__0_n_0
    SLICE_X29Y176        LUT5 (Prop_lut5_I4_O)        0.124    12.835 r  soc0/processors[1].core/decode2_0/ex1[ic][2]_i_2__0/O
                         net (fo=5, routed)           0.167    13.002    soc0/processors[1].core/execute1_0/bsort_0/ex1[e][intr_vec][6]_i_3__0
    SLICE_X29Y176        LUT5 (Prop_lut5_I0_O)        0.124    13.126 r  soc0/processors[1].core/execute1_0/bsort_0/i___24_i_7/O
                         net (fo=3, routed)           0.308    13.434    soc0/processors[1].core/execute1_0/bsort_0/dc2_reg[e][uses_dscr]
    SLICE_X31Y176        LUT6 (Prop_lut6_I5_O)        0.124    13.558 f  soc0/processors[1].core/execute1_0/bsort_0/i___24_i_3__0/O
                         net (fo=6, routed)           0.477    14.035    soc0/processors[1].core/execute1_0/pmu_0/ex1_reg[se][write_lpcr]
    SLICE_X37Y175        LUT3 (Prop_lut3_I2_O)        0.124    14.159 r  soc0/processors[1].core/execute1_0/pmu_0/ex1[se][write_lpcr]_i_2__0/O
                         net (fo=54, routed)          0.748    14.907    soc0/processors[1].core/decode2_0/ex1in[instr_dispatch]
    SLICE_X35Y181        LUT3 (Prop_lut3_I0_O)        0.124    15.031 r  soc0/processors[1].core/decode2_0/i___0_i_2__3/O
                         net (fo=74, routed)          0.808    15.839    soc0/processors[1].core/decode2_0/execute1_to_fpu[valid]
    SLICE_X34Y183        LUT4 (Prop_lut4_I0_O)        0.124    15.963 r  soc0/processors[1].core/decode2_0/r[exec_state][4]_i_2__0/O
                         net (fo=2, routed)           0.350    16.313    soc0/processors[1].core/decode2_0/dc2_reg[e][insn_type][5]_4[4]
    SLICE_X34Y184        LUT6 (Prop_lut6_I2_O)        0.124    16.437 r  soc0/processors[1].core/decode2_0/r[state][4]_i_11__0/O
                         net (fo=1, routed)           0.561    16.998    soc0/processors[1].core/with_fpu.fpu_0/r[state][4]_i_2__0_0
    SLICE_X31Y185        LUT5 (Prop_lut5_I4_O)        0.124    17.122 r  soc0/processors[1].core/with_fpu.fpu_0/r[state][4]_i_6__0/O
                         net (fo=1, routed)           0.593    17.715    soc0/processors[1].core/with_fpu.fpu_0/r[state][4]_i_6__0_n_0
    SLICE_X30Y186        LUT6 (Prop_lut6_I5_O)        0.124    17.839 r  soc0/processors[1].core/with_fpu.fpu_0/r[state][4]_i_2__0/O
                         net (fo=1, routed)           0.635    18.474    soc0/processors[1].core/with_fpu.fpu_0/r[state][4]_i_2__0_n_0
    SLICE_X32Y185        LUT3 (Prop_lut3_I2_O)        0.153    18.627 r  soc0/processors[1].core/with_fpu.fpu_0/r[state][4]_i_1__0/O
                         net (fo=1, routed)           0.341    18.968    soc0/processors[1].core/with_fpu.fpu_0/rin[state][4]
    SLICE_X32Y186        FDRE                                         r  soc0/processors[1].core/with_fpu.fpu_0/r_reg[state][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.705    15.127    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       1.677    18.896    soc0/processors[1].core/with_fpu.fpu_0/system_clk
    SLICE_X32Y186        FDRE                                         r  soc0/processors[1].core/with_fpu.fpu_0/r_reg[state][4]/C
                         clock pessimism              0.499    19.396    
                         clock uncertainty           -0.057    19.339    
    SLICE_X32Y186        FDRE (Setup_fdre_C_D)       -0.270    19.069    soc0/processors[1].core/with_fpu.fpu_0/r_reg[state][4]
  -------------------------------------------------------------------
                         required time                         19.069    
                         arrival time                         -18.968    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 soc0/processors[0].core/decode2_0/dc2_reg[e][insn_type][3]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc0/processors[0].core/decode2_0/control_0/curr_cr_tag_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_clkout1 rise@10.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        9.669ns  (logic 1.834ns (18.968%)  route 7.835ns (81.032%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.723ns = ( 18.723 - 10.000 ) 
    Source Clock Delay      (SCD):    9.264ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.832     5.435    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       1.632     9.264    soc0/processors[0].core/decode2_0/system_clk
    SLICE_X64Y98         FDRE                                         r  soc0/processors[0].core/decode2_0/dc2_reg[e][insn_type][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.419     9.683 r  soc0/processors[0].core/decode2_0/dc2_reg[e][insn_type][3]/Q
                         net (fo=89, routed)          1.474    11.157    soc0/processors[0].core/decode2_0/dc2_reg[e][insn_type][5]_0[3]
    SLICE_X60Y96         LUT6 (Prop_lut6_I3_O)        0.299    11.456 f  soc0/processors[0].core/decode2_0/bpc[2]_i_4/O
                         net (fo=52, routed)          0.834    12.290    soc0/processors[0].core/decode2_0/control_0/dc2[e][cr][31]_i_10_0
    SLICE_X61Y96         LUT6 (Prop_lut6_I3_O)        0.124    12.414 r  soc0/processors[0].core/decode2_0/control_0/dc2[e][cr][31]_i_12/O
                         net (fo=1, routed)           0.294    12.709    soc0/processors[0].core/execute1_0/bsort_0/dc2[e][cr][31]_i_6
    SLICE_X58Y96         LUT6 (Prop_lut6_I2_O)        0.124    12.833 f  soc0/processors[0].core/execute1_0/bsort_0/dc2[e][cr][31]_i_10/O
                         net (fo=2, routed)           0.838    13.670    soc0/processors[0].core/execute1_0/bsort_0/bp_done_reg_0
    SLICE_X56Y90         LUT5 (Prop_lut5_I4_O)        0.124    13.794 r  soc0/processors[0].core/execute1_0/bsort_0/d2_log.log_data[2]_i_3/O
                         net (fo=6, routed)           0.436    14.230    soc0/processors[0].core/execute1_0/bsort_0/dc2_reg[e][write_reg_enable]
    SLICE_X57Y90         LUT2 (Prop_lut2_I1_O)        0.124    14.354 f  soc0/processors[0].core/execute1_0/bsort_0/dc2[e][valid]_i_38/O
                         net (fo=2, routed)           0.453    14.807    soc0/processors[0].core/execute1_0/bsort_0/dc2[e][valid]_i_38_n_0
    SLICE_X56Y88         LUT6 (Prop_lut6_I4_O)        0.124    14.931 r  soc0/processors[0].core/execute1_0/bsort_0/dc2[e][valid]_i_11/O
                         net (fo=3, routed)           0.987    15.918    soc0/processors[0].core/decode2_0/control_0/dc2_reg[e][valid]_4
    SLICE_X57Y87         LUT6 (Prop_lut6_I4_O)        0.124    16.042 f  soc0/processors[0].core/decode2_0/control_0/dc2[e][valid]_i_8/O
                         net (fo=1, routed)           0.989    17.032    soc0/processors[0].core/decode2_0/control_0/dc2[e][valid]_i_8_n_0
    SLICE_X61Y85         LUT5 (Prop_lut5_I4_O)        0.124    17.156 r  soc0/processors[0].core/decode2_0/control_0/dc2[e][valid]_i_3/O
                         net (fo=19, routed)          0.694    17.849    soc0/processors[0].core/decode2_0/control_0/dc2in[e][valid]
    SLICE_X63Y86         LUT3 (Prop_lut3_I0_O)        0.124    17.973 r  soc0/processors[0].core/decode2_0/control_0/dc2[e][instr_tag][valid]_i_1/O
                         net (fo=11, routed)          0.481    18.454    soc0/processors[0].core/decode2_0/control_0/dc2_reg[e][valid]
    SLICE_X64Y86         LUT4 (Prop_lut4_I2_O)        0.124    18.578 r  soc0/processors[0].core/decode2_0/control_0/curr_cr_tag[1]_i_1/O
                         net (fo=1, routed)           0.354    18.933    soc0/processors[0].core/decode2_0/control_0/curr_cr_tag[1]_i_1_n_0
    SLICE_X63Y86         FDRE                                         r  soc0/processors[0].core/decode2_0/control_0/curr_cr_tag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.705    15.127    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       1.503    18.723    soc0/processors[0].core/decode2_0/control_0/system_clk
    SLICE_X63Y86         FDRE                                         r  soc0/processors[0].core/decode2_0/control_0/curr_cr_tag_reg[1]/C
                         clock pessimism              0.492    19.215    
                         clock uncertainty           -0.057    19.158    
    SLICE_X63Y86         FDRE (Setup_fdre_C_D)       -0.040    19.118    soc0/processors[0].core/decode2_0/control_0/curr_cr_tag_reg[1]
  -------------------------------------------------------------------
                         required time                         19.118    
                         arrival time                         -18.933    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 soc0/processors[0].core/decode2_0/dc2_reg[e][insn_type][3]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc0/processors[0].core/decode2_0/control_0/curr_ov_tag_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_clkout1 rise@10.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        9.673ns  (logic 1.834ns (18.959%)  route 7.839ns (81.041%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.722ns = ( 18.722 - 10.000 ) 
    Source Clock Delay      (SCD):    9.264ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.832     5.435    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       1.632     9.264    soc0/processors[0].core/decode2_0/system_clk
    SLICE_X64Y98         FDRE                                         r  soc0/processors[0].core/decode2_0/dc2_reg[e][insn_type][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.419     9.683 r  soc0/processors[0].core/decode2_0/dc2_reg[e][insn_type][3]/Q
                         net (fo=89, routed)          1.474    11.157    soc0/processors[0].core/decode2_0/dc2_reg[e][insn_type][5]_0[3]
    SLICE_X60Y96         LUT6 (Prop_lut6_I3_O)        0.299    11.456 f  soc0/processors[0].core/decode2_0/bpc[2]_i_4/O
                         net (fo=52, routed)          0.834    12.290    soc0/processors[0].core/decode2_0/control_0/dc2[e][cr][31]_i_10_0
    SLICE_X61Y96         LUT6 (Prop_lut6_I3_O)        0.124    12.414 r  soc0/processors[0].core/decode2_0/control_0/dc2[e][cr][31]_i_12/O
                         net (fo=1, routed)           0.294    12.709    soc0/processors[0].core/execute1_0/bsort_0/dc2[e][cr][31]_i_6
    SLICE_X58Y96         LUT6 (Prop_lut6_I2_O)        0.124    12.833 f  soc0/processors[0].core/execute1_0/bsort_0/dc2[e][cr][31]_i_10/O
                         net (fo=2, routed)           0.838    13.670    soc0/processors[0].core/execute1_0/bsort_0/bp_done_reg_0
    SLICE_X56Y90         LUT5 (Prop_lut5_I4_O)        0.124    13.794 r  soc0/processors[0].core/execute1_0/bsort_0/d2_log.log_data[2]_i_3/O
                         net (fo=6, routed)           0.436    14.230    soc0/processors[0].core/execute1_0/bsort_0/dc2_reg[e][write_reg_enable]
    SLICE_X57Y90         LUT2 (Prop_lut2_I1_O)        0.124    14.354 f  soc0/processors[0].core/execute1_0/bsort_0/dc2[e][valid]_i_38/O
                         net (fo=2, routed)           0.453    14.807    soc0/processors[0].core/execute1_0/bsort_0/dc2[e][valid]_i_38_n_0
    SLICE_X56Y88         LUT6 (Prop_lut6_I4_O)        0.124    14.931 r  soc0/processors[0].core/execute1_0/bsort_0/dc2[e][valid]_i_11/O
                         net (fo=3, routed)           0.987    15.918    soc0/processors[0].core/decode2_0/control_0/dc2_reg[e][valid]_4
    SLICE_X57Y87         LUT6 (Prop_lut6_I4_O)        0.124    16.042 f  soc0/processors[0].core/decode2_0/control_0/dc2[e][valid]_i_8/O
                         net (fo=1, routed)           0.989    17.032    soc0/processors[0].core/decode2_0/control_0/dc2[e][valid]_i_8_n_0
    SLICE_X61Y85         LUT5 (Prop_lut5_I4_O)        0.124    17.156 r  soc0/processors[0].core/decode2_0/control_0/dc2[e][valid]_i_3/O
                         net (fo=19, routed)          0.694    17.849    soc0/processors[0].core/decode2_0/control_0/dc2in[e][valid]
    SLICE_X63Y86         LUT3 (Prop_lut3_I0_O)        0.124    17.973 r  soc0/processors[0].core/decode2_0/control_0/dc2[e][instr_tag][valid]_i_1/O
                         net (fo=11, routed)          0.650    18.624    soc0/processors[0].core/decode2_0/control_0/dc2_reg[e][valid]
    SLICE_X63Y84         LUT4 (Prop_lut4_I1_O)        0.124    18.748 r  soc0/processors[0].core/decode2_0/control_0/curr_ov_tag[0]_i_1/O
                         net (fo=1, routed)           0.189    18.937    soc0/processors[0].core/decode2_0/control_0/curr_ov_tag[0]_i_1_n_0
    SLICE_X62Y84         FDRE                                         r  soc0/processors[0].core/decode2_0/control_0/curr_ov_tag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.705    15.127    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       1.502    18.722    soc0/processors[0].core/decode2_0/control_0/system_clk
    SLICE_X62Y84         FDRE                                         r  soc0/processors[0].core/decode2_0/control_0/curr_ov_tag_reg[0]/C
                         clock pessimism              0.492    19.214    
                         clock uncertainty           -0.057    19.157    
    SLICE_X62Y84         FDRE (Setup_fdre_C_D)       -0.031    19.126    soc0/processors[0].core/decode2_0/control_0/curr_ov_tag_reg[0]
  -------------------------------------------------------------------
                         required time                         19.126    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 soc0/processors[0].core/execute1_0/mult_32s_0/m10/CLK
                            (rising edge-triggered cell DSP48E1 clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc0/processors[0].core/decode2_0/dc2_reg[e][cr][30]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_clkout1 rise@10.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        9.659ns  (logic 4.874ns (50.462%)  route 4.785ns (49.538%))
  Logic Levels:           8  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.828ns = ( 18.828 - 10.000 ) 
    Source Clock Delay      (SCD):    9.440ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.832     5.435    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       1.809     9.440    soc0/processors[0].core/execute1_0/mult_32s_0/system_clk
    DSP48_X2Y38          DSP48E1                                      r  soc0/processors[0].core/execute1_0/mult_32s_0/m10/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.488    11.928 r  soc0/processors[0].core/execute1_0/mult_32s_0/m10/PCOUT[47]
                         net (fo=1, routed)           0.002    11.930    soc0/processors[0].core/execute1_0/mult_32s_0/m10_pc[47]
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.448 r  soc0/processors[0].core/execute1_0/mult_32s_0/m11/P[0]
                         net (fo=2, routed)           0.945    14.393    soc0/processors[0].core/execute1_0/mult_32s_0/mult_32s_to_x[result][40]
    SLICE_X81Y101        LUT3 (Prop_lut3_I0_O)        0.124    14.517 r  soc0/processors[0].core/execute1_0/mult_32s_0/ex2[e][write_data][40]_i_3/O
                         net (fo=2, routed)           1.196    15.713    soc0/processors[0].core/execute1_0/mult_32s_0/m11_23
    SLICE_X79Y101        LUT6 (Prop_lut6_I5_O)        0.124    15.837 r  soc0/processors[0].core/execute1_0/mult_32s_0/ex2[e][write_cr_data][30]_i_18/O
                         net (fo=1, routed)           0.424    16.261    soc0/processors[0].core/execute1_0/mult_32s_0/ex2[e][write_cr_data][30]_i_18_n_0
    SLICE_X81Y100        LUT5 (Prop_lut5_I0_O)        0.124    16.385 r  soc0/processors[0].core/execute1_0/mult_32s_0/ex2[e][write_cr_data][30]_i_14/O
                         net (fo=1, routed)           1.038    17.423    soc0/processors[0].core/execute1_0/mult_32s_0/ex2[e][write_cr_data][30]_i_14_n_0
    SLICE_X87Y94         LUT4 (Prop_lut4_I1_O)        0.124    17.547 r  soc0/processors[0].core/execute1_0/mult_32s_0/ex2[e][write_cr_data][30]_i_8/O
                         net (fo=1, routed)           0.577    18.124    soc0/processors[0].core/execute1_0/mult_32s_0/ex2[e][write_cr_data][30]_i_8_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I5_O)        0.124    18.248 f  soc0/processors[0].core/execute1_0/mult_32s_0/ex2[e][write_cr_data][30]_i_2/O
                         net (fo=2, routed)           0.311    18.560    soc0/processors[0].core/execute1_0/pmu_0/ex2_reg[e][write_cr_data][30]
    SLICE_X86Y91         LUT5 (Prop_lut5_I1_O)        0.124    18.684 r  soc0/processors[0].core/execute1_0/pmu_0/ex2[e][write_cr_data][30]_i_1/O
                         net (fo=2, routed)           0.291    18.975    soc0/processors[0].core/decode2_0/control_0/dc2_reg[e][cr][31]_0[30]
    SLICE_X87Y91         LUT6 (Prop_lut6_I5_O)        0.124    19.099 r  soc0/processors[0].core/decode2_0/control_0/dc2[e][cr][30]_i_1/O
                         net (fo=1, routed)           0.000    19.099    soc0/processors[0].core/decode2_0/control_0_n_12
    SLICE_X87Y91         FDRE                                         r  soc0/processors[0].core/decode2_0/dc2_reg[e][cr][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.705    15.127    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       1.608    18.828    soc0/processors[0].core/decode2_0/system_clk
    SLICE_X87Y91         FDRE                                         r  soc0/processors[0].core/decode2_0/dc2_reg[e][cr][30]/C
                         clock pessimism              0.492    19.320    
                         clock uncertainty           -0.057    19.263    
    SLICE_X87Y91         FDRE (Setup_fdre_C_D)        0.031    19.294    soc0/processors[0].core/decode2_0/dc2_reg[e][cr][30]
  -------------------------------------------------------------------
                         required time                         19.294    
                         arrival time                         -19.099    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 soc0/processors[0].core/decode2_0/dc2_reg[e][invert_a]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc0/processors[0].core/decode2_0/dc2_reg[e][read_data2][0]_replica/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_clkout1 rise@10.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        9.409ns  (logic 1.851ns (19.673%)  route 7.558ns (80.327%))
  Logic Levels:           10  (LUT4=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.728ns = ( 18.728 - 10.000 ) 
    Source Clock Delay      (SCD):    9.347ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.832     5.435    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       1.715     9.347    soc0/processors[0].core/decode2_0/system_clk
    SLICE_X76Y93         FDRE                                         r  soc0/processors[0].core/decode2_0/dc2_reg[e][invert_a]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDRE (Prop_fdre_C_Q)         0.518     9.865 r  soc0/processors[0].core/decode2_0/dc2_reg[e][invert_a]/Q
                         net (fo=153, routed)         1.266    11.130    soc0/processors[0].core/decode2_0/decode2_to_execute1[invert_a]
    SLICE_X78Y100        LUT4 (Prop_lut4_I2_O)        0.124    11.254 r  soc0/processors[0].core/decode2_0/ex1[e][write_data][62]_i_14/O
                         net (fo=17, routed)          0.979    12.233    soc0/processors[0].core/decode2_0/ex1[e][write_data][62]_i_14_n_0
    SLICE_X79Y102        LUT6 (Prop_lut6_I3_O)        0.124    12.357 r  soc0/processors[0].core/decode2_0/ex1[e][xerc][ca32]_i_53/O
                         net (fo=1, routed)           0.491    12.849    soc0/processors[0].core/decode2_0/ex1[e][xerc][ca32]_i_53_n_0
    SLICE_X81Y102        LUT6 (Prop_lut6_I0_O)        0.124    12.973 r  soc0/processors[0].core/decode2_0/ex1[e][xerc][ca32]_i_28/O
                         net (fo=1, routed)           0.511    13.484    soc0/processors[0].core/decode2_0/ex1[e][xerc][ca32]_i_28_n_0
    SLICE_X82Y102        LUT6 (Prop_lut6_I5_O)        0.124    13.608 r  soc0/processors[0].core/decode2_0/ex1[e][xerc][ca32]_i_15/O
                         net (fo=1, routed)           0.158    13.766    soc0/processors[0].core/decode2_0/execute1_0/rotator_0/output_mode02_out
    SLICE_X82Y102        LUT6 (Prop_lut6_I5_O)        0.124    13.890 r  soc0/processors[0].core/decode2_0/ex1[e][xerc][ca32]_i_9/O
                         net (fo=66, routed)          1.318    15.208    soc0/processors[0].core/decode2_0/execute1_0/rotator_0/output_mode[0]
    SLICE_X83Y96         LUT6 (Prop_lut6_I4_O)        0.124    15.332 r  soc0/processors[0].core/decode2_0/ex1[e][write_data][0]_i_8/O
                         net (fo=1, routed)           0.306    15.637    soc0/processors[0].core/decode2_0/execute1_0/rotator_result[0]
    SLICE_X82Y94         LUT4 (Prop_lut4_I2_O)        0.124    15.761 r  soc0/processors[0].core/decode2_0/ex1[e][write_data][0]_i_3/O
                         net (fo=1, routed)           0.698    16.459    soc0/processors[0].core/decode2_0/ex1[e][write_data][0]_i_3_n_0
    SLICE_X80Y93         LUT6 (Prop_lut6_I1_O)        0.124    16.583 r  soc0/processors[0].core/decode2_0/ex1[e][write_data][0]_i_1/O
                         net (fo=4, routed)           1.054    17.637    soc0/processors[0].core/decode2_0/execute1_bypass[data][0]
    SLICE_X61Y92         LUT6 (Prop_lut6_I4_O)        0.124    17.761 r  soc0/processors[0].core/decode2_0/dc2[e][read_data2][0]_i_3/O
                         net (fo=1, routed)           0.000    17.761    soc0/processors[0].core/decode2_0/dc2[e][read_data2][0]_i_3_n_0
    SLICE_X61Y92         MUXF7 (Prop_muxf7_I1_O)      0.217    17.978 r  soc0/processors[0].core/decode2_0/dc2_reg[e][read_data2][0]_i_1/O
                         net (fo=8, routed)           0.777    18.755    soc0/processors[0].core/decode2_0/dc2in[e][read_data2][0]
    SLICE_X62Y94         FDRE                                         r  soc0/processors[0].core/decode2_0/dc2_reg[e][read_data2][0]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.705    15.127    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       1.508    18.728    soc0/processors[0].core/decode2_0/system_clk
    SLICE_X62Y94         FDRE                                         r  soc0/processors[0].core/decode2_0/dc2_reg[e][read_data2][0]_replica/C
                         clock pessimism              0.492    19.220    
                         clock uncertainty           -0.057    19.163    
    SLICE_X62Y94         FDRE (Setup_fdre_C_D)       -0.206    18.957    soc0/processors[0].core/decode2_0/dc2_reg[e][read_data2][0]_replica
  -------------------------------------------------------------------
                         required time                         18.957    
                         arrival time                         -18.755    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 soc0/processors[0].core/execute1_0/mult_32s_0/m10/CLK
                            (rising edge-triggered cell DSP48E1 clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc0/processors[0].core/execute1_0/ex2_reg[e][write_cr_data][29]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_clkout1 rise@10.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        9.568ns  (logic 4.750ns (49.643%)  route 4.818ns (50.357%))
  Logic Levels:           7  (DSP48E1=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.828ns = ( 18.828 - 10.000 ) 
    Source Clock Delay      (SCD):    9.440ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.832     5.435    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       1.809     9.440    soc0/processors[0].core/execute1_0/mult_32s_0/system_clk
    DSP48_X2Y38          DSP48E1                                      r  soc0/processors[0].core/execute1_0/mult_32s_0/m10/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.488    11.928 r  soc0/processors[0].core/execute1_0/mult_32s_0/m10/PCOUT[47]
                         net (fo=1, routed)           0.002    11.930    soc0/processors[0].core/execute1_0/mult_32s_0/m10_pc[47]
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.448 f  soc0/processors[0].core/execute1_0/mult_32s_0/m11/P[0]
                         net (fo=2, routed)           0.945    14.393    soc0/processors[0].core/execute1_0/mult_32s_0/mult_32s_to_x[result][40]
    SLICE_X81Y101        LUT3 (Prop_lut3_I0_O)        0.124    14.517 f  soc0/processors[0].core/execute1_0/mult_32s_0/ex2[e][write_data][40]_i_3/O
                         net (fo=2, routed)           1.196    15.713    soc0/processors[0].core/execute1_0/mult_32s_0/m11_23
    SLICE_X79Y101        LUT6 (Prop_lut6_I5_O)        0.124    15.837 f  soc0/processors[0].core/execute1_0/mult_32s_0/ex2[e][write_cr_data][30]_i_18/O
                         net (fo=1, routed)           0.424    16.261    soc0/processors[0].core/execute1_0/mult_32s_0/ex2[e][write_cr_data][30]_i_18_n_0
    SLICE_X81Y100        LUT5 (Prop_lut5_I0_O)        0.124    16.385 f  soc0/processors[0].core/execute1_0/mult_32s_0/ex2[e][write_cr_data][30]_i_14/O
                         net (fo=1, routed)           1.038    17.423    soc0/processors[0].core/execute1_0/mult_32s_0/ex2[e][write_cr_data][30]_i_14_n_0
    SLICE_X87Y94         LUT4 (Prop_lut4_I1_O)        0.124    17.547 f  soc0/processors[0].core/execute1_0/mult_32s_0/ex2[e][write_cr_data][30]_i_8/O
                         net (fo=1, routed)           0.577    18.124    soc0/processors[0].core/execute1_0/mult_32s_0/ex2[e][write_cr_data][30]_i_8_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I5_O)        0.124    18.248 r  soc0/processors[0].core/execute1_0/mult_32s_0/ex2[e][write_cr_data][30]_i_2/O
                         net (fo=2, routed)           0.304    18.552    soc0/processors[0].core/execute1_0/mult_32s_0/ex1_reg[se][mult_32s]
    SLICE_X87Y91         LUT4 (Prop_lut4_I0_O)        0.124    18.676 r  soc0/processors[0].core/execute1_0/mult_32s_0/ex2[e][write_cr_data][29]_i_1/O
                         net (fo=2, routed)           0.332    19.008    soc0/processors[0].core/execute1_0/ex1_reg[e][write_enable]_0[29]
    SLICE_X89Y91         FDRE                                         r  soc0/processors[0].core/execute1_0/ex2_reg[e][write_cr_data][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.705    15.127    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       1.608    18.828    soc0/processors[0].core/execute1_0/system_clk
    SLICE_X89Y91         FDRE                                         r  soc0/processors[0].core/execute1_0/ex2_reg[e][write_cr_data][29]/C
                         clock pessimism              0.492    19.320    
                         clock uncertainty           -0.057    19.263    
    SLICE_X89Y91         FDRE (Setup_fdre_C_D)       -0.043    19.220    soc0/processors[0].core/execute1_0/ex2_reg[e][write_cr_data][29]
  -------------------------------------------------------------------
                         required time                         19.220    
                         arrival time                         -19.008    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 soc0/processors[1].core/icache_0/r_reg[wb][adr][26]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc0/processors[1].core/dcache_0/rams[0].way/ram_reg/DIBDI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_clkout1 rise@10.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        9.398ns  (logic 1.339ns (14.248%)  route 8.059ns (85.752%))
  Logic Levels:           5  (LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.755ns = ( 18.755 - 10.000 ) 
    Source Clock Delay      (SCD):    9.247ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.832     5.435    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       1.616     9.247    soc0/processors[1].core/icache_0/system_clk
    SLICE_X33Y118        FDRE                                         r  soc0/processors[1].core/icache_0/r_reg[wb][adr][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y118        FDRE (Prop_fdre_C_Q)         0.456     9.703 f  soc0/processors[1].core/icache_0/r_reg[wb][adr][26]/Q
                         net (fo=1, routed)           1.666    11.369    soc0/processors[1].core/icache_0/predecoder_0/Q[0]
    SLICE_X39Y105        LUT6 (Prop_lut6_I0_O)        0.124    11.493 f  soc0/processors[1].core/icache_0/predecoder_0/snoop_tag[17]_i_2/O
                         net (fo=1, routed)           0.000    11.493    soc0/wishbone_arbiter_0/snoop_tag_reg[17]
    SLICE_X39Y105        MUXF7 (Prop_muxf7_I0_O)      0.212    11.705 f  soc0/wishbone_arbiter_0/snoop_tag_reg[17]_i_1/O
                         net (fo=18, routed)          0.982    12.688    soc0/wishbone_arbiter_0/selected_reg[2]_16[1]
    SLICE_X37Y96         LUT4 (Prop_lut4_I2_O)        0.299    12.987 r  soc0/wishbone_arbiter_0/data_latch[63]_i_5/O
                         net (fo=73, routed)          1.466    14.452    soc0/wishbone_arbiter_0/data_latch[63]_i_5_n_0
    SLICE_X32Y74         LUT6 (Prop_lut6_I2_O)        0.124    14.576 r  soc0/wishbone_arbiter_0/data_latch[61]_i_1/O
                         net (fo=15, routed)          2.615    17.191    soc0/processors[1].core/dcache_0/rams[1].way/ram_reg_2[61]
    SLICE_X48Y128        LUT4 (Prop_lut4_I0_O)        0.124    17.315 r  soc0/processors[1].core/dcache_0/rams[1].way/ram_reg_i_45__1/O
                         net (fo=3, routed)           1.330    18.645    soc0/processors[1].core/dcache_0/rams[0].way/D[61]
    RAMB36_X1Y27         RAMB36E1                                     r  soc0/processors[1].core/dcache_0/rams[0].way/ram_reg/DIBDI[29]
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.705    15.127    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       1.535    18.755    soc0/processors[1].core/dcache_0/rams[0].way/system_clk
    RAMB36_X1Y27         RAMB36E1                                     r  soc0/processors[1].core/dcache_0/rams[0].way/ram_reg/CLKBWRCLK
                         clock pessimism              0.419    19.173    
                         clock uncertainty           -0.057    19.117    
    RAMB36_X1Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[29])
                                                     -0.241    18.876    soc0/processors[1].core/dcache_0/rams[0].way/ram_reg
  -------------------------------------------------------------------
                         required time                         18.876    
                         arrival time                         -18.645    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 has_dram.dram/litedram/main_litedramcore_bankmachine3_pipe_valid_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            has_dram.dram/litedram/main_litedramcore_bankmachine1_trascon_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_clkout1 rise@10.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        9.094ns  (logic 2.636ns (28.986%)  route 6.458ns (71.014%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.828ns = ( 18.828 - 10.000 ) 
    Source Clock Delay      (SCD):    9.437ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.832     5.435    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       1.805     9.437    has_dram.dram/litedram/FDCE_7_0
    SLICE_X68Y48         FDRE                                         r  has_dram.dram/litedram/main_litedramcore_bankmachine3_pipe_valid_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y48         FDRE (Prop_fdre_C_Q)         0.419     9.856 r  has_dram.dram/litedram/main_litedramcore_bankmachine3_pipe_valid_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           1.034    10.890    has_dram.dram/litedram/p_0_in6_in[1]
    SLICE_X67Y48         LUT6 (Prop_lut6_I4_O)        0.297    11.187 r  has_dram.dram/litedram/builder_bankmachine3_state[3]_i_18/O
                         net (fo=1, routed)           0.000    11.187    has_dram.dram/litedram/builder_bankmachine3_state[3]_i_18_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.719 r  has_dram.dram/litedram/builder_bankmachine3_state_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.719    has_dram.dram/litedram/builder_bankmachine3_state_reg[3]_i_11_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.990 r  has_dram.dram/litedram/builder_bankmachine3_state_reg[3]_i_7/CO[0]
                         net (fo=2, routed)           0.851    12.841    has_dram.dram/litedram/main_litedramcore_bankmachine3_row_hit
    SLICE_X72Y45         LUT2 (Prop_lut2_I0_O)        0.373    13.214 r  has_dram.dram/litedram/builder_bankmachine3_state[3]_i_4/O
                         net (fo=4, routed)           0.822    14.035    has_dram.dram/litedram/builder_bankmachine3_state[3]_i_4_n_0
    SLICE_X71Y47         LUT6 (Prop_lut6_I3_O)        0.124    14.159 r  has_dram.dram/litedram/main_litedramcore_trrdcon_count_i_15/O
                         net (fo=2, routed)           0.815    14.974    has_dram.dram/litedram/main_litedramcore_trrdcon_count_i_15_n_0
    SLICE_X75Y47         LUT6 (Prop_lut6_I0_O)        0.124    15.098 r  has_dram.dram/litedram/main_litedramcore_trrdcon_count_i_8/O
                         net (fo=1, routed)           0.630    15.729    has_dram.dram/litedram/main_litedramcore_trrdcon_count_i_8_n_0
    SLICE_X77Y48         LUT5 (Prop_lut5_I2_O)        0.124    15.853 r  has_dram.dram/litedram/main_litedramcore_trrdcon_count_i_3/O
                         net (fo=12, routed)          0.361    16.214    has_dram.dram/litedram/main_litedramcore_trrdcon_count_i_3_n_0
    SLICE_X77Y46         LUT5 (Prop_lut5_I3_O)        0.124    16.338 f  has_dram.dram/litedram/main_litedramcore_trrdcon_count_i_4/O
                         net (fo=34, routed)          0.607    16.945    has_dram.dram/litedram/main_litedramcore_trrdcon_count_i_4_n_0
    SLICE_X78Y48         LUT6 (Prop_lut6_I5_O)        0.124    17.069 r  has_dram.dram/litedram/main_litedramcore_bankmachine1_trascon_count[2]_i_2/O
                         net (fo=5, routed)           0.480    17.549    has_dram.dram/litedram/main_litedramcore_bankmachine1_trascon_count[2]_i_2_n_0
    SLICE_X81Y49         LUT3 (Prop_lut3_I2_O)        0.124    17.673 r  has_dram.dram/litedram/main_litedramcore_bankmachine1_trascon_count[1]_i_1/O
                         net (fo=4, routed)           0.858    18.531    has_dram.dram/litedram/main_litedramcore_bankmachine1_trascon_count[1]_i_1_n_0
    SLICE_X82Y50         FDRE                                         r  has_dram.dram/litedram/main_litedramcore_bankmachine1_trascon_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.705    15.127    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       1.608    18.828    has_dram.dram/litedram/FDCE_7_0
    SLICE_X82Y50         FDRE                                         r  has_dram.dram/litedram/main_litedramcore_bankmachine1_trascon_count_reg[0]/C
                         clock pessimism              0.420    19.248    
                         clock uncertainty           -0.057    19.191    
    SLICE_X82Y50         FDRE (Setup_fdre_C_R)       -0.429    18.762    has_dram.dram/litedram/main_litedramcore_bankmachine1_trascon_count_reg[0]
  -------------------------------------------------------------------
                         required time                         18.762    
                         arrival time                         -18.531    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 has_dram.dram/litedram/main_litedramcore_bankmachine3_pipe_valid_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            has_dram.dram/litedram/main_litedramcore_bankmachine1_trascon_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_clkout1 rise@10.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        9.094ns  (logic 2.636ns (28.986%)  route 6.458ns (71.014%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.828ns = ( 18.828 - 10.000 ) 
    Source Clock Delay      (SCD):    9.437ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.832     5.435    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       1.805     9.437    has_dram.dram/litedram/FDCE_7_0
    SLICE_X68Y48         FDRE                                         r  has_dram.dram/litedram/main_litedramcore_bankmachine3_pipe_valid_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y48         FDRE (Prop_fdre_C_Q)         0.419     9.856 r  has_dram.dram/litedram/main_litedramcore_bankmachine3_pipe_valid_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           1.034    10.890    has_dram.dram/litedram/p_0_in6_in[1]
    SLICE_X67Y48         LUT6 (Prop_lut6_I4_O)        0.297    11.187 r  has_dram.dram/litedram/builder_bankmachine3_state[3]_i_18/O
                         net (fo=1, routed)           0.000    11.187    has_dram.dram/litedram/builder_bankmachine3_state[3]_i_18_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.719 r  has_dram.dram/litedram/builder_bankmachine3_state_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.719    has_dram.dram/litedram/builder_bankmachine3_state_reg[3]_i_11_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.990 r  has_dram.dram/litedram/builder_bankmachine3_state_reg[3]_i_7/CO[0]
                         net (fo=2, routed)           0.851    12.841    has_dram.dram/litedram/main_litedramcore_bankmachine3_row_hit
    SLICE_X72Y45         LUT2 (Prop_lut2_I0_O)        0.373    13.214 r  has_dram.dram/litedram/builder_bankmachine3_state[3]_i_4/O
                         net (fo=4, routed)           0.822    14.035    has_dram.dram/litedram/builder_bankmachine3_state[3]_i_4_n_0
    SLICE_X71Y47         LUT6 (Prop_lut6_I3_O)        0.124    14.159 r  has_dram.dram/litedram/main_litedramcore_trrdcon_count_i_15/O
                         net (fo=2, routed)           0.815    14.974    has_dram.dram/litedram/main_litedramcore_trrdcon_count_i_15_n_0
    SLICE_X75Y47         LUT6 (Prop_lut6_I0_O)        0.124    15.098 r  has_dram.dram/litedram/main_litedramcore_trrdcon_count_i_8/O
                         net (fo=1, routed)           0.630    15.729    has_dram.dram/litedram/main_litedramcore_trrdcon_count_i_8_n_0
    SLICE_X77Y48         LUT5 (Prop_lut5_I2_O)        0.124    15.853 r  has_dram.dram/litedram/main_litedramcore_trrdcon_count_i_3/O
                         net (fo=12, routed)          0.361    16.214    has_dram.dram/litedram/main_litedramcore_trrdcon_count_i_3_n_0
    SLICE_X77Y46         LUT5 (Prop_lut5_I3_O)        0.124    16.338 f  has_dram.dram/litedram/main_litedramcore_trrdcon_count_i_4/O
                         net (fo=34, routed)          0.607    16.945    has_dram.dram/litedram/main_litedramcore_trrdcon_count_i_4_n_0
    SLICE_X78Y48         LUT6 (Prop_lut6_I5_O)        0.124    17.069 r  has_dram.dram/litedram/main_litedramcore_bankmachine1_trascon_count[2]_i_2/O
                         net (fo=5, routed)           0.480    17.549    has_dram.dram/litedram/main_litedramcore_bankmachine1_trascon_count[2]_i_2_n_0
    SLICE_X81Y49         LUT3 (Prop_lut3_I2_O)        0.124    17.673 r  has_dram.dram/litedram/main_litedramcore_bankmachine1_trascon_count[1]_i_1/O
                         net (fo=4, routed)           0.858    18.531    has_dram.dram/litedram/main_litedramcore_bankmachine1_trascon_count[1]_i_1_n_0
    SLICE_X82Y50         FDRE                                         r  has_dram.dram/litedram/main_litedramcore_bankmachine1_trascon_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.705    15.127    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       1.608    18.828    has_dram.dram/litedram/FDCE_7_0
    SLICE_X82Y50         FDRE                                         r  has_dram.dram/litedram/main_litedramcore_bankmachine1_trascon_count_reg[1]/C
                         clock pessimism              0.420    19.248    
                         clock uncertainty           -0.057    19.191    
    SLICE_X82Y50         FDRE (Setup_fdre_C_R)       -0.429    18.762    has_dram.dram/litedram/main_litedramcore_bankmachine1_trascon_count_reg[1]
  -------------------------------------------------------------------
                         required time                         18.762    
                         arrival time                         -18.531    
  -------------------------------------------------------------------
                         slack                                  0.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 soc0/processors[0].core/dcache_0/r1_reg[hit_index][0]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc0/processors[0].core/dcache_0/maybe_plrus.plru_ram_reg_0_63_0_0/SP/ADR0
                            (rising edge-triggered cell RAMS64E clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout1 rise@0.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.076%)  route 0.194ns (57.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.732ns
    Source Clock Delay      (SCD):    2.882ns
    Clock Pessimism Removal (CPR):    0.836ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.629     1.549    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       0.595     2.882    soc0/processors[0].core/dcache_0/system_clk
    SLICE_X3Y116         FDRE                                         r  soc0/processors[0].core/dcache_0/r1_reg[hit_index][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.141     3.023 r  soc0/processors[0].core/dcache_0/r1_reg[hit_index][0]/Q
                         net (fo=1, routed)           0.194     3.218    soc0/processors[0].core/dcache_0/maybe_plrus.plru_ram_reg_0_63_0_0/A0
    SLICE_X2Y116         RAMS64E                                      r  soc0/processors[0].core/dcache_0/maybe_plrus.plru_ram_reg_0_63_0_0/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.903     2.068    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       0.866     3.732    soc0/processors[0].core/dcache_0/maybe_plrus.plru_ram_reg_0_63_0_0/WCLK
    SLICE_X2Y116         RAMS64E                                      r  soc0/processors[0].core/dcache_0/maybe_plrus.plru_ram_reg_0_63_0_0/SP/CLK
                         clock pessimism             -0.836     2.895    
    SLICE_X2Y116         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     3.205    soc0/processors[0].core/dcache_0/maybe_plrus.plru_ram_reg_0_63_0_0/SP
  -------------------------------------------------------------------
                         required time                         -3.205    
                         arrival time                           3.218    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 has_liteeth.liteeth/wishbone_interface_writer_stat_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            has_liteeth.liteeth/storage_3_reg_0_1_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout1 rise@0.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.767ns
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.629     1.549    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       0.627     2.915    has_liteeth.liteeth/sys_clk
    SLICE_X71Y33         FDRE                                         r  has_liteeth.liteeth/wishbone_interface_writer_stat_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y33         FDRE (Prop_fdre_C_Q)         0.141     3.056 r  has_liteeth.liteeth/wishbone_interface_writer_stat_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     3.273    has_liteeth.liteeth/storage_3_reg_0_1_0_5/ADDRD0
    SLICE_X70Y33         RAMD32                                       r  has_liteeth.liteeth/storage_3_reg_0_1_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.903     2.068    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       0.901     3.767    has_liteeth.liteeth/storage_3_reg_0_1_0_5/WCLK
    SLICE_X70Y33         RAMD32                                       r  has_liteeth.liteeth/storage_3_reg_0_1_0_5/RAMA/CLK
                         clock pessimism             -0.839     2.928    
    SLICE_X70Y33         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.238    has_liteeth.liteeth/storage_3_reg_0_1_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -3.238    
                         arrival time                           3.273    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 has_liteeth.liteeth/wishbone_interface_writer_stat_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            has_liteeth.liteeth/storage_3_reg_0_1_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout1 rise@0.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.767ns
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.629     1.549    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       0.627     2.915    has_liteeth.liteeth/sys_clk
    SLICE_X71Y33         FDRE                                         r  has_liteeth.liteeth/wishbone_interface_writer_stat_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y33         FDRE (Prop_fdre_C_Q)         0.141     3.056 r  has_liteeth.liteeth/wishbone_interface_writer_stat_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     3.273    has_liteeth.liteeth/storage_3_reg_0_1_0_5/ADDRD0
    SLICE_X70Y33         RAMD32                                       r  has_liteeth.liteeth/storage_3_reg_0_1_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.903     2.068    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       0.901     3.767    has_liteeth.liteeth/storage_3_reg_0_1_0_5/WCLK
    SLICE_X70Y33         RAMD32                                       r  has_liteeth.liteeth/storage_3_reg_0_1_0_5/RAMA_D1/CLK
                         clock pessimism             -0.839     2.928    
    SLICE_X70Y33         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.238    has_liteeth.liteeth/storage_3_reg_0_1_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.238    
                         arrival time                           3.273    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 has_liteeth.liteeth/wishbone_interface_writer_stat_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            has_liteeth.liteeth/storage_3_reg_0_1_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout1 rise@0.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.767ns
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.629     1.549    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       0.627     2.915    has_liteeth.liteeth/sys_clk
    SLICE_X71Y33         FDRE                                         r  has_liteeth.liteeth/wishbone_interface_writer_stat_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y33         FDRE (Prop_fdre_C_Q)         0.141     3.056 r  has_liteeth.liteeth/wishbone_interface_writer_stat_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     3.273    has_liteeth.liteeth/storage_3_reg_0_1_0_5/ADDRD0
    SLICE_X70Y33         RAMD32                                       r  has_liteeth.liteeth/storage_3_reg_0_1_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.903     2.068    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       0.901     3.767    has_liteeth.liteeth/storage_3_reg_0_1_0_5/WCLK
    SLICE_X70Y33         RAMD32                                       r  has_liteeth.liteeth/storage_3_reg_0_1_0_5/RAMB/CLK
                         clock pessimism             -0.839     2.928    
    SLICE_X70Y33         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.238    has_liteeth.liteeth/storage_3_reg_0_1_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -3.238    
                         arrival time                           3.273    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 has_liteeth.liteeth/wishbone_interface_writer_stat_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            has_liteeth.liteeth/storage_3_reg_0_1_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout1 rise@0.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.767ns
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.629     1.549    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       0.627     2.915    has_liteeth.liteeth/sys_clk
    SLICE_X71Y33         FDRE                                         r  has_liteeth.liteeth/wishbone_interface_writer_stat_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y33         FDRE (Prop_fdre_C_Q)         0.141     3.056 r  has_liteeth.liteeth/wishbone_interface_writer_stat_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     3.273    has_liteeth.liteeth/storage_3_reg_0_1_0_5/ADDRD0
    SLICE_X70Y33         RAMD32                                       r  has_liteeth.liteeth/storage_3_reg_0_1_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.903     2.068    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       0.901     3.767    has_liteeth.liteeth/storage_3_reg_0_1_0_5/WCLK
    SLICE_X70Y33         RAMD32                                       r  has_liteeth.liteeth/storage_3_reg_0_1_0_5/RAMB_D1/CLK
                         clock pessimism             -0.839     2.928    
    SLICE_X70Y33         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.238    has_liteeth.liteeth/storage_3_reg_0_1_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.238    
                         arrival time                           3.273    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 has_liteeth.liteeth/wishbone_interface_writer_stat_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            has_liteeth.liteeth/storage_3_reg_0_1_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout1 rise@0.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.767ns
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.629     1.549    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       0.627     2.915    has_liteeth.liteeth/sys_clk
    SLICE_X71Y33         FDRE                                         r  has_liteeth.liteeth/wishbone_interface_writer_stat_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y33         FDRE (Prop_fdre_C_Q)         0.141     3.056 r  has_liteeth.liteeth/wishbone_interface_writer_stat_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     3.273    has_liteeth.liteeth/storage_3_reg_0_1_0_5/ADDRD0
    SLICE_X70Y33         RAMD32                                       r  has_liteeth.liteeth/storage_3_reg_0_1_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.903     2.068    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       0.901     3.767    has_liteeth.liteeth/storage_3_reg_0_1_0_5/WCLK
    SLICE_X70Y33         RAMD32                                       r  has_liteeth.liteeth/storage_3_reg_0_1_0_5/RAMC/CLK
                         clock pessimism             -0.839     2.928    
    SLICE_X70Y33         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.238    has_liteeth.liteeth/storage_3_reg_0_1_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -3.238    
                         arrival time                           3.273    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 has_liteeth.liteeth/wishbone_interface_writer_stat_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            has_liteeth.liteeth/storage_3_reg_0_1_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout1 rise@0.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.767ns
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.629     1.549    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       0.627     2.915    has_liteeth.liteeth/sys_clk
    SLICE_X71Y33         FDRE                                         r  has_liteeth.liteeth/wishbone_interface_writer_stat_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y33         FDRE (Prop_fdre_C_Q)         0.141     3.056 r  has_liteeth.liteeth/wishbone_interface_writer_stat_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     3.273    has_liteeth.liteeth/storage_3_reg_0_1_0_5/ADDRD0
    SLICE_X70Y33         RAMD32                                       r  has_liteeth.liteeth/storage_3_reg_0_1_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.903     2.068    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       0.901     3.767    has_liteeth.liteeth/storage_3_reg_0_1_0_5/WCLK
    SLICE_X70Y33         RAMD32                                       r  has_liteeth.liteeth/storage_3_reg_0_1_0_5/RAMC_D1/CLK
                         clock pessimism             -0.839     2.928    
    SLICE_X70Y33         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.238    has_liteeth.liteeth/storage_3_reg_0_1_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.238    
                         arrival time                           3.273    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 has_liteeth.liteeth/wishbone_interface_writer_stat_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            has_liteeth.liteeth/storage_3_reg_0_1_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout1 rise@0.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.767ns
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.629     1.549    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       0.627     2.915    has_liteeth.liteeth/sys_clk
    SLICE_X71Y33         FDRE                                         r  has_liteeth.liteeth/wishbone_interface_writer_stat_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y33         FDRE (Prop_fdre_C_Q)         0.141     3.056 r  has_liteeth.liteeth/wishbone_interface_writer_stat_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     3.273    has_liteeth.liteeth/storage_3_reg_0_1_0_5/ADDRD0
    SLICE_X70Y33         RAMS32                                       r  has_liteeth.liteeth/storage_3_reg_0_1_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.903     2.068    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       0.901     3.767    has_liteeth.liteeth/storage_3_reg_0_1_0_5/WCLK
    SLICE_X70Y33         RAMS32                                       r  has_liteeth.liteeth/storage_3_reg_0_1_0_5/RAMD/CLK
                         clock pessimism             -0.839     2.928    
    SLICE_X70Y33         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.238    has_liteeth.liteeth/storage_3_reg_0_1_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -3.238    
                         arrival time                           3.273    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 has_liteeth.liteeth/wishbone_interface_writer_stat_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            has_liteeth.liteeth/storage_3_reg_0_1_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout1 rise@0.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.767ns
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.629     1.549    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       0.627     2.915    has_liteeth.liteeth/sys_clk
    SLICE_X71Y33         FDRE                                         r  has_liteeth.liteeth/wishbone_interface_writer_stat_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y33         FDRE (Prop_fdre_C_Q)         0.141     3.056 r  has_liteeth.liteeth/wishbone_interface_writer_stat_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     3.273    has_liteeth.liteeth/storage_3_reg_0_1_0_5/ADDRD0
    SLICE_X70Y33         RAMS32                                       r  has_liteeth.liteeth/storage_3_reg_0_1_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.903     2.068    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       0.901     3.767    has_liteeth.liteeth/storage_3_reg_0_1_0_5/WCLK
    SLICE_X70Y33         RAMS32                                       r  has_liteeth.liteeth/storage_3_reg_0_1_0_5/RAMD_D1/CLK
                         clock pessimism             -0.839     2.928    
    SLICE_X70Y33         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.238    has_liteeth.liteeth/storage_3_reg_0_1_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.238    
                         arrival time                           3.273    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 soc0/processors[0].core/loadstore1_0/r1_reg[req][length][2]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc0/processors[0].core/loadstore1_0/r2_reg[req][length][2]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout1 rise@0.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.148ns (44.289%)  route 0.186ns (55.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.705ns
    Source Clock Delay      (SCD):    2.852ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.629     1.549    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       0.565     2.852    soc0/processors[0].core/loadstore1_0/system_clk
    SLICE_X38Y100        FDRE                                         r  soc0/processors[0].core/loadstore1_0/r1_reg[req][length][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.148     3.000 r  soc0/processors[0].core/loadstore1_0/r1_reg[req][length][2]/Q
                         net (fo=1, routed)           0.186     3.187    soc0/processors[0].core/loadstore1_0/r1_reg[req][length][2]
    SLICE_X39Y99         FDRE                                         r  soc0/processors[0].core/loadstore1_0/r2_reg[req][length][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.903     2.068    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       0.839     3.705    soc0/processors[0].core/loadstore1_0/system_clk
    SLICE_X39Y99         FDRE                                         r  soc0/processors[0].core/loadstore1_0/r2_reg[req][length][2]/C
                         clock pessimism             -0.578     3.126    
    SLICE_X39Y99         FDRE (Hold_fdre_C_D)         0.019     3.145    soc0/processors[0].core/loadstore1_0/r2_reg[req][length][2]
  -------------------------------------------------------------------
                         required time                         -3.145    
                         arrival time                           3.187    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_clkout1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { has_dram.dram/litedram/PLLE2_ADV/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8     has_dram.dram/init_ram_0/init_ram_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y3     has_dram.dram/init_ram_0/init_ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y4     has_dram.dram/init_ram_0/init_ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y8     has_dram.dram/init_ram_0/init_ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y5     has_dram.dram/init_ram_0/init_ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y9     has_dram.dram/init_ram_0/init_ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y10    has_dram.dram/init_ram_0/init_ram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y4     has_dram.dram/init_ram_0/init_ram_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y27    soc0/processors[1].core/fetch1_0/btc.btc_memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y30    soc0/processors[1].core/fetch1_0/btc.btc_memory_reg_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y64    has_dram.dram/cache_tags_reg_0_63_47_47/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y64    has_dram.dram/cache_tags_reg_0_63_47_47/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y64    has_dram.dram/cache_tags_reg_0_63_48_48/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y64    has_dram.dram/cache_tags_reg_0_63_48_48/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y63    has_dram.dram/cache_tags_reg_0_63_49_49/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y63    has_dram.dram/cache_tags_reg_0_63_49_49/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y63    has_dram.dram/cache_tags_reg_0_63_50_50/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y63    has_dram.dram/cache_tags_reg_0_63_50_50/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y65    has_dram.dram/cache_tags_reg_0_63_59_59/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y65    has_dram.dram/cache_tags_reg_0_63_59_59/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y105   soc0/processors[0].core/execute1_0/odd_sprs_reg_0_7_36_41/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y105   soc0/processors[0].core/execute1_0/odd_sprs_reg_0_7_36_41/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y105   soc0/processors[0].core/execute1_0/odd_sprs_reg_0_7_36_41/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y105   soc0/processors[0].core/execute1_0/odd_sprs_reg_0_7_36_41/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y105   soc0/processors[0].core/execute1_0/odd_sprs_reg_0_7_36_41/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y105   soc0/processors[0].core/execute1_0/odd_sprs_reg_0_7_36_41/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y105   soc0/processors[0].core/execute1_0/odd_sprs_reg_0_7_36_41/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y105   soc0/processors[0].core/execute1_0/odd_sprs_reg_0_7_36_41/RAMD_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y60    has_dram.dram/cache_tags_reg_0_63_34_34/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y60    has_dram.dram/cache_tags_reg_0_63_34_34/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  main_clkout2
  To Clock:  main_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_clkout2
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { has_dram.dram/litedram/PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1   has_dram.dram/litedram/BUFG_2/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y90    has_dram.dram/litedram/ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y90    has_dram.dram/litedram/ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y95    has_dram.dram/litedram/ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y95    has_dram.dram/litedram/ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y84    has_dram.dram/litedram/ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y84    has_dram.dram/litedram/ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y80    has_dram.dram/litedram/ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y80    has_dram.dram/litedram/ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y85    has_dram.dram/litedram/ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X0Y0  has_dram.dram/litedram/PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  main_clkout3
  To Clock:  main_clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_clkout3
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { has_dram.dram/litedram/PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3   has_dram.dram/litedram/BUFG_3/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y94    has_dram.dram/litedram/OSERDESE2_25/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y82    has_dram.dram/litedram/OSERDESE2_26/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         2.500       1.251      PLLE2_ADV_X0Y0  has_dram.dram/litedram/PLLE2_ADV/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       2.500       157.500    PLLE2_ADV_X0Y0  has_dram.dram/litedram/PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  main_clkout1
  To Clock:  main_clkout1

Setup :            0  Failing Endpoints,  Worst Slack        3.438ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.461ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.438ns  (required time - arrival time)
  Source:                 soc0/rst_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc0/uart0_16550.uart0/regs/lsr2_d_reg/CLR
                            (recovery check against rising-edge clock main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_clkout1 rise@10.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 0.456ns (7.392%)  route 5.713ns (92.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.905ns = ( 18.905 - 10.000 ) 
    Source Clock Delay      (SCD):    9.257ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.832     5.435    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       1.625     9.257    soc0/system_clk
    SLICE_X40Y69         FDRE                                         r  soc0/rst_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.456     9.713 f  soc0/rst_uart_reg/Q
                         net (fo=844, routed)         5.713    15.425    soc0/uart0_16550.uart0/regs/count_reg[0]
    SLICE_X16Y46         FDCE                                         f  soc0/uart0_16550.uart0/regs/lsr2_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.705    15.127    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       1.686    18.905    soc0/uart0_16550.uart0/regs/system_clk
    SLICE_X16Y46         FDCE                                         r  soc0/uart0_16550.uart0/regs/lsr2_d_reg/C
                         clock pessimism              0.420    19.325    
                         clock uncertainty           -0.057    19.268    
    SLICE_X16Y46         FDCE (Recov_fdce_C_CLR)     -0.405    18.863    soc0/uart0_16550.uart0/regs/lsr2_d_reg
  -------------------------------------------------------------------
                         required time                         18.863    
                         arrival time                         -15.425    
  -------------------------------------------------------------------
                         slack                                  3.438    

Slack (MET) :             3.438ns  (required time - arrival time)
  Source:                 soc0/rst_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc0/uart0_16550.uart0/regs/lsr2r_reg/CLR
                            (recovery check against rising-edge clock main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_clkout1 rise@10.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 0.456ns (7.392%)  route 5.713ns (92.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.905ns = ( 18.905 - 10.000 ) 
    Source Clock Delay      (SCD):    9.257ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.832     5.435    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       1.625     9.257    soc0/system_clk
    SLICE_X40Y69         FDRE                                         r  soc0/rst_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.456     9.713 f  soc0/rst_uart_reg/Q
                         net (fo=844, routed)         5.713    15.425    soc0/uart0_16550.uart0/regs/count_reg[0]
    SLICE_X16Y46         FDCE                                         f  soc0/uart0_16550.uart0/regs/lsr2r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.705    15.127    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       1.686    18.905    soc0/uart0_16550.uart0/regs/system_clk
    SLICE_X16Y46         FDCE                                         r  soc0/uart0_16550.uart0/regs/lsr2r_reg/C
                         clock pessimism              0.420    19.325    
                         clock uncertainty           -0.057    19.268    
    SLICE_X16Y46         FDCE (Recov_fdce_C_CLR)     -0.405    18.863    soc0/uart0_16550.uart0/regs/lsr2r_reg
  -------------------------------------------------------------------
                         required time                         18.863    
                         arrival time                         -15.425    
  -------------------------------------------------------------------
                         slack                                  3.438    

Slack (MET) :             3.438ns  (required time - arrival time)
  Source:                 soc0/rst_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc0/uart0_16550.uart0/regs/lsr3_d_reg/CLR
                            (recovery check against rising-edge clock main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_clkout1 rise@10.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 0.456ns (7.392%)  route 5.713ns (92.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.905ns = ( 18.905 - 10.000 ) 
    Source Clock Delay      (SCD):    9.257ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.832     5.435    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       1.625     9.257    soc0/system_clk
    SLICE_X40Y69         FDRE                                         r  soc0/rst_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.456     9.713 f  soc0/rst_uart_reg/Q
                         net (fo=844, routed)         5.713    15.425    soc0/uart0_16550.uart0/regs/count_reg[0]
    SLICE_X16Y46         FDCE                                         f  soc0/uart0_16550.uart0/regs/lsr3_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.705    15.127    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       1.686    18.905    soc0/uart0_16550.uart0/regs/system_clk
    SLICE_X16Y46         FDCE                                         r  soc0/uart0_16550.uart0/regs/lsr3_d_reg/C
                         clock pessimism              0.420    19.325    
                         clock uncertainty           -0.057    19.268    
    SLICE_X16Y46         FDCE (Recov_fdce_C_CLR)     -0.405    18.863    soc0/uart0_16550.uart0/regs/lsr3_d_reg
  -------------------------------------------------------------------
                         required time                         18.863    
                         arrival time                         -15.425    
  -------------------------------------------------------------------
                         slack                                  3.438    

Slack (MET) :             3.438ns  (required time - arrival time)
  Source:                 soc0/rst_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc0/uart0_16550.uart0/regs/lsr3r_reg/CLR
                            (recovery check against rising-edge clock main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_clkout1 rise@10.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 0.456ns (7.392%)  route 5.713ns (92.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.905ns = ( 18.905 - 10.000 ) 
    Source Clock Delay      (SCD):    9.257ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.832     5.435    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       1.625     9.257    soc0/system_clk
    SLICE_X40Y69         FDRE                                         r  soc0/rst_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.456     9.713 f  soc0/rst_uart_reg/Q
                         net (fo=844, routed)         5.713    15.425    soc0/uart0_16550.uart0/regs/count_reg[0]
    SLICE_X16Y46         FDCE                                         f  soc0/uart0_16550.uart0/regs/lsr3r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.705    15.127    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       1.686    18.905    soc0/uart0_16550.uart0/regs/system_clk
    SLICE_X16Y46         FDCE                                         r  soc0/uart0_16550.uart0/regs/lsr3r_reg/C
                         clock pessimism              0.420    19.325    
                         clock uncertainty           -0.057    19.268    
    SLICE_X16Y46         FDCE (Recov_fdce_C_CLR)     -0.405    18.863    soc0/uart0_16550.uart0/regs/lsr3r_reg
  -------------------------------------------------------------------
                         required time                         18.863    
                         arrival time                         -15.425    
  -------------------------------------------------------------------
                         slack                                  3.438    

Slack (MET) :             3.442ns  (required time - arrival time)
  Source:                 soc0/rst_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc0/uart0_16550.uart0/regs/lsr4_d_reg/CLR
                            (recovery check against rising-edge clock main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_clkout1 rise@10.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        6.165ns  (logic 0.456ns (7.397%)  route 5.709ns (92.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.905ns = ( 18.905 - 10.000 ) 
    Source Clock Delay      (SCD):    9.257ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.832     5.435    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       1.625     9.257    soc0/system_clk
    SLICE_X40Y69         FDRE                                         r  soc0/rst_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.456     9.713 f  soc0/rst_uart_reg/Q
                         net (fo=844, routed)         5.709    15.421    soc0/uart0_16550.uart0/regs/count_reg[0]
    SLICE_X17Y46         FDCE                                         f  soc0/uart0_16550.uart0/regs/lsr4_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.705    15.127    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       1.686    18.905    soc0/uart0_16550.uart0/regs/system_clk
    SLICE_X17Y46         FDCE                                         r  soc0/uart0_16550.uart0/regs/lsr4_d_reg/C
                         clock pessimism              0.420    19.325    
                         clock uncertainty           -0.057    19.268    
    SLICE_X17Y46         FDCE (Recov_fdce_C_CLR)     -0.405    18.863    soc0/uart0_16550.uart0/regs/lsr4_d_reg
  -------------------------------------------------------------------
                         required time                         18.863    
                         arrival time                         -15.421    
  -------------------------------------------------------------------
                         slack                                  3.442    

Slack (MET) :             3.442ns  (required time - arrival time)
  Source:                 soc0/rst_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc0/uart0_16550.uart0/regs/lsr4r_reg/CLR
                            (recovery check against rising-edge clock main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_clkout1 rise@10.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        6.165ns  (logic 0.456ns (7.397%)  route 5.709ns (92.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.905ns = ( 18.905 - 10.000 ) 
    Source Clock Delay      (SCD):    9.257ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.832     5.435    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       1.625     9.257    soc0/system_clk
    SLICE_X40Y69         FDRE                                         r  soc0/rst_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.456     9.713 f  soc0/rst_uart_reg/Q
                         net (fo=844, routed)         5.709    15.421    soc0/uart0_16550.uart0/regs/count_reg[0]
    SLICE_X17Y46         FDCE                                         f  soc0/uart0_16550.uart0/regs/lsr4r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.705    15.127    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       1.686    18.905    soc0/uart0_16550.uart0/regs/system_clk
    SLICE_X17Y46         FDCE                                         r  soc0/uart0_16550.uart0/regs/lsr4r_reg/C
                         clock pessimism              0.420    19.325    
                         clock uncertainty           -0.057    19.268    
    SLICE_X17Y46         FDCE (Recov_fdce_C_CLR)     -0.405    18.863    soc0/uart0_16550.uart0/regs/lsr4r_reg
  -------------------------------------------------------------------
                         required time                         18.863    
                         arrival time                         -15.421    
  -------------------------------------------------------------------
                         slack                                  3.442    

Slack (MET) :             3.599ns  (required time - arrival time)
  Source:                 soc0/rst_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc0/uart0_16550.uart0/regs/receiver/fifo_rx/top_reg[0]/CLR
                            (recovery check against rising-edge clock main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_clkout1 rise@10.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        6.008ns  (logic 0.456ns (7.589%)  route 5.552ns (92.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.905ns = ( 18.905 - 10.000 ) 
    Source Clock Delay      (SCD):    9.257ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.832     5.435    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       1.625     9.257    soc0/system_clk
    SLICE_X40Y69         FDRE                                         r  soc0/rst_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.456     9.713 f  soc0/rst_uart_reg/Q
                         net (fo=844, routed)         5.552    15.265    soc0/uart0_16550.uart0/regs/receiver/fifo_rx/fifo_reg[0][0]_0
    SLICE_X16Y44         FDCE                                         f  soc0/uart0_16550.uart0/regs/receiver/fifo_rx/top_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.705    15.127    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       1.686    18.905    soc0/uart0_16550.uart0/regs/receiver/fifo_rx/system_clk
    SLICE_X16Y44         FDCE                                         r  soc0/uart0_16550.uart0/regs/receiver/fifo_rx/top_reg[0]/C
                         clock pessimism              0.420    19.325    
                         clock uncertainty           -0.057    19.268    
    SLICE_X16Y44         FDCE (Recov_fdce_C_CLR)     -0.405    18.863    soc0/uart0_16550.uart0/regs/receiver/fifo_rx/top_reg[0]
  -------------------------------------------------------------------
                         required time                         18.863    
                         arrival time                         -15.265    
  -------------------------------------------------------------------
                         slack                                  3.599    

Slack (MET) :             3.599ns  (required time - arrival time)
  Source:                 soc0/rst_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc0/uart0_16550.uart0/regs/receiver/fifo_rx/top_reg[1]/CLR
                            (recovery check against rising-edge clock main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_clkout1 rise@10.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        6.008ns  (logic 0.456ns (7.589%)  route 5.552ns (92.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.905ns = ( 18.905 - 10.000 ) 
    Source Clock Delay      (SCD):    9.257ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.832     5.435    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       1.625     9.257    soc0/system_clk
    SLICE_X40Y69         FDRE                                         r  soc0/rst_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.456     9.713 f  soc0/rst_uart_reg/Q
                         net (fo=844, routed)         5.552    15.265    soc0/uart0_16550.uart0/regs/receiver/fifo_rx/fifo_reg[0][0]_0
    SLICE_X16Y44         FDCE                                         f  soc0/uart0_16550.uart0/regs/receiver/fifo_rx/top_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.705    15.127    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       1.686    18.905    soc0/uart0_16550.uart0/regs/receiver/fifo_rx/system_clk
    SLICE_X16Y44         FDCE                                         r  soc0/uart0_16550.uart0/regs/receiver/fifo_rx/top_reg[1]/C
                         clock pessimism              0.420    19.325    
                         clock uncertainty           -0.057    19.268    
    SLICE_X16Y44         FDCE (Recov_fdce_C_CLR)     -0.405    18.863    soc0/uart0_16550.uart0/regs/receiver/fifo_rx/top_reg[1]
  -------------------------------------------------------------------
                         required time                         18.863    
                         arrival time                         -15.265    
  -------------------------------------------------------------------
                         slack                                  3.599    

Slack (MET) :             3.599ns  (required time - arrival time)
  Source:                 soc0/rst_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc0/uart0_16550.uart0/regs/receiver/fifo_rx/top_reg[2]/CLR
                            (recovery check against rising-edge clock main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_clkout1 rise@10.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        6.008ns  (logic 0.456ns (7.589%)  route 5.552ns (92.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.905ns = ( 18.905 - 10.000 ) 
    Source Clock Delay      (SCD):    9.257ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.832     5.435    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       1.625     9.257    soc0/system_clk
    SLICE_X40Y69         FDRE                                         r  soc0/rst_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.456     9.713 f  soc0/rst_uart_reg/Q
                         net (fo=844, routed)         5.552    15.265    soc0/uart0_16550.uart0/regs/receiver/fifo_rx/fifo_reg[0][0]_0
    SLICE_X16Y44         FDCE                                         f  soc0/uart0_16550.uart0/regs/receiver/fifo_rx/top_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.705    15.127    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       1.686    18.905    soc0/uart0_16550.uart0/regs/receiver/fifo_rx/system_clk
    SLICE_X16Y44         FDCE                                         r  soc0/uart0_16550.uart0/regs/receiver/fifo_rx/top_reg[2]/C
                         clock pessimism              0.420    19.325    
                         clock uncertainty           -0.057    19.268    
    SLICE_X16Y44         FDCE (Recov_fdce_C_CLR)     -0.405    18.863    soc0/uart0_16550.uart0/regs/receiver/fifo_rx/top_reg[2]
  -------------------------------------------------------------------
                         required time                         18.863    
                         arrival time                         -15.265    
  -------------------------------------------------------------------
                         slack                                  3.599    

Slack (MET) :             3.599ns  (required time - arrival time)
  Source:                 soc0/rst_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc0/uart0_16550.uart0/regs/receiver/fifo_rx/top_reg[3]/CLR
                            (recovery check against rising-edge clock main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_clkout1 rise@10.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        6.008ns  (logic 0.456ns (7.589%)  route 5.552ns (92.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.905ns = ( 18.905 - 10.000 ) 
    Source Clock Delay      (SCD):    9.257ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.832     5.435    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       1.625     9.257    soc0/system_clk
    SLICE_X40Y69         FDRE                                         r  soc0/rst_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.456     9.713 f  soc0/rst_uart_reg/Q
                         net (fo=844, routed)         5.552    15.265    soc0/uart0_16550.uart0/regs/receiver/fifo_rx/fifo_reg[0][0]_0
    SLICE_X16Y44         FDCE                                         f  soc0/uart0_16550.uart0/regs/receiver/fifo_rx/top_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.705    15.127    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       1.686    18.905    soc0/uart0_16550.uart0/regs/receiver/fifo_rx/system_clk
    SLICE_X16Y44         FDCE                                         r  soc0/uart0_16550.uart0/regs/receiver/fifo_rx/top_reg[3]/C
                         clock pessimism              0.420    19.325    
                         clock uncertainty           -0.057    19.268    
    SLICE_X16Y44         FDCE (Recov_fdce_C_CLR)     -0.405    18.863    soc0/uart0_16550.uart0/regs/receiver/fifo_rx/top_reg[3]
  -------------------------------------------------------------------
                         required time                         18.863    
                         arrival time                         -15.265    
  -------------------------------------------------------------------
                         slack                                  3.599    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 soc0/rst_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc0/uart0_16550.uart0/regs/scratch_reg[3]/CLR
                            (removal check against rising-edge clock main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout1 rise@0.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.141ns (19.626%)  route 0.577ns (80.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.778ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.629     1.549    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       0.558     2.845    soc0/system_clk
    SLICE_X40Y69         FDRE                                         r  soc0/rst_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.141     2.986 f  soc0/rst_uart_reg/Q
                         net (fo=844, routed)         0.577     3.564    soc0/uart0_16550.uart0/regs/count_reg[0]
    SLICE_X29Y47         FDCE                                         f  soc0/uart0_16550.uart0/regs/scratch_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.903     2.068    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       0.912     3.778    soc0/uart0_16550.uart0/regs/system_clk
    SLICE_X29Y47         FDCE                                         r  soc0/uart0_16550.uart0/regs/scratch_reg[3]/C
                         clock pessimism             -0.583     3.194    
    SLICE_X29Y47         FDCE (Remov_fdce_C_CLR)     -0.092     3.102    soc0/uart0_16550.uart0/regs/scratch_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.102    
                         arrival time                           3.564    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 soc0/rst_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc0/uart0_16550.uart0/regs/start_dlc_reg/CLR
                            (removal check against rising-edge clock main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout1 rise@0.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.141ns (19.508%)  route 0.582ns (80.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.778ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.629     1.549    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       0.558     2.845    soc0/system_clk
    SLICE_X40Y69         FDRE                                         r  soc0/rst_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.141     2.986 f  soc0/rst_uart_reg/Q
                         net (fo=844, routed)         0.582     3.568    soc0/uart0_16550.uart0/regs/count_reg[0]
    SLICE_X28Y47         FDCE                                         f  soc0/uart0_16550.uart0/regs/start_dlc_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.903     2.068    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       0.912     3.778    soc0/uart0_16550.uart0/regs/system_clk
    SLICE_X28Y47         FDCE                                         r  soc0/uart0_16550.uart0/regs/start_dlc_reg/C
                         clock pessimism             -0.583     3.194    
    SLICE_X28Y47         FDCE (Remov_fdce_C_CLR)     -0.092     3.102    soc0/uart0_16550.uart0/regs/start_dlc_reg
  -------------------------------------------------------------------
                         required time                         -3.102    
                         arrival time                           3.568    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 soc0/rst_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc0/uart0_16550.uart0/wb_interface/wb_we_is_reg/CLR
                            (removal check against rising-edge clock main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout1 rise@0.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.141ns (19.508%)  route 0.582ns (80.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.778ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.629     1.549    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       0.558     2.845    soc0/system_clk
    SLICE_X40Y69         FDRE                                         r  soc0/rst_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.141     2.986 f  soc0/rst_uart_reg/Q
                         net (fo=844, routed)         0.582     3.568    soc0/uart0_16550.uart0/wb_interface/wb_we_is_reg_0
    SLICE_X28Y47         FDCE                                         f  soc0/uart0_16550.uart0/wb_interface/wb_we_is_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.903     2.068    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       0.912     3.778    soc0/uart0_16550.uart0/wb_interface/system_clk
    SLICE_X28Y47         FDCE                                         r  soc0/uart0_16550.uart0/wb_interface/wb_we_is_reg/C
                         clock pessimism             -0.583     3.194    
    SLICE_X28Y47         FDCE (Remov_fdce_C_CLR)     -0.092     3.102    soc0/uart0_16550.uart0/wb_interface/wb_we_is_reg
  -------------------------------------------------------------------
                         required time                         -3.102    
                         arrival time                           3.568    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 soc0/rst_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc0/uart0_16550.uart0/wb_interface/wb_dat_o_reg[3]/CLR
                            (removal check against rising-edge clock main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout1 rise@0.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.623%)  route 0.659ns (82.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.777ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.629     1.549    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       0.558     2.845    soc0/system_clk
    SLICE_X40Y69         FDRE                                         r  soc0/rst_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.141     2.986 f  soc0/rst_uart_reg/Q
                         net (fo=844, routed)         0.659     3.645    soc0/uart0_16550.uart0/wb_interface/wb_we_is_reg_0
    SLICE_X29Y46         FDCE                                         f  soc0/uart0_16550.uart0/wb_interface/wb_dat_o_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.903     2.068    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       0.911     3.777    soc0/uart0_16550.uart0/wb_interface/system_clk
    SLICE_X29Y46         FDCE                                         r  soc0/uart0_16550.uart0/wb_interface/wb_dat_o_reg[3]/C
                         clock pessimism             -0.583     3.193    
    SLICE_X29Y46         FDCE (Remov_fdce_C_CLR)     -0.092     3.101    soc0/uart0_16550.uart0/wb_interface/wb_dat_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.101    
                         arrival time                           3.645    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 soc0/rst_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc0/uart0_16550.uart0/wb_interface/wb_dat_o_reg[4]/CLR
                            (removal check against rising-edge clock main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout1 rise@0.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.623%)  route 0.659ns (82.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.777ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.629     1.549    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       0.558     2.845    soc0/system_clk
    SLICE_X40Y69         FDRE                                         r  soc0/rst_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.141     2.986 f  soc0/rst_uart_reg/Q
                         net (fo=844, routed)         0.659     3.645    soc0/uart0_16550.uart0/wb_interface/wb_we_is_reg_0
    SLICE_X29Y46         FDCE                                         f  soc0/uart0_16550.uart0/wb_interface/wb_dat_o_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.903     2.068    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       0.911     3.777    soc0/uart0_16550.uart0/wb_interface/system_clk
    SLICE_X29Y46         FDCE                                         r  soc0/uart0_16550.uart0/wb_interface/wb_dat_o_reg[4]/C
                         clock pessimism             -0.583     3.193    
    SLICE_X29Y46         FDCE (Remov_fdce_C_CLR)     -0.092     3.101    soc0/uart0_16550.uart0/wb_interface/wb_dat_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.101    
                         arrival time                           3.645    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 soc0/rst_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc0/uart0_16550.uart0/wb_interface/wb_dat_o_reg[5]/CLR
                            (removal check against rising-edge clock main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout1 rise@0.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.623%)  route 0.659ns (82.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.777ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.629     1.549    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       0.558     2.845    soc0/system_clk
    SLICE_X40Y69         FDRE                                         r  soc0/rst_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.141     2.986 f  soc0/rst_uart_reg/Q
                         net (fo=844, routed)         0.659     3.645    soc0/uart0_16550.uart0/wb_interface/wb_we_is_reg_0
    SLICE_X29Y46         FDCE                                         f  soc0/uart0_16550.uart0/wb_interface/wb_dat_o_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.903     2.068    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       0.911     3.777    soc0/uart0_16550.uart0/wb_interface/system_clk
    SLICE_X29Y46         FDCE                                         r  soc0/uart0_16550.uart0/wb_interface/wb_dat_o_reg[5]/C
                         clock pessimism             -0.583     3.193    
    SLICE_X29Y46         FDCE (Remov_fdce_C_CLR)     -0.092     3.101    soc0/uart0_16550.uart0/wb_interface/wb_dat_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.101    
                         arrival time                           3.645    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 soc0/rst_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc0/uart0_16550.uart0/regs/dl_reg[4]/CLR
                            (removal check against rising-edge clock main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout1 rise@0.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.141ns (17.527%)  route 0.663ns (82.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.777ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.629     1.549    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       0.558     2.845    soc0/system_clk
    SLICE_X40Y69         FDRE                                         r  soc0/rst_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.141     2.986 f  soc0/rst_uart_reg/Q
                         net (fo=844, routed)         0.663     3.650    soc0/uart0_16550.uart0/regs/count_reg[0]
    SLICE_X28Y46         FDCE                                         f  soc0/uart0_16550.uart0/regs/dl_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.903     2.068    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       0.911     3.777    soc0/uart0_16550.uart0/regs/system_clk
    SLICE_X28Y46         FDCE                                         r  soc0/uart0_16550.uart0/regs/dl_reg[4]/C
                         clock pessimism             -0.583     3.193    
    SLICE_X28Y46         FDCE (Remov_fdce_C_CLR)     -0.092     3.101    soc0/uart0_16550.uart0/regs/dl_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.101    
                         arrival time                           3.650    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 soc0/rst_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc0/uart0_16550.uart0/regs/dl_reg[5]/CLR
                            (removal check against rising-edge clock main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout1 rise@0.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.141ns (17.527%)  route 0.663ns (82.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.777ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.629     1.549    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       0.558     2.845    soc0/system_clk
    SLICE_X40Y69         FDRE                                         r  soc0/rst_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.141     2.986 f  soc0/rst_uart_reg/Q
                         net (fo=844, routed)         0.663     3.650    soc0/uart0_16550.uart0/regs/count_reg[0]
    SLICE_X28Y46         FDCE                                         f  soc0/uart0_16550.uart0/regs/dl_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.903     2.068    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       0.911     3.777    soc0/uart0_16550.uart0/regs/system_clk
    SLICE_X28Y46         FDCE                                         r  soc0/uart0_16550.uart0/regs/dl_reg[5]/C
                         clock pessimism             -0.583     3.193    
    SLICE_X28Y46         FDCE (Remov_fdce_C_CLR)     -0.092     3.101    soc0/uart0_16550.uart0/regs/dl_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.101    
                         arrival time                           3.650    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 soc0/rst_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc0/uart0_16550.uart0/regs/dl_reg[6]/CLR
                            (removal check against rising-edge clock main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout1 rise@0.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.141ns (17.527%)  route 0.663ns (82.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.777ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.629     1.549    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       0.558     2.845    soc0/system_clk
    SLICE_X40Y69         FDRE                                         r  soc0/rst_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.141     2.986 f  soc0/rst_uart_reg/Q
                         net (fo=844, routed)         0.663     3.650    soc0/uart0_16550.uart0/regs/count_reg[0]
    SLICE_X28Y46         FDCE                                         f  soc0/uart0_16550.uart0/regs/dl_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.903     2.068    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       0.911     3.777    soc0/uart0_16550.uart0/regs/system_clk
    SLICE_X28Y46         FDCE                                         r  soc0/uart0_16550.uart0/regs/dl_reg[6]/C
                         clock pessimism             -0.583     3.193    
    SLICE_X28Y46         FDCE (Remov_fdce_C_CLR)     -0.092     3.101    soc0/uart0_16550.uart0/regs/dl_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.101    
                         arrival time                           3.650    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 soc0/rst_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc0/uart0_16550.uart0/wb_interface/wb_ack_o_reg/CLR
                            (removal check against rising-edge clock main_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout1 rise@0.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.141ns (16.937%)  route 0.692ns (83.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.777ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.629     1.549    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       0.558     2.845    soc0/system_clk
    SLICE_X40Y69         FDRE                                         r  soc0/rst_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.141     2.986 f  soc0/rst_uart_reg/Q
                         net (fo=844, routed)         0.692     3.678    soc0/uart0_16550.uart0/wb_interface/wb_we_is_reg_0
    SLICE_X30Y48         FDCE                                         f  soc0/uart0_16550.uart0/wb_interface/wb_ack_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ext_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.903     2.068    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=28218, routed)       0.911     3.777    soc0/uart0_16550.uart0/wb_interface/system_clk
    SLICE_X30Y48         FDCE                                         r  soc0/uart0_16550.uart0/wb_interface/wb_ack_o_reg/C
                         clock pessimism             -0.583     3.193    
    SLICE_X30Y48         FDCE (Remov_fdce_C_CLR)     -0.067     3.126    soc0/uart0_16550.uart0/wb_interface/wb_ack_o_reg
  -------------------------------------------------------------------
                         required time                         -3.126    
                         arrival time                           3.678    
  -------------------------------------------------------------------
                         slack                                  0.552    





