<profile>
<RunData>
  <RUN_TYPE>synth</RUN_TYPE>
  <VIVADO_VERSION>v.2022.1</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>7.104</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>7.104</CP_FINAL>
  <CP_ROUTE>NA</CP_ROUTE>
  <CP_SYNTH>7.104</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>2.896</SLACK_FINAL>
  <SLACK_ROUTE></SLACK_ROUTE>
  <SLACK_SYNTH>2.896</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>NA</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>2.896</WNS_FINAL>
  <WNS_ROUTE>NA</WNS_ROUTE>
  <WNS_SYNTH>2.896</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>40</BRAM>
    <CLB>0</CLB>
    <DSP>2</DSP>
    <FF>35085</FF>
    <LATCH>0</LATCH>
    <LUT>28376</LUT>
    <SRL>9</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>280</BRAM>
    <CLB>0</CLB>
    <DSP>220</DSP>
    <FF>106400</FF>
    <LUT>53200</LUT>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="hdc_maxi" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="25">AM_U control_s_axi_U grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139 grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159 grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178 grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210 grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203 ngram_U regslice_both_AM_out_V_data_V_U regslice_both_IM_V_data_V_U regslice_both_test_data_V_data_V_U regslice_both_test_data_V_dest_V_U regslice_both_test_data_V_id_V_U regslice_both_test_data_V_keep_V_U regslice_both_test_data_V_last_V_U regslice_both_test_data_V_strb_V_U regslice_both_test_data_V_user_V_U regslice_both_test_label_out_V_data_V_U regslice_both_test_label_out_V_dest_V_U regslice_both_test_label_out_V_id_V_U regslice_both_test_label_out_V_keep_V_U regslice_both_test_label_out_V_last_V_U regslice_both_test_label_out_V_strb_V_U regslice_both_test_label_out_V_user_V_U test_data_d_U</SubModules>
    <Resources BRAM="40" DSP="2" FF="35085" LUT="28376" LogicLUT="28367" RAMB36="20" SRL="9"/>
    <LocalResources FF="347" LUT="43" LogicLUT="43"/>
  </RtlModule>
  <RtlModule CELL="inst/AM_U" BINDMODULE="hdc_maxi_AM_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="hdc_maxi.v" ORIG_REF_NAME="hdc_maxi_AM_RAM_AUTO_1R1W">
    <Resources BRAM="16" LUT="106" LogicLUT="106" RAMB36="8"/>
  </RtlModule>
  <RtlModule CELL="inst/control_s_axi_U" BINDMODULE="hdc_maxi_control_s_axi" DEPTH="1" FILE_NAME="hdc_maxi.v" ORIG_REF_NAME="hdc_maxi_control_s_axi">
    <Resources FF="27" LUT="28" LogicLUT="28"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139" DEPTH="1" FILE_NAME="hdc_maxi.v" ORIG_REF_NAME="hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_15_1">
    <SubModules count="2">flow_control_loop_pipe_sequential_init_U mux_42_8192_1_1_U1</SubModules>
    <Resources FF="32791" LUT="17758" LogicLUT="17758"/>
    <LocalResources FF="32789" LUT="523" LogicLUT="523"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139/flow_control_loop_pipe_sequential_init_U" BINDMODULE="hdc_maxi_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_15_1.v" ORIG_REF_NAME="hdc_maxi_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="9043" LogicLUT="9043"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139/mux_42_8192_1_1_U1" BINDMODULE="hdc_maxi_mux_42_8192_1_1" DEPTH="2" FILE_NAME="hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_15_1.v" ORIG_REF_NAME="hdc_maxi_mux_42_8192_1_1">
    <Resources LUT="8192" LogicLUT="8192"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159" DEPTH="1" FILE_NAME="hdc_maxi.v" ORIG_REF_NAME="hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3">
    <SubModules count="2">flow_control_loop_pipe_sequential_init_U mac_muladd_3ns_8ns_8ns_11_4_1_U12</SubModules>
    <Resources DSP="1" FF="431" LUT="58" LogicLUT="58"/>
    <LocalResources FF="429" LUT="5" LogicLUT="5"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159/flow_control_loop_pipe_sequential_init_U" BINDMODULE="hdc_maxi_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3.v" ORIG_REF_NAME="hdc_maxi_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="49" LogicLUT="49"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3_fu_1159/mac_muladd_3ns_8ns_8ns_11_4_1_U12" BINDMODULE="hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1" DEPTH="2" FILE_NAME="hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3.v" ORIG_REF_NAME="hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1">
    <Resources DSP="1" LUT="4" LogicLUT="4"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178" DEPTH="1" FILE_NAME="hdc_maxi.v" ORIG_REF_NAME="hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_40_5">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="552" LUT="580" LogicLUT="580"/>
    <LocalResources FF="550" LUT="520" LogicLUT="520"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_40_5_fu_1178/flow_control_loop_pipe_sequential_init_U" BINDMODULE="hdc_maxi_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_40_5.v" ORIG_REF_NAME="hdc_maxi_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="60" LogicLUT="60"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210" DEPTH="1" FILE_NAME="hdc_maxi.v" ORIG_REF_NAME="hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_51_8">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="381" LUT="8918" LogicLUT="8917" SRL="1"/>
    <LocalResources FF="379" LUT="8886" LogicLUT="8885" SRL="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/flow_control_loop_pipe_sequential_init_U" BINDMODULE="hdc_maxi_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_51_8.v" ORIG_REF_NAME="hdc_maxi_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="32" LogicLUT="32"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203" DEPTH="1" FILE_NAME="hdc_maxi.v" ORIG_REF_NAME="hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10">
    <SubModules count="2">flow_control_loop_pipe_sequential_init_U mac_muladd_3ns_8ns_7ns_11_4_1_U42</SubModules>
    <Resources DSP="1" FF="187" LUT="165" LogicLUT="157" SRL="8"/>
    <LocalResources FF="185" LUT="114" LogicLUT="106" SRL="8"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/flow_control_loop_pipe_sequential_init_U" BINDMODULE="hdc_maxi_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10.v" ORIG_REF_NAME="hdc_maxi_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="39" LogicLUT="39"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/mac_muladd_3ns_8ns_7ns_11_4_1_U42" BINDMODULE="hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1" DEPTH="2" FILE_NAME="hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10.v" ORIG_REF_NAME="hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1">
    <Resources DSP="1" LUT="12" LogicLUT="12"/>
  </RtlModule>
  <RtlModule CELL="inst/ngram_U" BINDMODULE="hdc_maxi_ngram_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="hdc_maxi.v" ORIG_REF_NAME="hdc_maxi_ngram_RAM_AUTO_1R1W">
    <Resources BRAM="8" LUT="242" LogicLUT="242" RAMB36="4"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_AM_out_V_data_V_U" BINDMODULE="hdc_maxi_regslice_both" DEPTH="1" FILE_NAME="hdc_maxi.v" ORIG_REF_NAME="hdc_maxi_regslice_both">
    <Resources FF="68" LUT="54" LogicLUT="54"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_IM_V_data_V_U" BINDMODULE="hdc_maxi_regslice_both" DEPTH="1" FILE_NAME="hdc_maxi.v" ORIG_REF_NAME="hdc_maxi_regslice_both">
    <Resources FF="68" LUT="22" LogicLUT="22"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_test_data_V_data_V_U" BINDMODULE="hdc_maxi_regslice_both" DEPTH="1" FILE_NAME="hdc_maxi.v" ORIG_REF_NAME="hdc_maxi_regslice_both">
    <Resources FF="69" LUT="168" LogicLUT="168"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_test_data_V_dest_V_U" BINDMODULE="hdc_maxi_regslice_both" DEPTH="1" FILE_NAME="hdc_maxi.v" ORIG_REF_NAME="hdc_maxi_regslice_both">
    <Resources FF="6" LUT="6" LogicLUT="6"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_test_data_V_id_V_U" BINDMODULE="hdc_maxi_regslice_both" DEPTH="1" FILE_NAME="hdc_maxi.v" ORIG_REF_NAME="hdc_maxi_regslice_both">
    <Resources FF="6" LUT="6" LogicLUT="6"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_test_data_V_keep_V_U" BINDMODULE="hdc_maxi_regslice_both" DEPTH="1" FILE_NAME="hdc_maxi.v" ORIG_REF_NAME="hdc_maxi_regslice_both">
    <Resources FF="12" LUT="7" LogicLUT="7"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_test_data_V_last_V_U" BINDMODULE="hdc_maxi_regslice_both" DEPTH="1" FILE_NAME="hdc_maxi.v" ORIG_REF_NAME="hdc_maxi_regslice_both">
    <Resources FF="6" LUT="6" LogicLUT="6"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_test_data_V_strb_V_U" BINDMODULE="hdc_maxi_regslice_both" DEPTH="1" FILE_NAME="hdc_maxi.v" ORIG_REF_NAME="hdc_maxi_regslice_both">
    <Resources FF="12" LUT="7" LogicLUT="7"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_test_data_V_user_V_U" BINDMODULE="hdc_maxi_regslice_both" DEPTH="1" FILE_NAME="hdc_maxi.v" ORIG_REF_NAME="hdc_maxi_regslice_both">
    <Resources FF="6" LUT="6" LogicLUT="6"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_test_label_out_V_data_V_U" BINDMODULE="hdc_maxi_regslice_both" DEPTH="1" FILE_NAME="hdc_maxi.v" ORIG_REF_NAME="hdc_maxi_regslice_both">
    <Resources FF="68" LUT="28" LogicLUT="28"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_test_label_out_V_dest_V_U" BINDMODULE="hdc_maxi_regslice_both" DEPTH="1" FILE_NAME="hdc_maxi.v" ORIG_REF_NAME="hdc_maxi_regslice_both">
    <Resources FF="6" LUT="6" LogicLUT="6"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_test_label_out_V_id_V_U" BINDMODULE="hdc_maxi_regslice_both" DEPTH="1" FILE_NAME="hdc_maxi.v" ORIG_REF_NAME="hdc_maxi_regslice_both">
    <Resources FF="6" LUT="6" LogicLUT="6"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_test_label_out_V_keep_V_U" BINDMODULE="hdc_maxi_regslice_both" DEPTH="1" FILE_NAME="hdc_maxi.v" ORIG_REF_NAME="hdc_maxi_regslice_both">
    <Resources FF="12" LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_test_label_out_V_last_V_U" BINDMODULE="hdc_maxi_regslice_both" DEPTH="1" FILE_NAME="hdc_maxi.v" ORIG_REF_NAME="hdc_maxi_regslice_both">
    <Resources FF="6" LUT="6" LogicLUT="6"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_test_label_out_V_strb_V_U" BINDMODULE="hdc_maxi_regslice_both" DEPTH="1" FILE_NAME="hdc_maxi.v" ORIG_REF_NAME="hdc_maxi_regslice_both">
    <Resources FF="12" LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_test_label_out_V_user_V_U" BINDMODULE="hdc_maxi_regslice_both" DEPTH="1" FILE_NAME="hdc_maxi.v" ORIG_REF_NAME="hdc_maxi_regslice_both">
    <Resources FF="6" LUT="6" LogicLUT="6"/>
  </RtlModule>
  <RtlModule CELL="inst/test_data_d_U" BINDMODULE="hdc_maxi_test_data_d_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="hdc_maxi.v" ORIG_REF_NAME="hdc_maxi_test_data_d_RAM_AUTO_1R1W">
    <Resources BRAM="16" LUT="128" LogicLUT="128" RAMB36="8"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="7.097" DATAPATH_LOGIC_DELAY="2.270" DATAPATH_NET_DELAY="4.827" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457_reg[0]/D" LOGIC_LEVELS="8" MAX_FANOUT="3" SLACK="2.896" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139/new_IM_1_1_fu_84_reg[7077]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139/new_IM_1_1_fu_84_reg[7077]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="113"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457[0]_i_3931" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="10"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457_reg[0]_i_1666" PRIMITIVE_TYPE="MUXFX.others.MUXF7" LINE_NUMBER="10"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457_reg[0]_i_534" PRIMITIVE_TYPE="MUXFX.others.MUXF8" LINE_NUMBER="10"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457[0]_i_197" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="10"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457_reg[0]_i_55" PRIMITIVE_TYPE="MUXFX.others.MUXF7" LINE_NUMBER="10"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457[0]_i_13" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="10"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457[0]_i_3" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="405"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457[0]_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="405"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_1_reg_457_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="263"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="7.097" DATAPATH_LOGIC_DELAY="2.270" DATAPATH_NET_DELAY="4.827" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_reg_446_reg[0]/D" LOGIC_LEVELS="8" MAX_FANOUT="3" SLACK="2.896" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139/new_IM_1_1_fu_84_reg[7077]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139/new_IM_1_1_fu_84_reg[7077]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="113"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_reg_446[0]_i_3931" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="10"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_reg_446_reg[0]_i_1666" PRIMITIVE_TYPE="MUXFX.others.MUXF7" LINE_NUMBER="10"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_reg_446_reg[0]_i_534" PRIMITIVE_TYPE="MUXFX.others.MUXF8" LINE_NUMBER="10"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_reg_446[0]_i_197" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="10"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_reg_446_reg[0]_i_55" PRIMITIVE_TYPE="MUXFX.others.MUXF7" LINE_NUMBER="10"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_reg_446[0]_i_13" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="10"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139/icmp_ln55_reg_446[0]_i_3" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="407"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_15_1_fu_1139/icmp_ln55_reg_446[0]_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="407"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_51_8_fu_1210/icmp_ln55_reg_446_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="264"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="7.071" DATAPATH_LOGIC_DELAY="3.054" DATAPATH_NET_DELAY="4.017" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[29]/D" LOGIC_LEVELS="12" MAX_FANOUT="31" SLACK="2.954" STARTPOINT_PIN="bd_0_i/hls_inst/inst/AM_U/genblk1[1].ram_reg_0/CLKARDCLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/AM_U/genblk1[1].ram_reg_0" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="32"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_52" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="67"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_32" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="67"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_16" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="67"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_11" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="287"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[0]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="67"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[4]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="67"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[8]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="67"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[12]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="67"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[16]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="67"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[20]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="67"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[24]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="67"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[28]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="67"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[29]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="287"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="7.065" DATAPATH_LOGIC_DELAY="3.048" DATAPATH_NET_DELAY="4.017" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[31]/D" LOGIC_LEVELS="12" MAX_FANOUT="31" SLACK="2.960" STARTPOINT_PIN="bd_0_i/hls_inst/inst/AM_U/genblk1[1].ram_reg_0/CLKARDCLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/AM_U/genblk1[1].ram_reg_0" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="32"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_52" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="67"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_32" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="67"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_16" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="67"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_11" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="287"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[0]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="67"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[4]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="67"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[8]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="67"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[12]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="67"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[16]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="67"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[20]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="67"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[24]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="67"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[28]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="67"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[31]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="287"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="6.990" DATAPATH_LOGIC_DELAY="2.973" DATAPATH_NET_DELAY="4.017" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[30]/D" LOGIC_LEVELS="12" MAX_FANOUT="31" SLACK="3.035" STARTPOINT_PIN="bd_0_i/hls_inst/inst/AM_U/genblk1[1].ram_reg_0/CLKARDCLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/AM_U/genblk1[1].ram_reg_0" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="32"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_52" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="67"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_32" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="67"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_16" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="67"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60[0]_i_11" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="287"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[0]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="67"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[4]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="67"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[8]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="67"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[12]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="67"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[16]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="67"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[20]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="67"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[24]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="67"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/AM_U/dot_product_fu_60_reg[28]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="67"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10_fu_1203/dot_product_fu_60_reg[30]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="287"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/hdc_maxi_design_analysis_synth.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/hdc_maxi_failfast_synth.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/hdc_maxi_timing_synth.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/hdc_maxi_timing_paths_synth.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/hdc_maxi_utilization_synth.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/hdc_maxi_utilization_hierarchical_synth.rpt"/>
</VivadoReportFiles>
</profile>
