[<global>] Level.INFO: Loading hammer-vlsi libraries and reading settings
[<global>] Level.INFO: Loading technology 'hammer.technology.sky130'
[<global>] Level.WARNING: Key technology.sky130.sky130_nda has a type str is not yet implemented
[<global>] Level.WARNING: Key technology.sky130.openram_lib has a type str is not yet implemented
[<global>] Level.WARNING: Key technology.sky130.dffram_lib has a type Optional[str] is not yet implemented
[<global>] Level.WARNING: Key technology.sky130.pdk_home has a type Optional[str] is not yet implemented
[<global>] Level.WARNING: Key technology.sky130.lvs_deck_sources has a type Optional[list[str]] is not yet implemented
[<global>] Level.WARNING: Key technology.sky130.io_file has a type str is not yet implemented
[tech] Level.WARNING: The install path: /path/to/skywater-src-nda does not exist, looked at key technology.sky130.sky130_nda
[tech] Level.INFO: Loaded Sky130 Tech
[<global>] Level.INFO: Starting simulation with tool 'vcs'
[sim] Level.DEBUG: Running sub-step 'write_gl_files'
[sim] Level.DEBUG: Running sub-step 'run_vcs'
[sim] Level.DEBUG: Executing subprocess: /home/ff/eecs151/hammer-tools/synopsys/vcs/P-2019.06/bin/vcs -full64 -lca -debug_access+all -timescale=1ns/10ps -CC -I$(VCS_HOME)/include -notice -line +lint=all,noVCDE +v2k -debug -sverilog /home/tmp/eecs151-acf/asic-labs-fa25/lab2/src/EECS151.v /home/tmp/eecs151-acf/asic-labs-fa25/lab2/src/dut.v /home/tmp/eecs151-acf/asic-labs-fa25/lab2/src/dut_tb.v /home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v +define+FUNCTIONAL +define+UNIT_DELAY=#1 +define+CLOCK_PERIOD=1.00 +notimingcheck +delay_mode_zero -top dut_tb -o /home/tmp/eecs151-acf/asic-labs-fa25/lab2/build/sim-rundir/simv
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Warning-[DBGACC_DBG] Multiple debug options being used
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   The debug switches '-debug_access' and '-debug*' are being used together.
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   For better performance, consider using only '-debug_access'.
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Error-[VERDI_VCS_MM] Possible VERDI_HOME and VCS_HOME mismatch
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   The Verdi tab and pli.a cannot be added to the 'vcs' compile command because
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   the file '/pli.a' could not be found.
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Please check to make sure VERDI_HOME and VCS_HOME point to installations
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   that are either both 32-bits or both 64-bits.
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:                          Chronologic VCS (TM)
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:          Version P-2019.06_Full64 -- Sun Sep 14 15:40:00 2025
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:                Copyright (c) 1991-2019 by Synopsys Inc.
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:                          ALL RIGHTS RESERVED
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: This program is proprietary and confidential information of Synopsys Inc.
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: and may be used and disclosed only as authorized in a license agreement
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: controlling such use and disclosure.
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Warning-[LCA_FEATURES_ENABLED] Usage warning
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   LCA features enabled by '-lca' argument on the command line.  For more
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   information regarding list of LCA features please refer to Chapter "LCA
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   features" in the VCS Release Notes
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Warning-[DEBUG_DEP] Option will be deprecated
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   The option 'debug=4' will be deprecated in a future release.  Please use
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   '-debug_acc+pp+f+fn+dmptf -debug_region+cell+encrypt' instead.
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Parsing design file '/home/tmp/eecs151-acf/asic-labs-fa25/lab2/src/EECS151.v'
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Parsing design file '/home/tmp/eecs151-acf/asic-labs-fa25/lab2/src/dut.v'
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Parsing design file '/home/tmp/eecs151-acf/asic-labs-fa25/lab2/src/dut_tb.v'
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: Error-[SE] Syntax error
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   Following verilog source has syntax error :
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:   "/home/tmp/eecs151-acf/asic-labs-fa25/lab2/src/dut_tb.v", 29: token is ','
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:     @(negedge clk) B <= 1'b1,  A <= 1'b1;
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG:                              ^
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 2 warnings
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: 1 error
[sim] [Exec ...019.06/bin/vcs -full64 -lca -d...] Level.DEBUG: CPU time: .173 seconds to compile
[<global>] Level.ERROR: Simulation tool vcs failed! Please check its output.
[<global>] Level.FATAL: Nothing set for the paths to output waveforms yet
[<global>] Level.ERROR: Sim tool did not succeed
