strict digraph "" {
	node [label="\N"];
	"1377:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0647ddc150>",
		fillcolor=springgreen,
		label="1377:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1379:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0647ddc190>",
		fillcolor=springgreen,
		label="1379:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1377:IF" -> "1379:IF"	 [cond="['crc16_clr']",
		label="!(crc16_clr)",
		lineno=1377];
	"1377:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0647ddc390>",
		fillcolor=firebrick,
		label="1377:NS
crc16_sum <= 16'hffff;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0647ddc390>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1377:IF" -> "1377:NS"	 [cond="['crc16_clr']",
		label=crc16_clr,
		lineno=1377];
	"1379:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0647ddc1d0>",
		fillcolor=firebrick,
		label="1379:NS
crc16_sum <= crc16_out;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0647ddc1d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1379:IF" -> "1379:NS"	 [cond="['data_valid_d']",
		label=data_valid_d,
		lineno=1379];
	"Leaf_1376:AL"	 [def_var="['crc16_sum']",
		label="Leaf_1376:AL"];
	"1377:NS" -> "Leaf_1376:AL"	 [cond="[]",
		lineno=None];
	"1376:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0647ddc550>",
		clk_sens=True,
		fillcolor=gold,
		label="1376:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['data_valid_d', 'crc16_out', 'crc16_clr']"];
	"1376:AL" -> "1377:IF"	 [cond="[]",
		lineno=None];
	"1379:NS" -> "Leaf_1376:AL"	 [cond="[]",
		lineno=None];
}
