// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ISPPipeline_accel_rgr_bgb_kernel_ap_uint_10_5_s (
        ap_clk,
        ap_rst,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [9:0] p_read;
input  [9:0] p_read1;
input  [9:0] p_read2;
input  [9:0] p_read3;
input  [9:0] p_read4;
input  [9:0] p_read5;
input  [9:0] p_read6;
input  [9:0] p_read7;
input  [9:0] p_read8;
input  [9:0] p_read9;
input  [9:0] p_read10;
output  [12:0] ap_return;
input   ap_ce;

reg[12:0] ap_return;

wire   [12:0] ret_V_23_fu_198_p2;
reg   [12:0] ret_V_23_reg_378;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
wire   [10:0] ret_V_24_fu_212_p2;
reg   [10:0] ret_V_24_reg_383;
wire   [12:0] add_ln97_1_fu_258_p2;
reg   [12:0] add_ln97_1_reg_388;
wire   [14:0] sub_ln98_fu_291_p2;
reg   [14:0] sub_ln98_reg_393;
reg   [0:0] tmp_reg_398;
reg   [11:0] trunc_ln98_2_reg_403;
wire    ap_block_pp0_stage0;
wire   [10:0] zext_ln232_1_fu_124_p1;
wire   [10:0] zext_ln232_fu_120_p1;
wire   [10:0] zext_ln232_3_fu_138_p1;
wire   [10:0] zext_ln232_2_fu_134_p1;
wire   [10:0] ret_V_25_fu_142_p2;
wire   [10:0] zext_ln1541_fu_152_p1;
wire   [10:0] zext_ln1541_7_fu_156_p1;
wire   [10:0] add_ln1541_fu_160_p2;
wire   [11:0] zext_ln1541_8_fu_166_p1;
wire   [11:0] zext_ln232_4_fu_148_p1;
wire   [11:0] ret_V_26_fu_170_p2;
wire   [10:0] zext_ln1541_9_fu_180_p1;
wire   [10:0] zext_ln1541_10_fu_184_p1;
wire   [10:0] add_ln1541_2_fu_188_p2;
wire   [12:0] zext_ln1541_11_fu_194_p1;
wire   [12:0] zext_ln1541_6_fu_176_p1;
wire   [10:0] zext_ln232_6_fu_208_p1;
wire   [10:0] zext_ln232_5_fu_204_p1;
wire   [11:0] shl_ln1_fu_222_p3;
wire   [10:0] ret_V_fu_128_p2;
wire   [9:0] lshr_ln_fu_234_p4;
wire   [10:0] zext_ln97_1_fu_244_p1;
wire   [10:0] zext_ln96_1_fu_218_p1;
wire   [10:0] add_ln97_fu_248_p2;
wire   [12:0] zext_ln97_2_fu_254_p1;
wire   [12:0] zext_ln97_fu_230_p1;
wire   [12:0] shl_ln_fu_264_p3;
wire   [13:0] zext_ln97_3_fu_275_p1;
wire   [13:0] zext_ln96_fu_271_p1;
wire   [13:0] add_ln97_2_fu_278_p2;
wire   [14:0] zext_ln97_4_fu_284_p1;
wire   [14:0] zext_ln98_fu_288_p1;
wire   [14:0] sub_ln98_1_fu_315_p2;
wire   [11:0] trunc_ln98_1_fu_320_p4;
wire  signed [12:0] sext_ln98_fu_330_p1;
wire   [13:0] zext_ln98_1_fu_334_p1;
wire  signed [12:0] sext_ln98_1_fu_344_p1;
wire   [13:0] sub_ln98_2_fu_338_p2;
wire   [13:0] zext_ln98_2_fu_347_p1;
wire   [13:0] res_fu_351_p3;
wire   [0:0] tmp_42_fu_362_p3;
wire   [12:0] trunc_ln97_fu_358_p1;
wire   [12:0] select_ln99_fu_370_p3;
reg    ap_ce_reg;
reg   [9:0] p_read_int_reg;
reg   [9:0] p_read1_int_reg;
reg   [9:0] p_read2_int_reg;
reg   [9:0] p_read3_int_reg;
reg   [9:0] p_read4_int_reg;
reg   [9:0] p_read5_int_reg;
reg   [9:0] p_read6_int_reg;
reg   [9:0] p_read7_int_reg;
reg   [9:0] p_read8_int_reg;
reg   [9:0] p_read9_int_reg;
reg   [9:0] p_read10_int_reg;
reg   [12:0] ap_return_int_reg;

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        add_ln97_1_reg_388 <= add_ln97_1_fu_258_p2;
        ret_V_23_reg_378 <= ret_V_23_fu_198_p2;
        ret_V_24_reg_383 <= ret_V_24_fu_212_p2;
        sub_ln98_reg_393 <= sub_ln98_fu_291_p2;
        tmp_reg_398 <= sub_ln98_fu_291_p2[32'd14];
        trunc_ln98_2_reg_403 <= {{sub_ln98_fu_291_p2[14:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_int_reg <= select_ln99_fu_370_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
        p_read_int_reg <= p_read;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return = ap_return_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return = select_ln99_fu_370_p3;
    end else begin
        ap_return = 'bx;
    end
end

assign add_ln1541_2_fu_188_p2 = (zext_ln1541_9_fu_180_p1 + zext_ln1541_10_fu_184_p1);

assign add_ln1541_fu_160_p2 = (zext_ln1541_fu_152_p1 + zext_ln1541_7_fu_156_p1);

assign add_ln97_1_fu_258_p2 = (zext_ln97_2_fu_254_p1 + zext_ln97_fu_230_p1);

assign add_ln97_2_fu_278_p2 = (zext_ln97_3_fu_275_p1 + zext_ln96_fu_271_p1);

assign add_ln97_fu_248_p2 = (zext_ln97_1_fu_244_p1 + zext_ln96_1_fu_218_p1);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign lshr_ln_fu_234_p4 = {{ret_V_fu_128_p2[10:1]}};

assign res_fu_351_p3 = ((tmp_reg_398[0:0] == 1'b1) ? sub_ln98_2_fu_338_p2 : zext_ln98_2_fu_347_p1);

assign ret_V_23_fu_198_p2 = (zext_ln1541_11_fu_194_p1 + zext_ln1541_6_fu_176_p1);

assign ret_V_24_fu_212_p2 = (zext_ln232_6_fu_208_p1 + zext_ln232_5_fu_204_p1);

assign ret_V_25_fu_142_p2 = (zext_ln232_3_fu_138_p1 + zext_ln232_2_fu_134_p1);

assign ret_V_26_fu_170_p2 = (zext_ln1541_8_fu_166_p1 + zext_ln232_4_fu_148_p1);

assign ret_V_fu_128_p2 = (zext_ln232_1_fu_124_p1 + zext_ln232_fu_120_p1);

assign select_ln99_fu_370_p3 = ((tmp_42_fu_362_p3[0:0] == 1'b1) ? 13'd0 : trunc_ln97_fu_358_p1);

assign sext_ln98_1_fu_344_p1 = $signed(trunc_ln98_2_reg_403);

assign sext_ln98_fu_330_p1 = $signed(trunc_ln98_1_fu_320_p4);

assign shl_ln1_fu_222_p3 = {{p_read5_int_reg}, {2'd0}};

assign shl_ln_fu_264_p3 = {{ret_V_24_reg_383}, {2'd0}};

assign sub_ln98_1_fu_315_p2 = (15'd0 - sub_ln98_reg_393);

assign sub_ln98_2_fu_338_p2 = (14'd0 - zext_ln98_1_fu_334_p1);

assign sub_ln98_fu_291_p2 = (zext_ln97_4_fu_284_p1 - zext_ln98_fu_288_p1);

assign tmp_42_fu_362_p3 = res_fu_351_p3[32'd13];

assign trunc_ln97_fu_358_p1 = res_fu_351_p3[12:0];

assign trunc_ln98_1_fu_320_p4 = {{sub_ln98_1_fu_315_p2[14:3]}};

assign zext_ln1541_10_fu_184_p1 = p_read9_int_reg;

assign zext_ln1541_11_fu_194_p1 = add_ln1541_2_fu_188_p2;

assign zext_ln1541_6_fu_176_p1 = ret_V_26_fu_170_p2;

assign zext_ln1541_7_fu_156_p1 = p_read7_int_reg;

assign zext_ln1541_8_fu_166_p1 = add_ln1541_fu_160_p2;

assign zext_ln1541_9_fu_180_p1 = p_read8_int_reg;

assign zext_ln1541_fu_152_p1 = p_read3_int_reg;

assign zext_ln232_1_fu_124_p1 = p_read10_int_reg;

assign zext_ln232_2_fu_134_p1 = p_read1_int_reg;

assign zext_ln232_3_fu_138_p1 = p_read2_int_reg;

assign zext_ln232_4_fu_148_p1 = ret_V_25_fu_142_p2;

assign zext_ln232_5_fu_204_p1 = p_read4_int_reg;

assign zext_ln232_6_fu_208_p1 = p_read6_int_reg;

assign zext_ln232_fu_120_p1 = p_read_int_reg;

assign zext_ln96_1_fu_218_p1 = p_read5_int_reg;

assign zext_ln96_fu_271_p1 = shl_ln_fu_264_p3;

assign zext_ln97_1_fu_244_p1 = lshr_ln_fu_234_p4;

assign zext_ln97_2_fu_254_p1 = add_ln97_fu_248_p2;

assign zext_ln97_3_fu_275_p1 = add_ln97_1_reg_388;

assign zext_ln97_4_fu_284_p1 = add_ln97_2_fu_278_p2;

assign zext_ln97_fu_230_p1 = shl_ln1_fu_222_p3;

assign zext_ln98_1_fu_334_p1 = $unsigned(sext_ln98_fu_330_p1);

assign zext_ln98_2_fu_347_p1 = $unsigned(sext_ln98_1_fu_344_p1);

assign zext_ln98_fu_288_p1 = ret_V_23_reg_378;

endmodule //ISPPipeline_accel_rgr_bgb_kernel_ap_uint_10_5_s
