{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1568732175492 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568732175493 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 17 16:56:15 2019 " "Processing started: Tue Sep 17 16:56:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568732175493 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568732175493 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gfdiv -c gfdiv " "Command: quartus_map --read_settings_files=on --write_settings_files=off gfdiv -c gfdiv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568732175494 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1568732175829 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1568732175829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/gfmul/gfmul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/gfmul/gfmul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gfmul-rtl " "Found design unit 1: gfmul-rtl" {  } { { "../../encoder/gfmul/gfmul.vhd" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/gfmul/gfmul.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568732185640 ""} { "Info" "ISGN_ENTITY_NAME" "1 gfmul " "Found entity 1: gfmul" {  } { { "../../encoder/gfmul/gfmul.vhd" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/gfmul/gfmul.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568732185640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568732185640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/decoder/gfinv/gfinv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/decoder/gfinv/gfinv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gfinv-rtl " "Found design unit 1: gfinv-rtl" {  } { { "../gfinv/gfinv.vhd" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/decoder/gfinv/gfinv.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568732185641 ""} { "Info" "ISGN_ENTITY_NAME" "1 gfinv " "Found entity 1: gfinv" {  } { { "../gfinv/gfinv.vhd" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/decoder/gfinv/gfinv.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568732185641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568732185641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gfdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gfdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gfdiv-rtl " "Found design unit 1: gfdiv-rtl" {  } { { "gfdiv.vhd" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/decoder/gfdiv/gfdiv.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568732185641 ""} { "Info" "ISGN_ENTITY_NAME" "1 gfdiv " "Found entity 1: gfdiv" {  } { { "gfdiv.vhd" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/decoder/gfdiv/gfdiv.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568732185641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568732185641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gfdivTb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gfdivTb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gfdivTb-sim " "Found design unit 1: gfdivTb-sim" {  } { { "gfdivTb.vhd" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/decoder/gfdiv/gfdivTb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568732185644 ""} { "Info" "ISGN_ENTITY_NAME" "1 gfdivTb " "Found entity 1: gfdivTb" {  } { { "gfdivTb.vhd" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/decoder/gfdiv/gfdivTb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568732185644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568732185644 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "gfdiv " "Elaborating entity \"gfdiv\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1568732185716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gfmul gfmul:gfmul_1 " "Elaborating entity \"gfmul\" for hierarchy \"gfmul:gfmul_1\"" {  } { { "gfdiv.vhd" "gfmul_1" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/decoder/gfdiv/gfdiv.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568732185721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gfinv gfinv:gfinv_1 " "Elaborating entity \"gfinv\" for hierarchy \"gfinv:gfinv_1\"" {  } { { "gfdiv.vhd" "gfinv_1" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/decoder/gfdiv/gfdiv.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568732185735 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1568732186266 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "gfmul:gfmul_1\|count\[2\] High " "Register gfmul:gfmul_1\|count\[2\] will power up to High" {  } { { "../../encoder/gfmul/gfmul.vhd" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/gfmul/gfmul.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1568732186396 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "gfmul:gfmul_1\|count\[1\] High " "Register gfmul:gfmul_1\|count\[1\] will power up to High" {  } { { "../../encoder/gfmul/gfmul.vhd" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/gfmul/gfmul.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1568732186396 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "gfmul:gfmul_1\|count\[31\] Low " "Register gfmul:gfmul_1\|count\[31\] will power up to Low" {  } { { "../../encoder/gfmul/gfmul.vhd" "" { Text "/home/switch/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/gfmul/gfmul.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1568732186396 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1568732186396 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1568732186529 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568732186529 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "129 " "Implemented 129 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1568732186577 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1568732186577 ""} { "Info" "ICUT_CUT_TM_LCELLS" "103 " "Implemented 103 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1568732186577 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1568732186577 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1199 " "Peak virtual memory: 1199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568732186585 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 17 16:56:26 2019 " "Processing ended: Tue Sep 17 16:56:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568732186585 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568732186585 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568732186585 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568732186585 ""}
