<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RUR_NatsuRobo2022: C:/stm32/workspace/NatsuRobo2022/Sugoroku/lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RUR_NatsuRobo2022
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_414748e41037e74ddb9551ca5eeaf77a.html">NatsuRobo2022</a></li><li class="navelem"><a class="el" href="dir_e8400f7ba17cec6ba04b9ed800c6a70d.html">Sugoroku</a></li><li class="navelem"><a class="el" href="dir_efaa1192ba9feabeb1f2c2d54a007975.html">lib</a></li><li class="navelem"><a class="el" href="dir_3c0a9bf22cb82149662be5730f37751e.html">STM32F4xx_StdPeriph_Driver</a></li><li class="navelem"><a class="el" href="dir_85129cd0b4a922475d03bbe787856d92.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">stm32f4xx_dma.c</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32f4xx__dma_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f4xx__dma_8h.html">stm32f4xx_dma.h</a>&quot;</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f4xx__rcc_8h.html">stm32f4xx_rcc.h</a>&quot;</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span> </div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment">/* Private typedef -----------------------------------------------------------*/</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">/* Private define ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span> </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment">/* Masks Definition */</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="group___d_m_a.html#ga65f8cdee3cc2302bafb0a32a15692a81">  140</a></span><span class="preprocessor">#define TRANSFER_IT_ENABLE_MASK (uint32_t)(DMA_SxCR_TCIE | DMA_SxCR_HTIE | \</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="preprocessor">                                           DMA_SxCR_TEIE | DMA_SxCR_DMEIE)</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span> </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="group___d_m_a.html#ga0a11ce367da8e19eb27cf7f129da4b3d">  143</a></span><span class="preprocessor">#define DMA_Stream0_IT_MASK     (uint32_t)(DMA_LISR_FEIF0 | DMA_LISR_DMEIF0 | \</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="preprocessor">                                           DMA_LISR_TEIF0 | DMA_LISR_HTIF0 | \</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">                                           DMA_LISR_TCIF0)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span> </div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="group___d_m_a.html#ga145798f7c0cffc0effe3b6588f7a5812">  147</a></span><span class="preprocessor">#define DMA_Stream1_IT_MASK     (uint32_t)(DMA_Stream0_IT_MASK &lt;&lt; 6)</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="group___d_m_a.html#gab7e71eaed70613ad592acfb37eb37777">  148</a></span><span class="preprocessor">#define DMA_Stream2_IT_MASK     (uint32_t)(DMA_Stream0_IT_MASK &lt;&lt; 16)</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="group___d_m_a.html#ga83a5c838038ce61242f8beaf8d9fff43">  149</a></span><span class="preprocessor">#define DMA_Stream3_IT_MASK     (uint32_t)(DMA_Stream0_IT_MASK &lt;&lt; 22)</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="group___d_m_a.html#ga55d28ead27e0af7d17db2b749695abe2">  150</a></span><span class="preprocessor">#define DMA_Stream4_IT_MASK     (uint32_t)(DMA_Stream0_IT_MASK | (uint32_t)0x20000000)</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="group___d_m_a.html#gaceb30b7dcde1275d843ea932a00f44d7">  151</a></span><span class="preprocessor">#define DMA_Stream5_IT_MASK     (uint32_t)(DMA_Stream1_IT_MASK | (uint32_t)0x20000000)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="group___d_m_a.html#ga085aa754247e62f4b95111ea4ebf4f6f">  152</a></span><span class="preprocessor">#define DMA_Stream6_IT_MASK     (uint32_t)(DMA_Stream2_IT_MASK | (uint32_t)0x20000000)</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="group___d_m_a.html#ga1fe8cb133c442e62bd082adee93a890e">  153</a></span><span class="preprocessor">#define DMA_Stream7_IT_MASK     (uint32_t)(DMA_Stream3_IT_MASK | (uint32_t)0x20000000)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="group___d_m_a.html#ga802b72c1de784e703af80a6910592a5e">  154</a></span><span class="preprocessor">#define TRANSFER_IT_MASK        (uint32_t)0x0F3C0F3C</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="group___d_m_a.html#ga375c64407de662589e2b12ac4e5e0489">  155</a></span><span class="preprocessor">#define HIGH_ISR_MASK           (uint32_t)0x20000000</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="group___d_m_a.html#ga1092a089e682f72660b95df5ee92a167">  156</a></span><span class="preprocessor">#define RESERVED_MASK           (uint32_t)0x0F7D0F7D  </span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span> </div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment">/* Private macro -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment">/* Private function prototypes -----------------------------------------------*/</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment">/* Private functions ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span> </div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span> </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="group___d_m_a.html#ga38d4a4ab8990299f8a6cf064e1e811d0">  196</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___d_m_a___group1.html#ga38d4a4ab8990299f8a6cf064e1e811d0">DMA_DeInit</a>(<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>* DMAy_Streamx)</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>{</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a___exported___constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Streamx));</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span> </div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>  <span class="comment">/* Disable the selected DMAy Streamx */</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>  DMAy_Streamx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#gaf893adc5e821b15d813237b2bfe4378b">CR</a> &amp;= ~((uint32_t)<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a>);</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span> </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>  <span class="comment">/* Reset DMAy Streamx control register */</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>  DMAy_Streamx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#gaf893adc5e821b15d813237b2bfe4378b">CR</a>  = 0;</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>  </div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>  <span class="comment">/* Reset DMAy Streamx Number of Data to Transfer register */</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>  DMAy_Streamx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga2cc2a52628182f9e79ab1e49bb78a1eb">NDTR</a> = 0;</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>  </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>  <span class="comment">/* Reset DMAy Streamx peripheral address register */</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>  DMAy_Streamx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#gadbeac1d47cb85ab52dac71d520273947">PAR</a>  = 0;</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>  </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>  <span class="comment">/* Reset DMAy Streamx memory 0 address register */</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>  DMAy_Streamx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga965da718db7d0303bff185d367d96fd6">M0AR</a> = 0;</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span> </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>  <span class="comment">/* Reset DMAy Streamx memory 1 address register */</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>  DMAy_Streamx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga142ca5a1145ba9cf4cfa557655af1c13">M1AR</a> = 0;</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span> </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>  <span class="comment">/* Reset DMAy Streamx FIFO control register */</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>  DMAy_Streamx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#gaad3d78ab35e7af48951be5be53392f9f">FCR</a> = (uint32_t)0x00000021; </div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span> </div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>  <span class="comment">/* Reset interrupt pending bits for the selected stream */</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>  <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code hl_define" href="group___peripheral__declaration.html#ga61247dd5d594289c404dd8774202dfd8">DMA1_Stream0</a>)</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>  {</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>    <span class="comment">/* Reset interrupt pending bits for DMA1 Stream0 */</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>    <a class="code hl_define" href="group___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>-&gt;LIFCR = <a class="code hl_define" href="group___d_m_a.html#ga0a11ce367da8e19eb27cf7f129da4b3d">DMA_Stream0_IT_MASK</a>;</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>  }</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code hl_define" href="group___peripheral__declaration.html#gaf7d82f110f19982d483eebc465d222b2">DMA1_Stream1</a>)</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>  {</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>    <span class="comment">/* Reset interrupt pending bits for DMA1 Stream1 */</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>    <a class="code hl_define" href="group___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>-&gt;LIFCR = <a class="code hl_define" href="group___d_m_a.html#ga145798f7c0cffc0effe3b6588f7a5812">DMA_Stream1_IT_MASK</a>;</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>  }</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code hl_define" href="group___peripheral__declaration.html#gad0e2140b8eeec3594035f1a7bf2a7250">DMA1_Stream2</a>)</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>  {</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>    <span class="comment">/* Reset interrupt pending bits for DMA1 Stream2 */</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>    <a class="code hl_define" href="group___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>-&gt;LIFCR = <a class="code hl_define" href="group___d_m_a.html#gab7e71eaed70613ad592acfb37eb37777">DMA_Stream2_IT_MASK</a>;</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>  }</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code hl_define" href="group___peripheral__declaration.html#ga96ac1af7a92469fe86a9fbdec091f25d">DMA1_Stream3</a>)</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>  {</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>    <span class="comment">/* Reset interrupt pending bits for DMA1 Stream3 */</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>    <a class="code hl_define" href="group___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>-&gt;LIFCR = <a class="code hl_define" href="group___d_m_a.html#ga83a5c838038ce61242f8beaf8d9fff43">DMA_Stream3_IT_MASK</a>;</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>  }</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code hl_define" href="group___peripheral__declaration.html#ga87df45f4b82e0b3a8c1b17f1a77aecdb">DMA1_Stream4</a>)</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>  {</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>    <span class="comment">/* Reset interrupt pending bits for DMA1 Stream4 */</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>    <a class="code hl_define" href="group___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>-&gt;HIFCR = <a class="code hl_define" href="group___d_m_a.html#ga55d28ead27e0af7d17db2b749695abe2">DMA_Stream4_IT_MASK</a>;</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>  }</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code hl_define" href="group___peripheral__declaration.html#gac3abc20f80e25c19b02104ad34eae652">DMA1_Stream5</a>)</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>  {</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>    <span class="comment">/* Reset interrupt pending bits for DMA1 Stream5 */</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>    <a class="code hl_define" href="group___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>-&gt;HIFCR = <a class="code hl_define" href="group___d_m_a.html#gaceb30b7dcde1275d843ea932a00f44d7">DMA_Stream5_IT_MASK</a>;</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>  }</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code hl_define" href="group___peripheral__declaration.html#gac95127480470900755953f1cfe68567d">DMA1_Stream6</a>)</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>  {</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>    <span class="comment">/* Reset interrupt pending bits for DMA1 Stream6 */</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>    <a class="code hl_define" href="group___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>-&gt;HIFCR = (uint32_t)<a class="code hl_define" href="group___d_m_a.html#ga085aa754247e62f4b95111ea4ebf4f6f">DMA_Stream6_IT_MASK</a>;</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>  }</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code hl_define" href="group___peripheral__declaration.html#ga8ecdeaf43d0f4207dab1fdb4d7bf8d26">DMA1_Stream7</a>)</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>  {</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>    <span class="comment">/* Reset interrupt pending bits for DMA1 Stream7 */</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>    <a class="code hl_define" href="group___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>-&gt;HIFCR = <a class="code hl_define" href="group___d_m_a.html#ga1fe8cb133c442e62bd082adee93a890e">DMA_Stream7_IT_MASK</a>;</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>  }</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code hl_define" href="group___peripheral__declaration.html#ga3a2efe5fd7a7a79be3b08a1670bbd016">DMA2_Stream0</a>)</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>  {</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>    <span class="comment">/* Reset interrupt pending bits for DMA2 Stream0 */</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>-&gt;LIFCR = <a class="code hl_define" href="group___d_m_a.html#ga0a11ce367da8e19eb27cf7f129da4b3d">DMA_Stream0_IT_MASK</a>;</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>  }</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code hl_define" href="group___peripheral__declaration.html#gae96f15d34d3c41c16fce69bc2878151a">DMA2_Stream1</a>)</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>  {</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>    <span class="comment">/* Reset interrupt pending bits for DMA2 Stream1 */</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>-&gt;LIFCR = <a class="code hl_define" href="group___d_m_a.html#ga145798f7c0cffc0effe3b6588f7a5812">DMA_Stream1_IT_MASK</a>;</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>  }</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code hl_define" href="group___peripheral__declaration.html#ga71bb410664b861ff0520f08976e24ee1">DMA2_Stream2</a>)</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>  {</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>    <span class="comment">/* Reset interrupt pending bits for DMA2 Stream2 */</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>-&gt;LIFCR = <a class="code hl_define" href="group___d_m_a.html#gab7e71eaed70613ad592acfb37eb37777">DMA_Stream2_IT_MASK</a>;</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>  }</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code hl_define" href="group___peripheral__declaration.html#gaa6ead6a5ca6b8df70b5505aaeec6fd2e">DMA2_Stream3</a>)</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>  {</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>    <span class="comment">/* Reset interrupt pending bits for DMA2 Stream3 */</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>-&gt;LIFCR = <a class="code hl_define" href="group___d_m_a.html#ga83a5c838038ce61242f8beaf8d9fff43">DMA_Stream3_IT_MASK</a>;</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>  }</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code hl_define" href="group___peripheral__declaration.html#gae32674772021620800275dd3b6d62c2f">DMA2_Stream4</a>)</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>  {</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>    <span class="comment">/* Reset interrupt pending bits for DMA2 Stream4 */</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>-&gt;HIFCR = <a class="code hl_define" href="group___d_m_a.html#ga55d28ead27e0af7d17db2b749695abe2">DMA_Stream4_IT_MASK</a>;</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>  }</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code hl_define" href="group___peripheral__declaration.html#gac40f58718761251875b5a897287efd83">DMA2_Stream5</a>)</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>  {</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>    <span class="comment">/* Reset interrupt pending bits for DMA2 Stream5 */</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>-&gt;HIFCR = <a class="code hl_define" href="group___d_m_a.html#gaceb30b7dcde1275d843ea932a00f44d7">DMA_Stream5_IT_MASK</a>;</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>  }</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code hl_define" href="group___peripheral__declaration.html#ga11a00b283e0911cd427e277e5a314ccc">DMA2_Stream6</a>)</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>  {</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>    <span class="comment">/* Reset interrupt pending bits for DMA2 Stream6 */</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>-&gt;HIFCR = <a class="code hl_define" href="group___d_m_a.html#ga085aa754247e62f4b95111ea4ebf4f6f">DMA_Stream6_IT_MASK</a>;</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>  }</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>  <span class="keywordflow">else</span> </div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>  {</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>    <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code hl_define" href="group___peripheral__declaration.html#gacc135dbca0eca67d5aa0abc555f053ce">DMA2_Stream7</a>)</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>    {</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>      <span class="comment">/* Reset interrupt pending bits for DMA2 Stream7 */</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>      <a class="code hl_define" href="group___peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>-&gt;HIFCR = <a class="code hl_define" href="group___d_m_a.html#ga1fe8cb133c442e62bd082adee93a890e">DMA_Stream7_IT_MASK</a>;</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>    }</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>  }</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>}</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span> </div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="group___d_m_a.html#gaced8a4149acfb0a50b50e63273a87148">  319</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___d_m_a___group1.html#gaced8a4149acfb0a50b50e63273a87148">DMA_Init</a>(<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>* DMAy_Streamx, <a class="code hl_struct" href="struct_d_m_a___init_type_def.html">DMA_InitTypeDef</a>* DMA_InitStruct)</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>{</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>  uint32_t tmpreg = 0;</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span> </div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a___exported___constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Streamx));</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a__channel.html#gac7f4709d9244f25b853789d888a74d46">IS_DMA_CHANNEL</a>(DMA_InitStruct-&gt;<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a68cba36c380e7297b23b09a16c809969">DMA_Channel</a>));</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a__data__transfer__direction.html#gae2b02e8e823854bcd7c5746cdd29e70d">IS_DMA_DIRECTION</a>(DMA_InitStruct-&gt;<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a91b47435ccf4a40efa97bbbe631789e1">DMA_DIR</a>));</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a__data__buffer__size.html#ga72ef4033bb3bc2cdfdbe579083b05e32">IS_DMA_BUFFER_SIZE</a>(DMA_InitStruct-&gt;<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a999df57215b28b3b1b3b6836c4952ca5">DMA_BufferSize</a>));</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a__peripheral__incremented__mode.html#ga28762105b3f567c16ba79a47e68ff0fa">IS_DMA_PERIPHERAL_INC_STATE</a>(DMA_InitStruct-&gt;<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#ad4d427790f9a089ca0257a358fc263c2">DMA_PeripheralInc</a>));</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a__memory__incremented__mode.html#gaa880f39d499d1e80449cf80381e4eb67">IS_DMA_MEMORY_INC_STATE</a>(DMA_InitStruct-&gt;<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#aaf69c680a297ec01a2ed613289e691a1">DMA_MemoryInc</a>));</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a__peripheral__data__size.html#gad7916e0ae55cdf5efdfa68a09a028037">IS_DMA_PERIPHERAL_DATA_SIZE</a>(DMA_InitStruct-&gt;<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#afb46aaadfb80a7e19277c868bd252554">DMA_PeripheralDataSize</a>));</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a__memory__data__size.html#gac9e3748cebcb16d4ae4206d562bc804c">IS_DMA_MEMORY_DATA_SIZE</a>(DMA_InitStruct-&gt;<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a74bb71921c4d198d6cf1979c120f694f">DMA_MemoryDataSize</a>));</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a__circular__normal__mode.html#gad88ee5030574d6a573904378fb62c7ac">IS_DMA_MODE</a>(DMA_InitStruct-&gt;<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a8adbe6f3e46471d109afaa3111dce220">DMA_Mode</a>));</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a__priority__level.html#gaa1cae2ab458948511596467c87cd02b6">IS_DMA_PRIORITY</a>(DMA_InitStruct-&gt;<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#ab9a17bd51778478cbd728c868206dca0">DMA_Priority</a>));</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a__fifo__direct__mode.html#gadb90a893aeb49fd4bc14af750af3837c">IS_DMA_FIFO_MODE_STATE</a>(DMA_InitStruct-&gt;<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a56198043a8d5f2e25a87a79cbe2a3aa5">DMA_FIFOMode</a>));</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a__fifo__threshold__level.html#gaeafc0d9e327d6e5b26cd37f6744b232f">IS_DMA_FIFO_THRESHOLD</a>(DMA_InitStruct-&gt;<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a5dbf46e6177ea71b38119e5442a9fb36">DMA_FIFOThreshold</a>));</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a__memory__burst.html#ga921ebf06447dc036180fff50b7e4846a">IS_DMA_MEMORY_BURST</a>(DMA_InitStruct-&gt;<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a10bdf685aa58035632ead27b61fe4ffd">DMA_MemoryBurst</a>));</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a__peripheral__burst.html#ga7c60961178e2a32e9e364a220a8aca88">IS_DMA_PERIPHERAL_BURST</a>(DMA_InitStruct-&gt;<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a331a1d487dba9bcba3f58e136bb91bc1">DMA_PeripheralBurst</a>));</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span> </div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>  <span class="comment">/*------------------------- DMAy Streamx CR Configuration ------------------*/</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>  <span class="comment">/* Get the DMAy_Streamx CR value */</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>  tmpreg = DMAy_Streamx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#gaf893adc5e821b15d813237b2bfe4378b">CR</a>;</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span> </div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>  <span class="comment">/* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>  tmpreg &amp;= ((uint32_t)~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadf353426d72702c7801416ba36d53dc6">DMA_SxCR_CHSEL</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5c1174bff38faf5d87b71521bce8f84f">DMA_SxCR_MBURST</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga502380abb155eb3b37a2ca9359e2da2e">DMA_SxCR_PBURST</a> | \</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>                         <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga14c115d71a4e3b3c4da360108288154c">DMA_SxCR_PL</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae9a98cb706a722d726d8ec6e9fe4a773">DMA_SxCR_MSIZE</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaea0808f979c27b7b68d79ad511e95ea0">DMA_SxCR_PSIZE</a> | \</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>                         <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga771a295832a584a3777ede523a691719">DMA_SxCR_MINC</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga29c5d5c559dd14646fdc170e74f1f03b">DMA_SxCR_PINC</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadc248dbc519cc580621cdadcdd8741fb">DMA_SxCR_CIRC</a> | \</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>                         <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga16bc78076551c42cbdc084e9d0006bd4">DMA_SxCR_DIR</a>));</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span> </div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>  <span class="comment">/* Configure DMAy Streamx: */</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>  <span class="comment">/* Set CHSEL bits according to DMA_CHSEL value */</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>  <span class="comment">/* Set DIR bits according to DMA_DIR value */</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>  <span class="comment">/* Set PINC bit according to DMA_PeripheralInc value */</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>  <span class="comment">/* Set MINC bit according to DMA_MemoryInc value */</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>  <span class="comment">/* Set PSIZE bits according to DMA_PeripheralDataSize value */</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>  <span class="comment">/* Set MSIZE bits according to DMA_MemoryDataSize value */</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>  <span class="comment">/* Set CIRC bit according to DMA_Mode value */</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>  <span class="comment">/* Set PL bits according to DMA_Priority value */</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>  <span class="comment">/* Set MBURST bits according to DMA_MemoryBurst value */</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>  <span class="comment">/* Set PBURST bits according to DMA_PeripheralBurst value */</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>  tmpreg |= DMA_InitStruct-&gt;<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a68cba36c380e7297b23b09a16c809969">DMA_Channel</a> | DMA_InitStruct-&gt;<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a91b47435ccf4a40efa97bbbe631789e1">DMA_DIR</a> |</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>            DMA_InitStruct-&gt;<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#ad4d427790f9a089ca0257a358fc263c2">DMA_PeripheralInc</a> | DMA_InitStruct-&gt;<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#aaf69c680a297ec01a2ed613289e691a1">DMA_MemoryInc</a> |</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>            DMA_InitStruct-&gt;<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#afb46aaadfb80a7e19277c868bd252554">DMA_PeripheralDataSize</a> | DMA_InitStruct-&gt;<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a74bb71921c4d198d6cf1979c120f694f">DMA_MemoryDataSize</a> |</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>            DMA_InitStruct-&gt;<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a8adbe6f3e46471d109afaa3111dce220">DMA_Mode</a> | DMA_InitStruct-&gt;<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#ab9a17bd51778478cbd728c868206dca0">DMA_Priority</a> |</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>            DMA_InitStruct-&gt;<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a10bdf685aa58035632ead27b61fe4ffd">DMA_MemoryBurst</a> | DMA_InitStruct-&gt;<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a331a1d487dba9bcba3f58e136bb91bc1">DMA_PeripheralBurst</a>;</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span> </div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>  <span class="comment">/* Write to DMAy Streamx CR register */</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>  DMAy_Streamx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#gaf893adc5e821b15d813237b2bfe4378b">CR</a> = tmpreg;</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span> </div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>  <span class="comment">/*------------------------- DMAy Streamx FCR Configuration -----------------*/</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>  <span class="comment">/* Get the DMAy_Streamx FCR value */</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>  tmpreg = DMAy_Streamx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#gaad3d78ab35e7af48951be5be53392f9f">FCR</a>;</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span> </div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>  <span class="comment">/* Clear DMDIS and FTH bits */</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>  tmpreg &amp;= (uint32_t)~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga89406bb954742665691c0ac2f8d95ec9">DMA_SxFCR_DMDIS</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga44c16978164026a81f5b07280e800e7f">DMA_SxFCR_FTH</a>);</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span> </div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>  <span class="comment">/* Configure DMAy Streamx FIFO: </span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment">    Set DMDIS bits according to DMA_FIFOMode value </span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment">    Set FTH bits according to DMA_FIFOThreshold value */</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>  tmpreg |= DMA_InitStruct-&gt;<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a56198043a8d5f2e25a87a79cbe2a3aa5">DMA_FIFOMode</a> | DMA_InitStruct-&gt;<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a5dbf46e6177ea71b38119e5442a9fb36">DMA_FIFOThreshold</a>;</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span> </div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>  <span class="comment">/* Write to DMAy Streamx CR */</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>  DMAy_Streamx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#gaad3d78ab35e7af48951be5be53392f9f">FCR</a> = tmpreg;</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span> </div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>  <span class="comment">/*------------------------- DMAy Streamx NDTR Configuration ----------------*/</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>  <span class="comment">/* Write to DMAy Streamx NDTR register */</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>  DMAy_Streamx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga2cc2a52628182f9e79ab1e49bb78a1eb">NDTR</a> = DMA_InitStruct-&gt;<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a999df57215b28b3b1b3b6836c4952ca5">DMA_BufferSize</a>;</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span> </div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>  <span class="comment">/*------------------------- DMAy Streamx PAR Configuration -----------------*/</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>  <span class="comment">/* Write to DMAy Streamx PAR */</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>  DMAy_Streamx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#gadbeac1d47cb85ab52dac71d520273947">PAR</a> = DMA_InitStruct-&gt;<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a232af556de7c2eec9a82d448730bd86d">DMA_PeripheralBaseAddr</a>;</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span> </div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>  <span class="comment">/*------------------------- DMAy Streamx M0AR Configuration ----------------*/</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>  <span class="comment">/* Write to DMAy Streamx M0AR */</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>  DMAy_Streamx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga965da718db7d0303bff185d367d96fd6">M0AR</a> = DMA_InitStruct-&gt;<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a93227da797b033f9bc87523e1cfd8bbb">DMA_Memory0BaseAddr</a>;</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>}</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span> </div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="group___d_m_a.html#ga0f7f95f750a90a6824f4e9b6f58adc7e">  403</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___d_m_a___group1.html#ga0f7f95f750a90a6824f4e9b6f58adc7e">DMA_StructInit</a>(<a class="code hl_struct" href="struct_d_m_a___init_type_def.html">DMA_InitTypeDef</a>* DMA_InitStruct)</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>{</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>  <span class="comment">/*-------------- Reset DMA init structure parameters values ----------------*/</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>  <span class="comment">/* Initialize the DMA_Channel member */</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>  DMA_InitStruct-&gt;<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a68cba36c380e7297b23b09a16c809969">DMA_Channel</a> = 0;</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span> </div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>  <span class="comment">/* Initialize the DMA_PeripheralBaseAddr member */</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>  DMA_InitStruct-&gt;<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a232af556de7c2eec9a82d448730bd86d">DMA_PeripheralBaseAddr</a> = 0;</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span> </div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>  <span class="comment">/* Initialize the DMA_Memory0BaseAddr member */</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>  DMA_InitStruct-&gt;<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a93227da797b033f9bc87523e1cfd8bbb">DMA_Memory0BaseAddr</a> = 0;</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span> </div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>  <span class="comment">/* Initialize the DMA_DIR member */</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>  DMA_InitStruct-&gt;<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a91b47435ccf4a40efa97bbbe631789e1">DMA_DIR</a> = <a class="code hl_define" href="group___d_m_a__data__transfer__direction.html#ga4d7847b57371eef92ec5da34511416a7">DMA_DIR_PeripheralToMemory</a>;</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span> </div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>  <span class="comment">/* Initialize the DMA_BufferSize member */</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>  DMA_InitStruct-&gt;<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a999df57215b28b3b1b3b6836c4952ca5">DMA_BufferSize</a> = 0;</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span> </div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>  <span class="comment">/* Initialize the DMA_PeripheralInc member */</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>  DMA_InitStruct-&gt;<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#ad4d427790f9a089ca0257a358fc263c2">DMA_PeripheralInc</a> = <a class="code hl_define" href="group___d_m_a__peripheral__incremented__mode.html#ga0fe3ff9c67bec802dd239fd17c3dbd31">DMA_PeripheralInc_Disable</a>;</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span> </div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>  <span class="comment">/* Initialize the DMA_MemoryInc member */</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>  DMA_InitStruct-&gt;<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#aaf69c680a297ec01a2ed613289e691a1">DMA_MemoryInc</a> = <a class="code hl_define" href="group___d_m_a__memory__incremented__mode.html#ga795a277c997048783a383b026f19a5ab">DMA_MemoryInc_Disable</a>;</div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span> </div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>  <span class="comment">/* Initialize the DMA_PeripheralDataSize member */</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>  DMA_InitStruct-&gt;<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#afb46aaadfb80a7e19277c868bd252554">DMA_PeripheralDataSize</a> = <a class="code hl_define" href="group___d_m_a__peripheral__data__size.html#ga7577035ae4ff413164000227a8cea346">DMA_PeripheralDataSize_Byte</a>;</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span> </div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>  <span class="comment">/* Initialize the DMA_MemoryDataSize member */</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>  DMA_InitStruct-&gt;<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a74bb71921c4d198d6cf1979c120f694f">DMA_MemoryDataSize</a> = <a class="code hl_define" href="group___d_m_a__memory__data__size.html#gad6093bccb60ff9adf81e21c73c58ba17">DMA_MemoryDataSize_Byte</a>;</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span> </div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>  <span class="comment">/* Initialize the DMA_Mode member */</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>  DMA_InitStruct-&gt;<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a8adbe6f3e46471d109afaa3111dce220">DMA_Mode</a> = <a class="code hl_define" href="group___d_m_a__circular__normal__mode.html#ga36400f5b5095f1102ede4760d7a5959c">DMA_Mode_Normal</a>;</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span> </div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>  <span class="comment">/* Initialize the DMA_Priority member */</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>  DMA_InitStruct-&gt;<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#ab9a17bd51778478cbd728c868206dca0">DMA_Priority</a> = <a class="code hl_define" href="group___d_m_a__priority__level.html#gaf414e0aa8dd42aee6f83f88ab6175179">DMA_Priority_Low</a>;</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span> </div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>  <span class="comment">/* Initialize the DMA_FIFOMode member */</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>  DMA_InitStruct-&gt;<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a56198043a8d5f2e25a87a79cbe2a3aa5">DMA_FIFOMode</a> = <a class="code hl_define" href="group___d_m_a__fifo__direct__mode.html#gadad9e503fa9867a981e3090d333483d7">DMA_FIFOMode_Disable</a>;</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span> </div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>  <span class="comment">/* Initialize the DMA_FIFOThreshold member */</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>  DMA_InitStruct-&gt;<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a5dbf46e6177ea71b38119e5442a9fb36">DMA_FIFOThreshold</a> = <a class="code hl_define" href="group___d_m_a__fifo__threshold__level.html#gacc98384bbba43a9c4f70b448518acfe4">DMA_FIFOThreshold_1QuarterFull</a>;</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span> </div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>  <span class="comment">/* Initialize the DMA_MemoryBurst member */</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>  DMA_InitStruct-&gt;<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a10bdf685aa58035632ead27b61fe4ffd">DMA_MemoryBurst</a> = <a class="code hl_define" href="group___d_m_a__memory__burst.html#gab3353b3a85b555f826fe567ce68c3fc3">DMA_MemoryBurst_Single</a>;</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span> </div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>  <span class="comment">/* Initialize the DMA_PeripheralBurst member */</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>  DMA_InitStruct-&gt;<a class="code hl_variable" href="struct_d_m_a___init_type_def.html#a331a1d487dba9bcba3f58e136bb91bc1">DMA_PeripheralBurst</a> = <a class="code hl_define" href="group___d_m_a__peripheral__burst.html#ga524cdc5efb8978b586637f35e38a850b">DMA_PeripheralBurst_Single</a>;</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>}</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span> </div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="group___d_m_a.html#gab2bea22f9f6dc62fdd7afb385a0c1f73">  478</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___d_m_a___group1.html#gab2bea22f9f6dc62fdd7afb385a0c1f73">DMA_Cmd</a>(<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>* DMAy_Streamx, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>{</div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a___exported___constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Streamx));</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span> </div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span>  {</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>    <span class="comment">/* Enable the selected DMAy Streamx by setting EN bit */</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>    DMAy_Streamx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#gaf893adc5e821b15d813237b2bfe4378b">CR</a> |= (uint32_t)<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a>;</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>  }</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>  {</div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>    <span class="comment">/* Disable the selected DMAy Streamx by clearing EN bit */</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>    DMAy_Streamx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#gaf893adc5e821b15d813237b2bfe4378b">CR</a> &amp;= ~(uint32_t)<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a>;</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>  }</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>}</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span> </div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="group___d_m_a.html#ga210a9861460b3c9b3fa14fdc1a949744">  514</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___d_m_a___group1.html#ga210a9861460b3c9b3fa14fdc1a949744">DMA_PeriphIncOffsetSizeConfig</a>(<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>* DMAy_Streamx, uint32_t DMA_Pincos)</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>{</div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a___exported___constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Streamx));</div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a__peripheral__increment__offset.html#ga2fcfea7f5dedb658358f1220773fb2f2">IS_DMA_PINCOS_SIZE</a>(DMA_Pincos));</div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span> </div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>  <span class="comment">/* Check the needed Peripheral increment offset */</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>  <span class="keywordflow">if</span>(DMA_Pincos != <a class="code hl_define" href="group___d_m_a__peripheral__increment__offset.html#ga939053c42e486b82963b8eecc809bce0">DMA_PINCOS_Psize</a>)</div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>  {</div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>    <span class="comment">/* Configure DMA_SxCR_PINCOS bit with the input parameter */</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>    DMAy_Streamx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#gaf893adc5e821b15d813237b2bfe4378b">CR</a> |= (uint32_t)<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeb929908d2e7fdef2136c20c93377c70">DMA_SxCR_PINCOS</a>;     </div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>  }</div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>  {</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>    <span class="comment">/* Clear the PINCOS bit: Peripheral address incremented according to PSIZE */</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>    DMAy_Streamx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#gaf893adc5e821b15d813237b2bfe4378b">CR</a> &amp;= ~(uint32_t)<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeb929908d2e7fdef2136c20c93377c70">DMA_SxCR_PINCOS</a>;    </div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>  }</div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>}</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span> </div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="group___d_m_a.html#ga77f7628f6be9d6d088127eceb090b8b2">  550</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___d_m_a___group1.html#ga77f7628f6be9d6d088127eceb090b8b2">DMA_FlowControllerConfig</a>(<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>* DMAy_Streamx, uint32_t DMA_FlowCtrl)</div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>{</div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a___exported___constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Streamx));</div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a__flow__controller__definitions.html#ga78c0f18c0a86c67510f540a4210aadb7">IS_DMA_FLOW_CTRL</a>(DMA_FlowCtrl));</div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span> </div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>  <span class="comment">/* Check the needed flow controller  */</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>  <span class="keywordflow">if</span>(DMA_FlowCtrl != <a class="code hl_define" href="group___d_m_a__flow__controller__definitions.html#gafe69109789c2c285f98193f4b598cbc1">DMA_FlowCtrl_Memory</a>)</div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>  {</div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>    <span class="comment">/* Configure DMA_SxCR_PFCTRL bit with the input parameter */</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>    DMAy_Streamx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#gaf893adc5e821b15d813237b2bfe4378b">CR</a> |= (uint32_t)<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga11f412d256043bec3e01ceef7f2099f2">DMA_SxCR_PFCTRL</a>;   </div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>  }</div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>  {</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>    <span class="comment">/* Clear the PFCTRL bit: Memory is the flow controller */</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>    DMAy_Streamx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#gaf893adc5e821b15d813237b2bfe4378b">CR</a> &amp;= ~(uint32_t)<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga11f412d256043bec3e01ceef7f2099f2">DMA_SxCR_PFCTRL</a>;    </div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span>  }</div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>}</div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno"><a class="line" href="group___d_m_a.html#ga6a11a2c951cff59b125ba8857d44e3f3">  632</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___d_m_a___group2.html#ga6a11a2c951cff59b125ba8857d44e3f3">DMA_SetCurrDataCounter</a>(<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>* DMAy_Streamx, uint16_t Counter)</div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span>{</div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a___exported___constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Streamx));</div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span> </div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>  <span class="comment">/* Write the number of data units to be transferred */</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>  DMAy_Streamx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga2cc2a52628182f9e79ab1e49bb78a1eb">NDTR</a> = (uint16_t)Counter;</div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>}</div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span> </div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="group___d_m_a.html#ga4a76444a92423f5f15a4328738d6dc46">  647</a></span>uint16_t <a class="code hl_function" href="group___d_m_a___group2.html#ga4a76444a92423f5f15a4328738d6dc46">DMA_GetCurrDataCounter</a>(<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>* DMAy_Streamx)</div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span>{</div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a___exported___constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Streamx));</div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span> </div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>  <span class="comment">/* Return the number of remaining data units for DMAy Streamx */</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span>  <span class="keywordflow">return</span> ((uint16_t)(DMAy_Streamx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga2cc2a52628182f9e79ab1e49bb78a1eb">NDTR</a>));</div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span>}</div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno"><a class="line" href="group___d_m_a.html#ga8d0957e50302efaf48a16c62d14c9ca8">  730</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___d_m_a___group3.html#ga8d0957e50302efaf48a16c62d14c9ca8">DMA_DoubleBufferModeConfig</a>(<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>* DMAy_Streamx, uint32_t Memory1BaseAddr,</div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>                                uint32_t DMA_CurrentMemory)</div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>{  </div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a___exported___constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Streamx));</div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a__memory__targets__definitions.html#ga87d6abab18d2b4bb86db909854cc1f02">IS_DMA_CURRENT_MEM</a>(DMA_CurrentMemory));</div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span> </div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span>  <span class="keywordflow">if</span> (DMA_CurrentMemory != <a class="code hl_define" href="group___d_m_a__memory__targets__definitions.html#gadb576bccef5f2fc65fe9b451033bdc95">DMA_Memory_0</a>)</div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span>  {</div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span>    <span class="comment">/* Set Memory 1 as current memory address */</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span>    DMAy_Streamx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#gaf893adc5e821b15d813237b2bfe4378b">CR</a> |= (uint32_t)(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadd36c677ee53f56dc408cd549e64cf7d">DMA_SxCR_CT</a>);    </div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>  }</div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span>  {</div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span>    <span class="comment">/* Set Memory 0 as current memory address */</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span>    DMAy_Streamx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#gaf893adc5e821b15d813237b2bfe4378b">CR</a> &amp;= ~(uint32_t)(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadd36c677ee53f56dc408cd549e64cf7d">DMA_SxCR_CT</a>);    </div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span>  }</div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span> </div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span>  <span class="comment">/* Write to DMAy Streamx M1AR */</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>  DMAy_Streamx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga142ca5a1145ba9cf4cfa557655af1c13">M1AR</a> = Memory1BaseAddr;</div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>}</div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span> </div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno"><a class="line" href="group___d_m_a.html#ga7fe09e62ea3125db384829dab59ebe3e">  761</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___d_m_a___group3.html#ga7fe09e62ea3125db384829dab59ebe3e">DMA_DoubleBufferModeCmd</a>(<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>* DMAy_Streamx, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span>{  </div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a___exported___constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Streamx));</div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span> </div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span>  <span class="comment">/* Configure the Double Buffer mode */</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span>  {</div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span>    <span class="comment">/* Enable the Double buffer mode */</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>    DMAy_Streamx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#gaf893adc5e821b15d813237b2bfe4378b">CR</a> |= (uint32_t)<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga53a1cde736b2afc5a394a67849f0c497">DMA_SxCR_DBM</a>;</div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span>  }</div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>  {</div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span>    <span class="comment">/* Disable the Double buffer mode */</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span>    DMAy_Streamx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#gaf893adc5e821b15d813237b2bfe4378b">CR</a> &amp;= ~(uint32_t)<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga53a1cde736b2afc5a394a67849f0c497">DMA_SxCR_DBM</a>;</div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span>  }</div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span>}</div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span> </div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno"><a class="line" href="group___d_m_a.html#ga4ebcffd32eb6968ac61cfb64a6bae258">  802</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___d_m_a___group3.html#ga4ebcffd32eb6968ac61cfb64a6bae258">DMA_MemoryTargetConfig</a>(<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>* DMAy_Streamx, uint32_t MemoryBaseAddr,</div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span>                           uint32_t DMA_MemoryTarget)</div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span>{</div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a___exported___constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Streamx));</div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a__memory__targets__definitions.html#ga87d6abab18d2b4bb86db909854cc1f02">IS_DMA_CURRENT_MEM</a>(DMA_MemoryTarget));</div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span>    </div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span>  <span class="comment">/* Check the Memory target to be configured */</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span>  <span class="keywordflow">if</span> (DMA_MemoryTarget != <a class="code hl_define" href="group___d_m_a__memory__targets__definitions.html#gadb576bccef5f2fc65fe9b451033bdc95">DMA_Memory_0</a>)</div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span>  {</div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span>    <span class="comment">/* Write to DMAy Streamx M1AR */</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span>    DMAy_Streamx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga142ca5a1145ba9cf4cfa557655af1c13">M1AR</a> = MemoryBaseAddr;    </div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span>  }  </div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span>  {</div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span>    <span class="comment">/* Write to DMAy Streamx M0AR */</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span>    DMAy_Streamx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga965da718db7d0303bff185d367d96fd6">M0AR</a> = MemoryBaseAddr;  </div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span>  }</div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span>}</div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span> </div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno"><a class="line" href="group___d_m_a.html#ga74b6624f9faa2f43c9369ddbdeab241c">  828</a></span>uint32_t <a class="code hl_function" href="group___d_m_a___group3.html#ga74b6624f9faa2f43c9369ddbdeab241c">DMA_GetCurrentMemoryTarget</a>(<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>* DMAy_Streamx)</div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span>{</div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span>  uint32_t tmp = 0;</div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span>  </div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a___exported___constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Streamx));</div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span> </div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span>  <span class="comment">/* Get the current memory target */</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span>  <span class="keywordflow">if</span> ((DMAy_Streamx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#gaf893adc5e821b15d813237b2bfe4378b">CR</a> &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadd36c677ee53f56dc408cd549e64cf7d">DMA_SxCR_CT</a>) != 0)</div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>  {</div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>    <span class="comment">/* Current memory buffer used is Memory 1 */</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span>    tmp = 1;</div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span>  }  </div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>  {</div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span>    <span class="comment">/* Current memory buffer used is Memory 0 */</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span>    tmp = 0;    </div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span>  }</div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span>  <span class="keywordflow">return</span> tmp;</div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span>}</div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno"><a class="line" href="group___d_m_a.html#gaa4d631cdd6cd020106435f30c0c6fb15">  943</a></span><a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> <a class="code hl_function" href="group___d_m_a___group4.html#gaa4d631cdd6cd020106435f30c0c6fb15">DMA_GetCmdStatus</a>(<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>* DMAy_Streamx)</div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span>{</div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span>  <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> state = <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>;</div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span> </div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a___exported___constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Streamx));</div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span> </div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span>  <span class="keywordflow">if</span> ((DMAy_Streamx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#gaf893adc5e821b15d813237b2bfe4378b">CR</a> &amp; (uint32_t)<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a>) != 0)</div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span>  {</div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span>    <span class="comment">/* The selected DMAy Streamx EN bit is set (DMA is still transferring) */</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span>    state = <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>;</div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span>  }</div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span>  {</div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span>    <span class="comment">/* The selected DMAy Streamx EN bit is cleared (DMA is disabled and </span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span><span class="comment">        all transfers are complete) */</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span>    state = <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>;</div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span>  }</div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span>  <span class="keywordflow">return</span> state;</div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span>}</div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span> </div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno"><a class="line" href="group___d_m_a.html#ga9893809a7067861ec111f7d712ebf28d">  977</a></span>uint32_t <a class="code hl_function" href="group___d_m_a___group4.html#ga9893809a7067861ec111f7d712ebf28d">DMA_GetFIFOStatus</a>(<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>* DMAy_Streamx)</div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span>{</div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span>  uint32_t tmpreg = 0;</div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span> </div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a___exported___constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Streamx));</div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span>  </div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span>  <span class="comment">/* Get the FIFO level bits */</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span>  tmpreg = (uint32_t)((DMAy_Streamx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#gaad3d78ab35e7af48951be5be53392f9f">FCR</a> &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga56094479dc9b173b00ccfb199d8a2853">DMA_SxFCR_FS</a>));</div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span>  </div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span>  <span class="keywordflow">return</span> tmpreg;</div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span>}</div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span> </div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"><a class="line" href="group___d_m_a.html#ga10cfc0fe31d64a1fd8fb3efb4ae2a411"> 1004</a></span><a class="code hl_enumeration" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> <a class="code hl_function" href="group___d_m_a___group4.html#ga10cfc0fe31d64a1fd8fb3efb4ae2a411">DMA_GetFlagStatus</a>(<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>* DMAy_Streamx, uint32_t DMA_FLAG)</div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span>{</div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span>  <a class="code hl_enumeration" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span>  <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>* DMAy;</div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span>  uint32_t tmpreg = 0;</div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span> </div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a___exported___constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Streamx));</div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a__flags__definition.html#ga98e421aa0a15fbeecb4cab3612985676">IS_DMA_GET_FLAG</a>(DMA_FLAG));</div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span> </div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span>  <span class="comment">/* Determine the DMA to which belongs the stream */</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span>  <span class="keywordflow">if</span> (DMAy_Streamx &lt; <a class="code hl_define" href="group___peripheral__declaration.html#ga3a2efe5fd7a7a79be3b08a1670bbd016">DMA2_Stream0</a>)</div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span>  {</div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span>    <span class="comment">/* DMAy_Streamx belongs to DMA1 */</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span>    DMAy = <a class="code hl_define" href="group___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>; </div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span>  } </div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span>  <span class="keywordflow">else</span> </div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span>  {</div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span>    <span class="comment">/* DMAy_Streamx belongs to DMA2 */</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span>    DMAy = <a class="code hl_define" href="group___peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>; </div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span>  }</div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span> </div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span>  <span class="comment">/* Check if the flag is in HISR or LISR */</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span>  <span class="keywordflow">if</span> ((DMA_FLAG &amp; <a class="code hl_define" href="group___d_m_a.html#ga375c64407de662589e2b12ac4e5e0489">HIGH_ISR_MASK</a>) != (uint32_t)<a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span>  {</div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span>    <span class="comment">/* Get DMAy HISR register value */</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span>    tmpreg = DMAy-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga01a90a5fcd6459e10b81c0ab737dd2e3">HISR</a>;</div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span>  }</div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span>  {</div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span>    <span class="comment">/* Get DMAy LISR register value */</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span>    tmpreg = DMAy-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#gaacb4a0977d281bc809cb5974e178bc2b">LISR</a>;</div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span>  }   </div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span> </div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span>  <span class="comment">/* Mask the reserved bits */</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span>  tmpreg &amp;= (uint32_t)<a class="code hl_define" href="group___d_m_a.html#ga1092a089e682f72660b95df5ee92a167">RESERVED_MASK</a>;</div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span> </div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span>  <span class="comment">/* Check the status of the specified DMA flag */</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span>  <span class="keywordflow">if</span> ((tmpreg &amp; DMA_FLAG) != (uint32_t)<a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span>  {</div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span>    <span class="comment">/* DMA_FLAG is set */</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span>    bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>;</div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span>  }</div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span>  {</div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span>    <span class="comment">/* DMA_FLAG is reset */</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span>    bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span>  }</div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span> </div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span>  <span class="comment">/* Return the DMA_FLAG status */</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span>  <span class="keywordflow">return</span>  bitstatus;</div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span>}</div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span> </div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"><a class="line" href="group___d_m_a.html#ga510d62b4051f5a5de164e84b266b851d"> 1071</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___d_m_a___group4.html#ga510d62b4051f5a5de164e84b266b851d">DMA_ClearFlag</a>(<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>* DMAy_Streamx, uint32_t DMA_FLAG)</div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span>{</div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span>  <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>* DMAy;</div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span> </div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a___exported___constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Streamx));</div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a__flags__definition.html#ga4b33e418489c9a3c9adcbdbaca93e4a3">IS_DMA_CLEAR_FLAG</a>(DMA_FLAG));</div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span> </div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span>  <span class="comment">/* Determine the DMA to which belongs the stream */</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span>  <span class="keywordflow">if</span> (DMAy_Streamx &lt; <a class="code hl_define" href="group___peripheral__declaration.html#ga3a2efe5fd7a7a79be3b08a1670bbd016">DMA2_Stream0</a>)</div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span>  {</div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span>    <span class="comment">/* DMAy_Streamx belongs to DMA1 */</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span>    DMAy = <a class="code hl_define" href="group___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>; </div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span>  } </div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span>  <span class="keywordflow">else</span> </div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span>  {</div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span>    <span class="comment">/* DMAy_Streamx belongs to DMA2 */</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span>    DMAy = <a class="code hl_define" href="group___peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>; </div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span>  }</div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span> </div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span>  <span class="comment">/* Check if LIFCR or HIFCR register is targeted */</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span>  <span class="keywordflow">if</span> ((DMA_FLAG &amp; <a class="code hl_define" href="group___d_m_a.html#ga375c64407de662589e2b12ac4e5e0489">HIGH_ISR_MASK</a>) != (uint32_t)<a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span>  {</div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span>    <span class="comment">/* Set DMAy HIFCR register clear flag bits */</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span>    DMAy-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga1e4f50b935bab2520788ae936f2e55c1">HIFCR</a> = (uint32_t)(DMA_FLAG &amp; <a class="code hl_define" href="group___d_m_a.html#ga1092a089e682f72660b95df5ee92a167">RESERVED_MASK</a>);</div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span>  }</div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span>  <span class="keywordflow">else</span> </div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span>  {</div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span>    <span class="comment">/* Set DMAy LIFCR register clear flag bits */</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span>    DMAy-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga11adb689c874d38b49fa44990323b653">LIFCR</a> = (uint32_t)(DMA_FLAG &amp; <a class="code hl_define" href="group___d_m_a.html#ga1092a089e682f72660b95df5ee92a167">RESERVED_MASK</a>);</div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span>  }    </div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span>}</div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span> </div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"><a class="line" href="group___d_m_a.html#gab9c469a3f5d4aca5c97dee798ffc2f05"> 1118</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___d_m_a___group4.html#gab9c469a3f5d4aca5c97dee798ffc2f05">DMA_ITConfig</a>(<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>* DMAy_Streamx, uint32_t DMA_IT, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span>{</div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a___exported___constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Streamx));</div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#ga47f6af7da302c19aba24516037d305e7">IS_DMA_CONFIG_IT</a>(DMA_IT));</div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span> </div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span>  <span class="comment">/* Check if the DMA_IT parameter contains a FIFO interrupt */</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span>  <span class="keywordflow">if</span> ((DMA_IT &amp; <a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#ga93164ec039fc5579662c382e68d7d13f">DMA_IT_FE</a>) != 0)</div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span>  {</div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span>    <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span>    {</div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span>      <span class="comment">/* Enable the selected DMA FIFO interrupts */</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span>      DMAy_Streamx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#gaad3d78ab35e7af48951be5be53392f9f">FCR</a> |= (uint32_t)<a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#ga93164ec039fc5579662c382e68d7d13f">DMA_IT_FE</a>;</div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span>    }    </div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span>    <span class="keywordflow">else</span> </div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span>    {</div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span>      <span class="comment">/* Disable the selected DMA FIFO interrupts */</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span>      DMAy_Streamx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#gaad3d78ab35e7af48951be5be53392f9f">FCR</a> &amp;= ~(uint32_t)<a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#ga93164ec039fc5579662c382e68d7d13f">DMA_IT_FE</a>;  </div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span>    }</div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span>  }</div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span> </div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span>  <span class="comment">/* Check if the DMA_IT parameter contains a Transfer interrupt */</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span>  <span class="keywordflow">if</span> (DMA_IT != <a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#ga93164ec039fc5579662c382e68d7d13f">DMA_IT_FE</a>)</div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span>  {</div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span>    <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span>    {</div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span>      <span class="comment">/* Enable the selected DMA transfer interrupts */</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span>      DMAy_Streamx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#gaf893adc5e821b15d813237b2bfe4378b">CR</a> |= (uint32_t)(DMA_IT  &amp; <a class="code hl_define" href="group___d_m_a.html#ga65f8cdee3cc2302bafb0a32a15692a81">TRANSFER_IT_ENABLE_MASK</a>);</div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span>    }</div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span>    {</div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span>      <span class="comment">/* Disable the selected DMA transfer interrupts */</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span>      DMAy_Streamx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#gaf893adc5e821b15d813237b2bfe4378b">CR</a> &amp;= ~(uint32_t)(DMA_IT &amp; <a class="code hl_define" href="group___d_m_a.html#ga65f8cdee3cc2302bafb0a32a15692a81">TRANSFER_IT_ENABLE_MASK</a>);</div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span>    }    </div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span>  }</div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span>}</div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span> </div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"><a class="line" href="group___d_m_a.html#gad0ccf5f6548bd7cf8f2cae30393bb716"> 1170</a></span><a class="code hl_typedef" href="group___exported__types.html#ga39d4411201fb731279ad5a409b2b80d7">ITStatus</a> <a class="code hl_function" href="group___d_m_a___group4.html#gad0ccf5f6548bd7cf8f2cae30393bb716">DMA_GetITStatus</a>(<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>* DMAy_Streamx, uint32_t DMA_IT)</div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span>{</div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span>  <a class="code hl_typedef" href="group___exported__types.html#ga39d4411201fb731279ad5a409b2b80d7">ITStatus</a> bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span>  <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>* DMAy;</div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span>  uint32_t tmpreg = 0, enablestatus = 0;</div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span> </div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a___exported___constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Streamx));</div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#gaaafa1bd74bc5e78e276c731faa8eed22">IS_DMA_GET_IT</a>(DMA_IT));</div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span> </div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span>  <span class="comment">/* Determine the DMA to which belongs the stream */</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span>  <span class="keywordflow">if</span> (DMAy_Streamx &lt; <a class="code hl_define" href="group___peripheral__declaration.html#ga3a2efe5fd7a7a79be3b08a1670bbd016">DMA2_Stream0</a>)</div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span>  {</div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span>    <span class="comment">/* DMAy_Streamx belongs to DMA1 */</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span>    DMAy = <a class="code hl_define" href="group___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>; </div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span>  } </div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span>  <span class="keywordflow">else</span> </div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span>  {</div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span>    <span class="comment">/* DMAy_Streamx belongs to DMA2 */</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span>    DMAy = <a class="code hl_define" href="group___peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>; </div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span>  }</div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span> </div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span>  <span class="comment">/* Check if the interrupt enable bit is in the CR or FCR register */</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span>  <span class="keywordflow">if</span> ((DMA_IT &amp; <a class="code hl_define" href="group___d_m_a.html#ga802b72c1de784e703af80a6910592a5e">TRANSFER_IT_MASK</a>) != (uint32_t)<a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span>  {</div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span>    <span class="comment">/* Get the interrupt enable position mask in CR register */</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span>    tmpreg = (uint32_t)((DMA_IT &gt;&gt; 11) &amp; <a class="code hl_define" href="group___d_m_a.html#ga65f8cdee3cc2302bafb0a32a15692a81">TRANSFER_IT_ENABLE_MASK</a>);   </div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span>    </div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span>    <span class="comment">/* Check the enable bit in CR register */</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span>    enablestatus = (uint32_t)(DMAy_Streamx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#gaf893adc5e821b15d813237b2bfe4378b">CR</a> &amp; tmpreg);</div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span>  }</div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span>  <span class="keywordflow">else</span> </div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span>  {</div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span>    <span class="comment">/* Check the enable bit in FCR register */</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span>    enablestatus = (uint32_t)(DMAy_Streamx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#gaad3d78ab35e7af48951be5be53392f9f">FCR</a> &amp; <a class="code hl_define" href="group___d_m_a__interrupt__enable__definitions.html#ga93164ec039fc5579662c382e68d7d13f">DMA_IT_FE</a>); </div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span>  }</div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span> </div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span>  <span class="comment">/* Check if the interrupt pending flag is in LISR or HISR */</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span>  <span class="keywordflow">if</span> ((DMA_IT &amp; <a class="code hl_define" href="group___d_m_a.html#ga375c64407de662589e2b12ac4e5e0489">HIGH_ISR_MASK</a>) != (uint32_t)<a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span>  {</div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span>    <span class="comment">/* Get DMAy HISR register value */</span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span>    tmpreg = DMAy-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga01a90a5fcd6459e10b81c0ab737dd2e3">HISR</a> ;</div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span>  }</div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span>  {</div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span>    <span class="comment">/* Get DMAy LISR register value */</span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span>    tmpreg = DMAy-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#gaacb4a0977d281bc809cb5974e178bc2b">LISR</a> ;</div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span>  } </div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span> </div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span>  <span class="comment">/* mask all reserved bits */</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span>  tmpreg &amp;= (uint32_t)<a class="code hl_define" href="group___d_m_a.html#ga1092a089e682f72660b95df5ee92a167">RESERVED_MASK</a>;</div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span> </div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span>  <span class="comment">/* Check the status of the specified DMA interrupt */</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span>  <span class="keywordflow">if</span> (((tmpreg &amp; DMA_IT) != (uint32_t)<a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>) &amp;&amp; (enablestatus != (uint32_t)<a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>))</div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span>  {</div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span>    <span class="comment">/* DMA_IT is set */</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span>    bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>;</div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span>  }</div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span>  {</div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span>    <span class="comment">/* DMA_IT is reset */</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span>    bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span>  }</div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span> </div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span>  <span class="comment">/* Return the DMA_IT status */</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span>  <span class="keywordflow">return</span>  bitstatus;</div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span>}</div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span> </div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"><a class="line" href="group___d_m_a.html#gad5433018889cd36140d98bb380c4e76e"> 1252</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___d_m_a___group4.html#gad5433018889cd36140d98bb380c4e76e">DMA_ClearITPendingBit</a>(<a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>* DMAy_Streamx, uint32_t DMA_IT)</div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span>{</div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span>  <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>* DMAy;</div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span> </div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a___exported___constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a>(DMAy_Streamx));</div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___d_m_a__interrupts__definitions.html#ga390481b083355ed774b04f70a42f0dfb">IS_DMA_CLEAR_IT</a>(DMA_IT));</div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span> </div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span>  <span class="comment">/* Determine the DMA to which belongs the stream */</span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span>  <span class="keywordflow">if</span> (DMAy_Streamx &lt; <a class="code hl_define" href="group___peripheral__declaration.html#ga3a2efe5fd7a7a79be3b08a1670bbd016">DMA2_Stream0</a>)</div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span>  {</div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span>    <span class="comment">/* DMAy_Streamx belongs to DMA1 */</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span>    DMAy = <a class="code hl_define" href="group___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>; </div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span>  } </div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span>  <span class="keywordflow">else</span> </div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span>  {</div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span>    <span class="comment">/* DMAy_Streamx belongs to DMA2 */</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span>    DMAy = <a class="code hl_define" href="group___peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>; </div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span>  }</div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span> </div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span>  <span class="comment">/* Check if LIFCR or HIFCR register is targeted */</span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span>  <span class="keywordflow">if</span> ((DMA_IT &amp; <a class="code hl_define" href="group___d_m_a.html#ga375c64407de662589e2b12ac4e5e0489">HIGH_ISR_MASK</a>) != (uint32_t)<a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span>  {</div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span>    <span class="comment">/* Set DMAy HIFCR register clear interrupt bits */</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span>    DMAy-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga1e4f50b935bab2520788ae936f2e55c1">HIFCR</a> = (uint32_t)(DMA_IT &amp; <a class="code hl_define" href="group___d_m_a.html#ga1092a089e682f72660b95df5ee92a167">RESERVED_MASK</a>);</div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span>  }</div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span>  <span class="keywordflow">else</span> </div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span>  {</div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span>    <span class="comment">/* Set DMAy LIFCR register clear interrupt bits */</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span>    DMAy-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga11adb689c874d38b49fa44990323b653">LIFCR</a> = (uint32_t)(DMA_IT &amp; <a class="code hl_define" href="group___d_m_a.html#ga1092a089e682f72660b95df5ee92a167">RESERVED_MASK</a>);</div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span>  }   </div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span>}</div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span> </div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span><span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga01a90a5fcd6459e10b81c0ab737dd2e3"><div class="ttname"><a href="group___c_m_s_i_s.html#ga01a90a5fcd6459e10b81c0ab737dd2e3">DMA_TypeDef::HISR</a></div><div class="ttdeci">__IO uint32_t HISR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01026">stm32f4xx.h:1026</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga11adb689c874d38b49fa44990323b653"><div class="ttname"><a href="group___c_m_s_i_s.html#ga11adb689c874d38b49fa44990323b653">DMA_TypeDef::LIFCR</a></div><div class="ttdeci">__IO uint32_t LIFCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01027">stm32f4xx.h:1027</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga142ca5a1145ba9cf4cfa557655af1c13"><div class="ttname"><a href="group___c_m_s_i_s.html#ga142ca5a1145ba9cf4cfa557655af1c13">DMA_Stream_TypeDef::M1AR</a></div><div class="ttdeci">__IO uint32_t M1AR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01019">stm32f4xx.h:1019</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga1e4f50b935bab2520788ae936f2e55c1"><div class="ttname"><a href="group___c_m_s_i_s.html#ga1e4f50b935bab2520788ae936f2e55c1">DMA_TypeDef::HIFCR</a></div><div class="ttdeci">__IO uint32_t HIFCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01028">stm32f4xx.h:1028</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga2cc2a52628182f9e79ab1e49bb78a1eb"><div class="ttname"><a href="group___c_m_s_i_s.html#ga2cc2a52628182f9e79ab1e49bb78a1eb">DMA_Stream_TypeDef::NDTR</a></div><div class="ttdeci">__IO uint32_t NDTR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01016">stm32f4xx.h:1016</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga965da718db7d0303bff185d367d96fd6"><div class="ttname"><a href="group___c_m_s_i_s.html#ga965da718db7d0303bff185d367d96fd6">DMA_Stream_TypeDef::M0AR</a></div><div class="ttdeci">__IO uint32_t M0AR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01018">stm32f4xx.h:1018</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaacb4a0977d281bc809cb5974e178bc2b"><div class="ttname"><a href="group___c_m_s_i_s.html#gaacb4a0977d281bc809cb5974e178bc2b">DMA_TypeDef::LISR</a></div><div class="ttdeci">__IO uint32_t LISR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01025">stm32f4xx.h:1025</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaad3d78ab35e7af48951be5be53392f9f"><div class="ttname"><a href="group___c_m_s_i_s.html#gaad3d78ab35e7af48951be5be53392f9f">DMA_Stream_TypeDef::FCR</a></div><div class="ttdeci">__IO uint32_t FCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01020">stm32f4xx.h:1020</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gadbeac1d47cb85ab52dac71d520273947"><div class="ttname"><a href="group___c_m_s_i_s.html#gadbeac1d47cb85ab52dac71d520273947">DMA_Stream_TypeDef::PAR</a></div><div class="ttdeci">__IO uint32_t PAR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01017">stm32f4xx.h:1017</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaf893adc5e821b15d813237b2bfe4378b"><div class="ttname"><a href="group___c_m_s_i_s.html#gaf893adc5e821b15d813237b2bfe4378b">DMA_Stream_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01015">stm32f4xx.h:1015</a></div></div>
<div class="ttc" id="agroup___d_m_a___exported___constants_html_gabcab9fa1c48b148703a8f41c1d99e0c8"><div class="ttname"><a href="group___d_m_a___exported___constants.html#gabcab9fa1c48b148703a8f41c1d99e0c8">IS_DMA_ALL_PERIPH</a></div><div class="ttdeci">#define IS_DMA_ALL_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00118">stm32f4xx_dma.h:118</a></div></div>
<div class="ttc" id="agroup___d_m_a___group1_html_ga0f7f95f750a90a6824f4e9b6f58adc7e"><div class="ttname"><a href="group___d_m_a___group1.html#ga0f7f95f750a90a6824f4e9b6f58adc7e">DMA_StructInit</a></div><div class="ttdeci">void DMA_StructInit(DMA_InitTypeDef *DMA_InitStruct)</div><div class="ttdoc">Fills each DMA_InitStruct member with its default value.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00403">stm32f4xx_dma.c:403</a></div></div>
<div class="ttc" id="agroup___d_m_a___group1_html_ga210a9861460b3c9b3fa14fdc1a949744"><div class="ttname"><a href="group___d_m_a___group1.html#ga210a9861460b3c9b3fa14fdc1a949744">DMA_PeriphIncOffsetSizeConfig</a></div><div class="ttdeci">void DMA_PeriphIncOffsetSizeConfig(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_Pincos)</div><div class="ttdoc">Configures, when the PINC (Peripheral Increment address mode) bit is set, if the peripheral address s...</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00514">stm32f4xx_dma.c:514</a></div></div>
<div class="ttc" id="agroup___d_m_a___group1_html_ga38d4a4ab8990299f8a6cf064e1e811d0"><div class="ttname"><a href="group___d_m_a___group1.html#ga38d4a4ab8990299f8a6cf064e1e811d0">DMA_DeInit</a></div><div class="ttdeci">void DMA_DeInit(DMA_Stream_TypeDef *DMAy_Streamx)</div><div class="ttdoc">Deinitialize the DMAy Streamx registers to their default reset values.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00196">stm32f4xx_dma.c:196</a></div></div>
<div class="ttc" id="agroup___d_m_a___group1_html_ga77f7628f6be9d6d088127eceb090b8b2"><div class="ttname"><a href="group___d_m_a___group1.html#ga77f7628f6be9d6d088127eceb090b8b2">DMA_FlowControllerConfig</a></div><div class="ttdeci">void DMA_FlowControllerConfig(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_FlowCtrl)</div><div class="ttdoc">Configures, when the DMAy Streamx is disabled, the flow controller for the next transactions (Periphe...</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00550">stm32f4xx_dma.c:550</a></div></div>
<div class="ttc" id="agroup___d_m_a___group1_html_gab2bea22f9f6dc62fdd7afb385a0c1f73"><div class="ttname"><a href="group___d_m_a___group1.html#gab2bea22f9f6dc62fdd7afb385a0c1f73">DMA_Cmd</a></div><div class="ttdeci">void DMA_Cmd(DMA_Stream_TypeDef *DMAy_Streamx, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the specified DMAy Streamx.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00478">stm32f4xx_dma.c:478</a></div></div>
<div class="ttc" id="agroup___d_m_a___group1_html_gaced8a4149acfb0a50b50e63273a87148"><div class="ttname"><a href="group___d_m_a___group1.html#gaced8a4149acfb0a50b50e63273a87148">DMA_Init</a></div><div class="ttdeci">void DMA_Init(DMA_Stream_TypeDef *DMAy_Streamx, DMA_InitTypeDef *DMA_InitStruct)</div><div class="ttdoc">Initializes the DMAy Streamx according to the specified parameters in the DMA_InitStruct structure.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00319">stm32f4xx_dma.c:319</a></div></div>
<div class="ttc" id="agroup___d_m_a___group2_html_ga4a76444a92423f5f15a4328738d6dc46"><div class="ttname"><a href="group___d_m_a___group2.html#ga4a76444a92423f5f15a4328738d6dc46">DMA_GetCurrDataCounter</a></div><div class="ttdeci">uint16_t DMA_GetCurrDataCounter(DMA_Stream_TypeDef *DMAy_Streamx)</div><div class="ttdoc">Returns the number of remaining data units in the current DMAy Streamx transfer.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00647">stm32f4xx_dma.c:647</a></div></div>
<div class="ttc" id="agroup___d_m_a___group2_html_ga6a11a2c951cff59b125ba8857d44e3f3"><div class="ttname"><a href="group___d_m_a___group2.html#ga6a11a2c951cff59b125ba8857d44e3f3">DMA_SetCurrDataCounter</a></div><div class="ttdeci">void DMA_SetCurrDataCounter(DMA_Stream_TypeDef *DMAy_Streamx, uint16_t Counter)</div><div class="ttdoc">Writes the number of data units to be transferred on the DMAy Streamx.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00632">stm32f4xx_dma.c:632</a></div></div>
<div class="ttc" id="agroup___d_m_a___group3_html_ga4ebcffd32eb6968ac61cfb64a6bae258"><div class="ttname"><a href="group___d_m_a___group3.html#ga4ebcffd32eb6968ac61cfb64a6bae258">DMA_MemoryTargetConfig</a></div><div class="ttdeci">void DMA_MemoryTargetConfig(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t MemoryBaseAddr, uint32_t DMA_MemoryTarget)</div><div class="ttdoc">Configures the Memory address for the next buffer transfer in double buffer mode (for dynamic use)....</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00802">stm32f4xx_dma.c:802</a></div></div>
<div class="ttc" id="agroup___d_m_a___group3_html_ga74b6624f9faa2f43c9369ddbdeab241c"><div class="ttname"><a href="group___d_m_a___group3.html#ga74b6624f9faa2f43c9369ddbdeab241c">DMA_GetCurrentMemoryTarget</a></div><div class="ttdeci">uint32_t DMA_GetCurrentMemoryTarget(DMA_Stream_TypeDef *DMAy_Streamx)</div><div class="ttdoc">Returns the current memory target used by double buffer transfer.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00828">stm32f4xx_dma.c:828</a></div></div>
<div class="ttc" id="agroup___d_m_a___group3_html_ga7fe09e62ea3125db384829dab59ebe3e"><div class="ttname"><a href="group___d_m_a___group3.html#ga7fe09e62ea3125db384829dab59ebe3e">DMA_DoubleBufferModeCmd</a></div><div class="ttdeci">void DMA_DoubleBufferModeCmd(DMA_Stream_TypeDef *DMAy_Streamx, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the double buffer mode for the selected DMA stream.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00761">stm32f4xx_dma.c:761</a></div></div>
<div class="ttc" id="agroup___d_m_a___group3_html_ga8d0957e50302efaf48a16c62d14c9ca8"><div class="ttname"><a href="group___d_m_a___group3.html#ga8d0957e50302efaf48a16c62d14c9ca8">DMA_DoubleBufferModeConfig</a></div><div class="ttdeci">void DMA_DoubleBufferModeConfig(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t Memory1BaseAddr, uint32_t DMA_CurrentMemory)</div><div class="ttdoc">Configures, when the DMAy Streamx is disabled, the double buffer mode and the current memory target.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00730">stm32f4xx_dma.c:730</a></div></div>
<div class="ttc" id="agroup___d_m_a___group4_html_ga10cfc0fe31d64a1fd8fb3efb4ae2a411"><div class="ttname"><a href="group___d_m_a___group4.html#ga10cfc0fe31d64a1fd8fb3efb4ae2a411">DMA_GetFlagStatus</a></div><div class="ttdeci">FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_FLAG)</div><div class="ttdoc">Checks whether the specified DMAy Streamx flag is set or not.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l01004">stm32f4xx_dma.c:1004</a></div></div>
<div class="ttc" id="agroup___d_m_a___group4_html_ga510d62b4051f5a5de164e84b266b851d"><div class="ttname"><a href="group___d_m_a___group4.html#ga510d62b4051f5a5de164e84b266b851d">DMA_ClearFlag</a></div><div class="ttdeci">void DMA_ClearFlag(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_FLAG)</div><div class="ttdoc">Clears the DMAy Streamx's pending flags.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l01071">stm32f4xx_dma.c:1071</a></div></div>
<div class="ttc" id="agroup___d_m_a___group4_html_ga9893809a7067861ec111f7d712ebf28d"><div class="ttname"><a href="group___d_m_a___group4.html#ga9893809a7067861ec111f7d712ebf28d">DMA_GetFIFOStatus</a></div><div class="ttdeci">uint32_t DMA_GetFIFOStatus(DMA_Stream_TypeDef *DMAy_Streamx)</div><div class="ttdoc">Returns the current DMAy Streamx FIFO filled level.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00977">stm32f4xx_dma.c:977</a></div></div>
<div class="ttc" id="agroup___d_m_a___group4_html_gaa4d631cdd6cd020106435f30c0c6fb15"><div class="ttname"><a href="group___d_m_a___group4.html#gaa4d631cdd6cd020106435f30c0c6fb15">DMA_GetCmdStatus</a></div><div class="ttdeci">FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef *DMAy_Streamx)</div><div class="ttdoc">Returns the status of EN bit for the specified DMAy Streamx.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00943">stm32f4xx_dma.c:943</a></div></div>
<div class="ttc" id="agroup___d_m_a___group4_html_gab9c469a3f5d4aca5c97dee798ffc2f05"><div class="ttname"><a href="group___d_m_a___group4.html#gab9c469a3f5d4aca5c97dee798ffc2f05">DMA_ITConfig</a></div><div class="ttdeci">void DMA_ITConfig(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the specified DMAy Streamx interrupts.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l01118">stm32f4xx_dma.c:1118</a></div></div>
<div class="ttc" id="agroup___d_m_a___group4_html_gad0ccf5f6548bd7cf8f2cae30393bb716"><div class="ttname"><a href="group___d_m_a___group4.html#gad0ccf5f6548bd7cf8f2cae30393bb716">DMA_GetITStatus</a></div><div class="ttdeci">ITStatus DMA_GetITStatus(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_IT)</div><div class="ttdoc">Checks whether the specified DMAy Streamx interrupt has occurred or not.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l01170">stm32f4xx_dma.c:1170</a></div></div>
<div class="ttc" id="agroup___d_m_a___group4_html_gad5433018889cd36140d98bb380c4e76e"><div class="ttname"><a href="group___d_m_a___group4.html#gad5433018889cd36140d98bb380c4e76e">DMA_ClearITPendingBit</a></div><div class="ttdeci">void DMA_ClearITPendingBit(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_IT)</div><div class="ttdoc">Clears the DMAy Streamx's interrupt pending bits.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l01252">stm32f4xx_dma.c:1252</a></div></div>
<div class="ttc" id="agroup___d_m_a__channel_html_gac7f4709d9244f25b853789d888a74d46"><div class="ttname"><a href="group___d_m_a__channel.html#gac7f4709d9244f25b853789d888a74d46">IS_DMA_CHANNEL</a></div><div class="ttdeci">#define IS_DMA_CHANNEL(CHANNEL)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00150">stm32f4xx_dma.h:150</a></div></div>
<div class="ttc" id="agroup___d_m_a__circular__normal__mode_html_ga36400f5b5095f1102ede4760d7a5959c"><div class="ttname"><a href="group___d_m_a__circular__normal__mode.html#ga36400f5b5095f1102ede4760d7a5959c">DMA_Mode_Normal</a></div><div class="ttdeci">#define DMA_Mode_Normal</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00246">stm32f4xx_dma.h:246</a></div></div>
<div class="ttc" id="agroup___d_m_a__circular__normal__mode_html_gad88ee5030574d6a573904378fb62c7ac"><div class="ttname"><a href="group___d_m_a__circular__normal__mode.html#gad88ee5030574d6a573904378fb62c7ac">IS_DMA_MODE</a></div><div class="ttdeci">#define IS_DMA_MODE(MODE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00249">stm32f4xx_dma.h:249</a></div></div>
<div class="ttc" id="agroup___d_m_a__data__buffer__size_html_ga72ef4033bb3bc2cdfdbe579083b05e32"><div class="ttname"><a href="group___d_m_a__data__buffer__size.html#ga72ef4033bb3bc2cdfdbe579083b05e32">IS_DMA_BUFFER_SIZE</a></div><div class="ttdeci">#define IS_DMA_BUFFER_SIZE(SIZE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00181">stm32f4xx_dma.h:181</a></div></div>
<div class="ttc" id="agroup___d_m_a__data__transfer__direction_html_ga4d7847b57371eef92ec5da34511416a7"><div class="ttname"><a href="group___d_m_a__data__transfer__direction.html#ga4d7847b57371eef92ec5da34511416a7">DMA_DIR_PeripheralToMemory</a></div><div class="ttdeci">#define DMA_DIR_PeripheralToMemory</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00166">stm32f4xx_dma.h:166</a></div></div>
<div class="ttc" id="agroup___d_m_a__data__transfer__direction_html_gae2b02e8e823854bcd7c5746cdd29e70d"><div class="ttname"><a href="group___d_m_a__data__transfer__direction.html#gae2b02e8e823854bcd7c5746cdd29e70d">IS_DMA_DIRECTION</a></div><div class="ttdeci">#define IS_DMA_DIRECTION(DIRECTION)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00170">stm32f4xx_dma.h:170</a></div></div>
<div class="ttc" id="agroup___d_m_a__fifo__direct__mode_html_gadad9e503fa9867a981e3090d333483d7"><div class="ttname"><a href="group___d_m_a__fifo__direct__mode.html#gadad9e503fa9867a981e3090d333483d7">DMA_FIFOMode_Disable</a></div><div class="ttdeci">#define DMA_FIFOMode_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00276">stm32f4xx_dma.h:276</a></div></div>
<div class="ttc" id="agroup___d_m_a__fifo__direct__mode_html_gadb90a893aeb49fd4bc14af750af3837c"><div class="ttname"><a href="group___d_m_a__fifo__direct__mode.html#gadb90a893aeb49fd4bc14af750af3837c">IS_DMA_FIFO_MODE_STATE</a></div><div class="ttdeci">#define IS_DMA_FIFO_MODE_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00279">stm32f4xx_dma.h:279</a></div></div>
<div class="ttc" id="agroup___d_m_a__fifo__threshold__level_html_gacc98384bbba43a9c4f70b448518acfe4"><div class="ttname"><a href="group___d_m_a__fifo__threshold__level.html#gacc98384bbba43a9c4f70b448518acfe4">DMA_FIFOThreshold_1QuarterFull</a></div><div class="ttdeci">#define DMA_FIFOThreshold_1QuarterFull</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00289">stm32f4xx_dma.h:289</a></div></div>
<div class="ttc" id="agroup___d_m_a__fifo__threshold__level_html_gaeafc0d9e327d6e5b26cd37f6744b232f"><div class="ttname"><a href="group___d_m_a__fifo__threshold__level.html#gaeafc0d9e327d6e5b26cd37f6744b232f">IS_DMA_FIFO_THRESHOLD</a></div><div class="ttdeci">#define IS_DMA_FIFO_THRESHOLD(THRESHOLD)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00294">stm32f4xx_dma.h:294</a></div></div>
<div class="ttc" id="agroup___d_m_a__flags__definition_html_ga4b33e418489c9a3c9adcbdbaca93e4a3"><div class="ttname"><a href="group___d_m_a__flags__definition.html#ga4b33e418489c9a3c9adcbdbaca93e4a3">IS_DMA_CLEAR_FLAG</a></div><div class="ttdeci">#define IS_DMA_CLEAR_FLAG(FLAG)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00401">stm32f4xx_dma.h:401</a></div></div>
<div class="ttc" id="agroup___d_m_a__flags__definition_html_ga98e421aa0a15fbeecb4cab3612985676"><div class="ttname"><a href="group___d_m_a__flags__definition.html#ga98e421aa0a15fbeecb4cab3612985676">IS_DMA_GET_FLAG</a></div><div class="ttdeci">#define IS_DMA_GET_FLAG(FLAG)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00404">stm32f4xx_dma.h:404</a></div></div>
<div class="ttc" id="agroup___d_m_a__flow__controller__definitions_html_ga78c0f18c0a86c67510f540a4210aadb7"><div class="ttname"><a href="group___d_m_a__flow__controller__definitions.html#ga78c0f18c0a86c67510f540a4210aadb7">IS_DMA_FLOW_CTRL</a></div><div class="ttdeci">#define IS_DMA_FLOW_CTRL(CTRL)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00536">stm32f4xx_dma.h:536</a></div></div>
<div class="ttc" id="agroup___d_m_a__flow__controller__definitions_html_gafe69109789c2c285f98193f4b598cbc1"><div class="ttname"><a href="group___d_m_a__flow__controller__definitions.html#gafe69109789c2c285f98193f4b598cbc1">DMA_FlowCtrl_Memory</a></div><div class="ttdeci">#define DMA_FlowCtrl_Memory</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00533">stm32f4xx_dma.h:533</a></div></div>
<div class="ttc" id="agroup___d_m_a__interrupt__enable__definitions_html_ga47f6af7da302c19aba24516037d305e7"><div class="ttname"><a href="group___d_m_a__interrupt__enable__definitions.html#ga47f6af7da302c19aba24516037d305e7">IS_DMA_CONFIG_IT</a></div><div class="ttdeci">#define IS_DMA_CONFIG_IT(IT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00438">stm32f4xx_dma.h:438</a></div></div>
<div class="ttc" id="agroup___d_m_a__interrupt__enable__definitions_html_ga93164ec039fc5579662c382e68d7d13f"><div class="ttname"><a href="group___d_m_a__interrupt__enable__definitions.html#ga93164ec039fc5579662c382e68d7d13f">DMA_IT_FE</a></div><div class="ttdeci">#define DMA_IT_FE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00436">stm32f4xx_dma.h:436</a></div></div>
<div class="ttc" id="agroup___d_m_a__interrupts__definitions_html_ga390481b083355ed774b04f70a42f0dfb"><div class="ttname"><a href="group___d_m_a__interrupts__definitions.html#ga390481b083355ed774b04f70a42f0dfb">IS_DMA_CLEAR_IT</a></div><div class="ttdeci">#define IS_DMA_CLEAR_IT(IT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00488">stm32f4xx_dma.h:488</a></div></div>
<div class="ttc" id="agroup___d_m_a__interrupts__definitions_html_gaaafa1bd74bc5e78e276c731faa8eed22"><div class="ttname"><a href="group___d_m_a__interrupts__definitions.html#gaaafa1bd74bc5e78e276c731faa8eed22">IS_DMA_GET_IT</a></div><div class="ttdeci">#define IS_DMA_GET_IT(IT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00492">stm32f4xx_dma.h:492</a></div></div>
<div class="ttc" id="agroup___d_m_a__memory__burst_html_ga921ebf06447dc036180fff50b7e4846a"><div class="ttname"><a href="group___d_m_a__memory__burst.html#ga921ebf06447dc036180fff50b7e4846a">IS_DMA_MEMORY_BURST</a></div><div class="ttdeci">#define IS_DMA_MEMORY_BURST(BURST)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00311">stm32f4xx_dma.h:311</a></div></div>
<div class="ttc" id="agroup___d_m_a__memory__burst_html_gab3353b3a85b555f826fe567ce68c3fc3"><div class="ttname"><a href="group___d_m_a__memory__burst.html#gab3353b3a85b555f826fe567ce68c3fc3">DMA_MemoryBurst_Single</a></div><div class="ttdeci">#define DMA_MemoryBurst_Single</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00306">stm32f4xx_dma.h:306</a></div></div>
<div class="ttc" id="agroup___d_m_a__memory__data__size_html_gac9e3748cebcb16d4ae4206d562bc804c"><div class="ttname"><a href="group___d_m_a__memory__data__size.html#gac9e3748cebcb16d4ae4206d562bc804c">IS_DMA_MEMORY_DATA_SIZE</a></div><div class="ttdeci">#define IS_DMA_MEMORY_DATA_SIZE(SIZE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00235">stm32f4xx_dma.h:235</a></div></div>
<div class="ttc" id="agroup___d_m_a__memory__data__size_html_gad6093bccb60ff9adf81e21c73c58ba17"><div class="ttname"><a href="group___d_m_a__memory__data__size.html#gad6093bccb60ff9adf81e21c73c58ba17">DMA_MemoryDataSize_Byte</a></div><div class="ttdeci">#define DMA_MemoryDataSize_Byte</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00231">stm32f4xx_dma.h:231</a></div></div>
<div class="ttc" id="agroup___d_m_a__memory__incremented__mode_html_ga795a277c997048783a383b026f19a5ab"><div class="ttname"><a href="group___d_m_a__memory__incremented__mode.html#ga795a277c997048783a383b026f19a5ab">DMA_MemoryInc_Disable</a></div><div class="ttdeci">#define DMA_MemoryInc_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00204">stm32f4xx_dma.h:204</a></div></div>
<div class="ttc" id="agroup___d_m_a__memory__incremented__mode_html_gaa880f39d499d1e80449cf80381e4eb67"><div class="ttname"><a href="group___d_m_a__memory__incremented__mode.html#gaa880f39d499d1e80449cf80381e4eb67">IS_DMA_MEMORY_INC_STATE</a></div><div class="ttdeci">#define IS_DMA_MEMORY_INC_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00206">stm32f4xx_dma.h:206</a></div></div>
<div class="ttc" id="agroup___d_m_a__memory__targets__definitions_html_ga87d6abab18d2b4bb86db909854cc1f02"><div class="ttname"><a href="group___d_m_a__memory__targets__definitions.html#ga87d6abab18d2b4bb86db909854cc1f02">IS_DMA_CURRENT_MEM</a></div><div class="ttdeci">#define IS_DMA_CURRENT_MEM(MEM)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00549">stm32f4xx_dma.h:549</a></div></div>
<div class="ttc" id="agroup___d_m_a__memory__targets__definitions_html_gadb576bccef5f2fc65fe9b451033bdc95"><div class="ttname"><a href="group___d_m_a__memory__targets__definitions.html#gadb576bccef5f2fc65fe9b451033bdc95">DMA_Memory_0</a></div><div class="ttdeci">#define DMA_Memory_0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00546">stm32f4xx_dma.h:546</a></div></div>
<div class="ttc" id="agroup___d_m_a__peripheral__burst_html_ga524cdc5efb8978b586637f35e38a850b"><div class="ttname"><a href="group___d_m_a__peripheral__burst.html#ga524cdc5efb8978b586637f35e38a850b">DMA_PeripheralBurst_Single</a></div><div class="ttdeci">#define DMA_PeripheralBurst_Single</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00323">stm32f4xx_dma.h:323</a></div></div>
<div class="ttc" id="agroup___d_m_a__peripheral__burst_html_ga7c60961178e2a32e9e364a220a8aca88"><div class="ttname"><a href="group___d_m_a__peripheral__burst.html#ga7c60961178e2a32e9e364a220a8aca88">IS_DMA_PERIPHERAL_BURST</a></div><div class="ttdeci">#define IS_DMA_PERIPHERAL_BURST(BURST)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00328">stm32f4xx_dma.h:328</a></div></div>
<div class="ttc" id="agroup___d_m_a__peripheral__data__size_html_ga7577035ae4ff413164000227a8cea346"><div class="ttname"><a href="group___d_m_a__peripheral__data__size.html#ga7577035ae4ff413164000227a8cea346">DMA_PeripheralDataSize_Byte</a></div><div class="ttdeci">#define DMA_PeripheralDataSize_Byte</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00216">stm32f4xx_dma.h:216</a></div></div>
<div class="ttc" id="agroup___d_m_a__peripheral__data__size_html_gad7916e0ae55cdf5efdfa68a09a028037"><div class="ttname"><a href="group___d_m_a__peripheral__data__size.html#gad7916e0ae55cdf5efdfa68a09a028037">IS_DMA_PERIPHERAL_DATA_SIZE</a></div><div class="ttdeci">#define IS_DMA_PERIPHERAL_DATA_SIZE(SIZE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00220">stm32f4xx_dma.h:220</a></div></div>
<div class="ttc" id="agroup___d_m_a__peripheral__increment__offset_html_ga2fcfea7f5dedb658358f1220773fb2f2"><div class="ttname"><a href="group___d_m_a__peripheral__increment__offset.html#ga2fcfea7f5dedb658358f1220773fb2f2">IS_DMA_PINCOS_SIZE</a></div><div class="ttdeci">#define IS_DMA_PINCOS_SIZE(SIZE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00523">stm32f4xx_dma.h:523</a></div></div>
<div class="ttc" id="agroup___d_m_a__peripheral__increment__offset_html_ga939053c42e486b82963b8eecc809bce0"><div class="ttname"><a href="group___d_m_a__peripheral__increment__offset.html#ga939053c42e486b82963b8eecc809bce0">DMA_PINCOS_Psize</a></div><div class="ttdeci">#define DMA_PINCOS_Psize</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00520">stm32f4xx_dma.h:520</a></div></div>
<div class="ttc" id="agroup___d_m_a__peripheral__incremented__mode_html_ga0fe3ff9c67bec802dd239fd17c3dbd31"><div class="ttname"><a href="group___d_m_a__peripheral__incremented__mode.html#ga0fe3ff9c67bec802dd239fd17c3dbd31">DMA_PeripheralInc_Disable</a></div><div class="ttdeci">#define DMA_PeripheralInc_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00191">stm32f4xx_dma.h:191</a></div></div>
<div class="ttc" id="agroup___d_m_a__peripheral__incremented__mode_html_ga28762105b3f567c16ba79a47e68ff0fa"><div class="ttname"><a href="group___d_m_a__peripheral__incremented__mode.html#ga28762105b3f567c16ba79a47e68ff0fa">IS_DMA_PERIPHERAL_INC_STATE</a></div><div class="ttdeci">#define IS_DMA_PERIPHERAL_INC_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00193">stm32f4xx_dma.h:193</a></div></div>
<div class="ttc" id="agroup___d_m_a__priority__level_html_gaa1cae2ab458948511596467c87cd02b6"><div class="ttname"><a href="group___d_m_a__priority__level.html#gaa1cae2ab458948511596467c87cd02b6">IS_DMA_PRIORITY</a></div><div class="ttdeci">#define IS_DMA_PRIORITY(PRIORITY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00264">stm32f4xx_dma.h:264</a></div></div>
<div class="ttc" id="agroup___d_m_a__priority__level_html_gaf414e0aa8dd42aee6f83f88ab6175179"><div class="ttname"><a href="group___d_m_a__priority__level.html#gaf414e0aa8dd42aee6f83f88ab6175179">DMA_Priority_Low</a></div><div class="ttdeci">#define DMA_Priority_Low</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00259">stm32f4xx_dma.h:259</a></div></div>
<div class="ttc" id="agroup___d_m_a_html_ga085aa754247e62f4b95111ea4ebf4f6f"><div class="ttname"><a href="group___d_m_a.html#ga085aa754247e62f4b95111ea4ebf4f6f">DMA_Stream6_IT_MASK</a></div><div class="ttdeci">#define DMA_Stream6_IT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00152">stm32f4xx_dma.c:152</a></div></div>
<div class="ttc" id="agroup___d_m_a_html_ga0a11ce367da8e19eb27cf7f129da4b3d"><div class="ttname"><a href="group___d_m_a.html#ga0a11ce367da8e19eb27cf7f129da4b3d">DMA_Stream0_IT_MASK</a></div><div class="ttdeci">#define DMA_Stream0_IT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00143">stm32f4xx_dma.c:143</a></div></div>
<div class="ttc" id="agroup___d_m_a_html_ga1092a089e682f72660b95df5ee92a167"><div class="ttname"><a href="group___d_m_a.html#ga1092a089e682f72660b95df5ee92a167">RESERVED_MASK</a></div><div class="ttdeci">#define RESERVED_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00156">stm32f4xx_dma.c:156</a></div></div>
<div class="ttc" id="agroup___d_m_a_html_ga145798f7c0cffc0effe3b6588f7a5812"><div class="ttname"><a href="group___d_m_a.html#ga145798f7c0cffc0effe3b6588f7a5812">DMA_Stream1_IT_MASK</a></div><div class="ttdeci">#define DMA_Stream1_IT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00147">stm32f4xx_dma.c:147</a></div></div>
<div class="ttc" id="agroup___d_m_a_html_ga1fe8cb133c442e62bd082adee93a890e"><div class="ttname"><a href="group___d_m_a.html#ga1fe8cb133c442e62bd082adee93a890e">DMA_Stream7_IT_MASK</a></div><div class="ttdeci">#define DMA_Stream7_IT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00153">stm32f4xx_dma.c:153</a></div></div>
<div class="ttc" id="agroup___d_m_a_html_ga375c64407de662589e2b12ac4e5e0489"><div class="ttname"><a href="group___d_m_a.html#ga375c64407de662589e2b12ac4e5e0489">HIGH_ISR_MASK</a></div><div class="ttdeci">#define HIGH_ISR_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00155">stm32f4xx_dma.c:155</a></div></div>
<div class="ttc" id="agroup___d_m_a_html_ga55d28ead27e0af7d17db2b749695abe2"><div class="ttname"><a href="group___d_m_a.html#ga55d28ead27e0af7d17db2b749695abe2">DMA_Stream4_IT_MASK</a></div><div class="ttdeci">#define DMA_Stream4_IT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00150">stm32f4xx_dma.c:150</a></div></div>
<div class="ttc" id="agroup___d_m_a_html_ga65f8cdee3cc2302bafb0a32a15692a81"><div class="ttname"><a href="group___d_m_a.html#ga65f8cdee3cc2302bafb0a32a15692a81">TRANSFER_IT_ENABLE_MASK</a></div><div class="ttdeci">#define TRANSFER_IT_ENABLE_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00140">stm32f4xx_dma.c:140</a></div></div>
<div class="ttc" id="agroup___d_m_a_html_ga802b72c1de784e703af80a6910592a5e"><div class="ttname"><a href="group___d_m_a.html#ga802b72c1de784e703af80a6910592a5e">TRANSFER_IT_MASK</a></div><div class="ttdeci">#define TRANSFER_IT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00154">stm32f4xx_dma.c:154</a></div></div>
<div class="ttc" id="agroup___d_m_a_html_ga83a5c838038ce61242f8beaf8d9fff43"><div class="ttname"><a href="group___d_m_a.html#ga83a5c838038ce61242f8beaf8d9fff43">DMA_Stream3_IT_MASK</a></div><div class="ttdeci">#define DMA_Stream3_IT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00149">stm32f4xx_dma.c:149</a></div></div>
<div class="ttc" id="agroup___d_m_a_html_gab7e71eaed70613ad592acfb37eb37777"><div class="ttname"><a href="group___d_m_a.html#gab7e71eaed70613ad592acfb37eb37777">DMA_Stream2_IT_MASK</a></div><div class="ttdeci">#define DMA_Stream2_IT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00148">stm32f4xx_dma.c:148</a></div></div>
<div class="ttc" id="agroup___d_m_a_html_gaceb30b7dcde1275d843ea932a00f44d7"><div class="ttname"><a href="group___d_m_a.html#gaceb30b7dcde1275d843ea932a00f44d7">DMA_Stream5_IT_MASK</a></div><div class="ttdeci">#define DMA_Stream5_IT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00151">stm32f4xx_dma.c:151</a></div></div>
<div class="ttc" id="agroup___exported__types_html_ga39d4411201fb731279ad5a409b2b80d7"><div class="ttname"><a href="group___exported__types.html#ga39d4411201fb731279ad5a409b2b80d7">ITStatus</a></div><div class="ttdeci">enum FlagStatus ITStatus</div></div>
<div class="ttc" id="agroup___exported__types_html_ga89136caac2e14c55151f527ac02daaff"><div class="ttname"><a href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a></div><div class="ttdeci">FlagStatus</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00775">stm32f4xx.h:775</a></div></div>
<div class="ttc" id="agroup___exported__types_html_gac9a7e9a35d2513ec15c3b537aaa4fba1"><div class="ttname"><a href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></div><div class="ttdeci">FunctionalState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00777">stm32f4xx.h:777</a></div></div>
<div class="ttc" id="agroup___exported__types_html_gaffaf7c3f537d7a3370b1bbdda67a2bf6"><div class="ttname"><a href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a></div><div class="ttdeci">#define IS_FUNCTIONAL_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00778">stm32f4xx.h:778</a></div></div>
<div class="ttc" id="agroup___exported__types_html_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05"><div class="ttname"><a href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="ttdeci">@ RESET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00775">stm32f4xx.h:775</a></div></div>
<div class="ttc" id="agroup___exported__types_html_gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792"><div class="ttname"><a href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a></div><div class="ttdeci">@ SET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00775">stm32f4xx.h:775</a></div></div>
<div class="ttc" id="agroup___exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf"><div class="ttname"><a href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a></div><div class="ttdeci">@ ENABLE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00777">stm32f4xx.h:777</a></div></div>
<div class="ttc" id="agroup___exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d"><div class="ttname"><a href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a></div><div class="ttdeci">@ DISABLE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00777">stm32f4xx.h:777</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga11f412d256043bec3e01ceef7f2099f2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga11f412d256043bec3e01ceef7f2099f2">DMA_SxCR_PFCTRL</a></div><div class="ttdeci">#define DMA_SxCR_PFCTRL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04434">stm32f4xx.h:4434</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga14c115d71a4e3b3c4da360108288154c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga14c115d71a4e3b3c4da360108288154c">DMA_SxCR_PL</a></div><div class="ttdeci">#define DMA_SxCR_PL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04418">stm32f4xx.h:4418</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga16bc78076551c42cbdc084e9d0006bd4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga16bc78076551c42cbdc084e9d0006bd4">DMA_SxCR_DIR</a></div><div class="ttdeci">#define DMA_SxCR_DIR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04431">stm32f4xx.h:4431</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga29c5d5c559dd14646fdc170e74f1f03b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga29c5d5c559dd14646fdc170e74f1f03b">DMA_SxCR_PINC</a></div><div class="ttdeci">#define DMA_SxCR_PINC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04429">stm32f4xx.h:4429</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga44c16978164026a81f5b07280e800e7f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga44c16978164026a81f5b07280e800e7f">DMA_SxFCR_FTH</a></div><div class="ttdeci">#define DMA_SxFCR_FTH</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04467">stm32f4xx.h:4467</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga502380abb155eb3b37a2ca9359e2da2e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga502380abb155eb3b37a2ca9359e2da2e">DMA_SxCR_PBURST</a></div><div class="ttdeci">#define DMA_SxCR_PBURST</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04412">stm32f4xx.h:4412</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga53a1cde736b2afc5a394a67849f0c497"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga53a1cde736b2afc5a394a67849f0c497">DMA_SxCR_DBM</a></div><div class="ttdeci">#define DMA_SxCR_DBM</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04417">stm32f4xx.h:4417</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga56094479dc9b173b00ccfb199d8a2853"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga56094479dc9b173b00ccfb199d8a2853">DMA_SxFCR_FS</a></div><div class="ttdeci">#define DMA_SxFCR_FS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04462">stm32f4xx.h:4462</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5c1174bff38faf5d87b71521bce8f84f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5c1174bff38faf5d87b71521bce8f84f">DMA_SxCR_MBURST</a></div><div class="ttdeci">#define DMA_SxCR_MBURST</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04409">stm32f4xx.h:4409</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga771a295832a584a3777ede523a691719"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga771a295832a584a3777ede523a691719">DMA_SxCR_MINC</a></div><div class="ttdeci">#define DMA_SxCR_MINC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04428">stm32f4xx.h:4428</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga89406bb954742665691c0ac2f8d95ec9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga89406bb954742665691c0ac2f8d95ec9">DMA_SxFCR_DMDIS</a></div><div class="ttdeci">#define DMA_SxFCR_DMDIS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04466">stm32f4xx.h:4466</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaabf69fe92e9a44167535365b0fe4ea9e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a></div><div class="ttdeci">#define DMA_SxCR_EN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04439">stm32f4xx.h:4439</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadc248dbc519cc580621cdadcdd8741fb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadc248dbc519cc580621cdadcdd8741fb">DMA_SxCR_CIRC</a></div><div class="ttdeci">#define DMA_SxCR_CIRC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04430">stm32f4xx.h:4430</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadd36c677ee53f56dc408cd549e64cf7d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadd36c677ee53f56dc408cd549e64cf7d">DMA_SxCR_CT</a></div><div class="ttdeci">#define DMA_SxCR_CT</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04416">stm32f4xx.h:4416</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadf353426d72702c7801416ba36d53dc6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadf353426d72702c7801416ba36d53dc6">DMA_SxCR_CHSEL</a></div><div class="ttdeci">#define DMA_SxCR_CHSEL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04405">stm32f4xx.h:4405</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae9a98cb706a722d726d8ec6e9fe4a773"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae9a98cb706a722d726d8ec6e9fe4a773">DMA_SxCR_MSIZE</a></div><div class="ttdeci">#define DMA_SxCR_MSIZE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04422">stm32f4xx.h:4422</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaea0808f979c27b7b68d79ad511e95ea0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaea0808f979c27b7b68d79ad511e95ea0">DMA_SxCR_PSIZE</a></div><div class="ttdeci">#define DMA_SxCR_PSIZE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04425">stm32f4xx.h:4425</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaeb929908d2e7fdef2136c20c93377c70"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaeb929908d2e7fdef2136c20c93377c70">DMA_SxCR_PINCOS</a></div><div class="ttdeci">#define DMA_SxCR_PINCOS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l04421">stm32f4xx.h:4421</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga11a00b283e0911cd427e277e5a314ccc"><div class="ttname"><a href="group___peripheral__declaration.html#ga11a00b283e0911cd427e277e5a314ccc">DMA2_Stream6</a></div><div class="ttdeci">#define DMA2_Stream6</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02265">stm32f4xx.h:2265</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga3a2efe5fd7a7a79be3b08a1670bbd016"><div class="ttname"><a href="group___peripheral__declaration.html#ga3a2efe5fd7a7a79be3b08a1670bbd016">DMA2_Stream0</a></div><div class="ttdeci">#define DMA2_Stream0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02259">stm32f4xx.h:2259</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga506520140eec1708bc7570c49bdf972d"><div class="ttname"><a href="group___peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a></div><div class="ttdeci">#define DMA2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02258">stm32f4xx.h:2258</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga61247dd5d594289c404dd8774202dfd8"><div class="ttname"><a href="group___peripheral__declaration.html#ga61247dd5d594289c404dd8774202dfd8">DMA1_Stream0</a></div><div class="ttdeci">#define DMA1_Stream0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02250">stm32f4xx.h:2250</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga71bb410664b861ff0520f08976e24ee1"><div class="ttname"><a href="group___peripheral__declaration.html#ga71bb410664b861ff0520f08976e24ee1">DMA2_Stream2</a></div><div class="ttdeci">#define DMA2_Stream2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02261">stm32f4xx.h:2261</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga87df45f4b82e0b3a8c1b17f1a77aecdb"><div class="ttname"><a href="group___peripheral__declaration.html#ga87df45f4b82e0b3a8c1b17f1a77aecdb">DMA1_Stream4</a></div><div class="ttdeci">#define DMA1_Stream4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02254">stm32f4xx.h:2254</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26"><div class="ttname"><a href="group___peripheral__declaration.html#ga8ecdeaf43d0f4207dab1fdb4d7bf8d26">DMA1_Stream7</a></div><div class="ttdeci">#define DMA1_Stream7</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02257">stm32f4xx.h:2257</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga96ac1af7a92469fe86a9fbdec091f25d"><div class="ttname"><a href="group___peripheral__declaration.html#ga96ac1af7a92469fe86a9fbdec091f25d">DMA1_Stream3</a></div><div class="ttdeci">#define DMA1_Stream3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02253">stm32f4xx.h:2253</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_gaa6ead6a5ca6b8df70b5505aaeec6fd2e"><div class="ttname"><a href="group___peripheral__declaration.html#gaa6ead6a5ca6b8df70b5505aaeec6fd2e">DMA2_Stream3</a></div><div class="ttdeci">#define DMA2_Stream3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02262">stm32f4xx.h:2262</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_gac3abc20f80e25c19b02104ad34eae652"><div class="ttname"><a href="group___peripheral__declaration.html#gac3abc20f80e25c19b02104ad34eae652">DMA1_Stream5</a></div><div class="ttdeci">#define DMA1_Stream5</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02255">stm32f4xx.h:2255</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_gac40f58718761251875b5a897287efd83"><div class="ttname"><a href="group___peripheral__declaration.html#gac40f58718761251875b5a897287efd83">DMA2_Stream5</a></div><div class="ttdeci">#define DMA2_Stream5</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02264">stm32f4xx.h:2264</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_gac95127480470900755953f1cfe68567d"><div class="ttname"><a href="group___peripheral__declaration.html#gac95127480470900755953f1cfe68567d">DMA1_Stream6</a></div><div class="ttdeci">#define DMA1_Stream6</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02256">stm32f4xx.h:2256</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_gacc135dbca0eca67d5aa0abc555f053ce"><div class="ttname"><a href="group___peripheral__declaration.html#gacc135dbca0eca67d5aa0abc555f053ce">DMA2_Stream7</a></div><div class="ttdeci">#define DMA2_Stream7</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02266">stm32f4xx.h:2266</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_gacc16d2a5937f7585320a98f7f6b578f9"><div class="ttname"><a href="group___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a></div><div class="ttdeci">#define DMA1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02249">stm32f4xx.h:2249</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_gad0e2140b8eeec3594035f1a7bf2a7250"><div class="ttname"><a href="group___peripheral__declaration.html#gad0e2140b8eeec3594035f1a7bf2a7250">DMA1_Stream2</a></div><div class="ttdeci">#define DMA1_Stream2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02252">stm32f4xx.h:2252</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_gae32674772021620800275dd3b6d62c2f"><div class="ttname"><a href="group___peripheral__declaration.html#gae32674772021620800275dd3b6d62c2f">DMA2_Stream4</a></div><div class="ttdeci">#define DMA2_Stream4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02263">stm32f4xx.h:2263</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_gae96f15d34d3c41c16fce69bc2878151a"><div class="ttname"><a href="group___peripheral__declaration.html#gae96f15d34d3c41c16fce69bc2878151a">DMA2_Stream1</a></div><div class="ttdeci">#define DMA2_Stream1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02260">stm32f4xx.h:2260</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_gaf7d82f110f19982d483eebc465d222b2"><div class="ttname"><a href="group___peripheral__declaration.html#gaf7d82f110f19982d483eebc465d222b2">DMA1_Stream1</a></div><div class="ttdeci">#define DMA1_Stream1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02251">stm32f4xx.h:2251</a></div></div>
<div class="ttc" id="astm32f4xx__conf_8h_html_a631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__conf_8h_source.html#l00074">stm32f4xx_conf.h:74</a></div></div>
<div class="ttc" id="astm32f4xx__dma_8h_html"><div class="ttname"><a href="stm32f4xx__dma_8h.html">stm32f4xx_dma.h</a></div><div class="ttdoc">This file contains all the functions prototypes for the DMA firmware library.</div></div>
<div class="ttc" id="astm32f4xx__rcc_8h_html"><div class="ttname"><a href="stm32f4xx__rcc_8h.html">stm32f4xx_rcc.h</a></div><div class="ttdoc">This file contains all the functions prototypes for the RCC firmware library.</div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html"><div class="ttname"><a href="struct_d_m_a___init_type_def.html">DMA_InitTypeDef</a></div><div class="ttdoc">DMA Init structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00054">stm32f4xx_dma.h:55</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a10bdf685aa58035632ead27b61fe4ffd"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a10bdf685aa58035632ead27b61fe4ffd">DMA_InitTypeDef::DMA_MemoryBurst</a></div><div class="ttdeci">uint32_t DMA_MemoryBurst</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00101">stm32f4xx_dma.h:101</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a232af556de7c2eec9a82d448730bd86d"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a232af556de7c2eec9a82d448730bd86d">DMA_InitTypeDef::DMA_PeripheralBaseAddr</a></div><div class="ttdeci">uint32_t DMA_PeripheralBaseAddr</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00059">stm32f4xx_dma.h:59</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a331a1d487dba9bcba3f58e136bb91bc1"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a331a1d487dba9bcba3f58e136bb91bc1">DMA_InitTypeDef::DMA_PeripheralBurst</a></div><div class="ttdeci">uint32_t DMA_PeripheralBurst</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00106">stm32f4xx_dma.h:106</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a56198043a8d5f2e25a87a79cbe2a3aa5"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a56198043a8d5f2e25a87a79cbe2a3aa5">DMA_InitTypeDef::DMA_FIFOMode</a></div><div class="ttdeci">uint32_t DMA_FIFOMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00093">stm32f4xx_dma.h:93</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a5dbf46e6177ea71b38119e5442a9fb36"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a5dbf46e6177ea71b38119e5442a9fb36">DMA_InitTypeDef::DMA_FIFOThreshold</a></div><div class="ttdeci">uint32_t DMA_FIFOThreshold</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00098">stm32f4xx_dma.h:98</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a68cba36c380e7297b23b09a16c809969"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a68cba36c380e7297b23b09a16c809969">DMA_InitTypeDef::DMA_Channel</a></div><div class="ttdeci">uint32_t DMA_Channel</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00056">stm32f4xx_dma.h:56</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a74bb71921c4d198d6cf1979c120f694f"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a74bb71921c4d198d6cf1979c120f694f">DMA_InitTypeDef::DMA_MemoryDataSize</a></div><div class="ttdeci">uint32_t DMA_MemoryDataSize</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00082">stm32f4xx_dma.h:82</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a8adbe6f3e46471d109afaa3111dce220"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a8adbe6f3e46471d109afaa3111dce220">DMA_InitTypeDef::DMA_Mode</a></div><div class="ttdeci">uint32_t DMA_Mode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00085">stm32f4xx_dma.h:85</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a91b47435ccf4a40efa97bbbe631789e1"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a91b47435ccf4a40efa97bbbe631789e1">DMA_InitTypeDef::DMA_DIR</a></div><div class="ttdeci">uint32_t DMA_DIR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00065">stm32f4xx_dma.h:65</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a93227da797b033f9bc87523e1cfd8bbb"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a93227da797b033f9bc87523e1cfd8bbb">DMA_InitTypeDef::DMA_Memory0BaseAddr</a></div><div class="ttdeci">uint32_t DMA_Memory0BaseAddr</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00061">stm32f4xx_dma.h:61</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a999df57215b28b3b1b3b6836c4952ca5"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a999df57215b28b3b1b3b6836c4952ca5">DMA_InitTypeDef::DMA_BufferSize</a></div><div class="ttdeci">uint32_t DMA_BufferSize</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00069">stm32f4xx_dma.h:69</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_aaf69c680a297ec01a2ed613289e691a1"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#aaf69c680a297ec01a2ed613289e691a1">DMA_InitTypeDef::DMA_MemoryInc</a></div><div class="ttdeci">uint32_t DMA_MemoryInc</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00076">stm32f4xx_dma.h:76</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_ab9a17bd51778478cbd728c868206dca0"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#ab9a17bd51778478cbd728c868206dca0">DMA_InitTypeDef::DMA_Priority</a></div><div class="ttdeci">uint32_t DMA_Priority</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00090">stm32f4xx_dma.h:90</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_ad4d427790f9a089ca0257a358fc263c2"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#ad4d427790f9a089ca0257a358fc263c2">DMA_InitTypeDef::DMA_PeripheralInc</a></div><div class="ttdeci">uint32_t DMA_PeripheralInc</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00073">stm32f4xx_dma.h:73</a></div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_afb46aaadfb80a7e19277c868bd252554"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#afb46aaadfb80a7e19277c868bd252554">DMA_InitTypeDef::DMA_PeripheralDataSize</a></div><div class="ttdeci">uint32_t DMA_PeripheralDataSize</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00079">stm32f4xx_dma.h:79</a></div></div>
<div class="ttc" id="astruct_d_m_a___stream___type_def_html"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a></div><div class="ttdoc">DMA Controller.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01013">stm32f4xx.h:1014</a></div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html"><div class="ttname"><a href="struct_d_m_a___type_def.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01023">stm32f4xx.h:1024</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4
</small></address>
</body>
</html>
