


ARM Macro Assembler    Page 1 


    1 00000000         ;Clock.s
    2 00000000         
    3 00000000         ; The EQU statement SYSDIV2 initializes
    4 00000000         ; the PLL to the desired frequency.
    5 00000000 00000004 
                       SYSDIV2 EQU              4
    6 00000000         ; bus frequency is 400MHz/(SYSDIV2+1) = 400MHz/(4+1) = 8
                       0 MHz
    7 00000000         
    8 00000000 400FE050 
                       SYSCTL_RIS_R
                               EQU              0x400FE050
    9 00000000 00000040 
                       SYSCTL_RIS_PLLLRIS
                               EQU              0x00000040  ; PLL Lock Raw Inte
                                                            rrupt Status
   10 00000000 400FE060 
                       SYSCTL_RCC_R
                               EQU              0x400FE060
   11 00000000 000007C0 
                       SYSCTL_RCC_XTAL_M
                               EQU              0x000007C0  ; Crystal Value
   12 00000000 000002C0 
                       SYSCTL_RCC_XTAL_6MHZ
                               EQU              0x000002C0  ; 6 MHz Crystal
   13 00000000 00000380 
                       SYSCTL_RCC_XTAL_8MHZ
                               EQU              0x00000380  ; 8 MHz Crystal
   14 00000000 00000540 
                       SYSCTL_RCC_XTAL_16MHZ
                               EQU              0x00000540  ; 16 MHz Crystal
   15 00000000 400FE070 
                       SYSCTL_RCC2_R
                               EQU              0x400FE070
   16 00000000 80000000 
                       SYSCTL_RCC2_USERCC2
                               EQU              0x80000000  ; Use RCC2
   17 00000000 40000000 
                       SYSCTL_RCC2_DIV400
                               EQU              0x40000000  ; Divide PLL as 400
                                                             MHz vs. 200
   18 00000000         ; MHz
   19 00000000 1F800000 
                       SYSCTL_RCC2_SYSDIV2_M
                               EQU              0x1F800000  ; System Clock Divi
                                                            sor 2
   20 00000000 00400000 
                       SYSCTL_RCC2_SYSDIV2LSB
                               EQU              0x00400000  ; Additional LSB fo
                                                            r SYSDIV2
   21 00000000 00002000 
                       SYSCTL_RCC2_PWRDN2
                               EQU              0x00002000  ; Power-Down PLL 2
   22 00000000 00000800 
                       SYSCTL_RCC2_BYPASS2
                               EQU              0x00000800  ; PLL Bypass 2
   23 00000000 00000070 
                       SYSCTL_RCC2_OSCSRC2_M
                               EQU              0x00000070  ; Oscillator Source



ARM Macro Assembler    Page 2 


                                                             2
   24 00000000 00000000 
                       SYSCTL_RCC2_OSCSRC2_MO
                               EQU              0x00000000  ; MOSC
   25 00000000         
   26 00000000                 AREA             |.text|, CODE, READONLY, ALIGN=
2
   27 00000000                 THUMB
   28 00000000                 EXPORT           PLL_Init
   29 00000000         
   30 00000000         ;------------PLL_Init------------
   31 00000000         ; Configure the system to get its clock from the PLL.
   32 00000000         ; Input: none
   33 00000000         ; Output: none
   34 00000000         ; Modifies: R0, R1, R2, R3
   35 00000000         PLL_Init
   36 00000000         ; 0) configure the system to use RCC2 for advanced featu
                       res
   37 00000000         ;    such as 400 MHz PLL and non-integer System Clock Di
                       visor
   38 00000000 4B13            LDR              R3, =SYSCTL_RCC2_R ; R3 = SYSCT
                                                            L_RCC2_R (pointer)
   39 00000002 681A            LDR              R2, [R3]    ; R2 = [R3] (value)
                                                            
   40 00000004 F042 4200       ORR              R2, R2, #SYSCTL_RCC2_USERCC2 ; 
                                                            R2 = R2|SYSCTL_RCC2
                                                            _USERCC2
   41 00000008 601A            STR              R2, [R3]    ; [R3] = R2
   42 0000000A         ; 1) bypass PLL while initializing
   43 0000000A F442 6200       ORR              R2, R2, #SYSCTL_RCC2_BYPASS2 ; 
                                                            R2 = R2|SYSCTL_RCC2
                                                            _BYPASS2
   44 0000000E 601A            STR              R2, [R3]    ; [R3] = R2
   45 00000010         ; 2) select the crystal value and oscillator source
   46 00000010 4910            LDR              R1, =SYSCTL_RCC_R ; R1 = SYSCTL
                                                            _RCC_R (pointer)
   47 00000012 6808            LDR              R0, [R1]    ; R0 = [R1] (value)
                                                            
   48 00000014 F420 60F8       BIC              R0, R0, #SYSCTL_RCC_XTAL_M ; R0
                                                             = R0&~SYSCTL_RCC_X
                                                            TAL_M (clear XTAL f
                                                            ield)
   49 00000018 F440 60A8       ORR              R0, R0, #SYSCTL_RCC_XTAL_16MHZ 
                                                            ;R0 = R0|SYSCTL_RCC
                                                            _XTAL_16MHZ (config
                                                            ure for 16 MHz crys
                                                            tal)
   50 0000001C 6008            STR              R0, [R1]    ; [R1] = R0
   51 0000001E         ; R2 = R2&~SYSCTL_RCC2_OSCSRC2_M (clear oscillator sourc
                       e field)
   52 0000001E F022 0270       BIC              R2, R2, #SYSCTL_RCC2_OSCSRC2_M
   53 00000022         ; R2 = R2|SYSCTL_RCC2_OSCSRC2_MO (configure for main osc
                       illator source)
   54 00000022 F042 0200       ORR              R2, R2, #SYSCTL_RCC2_OSCSRC2_MO
   55 00000026         ; 3) activate PLL by clearing PWRDN
   56 00000026 F422 5200       BIC              R2, R2, #SYSCTL_RCC2_PWRDN2 ; R
                                                            2 = R2&~SYSCTL_RCC2
                                                            _PWRDN2
   57 0000002A         ; 4) set the desired system divider and the system divid



ARM Macro Assembler    Page 3 


                       er least significant bit
   58 0000002A F042 4280       ORR              R2, R2, #SYSCTL_RCC2_DIV400 ; R
                                                            2 = R2|SYSCTL_RCC2_
                                                            DIV400 (use 400 MHz
                                                             PLL)
   59 0000002E         ;R2 = R2&~SYSCTL_RCC2_SYSDIV2_M (clear system clock divi
                       der field)
   60 0000002E F022 52FC       BIC              R2, R2, #SYSCTL_RCC2_SYSDIV2_M
   61 00000032         ;R2 = R2&~SYSCTL_RCC2_SYSDIV2LSB (clear bit SYSDIV2LSB)
   62 00000032 F422 0280       BIC              R2, R2, #SYSCTL_RCC2_SYSDIV2LSB
   63 00000036         ; set Divisor by writing 7-bit constant to bits 28-22
   64 00000036 F102 7280       ADD              R2, R2, #(SYSDIV2<<22) ; R2 = R
                                                            2 + (SYSDIV2<<22) (
                                                            configure SYSDIV2 a
                                                            nd SYSDIV2LSB field
                                                            s in RCC2)
   65 0000003A 601A            STR              R2, [R3]    ; [R3] = R2
   66 0000003C         ; 5) wait for the PLL to lock by polling PLLLRIS
   67 0000003C 4906            LDR              R1, =SYSCTL_RIS_R ; R1 = SYSCTL
                                                            _RIS_R (pointer)
   68 0000003E         PLL_Init_loop
   69 0000003E 6808            LDR              R0, [R1]    ; R0 = [R1] (value)
                                                            
   70 00000040 F010 0040       ANDS             R0, R0, #SYSCTL_RIS_PLLLRIS ; R
                                                            0 = R0&SYSCTL_RIS_P
                                                            LLLRIS
   71 00000044 D0FB            BEQ              PLL_Init_loop ; if(R0 == 0), ke
                                                            ep polling
   72 00000046         ; 6) enable use of PLL by clearing BYPASS
   73 00000046 F422 6200       BIC              R2, R2, #SYSCTL_RCC2_BYPASS2 ; 
                                                            R2 = R2&~SYSCTL_RCC
                                                            2_BYPASS2
   74 0000004A 601A            STR              R2, [R3]    ; [R3] = R2
   75 0000004C 4770            BX               LR          ; return
   76 0000004E         
   77 0000004E 00 00           ALIGN                        ; make sure the end
                                                             of this section is
                                                             aligned
   78 00000050                 END                          ; end of file
              400FE070 
              400FE060 
              400FE050 
Command Line: --debug --xref --cpu=Cortex-M4 --apcs=interwork --depend=.\clock.
d -o.\clock.o -IC:\Keil\ARM\RV31\INC -IC:\Keil\ARM\CMSIS\Include -IC:\Keil\ARM\
Inc\Luminary --predefine="__EVAL SETA 1" --list=.\clock.lst Clock.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 26 in file Clock.s
   Uses
      None
Comment: .text unused
PLL_Init 00000000

Symbol: PLL_Init
   Definitions
      At line 35 in file Clock.s
   Uses
      At line 28 in file Clock.s
Comment: PLL_Init used once
PLL_Init_loop 0000003E

Symbol: PLL_Init_loop
   Definitions
      At line 68 in file Clock.s
   Uses
      At line 71 in file Clock.s
Comment: PLL_Init_loop used once
3 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

SYSCTL_RCC2_BYPASS2 00000800

Symbol: SYSCTL_RCC2_BYPASS2
   Definitions
      At line 22 in file Clock.s
   Uses
      At line 43 in file Clock.s
      At line 73 in file Clock.s

SYSCTL_RCC2_DIV400 40000000

Symbol: SYSCTL_RCC2_DIV400
   Definitions
      At line 17 in file Clock.s
   Uses
      At line 58 in file Clock.s
Comment: SYSCTL_RCC2_DIV400 used once
SYSCTL_RCC2_OSCSRC2_M 00000070

Symbol: SYSCTL_RCC2_OSCSRC2_M
   Definitions
      At line 23 in file Clock.s
   Uses
      At line 52 in file Clock.s
Comment: SYSCTL_RCC2_OSCSRC2_M used once
SYSCTL_RCC2_OSCSRC2_MO 00000000

Symbol: SYSCTL_RCC2_OSCSRC2_MO
   Definitions
      At line 24 in file Clock.s
   Uses
      At line 54 in file Clock.s
Comment: SYSCTL_RCC2_OSCSRC2_MO used once
SYSCTL_RCC2_PWRDN2 00002000

Symbol: SYSCTL_RCC2_PWRDN2
   Definitions
      At line 21 in file Clock.s
   Uses
      At line 56 in file Clock.s
Comment: SYSCTL_RCC2_PWRDN2 used once
SYSCTL_RCC2_R 400FE070

Symbol: SYSCTL_RCC2_R
   Definitions
      At line 15 in file Clock.s
   Uses
      At line 38 in file Clock.s
Comment: SYSCTL_RCC2_R used once
SYSCTL_RCC2_SYSDIV2LSB 00400000

Symbol: SYSCTL_RCC2_SYSDIV2LSB
   Definitions
      At line 20 in file Clock.s
   Uses
      At line 62 in file Clock.s
Comment: SYSCTL_RCC2_SYSDIV2LSB used once
SYSCTL_RCC2_SYSDIV2_M 1F800000




ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

Symbol: SYSCTL_RCC2_SYSDIV2_M
   Definitions
      At line 19 in file Clock.s
   Uses
      At line 60 in file Clock.s
Comment: SYSCTL_RCC2_SYSDIV2_M used once
SYSCTL_RCC2_USERCC2 80000000

Symbol: SYSCTL_RCC2_USERCC2
   Definitions
      At line 16 in file Clock.s
   Uses
      At line 40 in file Clock.s
Comment: SYSCTL_RCC2_USERCC2 used once
SYSCTL_RCC_R 400FE060

Symbol: SYSCTL_RCC_R
   Definitions
      At line 10 in file Clock.s
   Uses
      At line 46 in file Clock.s
Comment: SYSCTL_RCC_R used once
SYSCTL_RCC_XTAL_16MHZ 00000540

Symbol: SYSCTL_RCC_XTAL_16MHZ
   Definitions
      At line 14 in file Clock.s
   Uses
      At line 49 in file Clock.s
Comment: SYSCTL_RCC_XTAL_16MHZ used once
SYSCTL_RCC_XTAL_6MHZ 000002C0

Symbol: SYSCTL_RCC_XTAL_6MHZ
   Definitions
      At line 12 in file Clock.s
   Uses
      None
Comment: SYSCTL_RCC_XTAL_6MHZ unused
SYSCTL_RCC_XTAL_8MHZ 00000380

Symbol: SYSCTL_RCC_XTAL_8MHZ
   Definitions
      At line 13 in file Clock.s
   Uses
      None
Comment: SYSCTL_RCC_XTAL_8MHZ unused
SYSCTL_RCC_XTAL_M 000007C0

Symbol: SYSCTL_RCC_XTAL_M
   Definitions
      At line 11 in file Clock.s
   Uses
      At line 48 in file Clock.s
Comment: SYSCTL_RCC_XTAL_M used once
SYSCTL_RIS_PLLLRIS 00000040

Symbol: SYSCTL_RIS_PLLLRIS
   Definitions
      At line 9 in file Clock.s



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

   Uses
      At line 70 in file Clock.s
Comment: SYSCTL_RIS_PLLLRIS used once
SYSCTL_RIS_R 400FE050

Symbol: SYSCTL_RIS_R
   Definitions
      At line 8 in file Clock.s
   Uses
      At line 67 in file Clock.s
Comment: SYSCTL_RIS_R used once
SYSDIV2 00000004

Symbol: SYSDIV2
   Definitions
      At line 5 in file Clock.s
   Uses
      At line 64 in file Clock.s
Comment: SYSDIV2 used once
17 symbols
353 symbols in table
