$date
   Wed Oct 23 15:32:53 2024
$end

$version
  2023.2.2
  $dumpfile ("waveform.vcd") 
$end

$timescale
  1ps
$end

$scope module tb_shift_reg $end
$var reg 32 ! num_errors [31:0] $end
$var reg 1 " tb_clk $end
$var reg 1 # tb_rst $end
$var reg 1 $ tb_din $end
$var reg 8 % tb_word [7:0] $end
$var wire 1 & tb_dout $end
$scope module dut $end
$var wire 1 ' i_clk $end
$var wire 1 ( i_rst $end
$var wire 1 ) i_din $end
$var wire 1 & o_dout $end
$var reg 8 * shift_reg [7:0] $end
$upscope $end
$scope begin Block33_3 $end
$var reg 32 + i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
b0 !
1"
1#
x$
b11011011 %
0&
1'
1(
x)
b0 *
b0 +
$end

#5000
0"
0'

#10000
1"
0#
1$
1'
0(
1)
b1 *

#15000
0"
0'

#20000
1"
1'
b11 *
b1 +

#25000
0"
0'

#30000
1"
0$
1'
0)
b110 *
b10 +

#35000
0"
0'

#40000
1"
1$
1'
1)
b1101 *
b11 +

#45000
0"
0'

#50000
1"
1'
b11011 *
b100 +

#55000
0"
0'

#60000
1"
0$
1'
0)
b110110 *
b101 +

#65000
0"
0'

#70000
1"
1$
1'
1)
b1101101 *
b110 +

#75000
0"
0'

#80000
1"
1&
1'
b11011011 *
b111 +

#85000
0"
0'

#90000
b1000 +
