Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Aug  8 10:22:35 2020
| Host         : fpgadev running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb -rpx toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : toplevel
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2127 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 328 register/latch pins with no clock driven by root clock pin: clkout (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: fpgaagc/traya/a24/NOR49204/y_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 7125 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 108 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.022        0.000                      0                26248        0.094        0.000                      0                26192        3.000        0.000                       0                 13791  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                  ------------       ----------      --------------
clk_fpga_0                                             {0.000 5.000}      10.000          100.000         
fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_prop_clock_divider                          {0.000 9.766}      19.531          51.200          
  clkfbout_prop_clock_divider                          {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_prop_clock_divider                                1.022        0.000                      0                14045        0.094        0.000                      0                14045        9.266        0.000                       0                 13787  
  clkfbout_prop_clock_divider                                                                                                                                                                           47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            clk_out1_prop_clock_divider  clk_out1_prop_clock_divider        1.812        0.000                      0                12147        1.061        0.000                      0                12147  
**default**                                                                                998.511        0.000                      0                   56                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
  To Clock:  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_prop_clock_divider
  To Clock:  clk_out1_prop_clock_divider

Setup :            0  Failing Endpoints,  Worst Slack        1.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.022ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a11/NOR54154/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a15/NOR35113/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        8.559ns  (logic 0.642ns (7.501%)  route 7.917ns (92.499%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 11.422 - 9.766 ) 
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       1.779     1.779    fpgaagc/traya/a11/NOR54154/prop_clk
    SLICE_X96Y25         FDCE                                         r  fpgaagc/traya/a11/NOR54154/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y25         FDCE (Prop_fdce_C_Q)         0.518     2.297 f  fpgaagc/traya/a11/NOR54154/y_reg/Q
                         net (fo=17, routed)          7.917    10.214    fpgaagc/traya/a15/NOR35113/a
    SLICE_X46Y147        LUT4 (Prop_lut4_I3_O)        0.124    10.338 r  fpgaagc/traya/a15/NOR35113/next_val_i_1/O
                         net (fo=1, routed)           0.000    10.338    fpgaagc/traya/a15/NOR35113/next_val0
    SLICE_X46Y147        FDCE                                         r  fpgaagc/traya/a15/NOR35113/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       1.656    11.422    fpgaagc/traya/a15/NOR35113/prop_clk
    SLICE_X46Y147        FDCE                                         r  fpgaagc/traya/a15/NOR35113/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    11.422    
                         clock uncertainty           -0.144    11.278    
    SLICE_X46Y147        FDCE (Setup_fdce_C_D)        0.082    11.360    fpgaagc/traya/a15/NOR35113/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.360    
                         arrival time                         -10.338    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.043ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a11/NOR54154/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a11/NOR54243/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        8.535ns  (logic 0.642ns (7.522%)  route 7.893ns (92.478%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 11.469 - 9.766 ) 
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       1.779     1.779    fpgaagc/traya/a11/NOR54154/prop_clk
    SLICE_X96Y25         FDCE                                         r  fpgaagc/traya/a11/NOR54154/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y25         FDCE (Prop_fdce_C_Q)         0.518     2.297 f  fpgaagc/traya/a11/NOR54154/y_reg/Q
                         net (fo=17, routed)          7.893    10.190    fpgaagc/traya/a11/NOR54243/a
    SLICE_X60Y122        LUT4 (Prop_lut4_I3_O)        0.124    10.314 r  fpgaagc/traya/a11/NOR54243/next_val_i_1/O
                         net (fo=1, routed)           0.000    10.314    fpgaagc/traya/a11/NOR54243/next_val0
    SLICE_X60Y122        FDCE                                         r  fpgaagc/traya/a11/NOR54243/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       1.703    11.469    fpgaagc/traya/a11/NOR54243/prop_clk
    SLICE_X60Y122        FDCE                                         r  fpgaagc/traya/a11/NOR54243/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    11.469    
                         clock uncertainty           -0.144    11.325    
    SLICE_X60Y122        FDCE (Setup_fdce_C_D)        0.032    11.357    fpgaagc/traya/a11/NOR54243/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.357    
                         arrival time                         -10.314    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.150ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a07/NOR33131/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a08/NOR51338/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        8.333ns  (logic 0.642ns (7.704%)  route 7.691ns (92.296%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns = ( 11.471 - 9.766 ) 
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       1.876     1.876    fpgaagc/traya/a07/NOR33131/prop_clk
    SLICE_X112Y38        FDPE                                         r  fpgaagc/traya/a07/NOR33131/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y38        FDPE (Prop_fdpe_C_Q)         0.518     2.394 f  fpgaagc/traya/a07/NOR33131/y_reg/Q
                         net (fo=20, routed)          7.691    10.085    fpgaagc/traya/a08/NOR51338/a
    SLICE_X63Y121        LUT4 (Prop_lut4_I3_O)        0.124    10.209 r  fpgaagc/traya/a08/NOR51338/next_val_i_1/O
                         net (fo=1, routed)           0.000    10.209    fpgaagc/traya/a08/NOR51338/next_val0
    SLICE_X63Y121        FDCE                                         r  fpgaagc/traya/a08/NOR51338/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       1.705    11.471    fpgaagc/traya/a08/NOR51338/prop_clk
    SLICE_X63Y121        FDCE                                         r  fpgaagc/traya/a08/NOR51338/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    11.471    
                         clock uncertainty           -0.144    11.327    
    SLICE_X63Y121        FDCE (Setup_fdce_C_D)        0.032    11.359    fpgaagc/traya/a08/NOR51338/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.166ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a11/NOR54154/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a11/NOR54146/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        8.421ns  (logic 0.642ns (7.623%)  route 7.779ns (92.377%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 11.478 - 9.766 ) 
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       1.779     1.779    fpgaagc/traya/a11/NOR54154/prop_clk
    SLICE_X96Y25         FDCE                                         r  fpgaagc/traya/a11/NOR54154/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y25         FDCE (Prop_fdce_C_Q)         0.518     2.297 f  fpgaagc/traya/a11/NOR54154/y_reg/Q
                         net (fo=17, routed)          7.779    10.076    fpgaagc/traya/a11/NOR54146/b
    SLICE_X60Y135        LUT4 (Prop_lut4_I2_O)        0.124    10.200 r  fpgaagc/traya/a11/NOR54146/next_val_i_1/O
                         net (fo=1, routed)           0.000    10.200    fpgaagc/traya/a11/NOR54146/next_val0
    SLICE_X60Y135        FDCE                                         r  fpgaagc/traya/a11/NOR54146/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       1.712    11.478    fpgaagc/traya/a11/NOR54146/prop_clk
    SLICE_X60Y135        FDCE                                         r  fpgaagc/traya/a11/NOR54146/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    11.478    
                         clock uncertainty           -0.144    11.334    
    SLICE_X60Y135        FDCE (Setup_fdce_C_D)        0.032    11.366    fpgaagc/traya/a11/NOR54146/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.366    
                         arrival time                         -10.200    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.170ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a07/NOR33131/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a08/NOR51238/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        8.367ns  (logic 0.642ns (7.673%)  route 7.725ns (92.327%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 11.475 - 9.766 ) 
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       1.876     1.876    fpgaagc/traya/a07/NOR33131/prop_clk
    SLICE_X112Y38        FDPE                                         r  fpgaagc/traya/a07/NOR33131/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y38        FDPE (Prop_fdpe_C_Q)         0.518     2.394 f  fpgaagc/traya/a07/NOR33131/y_reg/Q
                         net (fo=20, routed)          7.725    10.119    fpgaagc/traya/a08/NOR51238/a
    SLICE_X62Y117        LUT4 (Prop_lut4_I3_O)        0.124    10.243 r  fpgaagc/traya/a08/NOR51238/next_val_i_1/O
                         net (fo=1, routed)           0.000    10.243    fpgaagc/traya/a08/NOR51238/next_val0
    SLICE_X62Y117        FDCE                                         r  fpgaagc/traya/a08/NOR51238/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       1.709    11.475    fpgaagc/traya/a08/NOR51238/prop_clk
    SLICE_X62Y117        FDCE                                         r  fpgaagc/traya/a08/NOR51238/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    11.475    
                         clock uncertainty           -0.144    11.331    
    SLICE_X62Y117        FDCE (Setup_fdce_C_D)        0.082    11.413    fpgaagc/traya/a08/NOR51238/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                         -10.243    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.194ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a11/NOR54154/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a10/NOR53344/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        8.317ns  (logic 0.642ns (7.719%)  route 7.675ns (92.281%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.636ns = ( 11.402 - 9.766 ) 
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       1.779     1.779    fpgaagc/traya/a11/NOR54154/prop_clk
    SLICE_X96Y25         FDCE                                         r  fpgaagc/traya/a11/NOR54154/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y25         FDCE (Prop_fdce_C_Q)         0.518     2.297 f  fpgaagc/traya/a11/NOR54154/y_reg/Q
                         net (fo=17, routed)          7.675     9.972    fpgaagc/traya/a10/NOR53344/a
    SLICE_X51Y133        LUT4 (Prop_lut4_I3_O)        0.124    10.096 r  fpgaagc/traya/a10/NOR53344/next_val_i_1/O
                         net (fo=1, routed)           0.000    10.096    fpgaagc/traya/a10/NOR53344/next_val0
    SLICE_X51Y133        FDCE                                         r  fpgaagc/traya/a10/NOR53344/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       1.636    11.402    fpgaagc/traya/a10/NOR53344/prop_clk
    SLICE_X51Y133        FDCE                                         r  fpgaagc/traya/a10/NOR53344/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    11.402    
                         clock uncertainty           -0.144    11.258    
    SLICE_X51Y133        FDCE (Setup_fdce_C_D)        0.032    11.290    fpgaagc/traya/a10/NOR53344/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.290    
                         arrival time                         -10.096    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.265ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a02/NOR37245/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a15/NOR35318/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        8.331ns  (logic 0.580ns (6.962%)  route 7.751ns (93.038%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 11.420 - 9.766 ) 
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       1.776     1.776    fpgaagc/traya/a02/NOR37245/prop_clk
    SLICE_X105Y69        FDPE                                         r  fpgaagc/traya/a02/NOR37245/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y69        FDPE (Prop_fdpe_C_Q)         0.456     2.232 f  fpgaagc/traya/a02/NOR37245/y_reg/Q
                         net (fo=69, routed)          7.751     9.983    fpgaagc/traya/a15/NOR35318/c
    SLICE_X32Y139        LUT5 (Prop_lut5_I2_O)        0.124    10.107 r  fpgaagc/traya/a15/NOR35318/next_val_i_1/O
                         net (fo=1, routed)           0.000    10.107    fpgaagc/traya/a15/NOR35318/next_val0
    SLICE_X32Y139        FDCE                                         r  fpgaagc/traya/a15/NOR35318/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       1.654    11.420    fpgaagc/traya/a15/NOR35318/prop_clk
    SLICE_X32Y139        FDCE                                         r  fpgaagc/traya/a15/NOR35318/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.434    
                         clock uncertainty           -0.144    11.290    
    SLICE_X32Y139        FDCE (Setup_fdce_C_D)        0.082    11.372    fpgaagc/traya/a15/NOR35318/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.372    
                         arrival time                         -10.107    
  -------------------------------------------------------------------
                         slack                                  1.265    

Slack (MET) :             1.295ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a07/NOR33317/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a08/NOR51451/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        8.209ns  (logic 0.580ns (7.066%)  route 7.629ns (92.934%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 11.413 - 9.766 ) 
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       1.861     1.861    fpgaagc/traya/a07/NOR33317/prop_clk
    SLICE_X113Y65        FDCE                                         r  fpgaagc/traya/a07/NOR33317/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y65        FDCE (Prop_fdce_C_Q)         0.456     2.317 f  fpgaagc/traya/a07/NOR33317/y_reg/Q
                         net (fo=19, routed)          7.629     9.946    fpgaagc/traya/a08/NOR51451/a
    SLICE_X46Y117        LUT4 (Prop_lut4_I3_O)        0.124    10.070 r  fpgaagc/traya/a08/NOR51451/next_val_i_1/O
                         net (fo=1, routed)           0.000    10.070    fpgaagc/traya/a08/NOR51451/next_val0
    SLICE_X46Y117        FDCE                                         r  fpgaagc/traya/a08/NOR51451/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       1.647    11.413    fpgaagc/traya/a08/NOR51451/prop_clk
    SLICE_X46Y117        FDCE                                         r  fpgaagc/traya/a08/NOR51451/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.427    
                         clock uncertainty           -0.144    11.283    
    SLICE_X46Y117        FDCE (Setup_fdce_C_D)        0.082    11.365    fpgaagc/traya/a08/NOR51451/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.365    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.331ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a11/NOR54354/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a11/NOR54244/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        8.183ns  (logic 0.642ns (7.846%)  route 7.541ns (92.154%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 11.407 - 9.766 ) 
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       1.782     1.782    fpgaagc/traya/a11/NOR54354/prop_clk
    SLICE_X96Y22         FDCE                                         r  fpgaagc/traya/a11/NOR54354/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y22         FDCE (Prop_fdce_C_Q)         0.518     2.300 f  fpgaagc/traya/a11/NOR54354/y_reg/Q
                         net (fo=20, routed)          7.541     9.841    fpgaagc/traya/a11/NOR54244/a
    SLICE_X47Y127        LUT4 (Prop_lut4_I3_O)        0.124     9.965 r  fpgaagc/traya/a11/NOR54244/next_val_i_1/O
                         net (fo=1, routed)           0.000     9.965    fpgaagc/traya/a11/NOR54244/next_val0
    SLICE_X47Y127        FDCE                                         r  fpgaagc/traya/a11/NOR54244/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       1.641    11.407    fpgaagc/traya/a11/NOR54244/prop_clk
    SLICE_X47Y127        FDCE                                         r  fpgaagc/traya/a11/NOR54244/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    11.407    
                         clock uncertainty           -0.144    11.263    
    SLICE_X47Y127        FDCE (Setup_fdce_C_D)        0.032    11.295    fpgaagc/traya/a11/NOR54244/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.295    
                         arrival time                          -9.965    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.365ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a07/NOR33317/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a08/NOR51351/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        8.074ns  (logic 0.580ns (7.183%)  route 7.494ns (92.817%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.632ns = ( 11.398 - 9.766 ) 
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       1.861     1.861    fpgaagc/traya/a07/NOR33317/prop_clk
    SLICE_X113Y65        FDCE                                         r  fpgaagc/traya/a07/NOR33317/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y65        FDCE (Prop_fdce_C_Q)         0.456     2.317 f  fpgaagc/traya/a07/NOR33317/y_reg/Q
                         net (fo=19, routed)          7.494     9.811    fpgaagc/traya/a08/NOR51351/a
    SLICE_X51Y120        LUT4 (Prop_lut4_I3_O)        0.124     9.935 r  fpgaagc/traya/a08/NOR51351/next_val_i_1/O
                         net (fo=1, routed)           0.000     9.935    fpgaagc/traya/a08/NOR51351/next_val0
    SLICE_X51Y120        FDCE                                         r  fpgaagc/traya/a08/NOR51351/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       1.632    11.398    fpgaagc/traya/a08/NOR51351/prop_clk
    SLICE_X51Y120        FDCE                                         r  fpgaagc/traya/a08/NOR51351/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.412    
                         clock uncertainty           -0.144    11.268    
    SLICE_X51Y120        FDCE (Setup_fdce_C_D)        0.032    11.300    fpgaagc/traya/a08/NOR51351/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.300    
                         arrival time                          -9.935    
  -------------------------------------------------------------------
                         slack                                  1.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a09/NOR52250/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/trayb/b12erasablememory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.975%)  route 0.257ns (58.025%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       0.650     0.650    fpgaagc/traya/a09/NOR52250/prop_clk
    SLICE_X55Y122        FDCE                                         r  fpgaagc/traya/a09/NOR52250/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y122        FDCE (Prop_fdce_C_Q)         0.141     0.791 r  fpgaagc/traya/a09/NOR52250/y_reg/Q
                         net (fo=3, routed)           0.151     0.942    fpgaagc/trayb/b12erasablememory/GEM06
    SLICE_X54Y122        LUT2 (Prop_lut2_I1_O)        0.045     0.987 r  fpgaagc/trayb/b12erasablememory/ram_i_11/O
                         net (fo=1, routed)           0.106     1.093    fpgaagc/trayb/b12erasablememory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB36_X3Y24         RAMB36E1                                     r  fpgaagc/trayb/b12erasablememory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       0.960     0.960    fpgaagc/trayb/b12erasablememory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y24         RAMB36E1                                     r  fpgaagc/trayb/b12erasablememory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.257     0.704    
    RAMB36_X3Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.000    fpgaagc/trayb/b12erasablememory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 fpgaagc/trayb/b08alarm/delay_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/trayb/b08alarm/delay_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.823%)  route 0.097ns (34.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       0.640     0.640    fpgaagc/trayb/b08alarm/prop_clk
    SLICE_X110Y43        FDRE                                         r  fpgaagc/trayb/b08alarm/delay_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDRE (Prop_fdre_C_Q)         0.141     0.781 r  fpgaagc/trayb/b08alarm/delay_counter_reg[5]/Q
                         net (fo=4, routed)           0.097     0.877    fpgaagc/trayb/b08alarm/delay_counter[5]
    SLICE_X111Y43        LUT6 (Prop_lut6_I1_O)        0.045     0.922 r  fpgaagc/trayb/b08alarm/delay_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.922    fpgaagc/trayb/b08alarm/delay_counter[3]_i_1_n_0
    SLICE_X111Y43        FDRE                                         r  fpgaagc/trayb/b08alarm/delay_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       0.911     0.911    fpgaagc/trayb/b08alarm/prop_clk
    SLICE_X111Y43        FDRE                                         r  fpgaagc/trayb/b08alarm/delay_counter_reg[3]/C
                         clock pessimism             -0.258     0.653    
    SLICE_X111Y43        FDRE (Hold_fdre_C_D)         0.091     0.744    fpgaagc/trayb/b08alarm/delay_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.744    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 fpgaagc/trayb/b01fixedmemory/NOR00034/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.141ns (20.537%)  route 0.546ns (79.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       0.636     0.636    fpgaagc/trayb/b01fixedmemory/NOR00034/prop_clk
    SLICE_X35Y132        FDCE                                         r  fpgaagc/trayb/b01fixedmemory/NOR00034/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y132        FDCE (Prop_fdce_C_Q)         0.141     0.777 r  fpgaagc/trayb/b01fixedmemory/NOR00034/y_reg/Q
                         net (fo=21, routed)          0.546     1.323    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[11]
    RAMB36_X3Y26         RAMB36E1                                     r  fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       0.968     0.968    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X3Y26         RAMB36E1                                     r  fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.009     0.960    
    RAMB36_X3Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.143    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 fpgaagc/trayb/b01fixedmemory/NOR00005/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.684%)  route 0.304ns (68.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.946ns
    Source Clock Delay      (SCD):    0.653ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       0.653     0.653    fpgaagc/trayb/b01fixedmemory/NOR00005/prop_clk
    SLICE_X31Y118        FDCE                                         r  fpgaagc/trayb/b01fixedmemory/NOR00005/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y118        FDCE (Prop_fdce_C_Q)         0.141     0.794 r  fpgaagc/trayb/b01fixedmemory/NOR00005/y_reg/Q
                         net (fo=21, routed)          0.304     1.098    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y47         RAMB18E1                                     r  fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       0.946     0.946    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB18_X2Y47         RAMB18E1                                     r  fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.238     0.709    
    RAMB18_X2Y47         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.892    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 fpgaagc/trayb/b01fixedmemory/NOR00007/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.141ns (19.574%)  route 0.579ns (80.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.966ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       0.628     0.628    fpgaagc/trayb/b01fixedmemory/NOR00007/prop_clk
    SLICE_X43Y123        FDCE                                         r  fpgaagc/trayb/b01fixedmemory/NOR00007/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.141     0.769 r  fpgaagc/trayb/b01fixedmemory/NOR00007/y_reg/Q
                         net (fo=21, routed)          0.579     1.348    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[6]
    RAMB36_X3Y23         RAMB36E1                                     r  fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       0.966     0.966    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X3Y23         RAMB36E1                                     r  fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.009     0.958    
    RAMB36_X3Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.141    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 fpgaagc/trayb/b01fixedmemory/NOR00005/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.573%)  route 0.306ns (68.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.946ns
    Source Clock Delay      (SCD):    0.653ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       0.653     0.653    fpgaagc/trayb/b01fixedmemory/NOR00005/prop_clk
    SLICE_X31Y118        FDCE                                         r  fpgaagc/trayb/b01fixedmemory/NOR00005/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y118        FDCE (Prop_fdce_C_Q)         0.141     0.794 r  fpgaagc/trayb/b01fixedmemory/NOR00005/y_reg/Q
                         net (fo=21, routed)          0.306     1.100    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y46         RAMB18E1                                     r  fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       0.946     0.946    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB18_X2Y46         RAMB18E1                                     r  fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.238     0.709    
    RAMB18_X2Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.892    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 fpgaagc/trayb/b01fixedmemory/NOR00049/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.601%)  route 0.284ns (63.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.940ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       0.648     0.648    fpgaagc/trayb/b01fixedmemory/NOR00049/prop_clk
    SLICE_X30Y123        FDCE                                         r  fpgaagc/trayb/b01fixedmemory/NOR00049/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y123        FDCE (Prop_fdce_C_Q)         0.164     0.812 r  fpgaagc/trayb/b01fixedmemory/NOR00049/y_reg/Q
                         net (fo=21, routed)          0.284     1.096    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[14]
    RAMB36_X2Y24         RAMB36E1                                     r  fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       0.940     0.940    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y24         RAMB36E1                                     r  fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.238     0.703    
    RAMB36_X2Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.886    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 fpgaagc/trayb/b01fixedmemory/NOR00023/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.209%)  route 0.315ns (65.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.948ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       0.632     0.632    fpgaagc/trayb/b01fixedmemory/NOR00023/prop_clk
    SLICE_X34Y128        FDCE                                         r  fpgaagc/trayb/b01fixedmemory/NOR00023/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y128        FDCE (Prop_fdce_C_Q)         0.164     0.796 r  fpgaagc/trayb/b01fixedmemory/NOR00023/y_reg/Q
                         net (fo=21, routed)          0.315     1.112    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y26         RAMB36E1                                     r  fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       0.948     0.948    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y26         RAMB36E1                                     r  fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.238     0.711    
    RAMB36_X2Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.894    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 fpgaagc/trayb/b12erasablememory/NOR00049/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/trayb/b12erasablememory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.114%)  route 0.312ns (68.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       0.652     0.652    fpgaagc/trayb/b12erasablememory/NOR00049/prop_clk
    SLICE_X55Y119        FDCE                                         r  fpgaagc/trayb/b12erasablememory/NOR00049/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y119        FDCE (Prop_fdce_C_Q)         0.141     0.793 r  fpgaagc/trayb/b12erasablememory/NOR00049/y_reg/Q
                         net (fo=4, routed)           0.312     1.105    fpgaagc/trayb/b12erasablememory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X3Y24         RAMB36E1                                     r  fpgaagc/trayb/b12erasablememory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       0.960     0.960    fpgaagc/trayb/b12erasablememory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y24         RAMB36E1                                     r  fpgaagc/trayb/b12erasablememory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.257     0.704    
    RAMB36_X3Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.887    fpgaagc/trayb/b12erasablememory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 fpgaagc/trayb/b01fixedmemory/NOR00022/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.221%)  route 0.315ns (65.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.948ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       0.634     0.634    fpgaagc/trayb/b01fixedmemory/NOR00022/prop_clk
    SLICE_X34Y130        FDCE                                         r  fpgaagc/trayb/b01fixedmemory/NOR00022/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y130        FDCE (Prop_fdce_C_Q)         0.164     0.798 r  fpgaagc/trayb/b01fixedmemory/NOR00022/y_reg/Q
                         net (fo=21, routed)          0.315     1.113    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y26         RAMB36E1                                     r  fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       0.948     0.948    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y26         RAMB36E1                                     r  fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.238     0.711    
    RAMB36_X2Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.894    fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_prop_clock_divider
Waveform(ns):       { 0.000 9.766 }
Period(ns):         19.531
Sources:            { fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         19.531      16.955     RAMB36_X3Y22     fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         19.531      16.955     RAMB36_X3Y22     fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         19.531      16.955     RAMB36_X3Y25     fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         19.531      16.955     RAMB36_X3Y25     fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         19.531      16.955     RAMB18_X2Y47     fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         19.531      16.955     RAMB18_X2Y47     fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         19.531      16.955     RAMB36_X3Y21     fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         19.531      16.955     RAMB36_X3Y21     fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         19.531      16.955     RAMB36_X3Y23     fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         19.531      16.955     RAMB36_X3Y23     fpgaagc/trayb/b01fixedmemory/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       19.531      193.829    MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         9.766       9.266      SLICE_X103Y17    fpgaagc/traya/a01/NOR38136/prev_val_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         9.766       9.266      SLICE_X103Y17    fpgaagc/traya/a01/NOR38136/y_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X61Y70     fpgaagc/traya/a17/NOR44101/prev_val_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X61Y70     fpgaagc/traya/a17/NOR44101/y_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X63Y69     fpgaagc/traya/a17/NOR44104/prev_val_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X63Y69     fpgaagc/traya/a17/NOR44104/y_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         9.766       9.266      SLICE_X82Y37     fpgaagc/traya/a07/NOR33308/prev_val_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         9.766       9.266      SLICE_X82Y37     fpgaagc/traya/a07/NOR33308/y_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X63Y70     fpgaagc/traya/a17/NOR44217/prev_val_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X63Y70     fpgaagc/traya/a17/NOR44217/y_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         9.766       9.266      SLICE_X102Y17    fpgaagc/traya/a01/NOR38136/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X60Y70     fpgaagc/traya/a17/NOR44101/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X60Y69     fpgaagc/traya/a17/NOR44102/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X61Y69     fpgaagc/traya/a17/NOR44103/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X62Y69     fpgaagc/traya/a17/NOR44104/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X62Y70     fpgaagc/traya/a17/NOR44217/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X84Y75     fpgaagc/traya/a07/NOR33407/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X82Y75     fpgaagc/traya/a07/NOR33409/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X85Y74     fpgaagc/traya/a04/NOR36263/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X80Y37     fpgaagc/traya/a17/NOR44307/next_val_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_prop_clock_divider
  To Clock:  clkfbout_prop_clock_divider

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_prop_clock_divider
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_prop_clock_divider
  To Clock:  clk_out1_prop_clock_divider

Setup :            0  Failing Endpoints,  Worst Slack        1.812ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.812ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a20/NOR31326/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        7.341ns  (logic 0.766ns (10.435%)  route 6.575ns (89.565%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 11.461 - 9.766 ) 
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       1.776     1.776    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X104Y69        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y69        FDCE (Prop_fdce_C_Q)         0.518     2.294 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.870     3.164    fpgaagc/traya/a30/SBYREL_
    SLICE_X90Y71         LUT2 (Prop_lut2_I1_O)        0.124     3.288 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4052, routed)        5.097     8.385    fpgaagc/traya/a20/NOR31326/power
    SLICE_X29Y133        LUT2 (Prop_lut2_I1_O)        0.124     8.509 f  fpgaagc/traya/a20/NOR31326/y_i_1/O
                         net (fo=3, routed)           0.608     9.117    fpgaagc/traya/a20/NOR31326/vrst
    SLICE_X29Y133        FDCE                                         f  fpgaagc/traya/a20/NOR31326/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       1.695    11.461    fpgaagc/traya/a20/NOR31326/prop_clk
    SLICE_X29Y133        FDCE                                         r  fpgaagc/traya/a20/NOR31326/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.475    
                         clock uncertainty           -0.144    11.331    
    SLICE_X29Y133        FDCE (Recov_fdce_C_CLR)     -0.402    10.929    fpgaagc/traya/a20/NOR31326/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.929    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  1.812    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a14/NOR42351/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        7.290ns  (logic 0.766ns (10.508%)  route 6.524ns (89.492%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 11.423 - 9.766 ) 
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       1.776     1.776    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X104Y69        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y69        FDCE (Prop_fdce_C_Q)         0.518     2.294 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.870     3.164    fpgaagc/traya/a30/SBYREL_
    SLICE_X90Y71         LUT2 (Prop_lut2_I1_O)        0.124     3.288 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4052, routed)        5.025     8.313    fpgaagc/traya/a14/NOR42351/power
    SLICE_X35Y146        LUT2 (Prop_lut2_I1_O)        0.124     8.437 f  fpgaagc/traya/a14/NOR42351/y_i_1/O
                         net (fo=3, routed)           0.629     9.066    fpgaagc/traya/a14/NOR42351/vrst
    SLICE_X35Y146        FDCE                                         f  fpgaagc/traya/a14/NOR42351/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       1.657    11.423    fpgaagc/traya/a14/NOR42351/prop_clk
    SLICE_X35Y146        FDCE                                         r  fpgaagc/traya/a14/NOR42351/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.437    
                         clock uncertainty           -0.144    11.293    
    SLICE_X35Y146        FDCE (Recov_fdce_C_CLR)     -0.402    10.891    fpgaagc/traya/a14/NOR42351/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.891    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.830ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a15/NOR35352/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        7.283ns  (logic 0.766ns (10.518%)  route 6.517ns (89.482%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 11.421 - 9.766 ) 
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       1.776     1.776    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X104Y69        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y69        FDCE (Prop_fdce_C_Q)         0.518     2.294 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.870     3.164    fpgaagc/traya/a30/SBYREL_
    SLICE_X90Y71         LUT2 (Prop_lut2_I1_O)        0.124     3.288 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4052, routed)        5.024     8.312    fpgaagc/traya/a15/NOR35352/power
    SLICE_X33Y141        LUT2 (Prop_lut2_I1_O)        0.124     8.436 f  fpgaagc/traya/a15/NOR35352/y_i_1/O
                         net (fo=3, routed)           0.623     9.059    fpgaagc/traya/a15/NOR35352/vrst
    SLICE_X33Y141        FDCE                                         f  fpgaagc/traya/a15/NOR35352/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       1.655    11.421    fpgaagc/traya/a15/NOR35352/prop_clk
    SLICE_X33Y141        FDCE                                         r  fpgaagc/traya/a15/NOR35352/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.435    
                         clock uncertainty           -0.144    11.291    
    SLICE_X33Y141        FDCE (Recov_fdce_C_CLR)     -0.402    10.889    fpgaagc/traya/a15/NOR35352/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.889    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                  1.830    

Slack (MET) :             1.838ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a15/NOR35217/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        7.360ns  (logic 0.766ns (10.407%)  route 6.594ns (89.593%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 11.418 - 9.766 ) 
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       1.776     1.776    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X104Y69        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y69        FDCE (Prop_fdce_C_Q)         0.518     2.294 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.870     3.164    fpgaagc/traya/a30/SBYREL_
    SLICE_X90Y71         LUT2 (Prop_lut2_I1_O)        0.124     3.288 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4052, routed)        5.080     8.368    fpgaagc/traya/a15/NOR35217/power
    SLICE_X32Y137        LUT2 (Prop_lut2_I1_O)        0.124     8.492 f  fpgaagc/traya/a15/NOR35217/y_i_1/O
                         net (fo=3, routed)           0.644     9.136    fpgaagc/traya/a15/NOR35217/vrst
    SLICE_X32Y137        FDCE                                         f  fpgaagc/traya/a15/NOR35217/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       1.652    11.418    fpgaagc/traya/a15/NOR35217/prop_clk
    SLICE_X32Y137        FDCE                                         r  fpgaagc/traya/a15/NOR35217/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.432    
                         clock uncertainty           -0.144    11.288    
    SLICE_X32Y137        FDCE (Recov_fdce_C_CLR)     -0.314    10.974    fpgaagc/traya/a15/NOR35217/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.974    
                         arrival time                          -9.136    
  -------------------------------------------------------------------
                         slack                                  1.838    

Slack (MET) :             1.846ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a14/NOR42352/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        7.268ns  (logic 0.766ns (10.539%)  route 6.502ns (89.461%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 11.422 - 9.766 ) 
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       1.776     1.776    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X104Y69        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y69        FDCE (Prop_fdce_C_Q)         0.518     2.294 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.870     3.164    fpgaagc/traya/a30/SBYREL_
    SLICE_X90Y71         LUT2 (Prop_lut2_I1_O)        0.124     3.288 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4052, routed)        4.993     8.280    fpgaagc/traya/a14/NOR42352/power
    SLICE_X41Y146        LUT2 (Prop_lut2_I1_O)        0.124     8.404 f  fpgaagc/traya/a14/NOR42352/y_i_1/O
                         net (fo=3, routed)           0.640     9.044    fpgaagc/traya/a14/NOR42352/vrst
    SLICE_X41Y146        FDCE                                         f  fpgaagc/traya/a14/NOR42352/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       1.656    11.422    fpgaagc/traya/a14/NOR42352/prop_clk
    SLICE_X41Y146        FDCE                                         r  fpgaagc/traya/a14/NOR42352/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.436    
                         clock uncertainty           -0.144    11.292    
    SLICE_X41Y146        FDCE (Recov_fdce_C_CLR)     -0.402    10.890    fpgaagc/traya/a14/NOR42352/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.890    
                         arrival time                          -9.044    
  -------------------------------------------------------------------
                         slack                                  1.846    

Slack (MET) :             1.856ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a20/NOR31109/next_val_reg/PRE
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        7.304ns  (logic 0.766ns (10.487%)  route 6.538ns (89.513%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 11.422 - 9.766 ) 
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       1.776     1.776    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X104Y69        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y69        FDCE (Prop_fdce_C_Q)         0.518     2.294 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.870     3.164    fpgaagc/traya/a30/SBYREL_
    SLICE_X90Y71         LUT2 (Prop_lut2_I1_O)        0.124     3.288 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4052, routed)        5.048     8.335    fpgaagc/traya/a20/NOR31109/power
    SLICE_X33Y145        LUT2 (Prop_lut2_I1_O)        0.124     8.459 f  fpgaagc/traya/a20/NOR31109/y_i_1/O
                         net (fo=3, routed)           0.621     9.080    fpgaagc/traya/a20/NOR31109/vrst
    SLICE_X33Y145        FDPE                                         f  fpgaagc/traya/a20/NOR31109/next_val_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       1.656    11.422    fpgaagc/traya/a20/NOR31109/prop_clk
    SLICE_X33Y145        FDPE                                         r  fpgaagc/traya/a20/NOR31109/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.436    
                         clock uncertainty           -0.144    11.292    
    SLICE_X33Y145        FDPE (Recov_fdpe_C_PRE)     -0.356    10.936    fpgaagc/traya/a20/NOR31109/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.936    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.857ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a14/NOR42350/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        7.258ns  (logic 0.766ns (10.554%)  route 6.492ns (89.446%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 11.422 - 9.766 ) 
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       1.776     1.776    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X104Y69        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y69        FDCE (Prop_fdce_C_Q)         0.518     2.294 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.870     3.164    fpgaagc/traya/a30/SBYREL_
    SLICE_X90Y71         LUT2 (Prop_lut2_I1_O)        0.124     3.288 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4052, routed)        5.001     8.289    fpgaagc/traya/a14/NOR42350/power
    SLICE_X39Y145        LUT2 (Prop_lut2_I1_O)        0.124     8.413 f  fpgaagc/traya/a14/NOR42350/y_i_1/O
                         net (fo=3, routed)           0.621     9.034    fpgaagc/traya/a14/NOR42350/vrst
    SLICE_X39Y145        FDCE                                         f  fpgaagc/traya/a14/NOR42350/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       1.656    11.422    fpgaagc/traya/a14/NOR42350/prop_clk
    SLICE_X39Y145        FDCE                                         r  fpgaagc/traya/a14/NOR42350/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.436    
                         clock uncertainty           -0.144    11.292    
    SLICE_X39Y145        FDCE (Recov_fdce_C_CLR)     -0.402    10.890    fpgaagc/traya/a14/NOR42350/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.890    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.882ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a12/NOR34322/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        7.230ns  (logic 0.766ns (10.594%)  route 6.464ns (89.406%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 11.420 - 9.766 ) 
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       1.776     1.776    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X104Y69        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y69        FDCE (Prop_fdce_C_Q)         0.518     2.294 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.870     3.164    fpgaagc/traya/a30/SBYREL_
    SLICE_X90Y71         LUT2 (Prop_lut2_I1_O)        0.124     3.288 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4052, routed)        4.966     8.253    fpgaagc/traya/a12/NOR34322/power
    SLICE_X35Y138        LUT2 (Prop_lut2_I1_O)        0.124     8.377 f  fpgaagc/traya/a12/NOR34322/y_i_1/O
                         net (fo=3, routed)           0.629     9.006    fpgaagc/traya/a12/NOR34322/vrst
    SLICE_X35Y138        FDCE                                         f  fpgaagc/traya/a12/NOR34322/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       1.654    11.420    fpgaagc/traya/a12/NOR34322/prop_clk
    SLICE_X35Y138        FDCE                                         r  fpgaagc/traya/a12/NOR34322/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.434    
                         clock uncertainty           -0.144    11.290    
    SLICE_X35Y138        FDCE (Recov_fdce_C_CLR)     -0.402    10.888    fpgaagc/traya/a12/NOR34322/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.888    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                  1.882    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a15/NOR35351/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        7.316ns  (logic 0.766ns (10.470%)  route 6.550ns (89.530%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 11.421 - 9.766 ) 
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       1.776     1.776    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X104Y69        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y69        FDCE (Prop_fdce_C_Q)         0.518     2.294 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.870     3.164    fpgaagc/traya/a30/SBYREL_
    SLICE_X90Y71         LUT2 (Prop_lut2_I1_O)        0.124     3.288 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4052, routed)        5.018     8.305    fpgaagc/traya/a15/NOR35351/power
    SLICE_X32Y142        LUT2 (Prop_lut2_I1_O)        0.124     8.429 f  fpgaagc/traya/a15/NOR35351/y_i_1/O
                         net (fo=3, routed)           0.663     9.092    fpgaagc/traya/a15/NOR35351/vrst
    SLICE_X32Y142        FDCE                                         f  fpgaagc/traya/a15/NOR35351/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       1.655    11.421    fpgaagc/traya/a15/NOR35351/prop_clk
    SLICE_X32Y142        FDCE                                         r  fpgaagc/traya/a15/NOR35351/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.435    
                         clock uncertainty           -0.144    11.291    
    SLICE_X32Y142        FDCE (Recov_fdce_C_CLR)     -0.314    10.977    fpgaagc/traya/a15/NOR35351/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.977    
                         arrival time                          -9.092    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.902ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a15/NOR35126/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        7.213ns  (logic 0.766ns (10.620%)  route 6.447ns (89.380%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 11.423 - 9.766 ) 
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       1.776     1.776    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X104Y69        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y69        FDCE (Prop_fdce_C_Q)         0.518     2.294 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.870     3.164    fpgaagc/traya/a30/SBYREL_
    SLICE_X90Y71         LUT2 (Prop_lut2_I1_O)        0.124     3.288 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4052, routed)        4.948     8.236    fpgaagc/traya/a15/NOR35126/power
    SLICE_X41Y148        LUT2 (Prop_lut2_I1_O)        0.124     8.360 f  fpgaagc/traya/a15/NOR35126/y_i_1/O
                         net (fo=3, routed)           0.629     8.989    fpgaagc/traya/a15/NOR35126/vrst
    SLICE_X41Y148        FDCE                                         f  fpgaagc/traya/a15/NOR35126/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       1.657    11.423    fpgaagc/traya/a15/NOR35126/prop_clk
    SLICE_X41Y148        FDCE                                         r  fpgaagc/traya/a15/NOR35126/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.437    
                         clock uncertainty           -0.144    11.293    
    SLICE_X41Y148        FDCE (Recov_fdce_C_CLR)     -0.402    10.891    fpgaagc/traya/a15/NOR35126/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.891    
                         arrival time                          -8.989    
  -------------------------------------------------------------------
                         slack                                  1.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.061ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a17/NOR44138/prev_val_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.254ns (25.447%)  route 0.744ns (74.553%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       0.602     0.602    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X104Y69        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y69        FDCE (Prop_fdce_C_Q)         0.164     0.766 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.374     1.139    fpgaagc/traya/a30/SBYREL_
    SLICE_X90Y71         LUT2 (Prop_lut2_I1_O)        0.045     1.184 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4052, routed)        0.170     1.355    fpgaagc/traya/a17/NOR44138/power
    SLICE_X91Y72         LUT2 (Prop_lut2_I1_O)        0.045     1.400 f  fpgaagc/traya/a17/NOR44138/y_i_1/O
                         net (fo=3, routed)           0.200     1.600    fpgaagc/traya/a17/NOR44138/vrst
    SLICE_X91Y72         FDCE                                         f  fpgaagc/traya/a17/NOR44138/prev_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       0.865     0.865    fpgaagc/traya/a17/NOR44138/prop_clk
    SLICE_X91Y72         FDCE                                         r  fpgaagc/traya/a17/NOR44138/prev_val_reg/C
                         clock pessimism             -0.234     0.631    
    SLICE_X91Y72         FDCE (Remov_fdce_C_CLR)     -0.092     0.539    fpgaagc/traya/a17/NOR44138/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.061ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a17/NOR44138/y_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.254ns (25.447%)  route 0.744ns (74.553%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       0.602     0.602    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X104Y69        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y69        FDCE (Prop_fdce_C_Q)         0.164     0.766 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.374     1.139    fpgaagc/traya/a30/SBYREL_
    SLICE_X90Y71         LUT2 (Prop_lut2_I1_O)        0.045     1.184 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4052, routed)        0.170     1.355    fpgaagc/traya/a17/NOR44138/power
    SLICE_X91Y72         LUT2 (Prop_lut2_I1_O)        0.045     1.400 f  fpgaagc/traya/a17/NOR44138/y_i_1/O
                         net (fo=3, routed)           0.200     1.600    fpgaagc/traya/a17/NOR44138/vrst
    SLICE_X91Y72         FDCE                                         f  fpgaagc/traya/a17/NOR44138/y_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       0.865     0.865    fpgaagc/traya/a17/NOR44138/prop_clk
    SLICE_X91Y72         FDCE                                         r  fpgaagc/traya/a17/NOR44138/y_reg/C
                         clock pessimism             -0.234     0.631    
    SLICE_X91Y72         FDCE (Remov_fdce_C_CLR)     -0.092     0.539    fpgaagc/traya/a17/NOR44138/y_reg
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.102ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a17/NOR44416/prev_val_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.254ns (23.852%)  route 0.811ns (76.148%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       0.602     0.602    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X104Y69        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y69        FDCE (Prop_fdce_C_Q)         0.164     0.766 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.374     1.139    fpgaagc/traya/a30/SBYREL_
    SLICE_X90Y71         LUT2 (Prop_lut2_I1_O)        0.045     1.184 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4052, routed)        0.306     1.491    fpgaagc/traya/a17/NOR44416/power
    SLICE_X91Y71         LUT2 (Prop_lut2_I1_O)        0.045     1.536 f  fpgaagc/traya/a17/NOR44416/y_i_1/O
                         net (fo=3, routed)           0.131     1.667    fpgaagc/traya/a17/NOR44416/vrst
    SLICE_X92Y71         FDCE                                         f  fpgaagc/traya/a17/NOR44416/prev_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       0.866     0.866    fpgaagc/traya/a17/NOR44416/prop_clk
    SLICE_X92Y71         FDCE                                         r  fpgaagc/traya/a17/NOR44416/prev_val_reg/C
                         clock pessimism             -0.234     0.632    
    SLICE_X92Y71         FDCE (Remov_fdce_C_CLR)     -0.067     0.565    fpgaagc/traya/a17/NOR44416/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.565    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.102ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a17/NOR44416/y_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.254ns (23.852%)  route 0.811ns (76.148%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       0.602     0.602    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X104Y69        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y69        FDCE (Prop_fdce_C_Q)         0.164     0.766 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.374     1.139    fpgaagc/traya/a30/SBYREL_
    SLICE_X90Y71         LUT2 (Prop_lut2_I1_O)        0.045     1.184 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4052, routed)        0.306     1.491    fpgaagc/traya/a17/NOR44416/power
    SLICE_X91Y71         LUT2 (Prop_lut2_I1_O)        0.045     1.536 f  fpgaagc/traya/a17/NOR44416/y_i_1/O
                         net (fo=3, routed)           0.131     1.667    fpgaagc/traya/a17/NOR44416/vrst
    SLICE_X92Y71         FDCE                                         f  fpgaagc/traya/a17/NOR44416/y_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       0.866     0.866    fpgaagc/traya/a17/NOR44416/prop_clk
    SLICE_X92Y71         FDCE                                         r  fpgaagc/traya/a17/NOR44416/y_reg/C
                         clock pessimism             -0.234     0.632    
    SLICE_X92Y71         FDCE (Remov_fdce_C_CLR)     -0.067     0.565    fpgaagc/traya/a17/NOR44416/y_reg
  -------------------------------------------------------------------
                         required time                         -0.565    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.118ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a03/NOR30127/prev_val_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.254ns (24.065%)  route 0.801ns (75.935%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       0.602     0.602    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X104Y69        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y69        FDCE (Prop_fdce_C_Q)         0.164     0.766 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.374     1.139    fpgaagc/traya/a30/SBYREL_
    SLICE_X90Y71         LUT2 (Prop_lut2_I1_O)        0.045     1.184 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4052, routed)        0.217     1.401    fpgaagc/traya/a03/NOR30127/power
    SLICE_X92Y72         LUT2 (Prop_lut2_I1_O)        0.045     1.446 f  fpgaagc/traya/a03/NOR30127/y_i_1/O
                         net (fo=3, routed)           0.211     1.657    fpgaagc/traya/a03/NOR30127/vrst
    SLICE_X93Y72         FDCE                                         f  fpgaagc/traya/a03/NOR30127/prev_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       0.865     0.865    fpgaagc/traya/a03/NOR30127/prop_clk
    SLICE_X93Y72         FDCE                                         r  fpgaagc/traya/a03/NOR30127/prev_val_reg/C
                         clock pessimism             -0.234     0.631    
    SLICE_X93Y72         FDCE (Remov_fdce_C_CLR)     -0.092     0.539    fpgaagc/traya/a03/NOR30127/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.118ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a03/NOR30127/y_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.254ns (24.065%)  route 0.801ns (75.935%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       0.602     0.602    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X104Y69        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y69        FDCE (Prop_fdce_C_Q)         0.164     0.766 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.374     1.139    fpgaagc/traya/a30/SBYREL_
    SLICE_X90Y71         LUT2 (Prop_lut2_I1_O)        0.045     1.184 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4052, routed)        0.217     1.401    fpgaagc/traya/a03/NOR30127/power
    SLICE_X92Y72         LUT2 (Prop_lut2_I1_O)        0.045     1.446 f  fpgaagc/traya/a03/NOR30127/y_i_1/O
                         net (fo=3, routed)           0.211     1.657    fpgaagc/traya/a03/NOR30127/vrst
    SLICE_X93Y72         FDCE                                         f  fpgaagc/traya/a03/NOR30127/y_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       0.865     0.865    fpgaagc/traya/a03/NOR30127/prop_clk
    SLICE_X93Y72         FDCE                                         r  fpgaagc/traya/a03/NOR30127/y_reg/C
                         clock pessimism             -0.234     0.631    
    SLICE_X93Y72         FDCE (Remov_fdce_C_CLR)     -0.092     0.539    fpgaagc/traya/a03/NOR30127/y_reg
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.131ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a17/NOR44401/prev_val_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.254ns (23.748%)  route 0.816ns (76.252%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       0.602     0.602    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X104Y69        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y69        FDCE (Prop_fdce_C_Q)         0.164     0.766 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.374     1.139    fpgaagc/traya/a30/SBYREL_
    SLICE_X90Y71         LUT2 (Prop_lut2_I1_O)        0.045     1.184 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4052, routed)        0.201     1.385    fpgaagc/traya/a17/NOR44401/power
    SLICE_X90Y70         LUT2 (Prop_lut2_I1_O)        0.045     1.430 f  fpgaagc/traya/a17/NOR44401/y_i_1/O
                         net (fo=3, routed)           0.241     1.671    fpgaagc/traya/a17/NOR44401/vrst
    SLICE_X91Y70         FDCE                                         f  fpgaagc/traya/a17/NOR44401/prev_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       0.867     0.867    fpgaagc/traya/a17/NOR44401/prop_clk
    SLICE_X91Y70         FDCE                                         r  fpgaagc/traya/a17/NOR44401/prev_val_reg/C
                         clock pessimism             -0.234     0.633    
    SLICE_X91Y70         FDCE (Remov_fdce_C_CLR)     -0.092     0.541    fpgaagc/traya/a17/NOR44401/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.541    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.131ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a17/NOR44401/y_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.254ns (23.748%)  route 0.816ns (76.252%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       0.602     0.602    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X104Y69        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y69        FDCE (Prop_fdce_C_Q)         0.164     0.766 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.374     1.139    fpgaagc/traya/a30/SBYREL_
    SLICE_X90Y71         LUT2 (Prop_lut2_I1_O)        0.045     1.184 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4052, routed)        0.201     1.385    fpgaagc/traya/a17/NOR44401/power
    SLICE_X90Y70         LUT2 (Prop_lut2_I1_O)        0.045     1.430 f  fpgaagc/traya/a17/NOR44401/y_i_1/O
                         net (fo=3, routed)           0.241     1.671    fpgaagc/traya/a17/NOR44401/vrst
    SLICE_X91Y70         FDCE                                         f  fpgaagc/traya/a17/NOR44401/y_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       0.867     0.867    fpgaagc/traya/a17/NOR44401/prop_clk
    SLICE_X91Y70         FDCE                                         r  fpgaagc/traya/a17/NOR44401/y_reg/C
                         clock pessimism             -0.234     0.633    
    SLICE_X91Y70         FDCE (Remov_fdce_C_CLR)     -0.092     0.541    fpgaagc/traya/a17/NOR44401/y_reg
  -------------------------------------------------------------------
                         required time                         -0.541    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.131ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a03/NOR30121/prev_val_reg/PRE
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.254ns (23.391%)  route 0.832ns (76.609%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       0.602     0.602    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X104Y69        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y69        FDCE (Prop_fdce_C_Q)         0.164     0.766 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.374     1.139    fpgaagc/traya/a30/SBYREL_
    SLICE_X90Y71         LUT2 (Prop_lut2_I1_O)        0.045     1.184 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4052, routed)        0.275     1.459    fpgaagc/traya/a03/NOR30121/power
    SLICE_X90Y74         LUT2 (Prop_lut2_I1_O)        0.045     1.504 f  fpgaagc/traya/a03/NOR30121/y_i_1/O
                         net (fo=3, routed)           0.184     1.688    fpgaagc/traya/a03/NOR30121/vrst
    SLICE_X90Y74         FDPE                                         f  fpgaagc/traya/a03/NOR30121/prev_val_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       0.862     0.862    fpgaagc/traya/a03/NOR30121/prop_clk
    SLICE_X90Y74         FDPE                                         r  fpgaagc/traya/a03/NOR30121/prev_val_reg/C
                         clock pessimism             -0.234     0.628    
    SLICE_X90Y74         FDPE (Remov_fdpe_C_PRE)     -0.071     0.557    fpgaagc/traya/a03/NOR30121/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.557    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.131ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a03/NOR30121/y_reg/PRE
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.254ns (23.391%)  route 0.832ns (76.609%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       0.602     0.602    fpgaagc/traya/a18/NOR42457/prop_clk
    SLICE_X104Y69        FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y69        FDCE (Prop_fdce_C_Q)         0.164     0.766 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=3, routed)           0.374     1.139    fpgaagc/traya/a30/SBYREL_
    SLICE_X90Y71         LUT2 (Prop_lut2_I1_O)        0.045     1.184 f  fpgaagc/traya/a30/p4SW_INST_0/O
                         net (fo=4052, routed)        0.275     1.459    fpgaagc/traya/a03/NOR30121/power
    SLICE_X90Y74         LUT2 (Prop_lut2_I1_O)        0.045     1.504 f  fpgaagc/traya/a03/NOR30121/y_i_1/O
                         net (fo=3, routed)           0.184     1.688    fpgaagc/traya/a03/NOR30121/vrst
    SLICE_X90Y74         FDPE                                         f  fpgaagc/traya/a03/NOR30121/y_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13785, routed)       0.862     0.862    fpgaagc/traya/a03/NOR30121/prop_clk
    SLICE_X90Y74         FDPE                                         r  fpgaagc/traya/a03/NOR30121/y_reg/C
                         clock pessimism             -0.234     0.628    
    SLICE_X90Y74         FDPE (Remov_fdpe_C_PRE)     -0.071     0.557    fpgaagc/traya/a03/NOR30121/y_reg
  -------------------------------------------------------------------
                         required time                         -0.557    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  1.131    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack      998.511ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.511ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.225ns  (logic 0.478ns (39.013%)  route 0.747ns (60.987%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDRE                         0.000     0.000 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X54Y28         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.747     1.225    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X55Y28         FDRE                                         r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X55Y28         FDRE (Setup_fdre_C_D)       -0.264   999.736    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                        999.736    
                         arrival time                          -1.225    
  -------------------------------------------------------------------
                         slack                                998.511    

Slack (MET) :             998.622ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.162ns  (logic 0.419ns (36.066%)  route 0.743ns (63.934%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE                         0.000     0.000 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.743     1.162    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X62Y28         FDRE                                         r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X62Y28         FDRE (Setup_fdre_C_D)       -0.216   999.784    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.784    
                         arrival time                          -1.162    
  -------------------------------------------------------------------
                         slack                                998.622    

Slack (MET) :             998.659ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.076ns  (logic 0.478ns (44.417%)  route 0.598ns (55.583%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE                         0.000     0.000 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.598     1.076    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X56Y50         FDRE                                         r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X56Y50         FDRE (Setup_fdre_C_D)       -0.265   999.735    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                        999.735    
                         arrival time                          -1.076    
  -------------------------------------------------------------------
                         slack                                998.659    

Slack (MET) :             998.675ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.059ns  (logic 0.478ns (45.152%)  route 0.581ns (54.848%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE                         0.000     0.000 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.581     1.059    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X55Y49         FDRE                                         r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X55Y49         FDRE (Setup_fdre_C_D)       -0.266   999.734    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                        999.734    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                998.675    

Slack (MET) :             998.712ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.070ns  (logic 0.419ns (39.169%)  route 0.651ns (60.831%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDRE                         0.000     0.000 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X56Y40         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.651     1.070    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X58Y45         FDRE                                         r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X58Y45         FDRE (Setup_fdre_C_D)       -0.218   999.782    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.782    
                         arrival time                          -1.070    
  -------------------------------------------------------------------
                         slack                                998.712    

Slack (MET) :             998.720ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.010ns  (logic 0.419ns (41.492%)  route 0.591ns (58.508%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE                         0.000     0.000 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.591     1.010    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X57Y25         FDRE                                         r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X57Y25         FDRE (Setup_fdre_C_D)       -0.270   999.730    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.730    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                998.720    

Slack (MET) :             998.722ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.011ns  (logic 0.478ns (47.283%)  route 0.533ns (52.717%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE                         0.000     0.000 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/Q
                         net (fo=1, routed)           0.533     1.011    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[12]
    SLICE_X55Y49         FDRE                                         r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X55Y49         FDRE (Setup_fdre_C_D)       -0.267   999.733    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]
  -------------------------------------------------------------------
                         required time                        999.733    
                         arrival time                          -1.011    
  -------------------------------------------------------------------
                         slack                                998.722    

Slack (MET) :             998.725ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.005ns  (logic 0.419ns (41.686%)  route 0.586ns (58.314%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE                         0.000     0.000 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.586     1.005    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X53Y51         FDRE                                         r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X53Y51         FDRE (Setup_fdre_C_D)       -0.270   999.730    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                        999.730    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                998.725    

Slack (MET) :             998.727ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.001ns  (logic 0.478ns (47.774%)  route 0.523ns (52.226%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE                         0.000     0.000 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.523     1.001    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X56Y50         FDRE                                         r  agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X56Y50         FDRE (Setup_fdre_C_D)       -0.272   999.728    agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.728    
                         arrival time                          -1.001    
  -------------------------------------------------------------------
                         slack                                998.727    

Slack (MET) :             998.763ns  (required time - arrival time)
  Source:                 agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.019ns  (logic 0.419ns (41.116%)  route 0.600ns (58.884%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE                         0.000     0.000 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.600     1.019    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X62Y26         FDRE                                         r  agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X62Y26         FDRE (Setup_fdre_C_D)       -0.218   999.782    agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.782    
                         arrival time                          -1.019    
  -------------------------------------------------------------------
                         slack                                998.763    





