
uart_vref_logger.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004564  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003fc  08004670  08004670  00005670  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004a6c  08004a6c  00006068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004a6c  08004a6c  00005a6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004a74  08004a74  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004a74  08004a74  00005a74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004a78  08004a78  00005a78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08004a7c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000470  20000068  08004ae4  00006068  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200004d8  08004ae4  000064d8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009142  00000000  00000000  00006091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b7c  00000000  00000000  0000f1d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000848  00000000  00000000  00010d50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000652  00000000  00000000  00011598  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000178ac  00000000  00000000  00011bea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a507  00000000  00000000  00029496  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008764c  00000000  00000000  0003399d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bafe9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002714  00000000  00000000  000bb02c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  000bd740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	08004658 	.word	0x08004658

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	08004658 	.word	0x08004658

0800014c <strcmp>:
 800014c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000154:	2a01      	cmp	r2, #1
 8000156:	bf28      	it	cs
 8000158:	429a      	cmpcs	r2, r3
 800015a:	d0f7      	beq.n	800014c <strcmp>
 800015c:	1ad0      	subs	r0, r2, r3
 800015e:	4770      	bx	lr

08000160 <strlen>:
 8000160:	4603      	mov	r3, r0
 8000162:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000166:	2a00      	cmp	r2, #0
 8000168:	d1fb      	bne.n	8000162 <strlen+0x2>
 800016a:	1a18      	subs	r0, r3, r0
 800016c:	3801      	subs	r0, #1
 800016e:	4770      	bx	lr

08000170 <__aeabi_uldivmod>:
 8000170:	b953      	cbnz	r3, 8000188 <__aeabi_uldivmod+0x18>
 8000172:	b94a      	cbnz	r2, 8000188 <__aeabi_uldivmod+0x18>
 8000174:	2900      	cmp	r1, #0
 8000176:	bf08      	it	eq
 8000178:	2800      	cmpeq	r0, #0
 800017a:	bf1c      	itt	ne
 800017c:	f04f 31ff 	movne.w	r1, #4294967295
 8000180:	f04f 30ff 	movne.w	r0, #4294967295
 8000184:	f000 b98c 	b.w	80004a0 <__aeabi_idiv0>
 8000188:	f1ad 0c08 	sub.w	ip, sp, #8
 800018c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000190:	f000 f806 	bl	80001a0 <__udivmoddi4>
 8000194:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000198:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800019c:	b004      	add	sp, #16
 800019e:	4770      	bx	lr

080001a0 <__udivmoddi4>:
 80001a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001a4:	9d08      	ldr	r5, [sp, #32]
 80001a6:	468e      	mov	lr, r1
 80001a8:	4604      	mov	r4, r0
 80001aa:	4688      	mov	r8, r1
 80001ac:	2b00      	cmp	r3, #0
 80001ae:	d14a      	bne.n	8000246 <__udivmoddi4+0xa6>
 80001b0:	428a      	cmp	r2, r1
 80001b2:	4617      	mov	r7, r2
 80001b4:	d962      	bls.n	800027c <__udivmoddi4+0xdc>
 80001b6:	fab2 f682 	clz	r6, r2
 80001ba:	b14e      	cbz	r6, 80001d0 <__udivmoddi4+0x30>
 80001bc:	f1c6 0320 	rsb	r3, r6, #32
 80001c0:	fa01 f806 	lsl.w	r8, r1, r6
 80001c4:	fa20 f303 	lsr.w	r3, r0, r3
 80001c8:	40b7      	lsls	r7, r6
 80001ca:	ea43 0808 	orr.w	r8, r3, r8
 80001ce:	40b4      	lsls	r4, r6
 80001d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80001d4:	fbb8 f1fe 	udiv	r1, r8, lr
 80001d8:	fa1f fc87 	uxth.w	ip, r7
 80001dc:	fb0e 8811 	mls	r8, lr, r1, r8
 80001e0:	fb01 f20c 	mul.w	r2, r1, ip
 80001e4:	0c23      	lsrs	r3, r4, #16
 80001e6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80001ea:	429a      	cmp	r2, r3
 80001ec:	d909      	bls.n	8000202 <__udivmoddi4+0x62>
 80001ee:	18fb      	adds	r3, r7, r3
 80001f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80001f4:	f080 80eb 	bcs.w	80003ce <__udivmoddi4+0x22e>
 80001f8:	429a      	cmp	r2, r3
 80001fa:	f240 80e8 	bls.w	80003ce <__udivmoddi4+0x22e>
 80001fe:	3902      	subs	r1, #2
 8000200:	443b      	add	r3, r7
 8000202:	1a9a      	subs	r2, r3, r2
 8000204:	fbb2 f0fe 	udiv	r0, r2, lr
 8000208:	fb0e 2210 	mls	r2, lr, r0, r2
 800020c:	fb00 fc0c 	mul.w	ip, r0, ip
 8000210:	b2a3      	uxth	r3, r4
 8000212:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000216:	459c      	cmp	ip, r3
 8000218:	d909      	bls.n	800022e <__udivmoddi4+0x8e>
 800021a:	18fb      	adds	r3, r7, r3
 800021c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000220:	f080 80d7 	bcs.w	80003d2 <__udivmoddi4+0x232>
 8000224:	459c      	cmp	ip, r3
 8000226:	f240 80d4 	bls.w	80003d2 <__udivmoddi4+0x232>
 800022a:	443b      	add	r3, r7
 800022c:	3802      	subs	r0, #2
 800022e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000232:	2100      	movs	r1, #0
 8000234:	eba3 030c 	sub.w	r3, r3, ip
 8000238:	b11d      	cbz	r5, 8000242 <__udivmoddi4+0xa2>
 800023a:	2200      	movs	r2, #0
 800023c:	40f3      	lsrs	r3, r6
 800023e:	e9c5 3200 	strd	r3, r2, [r5]
 8000242:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000246:	428b      	cmp	r3, r1
 8000248:	d905      	bls.n	8000256 <__udivmoddi4+0xb6>
 800024a:	b10d      	cbz	r5, 8000250 <__udivmoddi4+0xb0>
 800024c:	e9c5 0100 	strd	r0, r1, [r5]
 8000250:	2100      	movs	r1, #0
 8000252:	4608      	mov	r0, r1
 8000254:	e7f5      	b.n	8000242 <__udivmoddi4+0xa2>
 8000256:	fab3 f183 	clz	r1, r3
 800025a:	2900      	cmp	r1, #0
 800025c:	d146      	bne.n	80002ec <__udivmoddi4+0x14c>
 800025e:	4573      	cmp	r3, lr
 8000260:	d302      	bcc.n	8000268 <__udivmoddi4+0xc8>
 8000262:	4282      	cmp	r2, r0
 8000264:	f200 8108 	bhi.w	8000478 <__udivmoddi4+0x2d8>
 8000268:	1a84      	subs	r4, r0, r2
 800026a:	eb6e 0203 	sbc.w	r2, lr, r3
 800026e:	2001      	movs	r0, #1
 8000270:	4690      	mov	r8, r2
 8000272:	2d00      	cmp	r5, #0
 8000274:	d0e5      	beq.n	8000242 <__udivmoddi4+0xa2>
 8000276:	e9c5 4800 	strd	r4, r8, [r5]
 800027a:	e7e2      	b.n	8000242 <__udivmoddi4+0xa2>
 800027c:	2a00      	cmp	r2, #0
 800027e:	f000 8091 	beq.w	80003a4 <__udivmoddi4+0x204>
 8000282:	fab2 f682 	clz	r6, r2
 8000286:	2e00      	cmp	r6, #0
 8000288:	f040 80a5 	bne.w	80003d6 <__udivmoddi4+0x236>
 800028c:	1a8a      	subs	r2, r1, r2
 800028e:	2101      	movs	r1, #1
 8000290:	0c03      	lsrs	r3, r0, #16
 8000292:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000296:	b280      	uxth	r0, r0
 8000298:	b2bc      	uxth	r4, r7
 800029a:	fbb2 fcfe 	udiv	ip, r2, lr
 800029e:	fb0e 221c 	mls	r2, lr, ip, r2
 80002a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002a6:	fb04 f20c 	mul.w	r2, r4, ip
 80002aa:	429a      	cmp	r2, r3
 80002ac:	d907      	bls.n	80002be <__udivmoddi4+0x11e>
 80002ae:	18fb      	adds	r3, r7, r3
 80002b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80002b4:	d202      	bcs.n	80002bc <__udivmoddi4+0x11c>
 80002b6:	429a      	cmp	r2, r3
 80002b8:	f200 80e3 	bhi.w	8000482 <__udivmoddi4+0x2e2>
 80002bc:	46c4      	mov	ip, r8
 80002be:	1a9b      	subs	r3, r3, r2
 80002c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80002c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80002c8:	fb02 f404 	mul.w	r4, r2, r4
 80002cc:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80002d0:	429c      	cmp	r4, r3
 80002d2:	d907      	bls.n	80002e4 <__udivmoddi4+0x144>
 80002d4:	18fb      	adds	r3, r7, r3
 80002d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80002da:	d202      	bcs.n	80002e2 <__udivmoddi4+0x142>
 80002dc:	429c      	cmp	r4, r3
 80002de:	f200 80cd 	bhi.w	800047c <__udivmoddi4+0x2dc>
 80002e2:	4602      	mov	r2, r0
 80002e4:	1b1b      	subs	r3, r3, r4
 80002e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80002ea:	e7a5      	b.n	8000238 <__udivmoddi4+0x98>
 80002ec:	f1c1 0620 	rsb	r6, r1, #32
 80002f0:	408b      	lsls	r3, r1
 80002f2:	fa22 f706 	lsr.w	r7, r2, r6
 80002f6:	431f      	orrs	r7, r3
 80002f8:	fa2e fa06 	lsr.w	sl, lr, r6
 80002fc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000300:	fbba f8f9 	udiv	r8, sl, r9
 8000304:	fa0e fe01 	lsl.w	lr, lr, r1
 8000308:	fa20 f306 	lsr.w	r3, r0, r6
 800030c:	fb09 aa18 	mls	sl, r9, r8, sl
 8000310:	fa1f fc87 	uxth.w	ip, r7
 8000314:	ea43 030e 	orr.w	r3, r3, lr
 8000318:	fa00 fe01 	lsl.w	lr, r0, r1
 800031c:	fb08 f00c 	mul.w	r0, r8, ip
 8000320:	0c1c      	lsrs	r4, r3, #16
 8000322:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000326:	42a0      	cmp	r0, r4
 8000328:	fa02 f201 	lsl.w	r2, r2, r1
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x1a4>
 800032e:	193c      	adds	r4, r7, r4
 8000330:	f108 3aff 	add.w	sl, r8, #4294967295
 8000334:	f080 809e 	bcs.w	8000474 <__udivmoddi4+0x2d4>
 8000338:	42a0      	cmp	r0, r4
 800033a:	f240 809b 	bls.w	8000474 <__udivmoddi4+0x2d4>
 800033e:	f1a8 0802 	sub.w	r8, r8, #2
 8000342:	443c      	add	r4, r7
 8000344:	1a24      	subs	r4, r4, r0
 8000346:	b298      	uxth	r0, r3
 8000348:	fbb4 f3f9 	udiv	r3, r4, r9
 800034c:	fb09 4413 	mls	r4, r9, r3, r4
 8000350:	fb03 fc0c 	mul.w	ip, r3, ip
 8000354:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8000358:	45a4      	cmp	ip, r4
 800035a:	d909      	bls.n	8000370 <__udivmoddi4+0x1d0>
 800035c:	193c      	adds	r4, r7, r4
 800035e:	f103 30ff 	add.w	r0, r3, #4294967295
 8000362:	f080 8085 	bcs.w	8000470 <__udivmoddi4+0x2d0>
 8000366:	45a4      	cmp	ip, r4
 8000368:	f240 8082 	bls.w	8000470 <__udivmoddi4+0x2d0>
 800036c:	3b02      	subs	r3, #2
 800036e:	443c      	add	r4, r7
 8000370:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000374:	eba4 040c 	sub.w	r4, r4, ip
 8000378:	fba0 8c02 	umull	r8, ip, r0, r2
 800037c:	4564      	cmp	r4, ip
 800037e:	4643      	mov	r3, r8
 8000380:	46e1      	mov	r9, ip
 8000382:	d364      	bcc.n	800044e <__udivmoddi4+0x2ae>
 8000384:	d061      	beq.n	800044a <__udivmoddi4+0x2aa>
 8000386:	b15d      	cbz	r5, 80003a0 <__udivmoddi4+0x200>
 8000388:	ebbe 0203 	subs.w	r2, lr, r3
 800038c:	eb64 0409 	sbc.w	r4, r4, r9
 8000390:	fa04 f606 	lsl.w	r6, r4, r6
 8000394:	fa22 f301 	lsr.w	r3, r2, r1
 8000398:	431e      	orrs	r6, r3
 800039a:	40cc      	lsrs	r4, r1
 800039c:	e9c5 6400 	strd	r6, r4, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	e74e      	b.n	8000242 <__udivmoddi4+0xa2>
 80003a4:	fbb1 fcf2 	udiv	ip, r1, r2
 80003a8:	0c01      	lsrs	r1, r0, #16
 80003aa:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80003ae:	b280      	uxth	r0, r0
 80003b0:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80003b4:	463b      	mov	r3, r7
 80003b6:	fbb1 f1f7 	udiv	r1, r1, r7
 80003ba:	4638      	mov	r0, r7
 80003bc:	463c      	mov	r4, r7
 80003be:	46b8      	mov	r8, r7
 80003c0:	46be      	mov	lr, r7
 80003c2:	2620      	movs	r6, #32
 80003c4:	eba2 0208 	sub.w	r2, r2, r8
 80003c8:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80003cc:	e765      	b.n	800029a <__udivmoddi4+0xfa>
 80003ce:	4601      	mov	r1, r0
 80003d0:	e717      	b.n	8000202 <__udivmoddi4+0x62>
 80003d2:	4610      	mov	r0, r2
 80003d4:	e72b      	b.n	800022e <__udivmoddi4+0x8e>
 80003d6:	f1c6 0120 	rsb	r1, r6, #32
 80003da:	fa2e fc01 	lsr.w	ip, lr, r1
 80003de:	40b7      	lsls	r7, r6
 80003e0:	fa0e fe06 	lsl.w	lr, lr, r6
 80003e4:	fa20 f101 	lsr.w	r1, r0, r1
 80003e8:	ea41 010e 	orr.w	r1, r1, lr
 80003ec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f0:	fbbc f8fe 	udiv	r8, ip, lr
 80003f4:	b2bc      	uxth	r4, r7
 80003f6:	fb0e cc18 	mls	ip, lr, r8, ip
 80003fa:	fb08 f904 	mul.w	r9, r8, r4
 80003fe:	0c0a      	lsrs	r2, r1, #16
 8000400:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8000404:	40b0      	lsls	r0, r6
 8000406:	4591      	cmp	r9, r2
 8000408:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800040c:	b280      	uxth	r0, r0
 800040e:	d93e      	bls.n	800048e <__udivmoddi4+0x2ee>
 8000410:	18ba      	adds	r2, r7, r2
 8000412:	f108 3cff 	add.w	ip, r8, #4294967295
 8000416:	d201      	bcs.n	800041c <__udivmoddi4+0x27c>
 8000418:	4591      	cmp	r9, r2
 800041a:	d81f      	bhi.n	800045c <__udivmoddi4+0x2bc>
 800041c:	eba2 0209 	sub.w	r2, r2, r9
 8000420:	fbb2 f9fe 	udiv	r9, r2, lr
 8000424:	fb09 f804 	mul.w	r8, r9, r4
 8000428:	fb0e 2a19 	mls	sl, lr, r9, r2
 800042c:	b28a      	uxth	r2, r1
 800042e:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 8000432:	4542      	cmp	r2, r8
 8000434:	d229      	bcs.n	800048a <__udivmoddi4+0x2ea>
 8000436:	18ba      	adds	r2, r7, r2
 8000438:	f109 31ff 	add.w	r1, r9, #4294967295
 800043c:	d2c2      	bcs.n	80003c4 <__udivmoddi4+0x224>
 800043e:	4542      	cmp	r2, r8
 8000440:	d2c0      	bcs.n	80003c4 <__udivmoddi4+0x224>
 8000442:	f1a9 0102 	sub.w	r1, r9, #2
 8000446:	443a      	add	r2, r7
 8000448:	e7bc      	b.n	80003c4 <__udivmoddi4+0x224>
 800044a:	45c6      	cmp	lr, r8
 800044c:	d29b      	bcs.n	8000386 <__udivmoddi4+0x1e6>
 800044e:	ebb8 0302 	subs.w	r3, r8, r2
 8000452:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000456:	3801      	subs	r0, #1
 8000458:	46e1      	mov	r9, ip
 800045a:	e794      	b.n	8000386 <__udivmoddi4+0x1e6>
 800045c:	eba7 0909 	sub.w	r9, r7, r9
 8000460:	444a      	add	r2, r9
 8000462:	fbb2 f9fe 	udiv	r9, r2, lr
 8000466:	f1a8 0c02 	sub.w	ip, r8, #2
 800046a:	fb09 f804 	mul.w	r8, r9, r4
 800046e:	e7db      	b.n	8000428 <__udivmoddi4+0x288>
 8000470:	4603      	mov	r3, r0
 8000472:	e77d      	b.n	8000370 <__udivmoddi4+0x1d0>
 8000474:	46d0      	mov	r8, sl
 8000476:	e765      	b.n	8000344 <__udivmoddi4+0x1a4>
 8000478:	4608      	mov	r0, r1
 800047a:	e6fa      	b.n	8000272 <__udivmoddi4+0xd2>
 800047c:	443b      	add	r3, r7
 800047e:	3a02      	subs	r2, #2
 8000480:	e730      	b.n	80002e4 <__udivmoddi4+0x144>
 8000482:	f1ac 0c02 	sub.w	ip, ip, #2
 8000486:	443b      	add	r3, r7
 8000488:	e719      	b.n	80002be <__udivmoddi4+0x11e>
 800048a:	4649      	mov	r1, r9
 800048c:	e79a      	b.n	80003c4 <__udivmoddi4+0x224>
 800048e:	eba2 0209 	sub.w	r2, r2, r9
 8000492:	fbb2 f9fe 	udiv	r9, r2, lr
 8000496:	46c4      	mov	ip, r8
 8000498:	fb09 f804 	mul.w	r8, r9, r4
 800049c:	e7c4      	b.n	8000428 <__udivmoddi4+0x288>
 800049e:	bf00      	nop

080004a0 <__aeabi_idiv0>:
 80004a0:	4770      	bx	lr
 80004a2:	bf00      	nop

080004a4 <tx_rb_push>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static void tx_rb_push(uint8_t b) {
 80004a4:	b480      	push	{r7}
 80004a6:	b085      	sub	sp, #20
 80004a8:	af00      	add	r7, sp, #0
 80004aa:	4603      	mov	r3, r0
 80004ac:	71fb      	strb	r3, [r7, #7]
  uint16_t next = (uint16_t)((tx_head + 1) % TX_BUF_SZ);
 80004ae:	4b13      	ldr	r3, [pc, #76]	@ (80004fc <tx_rb_push+0x58>)
 80004b0:	881b      	ldrh	r3, [r3, #0]
 80004b2:	b29b      	uxth	r3, r3
 80004b4:	3301      	adds	r3, #1
 80004b6:	425a      	negs	r2, r3
 80004b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80004bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80004c0:	bf58      	it	pl
 80004c2:	4253      	negpl	r3, r2
 80004c4:	81fb      	strh	r3, [r7, #14]
  if (next == tx_tail) {
 80004c6:	4b0e      	ldr	r3, [pc, #56]	@ (8000500 <tx_rb_push+0x5c>)
 80004c8:	881b      	ldrh	r3, [r3, #0]
 80004ca:	b29b      	uxth	r3, r3
 80004cc:	89fa      	ldrh	r2, [r7, #14]
 80004ce:	429a      	cmp	r2, r3
 80004d0:	d105      	bne.n	80004de <tx_rb_push+0x3a>
    tx_ovf++;
 80004d2:	4b0c      	ldr	r3, [pc, #48]	@ (8000504 <tx_rb_push+0x60>)
 80004d4:	681b      	ldr	r3, [r3, #0]
 80004d6:	3301      	adds	r3, #1
 80004d8:	4a0a      	ldr	r2, [pc, #40]	@ (8000504 <tx_rb_push+0x60>)
 80004da:	6013      	str	r3, [r2, #0]
    return;
 80004dc:	e009      	b.n	80004f2 <tx_rb_push+0x4e>
  }
  tx_buf[tx_head] = b;
 80004de:	4b07      	ldr	r3, [pc, #28]	@ (80004fc <tx_rb_push+0x58>)
 80004e0:	881b      	ldrh	r3, [r3, #0]
 80004e2:	b29b      	uxth	r3, r3
 80004e4:	4619      	mov	r1, r3
 80004e6:	4a08      	ldr	r2, [pc, #32]	@ (8000508 <tx_rb_push+0x64>)
 80004e8:	79fb      	ldrb	r3, [r7, #7]
 80004ea:	5453      	strb	r3, [r2, r1]
  tx_head = next;
 80004ec:	4a03      	ldr	r2, [pc, #12]	@ (80004fc <tx_rb_push+0x58>)
 80004ee:	89fb      	ldrh	r3, [r7, #14]
 80004f0:	8013      	strh	r3, [r2, #0]
}
 80004f2:	3714      	adds	r7, #20
 80004f4:	46bd      	mov	sp, r7
 80004f6:	bc80      	pop	{r7}
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop
 80004fc:	20000378 	.word	0x20000378
 8000500:	2000037a 	.word	0x2000037a
 8000504:	20000380 	.word	0x20000380
 8000508:	20000178 	.word	0x20000178

0800050c <tx_rb_pop>:

static int tx_rb_pop(uint8_t *out) {
 800050c:	b480      	push	{r7}
 800050e:	b083      	sub	sp, #12
 8000510:	af00      	add	r7, sp, #0
 8000512:	6078      	str	r0, [r7, #4]
  if (tx_tail == tx_head)
 8000514:	4b12      	ldr	r3, [pc, #72]	@ (8000560 <tx_rb_pop+0x54>)
 8000516:	881b      	ldrh	r3, [r3, #0]
 8000518:	b29a      	uxth	r2, r3
 800051a:	4b12      	ldr	r3, [pc, #72]	@ (8000564 <tx_rb_pop+0x58>)
 800051c:	881b      	ldrh	r3, [r3, #0]
 800051e:	b29b      	uxth	r3, r3
 8000520:	429a      	cmp	r2, r3
 8000522:	d101      	bne.n	8000528 <tx_rb_pop+0x1c>
    return 0;
 8000524:	2300      	movs	r3, #0
 8000526:	e016      	b.n	8000556 <tx_rb_pop+0x4a>
  *out = tx_buf[tx_tail];
 8000528:	4b0d      	ldr	r3, [pc, #52]	@ (8000560 <tx_rb_pop+0x54>)
 800052a:	881b      	ldrh	r3, [r3, #0]
 800052c:	b29b      	uxth	r3, r3
 800052e:	461a      	mov	r2, r3
 8000530:	4b0d      	ldr	r3, [pc, #52]	@ (8000568 <tx_rb_pop+0x5c>)
 8000532:	5c9a      	ldrb	r2, [r3, r2]
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	701a      	strb	r2, [r3, #0]
  tx_tail = (uint16_t)((tx_tail + 1) % TX_BUF_SZ);
 8000538:	4b09      	ldr	r3, [pc, #36]	@ (8000560 <tx_rb_pop+0x54>)
 800053a:	881b      	ldrh	r3, [r3, #0]
 800053c:	b29b      	uxth	r3, r3
 800053e:	3301      	adds	r3, #1
 8000540:	425a      	negs	r2, r3
 8000542:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000546:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800054a:	bf58      	it	pl
 800054c:	4253      	negpl	r3, r2
 800054e:	b29a      	uxth	r2, r3
 8000550:	4b03      	ldr	r3, [pc, #12]	@ (8000560 <tx_rb_pop+0x54>)
 8000552:	801a      	strh	r2, [r3, #0]
  return 1;
 8000554:	2301      	movs	r3, #1
}
 8000556:	4618      	mov	r0, r3
 8000558:	370c      	adds	r7, #12
 800055a:	46bd      	mov	sp, r7
 800055c:	bc80      	pop	{r7}
 800055e:	4770      	bx	lr
 8000560:	2000037a 	.word	0x2000037a
 8000564:	20000378 	.word	0x20000378
 8000568:	20000178 	.word	0x20000178

0800056c <tx_rb_count>:

static uint16_t tx_rb_count(void) {
 800056c:	b480      	push	{r7}
 800056e:	af00      	add	r7, sp, #0
  if (tx_head >= tx_tail)
 8000570:	4b0f      	ldr	r3, [pc, #60]	@ (80005b0 <tx_rb_count+0x44>)
 8000572:	881b      	ldrh	r3, [r3, #0]
 8000574:	b29a      	uxth	r2, r3
 8000576:	4b0f      	ldr	r3, [pc, #60]	@ (80005b4 <tx_rb_count+0x48>)
 8000578:	881b      	ldrh	r3, [r3, #0]
 800057a:	b29b      	uxth	r3, r3
 800057c:	429a      	cmp	r2, r3
 800057e:	d308      	bcc.n	8000592 <tx_rb_count+0x26>
    return (uint16_t)(tx_head - tx_tail);
 8000580:	4b0b      	ldr	r3, [pc, #44]	@ (80005b0 <tx_rb_count+0x44>)
 8000582:	881b      	ldrh	r3, [r3, #0]
 8000584:	b29a      	uxth	r2, r3
 8000586:	4b0b      	ldr	r3, [pc, #44]	@ (80005b4 <tx_rb_count+0x48>)
 8000588:	881b      	ldrh	r3, [r3, #0]
 800058a:	b29b      	uxth	r3, r3
 800058c:	1ad3      	subs	r3, r2, r3
 800058e:	b29b      	uxth	r3, r3
 8000590:	e00a      	b.n	80005a8 <tx_rb_count+0x3c>
  return (uint16_t)(TX_BUF_SZ - (tx_tail - tx_head));
 8000592:	4b07      	ldr	r3, [pc, #28]	@ (80005b0 <tx_rb_count+0x44>)
 8000594:	881b      	ldrh	r3, [r3, #0]
 8000596:	b29a      	uxth	r2, r3
 8000598:	4b06      	ldr	r3, [pc, #24]	@ (80005b4 <tx_rb_count+0x48>)
 800059a:	881b      	ldrh	r3, [r3, #0]
 800059c:	b29b      	uxth	r3, r3
 800059e:	1ad3      	subs	r3, r2, r3
 80005a0:	b29b      	uxth	r3, r3
 80005a2:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80005a6:	b29b      	uxth	r3, r3
}
 80005a8:	4618      	mov	r0, r3
 80005aa:	46bd      	mov	sp, r7
 80005ac:	bc80      	pop	{r7}
 80005ae:	4770      	bx	lr
 80005b0:	20000378 	.word	0x20000378
 80005b4:	2000037a 	.word	0x2000037a

080005b8 <uart_tx_kick>:

static void uart_tx_kick(void) {
 80005b8:	b580      	push	{r7, lr}
 80005ba:	af00      	add	r7, sp, #0
  if (tx_busy)
 80005bc:	4b0a      	ldr	r3, [pc, #40]	@ (80005e8 <uart_tx_kick+0x30>)
 80005be:	781b      	ldrb	r3, [r3, #0]
 80005c0:	b2db      	uxtb	r3, r3
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	d10e      	bne.n	80005e4 <uart_tx_kick+0x2c>
    return;

  if (tx_rb_pop(&tx_it_byte)) {
 80005c6:	4809      	ldr	r0, [pc, #36]	@ (80005ec <uart_tx_kick+0x34>)
 80005c8:	f7ff ffa0 	bl	800050c <tx_rb_pop>
 80005cc:	4603      	mov	r3, r0
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d009      	beq.n	80005e6 <uart_tx_kick+0x2e>
    tx_busy = 1;
 80005d2:	4b05      	ldr	r3, [pc, #20]	@ (80005e8 <uart_tx_kick+0x30>)
 80005d4:	2201      	movs	r2, #1
 80005d6:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_IT(&huart2, &tx_it_byte, 1);
 80005d8:	2201      	movs	r2, #1
 80005da:	4904      	ldr	r1, [pc, #16]	@ (80005ec <uart_tx_kick+0x34>)
 80005dc:	4804      	ldr	r0, [pc, #16]	@ (80005f0 <uart_tx_kick+0x38>)
 80005de:	f002 fd7b 	bl	80030d8 <HAL_UART_Transmit_IT>
 80005e2:	e000      	b.n	80005e6 <uart_tx_kick+0x2e>
    return;
 80005e4:	bf00      	nop
  }
}
 80005e6:	bd80      	pop	{r7, pc}
 80005e8:	2000037c 	.word	0x2000037c
 80005ec:	20000384 	.word	0x20000384
 80005f0:	200000b4 	.word	0x200000b4

080005f4 <stats_reset>:

static void stats_reset(void) {
 80005f4:	b480      	push	{r7}
 80005f6:	af00      	add	r7, sp, #0
	st_min_raw = 0xFFFFFFFFu; st_max_raw = 0; st_sum_raw = 0; st_cnt_raw = 0;
 80005f8:	4b12      	ldr	r3, [pc, #72]	@ (8000644 <stats_reset+0x50>)
 80005fa:	f04f 32ff 	mov.w	r2, #4294967295
 80005fe:	601a      	str	r2, [r3, #0]
 8000600:	4b11      	ldr	r3, [pc, #68]	@ (8000648 <stats_reset+0x54>)
 8000602:	2200      	movs	r2, #0
 8000604:	601a      	str	r2, [r3, #0]
 8000606:	4911      	ldr	r1, [pc, #68]	@ (800064c <stats_reset+0x58>)
 8000608:	f04f 0200 	mov.w	r2, #0
 800060c:	f04f 0300 	mov.w	r3, #0
 8000610:	e9c1 2300 	strd	r2, r3, [r1]
 8000614:	4b0e      	ldr	r3, [pc, #56]	@ (8000650 <stats_reset+0x5c>)
 8000616:	2200      	movs	r2, #0
 8000618:	601a      	str	r2, [r3, #0]
	st_min_vdda = 0xFFFFFFFFu; st_max_vdda = 0; st_sum_vdda = 0; st_cnt_vdda = 0;
 800061a:	4b0e      	ldr	r3, [pc, #56]	@ (8000654 <stats_reset+0x60>)
 800061c:	f04f 32ff 	mov.w	r2, #4294967295
 8000620:	601a      	str	r2, [r3, #0]
 8000622:	4b0d      	ldr	r3, [pc, #52]	@ (8000658 <stats_reset+0x64>)
 8000624:	2200      	movs	r2, #0
 8000626:	601a      	str	r2, [r3, #0]
 8000628:	490c      	ldr	r1, [pc, #48]	@ (800065c <stats_reset+0x68>)
 800062a:	f04f 0200 	mov.w	r2, #0
 800062e:	f04f 0300 	mov.w	r3, #0
 8000632:	e9c1 2300 	strd	r2, r3, [r1]
 8000636:	4b0a      	ldr	r3, [pc, #40]	@ (8000660 <stats_reset+0x6c>)
 8000638:	2200      	movs	r2, #0
 800063a:	601a      	str	r2, [r3, #0]
}
 800063c:	bf00      	nop
 800063e:	46bd      	mov	sp, r7
 8000640:	bc80      	pop	{r7}
 8000642:	4770      	bx	lr
 8000644:	20000000 	.word	0x20000000
 8000648:	200000fc 	.word	0x200000fc
 800064c:	20000100 	.word	0x20000100
 8000650:	20000108 	.word	0x20000108
 8000654:	20000004 	.word	0x20000004
 8000658:	2000010c 	.word	0x2000010c
 800065c:	20000110 	.word	0x20000110
 8000660:	20000118 	.word	0x20000118

08000664 <stats_update>:

static void stats_update(uint32_t raw, uint32_t vdda) {
 8000664:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8000668:	b085      	sub	sp, #20
 800066a:	af00      	add	r7, sp, #0
 800066c:	60f8      	str	r0, [r7, #12]
 800066e:	60b9      	str	r1, [r7, #8]
	if(raw < st_min_raw) st_min_raw = raw;
 8000670:	4b27      	ldr	r3, [pc, #156]	@ (8000710 <stats_update+0xac>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	68fa      	ldr	r2, [r7, #12]
 8000676:	429a      	cmp	r2, r3
 8000678:	d202      	bcs.n	8000680 <stats_update+0x1c>
 800067a:	4a25      	ldr	r2, [pc, #148]	@ (8000710 <stats_update+0xac>)
 800067c:	68fb      	ldr	r3, [r7, #12]
 800067e:	6013      	str	r3, [r2, #0]
	if(raw > st_max_raw) st_max_raw = raw;
 8000680:	4b24      	ldr	r3, [pc, #144]	@ (8000714 <stats_update+0xb0>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	68fa      	ldr	r2, [r7, #12]
 8000686:	429a      	cmp	r2, r3
 8000688:	d902      	bls.n	8000690 <stats_update+0x2c>
 800068a:	4a22      	ldr	r2, [pc, #136]	@ (8000714 <stats_update+0xb0>)
 800068c:	68fb      	ldr	r3, [r7, #12]
 800068e:	6013      	str	r3, [r2, #0]
	st_sum_raw += raw;
 8000690:	68fb      	ldr	r3, [r7, #12]
 8000692:	2200      	movs	r2, #0
 8000694:	4698      	mov	r8, r3
 8000696:	4691      	mov	r9, r2
 8000698:	4b1f      	ldr	r3, [pc, #124]	@ (8000718 <stats_update+0xb4>)
 800069a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800069e:	eb18 0102 	adds.w	r1, r8, r2
 80006a2:	6039      	str	r1, [r7, #0]
 80006a4:	eb49 0303 	adc.w	r3, r9, r3
 80006a8:	607b      	str	r3, [r7, #4]
 80006aa:	4b1b      	ldr	r3, [pc, #108]	@ (8000718 <stats_update+0xb4>)
 80006ac:	e9d7 1200 	ldrd	r1, r2, [r7]
 80006b0:	e9c3 1200 	strd	r1, r2, [r3]
	st_cnt_raw++;
 80006b4:	4b19      	ldr	r3, [pc, #100]	@ (800071c <stats_update+0xb8>)
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	3301      	adds	r3, #1
 80006ba:	4a18      	ldr	r2, [pc, #96]	@ (800071c <stats_update+0xb8>)
 80006bc:	6013      	str	r3, [r2, #0]

	if(vdda < st_min_vdda) st_min_vdda = vdda;
 80006be:	4b18      	ldr	r3, [pc, #96]	@ (8000720 <stats_update+0xbc>)
 80006c0:	681b      	ldr	r3, [r3, #0]
 80006c2:	68ba      	ldr	r2, [r7, #8]
 80006c4:	429a      	cmp	r2, r3
 80006c6:	d202      	bcs.n	80006ce <stats_update+0x6a>
 80006c8:	4a15      	ldr	r2, [pc, #84]	@ (8000720 <stats_update+0xbc>)
 80006ca:	68bb      	ldr	r3, [r7, #8]
 80006cc:	6013      	str	r3, [r2, #0]
	if(vdda > st_max_vdda) st_max_vdda = vdda;
 80006ce:	4b15      	ldr	r3, [pc, #84]	@ (8000724 <stats_update+0xc0>)
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	68ba      	ldr	r2, [r7, #8]
 80006d4:	429a      	cmp	r2, r3
 80006d6:	d902      	bls.n	80006de <stats_update+0x7a>
 80006d8:	4a12      	ldr	r2, [pc, #72]	@ (8000724 <stats_update+0xc0>)
 80006da:	68bb      	ldr	r3, [r7, #8]
 80006dc:	6013      	str	r3, [r2, #0]
	st_sum_vdda += vdda;
 80006de:	68bb      	ldr	r3, [r7, #8]
 80006e0:	2200      	movs	r2, #0
 80006e2:	461c      	mov	r4, r3
 80006e4:	4615      	mov	r5, r2
 80006e6:	4b10      	ldr	r3, [pc, #64]	@ (8000728 <stats_update+0xc4>)
 80006e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80006ec:	eb14 0a02 	adds.w	sl, r4, r2
 80006f0:	eb45 0b03 	adc.w	fp, r5, r3
 80006f4:	4b0c      	ldr	r3, [pc, #48]	@ (8000728 <stats_update+0xc4>)
 80006f6:	e9c3 ab00 	strd	sl, fp, [r3]
	st_cnt_vdda++;
 80006fa:	4b0c      	ldr	r3, [pc, #48]	@ (800072c <stats_update+0xc8>)
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	3301      	adds	r3, #1
 8000700:	4a0a      	ldr	r2, [pc, #40]	@ (800072c <stats_update+0xc8>)
 8000702:	6013      	str	r3, [r2, #0]
}
 8000704:	bf00      	nop
 8000706:	3714      	adds	r7, #20
 8000708:	46bd      	mov	sp, r7
 800070a:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800070e:	4770      	bx	lr
 8000710:	20000000 	.word	0x20000000
 8000714:	200000fc 	.word	0x200000fc
 8000718:	20000100 	.word	0x20000100
 800071c:	20000108 	.word	0x20000108
 8000720:	20000004 	.word	0x20000004
 8000724:	2000010c 	.word	0x2000010c
 8000728:	20000110 	.word	0x20000110
 800072c:	20000118 	.word	0x20000118

08000730 <uart_write>:

static void uart_write(const uint8_t *data, uint16_t len) {
 8000730:	b580      	push	{r7, lr}
 8000732:	b084      	sub	sp, #16
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
 8000738:	460b      	mov	r3, r1
 800073a:	807b      	strh	r3, [r7, #2]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800073c:	b672      	cpsid	i
}
 800073e:	bf00      	nop
  __disable_irq();
  for (uint16_t i = 0; i < len; i++) {
 8000740:	2300      	movs	r3, #0
 8000742:	81fb      	strh	r3, [r7, #14]
 8000744:	e009      	b.n	800075a <uart_write+0x2a>
    tx_rb_push(data[i]);
 8000746:	89fb      	ldrh	r3, [r7, #14]
 8000748:	687a      	ldr	r2, [r7, #4]
 800074a:	4413      	add	r3, r2
 800074c:	781b      	ldrb	r3, [r3, #0]
 800074e:	4618      	mov	r0, r3
 8000750:	f7ff fea8 	bl	80004a4 <tx_rb_push>
  for (uint16_t i = 0; i < len; i++) {
 8000754:	89fb      	ldrh	r3, [r7, #14]
 8000756:	3301      	adds	r3, #1
 8000758:	81fb      	strh	r3, [r7, #14]
 800075a:	89fa      	ldrh	r2, [r7, #14]
 800075c:	887b      	ldrh	r3, [r7, #2]
 800075e:	429a      	cmp	r2, r3
 8000760:	d3f1      	bcc.n	8000746 <uart_write+0x16>
  __ASM volatile ("cpsie i" : : : "memory");
 8000762:	b662      	cpsie	i
}
 8000764:	bf00      	nop
  }

  __enable_irq();

  uart_tx_kick();
 8000766:	f7ff ff27 	bl	80005b8 <uart_tx_kick>
}
 800076a:	bf00      	nop
 800076c:	3710      	adds	r7, #16
 800076e:	46bd      	mov	sp, r7
 8000770:	bd80      	pop	{r7, pc}
	...

08000774 <read_vref_raw>:

static uint32_t read_vref_raw(void) {
 8000774:	b580      	push	{r7, lr}
 8000776:	b082      	sub	sp, #8
 8000778:	af00      	add	r7, sp, #0
  HAL_ADC_Start(&hadc1);
 800077a:	4809      	ldr	r0, [pc, #36]	@ (80007a0 <read_vref_raw+0x2c>)
 800077c:	f000 ffe2 	bl	8001744 <HAL_ADC_Start>
  HAL_ADC_PollForConversion(&hadc1, 10);
 8000780:	210a      	movs	r1, #10
 8000782:	4807      	ldr	r0, [pc, #28]	@ (80007a0 <read_vref_raw+0x2c>)
 8000784:	f001 f8b8 	bl	80018f8 <HAL_ADC_PollForConversion>
  uint32_t v = HAL_ADC_GetValue(&hadc1);
 8000788:	4805      	ldr	r0, [pc, #20]	@ (80007a0 <read_vref_raw+0x2c>)
 800078a:	f001 f9bb 	bl	8001b04 <HAL_ADC_GetValue>
 800078e:	6078      	str	r0, [r7, #4]
  HAL_ADC_Stop(&hadc1);
 8000790:	4803      	ldr	r0, [pc, #12]	@ (80007a0 <read_vref_raw+0x2c>)
 8000792:	f001 f885 	bl	80018a0 <HAL_ADC_Stop>
  return v;
 8000796:	687b      	ldr	r3, [r7, #4]
}
 8000798:	4618      	mov	r0, r3
 800079a:	3708      	adds	r7, #8
 800079c:	46bd      	mov	sp, r7
 800079e:	bd80      	pop	{r7, pc}
 80007a0:	20000084 	.word	0x20000084

080007a4 <read_vref_raw_avg>:

static uint32_t read_vref_raw_avg(uint8_t n) {
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b084      	sub	sp, #16
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	4603      	mov	r3, r0
 80007ac:	71fb      	strb	r3, [r7, #7]
	uint32_t sum = 0;
 80007ae:	2300      	movs	r3, #0
 80007b0:	60fb      	str	r3, [r7, #12]
	if(n == 0) return 0;
 80007b2:	79fb      	ldrb	r3, [r7, #7]
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d101      	bne.n	80007bc <read_vref_raw_avg+0x18>
 80007b8:	2300      	movs	r3, #0
 80007ba:	e023      	b.n	8000804 <read_vref_raw_avg+0x60>

	for(uint8_t i = 0; i < n; i++){
 80007bc:	2300      	movs	r3, #0
 80007be:	72fb      	strb	r3, [r7, #11]
 80007c0:	e013      	b.n	80007ea <read_vref_raw_avg+0x46>
		HAL_ADC_Start(&hadc1);
 80007c2:	4812      	ldr	r0, [pc, #72]	@ (800080c <read_vref_raw_avg+0x68>)
 80007c4:	f000 ffbe 	bl	8001744 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, 10);
 80007c8:	210a      	movs	r1, #10
 80007ca:	4810      	ldr	r0, [pc, #64]	@ (800080c <read_vref_raw_avg+0x68>)
 80007cc:	f001 f894 	bl	80018f8 <HAL_ADC_PollForConversion>
		sum += HAL_ADC_GetValue(&hadc1);
 80007d0:	480e      	ldr	r0, [pc, #56]	@ (800080c <read_vref_raw_avg+0x68>)
 80007d2:	f001 f997 	bl	8001b04 <HAL_ADC_GetValue>
 80007d6:	4602      	mov	r2, r0
 80007d8:	68fb      	ldr	r3, [r7, #12]
 80007da:	4413      	add	r3, r2
 80007dc:	60fb      	str	r3, [r7, #12]
		HAL_ADC_Stop(&hadc1);
 80007de:	480b      	ldr	r0, [pc, #44]	@ (800080c <read_vref_raw_avg+0x68>)
 80007e0:	f001 f85e 	bl	80018a0 <HAL_ADC_Stop>
	for(uint8_t i = 0; i < n; i++){
 80007e4:	7afb      	ldrb	r3, [r7, #11]
 80007e6:	3301      	adds	r3, #1
 80007e8:	72fb      	strb	r3, [r7, #11]
 80007ea:	7afa      	ldrb	r2, [r7, #11]
 80007ec:	79fb      	ldrb	r3, [r7, #7]
 80007ee:	429a      	cmp	r2, r3
 80007f0:	d3e7      	bcc.n	80007c2 <read_vref_raw_avg+0x1e>
	}

	return (sum + (n/2)) / n;
 80007f2:	79fb      	ldrb	r3, [r7, #7]
 80007f4:	085b      	lsrs	r3, r3, #1
 80007f6:	b2db      	uxtb	r3, r3
 80007f8:	461a      	mov	r2, r3
 80007fa:	68fb      	ldr	r3, [r7, #12]
 80007fc:	441a      	add	r2, r3
 80007fe:	79fb      	ldrb	r3, [r7, #7]
 8000800:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8000804:	4618      	mov	r0, r3
 8000806:	3710      	adds	r7, #16
 8000808:	46bd      	mov	sp, r7
 800080a:	bd80      	pop	{r7, pc}
 800080c:	20000084 	.word	0x20000084

08000810 <uart_print>:

static void uart_print(const char *s) {
 8000810:	b580      	push	{r7, lr}
 8000812:	b082      	sub	sp, #8
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
  uart_write((const uint8_t*)s, (uint16_t)strlen(s));
 8000818:	6878      	ldr	r0, [r7, #4]
 800081a:	f7ff fca1 	bl	8000160 <strlen>
 800081e:	4603      	mov	r3, r0
 8000820:	b29b      	uxth	r3, r3
 8000822:	4619      	mov	r1, r3
 8000824:	6878      	ldr	r0, [r7, #4]
 8000826:	f7ff ff83 	bl	8000730 <uart_write>
}
 800082a:	bf00      	nop
 800082c:	3708      	adds	r7, #8
 800082e:	46bd      	mov	sp, r7
 8000830:	bd80      	pop	{r7, pc}
	...

08000834 <calc_vdda_mv>:

static uint32_t calc_vdda_mv(uint32_t vref_raw) {
 8000834:	b480      	push	{r7}
 8000836:	b083      	sub	sp, #12
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]
  if (vref_raw == 0)
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	2b00      	cmp	r3, #0
 8000840:	d101      	bne.n	8000846 <calc_vdda_mv+0x12>
    return 0;
 8000842:	2300      	movs	r3, #0
 8000844:	e003      	b.n	800084e <calc_vdda_mv+0x1a>
  return (VREFINT_MV_TYP * ADC_MAX) / vref_raw;
 8000846:	4a04      	ldr	r2, [pc, #16]	@ (8000858 <calc_vdda_mv+0x24>)
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	fbb2 f3f3 	udiv	r3, r2, r3
}
 800084e:	4618      	mov	r0, r3
 8000850:	370c      	adds	r7, #12
 8000852:	46bd      	mov	sp, r7
 8000854:	bc80      	pop	{r7}
 8000856:	4770      	bx	lr
 8000858:	004afb50 	.word	0x004afb50

0800085c <cli_handle_line>:

static void cli_handle_line(const char *line) {
 800085c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000860:	b0e5      	sub	sp, #404	@ 0x194
 8000862:	af0e      	add	r7, sp, #56	@ 0x38
 8000864:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8000868:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800086c:	6018      	str	r0, [r3, #0]
  if (strcmp(line, "help") == 0) {
 800086e:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8000872:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000876:	49b2      	ldr	r1, [pc, #712]	@ (8000b40 <cli_handle_line+0x2e4>)
 8000878:	6818      	ldr	r0, [r3, #0]
 800087a:	f7ff fc67 	bl	800014c <strcmp>
 800087e:	4603      	mov	r3, r0
 8000880:	2b00      	cmp	r3, #0
 8000882:	d103      	bne.n	800088c <cli_handle_line+0x30>
    uart_print("Commands: \r\n"
 8000884:	48af      	ldr	r0, [pc, #700]	@ (8000b44 <cli_handle_line+0x2e8>)
 8000886:	f7ff ffc3 	bl	8000810 <uart_print>
               "  rate <ms>\r\n"
               "  stats \r\n"
    		   "  reset stats\r\n"
    		   "  avg <N>\r\n");

    return;
 800088a:	e25d      	b.n	8000d48 <cli_handle_line+0x4ec>
  }

  if (strcmp(line, "adc read") == 0) {
 800088c:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8000890:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000894:	49ac      	ldr	r1, [pc, #688]	@ (8000b48 <cli_handle_line+0x2ec>)
 8000896:	6818      	ldr	r0, [r3, #0]
 8000898:	f7ff fc58 	bl	800014c <strcmp>
 800089c:	4603      	mov	r3, r0
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d121      	bne.n	80008e6 <cli_handle_line+0x8a>
    uint32_t raw = read_vref_raw_avg(16);
 80008a2:	2010      	movs	r0, #16
 80008a4:	f7ff ff7e 	bl	80007a4 <read_vref_raw_avg>
 80008a8:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
    uint32_t vdda = calc_vdda_mv(raw);
 80008ac:	f8d7 0104 	ldr.w	r0, [r7, #260]	@ 0x104
 80008b0:	f7ff ffc0 	bl	8000834 <calc_vdda_mv>
 80008b4:	f8c7 0100 	str.w	r0, [r7, #256]	@ 0x100
    char out[64];
    int n = snprintf(out, sizeof(out), "VREF_RAW=%lu VDDA_mV=%lu\r\n",
 80008b8:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 80008bc:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80008c0:	9300      	str	r3, [sp, #0]
 80008c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80008c6:	4aa1      	ldr	r2, [pc, #644]	@ (8000b4c <cli_handle_line+0x2f0>)
 80008c8:	2140      	movs	r1, #64	@ 0x40
 80008ca:	f003 f9ef 	bl	8003cac <sniprintf>
 80008ce:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
                     (uint32_t)raw, (uint32_t)vdda);
    uart_write((uint8_t *)out, (uint16_t)n);
 80008d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80008d6:	b29a      	uxth	r2, r3
 80008d8:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80008dc:	4611      	mov	r1, r2
 80008de:	4618      	mov	r0, r3
 80008e0:	f7ff ff26 	bl	8000730 <uart_write>
 80008e4:	e230      	b.n	8000d48 <cli_handle_line+0x4ec>
    return;
  }

  if (strcmp(line, "stream start") == 0) {
 80008e6:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 80008ea:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80008ee:	4998      	ldr	r1, [pc, #608]	@ (8000b50 <cli_handle_line+0x2f4>)
 80008f0:	6818      	ldr	r0, [r3, #0]
 80008f2:	f7ff fc2b 	bl	800014c <strcmp>
 80008f6:	4603      	mov	r3, r0
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d113      	bne.n	8000924 <cli_handle_line+0xc8>
    stream_on = 1;
 80008fc:	4b95      	ldr	r3, [pc, #596]	@ (8000b54 <cli_handle_line+0x2f8>)
 80008fe:	2201      	movs	r2, #1
 8000900:	701a      	strb	r2, [r3, #0]
    last_stream_ms = HAL_GetTick();
 8000902:	f000 fe19 	bl	8001538 <HAL_GetTick>
 8000906:	4603      	mov	r3, r0
 8000908:	4a93      	ldr	r2, [pc, #588]	@ (8000b58 <cli_handle_line+0x2fc>)
 800090a:	6013      	str	r3, [r2, #0]
    stream_seq = 0;
 800090c:	4b93      	ldr	r3, [pc, #588]	@ (8000b5c <cli_handle_line+0x300>)
 800090e:	2200      	movs	r2, #0
 8000910:	601a      	str	r2, [r3, #0]
    stream_lines = 0;
 8000912:	4b93      	ldr	r3, [pc, #588]	@ (8000b60 <cli_handle_line+0x304>)
 8000914:	2200      	movs	r2, #0
 8000916:	601a      	str	r2, [r3, #0]

    stats_reset();
 8000918:	f7ff fe6c 	bl	80005f4 <stats_reset>

    uart_print("Ok stream on\r\n");
 800091c:	4891      	ldr	r0, [pc, #580]	@ (8000b64 <cli_handle_line+0x308>)
 800091e:	f7ff ff77 	bl	8000810 <uart_print>
    return;
 8000922:	e211      	b.n	8000d48 <cli_handle_line+0x4ec>
  }

  if (strcmp(line, "stream stop") == 0) {
 8000924:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8000928:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800092c:	498e      	ldr	r1, [pc, #568]	@ (8000b68 <cli_handle_line+0x30c>)
 800092e:	6818      	ldr	r0, [r3, #0]
 8000930:	f7ff fc0c 	bl	800014c <strcmp>
 8000934:	4603      	mov	r3, r0
 8000936:	2b00      	cmp	r3, #0
 8000938:	d106      	bne.n	8000948 <cli_handle_line+0xec>
    stream_on = 0;
 800093a:	4b86      	ldr	r3, [pc, #536]	@ (8000b54 <cli_handle_line+0x2f8>)
 800093c:	2200      	movs	r2, #0
 800093e:	701a      	strb	r2, [r3, #0]
    uart_print("OK Stream off\r\n");
 8000940:	488a      	ldr	r0, [pc, #552]	@ (8000b6c <cli_handle_line+0x310>)
 8000942:	f7ff ff65 	bl	8000810 <uart_print>
    return;
 8000946:	e1ff      	b.n	8000d48 <cli_handle_line+0x4ec>
  }

  if (strncmp(line, "rate ", 5) == 0) {
 8000948:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 800094c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000950:	2205      	movs	r2, #5
 8000952:	4987      	ldr	r1, [pc, #540]	@ (8000b70 <cli_handle_line+0x314>)
 8000954:	6818      	ldr	r0, [r3, #0]
 8000956:	f003 f9e7 	bl	8003d28 <strncmp>
 800095a:	4603      	mov	r3, r0
 800095c:	2b00      	cmp	r3, #0
 800095e:	d121      	bne.n	80009a4 <cli_handle_line+0x148>
    uint32_t ms = (uint32_t)atoi(&line[5]);
 8000960:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8000964:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	3305      	adds	r3, #5
 800096c:	4618      	mov	r0, r3
 800096e:	f003 f915 	bl	8003b9c <atoi>
 8000972:	4603      	mov	r3, r0
 8000974:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    if (ms < 10 || ms > 5000) {
 8000978:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 800097c:	2b09      	cmp	r3, #9
 800097e:	d905      	bls.n	800098c <cli_handle_line+0x130>
 8000980:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8000984:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000988:	4293      	cmp	r3, r2
 800098a:	d903      	bls.n	8000994 <cli_handle_line+0x138>
      uart_print("ERR rate must be 10..5000 ms \r\n");
 800098c:	4879      	ldr	r0, [pc, #484]	@ (8000b74 <cli_handle_line+0x318>)
 800098e:	f7ff ff3f 	bl	8000810 <uart_print>
    } else {
      stream_period_ms = ms;
      uart_print("OK rate set\r\n");
    }
    return;
 8000992:	e1d9      	b.n	8000d48 <cli_handle_line+0x4ec>
      stream_period_ms = ms;
 8000994:	4a78      	ldr	r2, [pc, #480]	@ (8000b78 <cli_handle_line+0x31c>)
 8000996:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 800099a:	6013      	str	r3, [r2, #0]
      uart_print("OK rate set\r\n");
 800099c:	4877      	ldr	r0, [pc, #476]	@ (8000b7c <cli_handle_line+0x320>)
 800099e:	f7ff ff37 	bl	8000810 <uart_print>
    return;
 80009a2:	e1d1      	b.n	8000d48 <cli_handle_line+0x4ec>
  }

  if (strcmp(line, "stats") == 0) {
 80009a4:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 80009a8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80009ac:	4974      	ldr	r1, [pc, #464]	@ (8000b80 <cli_handle_line+0x324>)
 80009ae:	6818      	ldr	r0, [r3, #0]
 80009b0:	f7ff fbcc 	bl	800014c <strcmp>
 80009b4:	4603      	mov	r3, r0
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	f040 808b 	bne.w	8000ad2 <cli_handle_line+0x276>
	  char out[200];

	  uint32_t pending = tx_rb_count();
 80009bc:	f7ff fdd6 	bl	800056c <tx_rb_count>
 80009c0:	4603      	mov	r3, r0
 80009c2:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118

	  uint32_t avg_raw = (st_cnt_raw ? (uint32_t)(st_sum_raw / st_cnt_raw) : 0);
 80009c6:	4b6f      	ldr	r3, [pc, #444]	@ (8000b84 <cli_handle_line+0x328>)
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d00f      	beq.n	80009ee <cli_handle_line+0x192>
 80009ce:	4b6e      	ldr	r3, [pc, #440]	@ (8000b88 <cli_handle_line+0x32c>)
 80009d0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80009d4:	4b6b      	ldr	r3, [pc, #428]	@ (8000b84 <cli_handle_line+0x328>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	2200      	movs	r2, #0
 80009da:	623b      	str	r3, [r7, #32]
 80009dc:	627a      	str	r2, [r7, #36]	@ 0x24
 80009de:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80009e2:	f7ff fbc5 	bl	8000170 <__aeabi_uldivmod>
 80009e6:	4602      	mov	r2, r0
 80009e8:	460b      	mov	r3, r1
 80009ea:	4613      	mov	r3, r2
 80009ec:	e000      	b.n	80009f0 <cli_handle_line+0x194>
 80009ee:	2300      	movs	r3, #0
 80009f0:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
	  uint32_t avg_vdda = (st_cnt_vdda ? (uint32_t)(st_sum_vdda / st_cnt_vdda) : 0);
 80009f4:	4b65      	ldr	r3, [pc, #404]	@ (8000b8c <cli_handle_line+0x330>)
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d00f      	beq.n	8000a1c <cli_handle_line+0x1c0>
 80009fc:	4b64      	ldr	r3, [pc, #400]	@ (8000b90 <cli_handle_line+0x334>)
 80009fe:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000a02:	4b62      	ldr	r3, [pc, #392]	@ (8000b8c <cli_handle_line+0x330>)
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	2200      	movs	r2, #0
 8000a08:	61bb      	str	r3, [r7, #24]
 8000a0a:	61fa      	str	r2, [r7, #28]
 8000a0c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8000a10:	f7ff fbae 	bl	8000170 <__aeabi_uldivmod>
 8000a14:	4602      	mov	r2, r0
 8000a16:	460b      	mov	r3, r1
 8000a18:	4613      	mov	r3, r2
 8000a1a:	e000      	b.n	8000a1e <cli_handle_line+0x1c2>
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110

	  int n = snprintf(out, sizeof(out),
 8000a22:	4b4c      	ldr	r3, [pc, #304]	@ (8000b54 <cli_handle_line+0x2f8>)
 8000a24:	781b      	ldrb	r3, [r3, #0]
 8000a26:	469e      	mov	lr, r3
 8000a28:	4b53      	ldr	r3, [pc, #332]	@ (8000b78 <cli_handle_line+0x31c>)
 8000a2a:	6819      	ldr	r1, [r3, #0]
 8000a2c:	4b4b      	ldr	r3, [pc, #300]	@ (8000b5c <cli_handle_line+0x300>)
 8000a2e:	6818      	ldr	r0, [r3, #0]
 8000a30:	4b4b      	ldr	r3, [pc, #300]	@ (8000b60 <cli_handle_line+0x304>)
 8000a32:	681c      	ldr	r4, [r3, #0]
 8000a34:	4b57      	ldr	r3, [pc, #348]	@ (8000b94 <cli_handle_line+0x338>)
 8000a36:	681d      	ldr	r5, [r3, #0]
 8000a38:	4b52      	ldr	r3, [pc, #328]	@ (8000b84 <cli_handle_line+0x328>)
 8000a3a:	681e      	ldr	r6, [r3, #0]
			  (unsigned long)stream_seq,
			  (unsigned long)stream_lines,
			  (unsigned)pending,
			  (unsigned long)tx_ovf,
			  (unsigned long)st_cnt_raw,
			  (unsigned long)(st_min_raw==0xFFFFFFFFu?0:st_min_raw),
 8000a3c:	4b56      	ldr	r3, [pc, #344]	@ (8000b98 <cli_handle_line+0x33c>)
 8000a3e:	681b      	ldr	r3, [r3, #0]
	  int n = snprintf(out, sizeof(out),
 8000a40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a44:	d002      	beq.n	8000a4c <cli_handle_line+0x1f0>
 8000a46:	4b54      	ldr	r3, [pc, #336]	@ (8000b98 <cli_handle_line+0x33c>)
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	e000      	b.n	8000a4e <cli_handle_line+0x1f2>
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	4a53      	ldr	r2, [pc, #332]	@ (8000b9c <cli_handle_line+0x340>)
 8000a50:	6812      	ldr	r2, [r2, #0]
 8000a52:	623a      	str	r2, [r7, #32]
 8000a54:	4a4d      	ldr	r2, [pc, #308]	@ (8000b8c <cli_handle_line+0x330>)
 8000a56:	6812      	ldr	r2, [r2, #0]
 8000a58:	61ba      	str	r2, [r7, #24]
			  (unsigned long)st_max_raw,
			  (unsigned long)avg_raw,
			  (unsigned long)st_cnt_vdda,
			  (unsigned long)(st_min_vdda==0xFFFFFFFFu?0:st_min_vdda),
 8000a5a:	4a51      	ldr	r2, [pc, #324]	@ (8000ba0 <cli_handle_line+0x344>)
 8000a5c:	6812      	ldr	r2, [r2, #0]
	  int n = snprintf(out, sizeof(out),
 8000a5e:	f1b2 3fff 	cmp.w	r2, #4294967295
 8000a62:	d002      	beq.n	8000a6a <cli_handle_line+0x20e>
 8000a64:	4a4e      	ldr	r2, [pc, #312]	@ (8000ba0 <cli_handle_line+0x344>)
 8000a66:	6812      	ldr	r2, [r2, #0]
 8000a68:	e000      	b.n	8000a6c <cli_handle_line+0x210>
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	f8df c134 	ldr.w	ip, [pc, #308]	@ 8000ba4 <cli_handle_line+0x348>
 8000a70:	f8dc c000 	ldr.w	ip, [ip]
 8000a74:	f8c7 c010 	str.w	ip, [r7, #16]
 8000a78:	f107 0c34 	add.w	ip, r7, #52	@ 0x34
 8000a7c:	f8d7 8110 	ldr.w	r8, [r7, #272]	@ 0x110
 8000a80:	f8cd 8030 	str.w	r8, [sp, #48]	@ 0x30
 8000a84:	f8d7 8010 	ldr.w	r8, [r7, #16]
 8000a88:	f8cd 802c 	str.w	r8, [sp, #44]	@ 0x2c
 8000a8c:	920a      	str	r2, [sp, #40]	@ 0x28
 8000a8e:	69ba      	ldr	r2, [r7, #24]
 8000a90:	9209      	str	r2, [sp, #36]	@ 0x24
 8000a92:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8000a96:	9208      	str	r2, [sp, #32]
 8000a98:	6a3a      	ldr	r2, [r7, #32]
 8000a9a:	9207      	str	r2, [sp, #28]
 8000a9c:	9306      	str	r3, [sp, #24]
 8000a9e:	9605      	str	r6, [sp, #20]
 8000aa0:	9504      	str	r5, [sp, #16]
 8000aa2:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000aa6:	9303      	str	r3, [sp, #12]
 8000aa8:	9402      	str	r4, [sp, #8]
 8000aaa:	9001      	str	r0, [sp, #4]
 8000aac:	9100      	str	r1, [sp, #0]
 8000aae:	4673      	mov	r3, lr
 8000ab0:	4a3d      	ldr	r2, [pc, #244]	@ (8000ba8 <cli_handle_line+0x34c>)
 8000ab2:	21c8      	movs	r1, #200	@ 0xc8
 8000ab4:	4660      	mov	r0, ip
 8000ab6:	f003 f8f9 	bl	8003cac <sniprintf>
 8000aba:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
			  (unsigned long)st_max_vdda,
			  (unsigned long)avg_vdda);

	  uart_write((uint8_t*)out, (uint16_t)n);
 8000abe:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000ac2:	b29a      	uxth	r2, r3
 8000ac4:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000ac8:	4611      	mov	r1, r2
 8000aca:	4618      	mov	r0, r3
 8000acc:	f7ff fe30 	bl	8000730 <uart_write>
 8000ad0:	e13a      	b.n	8000d48 <cli_handle_line+0x4ec>
	  return;
  }

  if(strcmp(line, "reset stats") == 0){
 8000ad2:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8000ad6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000ada:	4934      	ldr	r1, [pc, #208]	@ (8000bac <cli_handle_line+0x350>)
 8000adc:	6818      	ldr	r0, [r3, #0]
 8000ade:	f7ff fb35 	bl	800014c <strcmp>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d105      	bne.n	8000af4 <cli_handle_line+0x298>
	  stats_reset();
 8000ae8:	f7ff fd84 	bl	80005f4 <stats_reset>
	  uart_print("OK stats reset\r\n");
 8000aec:	4830      	ldr	r0, [pc, #192]	@ (8000bb0 <cli_handle_line+0x354>)
 8000aee:	f7ff fe8f 	bl	8000810 <uart_print>
	  return;
 8000af2:	e129      	b.n	8000d48 <cli_handle_line+0x4ec>
  }

  if(strncmp(line, "avg ", 4) == 0) {
 8000af4:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8000af8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000afc:	2204      	movs	r2, #4
 8000afe:	492d      	ldr	r1, [pc, #180]	@ (8000bb4 <cli_handle_line+0x358>)
 8000b00:	6818      	ldr	r0, [r3, #0]
 8000b02:	f003 f911 	bl	8003d28 <strncmp>
 8000b06:	4603      	mov	r3, r0
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	f040 8119 	bne.w	8000d40 <cli_handle_line+0x4e4>
	  uint32_t N = (uint32_t)atoi(&line[4]);
 8000b0e:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8000b12:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	3304      	adds	r3, #4
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	f003 f83e 	bl	8003b9c <atoi>
 8000b20:	4603      	mov	r3, r0
 8000b22:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
	  if(N < 1 || N > 500) {
 8000b26:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d004      	beq.n	8000b38 <cli_handle_line+0x2dc>
 8000b2e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8000b32:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000b36:	d941      	bls.n	8000bbc <cli_handle_line+0x360>
		  uart_print("ERR avg N must be 1..500\r\n");
 8000b38:	481f      	ldr	r0, [pc, #124]	@ (8000bb8 <cli_handle_line+0x35c>)
 8000b3a:	f7ff fe69 	bl	8000810 <uart_print>
		  return;
 8000b3e:	e103      	b.n	8000d48 <cli_handle_line+0x4ec>
 8000b40:	08004670 	.word	0x08004670
 8000b44:	08004678 	.word	0x08004678
 8000b48:	080046ec 	.word	0x080046ec
 8000b4c:	080046f8 	.word	0x080046f8
 8000b50:	08004714 	.word	0x08004714
 8000b54:	20000169 	.word	0x20000169
 8000b58:	2000016c 	.word	0x2000016c
 8000b5c:	20000170 	.word	0x20000170
 8000b60:	20000174 	.word	0x20000174
 8000b64:	08004724 	.word	0x08004724
 8000b68:	08004734 	.word	0x08004734
 8000b6c:	08004740 	.word	0x08004740
 8000b70:	08004750 	.word	0x08004750
 8000b74:	08004758 	.word	0x08004758
 8000b78:	20000008 	.word	0x20000008
 8000b7c:	08004778 	.word	0x08004778
 8000b80:	08004788 	.word	0x08004788
 8000b84:	20000108 	.word	0x20000108
 8000b88:	20000100 	.word	0x20000100
 8000b8c:	20000118 	.word	0x20000118
 8000b90:	20000110 	.word	0x20000110
 8000b94:	20000380 	.word	0x20000380
 8000b98:	20000000 	.word	0x20000000
 8000b9c:	200000fc 	.word	0x200000fc
 8000ba0:	20000004 	.word	0x20000004
 8000ba4:	2000010c 	.word	0x2000010c
 8000ba8:	08004790 	.word	0x08004790
 8000bac:	08004828 	.word	0x08004828
 8000bb0:	08004834 	.word	0x08004834
 8000bb4:	08004848 	.word	0x08004848
 8000bb8:	08004850 	.word	0x08004850
	  }

	  uint64_t sum_raw = 0;
 8000bbc:	f04f 0200 	mov.w	r2, #0
 8000bc0:	f04f 0300 	mov.w	r3, #0
 8000bc4:	e9c7 2354 	strd	r2, r3, [r7, #336]	@ 0x150
	  uint64_t sum_vdda = 0;
 8000bc8:	f04f 0200 	mov.w	r2, #0
 8000bcc:	f04f 0300 	mov.w	r3, #0
 8000bd0:	e9c7 2352 	strd	r2, r3, [r7, #328]	@ 0x148
	  uint32_t min_raw = 0xFFFFFFFFu, max_raw = 0;
 8000bd4:	f04f 33ff 	mov.w	r3, #4294967295
 8000bd8:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8000bdc:	2300      	movs	r3, #0
 8000bde:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
	  uint32_t min_vdda = 0xFFFFFFFFu, max_vdda = 0;
 8000be2:	f04f 33ff 	mov.w	r3, #4294967295
 8000be6:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8000bea:	2300      	movs	r3, #0
 8000bec:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138

	  for(uint32_t i = 0; i < N; i++){
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8000bf6:	e057      	b.n	8000ca8 <cli_handle_line+0x44c>
		  uint32_t raw = read_vref_raw();
 8000bf8:	f7ff fdbc 	bl	8000774 <read_vref_raw>
 8000bfc:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120
		  uint32_t vdda = calc_vdda_mv(raw);
 8000c00:	f8d7 0120 	ldr.w	r0, [r7, #288]	@ 0x120
 8000c04:	f7ff fe16 	bl	8000834 <calc_vdda_mv>
 8000c08:	f8c7 011c 	str.w	r0, [r7, #284]	@ 0x11c

		  sum_raw += raw;
 8000c0c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000c10:	2200      	movs	r2, #0
 8000c12:	461c      	mov	r4, r3
 8000c14:	4615      	mov	r5, r2
 8000c16:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	@ 0x150
 8000c1a:	eb12 0a04 	adds.w	sl, r2, r4
 8000c1e:	eb43 0b05 	adc.w	fp, r3, r5
 8000c22:	e9c7 ab54 	strd	sl, fp, [r7, #336]	@ 0x150
		  sum_vdda += vdda;
 8000c26:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	4698      	mov	r8, r3
 8000c2e:	4691      	mov	r9, r2
 8000c30:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	@ 0x148
 8000c34:	eb12 0108 	adds.w	r1, r2, r8
 8000c38:	6039      	str	r1, [r7, #0]
 8000c3a:	eb43 0309 	adc.w	r3, r3, r9
 8000c3e:	607b      	str	r3, [r7, #4]
 8000c40:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000c44:	e9c7 2352 	strd	r2, r3, [r7, #328]	@ 0x148
		  if(raw < min_raw) min_raw = raw;
 8000c48:	f8d7 2120 	ldr.w	r2, [r7, #288]	@ 0x120
 8000c4c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8000c50:	429a      	cmp	r2, r3
 8000c52:	d203      	bcs.n	8000c5c <cli_handle_line+0x400>
 8000c54:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000c58:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
		  if(raw > max_raw) max_raw = raw;
 8000c5c:	f8d7 2120 	ldr.w	r2, [r7, #288]	@ 0x120
 8000c60:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8000c64:	429a      	cmp	r2, r3
 8000c66:	d903      	bls.n	8000c70 <cli_handle_line+0x414>
 8000c68:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000c6c:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
		  if(vdda < min_vdda) min_vdda = vdda;
 8000c70:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8000c74:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8000c78:	429a      	cmp	r2, r3
 8000c7a:	d203      	bcs.n	8000c84 <cli_handle_line+0x428>
 8000c7c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8000c80:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
		  if(vdda > max_vdda) max_vdda = vdda;
 8000c84:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8000c88:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8000c8c:	429a      	cmp	r2, r3
 8000c8e:	d903      	bls.n	8000c98 <cli_handle_line+0x43c>
 8000c90:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8000c94:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138

		  HAL_Delay(2);
 8000c98:	2002      	movs	r0, #2
 8000c9a:	f000 fc57 	bl	800154c <HAL_Delay>
	  for(uint32_t i = 0; i < N; i++){
 8000c9e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8000ca2:	3301      	adds	r3, #1
 8000ca4:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8000ca8:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 8000cac:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8000cb0:	429a      	cmp	r2, r3
 8000cb2:	d3a1      	bcc.n	8000bf8 <cli_handle_line+0x39c>
	  }

	  uint32_t avg_raw = (uint32_t)(sum_raw / N);
 8000cb4:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8000cb8:	2200      	movs	r2, #0
 8000cba:	613b      	str	r3, [r7, #16]
 8000cbc:	617a      	str	r2, [r7, #20]
 8000cbe:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8000cc2:	e9d7 0154 	ldrd	r0, r1, [r7, #336]	@ 0x150
 8000cc6:	f7ff fa53 	bl	8000170 <__aeabi_uldivmod>
 8000cca:	4602      	mov	r2, r0
 8000ccc:	460b      	mov	r3, r1
 8000cce:	4613      	mov	r3, r2
 8000cd0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
	  uint32_t avg_vdda = (uint32_t)(sum_vdda / N);
 8000cd4:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8000cd8:	2200      	movs	r2, #0
 8000cda:	60bb      	str	r3, [r7, #8]
 8000cdc:	60fa      	str	r2, [r7, #12]
 8000cde:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000ce2:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	@ 0x148
 8000ce6:	f7ff fa43 	bl	8000170 <__aeabi_uldivmod>
 8000cea:	4602      	mov	r2, r0
 8000cec:	460b      	mov	r3, r1
 8000cee:	4613      	mov	r3, r2
 8000cf0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128

	  char out[160];
	  int n = snprintf(out, sizeof(out),
 8000cf4:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 8000cf8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000cfc:	9305      	str	r3, [sp, #20]
 8000cfe:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8000d02:	9304      	str	r3, [sp, #16]
 8000d04:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8000d08:	9303      	str	r3, [sp, #12]
 8000d0a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8000d0e:	9302      	str	r3, [sp, #8]
 8000d10:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8000d14:	9301      	str	r3, [sp, #4]
 8000d16:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8000d1a:	9300      	str	r3, [sp, #0]
 8000d1c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8000d20:	4a0c      	ldr	r2, [pc, #48]	@ (8000d54 <cli_handle_line+0x4f8>)
 8000d22:	21a0      	movs	r1, #160	@ 0xa0
 8000d24:	f002 ffc2 	bl	8003cac <sniprintf>
 8000d28:	f8c7 0124 	str.w	r0, [r7, #292]	@ 0x124
			  "RAW:  min=%lu max=%lu avg=%lu\r\n"
			  "VDDA: min=%lu max=%lu avg=%lu\r\n",
			  (unsigned long)N,
			  (unsigned long)min_raw, (unsigned long)max_raw, (unsigned long)avg_raw,
			  (unsigned long)min_vdda, (unsigned long)max_vdda, (unsigned long)avg_vdda);
	  uart_write((uint8_t*)out, (uint16_t)n);
 8000d2c:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8000d30:	b29a      	uxth	r2, r3
 8000d32:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000d36:	4611      	mov	r1, r2
 8000d38:	4618      	mov	r0, r3
 8000d3a:	f7ff fcf9 	bl	8000730 <uart_write>
	  return;
 8000d3e:	e003      	b.n	8000d48 <cli_handle_line+0x4ec>
  }

  uart_print("ERR unknown command\r\n");
 8000d40:	4805      	ldr	r0, [pc, #20]	@ (8000d58 <cli_handle_line+0x4fc>)
 8000d42:	f7ff fd65 	bl	8000810 <uart_print>
  return;
 8000d46:	bf00      	nop
}
 8000d48:	f507 77ae 	add.w	r7, r7, #348	@ 0x15c
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000d52:	bf00      	nop
 8000d54:	0800486c 	.word	0x0800486c
 8000d58:	080048b8 	.word	0x080048b8

08000d5c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b09c      	sub	sp, #112	@ 0x70
 8000d60:	af04      	add	r7, sp, #16

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick.
   */
  HAL_Init();
 8000d62:	f000 fb91 	bl	8001488 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d66:	f000 f891 	bl	8000e8c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d6a:	f000 f94f 	bl	800100c <MX_GPIO_Init>
  MX_ADC1_Init();
 8000d6e:	f000 f8e5 	bl	8000f3c <MX_ADC1_Init>
  MX_USART2_UART_Init();
 8000d72:	f000 f921 	bl	8000fb8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  const char msg[] = "BOOT OK\r\n";
 8000d76:	4a38      	ldr	r2, [pc, #224]	@ (8000e58 <main+0xfc>)
 8000d78:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000d7c:	ca07      	ldmia	r2, {r0, r1, r2}
 8000d7e:	c303      	stmia	r3!, {r0, r1}
 8000d80:	801a      	strh	r2, [r3, #0]
  const char prompt[] = "> ";
 8000d82:	4a36      	ldr	r2, [pc, #216]	@ (8000e5c <main+0x100>)
 8000d84:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000d88:	6812      	ldr	r2, [r2, #0]
 8000d8a:	4611      	mov	r1, r2
 8000d8c:	8019      	strh	r1, [r3, #0]
 8000d8e:	3302      	adds	r3, #2
 8000d90:	0c12      	lsrs	r2, r2, #16
 8000d92:	701a      	strb	r2, [r3, #0]
  uart_print(msg);
 8000d94:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000d98:	4618      	mov	r0, r3
 8000d9a:	f7ff fd39 	bl	8000810 <uart_print>
  uart_print(prompt);
 8000d9e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000da2:	4618      	mov	r0, r3
 8000da4:	f7ff fd34 	bl	8000810 <uart_print>
  HAL_UART_Receive_IT(&huart2, &rx_xh, 1);
 8000da8:	2201      	movs	r2, #1
 8000daa:	492d      	ldr	r1, [pc, #180]	@ (8000e60 <main+0x104>)
 8000dac:	482d      	ldr	r0, [pc, #180]	@ (8000e64 <main+0x108>)
 8000dae:	f002 f9c8 	bl	8003142 <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
    /* USER CODE END WHILE */
    if (cli_line_ready) {
 8000db2:	4b2d      	ldr	r3, [pc, #180]	@ (8000e68 <main+0x10c>)
 8000db4:	781b      	ldrb	r3, [r3, #0]
 8000db6:	b2db      	uxtb	r3, r3
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d008      	beq.n	8000dce <main+0x72>
      cli_line_ready = 0;
 8000dbc:	4b2a      	ldr	r3, [pc, #168]	@ (8000e68 <main+0x10c>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	701a      	strb	r2, [r3, #0]
      cli_handle_line(cli_buf);
 8000dc2:	482a      	ldr	r0, [pc, #168]	@ (8000e6c <main+0x110>)
 8000dc4:	f7ff fd4a 	bl	800085c <cli_handle_line>
      uart_print("> ");
 8000dc8:	4824      	ldr	r0, [pc, #144]	@ (8000e5c <main+0x100>)
 8000dca:	f7ff fd21 	bl	8000810 <uart_print>
    }

    if (stream_on) {
 8000dce:	4b28      	ldr	r3, [pc, #160]	@ (8000e70 <main+0x114>)
 8000dd0:	781b      	ldrb	r3, [r3, #0]
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d0ed      	beq.n	8000db2 <main+0x56>
      uint32_t now = HAL_GetTick();
 8000dd6:	f000 fbaf 	bl	8001538 <HAL_GetTick>
 8000dda:	65f8      	str	r0, [r7, #92]	@ 0x5c
      if (now > typing_deadline_ms &&
 8000ddc:	4b25      	ldr	r3, [pc, #148]	@ (8000e74 <main+0x118>)
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8000de2:	429a      	cmp	r2, r3
 8000de4:	d9e5      	bls.n	8000db2 <main+0x56>
          (now - last_stream_ms) >= stream_period_ms) {
 8000de6:	4b24      	ldr	r3, [pc, #144]	@ (8000e78 <main+0x11c>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8000dec:	1ad2      	subs	r2, r2, r3
 8000dee:	4b23      	ldr	r3, [pc, #140]	@ (8000e7c <main+0x120>)
 8000df0:	681b      	ldr	r3, [r3, #0]
      if (now > typing_deadline_ms &&
 8000df2:	429a      	cmp	r2, r3
 8000df4:	d3dd      	bcc.n	8000db2 <main+0x56>
        last_stream_ms = now;
 8000df6:	4a20      	ldr	r2, [pc, #128]	@ (8000e78 <main+0x11c>)
 8000df8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000dfa:	6013      	str	r3, [r2, #0]
        uint32_t raw = read_vref_raw_avg(16);
 8000dfc:	2010      	movs	r0, #16
 8000dfe:	f7ff fcd1 	bl	80007a4 <read_vref_raw_avg>
 8000e02:	65b8      	str	r0, [r7, #88]	@ 0x58
        uint32_t vdda = calc_vdda_mv(raw);
 8000e04:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8000e06:	f7ff fd15 	bl	8000834 <calc_vdda_mv>
 8000e0a:	6578      	str	r0, [r7, #84]	@ 0x54

        stats_update(raw, vdda);
 8000e0c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8000e0e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8000e10:	f7ff fc28 	bl	8000664 <stats_update>

        char out[64];
        int n = snprintf(out, sizeof(out), "S,%lu,%lu,%lu,%lu\r\n",
 8000e14:	4b1a      	ldr	r3, [pc, #104]	@ (8000e80 <main+0x124>)
 8000e16:	681a      	ldr	r2, [r3, #0]
 8000e18:	4638      	mov	r0, r7
 8000e1a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000e1c:	9302      	str	r3, [sp, #8]
 8000e1e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000e20:	9301      	str	r3, [sp, #4]
 8000e22:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000e24:	9300      	str	r3, [sp, #0]
 8000e26:	4613      	mov	r3, r2
 8000e28:	4a16      	ldr	r2, [pc, #88]	@ (8000e84 <main+0x128>)
 8000e2a:	2140      	movs	r1, #64	@ 0x40
 8000e2c:	f002 ff3e 	bl	8003cac <sniprintf>
 8000e30:	6538      	str	r0, [r7, #80]	@ 0x50
                         (uint32_t)stream_seq, (uint32_t)now, (uint32_t)raw,
                         (uint32_t)vdda);
        uart_write((uint8_t *)out, (uint16_t)n);
 8000e32:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000e34:	b29a      	uxth	r2, r3
 8000e36:	463b      	mov	r3, r7
 8000e38:	4611      	mov	r1, r2
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	f7ff fc78 	bl	8000730 <uart_write>
        stream_seq++;
 8000e40:	4b0f      	ldr	r3, [pc, #60]	@ (8000e80 <main+0x124>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	3301      	adds	r3, #1
 8000e46:	4a0e      	ldr	r2, [pc, #56]	@ (8000e80 <main+0x124>)
 8000e48:	6013      	str	r3, [r2, #0]
        stream_lines++;
 8000e4a:	4b0f      	ldr	r3, [pc, #60]	@ (8000e88 <main+0x12c>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	3301      	adds	r3, #1
 8000e50:	4a0d      	ldr	r2, [pc, #52]	@ (8000e88 <main+0x12c>)
 8000e52:	6013      	str	r3, [r2, #0]
    if (cli_line_ready) {
 8000e54:	e7ad      	b.n	8000db2 <main+0x56>
 8000e56:	bf00      	nop
 8000e58:	080048e8 	.word	0x080048e8
 8000e5c:	080048d0 	.word	0x080048d0
 8000e60:	2000011c 	.word	0x2000011c
 8000e64:	200000b4 	.word	0x200000b4
 8000e68:	20000168 	.word	0x20000168
 8000e6c:	20000124 	.word	0x20000124
 8000e70:	20000169 	.word	0x20000169
 8000e74:	20000120 	.word	0x20000120
 8000e78:	2000016c 	.word	0x2000016c
 8000e7c:	20000008 	.word	0x20000008
 8000e80:	20000170 	.word	0x20000170
 8000e84:	080048d4 	.word	0x080048d4
 8000e88:	20000174 	.word	0x20000174

08000e8c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b094      	sub	sp, #80	@ 0x50
 8000e90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e92:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e96:	2228      	movs	r2, #40	@ 0x28
 8000e98:	2100      	movs	r1, #0
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	f002 ff3c 	bl	8003d18 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ea0:	f107 0314 	add.w	r3, r7, #20
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	601a      	str	r2, [r3, #0]
 8000ea8:	605a      	str	r2, [r3, #4]
 8000eaa:	609a      	str	r2, [r3, #8]
 8000eac:	60da      	str	r2, [r3, #12]
 8000eae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000eb0:	1d3b      	adds	r3, r7, #4
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	601a      	str	r2, [r3, #0]
 8000eb6:	605a      	str	r2, [r3, #4]
 8000eb8:	609a      	str	r2, [r3, #8]
 8000eba:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ebc:	2302      	movs	r3, #2
 8000ebe:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ec0:	2301      	movs	r3, #1
 8000ec2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ec4:	2310      	movs	r3, #16
 8000ec6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ec8:	2302      	movs	r3, #2
 8000eca:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000ed0:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8000ed4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000ed6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000eda:	4618      	mov	r0, r3
 8000edc:	f001 fb30 	bl	8002540 <HAL_RCC_OscConfig>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d001      	beq.n	8000eea <SystemClock_Config+0x5e>
    Error_Handler();
 8000ee6:	f000 f993 	bl	8001210 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
 8000eea:	230f      	movs	r3, #15
 8000eec:	617b      	str	r3, [r7, #20]
                                RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000eee:	2302      	movs	r3, #2
 8000ef0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ef6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000efa:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000efc:	2300      	movs	r3, #0
 8000efe:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8000f00:	f107 0314 	add.w	r3, r7, #20
 8000f04:	2102      	movs	r1, #2
 8000f06:	4618      	mov	r0, r3
 8000f08:	f001 fd9c 	bl	8002a44 <HAL_RCC_ClockConfig>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d001      	beq.n	8000f16 <SystemClock_Config+0x8a>
    Error_Handler();
 8000f12:	f000 f97d 	bl	8001210 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000f16:	2302      	movs	r3, #2
 8000f18:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000f1a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000f1e:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8000f20:	1d3b      	adds	r3, r7, #4
 8000f22:	4618      	mov	r0, r3
 8000f24:	f001 ff1c 	bl	8002d60 <HAL_RCCEx_PeriphCLKConfig>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d001      	beq.n	8000f32 <SystemClock_Config+0xa6>
    Error_Handler();
 8000f2e:	f000 f96f 	bl	8001210 <Error_Handler>
  }
}
 8000f32:	bf00      	nop
 8000f34:	3750      	adds	r7, #80	@ 0x50
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}
	...

08000f3c <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b084      	sub	sp, #16
 8000f40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f42:	1d3b      	adds	r3, r7, #4
 8000f44:	2200      	movs	r2, #0
 8000f46:	601a      	str	r2, [r3, #0]
 8000f48:	605a      	str	r2, [r3, #4]
 8000f4a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
   */
  hadc1.Instance = ADC1;
 8000f4c:	4b18      	ldr	r3, [pc, #96]	@ (8000fb0 <MX_ADC1_Init+0x74>)
 8000f4e:	4a19      	ldr	r2, [pc, #100]	@ (8000fb4 <MX_ADC1_Init+0x78>)
 8000f50:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000f52:	4b17      	ldr	r3, [pc, #92]	@ (8000fb0 <MX_ADC1_Init+0x74>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f58:	4b15      	ldr	r3, [pc, #84]	@ (8000fb0 <MX_ADC1_Init+0x74>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f5e:	4b14      	ldr	r3, [pc, #80]	@ (8000fb0 <MX_ADC1_Init+0x74>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f64:	4b12      	ldr	r3, [pc, #72]	@ (8000fb0 <MX_ADC1_Init+0x74>)
 8000f66:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000f6a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f6c:	4b10      	ldr	r3, [pc, #64]	@ (8000fb0 <MX_ADC1_Init+0x74>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000f72:	4b0f      	ldr	r3, [pc, #60]	@ (8000fb0 <MX_ADC1_Init+0x74>)
 8000f74:	2201      	movs	r2, #1
 8000f76:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8000f78:	480d      	ldr	r0, [pc, #52]	@ (8000fb0 <MX_ADC1_Init+0x74>)
 8000f7a:	f000 fb0b 	bl	8001594 <HAL_ADC_Init>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d001      	beq.n	8000f88 <MX_ADC1_Init+0x4c>
    Error_Handler();
 8000f84:	f000 f944 	bl	8001210 <Error_Handler>
  }

  /** Configure Regular Channel
   */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8000f88:	2311      	movs	r3, #17
 8000f8a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8000f90:	2307      	movs	r3, #7
 8000f92:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8000f94:	1d3b      	adds	r3, r7, #4
 8000f96:	4619      	mov	r1, r3
 8000f98:	4805      	ldr	r0, [pc, #20]	@ (8000fb0 <MX_ADC1_Init+0x74>)
 8000f9a:	f000 fdbf 	bl	8001b1c <HAL_ADC_ConfigChannel>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d001      	beq.n	8000fa8 <MX_ADC1_Init+0x6c>
    Error_Handler();
 8000fa4:	f000 f934 	bl	8001210 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */
}
 8000fa8:	bf00      	nop
 8000faa:	3710      	adds	r7, #16
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	20000084 	.word	0x20000084
 8000fb4:	40012400 	.word	0x40012400

08000fb8 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000fbc:	4b11      	ldr	r3, [pc, #68]	@ (8001004 <MX_USART2_UART_Init+0x4c>)
 8000fbe:	4a12      	ldr	r2, [pc, #72]	@ (8001008 <MX_USART2_UART_Init+0x50>)
 8000fc0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000fc2:	4b10      	ldr	r3, [pc, #64]	@ (8001004 <MX_USART2_UART_Init+0x4c>)
 8000fc4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000fc8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000fca:	4b0e      	ldr	r3, [pc, #56]	@ (8001004 <MX_USART2_UART_Init+0x4c>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000fd0:	4b0c      	ldr	r3, [pc, #48]	@ (8001004 <MX_USART2_UART_Init+0x4c>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000fd6:	4b0b      	ldr	r3, [pc, #44]	@ (8001004 <MX_USART2_UART_Init+0x4c>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000fdc:	4b09      	ldr	r3, [pc, #36]	@ (8001004 <MX_USART2_UART_Init+0x4c>)
 8000fde:	220c      	movs	r2, #12
 8000fe0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000fe2:	4b08      	ldr	r3, [pc, #32]	@ (8001004 <MX_USART2_UART_Init+0x4c>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000fe8:	4b06      	ldr	r3, [pc, #24]	@ (8001004 <MX_USART2_UART_Init+0x4c>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK) {
 8000fee:	4805      	ldr	r0, [pc, #20]	@ (8001004 <MX_USART2_UART_Init+0x4c>)
 8000ff0:	f002 f822 	bl	8003038 <HAL_UART_Init>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d001      	beq.n	8000ffe <MX_USART2_UART_Init+0x46>
    Error_Handler();
 8000ffa:	f000 f909 	bl	8001210 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */
}
 8000ffe:	bf00      	nop
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	200000b4 	.word	0x200000b4
 8001008:	40004400 	.word	0x40004400

0800100c <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 800100c:	b580      	push	{r7, lr}
 800100e:	b088      	sub	sp, #32
 8001010:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001012:	f107 0310 	add.w	r3, r7, #16
 8001016:	2200      	movs	r2, #0
 8001018:	601a      	str	r2, [r3, #0]
 800101a:	605a      	str	r2, [r3, #4]
 800101c:	609a      	str	r2, [r3, #8]
 800101e:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001020:	4b2d      	ldr	r3, [pc, #180]	@ (80010d8 <MX_GPIO_Init+0xcc>)
 8001022:	699b      	ldr	r3, [r3, #24]
 8001024:	4a2c      	ldr	r2, [pc, #176]	@ (80010d8 <MX_GPIO_Init+0xcc>)
 8001026:	f043 0310 	orr.w	r3, r3, #16
 800102a:	6193      	str	r3, [r2, #24]
 800102c:	4b2a      	ldr	r3, [pc, #168]	@ (80010d8 <MX_GPIO_Init+0xcc>)
 800102e:	699b      	ldr	r3, [r3, #24]
 8001030:	f003 0310 	and.w	r3, r3, #16
 8001034:	60fb      	str	r3, [r7, #12]
 8001036:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001038:	4b27      	ldr	r3, [pc, #156]	@ (80010d8 <MX_GPIO_Init+0xcc>)
 800103a:	699b      	ldr	r3, [r3, #24]
 800103c:	4a26      	ldr	r2, [pc, #152]	@ (80010d8 <MX_GPIO_Init+0xcc>)
 800103e:	f043 0320 	orr.w	r3, r3, #32
 8001042:	6193      	str	r3, [r2, #24]
 8001044:	4b24      	ldr	r3, [pc, #144]	@ (80010d8 <MX_GPIO_Init+0xcc>)
 8001046:	699b      	ldr	r3, [r3, #24]
 8001048:	f003 0320 	and.w	r3, r3, #32
 800104c:	60bb      	str	r3, [r7, #8]
 800104e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001050:	4b21      	ldr	r3, [pc, #132]	@ (80010d8 <MX_GPIO_Init+0xcc>)
 8001052:	699b      	ldr	r3, [r3, #24]
 8001054:	4a20      	ldr	r2, [pc, #128]	@ (80010d8 <MX_GPIO_Init+0xcc>)
 8001056:	f043 0304 	orr.w	r3, r3, #4
 800105a:	6193      	str	r3, [r2, #24]
 800105c:	4b1e      	ldr	r3, [pc, #120]	@ (80010d8 <MX_GPIO_Init+0xcc>)
 800105e:	699b      	ldr	r3, [r3, #24]
 8001060:	f003 0304 	and.w	r3, r3, #4
 8001064:	607b      	str	r3, [r7, #4]
 8001066:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001068:	4b1b      	ldr	r3, [pc, #108]	@ (80010d8 <MX_GPIO_Init+0xcc>)
 800106a:	699b      	ldr	r3, [r3, #24]
 800106c:	4a1a      	ldr	r2, [pc, #104]	@ (80010d8 <MX_GPIO_Init+0xcc>)
 800106e:	f043 0308 	orr.w	r3, r3, #8
 8001072:	6193      	str	r3, [r2, #24]
 8001074:	4b18      	ldr	r3, [pc, #96]	@ (80010d8 <MX_GPIO_Init+0xcc>)
 8001076:	699b      	ldr	r3, [r3, #24]
 8001078:	f003 0308 	and.w	r3, r3, #8
 800107c:	603b      	str	r3, [r7, #0]
 800107e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001080:	2200      	movs	r2, #0
 8001082:	2120      	movs	r1, #32
 8001084:	4815      	ldr	r0, [pc, #84]	@ (80010dc <MX_GPIO_Init+0xd0>)
 8001086:	f001 fa21 	bl	80024cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800108a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800108e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001090:	4b13      	ldr	r3, [pc, #76]	@ (80010e0 <MX_GPIO_Init+0xd4>)
 8001092:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001094:	2300      	movs	r3, #0
 8001096:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001098:	f107 0310 	add.w	r3, r7, #16
 800109c:	4619      	mov	r1, r3
 800109e:	4811      	ldr	r0, [pc, #68]	@ (80010e4 <MX_GPIO_Init+0xd8>)
 80010a0:	f001 f890 	bl	80021c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80010a4:	2320      	movs	r3, #32
 80010a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010a8:	2301      	movs	r3, #1
 80010aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ac:	2300      	movs	r3, #0
 80010ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010b0:	2302      	movs	r3, #2
 80010b2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80010b4:	f107 0310 	add.w	r3, r7, #16
 80010b8:	4619      	mov	r1, r3
 80010ba:	4808      	ldr	r0, [pc, #32]	@ (80010dc <MX_GPIO_Init+0xd0>)
 80010bc:	f001 f882 	bl	80021c4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80010c0:	2200      	movs	r2, #0
 80010c2:	2100      	movs	r1, #0
 80010c4:	2028      	movs	r0, #40	@ 0x28
 80010c6:	f000 ff94 	bl	8001ff2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80010ca:	2028      	movs	r0, #40	@ 0x28
 80010cc:	f000 ffad 	bl	800202a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80010d0:	bf00      	nop
 80010d2:	3720      	adds	r7, #32
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	40021000 	.word	0x40021000
 80010dc:	40010800 	.word	0x40010800
 80010e0:	10110000 	.word	0x10110000
 80010e4:	40011000 	.word	0x40011000

080010e8 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b084      	sub	sp, #16
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART2) {
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	4a2c      	ldr	r2, [pc, #176]	@ (80011a8 <HAL_UART_RxCpltCallback+0xc0>)
 80010f6:	4293      	cmp	r3, r2
 80010f8:	d151      	bne.n	800119e <HAL_UART_RxCpltCallback+0xb6>

    //  ( )
    uart_write(&rx_xh, 1);
 80010fa:	2101      	movs	r1, #1
 80010fc:	482b      	ldr	r0, [pc, #172]	@ (80011ac <HAL_UART_RxCpltCallback+0xc4>)
 80010fe:	f7ff fb17 	bl	8000730 <uart_write>
    typing_deadline_ms = HAL_GetTick() + 300;
 8001102:	f000 fa19 	bl	8001538 <HAL_GetTick>
 8001106:	4603      	mov	r3, r0
 8001108:	f503 7396 	add.w	r3, r3, #300	@ 0x12c
 800110c:	4a28      	ldr	r2, [pc, #160]	@ (80011b0 <HAL_UART_RxCpltCallback+0xc8>)
 800110e:	6013      	str	r3, [r2, #0]

    if (rx_xh == '\r' || rx_xh == '\n') {
 8001110:	4b26      	ldr	r3, [pc, #152]	@ (80011ac <HAL_UART_RxCpltCallback+0xc4>)
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	2b0d      	cmp	r3, #13
 8001116:	d003      	beq.n	8001120 <HAL_UART_RxCpltCallback+0x38>
 8001118:	4b24      	ldr	r3, [pc, #144]	@ (80011ac <HAL_UART_RxCpltCallback+0xc4>)
 800111a:	781b      	ldrb	r3, [r3, #0]
 800111c:	2b0a      	cmp	r3, #10
 800111e:	d11a      	bne.n	8001156 <HAL_UART_RxCpltCallback+0x6e>
      cli_buf[cli_len] = '\0';
 8001120:	4b24      	ldr	r3, [pc, #144]	@ (80011b4 <HAL_UART_RxCpltCallback+0xcc>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	4a24      	ldr	r2, [pc, #144]	@ (80011b8 <HAL_UART_RxCpltCallback+0xd0>)
 8001126:	2100      	movs	r1, #0
 8001128:	54d1      	strb	r1, [r2, r3]
      cli_len = 0;
 800112a:	4b22      	ldr	r3, [pc, #136]	@ (80011b4 <HAL_UART_RxCpltCallback+0xcc>)
 800112c:	2200      	movs	r2, #0
 800112e:	601a      	str	r2, [r3, #0]
      cli_line_ready = 1;
 8001130:	4b22      	ldr	r3, [pc, #136]	@ (80011bc <HAL_UART_RxCpltCallback+0xd4>)
 8001132:	2201      	movs	r2, #1
 8001134:	701a      	strb	r2, [r3, #0]

      const char nl[] = "\r\n";
 8001136:	4a22      	ldr	r2, [pc, #136]	@ (80011c0 <HAL_UART_RxCpltCallback+0xd8>)
 8001138:	f107 030c 	add.w	r3, r7, #12
 800113c:	6812      	ldr	r2, [r2, #0]
 800113e:	4611      	mov	r1, r2
 8001140:	8019      	strh	r1, [r3, #0]
 8001142:	3302      	adds	r3, #2
 8001144:	0c12      	lsrs	r2, r2, #16
 8001146:	701a      	strb	r2, [r3, #0]
      uart_write((const uint8_t*)nl, (uint16_t)(sizeof(nl) - 1));
 8001148:	f107 030c 	add.w	r3, r7, #12
 800114c:	2102      	movs	r1, #2
 800114e:	4618      	mov	r0, r3
 8001150:	f7ff faee 	bl	8000730 <uart_write>
    if (rx_xh == '\r' || rx_xh == '\n') {
 8001154:	e01e      	b.n	8001194 <HAL_UART_RxCpltCallback+0xac>
    } else if (rx_xh == '\b' || rx_xh == 0x7F) {
 8001156:	4b15      	ldr	r3, [pc, #84]	@ (80011ac <HAL_UART_RxCpltCallback+0xc4>)
 8001158:	781b      	ldrb	r3, [r3, #0]
 800115a:	2b08      	cmp	r3, #8
 800115c:	d003      	beq.n	8001166 <HAL_UART_RxCpltCallback+0x7e>
 800115e:	4b13      	ldr	r3, [pc, #76]	@ (80011ac <HAL_UART_RxCpltCallback+0xc4>)
 8001160:	781b      	ldrb	r3, [r3, #0]
 8001162:	2b7f      	cmp	r3, #127	@ 0x7f
 8001164:	d109      	bne.n	800117a <HAL_UART_RxCpltCallback+0x92>
      if (cli_len > 0)
 8001166:	4b13      	ldr	r3, [pc, #76]	@ (80011b4 <HAL_UART_RxCpltCallback+0xcc>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	2b00      	cmp	r3, #0
 800116c:	d012      	beq.n	8001194 <HAL_UART_RxCpltCallback+0xac>
        cli_len--;
 800116e:	4b11      	ldr	r3, [pc, #68]	@ (80011b4 <HAL_UART_RxCpltCallback+0xcc>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	3b01      	subs	r3, #1
 8001174:	4a0f      	ldr	r2, [pc, #60]	@ (80011b4 <HAL_UART_RxCpltCallback+0xcc>)
 8001176:	6013      	str	r3, [r2, #0]
      if (cli_len > 0)
 8001178:	e00c      	b.n	8001194 <HAL_UART_RxCpltCallback+0xac>
    } else {
      if (cli_len < CLI_BUF_SZ - 1) {
 800117a:	4b0e      	ldr	r3, [pc, #56]	@ (80011b4 <HAL_UART_RxCpltCallback+0xcc>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	2b3e      	cmp	r3, #62	@ 0x3e
 8001180:	d808      	bhi.n	8001194 <HAL_UART_RxCpltCallback+0xac>
        cli_buf[cli_len++] = (char)rx_xh;
 8001182:	4b0c      	ldr	r3, [pc, #48]	@ (80011b4 <HAL_UART_RxCpltCallback+0xcc>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	1c5a      	adds	r2, r3, #1
 8001188:	490a      	ldr	r1, [pc, #40]	@ (80011b4 <HAL_UART_RxCpltCallback+0xcc>)
 800118a:	600a      	str	r2, [r1, #0]
 800118c:	4a07      	ldr	r2, [pc, #28]	@ (80011ac <HAL_UART_RxCpltCallback+0xc4>)
 800118e:	7811      	ldrb	r1, [r2, #0]
 8001190:	4a09      	ldr	r2, [pc, #36]	@ (80011b8 <HAL_UART_RxCpltCallback+0xd0>)
 8001192:	54d1      	strb	r1, [r2, r3]
      }
    }

    //    ()
    HAL_UART_Receive_IT(&huart2, &rx_xh, 1);
 8001194:	2201      	movs	r2, #1
 8001196:	4905      	ldr	r1, [pc, #20]	@ (80011ac <HAL_UART_RxCpltCallback+0xc4>)
 8001198:	480a      	ldr	r0, [pc, #40]	@ (80011c4 <HAL_UART_RxCpltCallback+0xdc>)
 800119a:	f001 ffd2 	bl	8003142 <HAL_UART_Receive_IT>
  }
}
 800119e:	bf00      	nop
 80011a0:	3710      	adds	r7, #16
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	40004400 	.word	0x40004400
 80011ac:	2000011c 	.word	0x2000011c
 80011b0:	20000120 	.word	0x20000120
 80011b4:	20000164 	.word	0x20000164
 80011b8:	20000124 	.word	0x20000124
 80011bc:	20000168 	.word	0x20000168
 80011c0:	080048f4 	.word	0x080048f4
 80011c4:	200000b4 	.word	0x200000b4

080011c8 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b082      	sub	sp, #8
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART2) {
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	4a0a      	ldr	r2, [pc, #40]	@ (8001200 <HAL_UART_TxCpltCallback+0x38>)
 80011d6:	4293      	cmp	r3, r2
 80011d8:	d10e      	bne.n	80011f8 <HAL_UART_TxCpltCallback+0x30>
    if (tx_rb_pop(&tx_it_byte)) {
 80011da:	480a      	ldr	r0, [pc, #40]	@ (8001204 <HAL_UART_TxCpltCallback+0x3c>)
 80011dc:	f7ff f996 	bl	800050c <tx_rb_pop>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d005      	beq.n	80011f2 <HAL_UART_TxCpltCallback+0x2a>
      HAL_UART_Transmit_IT(&huart2, &tx_it_byte, 1);
 80011e6:	2201      	movs	r2, #1
 80011e8:	4906      	ldr	r1, [pc, #24]	@ (8001204 <HAL_UART_TxCpltCallback+0x3c>)
 80011ea:	4807      	ldr	r0, [pc, #28]	@ (8001208 <HAL_UART_TxCpltCallback+0x40>)
 80011ec:	f001 ff74 	bl	80030d8 <HAL_UART_Transmit_IT>
    } else {
      tx_busy = 0;
    }
  }
}
 80011f0:	e002      	b.n	80011f8 <HAL_UART_TxCpltCallback+0x30>
      tx_busy = 0;
 80011f2:	4b06      	ldr	r3, [pc, #24]	@ (800120c <HAL_UART_TxCpltCallback+0x44>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	701a      	strb	r2, [r3, #0]
}
 80011f8:	bf00      	nop
 80011fa:	3708      	adds	r7, #8
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	40004400 	.word	0x40004400
 8001204:	20000384 	.word	0x20000384
 8001208:	200000b4 	.word	0x200000b4
 800120c:	2000037c 	.word	0x2000037c

08001210 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001210:	b480      	push	{r7}
 8001212:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001214:	b672      	cpsid	i
}
 8001216:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {
 8001218:	bf00      	nop
 800121a:	e7fd      	b.n	8001218 <Error_Handler+0x8>

0800121c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800121c:	b480      	push	{r7}
 800121e:	b085      	sub	sp, #20
 8001220:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001222:	4b15      	ldr	r3, [pc, #84]	@ (8001278 <HAL_MspInit+0x5c>)
 8001224:	699b      	ldr	r3, [r3, #24]
 8001226:	4a14      	ldr	r2, [pc, #80]	@ (8001278 <HAL_MspInit+0x5c>)
 8001228:	f043 0301 	orr.w	r3, r3, #1
 800122c:	6193      	str	r3, [r2, #24]
 800122e:	4b12      	ldr	r3, [pc, #72]	@ (8001278 <HAL_MspInit+0x5c>)
 8001230:	699b      	ldr	r3, [r3, #24]
 8001232:	f003 0301 	and.w	r3, r3, #1
 8001236:	60bb      	str	r3, [r7, #8]
 8001238:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800123a:	4b0f      	ldr	r3, [pc, #60]	@ (8001278 <HAL_MspInit+0x5c>)
 800123c:	69db      	ldr	r3, [r3, #28]
 800123e:	4a0e      	ldr	r2, [pc, #56]	@ (8001278 <HAL_MspInit+0x5c>)
 8001240:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001244:	61d3      	str	r3, [r2, #28]
 8001246:	4b0c      	ldr	r3, [pc, #48]	@ (8001278 <HAL_MspInit+0x5c>)
 8001248:	69db      	ldr	r3, [r3, #28]
 800124a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800124e:	607b      	str	r3, [r7, #4]
 8001250:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001252:	4b0a      	ldr	r3, [pc, #40]	@ (800127c <HAL_MspInit+0x60>)
 8001254:	685b      	ldr	r3, [r3, #4]
 8001256:	60fb      	str	r3, [r7, #12]
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800125e:	60fb      	str	r3, [r7, #12]
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001266:	60fb      	str	r3, [r7, #12]
 8001268:	4a04      	ldr	r2, [pc, #16]	@ (800127c <HAL_MspInit+0x60>)
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800126e:	bf00      	nop
 8001270:	3714      	adds	r7, #20
 8001272:	46bd      	mov	sp, r7
 8001274:	bc80      	pop	{r7}
 8001276:	4770      	bx	lr
 8001278:	40021000 	.word	0x40021000
 800127c:	40010000 	.word	0x40010000

08001280 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001280:	b480      	push	{r7}
 8001282:	b085      	sub	sp, #20
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	4a09      	ldr	r2, [pc, #36]	@ (80012b4 <HAL_ADC_MspInit+0x34>)
 800128e:	4293      	cmp	r3, r2
 8001290:	d10b      	bne.n	80012aa <HAL_ADC_MspInit+0x2a>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001292:	4b09      	ldr	r3, [pc, #36]	@ (80012b8 <HAL_ADC_MspInit+0x38>)
 8001294:	699b      	ldr	r3, [r3, #24]
 8001296:	4a08      	ldr	r2, [pc, #32]	@ (80012b8 <HAL_ADC_MspInit+0x38>)
 8001298:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800129c:	6193      	str	r3, [r2, #24]
 800129e:	4b06      	ldr	r3, [pc, #24]	@ (80012b8 <HAL_ADC_MspInit+0x38>)
 80012a0:	699b      	ldr	r3, [r3, #24]
 80012a2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80012a6:	60fb      	str	r3, [r7, #12]
 80012a8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80012aa:	bf00      	nop
 80012ac:	3714      	adds	r7, #20
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bc80      	pop	{r7}
 80012b2:	4770      	bx	lr
 80012b4:	40012400 	.word	0x40012400
 80012b8:	40021000 	.word	0x40021000

080012bc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b088      	sub	sp, #32
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012c4:	f107 0310 	add.w	r3, r7, #16
 80012c8:	2200      	movs	r2, #0
 80012ca:	601a      	str	r2, [r3, #0]
 80012cc:	605a      	str	r2, [r3, #4]
 80012ce:	609a      	str	r2, [r3, #8]
 80012d0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	4a19      	ldr	r2, [pc, #100]	@ (800133c <HAL_UART_MspInit+0x80>)
 80012d8:	4293      	cmp	r3, r2
 80012da:	d12b      	bne.n	8001334 <HAL_UART_MspInit+0x78>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80012dc:	4b18      	ldr	r3, [pc, #96]	@ (8001340 <HAL_UART_MspInit+0x84>)
 80012de:	69db      	ldr	r3, [r3, #28]
 80012e0:	4a17      	ldr	r2, [pc, #92]	@ (8001340 <HAL_UART_MspInit+0x84>)
 80012e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80012e6:	61d3      	str	r3, [r2, #28]
 80012e8:	4b15      	ldr	r3, [pc, #84]	@ (8001340 <HAL_UART_MspInit+0x84>)
 80012ea:	69db      	ldr	r3, [r3, #28]
 80012ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012f0:	60fb      	str	r3, [r7, #12]
 80012f2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012f4:	4b12      	ldr	r3, [pc, #72]	@ (8001340 <HAL_UART_MspInit+0x84>)
 80012f6:	699b      	ldr	r3, [r3, #24]
 80012f8:	4a11      	ldr	r2, [pc, #68]	@ (8001340 <HAL_UART_MspInit+0x84>)
 80012fa:	f043 0304 	orr.w	r3, r3, #4
 80012fe:	6193      	str	r3, [r2, #24]
 8001300:	4b0f      	ldr	r3, [pc, #60]	@ (8001340 <HAL_UART_MspInit+0x84>)
 8001302:	699b      	ldr	r3, [r3, #24]
 8001304:	f003 0304 	and.w	r3, r3, #4
 8001308:	60bb      	str	r3, [r7, #8]
 800130a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800130c:	230c      	movs	r3, #12
 800130e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001310:	2302      	movs	r3, #2
 8001312:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001314:	2302      	movs	r3, #2
 8001316:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001318:	f107 0310 	add.w	r3, r7, #16
 800131c:	4619      	mov	r1, r3
 800131e:	4809      	ldr	r0, [pc, #36]	@ (8001344 <HAL_UART_MspInit+0x88>)
 8001320:	f000 ff50 	bl	80021c4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001324:	2200      	movs	r2, #0
 8001326:	2100      	movs	r1, #0
 8001328:	2026      	movs	r0, #38	@ 0x26
 800132a:	f000 fe62 	bl	8001ff2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800132e:	2026      	movs	r0, #38	@ 0x26
 8001330:	f000 fe7b 	bl	800202a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001334:	bf00      	nop
 8001336:	3720      	adds	r7, #32
 8001338:	46bd      	mov	sp, r7
 800133a:	bd80      	pop	{r7, pc}
 800133c:	40004400 	.word	0x40004400
 8001340:	40021000 	.word	0x40021000
 8001344:	40010800 	.word	0x40010800

08001348 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800134c:	bf00      	nop
 800134e:	e7fd      	b.n	800134c <NMI_Handler+0x4>

08001350 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001350:	b480      	push	{r7}
 8001352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001354:	bf00      	nop
 8001356:	e7fd      	b.n	8001354 <HardFault_Handler+0x4>

08001358 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001358:	b480      	push	{r7}
 800135a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800135c:	bf00      	nop
 800135e:	e7fd      	b.n	800135c <MemManage_Handler+0x4>

08001360 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001360:	b480      	push	{r7}
 8001362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001364:	bf00      	nop
 8001366:	e7fd      	b.n	8001364 <BusFault_Handler+0x4>

08001368 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001368:	b480      	push	{r7}
 800136a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800136c:	bf00      	nop
 800136e:	e7fd      	b.n	800136c <UsageFault_Handler+0x4>

08001370 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001374:	bf00      	nop
 8001376:	46bd      	mov	sp, r7
 8001378:	bc80      	pop	{r7}
 800137a:	4770      	bx	lr

0800137c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800137c:	b480      	push	{r7}
 800137e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001380:	bf00      	nop
 8001382:	46bd      	mov	sp, r7
 8001384:	bc80      	pop	{r7}
 8001386:	4770      	bx	lr

08001388 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001388:	b480      	push	{r7}
 800138a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800138c:	bf00      	nop
 800138e:	46bd      	mov	sp, r7
 8001390:	bc80      	pop	{r7}
 8001392:	4770      	bx	lr

08001394 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001398:	f000 f8bc 	bl	8001514 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800139c:	bf00      	nop
 800139e:	bd80      	pop	{r7, pc}

080013a0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80013a4:	4802      	ldr	r0, [pc, #8]	@ (80013b0 <USART2_IRQHandler+0x10>)
 80013a6:	f001 fef1 	bl	800318c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80013aa:	bf00      	nop
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	200000b4 	.word	0x200000b4

080013b4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80013b8:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80013bc:	f001 f89e 	bl	80024fc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80013c0:	bf00      	nop
 80013c2:	bd80      	pop	{r7, pc}

080013c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b086      	sub	sp, #24
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013cc:	4a14      	ldr	r2, [pc, #80]	@ (8001420 <_sbrk+0x5c>)
 80013ce:	4b15      	ldr	r3, [pc, #84]	@ (8001424 <_sbrk+0x60>)
 80013d0:	1ad3      	subs	r3, r2, r3
 80013d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013d4:	697b      	ldr	r3, [r7, #20]
 80013d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013d8:	4b13      	ldr	r3, [pc, #76]	@ (8001428 <_sbrk+0x64>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d102      	bne.n	80013e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013e0:	4b11      	ldr	r3, [pc, #68]	@ (8001428 <_sbrk+0x64>)
 80013e2:	4a12      	ldr	r2, [pc, #72]	@ (800142c <_sbrk+0x68>)
 80013e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013e6:	4b10      	ldr	r3, [pc, #64]	@ (8001428 <_sbrk+0x64>)
 80013e8:	681a      	ldr	r2, [r3, #0]
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	4413      	add	r3, r2
 80013ee:	693a      	ldr	r2, [r7, #16]
 80013f0:	429a      	cmp	r2, r3
 80013f2:	d207      	bcs.n	8001404 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013f4:	f002 fcaa 	bl	8003d4c <__errno>
 80013f8:	4603      	mov	r3, r0
 80013fa:	220c      	movs	r2, #12
 80013fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013fe:	f04f 33ff 	mov.w	r3, #4294967295
 8001402:	e009      	b.n	8001418 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001404:	4b08      	ldr	r3, [pc, #32]	@ (8001428 <_sbrk+0x64>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800140a:	4b07      	ldr	r3, [pc, #28]	@ (8001428 <_sbrk+0x64>)
 800140c:	681a      	ldr	r2, [r3, #0]
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	4413      	add	r3, r2
 8001412:	4a05      	ldr	r2, [pc, #20]	@ (8001428 <_sbrk+0x64>)
 8001414:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001416:	68fb      	ldr	r3, [r7, #12]
}
 8001418:	4618      	mov	r0, r3
 800141a:	3718      	adds	r7, #24
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}
 8001420:	20005000 	.word	0x20005000
 8001424:	00000400 	.word	0x00000400
 8001428:	20000388 	.word	0x20000388
 800142c:	200004d8 	.word	0x200004d8

08001430 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001430:	b480      	push	{r7}
 8001432:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001434:	bf00      	nop
 8001436:	46bd      	mov	sp, r7
 8001438:	bc80      	pop	{r7}
 800143a:	4770      	bx	lr

0800143c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800143c:	f7ff fff8 	bl	8001430 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001440:	480b      	ldr	r0, [pc, #44]	@ (8001470 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001442:	490c      	ldr	r1, [pc, #48]	@ (8001474 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001444:	4a0c      	ldr	r2, [pc, #48]	@ (8001478 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001446:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001448:	e002      	b.n	8001450 <LoopCopyDataInit>

0800144a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800144a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800144c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800144e:	3304      	adds	r3, #4

08001450 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001450:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001452:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001454:	d3f9      	bcc.n	800144a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001456:	4a09      	ldr	r2, [pc, #36]	@ (800147c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001458:	4c09      	ldr	r4, [pc, #36]	@ (8001480 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800145a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800145c:	e001      	b.n	8001462 <LoopFillZerobss>

0800145e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800145e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001460:	3204      	adds	r2, #4

08001462 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001462:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001464:	d3fb      	bcc.n	800145e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001466:	f002 fc77 	bl	8003d58 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800146a:	f7ff fc77 	bl	8000d5c <main>
  bx lr
 800146e:	4770      	bx	lr
  ldr r0, =_sdata
 8001470:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001474:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001478:	08004a7c 	.word	0x08004a7c
  ldr r2, =_sbss
 800147c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001480:	200004d8 	.word	0x200004d8

08001484 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001484:	e7fe      	b.n	8001484 <ADC1_2_IRQHandler>
	...

08001488 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800148c:	4b08      	ldr	r3, [pc, #32]	@ (80014b0 <HAL_Init+0x28>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	4a07      	ldr	r2, [pc, #28]	@ (80014b0 <HAL_Init+0x28>)
 8001492:	f043 0310 	orr.w	r3, r3, #16
 8001496:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001498:	2003      	movs	r0, #3
 800149a:	f000 fd9f 	bl	8001fdc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800149e:	2000      	movs	r0, #0
 80014a0:	f000 f808 	bl	80014b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014a4:	f7ff feba 	bl	800121c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014a8:	2300      	movs	r3, #0
}
 80014aa:	4618      	mov	r0, r3
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	40022000 	.word	0x40022000

080014b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014bc:	4b12      	ldr	r3, [pc, #72]	@ (8001508 <HAL_InitTick+0x54>)
 80014be:	681a      	ldr	r2, [r3, #0]
 80014c0:	4b12      	ldr	r3, [pc, #72]	@ (800150c <HAL_InitTick+0x58>)
 80014c2:	781b      	ldrb	r3, [r3, #0]
 80014c4:	4619      	mov	r1, r3
 80014c6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80014ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80014d2:	4618      	mov	r0, r3
 80014d4:	f000 fdb7 	bl	8002046 <HAL_SYSTICK_Config>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d001      	beq.n	80014e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014de:	2301      	movs	r3, #1
 80014e0:	e00e      	b.n	8001500 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	2b0f      	cmp	r3, #15
 80014e6:	d80a      	bhi.n	80014fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014e8:	2200      	movs	r2, #0
 80014ea:	6879      	ldr	r1, [r7, #4]
 80014ec:	f04f 30ff 	mov.w	r0, #4294967295
 80014f0:	f000 fd7f 	bl	8001ff2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014f4:	4a06      	ldr	r2, [pc, #24]	@ (8001510 <HAL_InitTick+0x5c>)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014fa:	2300      	movs	r3, #0
 80014fc:	e000      	b.n	8001500 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014fe:	2301      	movs	r3, #1
}
 8001500:	4618      	mov	r0, r3
 8001502:	3708      	adds	r7, #8
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}
 8001508:	2000000c 	.word	0x2000000c
 800150c:	20000014 	.word	0x20000014
 8001510:	20000010 	.word	0x20000010

08001514 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001514:	b480      	push	{r7}
 8001516:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001518:	4b05      	ldr	r3, [pc, #20]	@ (8001530 <HAL_IncTick+0x1c>)
 800151a:	781b      	ldrb	r3, [r3, #0]
 800151c:	461a      	mov	r2, r3
 800151e:	4b05      	ldr	r3, [pc, #20]	@ (8001534 <HAL_IncTick+0x20>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	4413      	add	r3, r2
 8001524:	4a03      	ldr	r2, [pc, #12]	@ (8001534 <HAL_IncTick+0x20>)
 8001526:	6013      	str	r3, [r2, #0]
}
 8001528:	bf00      	nop
 800152a:	46bd      	mov	sp, r7
 800152c:	bc80      	pop	{r7}
 800152e:	4770      	bx	lr
 8001530:	20000014 	.word	0x20000014
 8001534:	2000038c 	.word	0x2000038c

08001538 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0
  return uwTick;
 800153c:	4b02      	ldr	r3, [pc, #8]	@ (8001548 <HAL_GetTick+0x10>)
 800153e:	681b      	ldr	r3, [r3, #0]
}
 8001540:	4618      	mov	r0, r3
 8001542:	46bd      	mov	sp, r7
 8001544:	bc80      	pop	{r7}
 8001546:	4770      	bx	lr
 8001548:	2000038c 	.word	0x2000038c

0800154c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b084      	sub	sp, #16
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001554:	f7ff fff0 	bl	8001538 <HAL_GetTick>
 8001558:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001564:	d005      	beq.n	8001572 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001566:	4b0a      	ldr	r3, [pc, #40]	@ (8001590 <HAL_Delay+0x44>)
 8001568:	781b      	ldrb	r3, [r3, #0]
 800156a:	461a      	mov	r2, r3
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	4413      	add	r3, r2
 8001570:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001572:	bf00      	nop
 8001574:	f7ff ffe0 	bl	8001538 <HAL_GetTick>
 8001578:	4602      	mov	r2, r0
 800157a:	68bb      	ldr	r3, [r7, #8]
 800157c:	1ad3      	subs	r3, r2, r3
 800157e:	68fa      	ldr	r2, [r7, #12]
 8001580:	429a      	cmp	r2, r3
 8001582:	d8f7      	bhi.n	8001574 <HAL_Delay+0x28>
  {
  }
}
 8001584:	bf00      	nop
 8001586:	bf00      	nop
 8001588:	3710      	adds	r7, #16
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	20000014 	.word	0x20000014

08001594 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b086      	sub	sp, #24
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800159c:	2300      	movs	r3, #0
 800159e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80015a0:	2300      	movs	r3, #0
 80015a2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80015a4:	2300      	movs	r3, #0
 80015a6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80015a8:	2300      	movs	r3, #0
 80015aa:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d101      	bne.n	80015b6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80015b2:	2301      	movs	r3, #1
 80015b4:	e0be      	b.n	8001734 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	689b      	ldr	r3, [r3, #8]
 80015ba:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d109      	bne.n	80015d8 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	2200      	movs	r2, #0
 80015c8:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	2200      	movs	r2, #0
 80015ce:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80015d2:	6878      	ldr	r0, [r7, #4]
 80015d4:	f7ff fe54 	bl	8001280 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80015d8:	6878      	ldr	r0, [r7, #4]
 80015da:	f000 fbf1 	bl	8001dc0 <ADC_ConversionStop_Disable>
 80015de:	4603      	mov	r3, r0
 80015e0:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015e6:	f003 0310 	and.w	r3, r3, #16
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	f040 8099 	bne.w	8001722 <HAL_ADC_Init+0x18e>
 80015f0:	7dfb      	ldrb	r3, [r7, #23]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	f040 8095 	bne.w	8001722 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015fc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001600:	f023 0302 	bic.w	r3, r3, #2
 8001604:	f043 0202 	orr.w	r2, r3, #2
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001614:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	7b1b      	ldrb	r3, [r3, #12]
 800161a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800161c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800161e:	68ba      	ldr	r2, [r7, #8]
 8001620:	4313      	orrs	r3, r2
 8001622:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	689b      	ldr	r3, [r3, #8]
 8001628:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800162c:	d003      	beq.n	8001636 <HAL_ADC_Init+0xa2>
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	689b      	ldr	r3, [r3, #8]
 8001632:	2b01      	cmp	r3, #1
 8001634:	d102      	bne.n	800163c <HAL_ADC_Init+0xa8>
 8001636:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800163a:	e000      	b.n	800163e <HAL_ADC_Init+0xaa>
 800163c:	2300      	movs	r3, #0
 800163e:	693a      	ldr	r2, [r7, #16]
 8001640:	4313      	orrs	r3, r2
 8001642:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	7d1b      	ldrb	r3, [r3, #20]
 8001648:	2b01      	cmp	r3, #1
 800164a:	d119      	bne.n	8001680 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	7b1b      	ldrb	r3, [r3, #12]
 8001650:	2b00      	cmp	r3, #0
 8001652:	d109      	bne.n	8001668 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	699b      	ldr	r3, [r3, #24]
 8001658:	3b01      	subs	r3, #1
 800165a:	035a      	lsls	r2, r3, #13
 800165c:	693b      	ldr	r3, [r7, #16]
 800165e:	4313      	orrs	r3, r2
 8001660:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001664:	613b      	str	r3, [r7, #16]
 8001666:	e00b      	b.n	8001680 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800166c:	f043 0220 	orr.w	r2, r3, #32
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001678:	f043 0201 	orr.w	r2, r3, #1
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	693a      	ldr	r2, [r7, #16]
 8001690:	430a      	orrs	r2, r1
 8001692:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	689a      	ldr	r2, [r3, #8]
 800169a:	4b28      	ldr	r3, [pc, #160]	@ (800173c <HAL_ADC_Init+0x1a8>)
 800169c:	4013      	ands	r3, r2
 800169e:	687a      	ldr	r2, [r7, #4]
 80016a0:	6812      	ldr	r2, [r2, #0]
 80016a2:	68b9      	ldr	r1, [r7, #8]
 80016a4:	430b      	orrs	r3, r1
 80016a6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	689b      	ldr	r3, [r3, #8]
 80016ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80016b0:	d003      	beq.n	80016ba <HAL_ADC_Init+0x126>
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	689b      	ldr	r3, [r3, #8]
 80016b6:	2b01      	cmp	r3, #1
 80016b8:	d104      	bne.n	80016c4 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	691b      	ldr	r3, [r3, #16]
 80016be:	3b01      	subs	r3, #1
 80016c0:	051b      	lsls	r3, r3, #20
 80016c2:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016ca:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	68fa      	ldr	r2, [r7, #12]
 80016d4:	430a      	orrs	r2, r1
 80016d6:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	689a      	ldr	r2, [r3, #8]
 80016de:	4b18      	ldr	r3, [pc, #96]	@ (8001740 <HAL_ADC_Init+0x1ac>)
 80016e0:	4013      	ands	r3, r2
 80016e2:	68ba      	ldr	r2, [r7, #8]
 80016e4:	429a      	cmp	r2, r3
 80016e6:	d10b      	bne.n	8001700 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	2200      	movs	r2, #0
 80016ec:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016f2:	f023 0303 	bic.w	r3, r3, #3
 80016f6:	f043 0201 	orr.w	r2, r3, #1
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80016fe:	e018      	b.n	8001732 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001704:	f023 0312 	bic.w	r3, r3, #18
 8001708:	f043 0210 	orr.w	r2, r3, #16
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001714:	f043 0201 	orr.w	r2, r3, #1
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800171c:	2301      	movs	r3, #1
 800171e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001720:	e007      	b.n	8001732 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001726:	f043 0210 	orr.w	r2, r3, #16
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 800172e:	2301      	movs	r3, #1
 8001730:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001732:	7dfb      	ldrb	r3, [r7, #23]
}
 8001734:	4618      	mov	r0, r3
 8001736:	3718      	adds	r7, #24
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}
 800173c:	ffe1f7fd 	.word	0xffe1f7fd
 8001740:	ff1f0efe 	.word	0xff1f0efe

08001744 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b084      	sub	sp, #16
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800174c:	2300      	movs	r3, #0
 800174e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001756:	2b01      	cmp	r3, #1
 8001758:	d101      	bne.n	800175e <HAL_ADC_Start+0x1a>
 800175a:	2302      	movs	r3, #2
 800175c:	e098      	b.n	8001890 <HAL_ADC_Start+0x14c>
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	2201      	movs	r2, #1
 8001762:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001766:	6878      	ldr	r0, [r7, #4]
 8001768:	f000 fad0 	bl	8001d0c <ADC_Enable>
 800176c:	4603      	mov	r3, r0
 800176e:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001770:	7bfb      	ldrb	r3, [r7, #15]
 8001772:	2b00      	cmp	r3, #0
 8001774:	f040 8087 	bne.w	8001886 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800177c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001780:	f023 0301 	bic.w	r3, r3, #1
 8001784:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4a41      	ldr	r2, [pc, #260]	@ (8001898 <HAL_ADC_Start+0x154>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d105      	bne.n	80017a2 <HAL_ADC_Start+0x5e>
 8001796:	4b41      	ldr	r3, [pc, #260]	@ (800189c <HAL_ADC_Start+0x158>)
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d115      	bne.n	80017ce <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017a6:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	685b      	ldr	r3, [r3, #4]
 80017b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d026      	beq.n	800180a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017c0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80017c4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80017cc:	e01d      	b.n	800180a <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017d2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	4a2f      	ldr	r2, [pc, #188]	@ (800189c <HAL_ADC_Start+0x158>)
 80017e0:	4293      	cmp	r3, r2
 80017e2:	d004      	beq.n	80017ee <HAL_ADC_Start+0xaa>
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	4a2b      	ldr	r2, [pc, #172]	@ (8001898 <HAL_ADC_Start+0x154>)
 80017ea:	4293      	cmp	r3, r2
 80017ec:	d10d      	bne.n	800180a <HAL_ADC_Start+0xc6>
 80017ee:	4b2b      	ldr	r3, [pc, #172]	@ (800189c <HAL_ADC_Start+0x158>)
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d007      	beq.n	800180a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017fe:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001802:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800180e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001812:	2b00      	cmp	r3, #0
 8001814:	d006      	beq.n	8001824 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800181a:	f023 0206 	bic.w	r2, r3, #6
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001822:	e002      	b.n	800182a <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	2200      	movs	r2, #0
 8001828:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2200      	movs	r2, #0
 800182e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f06f 0202 	mvn.w	r2, #2
 800183a:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	689b      	ldr	r3, [r3, #8]
 8001842:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001846:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800184a:	d113      	bne.n	8001874 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001850:	4a11      	ldr	r2, [pc, #68]	@ (8001898 <HAL_ADC_Start+0x154>)
 8001852:	4293      	cmp	r3, r2
 8001854:	d105      	bne.n	8001862 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001856:	4b11      	ldr	r3, [pc, #68]	@ (800189c <HAL_ADC_Start+0x158>)
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800185e:	2b00      	cmp	r3, #0
 8001860:	d108      	bne.n	8001874 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	689a      	ldr	r2, [r3, #8]
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001870:	609a      	str	r2, [r3, #8]
 8001872:	e00c      	b.n	800188e <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	689a      	ldr	r2, [r3, #8]
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001882:	609a      	str	r2, [r3, #8]
 8001884:	e003      	b.n	800188e <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	2200      	movs	r2, #0
 800188a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 800188e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001890:	4618      	mov	r0, r3
 8001892:	3710      	adds	r7, #16
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}
 8001898:	40012800 	.word	0x40012800
 800189c:	40012400 	.word	0x40012400

080018a0 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b084      	sub	sp, #16
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80018a8:	2300      	movs	r3, #0
 80018aa:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80018b2:	2b01      	cmp	r3, #1
 80018b4:	d101      	bne.n	80018ba <HAL_ADC_Stop+0x1a>
 80018b6:	2302      	movs	r3, #2
 80018b8:	e01a      	b.n	80018f0 <HAL_ADC_Stop+0x50>
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	2201      	movs	r2, #1
 80018be:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80018c2:	6878      	ldr	r0, [r7, #4]
 80018c4:	f000 fa7c 	bl	8001dc0 <ADC_ConversionStop_Disable>
 80018c8:	4603      	mov	r3, r0
 80018ca:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80018cc:	7bfb      	ldrb	r3, [r7, #15]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d109      	bne.n	80018e6 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018d6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80018da:	f023 0301 	bic.w	r3, r3, #1
 80018de:	f043 0201 	orr.w	r2, r3, #1
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	2200      	movs	r2, #0
 80018ea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80018ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80018f0:	4618      	mov	r0, r3
 80018f2:	3710      	adds	r7, #16
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}

080018f8 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80018f8:	b590      	push	{r4, r7, lr}
 80018fa:	b087      	sub	sp, #28
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
 8001900:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001902:	2300      	movs	r3, #0
 8001904:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8001906:	2300      	movs	r3, #0
 8001908:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800190a:	2300      	movs	r3, #0
 800190c:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800190e:	f7ff fe13 	bl	8001538 <HAL_GetTick>
 8001912:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	689b      	ldr	r3, [r3, #8]
 800191a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800191e:	2b00      	cmp	r3, #0
 8001920:	d00b      	beq.n	800193a <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001926:	f043 0220 	orr.w	r2, r3, #32
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	2200      	movs	r2, #0
 8001932:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 8001936:	2301      	movs	r3, #1
 8001938:	e0d3      	b.n	8001ae2 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001944:	2b00      	cmp	r3, #0
 8001946:	d131      	bne.n	80019ac <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800194e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001952:	2b00      	cmp	r3, #0
 8001954:	d12a      	bne.n	80019ac <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001956:	e021      	b.n	800199c <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800195e:	d01d      	beq.n	800199c <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	2b00      	cmp	r3, #0
 8001964:	d007      	beq.n	8001976 <HAL_ADC_PollForConversion+0x7e>
 8001966:	f7ff fde7 	bl	8001538 <HAL_GetTick>
 800196a:	4602      	mov	r2, r0
 800196c:	697b      	ldr	r3, [r7, #20]
 800196e:	1ad3      	subs	r3, r2, r3
 8001970:	683a      	ldr	r2, [r7, #0]
 8001972:	429a      	cmp	r2, r3
 8001974:	d212      	bcs.n	800199c <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f003 0302 	and.w	r3, r3, #2
 8001980:	2b00      	cmp	r3, #0
 8001982:	d10b      	bne.n	800199c <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001988:	f043 0204 	orr.w	r2, r3, #4
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	2200      	movs	r2, #0
 8001994:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8001998:	2303      	movs	r3, #3
 800199a:	e0a2      	b.n	8001ae2 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f003 0302 	and.w	r3, r3, #2
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d0d6      	beq.n	8001958 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80019aa:	e070      	b.n	8001a8e <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80019ac:	4b4f      	ldr	r3, [pc, #316]	@ (8001aec <HAL_ADC_PollForConversion+0x1f4>)
 80019ae:	681c      	ldr	r4, [r3, #0]
 80019b0:	2002      	movs	r0, #2
 80019b2:	f001 fa8b 	bl	8002ecc <HAL_RCCEx_GetPeriphCLKFreq>
 80019b6:	4603      	mov	r3, r0
 80019b8:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	6919      	ldr	r1, [r3, #16]
 80019c2:	4b4b      	ldr	r3, [pc, #300]	@ (8001af0 <HAL_ADC_PollForConversion+0x1f8>)
 80019c4:	400b      	ands	r3, r1
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d118      	bne.n	80019fc <HAL_ADC_PollForConversion+0x104>
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	68d9      	ldr	r1, [r3, #12]
 80019d0:	4b48      	ldr	r3, [pc, #288]	@ (8001af4 <HAL_ADC_PollForConversion+0x1fc>)
 80019d2:	400b      	ands	r3, r1
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d111      	bne.n	80019fc <HAL_ADC_PollForConversion+0x104>
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	6919      	ldr	r1, [r3, #16]
 80019de:	4b46      	ldr	r3, [pc, #280]	@ (8001af8 <HAL_ADC_PollForConversion+0x200>)
 80019e0:	400b      	ands	r3, r1
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d108      	bne.n	80019f8 <HAL_ADC_PollForConversion+0x100>
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	68d9      	ldr	r1, [r3, #12]
 80019ec:	4b43      	ldr	r3, [pc, #268]	@ (8001afc <HAL_ADC_PollForConversion+0x204>)
 80019ee:	400b      	ands	r3, r1
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d101      	bne.n	80019f8 <HAL_ADC_PollForConversion+0x100>
 80019f4:	2314      	movs	r3, #20
 80019f6:	e020      	b.n	8001a3a <HAL_ADC_PollForConversion+0x142>
 80019f8:	2329      	movs	r3, #41	@ 0x29
 80019fa:	e01e      	b.n	8001a3a <HAL_ADC_PollForConversion+0x142>
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	6919      	ldr	r1, [r3, #16]
 8001a02:	4b3d      	ldr	r3, [pc, #244]	@ (8001af8 <HAL_ADC_PollForConversion+0x200>)
 8001a04:	400b      	ands	r3, r1
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d106      	bne.n	8001a18 <HAL_ADC_PollForConversion+0x120>
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	68d9      	ldr	r1, [r3, #12]
 8001a10:	4b3a      	ldr	r3, [pc, #232]	@ (8001afc <HAL_ADC_PollForConversion+0x204>)
 8001a12:	400b      	ands	r3, r1
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d00d      	beq.n	8001a34 <HAL_ADC_PollForConversion+0x13c>
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	6919      	ldr	r1, [r3, #16]
 8001a1e:	4b38      	ldr	r3, [pc, #224]	@ (8001b00 <HAL_ADC_PollForConversion+0x208>)
 8001a20:	400b      	ands	r3, r1
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d108      	bne.n	8001a38 <HAL_ADC_PollForConversion+0x140>
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	68d9      	ldr	r1, [r3, #12]
 8001a2c:	4b34      	ldr	r3, [pc, #208]	@ (8001b00 <HAL_ADC_PollForConversion+0x208>)
 8001a2e:	400b      	ands	r3, r1
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d101      	bne.n	8001a38 <HAL_ADC_PollForConversion+0x140>
 8001a34:	2354      	movs	r3, #84	@ 0x54
 8001a36:	e000      	b.n	8001a3a <HAL_ADC_PollForConversion+0x142>
 8001a38:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8001a3a:	fb02 f303 	mul.w	r3, r2, r3
 8001a3e:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001a40:	e021      	b.n	8001a86 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a48:	d01a      	beq.n	8001a80 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d007      	beq.n	8001a60 <HAL_ADC_PollForConversion+0x168>
 8001a50:	f7ff fd72 	bl	8001538 <HAL_GetTick>
 8001a54:	4602      	mov	r2, r0
 8001a56:	697b      	ldr	r3, [r7, #20]
 8001a58:	1ad3      	subs	r3, r2, r3
 8001a5a:	683a      	ldr	r2, [r7, #0]
 8001a5c:	429a      	cmp	r2, r3
 8001a5e:	d20f      	bcs.n	8001a80 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	693a      	ldr	r2, [r7, #16]
 8001a64:	429a      	cmp	r2, r3
 8001a66:	d90b      	bls.n	8001a80 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a6c:	f043 0204 	orr.w	r2, r3, #4
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	2200      	movs	r2, #0
 8001a78:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8001a7c:	2303      	movs	r3, #3
 8001a7e:	e030      	b.n	8001ae2 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	3301      	adds	r3, #1
 8001a84:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	693a      	ldr	r2, [r7, #16]
 8001a8a:	429a      	cmp	r2, r3
 8001a8c:	d8d9      	bhi.n	8001a42 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f06f 0212 	mvn.w	r2, #18
 8001a96:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a9c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	689b      	ldr	r3, [r3, #8]
 8001aaa:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001aae:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001ab2:	d115      	bne.n	8001ae0 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d111      	bne.n	8001ae0 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ac0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001acc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d105      	bne.n	8001ae0 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ad8:	f043 0201 	orr.w	r2, r3, #1
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001ae0:	2300      	movs	r3, #0
}
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	371c      	adds	r7, #28
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd90      	pop	{r4, r7, pc}
 8001aea:	bf00      	nop
 8001aec:	2000000c 	.word	0x2000000c
 8001af0:	24924924 	.word	0x24924924
 8001af4:	00924924 	.word	0x00924924
 8001af8:	12492492 	.word	0x12492492
 8001afc:	00492492 	.word	0x00492492
 8001b00:	00249249 	.word	0x00249249

08001b04 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b083      	sub	sp, #12
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	370c      	adds	r7, #12
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bc80      	pop	{r7}
 8001b1a:	4770      	bx	lr

08001b1c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001b1c:	b480      	push	{r7}
 8001b1e:	b085      	sub	sp, #20
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
 8001b24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b26:	2300      	movs	r3, #0
 8001b28:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001b34:	2b01      	cmp	r3, #1
 8001b36:	d101      	bne.n	8001b3c <HAL_ADC_ConfigChannel+0x20>
 8001b38:	2302      	movs	r3, #2
 8001b3a:	e0dc      	b.n	8001cf6 <HAL_ADC_ConfigChannel+0x1da>
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	2201      	movs	r2, #1
 8001b40:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	2b06      	cmp	r3, #6
 8001b4a:	d81c      	bhi.n	8001b86 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	685a      	ldr	r2, [r3, #4]
 8001b56:	4613      	mov	r3, r2
 8001b58:	009b      	lsls	r3, r3, #2
 8001b5a:	4413      	add	r3, r2
 8001b5c:	3b05      	subs	r3, #5
 8001b5e:	221f      	movs	r2, #31
 8001b60:	fa02 f303 	lsl.w	r3, r2, r3
 8001b64:	43db      	mvns	r3, r3
 8001b66:	4019      	ands	r1, r3
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	6818      	ldr	r0, [r3, #0]
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	685a      	ldr	r2, [r3, #4]
 8001b70:	4613      	mov	r3, r2
 8001b72:	009b      	lsls	r3, r3, #2
 8001b74:	4413      	add	r3, r2
 8001b76:	3b05      	subs	r3, #5
 8001b78:	fa00 f203 	lsl.w	r2, r0, r3
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	430a      	orrs	r2, r1
 8001b82:	635a      	str	r2, [r3, #52]	@ 0x34
 8001b84:	e03c      	b.n	8001c00 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	685b      	ldr	r3, [r3, #4]
 8001b8a:	2b0c      	cmp	r3, #12
 8001b8c:	d81c      	bhi.n	8001bc8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	685a      	ldr	r2, [r3, #4]
 8001b98:	4613      	mov	r3, r2
 8001b9a:	009b      	lsls	r3, r3, #2
 8001b9c:	4413      	add	r3, r2
 8001b9e:	3b23      	subs	r3, #35	@ 0x23
 8001ba0:	221f      	movs	r2, #31
 8001ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba6:	43db      	mvns	r3, r3
 8001ba8:	4019      	ands	r1, r3
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	6818      	ldr	r0, [r3, #0]
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	685a      	ldr	r2, [r3, #4]
 8001bb2:	4613      	mov	r3, r2
 8001bb4:	009b      	lsls	r3, r3, #2
 8001bb6:	4413      	add	r3, r2
 8001bb8:	3b23      	subs	r3, #35	@ 0x23
 8001bba:	fa00 f203 	lsl.w	r2, r0, r3
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	430a      	orrs	r2, r1
 8001bc4:	631a      	str	r2, [r3, #48]	@ 0x30
 8001bc6:	e01b      	b.n	8001c00 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	685a      	ldr	r2, [r3, #4]
 8001bd2:	4613      	mov	r3, r2
 8001bd4:	009b      	lsls	r3, r3, #2
 8001bd6:	4413      	add	r3, r2
 8001bd8:	3b41      	subs	r3, #65	@ 0x41
 8001bda:	221f      	movs	r2, #31
 8001bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001be0:	43db      	mvns	r3, r3
 8001be2:	4019      	ands	r1, r3
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	6818      	ldr	r0, [r3, #0]
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	685a      	ldr	r2, [r3, #4]
 8001bec:	4613      	mov	r3, r2
 8001bee:	009b      	lsls	r3, r3, #2
 8001bf0:	4413      	add	r3, r2
 8001bf2:	3b41      	subs	r3, #65	@ 0x41
 8001bf4:	fa00 f203 	lsl.w	r2, r0, r3
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	430a      	orrs	r2, r1
 8001bfe:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	2b09      	cmp	r3, #9
 8001c06:	d91c      	bls.n	8001c42 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	68d9      	ldr	r1, [r3, #12]
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	681a      	ldr	r2, [r3, #0]
 8001c12:	4613      	mov	r3, r2
 8001c14:	005b      	lsls	r3, r3, #1
 8001c16:	4413      	add	r3, r2
 8001c18:	3b1e      	subs	r3, #30
 8001c1a:	2207      	movs	r2, #7
 8001c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c20:	43db      	mvns	r3, r3
 8001c22:	4019      	ands	r1, r3
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	6898      	ldr	r0, [r3, #8]
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	681a      	ldr	r2, [r3, #0]
 8001c2c:	4613      	mov	r3, r2
 8001c2e:	005b      	lsls	r3, r3, #1
 8001c30:	4413      	add	r3, r2
 8001c32:	3b1e      	subs	r3, #30
 8001c34:	fa00 f203 	lsl.w	r2, r0, r3
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	430a      	orrs	r2, r1
 8001c3e:	60da      	str	r2, [r3, #12]
 8001c40:	e019      	b.n	8001c76 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	6919      	ldr	r1, [r3, #16]
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	681a      	ldr	r2, [r3, #0]
 8001c4c:	4613      	mov	r3, r2
 8001c4e:	005b      	lsls	r3, r3, #1
 8001c50:	4413      	add	r3, r2
 8001c52:	2207      	movs	r2, #7
 8001c54:	fa02 f303 	lsl.w	r3, r2, r3
 8001c58:	43db      	mvns	r3, r3
 8001c5a:	4019      	ands	r1, r3
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	6898      	ldr	r0, [r3, #8]
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	681a      	ldr	r2, [r3, #0]
 8001c64:	4613      	mov	r3, r2
 8001c66:	005b      	lsls	r3, r3, #1
 8001c68:	4413      	add	r3, r2
 8001c6a:	fa00 f203 	lsl.w	r2, r0, r3
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	430a      	orrs	r2, r1
 8001c74:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	2b10      	cmp	r3, #16
 8001c7c:	d003      	beq.n	8001c86 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001c82:	2b11      	cmp	r3, #17
 8001c84:	d132      	bne.n	8001cec <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	4a1d      	ldr	r2, [pc, #116]	@ (8001d00 <HAL_ADC_ConfigChannel+0x1e4>)
 8001c8c:	4293      	cmp	r3, r2
 8001c8e:	d125      	bne.n	8001cdc <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	689b      	ldr	r3, [r3, #8]
 8001c96:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d126      	bne.n	8001cec <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	689a      	ldr	r2, [r3, #8]
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8001cac:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	2b10      	cmp	r3, #16
 8001cb4:	d11a      	bne.n	8001cec <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001cb6:	4b13      	ldr	r3, [pc, #76]	@ (8001d04 <HAL_ADC_ConfigChannel+0x1e8>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	4a13      	ldr	r2, [pc, #76]	@ (8001d08 <HAL_ADC_ConfigChannel+0x1ec>)
 8001cbc:	fba2 2303 	umull	r2, r3, r2, r3
 8001cc0:	0c9a      	lsrs	r2, r3, #18
 8001cc2:	4613      	mov	r3, r2
 8001cc4:	009b      	lsls	r3, r3, #2
 8001cc6:	4413      	add	r3, r2
 8001cc8:	005b      	lsls	r3, r3, #1
 8001cca:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001ccc:	e002      	b.n	8001cd4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001cce:	68bb      	ldr	r3, [r7, #8]
 8001cd0:	3b01      	subs	r3, #1
 8001cd2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001cd4:	68bb      	ldr	r3, [r7, #8]
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d1f9      	bne.n	8001cce <HAL_ADC_ConfigChannel+0x1b2>
 8001cda:	e007      	b.n	8001cec <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ce0:	f043 0220 	orr.w	r2, r3, #32
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001ce8:	2301      	movs	r3, #1
 8001cea:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	2200      	movs	r2, #0
 8001cf0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001cf4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	3714      	adds	r7, #20
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bc80      	pop	{r7}
 8001cfe:	4770      	bx	lr
 8001d00:	40012400 	.word	0x40012400
 8001d04:	2000000c 	.word	0x2000000c
 8001d08:	431bde83 	.word	0x431bde83

08001d0c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b084      	sub	sp, #16
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001d14:	2300      	movs	r3, #0
 8001d16:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	689b      	ldr	r3, [r3, #8]
 8001d22:	f003 0301 	and.w	r3, r3, #1
 8001d26:	2b01      	cmp	r3, #1
 8001d28:	d040      	beq.n	8001dac <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	689a      	ldr	r2, [r3, #8]
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f042 0201 	orr.w	r2, r2, #1
 8001d38:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001d3a:	4b1f      	ldr	r3, [pc, #124]	@ (8001db8 <ADC_Enable+0xac>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4a1f      	ldr	r2, [pc, #124]	@ (8001dbc <ADC_Enable+0xb0>)
 8001d40:	fba2 2303 	umull	r2, r3, r2, r3
 8001d44:	0c9b      	lsrs	r3, r3, #18
 8001d46:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001d48:	e002      	b.n	8001d50 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001d4a:	68bb      	ldr	r3, [r7, #8]
 8001d4c:	3b01      	subs	r3, #1
 8001d4e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001d50:	68bb      	ldr	r3, [r7, #8]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d1f9      	bne.n	8001d4a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001d56:	f7ff fbef 	bl	8001538 <HAL_GetTick>
 8001d5a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001d5c:	e01f      	b.n	8001d9e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001d5e:	f7ff fbeb 	bl	8001538 <HAL_GetTick>
 8001d62:	4602      	mov	r2, r0
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	1ad3      	subs	r3, r2, r3
 8001d68:	2b02      	cmp	r3, #2
 8001d6a:	d918      	bls.n	8001d9e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	689b      	ldr	r3, [r3, #8]
 8001d72:	f003 0301 	and.w	r3, r3, #1
 8001d76:	2b01      	cmp	r3, #1
 8001d78:	d011      	beq.n	8001d9e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d7e:	f043 0210 	orr.w	r2, r3, #16
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d8a:	f043 0201 	orr.w	r2, r3, #1
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	2200      	movs	r2, #0
 8001d96:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	e007      	b.n	8001dae <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	689b      	ldr	r3, [r3, #8]
 8001da4:	f003 0301 	and.w	r3, r3, #1
 8001da8:	2b01      	cmp	r3, #1
 8001daa:	d1d8      	bne.n	8001d5e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001dac:	2300      	movs	r3, #0
}
 8001dae:	4618      	mov	r0, r3
 8001db0:	3710      	adds	r7, #16
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	bf00      	nop
 8001db8:	2000000c 	.word	0x2000000c
 8001dbc:	431bde83 	.word	0x431bde83

08001dc0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b084      	sub	sp, #16
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	689b      	ldr	r3, [r3, #8]
 8001dd2:	f003 0301 	and.w	r3, r3, #1
 8001dd6:	2b01      	cmp	r3, #1
 8001dd8:	d12e      	bne.n	8001e38 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	689a      	ldr	r2, [r3, #8]
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f022 0201 	bic.w	r2, r2, #1
 8001de8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001dea:	f7ff fba5 	bl	8001538 <HAL_GetTick>
 8001dee:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001df0:	e01b      	b.n	8001e2a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001df2:	f7ff fba1 	bl	8001538 <HAL_GetTick>
 8001df6:	4602      	mov	r2, r0
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	1ad3      	subs	r3, r2, r3
 8001dfc:	2b02      	cmp	r3, #2
 8001dfe:	d914      	bls.n	8001e2a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	689b      	ldr	r3, [r3, #8]
 8001e06:	f003 0301 	and.w	r3, r3, #1
 8001e0a:	2b01      	cmp	r3, #1
 8001e0c:	d10d      	bne.n	8001e2a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e12:	f043 0210 	orr.w	r2, r3, #16
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e1e:	f043 0201 	orr.w	r2, r3, #1
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8001e26:	2301      	movs	r3, #1
 8001e28:	e007      	b.n	8001e3a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	689b      	ldr	r3, [r3, #8]
 8001e30:	f003 0301 	and.w	r3, r3, #1
 8001e34:	2b01      	cmp	r3, #1
 8001e36:	d0dc      	beq.n	8001df2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001e38:	2300      	movs	r3, #0
}
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	3710      	adds	r7, #16
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
	...

08001e44 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b085      	sub	sp, #20
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	f003 0307 	and.w	r3, r3, #7
 8001e52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e54:	4b0c      	ldr	r3, [pc, #48]	@ (8001e88 <__NVIC_SetPriorityGrouping+0x44>)
 8001e56:	68db      	ldr	r3, [r3, #12]
 8001e58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e5a:	68ba      	ldr	r2, [r7, #8]
 8001e5c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001e60:	4013      	ands	r3, r2
 8001e62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e68:	68bb      	ldr	r3, [r7, #8]
 8001e6a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e6c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001e70:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e76:	4a04      	ldr	r2, [pc, #16]	@ (8001e88 <__NVIC_SetPriorityGrouping+0x44>)
 8001e78:	68bb      	ldr	r3, [r7, #8]
 8001e7a:	60d3      	str	r3, [r2, #12]
}
 8001e7c:	bf00      	nop
 8001e7e:	3714      	adds	r7, #20
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bc80      	pop	{r7}
 8001e84:	4770      	bx	lr
 8001e86:	bf00      	nop
 8001e88:	e000ed00 	.word	0xe000ed00

08001e8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e90:	4b04      	ldr	r3, [pc, #16]	@ (8001ea4 <__NVIC_GetPriorityGrouping+0x18>)
 8001e92:	68db      	ldr	r3, [r3, #12]
 8001e94:	0a1b      	lsrs	r3, r3, #8
 8001e96:	f003 0307 	and.w	r3, r3, #7
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bc80      	pop	{r7}
 8001ea0:	4770      	bx	lr
 8001ea2:	bf00      	nop
 8001ea4:	e000ed00 	.word	0xe000ed00

08001ea8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b083      	sub	sp, #12
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	4603      	mov	r3, r0
 8001eb0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001eb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	db0b      	blt.n	8001ed2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001eba:	79fb      	ldrb	r3, [r7, #7]
 8001ebc:	f003 021f 	and.w	r2, r3, #31
 8001ec0:	4906      	ldr	r1, [pc, #24]	@ (8001edc <__NVIC_EnableIRQ+0x34>)
 8001ec2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ec6:	095b      	lsrs	r3, r3, #5
 8001ec8:	2001      	movs	r0, #1
 8001eca:	fa00 f202 	lsl.w	r2, r0, r2
 8001ece:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001ed2:	bf00      	nop
 8001ed4:	370c      	adds	r7, #12
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bc80      	pop	{r7}
 8001eda:	4770      	bx	lr
 8001edc:	e000e100 	.word	0xe000e100

08001ee0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	b083      	sub	sp, #12
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	6039      	str	r1, [r7, #0]
 8001eea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001eec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	db0a      	blt.n	8001f0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	b2da      	uxtb	r2, r3
 8001ef8:	490c      	ldr	r1, [pc, #48]	@ (8001f2c <__NVIC_SetPriority+0x4c>)
 8001efa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001efe:	0112      	lsls	r2, r2, #4
 8001f00:	b2d2      	uxtb	r2, r2
 8001f02:	440b      	add	r3, r1
 8001f04:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f08:	e00a      	b.n	8001f20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	b2da      	uxtb	r2, r3
 8001f0e:	4908      	ldr	r1, [pc, #32]	@ (8001f30 <__NVIC_SetPriority+0x50>)
 8001f10:	79fb      	ldrb	r3, [r7, #7]
 8001f12:	f003 030f 	and.w	r3, r3, #15
 8001f16:	3b04      	subs	r3, #4
 8001f18:	0112      	lsls	r2, r2, #4
 8001f1a:	b2d2      	uxtb	r2, r2
 8001f1c:	440b      	add	r3, r1
 8001f1e:	761a      	strb	r2, [r3, #24]
}
 8001f20:	bf00      	nop
 8001f22:	370c      	adds	r7, #12
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bc80      	pop	{r7}
 8001f28:	4770      	bx	lr
 8001f2a:	bf00      	nop
 8001f2c:	e000e100 	.word	0xe000e100
 8001f30:	e000ed00 	.word	0xe000ed00

08001f34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b089      	sub	sp, #36	@ 0x24
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	60f8      	str	r0, [r7, #12]
 8001f3c:	60b9      	str	r1, [r7, #8]
 8001f3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	f003 0307 	and.w	r3, r3, #7
 8001f46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f48:	69fb      	ldr	r3, [r7, #28]
 8001f4a:	f1c3 0307 	rsb	r3, r3, #7
 8001f4e:	2b04      	cmp	r3, #4
 8001f50:	bf28      	it	cs
 8001f52:	2304      	movcs	r3, #4
 8001f54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f56:	69fb      	ldr	r3, [r7, #28]
 8001f58:	3304      	adds	r3, #4
 8001f5a:	2b06      	cmp	r3, #6
 8001f5c:	d902      	bls.n	8001f64 <NVIC_EncodePriority+0x30>
 8001f5e:	69fb      	ldr	r3, [r7, #28]
 8001f60:	3b03      	subs	r3, #3
 8001f62:	e000      	b.n	8001f66 <NVIC_EncodePriority+0x32>
 8001f64:	2300      	movs	r3, #0
 8001f66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f68:	f04f 32ff 	mov.w	r2, #4294967295
 8001f6c:	69bb      	ldr	r3, [r7, #24]
 8001f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f72:	43da      	mvns	r2, r3
 8001f74:	68bb      	ldr	r3, [r7, #8]
 8001f76:	401a      	ands	r2, r3
 8001f78:	697b      	ldr	r3, [r7, #20]
 8001f7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f7c:	f04f 31ff 	mov.w	r1, #4294967295
 8001f80:	697b      	ldr	r3, [r7, #20]
 8001f82:	fa01 f303 	lsl.w	r3, r1, r3
 8001f86:	43d9      	mvns	r1, r3
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f8c:	4313      	orrs	r3, r2
         );
}
 8001f8e:	4618      	mov	r0, r3
 8001f90:	3724      	adds	r7, #36	@ 0x24
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bc80      	pop	{r7}
 8001f96:	4770      	bx	lr

08001f98 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b082      	sub	sp, #8
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	3b01      	subs	r3, #1
 8001fa4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001fa8:	d301      	bcc.n	8001fae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001faa:	2301      	movs	r3, #1
 8001fac:	e00f      	b.n	8001fce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fae:	4a0a      	ldr	r2, [pc, #40]	@ (8001fd8 <SysTick_Config+0x40>)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	3b01      	subs	r3, #1
 8001fb4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fb6:	210f      	movs	r1, #15
 8001fb8:	f04f 30ff 	mov.w	r0, #4294967295
 8001fbc:	f7ff ff90 	bl	8001ee0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fc0:	4b05      	ldr	r3, [pc, #20]	@ (8001fd8 <SysTick_Config+0x40>)
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fc6:	4b04      	ldr	r3, [pc, #16]	@ (8001fd8 <SysTick_Config+0x40>)
 8001fc8:	2207      	movs	r2, #7
 8001fca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fcc:	2300      	movs	r3, #0
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	3708      	adds	r7, #8
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}
 8001fd6:	bf00      	nop
 8001fd8:	e000e010 	.word	0xe000e010

08001fdc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b082      	sub	sp, #8
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fe4:	6878      	ldr	r0, [r7, #4]
 8001fe6:	f7ff ff2d 	bl	8001e44 <__NVIC_SetPriorityGrouping>
}
 8001fea:	bf00      	nop
 8001fec:	3708      	adds	r7, #8
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}

08001ff2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ff2:	b580      	push	{r7, lr}
 8001ff4:	b086      	sub	sp, #24
 8001ff6:	af00      	add	r7, sp, #0
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	60b9      	str	r1, [r7, #8]
 8001ffc:	607a      	str	r2, [r7, #4]
 8001ffe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002000:	2300      	movs	r3, #0
 8002002:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002004:	f7ff ff42 	bl	8001e8c <__NVIC_GetPriorityGrouping>
 8002008:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800200a:	687a      	ldr	r2, [r7, #4]
 800200c:	68b9      	ldr	r1, [r7, #8]
 800200e:	6978      	ldr	r0, [r7, #20]
 8002010:	f7ff ff90 	bl	8001f34 <NVIC_EncodePriority>
 8002014:	4602      	mov	r2, r0
 8002016:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800201a:	4611      	mov	r1, r2
 800201c:	4618      	mov	r0, r3
 800201e:	f7ff ff5f 	bl	8001ee0 <__NVIC_SetPriority>
}
 8002022:	bf00      	nop
 8002024:	3718      	adds	r7, #24
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}

0800202a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800202a:	b580      	push	{r7, lr}
 800202c:	b082      	sub	sp, #8
 800202e:	af00      	add	r7, sp, #0
 8002030:	4603      	mov	r3, r0
 8002032:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002034:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002038:	4618      	mov	r0, r3
 800203a:	f7ff ff35 	bl	8001ea8 <__NVIC_EnableIRQ>
}
 800203e:	bf00      	nop
 8002040:	3708      	adds	r7, #8
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}

08002046 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002046:	b580      	push	{r7, lr}
 8002048:	b082      	sub	sp, #8
 800204a:	af00      	add	r7, sp, #0
 800204c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800204e:	6878      	ldr	r0, [r7, #4]
 8002050:	f7ff ffa2 	bl	8001f98 <SysTick_Config>
 8002054:	4603      	mov	r3, r0
}
 8002056:	4618      	mov	r0, r3
 8002058:	3708      	adds	r7, #8
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}

0800205e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800205e:	b480      	push	{r7}
 8002060:	b085      	sub	sp, #20
 8002062:	af00      	add	r7, sp, #0
 8002064:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002066:	2300      	movs	r3, #0
 8002068:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002070:	b2db      	uxtb	r3, r3
 8002072:	2b02      	cmp	r3, #2
 8002074:	d008      	beq.n	8002088 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2204      	movs	r2, #4
 800207a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2200      	movs	r2, #0
 8002080:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002084:	2301      	movs	r3, #1
 8002086:	e020      	b.n	80020ca <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	681a      	ldr	r2, [r3, #0]
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f022 020e 	bic.w	r2, r2, #14
 8002096:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	681a      	ldr	r2, [r3, #0]
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f022 0201 	bic.w	r2, r2, #1
 80020a6:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80020b0:	2101      	movs	r1, #1
 80020b2:	fa01 f202 	lsl.w	r2, r1, r2
 80020b6:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2201      	movs	r2, #1
 80020bc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2200      	movs	r2, #0
 80020c4:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80020c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80020ca:	4618      	mov	r0, r3
 80020cc:	3714      	adds	r7, #20
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bc80      	pop	{r7}
 80020d2:	4770      	bx	lr

080020d4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b084      	sub	sp, #16
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80020dc:	2300      	movs	r3, #0
 80020de:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80020e6:	b2db      	uxtb	r3, r3
 80020e8:	2b02      	cmp	r3, #2
 80020ea:	d005      	beq.n	80020f8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2204      	movs	r2, #4
 80020f0:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80020f2:	2301      	movs	r3, #1
 80020f4:	73fb      	strb	r3, [r7, #15]
 80020f6:	e051      	b.n	800219c <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	681a      	ldr	r2, [r3, #0]
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f022 020e 	bic.w	r2, r2, #14
 8002106:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	681a      	ldr	r2, [r3, #0]
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f022 0201 	bic.w	r2, r2, #1
 8002116:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a22      	ldr	r2, [pc, #136]	@ (80021a8 <HAL_DMA_Abort_IT+0xd4>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d029      	beq.n	8002176 <HAL_DMA_Abort_IT+0xa2>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4a21      	ldr	r2, [pc, #132]	@ (80021ac <HAL_DMA_Abort_IT+0xd8>)
 8002128:	4293      	cmp	r3, r2
 800212a:	d022      	beq.n	8002172 <HAL_DMA_Abort_IT+0x9e>
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a1f      	ldr	r2, [pc, #124]	@ (80021b0 <HAL_DMA_Abort_IT+0xdc>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d01a      	beq.n	800216c <HAL_DMA_Abort_IT+0x98>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4a1e      	ldr	r2, [pc, #120]	@ (80021b4 <HAL_DMA_Abort_IT+0xe0>)
 800213c:	4293      	cmp	r3, r2
 800213e:	d012      	beq.n	8002166 <HAL_DMA_Abort_IT+0x92>
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a1c      	ldr	r2, [pc, #112]	@ (80021b8 <HAL_DMA_Abort_IT+0xe4>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d00a      	beq.n	8002160 <HAL_DMA_Abort_IT+0x8c>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4a1b      	ldr	r2, [pc, #108]	@ (80021bc <HAL_DMA_Abort_IT+0xe8>)
 8002150:	4293      	cmp	r3, r2
 8002152:	d102      	bne.n	800215a <HAL_DMA_Abort_IT+0x86>
 8002154:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002158:	e00e      	b.n	8002178 <HAL_DMA_Abort_IT+0xa4>
 800215a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800215e:	e00b      	b.n	8002178 <HAL_DMA_Abort_IT+0xa4>
 8002160:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002164:	e008      	b.n	8002178 <HAL_DMA_Abort_IT+0xa4>
 8002166:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800216a:	e005      	b.n	8002178 <HAL_DMA_Abort_IT+0xa4>
 800216c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002170:	e002      	b.n	8002178 <HAL_DMA_Abort_IT+0xa4>
 8002172:	2310      	movs	r3, #16
 8002174:	e000      	b.n	8002178 <HAL_DMA_Abort_IT+0xa4>
 8002176:	2301      	movs	r3, #1
 8002178:	4a11      	ldr	r2, [pc, #68]	@ (80021c0 <HAL_DMA_Abort_IT+0xec>)
 800217a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2201      	movs	r2, #1
 8002180:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2200      	movs	r2, #0
 8002188:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002190:	2b00      	cmp	r3, #0
 8002192:	d003      	beq.n	800219c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002198:	6878      	ldr	r0, [r7, #4]
 800219a:	4798      	blx	r3
    } 
  }
  return status;
 800219c:	7bfb      	ldrb	r3, [r7, #15]
}
 800219e:	4618      	mov	r0, r3
 80021a0:	3710      	adds	r7, #16
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	40020008 	.word	0x40020008
 80021ac:	4002001c 	.word	0x4002001c
 80021b0:	40020030 	.word	0x40020030
 80021b4:	40020044 	.word	0x40020044
 80021b8:	40020058 	.word	0x40020058
 80021bc:	4002006c 	.word	0x4002006c
 80021c0:	40020000 	.word	0x40020000

080021c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b08b      	sub	sp, #44	@ 0x2c
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
 80021cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80021ce:	2300      	movs	r3, #0
 80021d0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80021d2:	2300      	movs	r3, #0
 80021d4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021d6:	e169      	b.n	80024ac <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80021d8:	2201      	movs	r2, #1
 80021da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021dc:	fa02 f303 	lsl.w	r3, r2, r3
 80021e0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	69fa      	ldr	r2, [r7, #28]
 80021e8:	4013      	ands	r3, r2
 80021ea:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80021ec:	69ba      	ldr	r2, [r7, #24]
 80021ee:	69fb      	ldr	r3, [r7, #28]
 80021f0:	429a      	cmp	r2, r3
 80021f2:	f040 8158 	bne.w	80024a6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	685b      	ldr	r3, [r3, #4]
 80021fa:	4a9a      	ldr	r2, [pc, #616]	@ (8002464 <HAL_GPIO_Init+0x2a0>)
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d05e      	beq.n	80022be <HAL_GPIO_Init+0xfa>
 8002200:	4a98      	ldr	r2, [pc, #608]	@ (8002464 <HAL_GPIO_Init+0x2a0>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d875      	bhi.n	80022f2 <HAL_GPIO_Init+0x12e>
 8002206:	4a98      	ldr	r2, [pc, #608]	@ (8002468 <HAL_GPIO_Init+0x2a4>)
 8002208:	4293      	cmp	r3, r2
 800220a:	d058      	beq.n	80022be <HAL_GPIO_Init+0xfa>
 800220c:	4a96      	ldr	r2, [pc, #600]	@ (8002468 <HAL_GPIO_Init+0x2a4>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d86f      	bhi.n	80022f2 <HAL_GPIO_Init+0x12e>
 8002212:	4a96      	ldr	r2, [pc, #600]	@ (800246c <HAL_GPIO_Init+0x2a8>)
 8002214:	4293      	cmp	r3, r2
 8002216:	d052      	beq.n	80022be <HAL_GPIO_Init+0xfa>
 8002218:	4a94      	ldr	r2, [pc, #592]	@ (800246c <HAL_GPIO_Init+0x2a8>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d869      	bhi.n	80022f2 <HAL_GPIO_Init+0x12e>
 800221e:	4a94      	ldr	r2, [pc, #592]	@ (8002470 <HAL_GPIO_Init+0x2ac>)
 8002220:	4293      	cmp	r3, r2
 8002222:	d04c      	beq.n	80022be <HAL_GPIO_Init+0xfa>
 8002224:	4a92      	ldr	r2, [pc, #584]	@ (8002470 <HAL_GPIO_Init+0x2ac>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d863      	bhi.n	80022f2 <HAL_GPIO_Init+0x12e>
 800222a:	4a92      	ldr	r2, [pc, #584]	@ (8002474 <HAL_GPIO_Init+0x2b0>)
 800222c:	4293      	cmp	r3, r2
 800222e:	d046      	beq.n	80022be <HAL_GPIO_Init+0xfa>
 8002230:	4a90      	ldr	r2, [pc, #576]	@ (8002474 <HAL_GPIO_Init+0x2b0>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d85d      	bhi.n	80022f2 <HAL_GPIO_Init+0x12e>
 8002236:	2b12      	cmp	r3, #18
 8002238:	d82a      	bhi.n	8002290 <HAL_GPIO_Init+0xcc>
 800223a:	2b12      	cmp	r3, #18
 800223c:	d859      	bhi.n	80022f2 <HAL_GPIO_Init+0x12e>
 800223e:	a201      	add	r2, pc, #4	@ (adr r2, 8002244 <HAL_GPIO_Init+0x80>)
 8002240:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002244:	080022bf 	.word	0x080022bf
 8002248:	08002299 	.word	0x08002299
 800224c:	080022ab 	.word	0x080022ab
 8002250:	080022ed 	.word	0x080022ed
 8002254:	080022f3 	.word	0x080022f3
 8002258:	080022f3 	.word	0x080022f3
 800225c:	080022f3 	.word	0x080022f3
 8002260:	080022f3 	.word	0x080022f3
 8002264:	080022f3 	.word	0x080022f3
 8002268:	080022f3 	.word	0x080022f3
 800226c:	080022f3 	.word	0x080022f3
 8002270:	080022f3 	.word	0x080022f3
 8002274:	080022f3 	.word	0x080022f3
 8002278:	080022f3 	.word	0x080022f3
 800227c:	080022f3 	.word	0x080022f3
 8002280:	080022f3 	.word	0x080022f3
 8002284:	080022f3 	.word	0x080022f3
 8002288:	080022a1 	.word	0x080022a1
 800228c:	080022b5 	.word	0x080022b5
 8002290:	4a79      	ldr	r2, [pc, #484]	@ (8002478 <HAL_GPIO_Init+0x2b4>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d013      	beq.n	80022be <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002296:	e02c      	b.n	80022f2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	68db      	ldr	r3, [r3, #12]
 800229c:	623b      	str	r3, [r7, #32]
          break;
 800229e:	e029      	b.n	80022f4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	68db      	ldr	r3, [r3, #12]
 80022a4:	3304      	adds	r3, #4
 80022a6:	623b      	str	r3, [r7, #32]
          break;
 80022a8:	e024      	b.n	80022f4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	68db      	ldr	r3, [r3, #12]
 80022ae:	3308      	adds	r3, #8
 80022b0:	623b      	str	r3, [r7, #32]
          break;
 80022b2:	e01f      	b.n	80022f4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	68db      	ldr	r3, [r3, #12]
 80022b8:	330c      	adds	r3, #12
 80022ba:	623b      	str	r3, [r7, #32]
          break;
 80022bc:	e01a      	b.n	80022f4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	689b      	ldr	r3, [r3, #8]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d102      	bne.n	80022cc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80022c6:	2304      	movs	r3, #4
 80022c8:	623b      	str	r3, [r7, #32]
          break;
 80022ca:	e013      	b.n	80022f4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	689b      	ldr	r3, [r3, #8]
 80022d0:	2b01      	cmp	r3, #1
 80022d2:	d105      	bne.n	80022e0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80022d4:	2308      	movs	r3, #8
 80022d6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	69fa      	ldr	r2, [r7, #28]
 80022dc:	611a      	str	r2, [r3, #16]
          break;
 80022de:	e009      	b.n	80022f4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80022e0:	2308      	movs	r3, #8
 80022e2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	69fa      	ldr	r2, [r7, #28]
 80022e8:	615a      	str	r2, [r3, #20]
          break;
 80022ea:	e003      	b.n	80022f4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80022ec:	2300      	movs	r3, #0
 80022ee:	623b      	str	r3, [r7, #32]
          break;
 80022f0:	e000      	b.n	80022f4 <HAL_GPIO_Init+0x130>
          break;
 80022f2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80022f4:	69bb      	ldr	r3, [r7, #24]
 80022f6:	2bff      	cmp	r3, #255	@ 0xff
 80022f8:	d801      	bhi.n	80022fe <HAL_GPIO_Init+0x13a>
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	e001      	b.n	8002302 <HAL_GPIO_Init+0x13e>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	3304      	adds	r3, #4
 8002302:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002304:	69bb      	ldr	r3, [r7, #24]
 8002306:	2bff      	cmp	r3, #255	@ 0xff
 8002308:	d802      	bhi.n	8002310 <HAL_GPIO_Init+0x14c>
 800230a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800230c:	009b      	lsls	r3, r3, #2
 800230e:	e002      	b.n	8002316 <HAL_GPIO_Init+0x152>
 8002310:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002312:	3b08      	subs	r3, #8
 8002314:	009b      	lsls	r3, r3, #2
 8002316:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002318:	697b      	ldr	r3, [r7, #20]
 800231a:	681a      	ldr	r2, [r3, #0]
 800231c:	210f      	movs	r1, #15
 800231e:	693b      	ldr	r3, [r7, #16]
 8002320:	fa01 f303 	lsl.w	r3, r1, r3
 8002324:	43db      	mvns	r3, r3
 8002326:	401a      	ands	r2, r3
 8002328:	6a39      	ldr	r1, [r7, #32]
 800232a:	693b      	ldr	r3, [r7, #16]
 800232c:	fa01 f303 	lsl.w	r3, r1, r3
 8002330:	431a      	orrs	r2, r3
 8002332:	697b      	ldr	r3, [r7, #20]
 8002334:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	685b      	ldr	r3, [r3, #4]
 800233a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800233e:	2b00      	cmp	r3, #0
 8002340:	f000 80b1 	beq.w	80024a6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002344:	4b4d      	ldr	r3, [pc, #308]	@ (800247c <HAL_GPIO_Init+0x2b8>)
 8002346:	699b      	ldr	r3, [r3, #24]
 8002348:	4a4c      	ldr	r2, [pc, #304]	@ (800247c <HAL_GPIO_Init+0x2b8>)
 800234a:	f043 0301 	orr.w	r3, r3, #1
 800234e:	6193      	str	r3, [r2, #24]
 8002350:	4b4a      	ldr	r3, [pc, #296]	@ (800247c <HAL_GPIO_Init+0x2b8>)
 8002352:	699b      	ldr	r3, [r3, #24]
 8002354:	f003 0301 	and.w	r3, r3, #1
 8002358:	60bb      	str	r3, [r7, #8]
 800235a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800235c:	4a48      	ldr	r2, [pc, #288]	@ (8002480 <HAL_GPIO_Init+0x2bc>)
 800235e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002360:	089b      	lsrs	r3, r3, #2
 8002362:	3302      	adds	r3, #2
 8002364:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002368:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800236a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800236c:	f003 0303 	and.w	r3, r3, #3
 8002370:	009b      	lsls	r3, r3, #2
 8002372:	220f      	movs	r2, #15
 8002374:	fa02 f303 	lsl.w	r3, r2, r3
 8002378:	43db      	mvns	r3, r3
 800237a:	68fa      	ldr	r2, [r7, #12]
 800237c:	4013      	ands	r3, r2
 800237e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	4a40      	ldr	r2, [pc, #256]	@ (8002484 <HAL_GPIO_Init+0x2c0>)
 8002384:	4293      	cmp	r3, r2
 8002386:	d013      	beq.n	80023b0 <HAL_GPIO_Init+0x1ec>
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	4a3f      	ldr	r2, [pc, #252]	@ (8002488 <HAL_GPIO_Init+0x2c4>)
 800238c:	4293      	cmp	r3, r2
 800238e:	d00d      	beq.n	80023ac <HAL_GPIO_Init+0x1e8>
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	4a3e      	ldr	r2, [pc, #248]	@ (800248c <HAL_GPIO_Init+0x2c8>)
 8002394:	4293      	cmp	r3, r2
 8002396:	d007      	beq.n	80023a8 <HAL_GPIO_Init+0x1e4>
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	4a3d      	ldr	r2, [pc, #244]	@ (8002490 <HAL_GPIO_Init+0x2cc>)
 800239c:	4293      	cmp	r3, r2
 800239e:	d101      	bne.n	80023a4 <HAL_GPIO_Init+0x1e0>
 80023a0:	2303      	movs	r3, #3
 80023a2:	e006      	b.n	80023b2 <HAL_GPIO_Init+0x1ee>
 80023a4:	2304      	movs	r3, #4
 80023a6:	e004      	b.n	80023b2 <HAL_GPIO_Init+0x1ee>
 80023a8:	2302      	movs	r3, #2
 80023aa:	e002      	b.n	80023b2 <HAL_GPIO_Init+0x1ee>
 80023ac:	2301      	movs	r3, #1
 80023ae:	e000      	b.n	80023b2 <HAL_GPIO_Init+0x1ee>
 80023b0:	2300      	movs	r3, #0
 80023b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023b4:	f002 0203 	and.w	r2, r2, #3
 80023b8:	0092      	lsls	r2, r2, #2
 80023ba:	4093      	lsls	r3, r2
 80023bc:	68fa      	ldr	r2, [r7, #12]
 80023be:	4313      	orrs	r3, r2
 80023c0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80023c2:	492f      	ldr	r1, [pc, #188]	@ (8002480 <HAL_GPIO_Init+0x2bc>)
 80023c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023c6:	089b      	lsrs	r3, r3, #2
 80023c8:	3302      	adds	r3, #2
 80023ca:	68fa      	ldr	r2, [r7, #12]
 80023cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d006      	beq.n	80023ea <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80023dc:	4b2d      	ldr	r3, [pc, #180]	@ (8002494 <HAL_GPIO_Init+0x2d0>)
 80023de:	689a      	ldr	r2, [r3, #8]
 80023e0:	492c      	ldr	r1, [pc, #176]	@ (8002494 <HAL_GPIO_Init+0x2d0>)
 80023e2:	69bb      	ldr	r3, [r7, #24]
 80023e4:	4313      	orrs	r3, r2
 80023e6:	608b      	str	r3, [r1, #8]
 80023e8:	e006      	b.n	80023f8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80023ea:	4b2a      	ldr	r3, [pc, #168]	@ (8002494 <HAL_GPIO_Init+0x2d0>)
 80023ec:	689a      	ldr	r2, [r3, #8]
 80023ee:	69bb      	ldr	r3, [r7, #24]
 80023f0:	43db      	mvns	r3, r3
 80023f2:	4928      	ldr	r1, [pc, #160]	@ (8002494 <HAL_GPIO_Init+0x2d0>)
 80023f4:	4013      	ands	r3, r2
 80023f6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002400:	2b00      	cmp	r3, #0
 8002402:	d006      	beq.n	8002412 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002404:	4b23      	ldr	r3, [pc, #140]	@ (8002494 <HAL_GPIO_Init+0x2d0>)
 8002406:	68da      	ldr	r2, [r3, #12]
 8002408:	4922      	ldr	r1, [pc, #136]	@ (8002494 <HAL_GPIO_Init+0x2d0>)
 800240a:	69bb      	ldr	r3, [r7, #24]
 800240c:	4313      	orrs	r3, r2
 800240e:	60cb      	str	r3, [r1, #12]
 8002410:	e006      	b.n	8002420 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002412:	4b20      	ldr	r3, [pc, #128]	@ (8002494 <HAL_GPIO_Init+0x2d0>)
 8002414:	68da      	ldr	r2, [r3, #12]
 8002416:	69bb      	ldr	r3, [r7, #24]
 8002418:	43db      	mvns	r3, r3
 800241a:	491e      	ldr	r1, [pc, #120]	@ (8002494 <HAL_GPIO_Init+0x2d0>)
 800241c:	4013      	ands	r3, r2
 800241e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002428:	2b00      	cmp	r3, #0
 800242a:	d006      	beq.n	800243a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800242c:	4b19      	ldr	r3, [pc, #100]	@ (8002494 <HAL_GPIO_Init+0x2d0>)
 800242e:	685a      	ldr	r2, [r3, #4]
 8002430:	4918      	ldr	r1, [pc, #96]	@ (8002494 <HAL_GPIO_Init+0x2d0>)
 8002432:	69bb      	ldr	r3, [r7, #24]
 8002434:	4313      	orrs	r3, r2
 8002436:	604b      	str	r3, [r1, #4]
 8002438:	e006      	b.n	8002448 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800243a:	4b16      	ldr	r3, [pc, #88]	@ (8002494 <HAL_GPIO_Init+0x2d0>)
 800243c:	685a      	ldr	r2, [r3, #4]
 800243e:	69bb      	ldr	r3, [r7, #24]
 8002440:	43db      	mvns	r3, r3
 8002442:	4914      	ldr	r1, [pc, #80]	@ (8002494 <HAL_GPIO_Init+0x2d0>)
 8002444:	4013      	ands	r3, r2
 8002446:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002450:	2b00      	cmp	r3, #0
 8002452:	d021      	beq.n	8002498 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002454:	4b0f      	ldr	r3, [pc, #60]	@ (8002494 <HAL_GPIO_Init+0x2d0>)
 8002456:	681a      	ldr	r2, [r3, #0]
 8002458:	490e      	ldr	r1, [pc, #56]	@ (8002494 <HAL_GPIO_Init+0x2d0>)
 800245a:	69bb      	ldr	r3, [r7, #24]
 800245c:	4313      	orrs	r3, r2
 800245e:	600b      	str	r3, [r1, #0]
 8002460:	e021      	b.n	80024a6 <HAL_GPIO_Init+0x2e2>
 8002462:	bf00      	nop
 8002464:	10320000 	.word	0x10320000
 8002468:	10310000 	.word	0x10310000
 800246c:	10220000 	.word	0x10220000
 8002470:	10210000 	.word	0x10210000
 8002474:	10120000 	.word	0x10120000
 8002478:	10110000 	.word	0x10110000
 800247c:	40021000 	.word	0x40021000
 8002480:	40010000 	.word	0x40010000
 8002484:	40010800 	.word	0x40010800
 8002488:	40010c00 	.word	0x40010c00
 800248c:	40011000 	.word	0x40011000
 8002490:	40011400 	.word	0x40011400
 8002494:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002498:	4b0b      	ldr	r3, [pc, #44]	@ (80024c8 <HAL_GPIO_Init+0x304>)
 800249a:	681a      	ldr	r2, [r3, #0]
 800249c:	69bb      	ldr	r3, [r7, #24]
 800249e:	43db      	mvns	r3, r3
 80024a0:	4909      	ldr	r1, [pc, #36]	@ (80024c8 <HAL_GPIO_Init+0x304>)
 80024a2:	4013      	ands	r3, r2
 80024a4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80024a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024a8:	3301      	adds	r3, #1
 80024aa:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	681a      	ldr	r2, [r3, #0]
 80024b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024b2:	fa22 f303 	lsr.w	r3, r2, r3
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	f47f ae8e 	bne.w	80021d8 <HAL_GPIO_Init+0x14>
  }
}
 80024bc:	bf00      	nop
 80024be:	bf00      	nop
 80024c0:	372c      	adds	r7, #44	@ 0x2c
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bc80      	pop	{r7}
 80024c6:	4770      	bx	lr
 80024c8:	40010400 	.word	0x40010400

080024cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024cc:	b480      	push	{r7}
 80024ce:	b083      	sub	sp, #12
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
 80024d4:	460b      	mov	r3, r1
 80024d6:	807b      	strh	r3, [r7, #2]
 80024d8:	4613      	mov	r3, r2
 80024da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80024dc:	787b      	ldrb	r3, [r7, #1]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d003      	beq.n	80024ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80024e2:	887a      	ldrh	r2, [r7, #2]
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80024e8:	e003      	b.n	80024f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80024ea:	887b      	ldrh	r3, [r7, #2]
 80024ec:	041a      	lsls	r2, r3, #16
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	611a      	str	r2, [r3, #16]
}
 80024f2:	bf00      	nop
 80024f4:	370c      	adds	r7, #12
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bc80      	pop	{r7}
 80024fa:	4770      	bx	lr

080024fc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b082      	sub	sp, #8
 8002500:	af00      	add	r7, sp, #0
 8002502:	4603      	mov	r3, r0
 8002504:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002506:	4b08      	ldr	r3, [pc, #32]	@ (8002528 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002508:	695a      	ldr	r2, [r3, #20]
 800250a:	88fb      	ldrh	r3, [r7, #6]
 800250c:	4013      	ands	r3, r2
 800250e:	2b00      	cmp	r3, #0
 8002510:	d006      	beq.n	8002520 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002512:	4a05      	ldr	r2, [pc, #20]	@ (8002528 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002514:	88fb      	ldrh	r3, [r7, #6]
 8002516:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002518:	88fb      	ldrh	r3, [r7, #6]
 800251a:	4618      	mov	r0, r3
 800251c:	f000 f806 	bl	800252c <HAL_GPIO_EXTI_Callback>
  }
}
 8002520:	bf00      	nop
 8002522:	3708      	adds	r7, #8
 8002524:	46bd      	mov	sp, r7
 8002526:	bd80      	pop	{r7, pc}
 8002528:	40010400 	.word	0x40010400

0800252c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800252c:	b480      	push	{r7}
 800252e:	b083      	sub	sp, #12
 8002530:	af00      	add	r7, sp, #0
 8002532:	4603      	mov	r3, r0
 8002534:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002536:	bf00      	nop
 8002538:	370c      	adds	r7, #12
 800253a:	46bd      	mov	sp, r7
 800253c:	bc80      	pop	{r7}
 800253e:	4770      	bx	lr

08002540 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b086      	sub	sp, #24
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d101      	bne.n	8002552 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800254e:	2301      	movs	r3, #1
 8002550:	e272      	b.n	8002a38 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f003 0301 	and.w	r3, r3, #1
 800255a:	2b00      	cmp	r3, #0
 800255c:	f000 8087 	beq.w	800266e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002560:	4b92      	ldr	r3, [pc, #584]	@ (80027ac <HAL_RCC_OscConfig+0x26c>)
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	f003 030c 	and.w	r3, r3, #12
 8002568:	2b04      	cmp	r3, #4
 800256a:	d00c      	beq.n	8002586 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800256c:	4b8f      	ldr	r3, [pc, #572]	@ (80027ac <HAL_RCC_OscConfig+0x26c>)
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	f003 030c 	and.w	r3, r3, #12
 8002574:	2b08      	cmp	r3, #8
 8002576:	d112      	bne.n	800259e <HAL_RCC_OscConfig+0x5e>
 8002578:	4b8c      	ldr	r3, [pc, #560]	@ (80027ac <HAL_RCC_OscConfig+0x26c>)
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002580:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002584:	d10b      	bne.n	800259e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002586:	4b89      	ldr	r3, [pc, #548]	@ (80027ac <HAL_RCC_OscConfig+0x26c>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800258e:	2b00      	cmp	r3, #0
 8002590:	d06c      	beq.n	800266c <HAL_RCC_OscConfig+0x12c>
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d168      	bne.n	800266c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800259a:	2301      	movs	r3, #1
 800259c:	e24c      	b.n	8002a38 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80025a6:	d106      	bne.n	80025b6 <HAL_RCC_OscConfig+0x76>
 80025a8:	4b80      	ldr	r3, [pc, #512]	@ (80027ac <HAL_RCC_OscConfig+0x26c>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4a7f      	ldr	r2, [pc, #508]	@ (80027ac <HAL_RCC_OscConfig+0x26c>)
 80025ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025b2:	6013      	str	r3, [r2, #0]
 80025b4:	e02e      	b.n	8002614 <HAL_RCC_OscConfig+0xd4>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d10c      	bne.n	80025d8 <HAL_RCC_OscConfig+0x98>
 80025be:	4b7b      	ldr	r3, [pc, #492]	@ (80027ac <HAL_RCC_OscConfig+0x26c>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4a7a      	ldr	r2, [pc, #488]	@ (80027ac <HAL_RCC_OscConfig+0x26c>)
 80025c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025c8:	6013      	str	r3, [r2, #0]
 80025ca:	4b78      	ldr	r3, [pc, #480]	@ (80027ac <HAL_RCC_OscConfig+0x26c>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4a77      	ldr	r2, [pc, #476]	@ (80027ac <HAL_RCC_OscConfig+0x26c>)
 80025d0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80025d4:	6013      	str	r3, [r2, #0]
 80025d6:	e01d      	b.n	8002614 <HAL_RCC_OscConfig+0xd4>
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80025e0:	d10c      	bne.n	80025fc <HAL_RCC_OscConfig+0xbc>
 80025e2:	4b72      	ldr	r3, [pc, #456]	@ (80027ac <HAL_RCC_OscConfig+0x26c>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	4a71      	ldr	r2, [pc, #452]	@ (80027ac <HAL_RCC_OscConfig+0x26c>)
 80025e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80025ec:	6013      	str	r3, [r2, #0]
 80025ee:	4b6f      	ldr	r3, [pc, #444]	@ (80027ac <HAL_RCC_OscConfig+0x26c>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4a6e      	ldr	r2, [pc, #440]	@ (80027ac <HAL_RCC_OscConfig+0x26c>)
 80025f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025f8:	6013      	str	r3, [r2, #0]
 80025fa:	e00b      	b.n	8002614 <HAL_RCC_OscConfig+0xd4>
 80025fc:	4b6b      	ldr	r3, [pc, #428]	@ (80027ac <HAL_RCC_OscConfig+0x26c>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a6a      	ldr	r2, [pc, #424]	@ (80027ac <HAL_RCC_OscConfig+0x26c>)
 8002602:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002606:	6013      	str	r3, [r2, #0]
 8002608:	4b68      	ldr	r3, [pc, #416]	@ (80027ac <HAL_RCC_OscConfig+0x26c>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a67      	ldr	r2, [pc, #412]	@ (80027ac <HAL_RCC_OscConfig+0x26c>)
 800260e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002612:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d013      	beq.n	8002644 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800261c:	f7fe ff8c 	bl	8001538 <HAL_GetTick>
 8002620:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002622:	e008      	b.n	8002636 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002624:	f7fe ff88 	bl	8001538 <HAL_GetTick>
 8002628:	4602      	mov	r2, r0
 800262a:	693b      	ldr	r3, [r7, #16]
 800262c:	1ad3      	subs	r3, r2, r3
 800262e:	2b64      	cmp	r3, #100	@ 0x64
 8002630:	d901      	bls.n	8002636 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002632:	2303      	movs	r3, #3
 8002634:	e200      	b.n	8002a38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002636:	4b5d      	ldr	r3, [pc, #372]	@ (80027ac <HAL_RCC_OscConfig+0x26c>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800263e:	2b00      	cmp	r3, #0
 8002640:	d0f0      	beq.n	8002624 <HAL_RCC_OscConfig+0xe4>
 8002642:	e014      	b.n	800266e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002644:	f7fe ff78 	bl	8001538 <HAL_GetTick>
 8002648:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800264a:	e008      	b.n	800265e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800264c:	f7fe ff74 	bl	8001538 <HAL_GetTick>
 8002650:	4602      	mov	r2, r0
 8002652:	693b      	ldr	r3, [r7, #16]
 8002654:	1ad3      	subs	r3, r2, r3
 8002656:	2b64      	cmp	r3, #100	@ 0x64
 8002658:	d901      	bls.n	800265e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800265a:	2303      	movs	r3, #3
 800265c:	e1ec      	b.n	8002a38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800265e:	4b53      	ldr	r3, [pc, #332]	@ (80027ac <HAL_RCC_OscConfig+0x26c>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002666:	2b00      	cmp	r3, #0
 8002668:	d1f0      	bne.n	800264c <HAL_RCC_OscConfig+0x10c>
 800266a:	e000      	b.n	800266e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800266c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f003 0302 	and.w	r3, r3, #2
 8002676:	2b00      	cmp	r3, #0
 8002678:	d063      	beq.n	8002742 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800267a:	4b4c      	ldr	r3, [pc, #304]	@ (80027ac <HAL_RCC_OscConfig+0x26c>)
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	f003 030c 	and.w	r3, r3, #12
 8002682:	2b00      	cmp	r3, #0
 8002684:	d00b      	beq.n	800269e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002686:	4b49      	ldr	r3, [pc, #292]	@ (80027ac <HAL_RCC_OscConfig+0x26c>)
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	f003 030c 	and.w	r3, r3, #12
 800268e:	2b08      	cmp	r3, #8
 8002690:	d11c      	bne.n	80026cc <HAL_RCC_OscConfig+0x18c>
 8002692:	4b46      	ldr	r3, [pc, #280]	@ (80027ac <HAL_RCC_OscConfig+0x26c>)
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800269a:	2b00      	cmp	r3, #0
 800269c:	d116      	bne.n	80026cc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800269e:	4b43      	ldr	r3, [pc, #268]	@ (80027ac <HAL_RCC_OscConfig+0x26c>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f003 0302 	and.w	r3, r3, #2
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d005      	beq.n	80026b6 <HAL_RCC_OscConfig+0x176>
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	691b      	ldr	r3, [r3, #16]
 80026ae:	2b01      	cmp	r3, #1
 80026b0:	d001      	beq.n	80026b6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80026b2:	2301      	movs	r3, #1
 80026b4:	e1c0      	b.n	8002a38 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026b6:	4b3d      	ldr	r3, [pc, #244]	@ (80027ac <HAL_RCC_OscConfig+0x26c>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	695b      	ldr	r3, [r3, #20]
 80026c2:	00db      	lsls	r3, r3, #3
 80026c4:	4939      	ldr	r1, [pc, #228]	@ (80027ac <HAL_RCC_OscConfig+0x26c>)
 80026c6:	4313      	orrs	r3, r2
 80026c8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026ca:	e03a      	b.n	8002742 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	691b      	ldr	r3, [r3, #16]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d020      	beq.n	8002716 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80026d4:	4b36      	ldr	r3, [pc, #216]	@ (80027b0 <HAL_RCC_OscConfig+0x270>)
 80026d6:	2201      	movs	r2, #1
 80026d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026da:	f7fe ff2d 	bl	8001538 <HAL_GetTick>
 80026de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026e0:	e008      	b.n	80026f4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026e2:	f7fe ff29 	bl	8001538 <HAL_GetTick>
 80026e6:	4602      	mov	r2, r0
 80026e8:	693b      	ldr	r3, [r7, #16]
 80026ea:	1ad3      	subs	r3, r2, r3
 80026ec:	2b02      	cmp	r3, #2
 80026ee:	d901      	bls.n	80026f4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80026f0:	2303      	movs	r3, #3
 80026f2:	e1a1      	b.n	8002a38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026f4:	4b2d      	ldr	r3, [pc, #180]	@ (80027ac <HAL_RCC_OscConfig+0x26c>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f003 0302 	and.w	r3, r3, #2
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d0f0      	beq.n	80026e2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002700:	4b2a      	ldr	r3, [pc, #168]	@ (80027ac <HAL_RCC_OscConfig+0x26c>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	695b      	ldr	r3, [r3, #20]
 800270c:	00db      	lsls	r3, r3, #3
 800270e:	4927      	ldr	r1, [pc, #156]	@ (80027ac <HAL_RCC_OscConfig+0x26c>)
 8002710:	4313      	orrs	r3, r2
 8002712:	600b      	str	r3, [r1, #0]
 8002714:	e015      	b.n	8002742 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002716:	4b26      	ldr	r3, [pc, #152]	@ (80027b0 <HAL_RCC_OscConfig+0x270>)
 8002718:	2200      	movs	r2, #0
 800271a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800271c:	f7fe ff0c 	bl	8001538 <HAL_GetTick>
 8002720:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002722:	e008      	b.n	8002736 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002724:	f7fe ff08 	bl	8001538 <HAL_GetTick>
 8002728:	4602      	mov	r2, r0
 800272a:	693b      	ldr	r3, [r7, #16]
 800272c:	1ad3      	subs	r3, r2, r3
 800272e:	2b02      	cmp	r3, #2
 8002730:	d901      	bls.n	8002736 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002732:	2303      	movs	r3, #3
 8002734:	e180      	b.n	8002a38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002736:	4b1d      	ldr	r3, [pc, #116]	@ (80027ac <HAL_RCC_OscConfig+0x26c>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f003 0302 	and.w	r3, r3, #2
 800273e:	2b00      	cmp	r3, #0
 8002740:	d1f0      	bne.n	8002724 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f003 0308 	and.w	r3, r3, #8
 800274a:	2b00      	cmp	r3, #0
 800274c:	d03a      	beq.n	80027c4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	699b      	ldr	r3, [r3, #24]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d019      	beq.n	800278a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002756:	4b17      	ldr	r3, [pc, #92]	@ (80027b4 <HAL_RCC_OscConfig+0x274>)
 8002758:	2201      	movs	r2, #1
 800275a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800275c:	f7fe feec 	bl	8001538 <HAL_GetTick>
 8002760:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002762:	e008      	b.n	8002776 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002764:	f7fe fee8 	bl	8001538 <HAL_GetTick>
 8002768:	4602      	mov	r2, r0
 800276a:	693b      	ldr	r3, [r7, #16]
 800276c:	1ad3      	subs	r3, r2, r3
 800276e:	2b02      	cmp	r3, #2
 8002770:	d901      	bls.n	8002776 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002772:	2303      	movs	r3, #3
 8002774:	e160      	b.n	8002a38 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002776:	4b0d      	ldr	r3, [pc, #52]	@ (80027ac <HAL_RCC_OscConfig+0x26c>)
 8002778:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800277a:	f003 0302 	and.w	r3, r3, #2
 800277e:	2b00      	cmp	r3, #0
 8002780:	d0f0      	beq.n	8002764 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002782:	2001      	movs	r0, #1
 8002784:	f000 face 	bl	8002d24 <RCC_Delay>
 8002788:	e01c      	b.n	80027c4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800278a:	4b0a      	ldr	r3, [pc, #40]	@ (80027b4 <HAL_RCC_OscConfig+0x274>)
 800278c:	2200      	movs	r2, #0
 800278e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002790:	f7fe fed2 	bl	8001538 <HAL_GetTick>
 8002794:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002796:	e00f      	b.n	80027b8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002798:	f7fe fece 	bl	8001538 <HAL_GetTick>
 800279c:	4602      	mov	r2, r0
 800279e:	693b      	ldr	r3, [r7, #16]
 80027a0:	1ad3      	subs	r3, r2, r3
 80027a2:	2b02      	cmp	r3, #2
 80027a4:	d908      	bls.n	80027b8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80027a6:	2303      	movs	r3, #3
 80027a8:	e146      	b.n	8002a38 <HAL_RCC_OscConfig+0x4f8>
 80027aa:	bf00      	nop
 80027ac:	40021000 	.word	0x40021000
 80027b0:	42420000 	.word	0x42420000
 80027b4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027b8:	4b92      	ldr	r3, [pc, #584]	@ (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 80027ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027bc:	f003 0302 	and.w	r3, r3, #2
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d1e9      	bne.n	8002798 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f003 0304 	and.w	r3, r3, #4
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	f000 80a6 	beq.w	800291e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027d2:	2300      	movs	r3, #0
 80027d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027d6:	4b8b      	ldr	r3, [pc, #556]	@ (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 80027d8:	69db      	ldr	r3, [r3, #28]
 80027da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d10d      	bne.n	80027fe <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027e2:	4b88      	ldr	r3, [pc, #544]	@ (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 80027e4:	69db      	ldr	r3, [r3, #28]
 80027e6:	4a87      	ldr	r2, [pc, #540]	@ (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 80027e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80027ec:	61d3      	str	r3, [r2, #28]
 80027ee:	4b85      	ldr	r3, [pc, #532]	@ (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 80027f0:	69db      	ldr	r3, [r3, #28]
 80027f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027f6:	60bb      	str	r3, [r7, #8]
 80027f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80027fa:	2301      	movs	r3, #1
 80027fc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027fe:	4b82      	ldr	r3, [pc, #520]	@ (8002a08 <HAL_RCC_OscConfig+0x4c8>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002806:	2b00      	cmp	r3, #0
 8002808:	d118      	bne.n	800283c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800280a:	4b7f      	ldr	r3, [pc, #508]	@ (8002a08 <HAL_RCC_OscConfig+0x4c8>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4a7e      	ldr	r2, [pc, #504]	@ (8002a08 <HAL_RCC_OscConfig+0x4c8>)
 8002810:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002814:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002816:	f7fe fe8f 	bl	8001538 <HAL_GetTick>
 800281a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800281c:	e008      	b.n	8002830 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800281e:	f7fe fe8b 	bl	8001538 <HAL_GetTick>
 8002822:	4602      	mov	r2, r0
 8002824:	693b      	ldr	r3, [r7, #16]
 8002826:	1ad3      	subs	r3, r2, r3
 8002828:	2b64      	cmp	r3, #100	@ 0x64
 800282a:	d901      	bls.n	8002830 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800282c:	2303      	movs	r3, #3
 800282e:	e103      	b.n	8002a38 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002830:	4b75      	ldr	r3, [pc, #468]	@ (8002a08 <HAL_RCC_OscConfig+0x4c8>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002838:	2b00      	cmp	r3, #0
 800283a:	d0f0      	beq.n	800281e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	68db      	ldr	r3, [r3, #12]
 8002840:	2b01      	cmp	r3, #1
 8002842:	d106      	bne.n	8002852 <HAL_RCC_OscConfig+0x312>
 8002844:	4b6f      	ldr	r3, [pc, #444]	@ (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 8002846:	6a1b      	ldr	r3, [r3, #32]
 8002848:	4a6e      	ldr	r2, [pc, #440]	@ (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 800284a:	f043 0301 	orr.w	r3, r3, #1
 800284e:	6213      	str	r3, [r2, #32]
 8002850:	e02d      	b.n	80028ae <HAL_RCC_OscConfig+0x36e>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	68db      	ldr	r3, [r3, #12]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d10c      	bne.n	8002874 <HAL_RCC_OscConfig+0x334>
 800285a:	4b6a      	ldr	r3, [pc, #424]	@ (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 800285c:	6a1b      	ldr	r3, [r3, #32]
 800285e:	4a69      	ldr	r2, [pc, #420]	@ (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 8002860:	f023 0301 	bic.w	r3, r3, #1
 8002864:	6213      	str	r3, [r2, #32]
 8002866:	4b67      	ldr	r3, [pc, #412]	@ (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 8002868:	6a1b      	ldr	r3, [r3, #32]
 800286a:	4a66      	ldr	r2, [pc, #408]	@ (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 800286c:	f023 0304 	bic.w	r3, r3, #4
 8002870:	6213      	str	r3, [r2, #32]
 8002872:	e01c      	b.n	80028ae <HAL_RCC_OscConfig+0x36e>
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	68db      	ldr	r3, [r3, #12]
 8002878:	2b05      	cmp	r3, #5
 800287a:	d10c      	bne.n	8002896 <HAL_RCC_OscConfig+0x356>
 800287c:	4b61      	ldr	r3, [pc, #388]	@ (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 800287e:	6a1b      	ldr	r3, [r3, #32]
 8002880:	4a60      	ldr	r2, [pc, #384]	@ (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 8002882:	f043 0304 	orr.w	r3, r3, #4
 8002886:	6213      	str	r3, [r2, #32]
 8002888:	4b5e      	ldr	r3, [pc, #376]	@ (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 800288a:	6a1b      	ldr	r3, [r3, #32]
 800288c:	4a5d      	ldr	r2, [pc, #372]	@ (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 800288e:	f043 0301 	orr.w	r3, r3, #1
 8002892:	6213      	str	r3, [r2, #32]
 8002894:	e00b      	b.n	80028ae <HAL_RCC_OscConfig+0x36e>
 8002896:	4b5b      	ldr	r3, [pc, #364]	@ (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 8002898:	6a1b      	ldr	r3, [r3, #32]
 800289a:	4a5a      	ldr	r2, [pc, #360]	@ (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 800289c:	f023 0301 	bic.w	r3, r3, #1
 80028a0:	6213      	str	r3, [r2, #32]
 80028a2:	4b58      	ldr	r3, [pc, #352]	@ (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 80028a4:	6a1b      	ldr	r3, [r3, #32]
 80028a6:	4a57      	ldr	r2, [pc, #348]	@ (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 80028a8:	f023 0304 	bic.w	r3, r3, #4
 80028ac:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	68db      	ldr	r3, [r3, #12]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d015      	beq.n	80028e2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028b6:	f7fe fe3f 	bl	8001538 <HAL_GetTick>
 80028ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028bc:	e00a      	b.n	80028d4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028be:	f7fe fe3b 	bl	8001538 <HAL_GetTick>
 80028c2:	4602      	mov	r2, r0
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	1ad3      	subs	r3, r2, r3
 80028c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d901      	bls.n	80028d4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80028d0:	2303      	movs	r3, #3
 80028d2:	e0b1      	b.n	8002a38 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028d4:	4b4b      	ldr	r3, [pc, #300]	@ (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 80028d6:	6a1b      	ldr	r3, [r3, #32]
 80028d8:	f003 0302 	and.w	r3, r3, #2
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d0ee      	beq.n	80028be <HAL_RCC_OscConfig+0x37e>
 80028e0:	e014      	b.n	800290c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028e2:	f7fe fe29 	bl	8001538 <HAL_GetTick>
 80028e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028e8:	e00a      	b.n	8002900 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028ea:	f7fe fe25 	bl	8001538 <HAL_GetTick>
 80028ee:	4602      	mov	r2, r0
 80028f0:	693b      	ldr	r3, [r7, #16]
 80028f2:	1ad3      	subs	r3, r2, r3
 80028f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d901      	bls.n	8002900 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80028fc:	2303      	movs	r3, #3
 80028fe:	e09b      	b.n	8002a38 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002900:	4b40      	ldr	r3, [pc, #256]	@ (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 8002902:	6a1b      	ldr	r3, [r3, #32]
 8002904:	f003 0302 	and.w	r3, r3, #2
 8002908:	2b00      	cmp	r3, #0
 800290a:	d1ee      	bne.n	80028ea <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800290c:	7dfb      	ldrb	r3, [r7, #23]
 800290e:	2b01      	cmp	r3, #1
 8002910:	d105      	bne.n	800291e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002912:	4b3c      	ldr	r3, [pc, #240]	@ (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 8002914:	69db      	ldr	r3, [r3, #28]
 8002916:	4a3b      	ldr	r2, [pc, #236]	@ (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 8002918:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800291c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	69db      	ldr	r3, [r3, #28]
 8002922:	2b00      	cmp	r3, #0
 8002924:	f000 8087 	beq.w	8002a36 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002928:	4b36      	ldr	r3, [pc, #216]	@ (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	f003 030c 	and.w	r3, r3, #12
 8002930:	2b08      	cmp	r3, #8
 8002932:	d061      	beq.n	80029f8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	69db      	ldr	r3, [r3, #28]
 8002938:	2b02      	cmp	r3, #2
 800293a:	d146      	bne.n	80029ca <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800293c:	4b33      	ldr	r3, [pc, #204]	@ (8002a0c <HAL_RCC_OscConfig+0x4cc>)
 800293e:	2200      	movs	r2, #0
 8002940:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002942:	f7fe fdf9 	bl	8001538 <HAL_GetTick>
 8002946:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002948:	e008      	b.n	800295c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800294a:	f7fe fdf5 	bl	8001538 <HAL_GetTick>
 800294e:	4602      	mov	r2, r0
 8002950:	693b      	ldr	r3, [r7, #16]
 8002952:	1ad3      	subs	r3, r2, r3
 8002954:	2b02      	cmp	r3, #2
 8002956:	d901      	bls.n	800295c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002958:	2303      	movs	r3, #3
 800295a:	e06d      	b.n	8002a38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800295c:	4b29      	ldr	r3, [pc, #164]	@ (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002964:	2b00      	cmp	r3, #0
 8002966:	d1f0      	bne.n	800294a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6a1b      	ldr	r3, [r3, #32]
 800296c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002970:	d108      	bne.n	8002984 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002972:	4b24      	ldr	r3, [pc, #144]	@ (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	689b      	ldr	r3, [r3, #8]
 800297e:	4921      	ldr	r1, [pc, #132]	@ (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 8002980:	4313      	orrs	r3, r2
 8002982:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002984:	4b1f      	ldr	r3, [pc, #124]	@ (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6a19      	ldr	r1, [r3, #32]
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002994:	430b      	orrs	r3, r1
 8002996:	491b      	ldr	r1, [pc, #108]	@ (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 8002998:	4313      	orrs	r3, r2
 800299a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800299c:	4b1b      	ldr	r3, [pc, #108]	@ (8002a0c <HAL_RCC_OscConfig+0x4cc>)
 800299e:	2201      	movs	r2, #1
 80029a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029a2:	f7fe fdc9 	bl	8001538 <HAL_GetTick>
 80029a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80029a8:	e008      	b.n	80029bc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029aa:	f7fe fdc5 	bl	8001538 <HAL_GetTick>
 80029ae:	4602      	mov	r2, r0
 80029b0:	693b      	ldr	r3, [r7, #16]
 80029b2:	1ad3      	subs	r3, r2, r3
 80029b4:	2b02      	cmp	r3, #2
 80029b6:	d901      	bls.n	80029bc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80029b8:	2303      	movs	r3, #3
 80029ba:	e03d      	b.n	8002a38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80029bc:	4b11      	ldr	r3, [pc, #68]	@ (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d0f0      	beq.n	80029aa <HAL_RCC_OscConfig+0x46a>
 80029c8:	e035      	b.n	8002a36 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029ca:	4b10      	ldr	r3, [pc, #64]	@ (8002a0c <HAL_RCC_OscConfig+0x4cc>)
 80029cc:	2200      	movs	r2, #0
 80029ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029d0:	f7fe fdb2 	bl	8001538 <HAL_GetTick>
 80029d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029d6:	e008      	b.n	80029ea <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029d8:	f7fe fdae 	bl	8001538 <HAL_GetTick>
 80029dc:	4602      	mov	r2, r0
 80029de:	693b      	ldr	r3, [r7, #16]
 80029e0:	1ad3      	subs	r3, r2, r3
 80029e2:	2b02      	cmp	r3, #2
 80029e4:	d901      	bls.n	80029ea <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80029e6:	2303      	movs	r3, #3
 80029e8:	e026      	b.n	8002a38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029ea:	4b06      	ldr	r3, [pc, #24]	@ (8002a04 <HAL_RCC_OscConfig+0x4c4>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d1f0      	bne.n	80029d8 <HAL_RCC_OscConfig+0x498>
 80029f6:	e01e      	b.n	8002a36 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	69db      	ldr	r3, [r3, #28]
 80029fc:	2b01      	cmp	r3, #1
 80029fe:	d107      	bne.n	8002a10 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002a00:	2301      	movs	r3, #1
 8002a02:	e019      	b.n	8002a38 <HAL_RCC_OscConfig+0x4f8>
 8002a04:	40021000 	.word	0x40021000
 8002a08:	40007000 	.word	0x40007000
 8002a0c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002a10:	4b0b      	ldr	r3, [pc, #44]	@ (8002a40 <HAL_RCC_OscConfig+0x500>)
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6a1b      	ldr	r3, [r3, #32]
 8002a20:	429a      	cmp	r2, r3
 8002a22:	d106      	bne.n	8002a32 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a2e:	429a      	cmp	r2, r3
 8002a30:	d001      	beq.n	8002a36 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002a32:	2301      	movs	r3, #1
 8002a34:	e000      	b.n	8002a38 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002a36:	2300      	movs	r3, #0
}
 8002a38:	4618      	mov	r0, r3
 8002a3a:	3718      	adds	r7, #24
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bd80      	pop	{r7, pc}
 8002a40:	40021000 	.word	0x40021000

08002a44 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b084      	sub	sp, #16
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
 8002a4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d101      	bne.n	8002a58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a54:	2301      	movs	r3, #1
 8002a56:	e0d0      	b.n	8002bfa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a58:	4b6a      	ldr	r3, [pc, #424]	@ (8002c04 <HAL_RCC_ClockConfig+0x1c0>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f003 0307 	and.w	r3, r3, #7
 8002a60:	683a      	ldr	r2, [r7, #0]
 8002a62:	429a      	cmp	r2, r3
 8002a64:	d910      	bls.n	8002a88 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a66:	4b67      	ldr	r3, [pc, #412]	@ (8002c04 <HAL_RCC_ClockConfig+0x1c0>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f023 0207 	bic.w	r2, r3, #7
 8002a6e:	4965      	ldr	r1, [pc, #404]	@ (8002c04 <HAL_RCC_ClockConfig+0x1c0>)
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	4313      	orrs	r3, r2
 8002a74:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a76:	4b63      	ldr	r3, [pc, #396]	@ (8002c04 <HAL_RCC_ClockConfig+0x1c0>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f003 0307 	and.w	r3, r3, #7
 8002a7e:	683a      	ldr	r2, [r7, #0]
 8002a80:	429a      	cmp	r2, r3
 8002a82:	d001      	beq.n	8002a88 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002a84:	2301      	movs	r3, #1
 8002a86:	e0b8      	b.n	8002bfa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f003 0302 	and.w	r3, r3, #2
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d020      	beq.n	8002ad6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f003 0304 	and.w	r3, r3, #4
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d005      	beq.n	8002aac <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002aa0:	4b59      	ldr	r3, [pc, #356]	@ (8002c08 <HAL_RCC_ClockConfig+0x1c4>)
 8002aa2:	685b      	ldr	r3, [r3, #4]
 8002aa4:	4a58      	ldr	r2, [pc, #352]	@ (8002c08 <HAL_RCC_ClockConfig+0x1c4>)
 8002aa6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002aaa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f003 0308 	and.w	r3, r3, #8
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d005      	beq.n	8002ac4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ab8:	4b53      	ldr	r3, [pc, #332]	@ (8002c08 <HAL_RCC_ClockConfig+0x1c4>)
 8002aba:	685b      	ldr	r3, [r3, #4]
 8002abc:	4a52      	ldr	r2, [pc, #328]	@ (8002c08 <HAL_RCC_ClockConfig+0x1c4>)
 8002abe:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002ac2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ac4:	4b50      	ldr	r3, [pc, #320]	@ (8002c08 <HAL_RCC_ClockConfig+0x1c4>)
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	689b      	ldr	r3, [r3, #8]
 8002ad0:	494d      	ldr	r1, [pc, #308]	@ (8002c08 <HAL_RCC_ClockConfig+0x1c4>)
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f003 0301 	and.w	r3, r3, #1
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d040      	beq.n	8002b64 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	685b      	ldr	r3, [r3, #4]
 8002ae6:	2b01      	cmp	r3, #1
 8002ae8:	d107      	bne.n	8002afa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002aea:	4b47      	ldr	r3, [pc, #284]	@ (8002c08 <HAL_RCC_ClockConfig+0x1c4>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d115      	bne.n	8002b22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002af6:	2301      	movs	r3, #1
 8002af8:	e07f      	b.n	8002bfa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	685b      	ldr	r3, [r3, #4]
 8002afe:	2b02      	cmp	r3, #2
 8002b00:	d107      	bne.n	8002b12 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b02:	4b41      	ldr	r3, [pc, #260]	@ (8002c08 <HAL_RCC_ClockConfig+0x1c4>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d109      	bne.n	8002b22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	e073      	b.n	8002bfa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b12:	4b3d      	ldr	r3, [pc, #244]	@ (8002c08 <HAL_RCC_ClockConfig+0x1c4>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f003 0302 	and.w	r3, r3, #2
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d101      	bne.n	8002b22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b1e:	2301      	movs	r3, #1
 8002b20:	e06b      	b.n	8002bfa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b22:	4b39      	ldr	r3, [pc, #228]	@ (8002c08 <HAL_RCC_ClockConfig+0x1c4>)
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	f023 0203 	bic.w	r2, r3, #3
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	4936      	ldr	r1, [pc, #216]	@ (8002c08 <HAL_RCC_ClockConfig+0x1c4>)
 8002b30:	4313      	orrs	r3, r2
 8002b32:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b34:	f7fe fd00 	bl	8001538 <HAL_GetTick>
 8002b38:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b3a:	e00a      	b.n	8002b52 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b3c:	f7fe fcfc 	bl	8001538 <HAL_GetTick>
 8002b40:	4602      	mov	r2, r0
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	1ad3      	subs	r3, r2, r3
 8002b46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d901      	bls.n	8002b52 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002b4e:	2303      	movs	r3, #3
 8002b50:	e053      	b.n	8002bfa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b52:	4b2d      	ldr	r3, [pc, #180]	@ (8002c08 <HAL_RCC_ClockConfig+0x1c4>)
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	f003 020c 	and.w	r2, r3, #12
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	009b      	lsls	r3, r3, #2
 8002b60:	429a      	cmp	r2, r3
 8002b62:	d1eb      	bne.n	8002b3c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002b64:	4b27      	ldr	r3, [pc, #156]	@ (8002c04 <HAL_RCC_ClockConfig+0x1c0>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f003 0307 	and.w	r3, r3, #7
 8002b6c:	683a      	ldr	r2, [r7, #0]
 8002b6e:	429a      	cmp	r2, r3
 8002b70:	d210      	bcs.n	8002b94 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b72:	4b24      	ldr	r3, [pc, #144]	@ (8002c04 <HAL_RCC_ClockConfig+0x1c0>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f023 0207 	bic.w	r2, r3, #7
 8002b7a:	4922      	ldr	r1, [pc, #136]	@ (8002c04 <HAL_RCC_ClockConfig+0x1c0>)
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	4313      	orrs	r3, r2
 8002b80:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b82:	4b20      	ldr	r3, [pc, #128]	@ (8002c04 <HAL_RCC_ClockConfig+0x1c0>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f003 0307 	and.w	r3, r3, #7
 8002b8a:	683a      	ldr	r2, [r7, #0]
 8002b8c:	429a      	cmp	r2, r3
 8002b8e:	d001      	beq.n	8002b94 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002b90:	2301      	movs	r3, #1
 8002b92:	e032      	b.n	8002bfa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f003 0304 	and.w	r3, r3, #4
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d008      	beq.n	8002bb2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ba0:	4b19      	ldr	r3, [pc, #100]	@ (8002c08 <HAL_RCC_ClockConfig+0x1c4>)
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	68db      	ldr	r3, [r3, #12]
 8002bac:	4916      	ldr	r1, [pc, #88]	@ (8002c08 <HAL_RCC_ClockConfig+0x1c4>)
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f003 0308 	and.w	r3, r3, #8
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d009      	beq.n	8002bd2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002bbe:	4b12      	ldr	r3, [pc, #72]	@ (8002c08 <HAL_RCC_ClockConfig+0x1c4>)
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	691b      	ldr	r3, [r3, #16]
 8002bca:	00db      	lsls	r3, r3, #3
 8002bcc:	490e      	ldr	r1, [pc, #56]	@ (8002c08 <HAL_RCC_ClockConfig+0x1c4>)
 8002bce:	4313      	orrs	r3, r2
 8002bd0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002bd2:	f000 f821 	bl	8002c18 <HAL_RCC_GetSysClockFreq>
 8002bd6:	4602      	mov	r2, r0
 8002bd8:	4b0b      	ldr	r3, [pc, #44]	@ (8002c08 <HAL_RCC_ClockConfig+0x1c4>)
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	091b      	lsrs	r3, r3, #4
 8002bde:	f003 030f 	and.w	r3, r3, #15
 8002be2:	490a      	ldr	r1, [pc, #40]	@ (8002c0c <HAL_RCC_ClockConfig+0x1c8>)
 8002be4:	5ccb      	ldrb	r3, [r1, r3]
 8002be6:	fa22 f303 	lsr.w	r3, r2, r3
 8002bea:	4a09      	ldr	r2, [pc, #36]	@ (8002c10 <HAL_RCC_ClockConfig+0x1cc>)
 8002bec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002bee:	4b09      	ldr	r3, [pc, #36]	@ (8002c14 <HAL_RCC_ClockConfig+0x1d0>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f7fe fc5e 	bl	80014b4 <HAL_InitTick>

  return HAL_OK;
 8002bf8:	2300      	movs	r3, #0
}
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	3710      	adds	r7, #16
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}
 8002c02:	bf00      	nop
 8002c04:	40022000 	.word	0x40022000
 8002c08:	40021000 	.word	0x40021000
 8002c0c:	080048f8 	.word	0x080048f8
 8002c10:	2000000c 	.word	0x2000000c
 8002c14:	20000010 	.word	0x20000010

08002c18 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b087      	sub	sp, #28
 8002c1c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002c1e:	2300      	movs	r3, #0
 8002c20:	60fb      	str	r3, [r7, #12]
 8002c22:	2300      	movs	r3, #0
 8002c24:	60bb      	str	r3, [r7, #8]
 8002c26:	2300      	movs	r3, #0
 8002c28:	617b      	str	r3, [r7, #20]
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002c32:	4b1e      	ldr	r3, [pc, #120]	@ (8002cac <HAL_RCC_GetSysClockFreq+0x94>)
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	f003 030c 	and.w	r3, r3, #12
 8002c3e:	2b04      	cmp	r3, #4
 8002c40:	d002      	beq.n	8002c48 <HAL_RCC_GetSysClockFreq+0x30>
 8002c42:	2b08      	cmp	r3, #8
 8002c44:	d003      	beq.n	8002c4e <HAL_RCC_GetSysClockFreq+0x36>
 8002c46:	e027      	b.n	8002c98 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002c48:	4b19      	ldr	r3, [pc, #100]	@ (8002cb0 <HAL_RCC_GetSysClockFreq+0x98>)
 8002c4a:	613b      	str	r3, [r7, #16]
      break;
 8002c4c:	e027      	b.n	8002c9e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	0c9b      	lsrs	r3, r3, #18
 8002c52:	f003 030f 	and.w	r3, r3, #15
 8002c56:	4a17      	ldr	r2, [pc, #92]	@ (8002cb4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002c58:	5cd3      	ldrb	r3, [r2, r3]
 8002c5a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d010      	beq.n	8002c88 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002c66:	4b11      	ldr	r3, [pc, #68]	@ (8002cac <HAL_RCC_GetSysClockFreq+0x94>)
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	0c5b      	lsrs	r3, r3, #17
 8002c6c:	f003 0301 	and.w	r3, r3, #1
 8002c70:	4a11      	ldr	r2, [pc, #68]	@ (8002cb8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002c72:	5cd3      	ldrb	r3, [r2, r3]
 8002c74:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	4a0d      	ldr	r2, [pc, #52]	@ (8002cb0 <HAL_RCC_GetSysClockFreq+0x98>)
 8002c7a:	fb03 f202 	mul.w	r2, r3, r2
 8002c7e:	68bb      	ldr	r3, [r7, #8]
 8002c80:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c84:	617b      	str	r3, [r7, #20]
 8002c86:	e004      	b.n	8002c92 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	4a0c      	ldr	r2, [pc, #48]	@ (8002cbc <HAL_RCC_GetSysClockFreq+0xa4>)
 8002c8c:	fb02 f303 	mul.w	r3, r2, r3
 8002c90:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002c92:	697b      	ldr	r3, [r7, #20]
 8002c94:	613b      	str	r3, [r7, #16]
      break;
 8002c96:	e002      	b.n	8002c9e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002c98:	4b05      	ldr	r3, [pc, #20]	@ (8002cb0 <HAL_RCC_GetSysClockFreq+0x98>)
 8002c9a:	613b      	str	r3, [r7, #16]
      break;
 8002c9c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002c9e:	693b      	ldr	r3, [r7, #16]
}
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	371c      	adds	r7, #28
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bc80      	pop	{r7}
 8002ca8:	4770      	bx	lr
 8002caa:	bf00      	nop
 8002cac:	40021000 	.word	0x40021000
 8002cb0:	007a1200 	.word	0x007a1200
 8002cb4:	08004910 	.word	0x08004910
 8002cb8:	08004920 	.word	0x08004920
 8002cbc:	003d0900 	.word	0x003d0900

08002cc0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002cc4:	4b02      	ldr	r3, [pc, #8]	@ (8002cd0 <HAL_RCC_GetHCLKFreq+0x10>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
}
 8002cc8:	4618      	mov	r0, r3
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bc80      	pop	{r7}
 8002cce:	4770      	bx	lr
 8002cd0:	2000000c 	.word	0x2000000c

08002cd4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002cd8:	f7ff fff2 	bl	8002cc0 <HAL_RCC_GetHCLKFreq>
 8002cdc:	4602      	mov	r2, r0
 8002cde:	4b05      	ldr	r3, [pc, #20]	@ (8002cf4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	0a1b      	lsrs	r3, r3, #8
 8002ce4:	f003 0307 	and.w	r3, r3, #7
 8002ce8:	4903      	ldr	r1, [pc, #12]	@ (8002cf8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002cea:	5ccb      	ldrb	r3, [r1, r3]
 8002cec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	bd80      	pop	{r7, pc}
 8002cf4:	40021000 	.word	0x40021000
 8002cf8:	08004908 	.word	0x08004908

08002cfc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002d00:	f7ff ffde 	bl	8002cc0 <HAL_RCC_GetHCLKFreq>
 8002d04:	4602      	mov	r2, r0
 8002d06:	4b05      	ldr	r3, [pc, #20]	@ (8002d1c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	0adb      	lsrs	r3, r3, #11
 8002d0c:	f003 0307 	and.w	r3, r3, #7
 8002d10:	4903      	ldr	r1, [pc, #12]	@ (8002d20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d12:	5ccb      	ldrb	r3, [r1, r3]
 8002d14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d18:	4618      	mov	r0, r3
 8002d1a:	bd80      	pop	{r7, pc}
 8002d1c:	40021000 	.word	0x40021000
 8002d20:	08004908 	.word	0x08004908

08002d24 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002d24:	b480      	push	{r7}
 8002d26:	b085      	sub	sp, #20
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002d2c:	4b0a      	ldr	r3, [pc, #40]	@ (8002d58 <RCC_Delay+0x34>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4a0a      	ldr	r2, [pc, #40]	@ (8002d5c <RCC_Delay+0x38>)
 8002d32:	fba2 2303 	umull	r2, r3, r2, r3
 8002d36:	0a5b      	lsrs	r3, r3, #9
 8002d38:	687a      	ldr	r2, [r7, #4]
 8002d3a:	fb02 f303 	mul.w	r3, r2, r3
 8002d3e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002d40:	bf00      	nop
  }
  while (Delay --);
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	1e5a      	subs	r2, r3, #1
 8002d46:	60fa      	str	r2, [r7, #12]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d1f9      	bne.n	8002d40 <RCC_Delay+0x1c>
}
 8002d4c:	bf00      	nop
 8002d4e:	bf00      	nop
 8002d50:	3714      	adds	r7, #20
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bc80      	pop	{r7}
 8002d56:	4770      	bx	lr
 8002d58:	2000000c 	.word	0x2000000c
 8002d5c:	10624dd3 	.word	0x10624dd3

08002d60 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b086      	sub	sp, #24
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	613b      	str	r3, [r7, #16]
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f003 0301 	and.w	r3, r3, #1
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d07d      	beq.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d80:	4b4f      	ldr	r3, [pc, #316]	@ (8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d82:	69db      	ldr	r3, [r3, #28]
 8002d84:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d10d      	bne.n	8002da8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d8c:	4b4c      	ldr	r3, [pc, #304]	@ (8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d8e:	69db      	ldr	r3, [r3, #28]
 8002d90:	4a4b      	ldr	r2, [pc, #300]	@ (8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d92:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d96:	61d3      	str	r3, [r2, #28]
 8002d98:	4b49      	ldr	r3, [pc, #292]	@ (8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d9a:	69db      	ldr	r3, [r3, #28]
 8002d9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002da0:	60bb      	str	r3, [r7, #8]
 8002da2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002da4:	2301      	movs	r3, #1
 8002da6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002da8:	4b46      	ldr	r3, [pc, #280]	@ (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d118      	bne.n	8002de6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002db4:	4b43      	ldr	r3, [pc, #268]	@ (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a42      	ldr	r2, [pc, #264]	@ (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002dba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002dbe:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002dc0:	f7fe fbba 	bl	8001538 <HAL_GetTick>
 8002dc4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dc6:	e008      	b.n	8002dda <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002dc8:	f7fe fbb6 	bl	8001538 <HAL_GetTick>
 8002dcc:	4602      	mov	r2, r0
 8002dce:	693b      	ldr	r3, [r7, #16]
 8002dd0:	1ad3      	subs	r3, r2, r3
 8002dd2:	2b64      	cmp	r3, #100	@ 0x64
 8002dd4:	d901      	bls.n	8002dda <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002dd6:	2303      	movs	r3, #3
 8002dd8:	e06d      	b.n	8002eb6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dda:	4b3a      	ldr	r3, [pc, #232]	@ (8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d0f0      	beq.n	8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002de6:	4b36      	ldr	r3, [pc, #216]	@ (8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002de8:	6a1b      	ldr	r3, [r3, #32]
 8002dea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002dee:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d02e      	beq.n	8002e54 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002dfe:	68fa      	ldr	r2, [r7, #12]
 8002e00:	429a      	cmp	r2, r3
 8002e02:	d027      	beq.n	8002e54 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002e04:	4b2e      	ldr	r3, [pc, #184]	@ (8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e06:	6a1b      	ldr	r3, [r3, #32]
 8002e08:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002e0c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002e0e:	4b2e      	ldr	r3, [pc, #184]	@ (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002e10:	2201      	movs	r2, #1
 8002e12:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002e14:	4b2c      	ldr	r3, [pc, #176]	@ (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002e16:	2200      	movs	r2, #0
 8002e18:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002e1a:	4a29      	ldr	r2, [pc, #164]	@ (8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	f003 0301 	and.w	r3, r3, #1
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d014      	beq.n	8002e54 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e2a:	f7fe fb85 	bl	8001538 <HAL_GetTick>
 8002e2e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e30:	e00a      	b.n	8002e48 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e32:	f7fe fb81 	bl	8001538 <HAL_GetTick>
 8002e36:	4602      	mov	r2, r0
 8002e38:	693b      	ldr	r3, [r7, #16]
 8002e3a:	1ad3      	subs	r3, r2, r3
 8002e3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e40:	4293      	cmp	r3, r2
 8002e42:	d901      	bls.n	8002e48 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002e44:	2303      	movs	r3, #3
 8002e46:	e036      	b.n	8002eb6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e48:	4b1d      	ldr	r3, [pc, #116]	@ (8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e4a:	6a1b      	ldr	r3, [r3, #32]
 8002e4c:	f003 0302 	and.w	r3, r3, #2
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d0ee      	beq.n	8002e32 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002e54:	4b1a      	ldr	r3, [pc, #104]	@ (8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e56:	6a1b      	ldr	r3, [r3, #32]
 8002e58:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	4917      	ldr	r1, [pc, #92]	@ (8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e62:	4313      	orrs	r3, r2
 8002e64:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002e66:	7dfb      	ldrb	r3, [r7, #23]
 8002e68:	2b01      	cmp	r3, #1
 8002e6a:	d105      	bne.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e6c:	4b14      	ldr	r3, [pc, #80]	@ (8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e6e:	69db      	ldr	r3, [r3, #28]
 8002e70:	4a13      	ldr	r2, [pc, #76]	@ (8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e72:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e76:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f003 0302 	and.w	r3, r3, #2
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d008      	beq.n	8002e96 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002e84:	4b0e      	ldr	r3, [pc, #56]	@ (8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	689b      	ldr	r3, [r3, #8]
 8002e90:	490b      	ldr	r1, [pc, #44]	@ (8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e92:	4313      	orrs	r3, r2
 8002e94:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f003 0310 	and.w	r3, r3, #16
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d008      	beq.n	8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002ea2:	4b07      	ldr	r3, [pc, #28]	@ (8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	68db      	ldr	r3, [r3, #12]
 8002eae:	4904      	ldr	r1, [pc, #16]	@ (8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002eb4:	2300      	movs	r3, #0
}
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	3718      	adds	r7, #24
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bd80      	pop	{r7, pc}
 8002ebe:	bf00      	nop
 8002ec0:	40021000 	.word	0x40021000
 8002ec4:	40007000 	.word	0x40007000
 8002ec8:	42420440 	.word	0x42420440

08002ecc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b088      	sub	sp, #32
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	617b      	str	r3, [r7, #20]
 8002ed8:	2300      	movs	r3, #0
 8002eda:	61fb      	str	r3, [r7, #28]
 8002edc:	2300      	movs	r3, #0
 8002ede:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	60fb      	str	r3, [r7, #12]
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2b10      	cmp	r3, #16
 8002eec:	d00a      	beq.n	8002f04 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2b10      	cmp	r3, #16
 8002ef2:	f200 808a 	bhi.w	800300a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2b01      	cmp	r3, #1
 8002efa:	d045      	beq.n	8002f88 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2b02      	cmp	r3, #2
 8002f00:	d075      	beq.n	8002fee <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8002f02:	e082      	b.n	800300a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8002f04:	4b46      	ldr	r3, [pc, #280]	@ (8003020 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8002f0a:	4b45      	ldr	r3, [pc, #276]	@ (8003020 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d07b      	beq.n	800300e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	0c9b      	lsrs	r3, r3, #18
 8002f1a:	f003 030f 	and.w	r3, r3, #15
 8002f1e:	4a41      	ldr	r2, [pc, #260]	@ (8003024 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8002f20:	5cd3      	ldrb	r3, [r2, r3]
 8002f22:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d015      	beq.n	8002f5a <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002f2e:	4b3c      	ldr	r3, [pc, #240]	@ (8003020 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	0c5b      	lsrs	r3, r3, #17
 8002f34:	f003 0301 	and.w	r3, r3, #1
 8002f38:	4a3b      	ldr	r2, [pc, #236]	@ (8003028 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8002f3a:	5cd3      	ldrb	r3, [r2, r3]
 8002f3c:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d00d      	beq.n	8002f64 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8002f48:	4a38      	ldr	r2, [pc, #224]	@ (800302c <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8002f4a:	697b      	ldr	r3, [r7, #20]
 8002f4c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002f50:	693b      	ldr	r3, [r7, #16]
 8002f52:	fb02 f303 	mul.w	r3, r2, r3
 8002f56:	61fb      	str	r3, [r7, #28]
 8002f58:	e004      	b.n	8002f64 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002f5a:	693b      	ldr	r3, [r7, #16]
 8002f5c:	4a34      	ldr	r2, [pc, #208]	@ (8003030 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8002f5e:	fb02 f303 	mul.w	r3, r2, r3
 8002f62:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8002f64:	4b2e      	ldr	r3, [pc, #184]	@ (8003020 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f6c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002f70:	d102      	bne.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8002f72:	69fb      	ldr	r3, [r7, #28]
 8002f74:	61bb      	str	r3, [r7, #24]
      break;
 8002f76:	e04a      	b.n	800300e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8002f78:	69fb      	ldr	r3, [r7, #28]
 8002f7a:	005b      	lsls	r3, r3, #1
 8002f7c:	4a2d      	ldr	r2, [pc, #180]	@ (8003034 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8002f7e:	fba2 2303 	umull	r2, r3, r2, r3
 8002f82:	085b      	lsrs	r3, r3, #1
 8002f84:	61bb      	str	r3, [r7, #24]
      break;
 8002f86:	e042      	b.n	800300e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8002f88:	4b25      	ldr	r3, [pc, #148]	@ (8003020 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002f8a:	6a1b      	ldr	r3, [r3, #32]
 8002f8c:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002f98:	d108      	bne.n	8002fac <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	f003 0302 	and.w	r3, r3, #2
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d003      	beq.n	8002fac <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8002fa4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002fa8:	61bb      	str	r3, [r7, #24]
 8002faa:	e01f      	b.n	8002fec <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002fb2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002fb6:	d109      	bne.n	8002fcc <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8002fb8:	4b19      	ldr	r3, [pc, #100]	@ (8003020 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002fba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fbc:	f003 0302 	and.w	r3, r3, #2
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d003      	beq.n	8002fcc <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8002fc4:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8002fc8:	61bb      	str	r3, [r7, #24]
 8002fca:	e00f      	b.n	8002fec <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002fd2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002fd6:	d11c      	bne.n	8003012 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8002fd8:	4b11      	ldr	r3, [pc, #68]	@ (8003020 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d016      	beq.n	8003012 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8002fe4:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8002fe8:	61bb      	str	r3, [r7, #24]
      break;
 8002fea:	e012      	b.n	8003012 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8002fec:	e011      	b.n	8003012 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8002fee:	f7ff fe85 	bl	8002cfc <HAL_RCC_GetPCLK2Freq>
 8002ff2:	4602      	mov	r2, r0
 8002ff4:	4b0a      	ldr	r3, [pc, #40]	@ (8003020 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	0b9b      	lsrs	r3, r3, #14
 8002ffa:	f003 0303 	and.w	r3, r3, #3
 8002ffe:	3301      	adds	r3, #1
 8003000:	005b      	lsls	r3, r3, #1
 8003002:	fbb2 f3f3 	udiv	r3, r2, r3
 8003006:	61bb      	str	r3, [r7, #24]
      break;
 8003008:	e004      	b.n	8003014 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800300a:	bf00      	nop
 800300c:	e002      	b.n	8003014 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800300e:	bf00      	nop
 8003010:	e000      	b.n	8003014 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003012:	bf00      	nop
    }
  }
  return (frequency);
 8003014:	69bb      	ldr	r3, [r7, #24]
}
 8003016:	4618      	mov	r0, r3
 8003018:	3720      	adds	r7, #32
 800301a:	46bd      	mov	sp, r7
 800301c:	bd80      	pop	{r7, pc}
 800301e:	bf00      	nop
 8003020:	40021000 	.word	0x40021000
 8003024:	08004924 	.word	0x08004924
 8003028:	08004934 	.word	0x08004934
 800302c:	007a1200 	.word	0x007a1200
 8003030:	003d0900 	.word	0x003d0900
 8003034:	aaaaaaab 	.word	0xaaaaaaab

08003038 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b082      	sub	sp, #8
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d101      	bne.n	800304a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003046:	2301      	movs	r3, #1
 8003048:	e042      	b.n	80030d0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003050:	b2db      	uxtb	r3, r3
 8003052:	2b00      	cmp	r3, #0
 8003054:	d106      	bne.n	8003064 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2200      	movs	r2, #0
 800305a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800305e:	6878      	ldr	r0, [r7, #4]
 8003060:	f7fe f92c 	bl	80012bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2224      	movs	r2, #36	@ 0x24
 8003068:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	68da      	ldr	r2, [r3, #12]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800307a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800307c:	6878      	ldr	r0, [r7, #4]
 800307e:	f000 fcff 	bl	8003a80 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	691a      	ldr	r2, [r3, #16]
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003090:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	695a      	ldr	r2, [r3, #20]
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80030a0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	68da      	ldr	r2, [r3, #12]
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80030b0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2200      	movs	r2, #0
 80030b6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2220      	movs	r2, #32
 80030bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2220      	movs	r2, #32
 80030c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2200      	movs	r2, #0
 80030cc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80030ce:	2300      	movs	r3, #0
}
 80030d0:	4618      	mov	r0, r3
 80030d2:	3708      	adds	r7, #8
 80030d4:	46bd      	mov	sp, r7
 80030d6:	bd80      	pop	{r7, pc}

080030d8 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80030d8:	b480      	push	{r7}
 80030da:	b085      	sub	sp, #20
 80030dc:	af00      	add	r7, sp, #0
 80030de:	60f8      	str	r0, [r7, #12]
 80030e0:	60b9      	str	r1, [r7, #8]
 80030e2:	4613      	mov	r3, r2
 80030e4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80030ec:	b2db      	uxtb	r3, r3
 80030ee:	2b20      	cmp	r3, #32
 80030f0:	d121      	bne.n	8003136 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 80030f2:	68bb      	ldr	r3, [r7, #8]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d002      	beq.n	80030fe <HAL_UART_Transmit_IT+0x26>
 80030f8:	88fb      	ldrh	r3, [r7, #6]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d101      	bne.n	8003102 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80030fe:	2301      	movs	r3, #1
 8003100:	e01a      	b.n	8003138 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	68ba      	ldr	r2, [r7, #8]
 8003106:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	88fa      	ldrh	r2, [r7, #6]
 800310c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	88fa      	ldrh	r2, [r7, #6]
 8003112:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	2200      	movs	r2, #0
 8003118:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	2221      	movs	r2, #33	@ 0x21
 800311e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	68da      	ldr	r2, [r3, #12]
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003130:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8003132:	2300      	movs	r3, #0
 8003134:	e000      	b.n	8003138 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8003136:	2302      	movs	r3, #2
  }
}
 8003138:	4618      	mov	r0, r3
 800313a:	3714      	adds	r7, #20
 800313c:	46bd      	mov	sp, r7
 800313e:	bc80      	pop	{r7}
 8003140:	4770      	bx	lr

08003142 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003142:	b580      	push	{r7, lr}
 8003144:	b084      	sub	sp, #16
 8003146:	af00      	add	r7, sp, #0
 8003148:	60f8      	str	r0, [r7, #12]
 800314a:	60b9      	str	r1, [r7, #8]
 800314c:	4613      	mov	r3, r2
 800314e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003156:	b2db      	uxtb	r3, r3
 8003158:	2b20      	cmp	r3, #32
 800315a:	d112      	bne.n	8003182 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800315c:	68bb      	ldr	r3, [r7, #8]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d002      	beq.n	8003168 <HAL_UART_Receive_IT+0x26>
 8003162:	88fb      	ldrh	r3, [r7, #6]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d101      	bne.n	800316c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003168:	2301      	movs	r3, #1
 800316a:	e00b      	b.n	8003184 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	2200      	movs	r2, #0
 8003170:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003172:	88fb      	ldrh	r3, [r7, #6]
 8003174:	461a      	mov	r2, r3
 8003176:	68b9      	ldr	r1, [r7, #8]
 8003178:	68f8      	ldr	r0, [r7, #12]
 800317a:	f000 faad 	bl	80036d8 <UART_Start_Receive_IT>
 800317e:	4603      	mov	r3, r0
 8003180:	e000      	b.n	8003184 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003182:	2302      	movs	r3, #2
  }
}
 8003184:	4618      	mov	r0, r3
 8003186:	3710      	adds	r7, #16
 8003188:	46bd      	mov	sp, r7
 800318a:	bd80      	pop	{r7, pc}

0800318c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b0ba      	sub	sp, #232	@ 0xe8
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	68db      	ldr	r3, [r3, #12]
 80031a4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	695b      	ldr	r3, [r3, #20]
 80031ae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80031b2:	2300      	movs	r3, #0
 80031b4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80031b8:	2300      	movs	r3, #0
 80031ba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80031be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80031c2:	f003 030f 	and.w	r3, r3, #15
 80031c6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80031ca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d10f      	bne.n	80031f2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80031d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80031d6:	f003 0320 	and.w	r3, r3, #32
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d009      	beq.n	80031f2 <HAL_UART_IRQHandler+0x66>
 80031de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80031e2:	f003 0320 	and.w	r3, r3, #32
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d003      	beq.n	80031f2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80031ea:	6878      	ldr	r0, [r7, #4]
 80031ec:	f000 fb8a 	bl	8003904 <UART_Receive_IT>
      return;
 80031f0:	e25b      	b.n	80036aa <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80031f2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	f000 80de 	beq.w	80033b8 <HAL_UART_IRQHandler+0x22c>
 80031fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003200:	f003 0301 	and.w	r3, r3, #1
 8003204:	2b00      	cmp	r3, #0
 8003206:	d106      	bne.n	8003216 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003208:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800320c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003210:	2b00      	cmp	r3, #0
 8003212:	f000 80d1 	beq.w	80033b8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003216:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800321a:	f003 0301 	and.w	r3, r3, #1
 800321e:	2b00      	cmp	r3, #0
 8003220:	d00b      	beq.n	800323a <HAL_UART_IRQHandler+0xae>
 8003222:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003226:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800322a:	2b00      	cmp	r3, #0
 800322c:	d005      	beq.n	800323a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003232:	f043 0201 	orr.w	r2, r3, #1
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800323a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800323e:	f003 0304 	and.w	r3, r3, #4
 8003242:	2b00      	cmp	r3, #0
 8003244:	d00b      	beq.n	800325e <HAL_UART_IRQHandler+0xd2>
 8003246:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800324a:	f003 0301 	and.w	r3, r3, #1
 800324e:	2b00      	cmp	r3, #0
 8003250:	d005      	beq.n	800325e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003256:	f043 0202 	orr.w	r2, r3, #2
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800325e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003262:	f003 0302 	and.w	r3, r3, #2
 8003266:	2b00      	cmp	r3, #0
 8003268:	d00b      	beq.n	8003282 <HAL_UART_IRQHandler+0xf6>
 800326a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800326e:	f003 0301 	and.w	r3, r3, #1
 8003272:	2b00      	cmp	r3, #0
 8003274:	d005      	beq.n	8003282 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800327a:	f043 0204 	orr.w	r2, r3, #4
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003282:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003286:	f003 0308 	and.w	r3, r3, #8
 800328a:	2b00      	cmp	r3, #0
 800328c:	d011      	beq.n	80032b2 <HAL_UART_IRQHandler+0x126>
 800328e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003292:	f003 0320 	and.w	r3, r3, #32
 8003296:	2b00      	cmp	r3, #0
 8003298:	d105      	bne.n	80032a6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800329a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800329e:	f003 0301 	and.w	r3, r3, #1
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d005      	beq.n	80032b2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032aa:	f043 0208 	orr.w	r2, r3, #8
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	f000 81f2 	beq.w	80036a0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80032bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80032c0:	f003 0320 	and.w	r3, r3, #32
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d008      	beq.n	80032da <HAL_UART_IRQHandler+0x14e>
 80032c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80032cc:	f003 0320 	and.w	r3, r3, #32
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d002      	beq.n	80032da <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80032d4:	6878      	ldr	r0, [r7, #4]
 80032d6:	f000 fb15 	bl	8003904 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	695b      	ldr	r3, [r3, #20]
 80032e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	bf14      	ite	ne
 80032e8:	2301      	movne	r3, #1
 80032ea:	2300      	moveq	r3, #0
 80032ec:	b2db      	uxtb	r3, r3
 80032ee:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032f6:	f003 0308 	and.w	r3, r3, #8
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d103      	bne.n	8003306 <HAL_UART_IRQHandler+0x17a>
 80032fe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003302:	2b00      	cmp	r3, #0
 8003304:	d04f      	beq.n	80033a6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003306:	6878      	ldr	r0, [r7, #4]
 8003308:	f000 fa1f 	bl	800374a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	695b      	ldr	r3, [r3, #20]
 8003312:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003316:	2b00      	cmp	r3, #0
 8003318:	d041      	beq.n	800339e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	3314      	adds	r3, #20
 8003320:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003324:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003328:	e853 3f00 	ldrex	r3, [r3]
 800332c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003330:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003334:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003338:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	3314      	adds	r3, #20
 8003342:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003346:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800334a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800334e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003352:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003356:	e841 2300 	strex	r3, r2, [r1]
 800335a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800335e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003362:	2b00      	cmp	r3, #0
 8003364:	d1d9      	bne.n	800331a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800336a:	2b00      	cmp	r3, #0
 800336c:	d013      	beq.n	8003396 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003372:	4a7e      	ldr	r2, [pc, #504]	@ (800356c <HAL_UART_IRQHandler+0x3e0>)
 8003374:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800337a:	4618      	mov	r0, r3
 800337c:	f7fe feaa 	bl	80020d4 <HAL_DMA_Abort_IT>
 8003380:	4603      	mov	r3, r0
 8003382:	2b00      	cmp	r3, #0
 8003384:	d016      	beq.n	80033b4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800338a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800338c:	687a      	ldr	r2, [r7, #4]
 800338e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003390:	4610      	mov	r0, r2
 8003392:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003394:	e00e      	b.n	80033b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003396:	6878      	ldr	r0, [r7, #4]
 8003398:	f000 f98a 	bl	80036b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800339c:	e00a      	b.n	80033b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800339e:	6878      	ldr	r0, [r7, #4]
 80033a0:	f000 f986 	bl	80036b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80033a4:	e006      	b.n	80033b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80033a6:	6878      	ldr	r0, [r7, #4]
 80033a8:	f000 f982 	bl	80036b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2200      	movs	r2, #0
 80033b0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80033b2:	e175      	b.n	80036a0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80033b4:	bf00      	nop
    return;
 80033b6:	e173      	b.n	80036a0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033bc:	2b01      	cmp	r3, #1
 80033be:	f040 814f 	bne.w	8003660 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80033c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80033c6:	f003 0310 	and.w	r3, r3, #16
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	f000 8148 	beq.w	8003660 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80033d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80033d4:	f003 0310 	and.w	r3, r3, #16
 80033d8:	2b00      	cmp	r3, #0
 80033da:	f000 8141 	beq.w	8003660 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80033de:	2300      	movs	r3, #0
 80033e0:	60bb      	str	r3, [r7, #8]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	60bb      	str	r3, [r7, #8]
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	60bb      	str	r3, [r7, #8]
 80033f2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	695b      	ldr	r3, [r3, #20]
 80033fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033fe:	2b00      	cmp	r3, #0
 8003400:	f000 80b6 	beq.w	8003570 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	685b      	ldr	r3, [r3, #4]
 800340c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003410:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003414:	2b00      	cmp	r3, #0
 8003416:	f000 8145 	beq.w	80036a4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800341e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003422:	429a      	cmp	r2, r3
 8003424:	f080 813e 	bcs.w	80036a4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800342e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003434:	699b      	ldr	r3, [r3, #24]
 8003436:	2b20      	cmp	r3, #32
 8003438:	f000 8088 	beq.w	800354c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	330c      	adds	r3, #12
 8003442:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003446:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800344a:	e853 3f00 	ldrex	r3, [r3]
 800344e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003452:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003456:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800345a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	330c      	adds	r3, #12
 8003464:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003468:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800346c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003470:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003474:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003478:	e841 2300 	strex	r3, r2, [r1]
 800347c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003480:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003484:	2b00      	cmp	r3, #0
 8003486:	d1d9      	bne.n	800343c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	3314      	adds	r3, #20
 800348e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003490:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003492:	e853 3f00 	ldrex	r3, [r3]
 8003496:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003498:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800349a:	f023 0301 	bic.w	r3, r3, #1
 800349e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	3314      	adds	r3, #20
 80034a8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80034ac:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80034b0:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034b2:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80034b4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80034b8:	e841 2300 	strex	r3, r2, [r1]
 80034bc:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80034be:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d1e1      	bne.n	8003488 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	3314      	adds	r3, #20
 80034ca:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034cc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80034ce:	e853 3f00 	ldrex	r3, [r3]
 80034d2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80034d4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80034d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80034da:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	3314      	adds	r3, #20
 80034e4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80034e8:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80034ea:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034ec:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80034ee:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80034f0:	e841 2300 	strex	r3, r2, [r1]
 80034f4:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80034f6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d1e3      	bne.n	80034c4 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2220      	movs	r2, #32
 8003500:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2200      	movs	r2, #0
 8003508:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	330c      	adds	r3, #12
 8003510:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003512:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003514:	e853 3f00 	ldrex	r3, [r3]
 8003518:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800351a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800351c:	f023 0310 	bic.w	r3, r3, #16
 8003520:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	330c      	adds	r3, #12
 800352a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800352e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003530:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003532:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003534:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003536:	e841 2300 	strex	r3, r2, [r1]
 800353a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800353c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800353e:	2b00      	cmp	r3, #0
 8003540:	d1e3      	bne.n	800350a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003546:	4618      	mov	r0, r3
 8003548:	f7fe fd89 	bl	800205e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2202      	movs	r2, #2
 8003550:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800355a:	b29b      	uxth	r3, r3
 800355c:	1ad3      	subs	r3, r2, r3
 800355e:	b29b      	uxth	r3, r3
 8003560:	4619      	mov	r1, r3
 8003562:	6878      	ldr	r0, [r7, #4]
 8003564:	f000 f8ad 	bl	80036c2 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003568:	e09c      	b.n	80036a4 <HAL_UART_IRQHandler+0x518>
 800356a:	bf00      	nop
 800356c:	0800380f 	.word	0x0800380f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003578:	b29b      	uxth	r3, r3
 800357a:	1ad3      	subs	r3, r2, r3
 800357c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003584:	b29b      	uxth	r3, r3
 8003586:	2b00      	cmp	r3, #0
 8003588:	f000 808e 	beq.w	80036a8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800358c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003590:	2b00      	cmp	r3, #0
 8003592:	f000 8089 	beq.w	80036a8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	330c      	adds	r3, #12
 800359c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800359e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035a0:	e853 3f00 	ldrex	r3, [r3]
 80035a4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80035a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035a8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80035ac:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	330c      	adds	r3, #12
 80035b6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80035ba:	647a      	str	r2, [r7, #68]	@ 0x44
 80035bc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035be:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80035c0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80035c2:	e841 2300 	strex	r3, r2, [r1]
 80035c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80035c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d1e3      	bne.n	8003596 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	3314      	adds	r3, #20
 80035d4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035d8:	e853 3f00 	ldrex	r3, [r3]
 80035dc:	623b      	str	r3, [r7, #32]
   return(result);
 80035de:	6a3b      	ldr	r3, [r7, #32]
 80035e0:	f023 0301 	bic.w	r3, r3, #1
 80035e4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	3314      	adds	r3, #20
 80035ee:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80035f2:	633a      	str	r2, [r7, #48]	@ 0x30
 80035f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80035f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80035fa:	e841 2300 	strex	r3, r2, [r1]
 80035fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003600:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003602:	2b00      	cmp	r3, #0
 8003604:	d1e3      	bne.n	80035ce <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2220      	movs	r2, #32
 800360a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2200      	movs	r2, #0
 8003612:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	330c      	adds	r3, #12
 800361a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800361c:	693b      	ldr	r3, [r7, #16]
 800361e:	e853 3f00 	ldrex	r3, [r3]
 8003622:	60fb      	str	r3, [r7, #12]
   return(result);
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	f023 0310 	bic.w	r3, r3, #16
 800362a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	330c      	adds	r3, #12
 8003634:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003638:	61fa      	str	r2, [r7, #28]
 800363a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800363c:	69b9      	ldr	r1, [r7, #24]
 800363e:	69fa      	ldr	r2, [r7, #28]
 8003640:	e841 2300 	strex	r3, r2, [r1]
 8003644:	617b      	str	r3, [r7, #20]
   return(result);
 8003646:	697b      	ldr	r3, [r7, #20]
 8003648:	2b00      	cmp	r3, #0
 800364a:	d1e3      	bne.n	8003614 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2202      	movs	r2, #2
 8003650:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003652:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003656:	4619      	mov	r1, r3
 8003658:	6878      	ldr	r0, [r7, #4]
 800365a:	f000 f832 	bl	80036c2 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800365e:	e023      	b.n	80036a8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003660:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003664:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003668:	2b00      	cmp	r3, #0
 800366a:	d009      	beq.n	8003680 <HAL_UART_IRQHandler+0x4f4>
 800366c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003670:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003674:	2b00      	cmp	r3, #0
 8003676:	d003      	beq.n	8003680 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003678:	6878      	ldr	r0, [r7, #4]
 800367a:	f000 f8dc 	bl	8003836 <UART_Transmit_IT>
    return;
 800367e:	e014      	b.n	80036aa <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003680:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003684:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003688:	2b00      	cmp	r3, #0
 800368a:	d00e      	beq.n	80036aa <HAL_UART_IRQHandler+0x51e>
 800368c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003690:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003694:	2b00      	cmp	r3, #0
 8003696:	d008      	beq.n	80036aa <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003698:	6878      	ldr	r0, [r7, #4]
 800369a:	f000 f91b 	bl	80038d4 <UART_EndTransmit_IT>
    return;
 800369e:	e004      	b.n	80036aa <HAL_UART_IRQHandler+0x51e>
    return;
 80036a0:	bf00      	nop
 80036a2:	e002      	b.n	80036aa <HAL_UART_IRQHandler+0x51e>
      return;
 80036a4:	bf00      	nop
 80036a6:	e000      	b.n	80036aa <HAL_UART_IRQHandler+0x51e>
      return;
 80036a8:	bf00      	nop
  }
}
 80036aa:	37e8      	adds	r7, #232	@ 0xe8
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bd80      	pop	{r7, pc}

080036b0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80036b0:	b480      	push	{r7}
 80036b2:	b083      	sub	sp, #12
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80036b8:	bf00      	nop
 80036ba:	370c      	adds	r7, #12
 80036bc:	46bd      	mov	sp, r7
 80036be:	bc80      	pop	{r7}
 80036c0:	4770      	bx	lr

080036c2 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80036c2:	b480      	push	{r7}
 80036c4:	b083      	sub	sp, #12
 80036c6:	af00      	add	r7, sp, #0
 80036c8:	6078      	str	r0, [r7, #4]
 80036ca:	460b      	mov	r3, r1
 80036cc:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80036ce:	bf00      	nop
 80036d0:	370c      	adds	r7, #12
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bc80      	pop	{r7}
 80036d6:	4770      	bx	lr

080036d8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80036d8:	b480      	push	{r7}
 80036da:	b085      	sub	sp, #20
 80036dc:	af00      	add	r7, sp, #0
 80036de:	60f8      	str	r0, [r7, #12]
 80036e0:	60b9      	str	r1, [r7, #8]
 80036e2:	4613      	mov	r3, r2
 80036e4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	68ba      	ldr	r2, [r7, #8]
 80036ea:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	88fa      	ldrh	r2, [r7, #6]
 80036f0:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	88fa      	ldrh	r2, [r7, #6]
 80036f6:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	2200      	movs	r2, #0
 80036fc:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	2222      	movs	r2, #34	@ 0x22
 8003702:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	691b      	ldr	r3, [r3, #16]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d007      	beq.n	800371e <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	68da      	ldr	r2, [r3, #12]
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800371c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	695a      	ldr	r2, [r3, #20]
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f042 0201 	orr.w	r2, r2, #1
 800372c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	68da      	ldr	r2, [r3, #12]
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f042 0220 	orr.w	r2, r2, #32
 800373c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800373e:	2300      	movs	r3, #0
}
 8003740:	4618      	mov	r0, r3
 8003742:	3714      	adds	r7, #20
 8003744:	46bd      	mov	sp, r7
 8003746:	bc80      	pop	{r7}
 8003748:	4770      	bx	lr

0800374a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800374a:	b480      	push	{r7}
 800374c:	b095      	sub	sp, #84	@ 0x54
 800374e:	af00      	add	r7, sp, #0
 8003750:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	330c      	adds	r3, #12
 8003758:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800375a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800375c:	e853 3f00 	ldrex	r3, [r3]
 8003760:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003762:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003764:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003768:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	330c      	adds	r3, #12
 8003770:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003772:	643a      	str	r2, [r7, #64]	@ 0x40
 8003774:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003776:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003778:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800377a:	e841 2300 	strex	r3, r2, [r1]
 800377e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003780:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003782:	2b00      	cmp	r3, #0
 8003784:	d1e5      	bne.n	8003752 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	3314      	adds	r3, #20
 800378c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800378e:	6a3b      	ldr	r3, [r7, #32]
 8003790:	e853 3f00 	ldrex	r3, [r3]
 8003794:	61fb      	str	r3, [r7, #28]
   return(result);
 8003796:	69fb      	ldr	r3, [r7, #28]
 8003798:	f023 0301 	bic.w	r3, r3, #1
 800379c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	3314      	adds	r3, #20
 80037a4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80037a6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80037a8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037aa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80037ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80037ae:	e841 2300 	strex	r3, r2, [r1]
 80037b2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80037b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d1e5      	bne.n	8003786 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037be:	2b01      	cmp	r3, #1
 80037c0:	d119      	bne.n	80037f6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	330c      	adds	r3, #12
 80037c8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	e853 3f00 	ldrex	r3, [r3]
 80037d0:	60bb      	str	r3, [r7, #8]
   return(result);
 80037d2:	68bb      	ldr	r3, [r7, #8]
 80037d4:	f023 0310 	bic.w	r3, r3, #16
 80037d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	330c      	adds	r3, #12
 80037e0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80037e2:	61ba      	str	r2, [r7, #24]
 80037e4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037e6:	6979      	ldr	r1, [r7, #20]
 80037e8:	69ba      	ldr	r2, [r7, #24]
 80037ea:	e841 2300 	strex	r3, r2, [r1]
 80037ee:	613b      	str	r3, [r7, #16]
   return(result);
 80037f0:	693b      	ldr	r3, [r7, #16]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d1e5      	bne.n	80037c2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2220      	movs	r2, #32
 80037fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2200      	movs	r2, #0
 8003802:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003804:	bf00      	nop
 8003806:	3754      	adds	r7, #84	@ 0x54
 8003808:	46bd      	mov	sp, r7
 800380a:	bc80      	pop	{r7}
 800380c:	4770      	bx	lr

0800380e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800380e:	b580      	push	{r7, lr}
 8003810:	b084      	sub	sp, #16
 8003812:	af00      	add	r7, sp, #0
 8003814:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800381a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	2200      	movs	r2, #0
 8003820:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	2200      	movs	r2, #0
 8003826:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003828:	68f8      	ldr	r0, [r7, #12]
 800382a:	f7ff ff41 	bl	80036b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800382e:	bf00      	nop
 8003830:	3710      	adds	r7, #16
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}

08003836 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003836:	b480      	push	{r7}
 8003838:	b085      	sub	sp, #20
 800383a:	af00      	add	r7, sp, #0
 800383c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003844:	b2db      	uxtb	r3, r3
 8003846:	2b21      	cmp	r3, #33	@ 0x21
 8003848:	d13e      	bne.n	80038c8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	689b      	ldr	r3, [r3, #8]
 800384e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003852:	d114      	bne.n	800387e <UART_Transmit_IT+0x48>
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	691b      	ldr	r3, [r3, #16]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d110      	bne.n	800387e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6a1b      	ldr	r3, [r3, #32]
 8003860:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	881b      	ldrh	r3, [r3, #0]
 8003866:	461a      	mov	r2, r3
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003870:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6a1b      	ldr	r3, [r3, #32]
 8003876:	1c9a      	adds	r2, r3, #2
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	621a      	str	r2, [r3, #32]
 800387c:	e008      	b.n	8003890 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6a1b      	ldr	r3, [r3, #32]
 8003882:	1c59      	adds	r1, r3, #1
 8003884:	687a      	ldr	r2, [r7, #4]
 8003886:	6211      	str	r1, [r2, #32]
 8003888:	781a      	ldrb	r2, [r3, #0]
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003894:	b29b      	uxth	r3, r3
 8003896:	3b01      	subs	r3, #1
 8003898:	b29b      	uxth	r3, r3
 800389a:	687a      	ldr	r2, [r7, #4]
 800389c:	4619      	mov	r1, r3
 800389e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d10f      	bne.n	80038c4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	68da      	ldr	r2, [r3, #12]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80038b2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	68da      	ldr	r2, [r3, #12]
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80038c2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80038c4:	2300      	movs	r3, #0
 80038c6:	e000      	b.n	80038ca <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80038c8:	2302      	movs	r3, #2
  }
}
 80038ca:	4618      	mov	r0, r3
 80038cc:	3714      	adds	r7, #20
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bc80      	pop	{r7}
 80038d2:	4770      	bx	lr

080038d4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b082      	sub	sp, #8
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	68da      	ldr	r2, [r3, #12]
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80038ea:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2220      	movs	r2, #32
 80038f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80038f4:	6878      	ldr	r0, [r7, #4]
 80038f6:	f7fd fc67 	bl	80011c8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80038fa:	2300      	movs	r3, #0
}
 80038fc:	4618      	mov	r0, r3
 80038fe:	3708      	adds	r7, #8
 8003900:	46bd      	mov	sp, r7
 8003902:	bd80      	pop	{r7, pc}

08003904 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b08c      	sub	sp, #48	@ 0x30
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003912:	b2db      	uxtb	r3, r3
 8003914:	2b22      	cmp	r3, #34	@ 0x22
 8003916:	f040 80ae 	bne.w	8003a76 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	689b      	ldr	r3, [r3, #8]
 800391e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003922:	d117      	bne.n	8003954 <UART_Receive_IT+0x50>
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	691b      	ldr	r3, [r3, #16]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d113      	bne.n	8003954 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800392c:	2300      	movs	r3, #0
 800392e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003934:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	b29b      	uxth	r3, r3
 800393e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003942:	b29a      	uxth	r2, r3
 8003944:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003946:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800394c:	1c9a      	adds	r2, r3, #2
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	629a      	str	r2, [r3, #40]	@ 0x28
 8003952:	e026      	b.n	80039a2 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003958:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800395a:	2300      	movs	r3, #0
 800395c:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	689b      	ldr	r3, [r3, #8]
 8003962:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003966:	d007      	beq.n	8003978 <UART_Receive_IT+0x74>
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	689b      	ldr	r3, [r3, #8]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d10a      	bne.n	8003986 <UART_Receive_IT+0x82>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	691b      	ldr	r3, [r3, #16]
 8003974:	2b00      	cmp	r3, #0
 8003976:	d106      	bne.n	8003986 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	685b      	ldr	r3, [r3, #4]
 800397e:	b2da      	uxtb	r2, r3
 8003980:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003982:	701a      	strb	r2, [r3, #0]
 8003984:	e008      	b.n	8003998 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	b2db      	uxtb	r3, r3
 800398e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003992:	b2da      	uxtb	r2, r3
 8003994:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003996:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800399c:	1c5a      	adds	r2, r3, #1
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80039a6:	b29b      	uxth	r3, r3
 80039a8:	3b01      	subs	r3, #1
 80039aa:	b29b      	uxth	r3, r3
 80039ac:	687a      	ldr	r2, [r7, #4]
 80039ae:	4619      	mov	r1, r3
 80039b0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d15d      	bne.n	8003a72 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	68da      	ldr	r2, [r3, #12]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f022 0220 	bic.w	r2, r2, #32
 80039c4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	68da      	ldr	r2, [r3, #12]
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80039d4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	695a      	ldr	r2, [r3, #20]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f022 0201 	bic.w	r2, r2, #1
 80039e4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2220      	movs	r2, #32
 80039ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2200      	movs	r2, #0
 80039f2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039f8:	2b01      	cmp	r3, #1
 80039fa:	d135      	bne.n	8003a68 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2200      	movs	r2, #0
 8003a00:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	330c      	adds	r3, #12
 8003a08:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a0a:	697b      	ldr	r3, [r7, #20]
 8003a0c:	e853 3f00 	ldrex	r3, [r3]
 8003a10:	613b      	str	r3, [r7, #16]
   return(result);
 8003a12:	693b      	ldr	r3, [r7, #16]
 8003a14:	f023 0310 	bic.w	r3, r3, #16
 8003a18:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	330c      	adds	r3, #12
 8003a20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a22:	623a      	str	r2, [r7, #32]
 8003a24:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a26:	69f9      	ldr	r1, [r7, #28]
 8003a28:	6a3a      	ldr	r2, [r7, #32]
 8003a2a:	e841 2300 	strex	r3, r2, [r1]
 8003a2e:	61bb      	str	r3, [r7, #24]
   return(result);
 8003a30:	69bb      	ldr	r3, [r7, #24]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d1e5      	bne.n	8003a02 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f003 0310 	and.w	r3, r3, #16
 8003a40:	2b10      	cmp	r3, #16
 8003a42:	d10a      	bne.n	8003a5a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003a44:	2300      	movs	r3, #0
 8003a46:	60fb      	str	r3, [r7, #12]
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	60fb      	str	r3, [r7, #12]
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	60fb      	str	r3, [r7, #12]
 8003a58:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003a5e:	4619      	mov	r1, r3
 8003a60:	6878      	ldr	r0, [r7, #4]
 8003a62:	f7ff fe2e 	bl	80036c2 <HAL_UARTEx_RxEventCallback>
 8003a66:	e002      	b.n	8003a6e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003a68:	6878      	ldr	r0, [r7, #4]
 8003a6a:	f7fd fb3d 	bl	80010e8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003a6e:	2300      	movs	r3, #0
 8003a70:	e002      	b.n	8003a78 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003a72:	2300      	movs	r3, #0
 8003a74:	e000      	b.n	8003a78 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003a76:	2302      	movs	r3, #2
  }
}
 8003a78:	4618      	mov	r0, r3
 8003a7a:	3730      	adds	r7, #48	@ 0x30
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	bd80      	pop	{r7, pc}

08003a80 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b084      	sub	sp, #16
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	691b      	ldr	r3, [r3, #16]
 8003a8e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	68da      	ldr	r2, [r3, #12]
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	430a      	orrs	r2, r1
 8003a9c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	689a      	ldr	r2, [r3, #8]
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	691b      	ldr	r3, [r3, #16]
 8003aa6:	431a      	orrs	r2, r3
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	695b      	ldr	r3, [r3, #20]
 8003aac:	4313      	orrs	r3, r2
 8003aae:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	68db      	ldr	r3, [r3, #12]
 8003ab6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003aba:	f023 030c 	bic.w	r3, r3, #12
 8003abe:	687a      	ldr	r2, [r7, #4]
 8003ac0:	6812      	ldr	r2, [r2, #0]
 8003ac2:	68b9      	ldr	r1, [r7, #8]
 8003ac4:	430b      	orrs	r3, r1
 8003ac6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	695b      	ldr	r3, [r3, #20]
 8003ace:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	699a      	ldr	r2, [r3, #24]
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	430a      	orrs	r2, r1
 8003adc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	4a2c      	ldr	r2, [pc, #176]	@ (8003b94 <UART_SetConfig+0x114>)
 8003ae4:	4293      	cmp	r3, r2
 8003ae6:	d103      	bne.n	8003af0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003ae8:	f7ff f908 	bl	8002cfc <HAL_RCC_GetPCLK2Freq>
 8003aec:	60f8      	str	r0, [r7, #12]
 8003aee:	e002      	b.n	8003af6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003af0:	f7ff f8f0 	bl	8002cd4 <HAL_RCC_GetPCLK1Freq>
 8003af4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003af6:	68fa      	ldr	r2, [r7, #12]
 8003af8:	4613      	mov	r3, r2
 8003afa:	009b      	lsls	r3, r3, #2
 8003afc:	4413      	add	r3, r2
 8003afe:	009a      	lsls	r2, r3, #2
 8003b00:	441a      	add	r2, r3
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	685b      	ldr	r3, [r3, #4]
 8003b06:	009b      	lsls	r3, r3, #2
 8003b08:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b0c:	4a22      	ldr	r2, [pc, #136]	@ (8003b98 <UART_SetConfig+0x118>)
 8003b0e:	fba2 2303 	umull	r2, r3, r2, r3
 8003b12:	095b      	lsrs	r3, r3, #5
 8003b14:	0119      	lsls	r1, r3, #4
 8003b16:	68fa      	ldr	r2, [r7, #12]
 8003b18:	4613      	mov	r3, r2
 8003b1a:	009b      	lsls	r3, r3, #2
 8003b1c:	4413      	add	r3, r2
 8003b1e:	009a      	lsls	r2, r3, #2
 8003b20:	441a      	add	r2, r3
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	009b      	lsls	r3, r3, #2
 8003b28:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b2c:	4b1a      	ldr	r3, [pc, #104]	@ (8003b98 <UART_SetConfig+0x118>)
 8003b2e:	fba3 0302 	umull	r0, r3, r3, r2
 8003b32:	095b      	lsrs	r3, r3, #5
 8003b34:	2064      	movs	r0, #100	@ 0x64
 8003b36:	fb00 f303 	mul.w	r3, r0, r3
 8003b3a:	1ad3      	subs	r3, r2, r3
 8003b3c:	011b      	lsls	r3, r3, #4
 8003b3e:	3332      	adds	r3, #50	@ 0x32
 8003b40:	4a15      	ldr	r2, [pc, #84]	@ (8003b98 <UART_SetConfig+0x118>)
 8003b42:	fba2 2303 	umull	r2, r3, r2, r3
 8003b46:	095b      	lsrs	r3, r3, #5
 8003b48:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b4c:	4419      	add	r1, r3
 8003b4e:	68fa      	ldr	r2, [r7, #12]
 8003b50:	4613      	mov	r3, r2
 8003b52:	009b      	lsls	r3, r3, #2
 8003b54:	4413      	add	r3, r2
 8003b56:	009a      	lsls	r2, r3, #2
 8003b58:	441a      	add	r2, r3
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	009b      	lsls	r3, r3, #2
 8003b60:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b64:	4b0c      	ldr	r3, [pc, #48]	@ (8003b98 <UART_SetConfig+0x118>)
 8003b66:	fba3 0302 	umull	r0, r3, r3, r2
 8003b6a:	095b      	lsrs	r3, r3, #5
 8003b6c:	2064      	movs	r0, #100	@ 0x64
 8003b6e:	fb00 f303 	mul.w	r3, r0, r3
 8003b72:	1ad3      	subs	r3, r2, r3
 8003b74:	011b      	lsls	r3, r3, #4
 8003b76:	3332      	adds	r3, #50	@ 0x32
 8003b78:	4a07      	ldr	r2, [pc, #28]	@ (8003b98 <UART_SetConfig+0x118>)
 8003b7a:	fba2 2303 	umull	r2, r3, r2, r3
 8003b7e:	095b      	lsrs	r3, r3, #5
 8003b80:	f003 020f 	and.w	r2, r3, #15
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	440a      	add	r2, r1
 8003b8a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003b8c:	bf00      	nop
 8003b8e:	3710      	adds	r7, #16
 8003b90:	46bd      	mov	sp, r7
 8003b92:	bd80      	pop	{r7, pc}
 8003b94:	40013800 	.word	0x40013800
 8003b98:	51eb851f 	.word	0x51eb851f

08003b9c <atoi>:
 8003b9c:	220a      	movs	r2, #10
 8003b9e:	2100      	movs	r1, #0
 8003ba0:	f000 b87a 	b.w	8003c98 <strtol>

08003ba4 <_strtol_l.isra.0>:
 8003ba4:	2b24      	cmp	r3, #36	@ 0x24
 8003ba6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003baa:	4686      	mov	lr, r0
 8003bac:	4690      	mov	r8, r2
 8003bae:	d801      	bhi.n	8003bb4 <_strtol_l.isra.0+0x10>
 8003bb0:	2b01      	cmp	r3, #1
 8003bb2:	d106      	bne.n	8003bc2 <_strtol_l.isra.0+0x1e>
 8003bb4:	f000 f8ca 	bl	8003d4c <__errno>
 8003bb8:	2316      	movs	r3, #22
 8003bba:	6003      	str	r3, [r0, #0]
 8003bbc:	2000      	movs	r0, #0
 8003bbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003bc2:	460d      	mov	r5, r1
 8003bc4:	4833      	ldr	r0, [pc, #204]	@ (8003c94 <_strtol_l.isra.0+0xf0>)
 8003bc6:	462a      	mov	r2, r5
 8003bc8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003bcc:	5d06      	ldrb	r6, [r0, r4]
 8003bce:	f016 0608 	ands.w	r6, r6, #8
 8003bd2:	d1f8      	bne.n	8003bc6 <_strtol_l.isra.0+0x22>
 8003bd4:	2c2d      	cmp	r4, #45	@ 0x2d
 8003bd6:	d110      	bne.n	8003bfa <_strtol_l.isra.0+0x56>
 8003bd8:	2601      	movs	r6, #1
 8003bda:	782c      	ldrb	r4, [r5, #0]
 8003bdc:	1c95      	adds	r5, r2, #2
 8003bde:	f033 0210 	bics.w	r2, r3, #16
 8003be2:	d115      	bne.n	8003c10 <_strtol_l.isra.0+0x6c>
 8003be4:	2c30      	cmp	r4, #48	@ 0x30
 8003be6:	d10d      	bne.n	8003c04 <_strtol_l.isra.0+0x60>
 8003be8:	782a      	ldrb	r2, [r5, #0]
 8003bea:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8003bee:	2a58      	cmp	r2, #88	@ 0x58
 8003bf0:	d108      	bne.n	8003c04 <_strtol_l.isra.0+0x60>
 8003bf2:	786c      	ldrb	r4, [r5, #1]
 8003bf4:	3502      	adds	r5, #2
 8003bf6:	2310      	movs	r3, #16
 8003bf8:	e00a      	b.n	8003c10 <_strtol_l.isra.0+0x6c>
 8003bfa:	2c2b      	cmp	r4, #43	@ 0x2b
 8003bfc:	bf04      	itt	eq
 8003bfe:	782c      	ldrbeq	r4, [r5, #0]
 8003c00:	1c95      	addeq	r5, r2, #2
 8003c02:	e7ec      	b.n	8003bde <_strtol_l.isra.0+0x3a>
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d1f6      	bne.n	8003bf6 <_strtol_l.isra.0+0x52>
 8003c08:	2c30      	cmp	r4, #48	@ 0x30
 8003c0a:	bf14      	ite	ne
 8003c0c:	230a      	movne	r3, #10
 8003c0e:	2308      	moveq	r3, #8
 8003c10:	2200      	movs	r2, #0
 8003c12:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8003c16:	f10c 3cff 	add.w	ip, ip, #4294967295
 8003c1a:	fbbc f9f3 	udiv	r9, ip, r3
 8003c1e:	4610      	mov	r0, r2
 8003c20:	fb03 ca19 	mls	sl, r3, r9, ip
 8003c24:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8003c28:	2f09      	cmp	r7, #9
 8003c2a:	d80f      	bhi.n	8003c4c <_strtol_l.isra.0+0xa8>
 8003c2c:	463c      	mov	r4, r7
 8003c2e:	42a3      	cmp	r3, r4
 8003c30:	dd1b      	ble.n	8003c6a <_strtol_l.isra.0+0xc6>
 8003c32:	1c57      	adds	r7, r2, #1
 8003c34:	d007      	beq.n	8003c46 <_strtol_l.isra.0+0xa2>
 8003c36:	4581      	cmp	r9, r0
 8003c38:	d314      	bcc.n	8003c64 <_strtol_l.isra.0+0xc0>
 8003c3a:	d101      	bne.n	8003c40 <_strtol_l.isra.0+0x9c>
 8003c3c:	45a2      	cmp	sl, r4
 8003c3e:	db11      	blt.n	8003c64 <_strtol_l.isra.0+0xc0>
 8003c40:	2201      	movs	r2, #1
 8003c42:	fb00 4003 	mla	r0, r0, r3, r4
 8003c46:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003c4a:	e7eb      	b.n	8003c24 <_strtol_l.isra.0+0x80>
 8003c4c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8003c50:	2f19      	cmp	r7, #25
 8003c52:	d801      	bhi.n	8003c58 <_strtol_l.isra.0+0xb4>
 8003c54:	3c37      	subs	r4, #55	@ 0x37
 8003c56:	e7ea      	b.n	8003c2e <_strtol_l.isra.0+0x8a>
 8003c58:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8003c5c:	2f19      	cmp	r7, #25
 8003c5e:	d804      	bhi.n	8003c6a <_strtol_l.isra.0+0xc6>
 8003c60:	3c57      	subs	r4, #87	@ 0x57
 8003c62:	e7e4      	b.n	8003c2e <_strtol_l.isra.0+0x8a>
 8003c64:	f04f 32ff 	mov.w	r2, #4294967295
 8003c68:	e7ed      	b.n	8003c46 <_strtol_l.isra.0+0xa2>
 8003c6a:	1c53      	adds	r3, r2, #1
 8003c6c:	d108      	bne.n	8003c80 <_strtol_l.isra.0+0xdc>
 8003c6e:	2322      	movs	r3, #34	@ 0x22
 8003c70:	4660      	mov	r0, ip
 8003c72:	f8ce 3000 	str.w	r3, [lr]
 8003c76:	f1b8 0f00 	cmp.w	r8, #0
 8003c7a:	d0a0      	beq.n	8003bbe <_strtol_l.isra.0+0x1a>
 8003c7c:	1e69      	subs	r1, r5, #1
 8003c7e:	e006      	b.n	8003c8e <_strtol_l.isra.0+0xea>
 8003c80:	b106      	cbz	r6, 8003c84 <_strtol_l.isra.0+0xe0>
 8003c82:	4240      	negs	r0, r0
 8003c84:	f1b8 0f00 	cmp.w	r8, #0
 8003c88:	d099      	beq.n	8003bbe <_strtol_l.isra.0+0x1a>
 8003c8a:	2a00      	cmp	r2, #0
 8003c8c:	d1f6      	bne.n	8003c7c <_strtol_l.isra.0+0xd8>
 8003c8e:	f8c8 1000 	str.w	r1, [r8]
 8003c92:	e794      	b.n	8003bbe <_strtol_l.isra.0+0x1a>
 8003c94:	08004937 	.word	0x08004937

08003c98 <strtol>:
 8003c98:	4613      	mov	r3, r2
 8003c9a:	460a      	mov	r2, r1
 8003c9c:	4601      	mov	r1, r0
 8003c9e:	4802      	ldr	r0, [pc, #8]	@ (8003ca8 <strtol+0x10>)
 8003ca0:	6800      	ldr	r0, [r0, #0]
 8003ca2:	f7ff bf7f 	b.w	8003ba4 <_strtol_l.isra.0>
 8003ca6:	bf00      	nop
 8003ca8:	20000018 	.word	0x20000018

08003cac <sniprintf>:
 8003cac:	b40c      	push	{r2, r3}
 8003cae:	b530      	push	{r4, r5, lr}
 8003cb0:	4b18      	ldr	r3, [pc, #96]	@ (8003d14 <sniprintf+0x68>)
 8003cb2:	1e0c      	subs	r4, r1, #0
 8003cb4:	681d      	ldr	r5, [r3, #0]
 8003cb6:	b09d      	sub	sp, #116	@ 0x74
 8003cb8:	da08      	bge.n	8003ccc <sniprintf+0x20>
 8003cba:	238b      	movs	r3, #139	@ 0x8b
 8003cbc:	f04f 30ff 	mov.w	r0, #4294967295
 8003cc0:	602b      	str	r3, [r5, #0]
 8003cc2:	b01d      	add	sp, #116	@ 0x74
 8003cc4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003cc8:	b002      	add	sp, #8
 8003cca:	4770      	bx	lr
 8003ccc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8003cd0:	f8ad 3014 	strh.w	r3, [sp, #20]
 8003cd4:	f04f 0300 	mov.w	r3, #0
 8003cd8:	931b      	str	r3, [sp, #108]	@ 0x6c
 8003cda:	bf0c      	ite	eq
 8003cdc:	4623      	moveq	r3, r4
 8003cde:	f104 33ff 	addne.w	r3, r4, #4294967295
 8003ce2:	9304      	str	r3, [sp, #16]
 8003ce4:	9307      	str	r3, [sp, #28]
 8003ce6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003cea:	9002      	str	r0, [sp, #8]
 8003cec:	9006      	str	r0, [sp, #24]
 8003cee:	f8ad 3016 	strh.w	r3, [sp, #22]
 8003cf2:	4628      	mov	r0, r5
 8003cf4:	ab21      	add	r3, sp, #132	@ 0x84
 8003cf6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8003cf8:	a902      	add	r1, sp, #8
 8003cfa:	9301      	str	r3, [sp, #4]
 8003cfc:	f000 f9a4 	bl	8004048 <_svfiprintf_r>
 8003d00:	1c43      	adds	r3, r0, #1
 8003d02:	bfbc      	itt	lt
 8003d04:	238b      	movlt	r3, #139	@ 0x8b
 8003d06:	602b      	strlt	r3, [r5, #0]
 8003d08:	2c00      	cmp	r4, #0
 8003d0a:	d0da      	beq.n	8003cc2 <sniprintf+0x16>
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	9b02      	ldr	r3, [sp, #8]
 8003d10:	701a      	strb	r2, [r3, #0]
 8003d12:	e7d6      	b.n	8003cc2 <sniprintf+0x16>
 8003d14:	20000018 	.word	0x20000018

08003d18 <memset>:
 8003d18:	4603      	mov	r3, r0
 8003d1a:	4402      	add	r2, r0
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d100      	bne.n	8003d22 <memset+0xa>
 8003d20:	4770      	bx	lr
 8003d22:	f803 1b01 	strb.w	r1, [r3], #1
 8003d26:	e7f9      	b.n	8003d1c <memset+0x4>

08003d28 <strncmp>:
 8003d28:	b510      	push	{r4, lr}
 8003d2a:	b16a      	cbz	r2, 8003d48 <strncmp+0x20>
 8003d2c:	3901      	subs	r1, #1
 8003d2e:	1884      	adds	r4, r0, r2
 8003d30:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003d34:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8003d38:	429a      	cmp	r2, r3
 8003d3a:	d103      	bne.n	8003d44 <strncmp+0x1c>
 8003d3c:	42a0      	cmp	r0, r4
 8003d3e:	d001      	beq.n	8003d44 <strncmp+0x1c>
 8003d40:	2a00      	cmp	r2, #0
 8003d42:	d1f5      	bne.n	8003d30 <strncmp+0x8>
 8003d44:	1ad0      	subs	r0, r2, r3
 8003d46:	bd10      	pop	{r4, pc}
 8003d48:	4610      	mov	r0, r2
 8003d4a:	e7fc      	b.n	8003d46 <strncmp+0x1e>

08003d4c <__errno>:
 8003d4c:	4b01      	ldr	r3, [pc, #4]	@ (8003d54 <__errno+0x8>)
 8003d4e:	6818      	ldr	r0, [r3, #0]
 8003d50:	4770      	bx	lr
 8003d52:	bf00      	nop
 8003d54:	20000018 	.word	0x20000018

08003d58 <__libc_init_array>:
 8003d58:	b570      	push	{r4, r5, r6, lr}
 8003d5a:	2600      	movs	r6, #0
 8003d5c:	4d0c      	ldr	r5, [pc, #48]	@ (8003d90 <__libc_init_array+0x38>)
 8003d5e:	4c0d      	ldr	r4, [pc, #52]	@ (8003d94 <__libc_init_array+0x3c>)
 8003d60:	1b64      	subs	r4, r4, r5
 8003d62:	10a4      	asrs	r4, r4, #2
 8003d64:	42a6      	cmp	r6, r4
 8003d66:	d109      	bne.n	8003d7c <__libc_init_array+0x24>
 8003d68:	f000 fc76 	bl	8004658 <_init>
 8003d6c:	2600      	movs	r6, #0
 8003d6e:	4d0a      	ldr	r5, [pc, #40]	@ (8003d98 <__libc_init_array+0x40>)
 8003d70:	4c0a      	ldr	r4, [pc, #40]	@ (8003d9c <__libc_init_array+0x44>)
 8003d72:	1b64      	subs	r4, r4, r5
 8003d74:	10a4      	asrs	r4, r4, #2
 8003d76:	42a6      	cmp	r6, r4
 8003d78:	d105      	bne.n	8003d86 <__libc_init_array+0x2e>
 8003d7a:	bd70      	pop	{r4, r5, r6, pc}
 8003d7c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d80:	4798      	blx	r3
 8003d82:	3601      	adds	r6, #1
 8003d84:	e7ee      	b.n	8003d64 <__libc_init_array+0xc>
 8003d86:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d8a:	4798      	blx	r3
 8003d8c:	3601      	adds	r6, #1
 8003d8e:	e7f2      	b.n	8003d76 <__libc_init_array+0x1e>
 8003d90:	08004a74 	.word	0x08004a74
 8003d94:	08004a74 	.word	0x08004a74
 8003d98:	08004a74 	.word	0x08004a74
 8003d9c:	08004a78 	.word	0x08004a78

08003da0 <__retarget_lock_acquire_recursive>:
 8003da0:	4770      	bx	lr

08003da2 <__retarget_lock_release_recursive>:
 8003da2:	4770      	bx	lr

08003da4 <_free_r>:
 8003da4:	b538      	push	{r3, r4, r5, lr}
 8003da6:	4605      	mov	r5, r0
 8003da8:	2900      	cmp	r1, #0
 8003daa:	d040      	beq.n	8003e2e <_free_r+0x8a>
 8003dac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003db0:	1f0c      	subs	r4, r1, #4
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	bfb8      	it	lt
 8003db6:	18e4      	addlt	r4, r4, r3
 8003db8:	f000 f8de 	bl	8003f78 <__malloc_lock>
 8003dbc:	4a1c      	ldr	r2, [pc, #112]	@ (8003e30 <_free_r+0x8c>)
 8003dbe:	6813      	ldr	r3, [r2, #0]
 8003dc0:	b933      	cbnz	r3, 8003dd0 <_free_r+0x2c>
 8003dc2:	6063      	str	r3, [r4, #4]
 8003dc4:	6014      	str	r4, [r2, #0]
 8003dc6:	4628      	mov	r0, r5
 8003dc8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003dcc:	f000 b8da 	b.w	8003f84 <__malloc_unlock>
 8003dd0:	42a3      	cmp	r3, r4
 8003dd2:	d908      	bls.n	8003de6 <_free_r+0x42>
 8003dd4:	6820      	ldr	r0, [r4, #0]
 8003dd6:	1821      	adds	r1, r4, r0
 8003dd8:	428b      	cmp	r3, r1
 8003dda:	bf01      	itttt	eq
 8003ddc:	6819      	ldreq	r1, [r3, #0]
 8003dde:	685b      	ldreq	r3, [r3, #4]
 8003de0:	1809      	addeq	r1, r1, r0
 8003de2:	6021      	streq	r1, [r4, #0]
 8003de4:	e7ed      	b.n	8003dc2 <_free_r+0x1e>
 8003de6:	461a      	mov	r2, r3
 8003de8:	685b      	ldr	r3, [r3, #4]
 8003dea:	b10b      	cbz	r3, 8003df0 <_free_r+0x4c>
 8003dec:	42a3      	cmp	r3, r4
 8003dee:	d9fa      	bls.n	8003de6 <_free_r+0x42>
 8003df0:	6811      	ldr	r1, [r2, #0]
 8003df2:	1850      	adds	r0, r2, r1
 8003df4:	42a0      	cmp	r0, r4
 8003df6:	d10b      	bne.n	8003e10 <_free_r+0x6c>
 8003df8:	6820      	ldr	r0, [r4, #0]
 8003dfa:	4401      	add	r1, r0
 8003dfc:	1850      	adds	r0, r2, r1
 8003dfe:	4283      	cmp	r3, r0
 8003e00:	6011      	str	r1, [r2, #0]
 8003e02:	d1e0      	bne.n	8003dc6 <_free_r+0x22>
 8003e04:	6818      	ldr	r0, [r3, #0]
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	4408      	add	r0, r1
 8003e0a:	6010      	str	r0, [r2, #0]
 8003e0c:	6053      	str	r3, [r2, #4]
 8003e0e:	e7da      	b.n	8003dc6 <_free_r+0x22>
 8003e10:	d902      	bls.n	8003e18 <_free_r+0x74>
 8003e12:	230c      	movs	r3, #12
 8003e14:	602b      	str	r3, [r5, #0]
 8003e16:	e7d6      	b.n	8003dc6 <_free_r+0x22>
 8003e18:	6820      	ldr	r0, [r4, #0]
 8003e1a:	1821      	adds	r1, r4, r0
 8003e1c:	428b      	cmp	r3, r1
 8003e1e:	bf01      	itttt	eq
 8003e20:	6819      	ldreq	r1, [r3, #0]
 8003e22:	685b      	ldreq	r3, [r3, #4]
 8003e24:	1809      	addeq	r1, r1, r0
 8003e26:	6021      	streq	r1, [r4, #0]
 8003e28:	6063      	str	r3, [r4, #4]
 8003e2a:	6054      	str	r4, [r2, #4]
 8003e2c:	e7cb      	b.n	8003dc6 <_free_r+0x22>
 8003e2e:	bd38      	pop	{r3, r4, r5, pc}
 8003e30:	200004d4 	.word	0x200004d4

08003e34 <sbrk_aligned>:
 8003e34:	b570      	push	{r4, r5, r6, lr}
 8003e36:	4e0f      	ldr	r6, [pc, #60]	@ (8003e74 <sbrk_aligned+0x40>)
 8003e38:	460c      	mov	r4, r1
 8003e3a:	6831      	ldr	r1, [r6, #0]
 8003e3c:	4605      	mov	r5, r0
 8003e3e:	b911      	cbnz	r1, 8003e46 <sbrk_aligned+0x12>
 8003e40:	f000 fba8 	bl	8004594 <_sbrk_r>
 8003e44:	6030      	str	r0, [r6, #0]
 8003e46:	4621      	mov	r1, r4
 8003e48:	4628      	mov	r0, r5
 8003e4a:	f000 fba3 	bl	8004594 <_sbrk_r>
 8003e4e:	1c43      	adds	r3, r0, #1
 8003e50:	d103      	bne.n	8003e5a <sbrk_aligned+0x26>
 8003e52:	f04f 34ff 	mov.w	r4, #4294967295
 8003e56:	4620      	mov	r0, r4
 8003e58:	bd70      	pop	{r4, r5, r6, pc}
 8003e5a:	1cc4      	adds	r4, r0, #3
 8003e5c:	f024 0403 	bic.w	r4, r4, #3
 8003e60:	42a0      	cmp	r0, r4
 8003e62:	d0f8      	beq.n	8003e56 <sbrk_aligned+0x22>
 8003e64:	1a21      	subs	r1, r4, r0
 8003e66:	4628      	mov	r0, r5
 8003e68:	f000 fb94 	bl	8004594 <_sbrk_r>
 8003e6c:	3001      	adds	r0, #1
 8003e6e:	d1f2      	bne.n	8003e56 <sbrk_aligned+0x22>
 8003e70:	e7ef      	b.n	8003e52 <sbrk_aligned+0x1e>
 8003e72:	bf00      	nop
 8003e74:	200004d0 	.word	0x200004d0

08003e78 <_malloc_r>:
 8003e78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003e7c:	1ccd      	adds	r5, r1, #3
 8003e7e:	f025 0503 	bic.w	r5, r5, #3
 8003e82:	3508      	adds	r5, #8
 8003e84:	2d0c      	cmp	r5, #12
 8003e86:	bf38      	it	cc
 8003e88:	250c      	movcc	r5, #12
 8003e8a:	2d00      	cmp	r5, #0
 8003e8c:	4606      	mov	r6, r0
 8003e8e:	db01      	blt.n	8003e94 <_malloc_r+0x1c>
 8003e90:	42a9      	cmp	r1, r5
 8003e92:	d904      	bls.n	8003e9e <_malloc_r+0x26>
 8003e94:	230c      	movs	r3, #12
 8003e96:	6033      	str	r3, [r6, #0]
 8003e98:	2000      	movs	r0, #0
 8003e9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003e9e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003f74 <_malloc_r+0xfc>
 8003ea2:	f000 f869 	bl	8003f78 <__malloc_lock>
 8003ea6:	f8d8 3000 	ldr.w	r3, [r8]
 8003eaa:	461c      	mov	r4, r3
 8003eac:	bb44      	cbnz	r4, 8003f00 <_malloc_r+0x88>
 8003eae:	4629      	mov	r1, r5
 8003eb0:	4630      	mov	r0, r6
 8003eb2:	f7ff ffbf 	bl	8003e34 <sbrk_aligned>
 8003eb6:	1c43      	adds	r3, r0, #1
 8003eb8:	4604      	mov	r4, r0
 8003eba:	d158      	bne.n	8003f6e <_malloc_r+0xf6>
 8003ebc:	f8d8 4000 	ldr.w	r4, [r8]
 8003ec0:	4627      	mov	r7, r4
 8003ec2:	2f00      	cmp	r7, #0
 8003ec4:	d143      	bne.n	8003f4e <_malloc_r+0xd6>
 8003ec6:	2c00      	cmp	r4, #0
 8003ec8:	d04b      	beq.n	8003f62 <_malloc_r+0xea>
 8003eca:	6823      	ldr	r3, [r4, #0]
 8003ecc:	4639      	mov	r1, r7
 8003ece:	4630      	mov	r0, r6
 8003ed0:	eb04 0903 	add.w	r9, r4, r3
 8003ed4:	f000 fb5e 	bl	8004594 <_sbrk_r>
 8003ed8:	4581      	cmp	r9, r0
 8003eda:	d142      	bne.n	8003f62 <_malloc_r+0xea>
 8003edc:	6821      	ldr	r1, [r4, #0]
 8003ede:	4630      	mov	r0, r6
 8003ee0:	1a6d      	subs	r5, r5, r1
 8003ee2:	4629      	mov	r1, r5
 8003ee4:	f7ff ffa6 	bl	8003e34 <sbrk_aligned>
 8003ee8:	3001      	adds	r0, #1
 8003eea:	d03a      	beq.n	8003f62 <_malloc_r+0xea>
 8003eec:	6823      	ldr	r3, [r4, #0]
 8003eee:	442b      	add	r3, r5
 8003ef0:	6023      	str	r3, [r4, #0]
 8003ef2:	f8d8 3000 	ldr.w	r3, [r8]
 8003ef6:	685a      	ldr	r2, [r3, #4]
 8003ef8:	bb62      	cbnz	r2, 8003f54 <_malloc_r+0xdc>
 8003efa:	f8c8 7000 	str.w	r7, [r8]
 8003efe:	e00f      	b.n	8003f20 <_malloc_r+0xa8>
 8003f00:	6822      	ldr	r2, [r4, #0]
 8003f02:	1b52      	subs	r2, r2, r5
 8003f04:	d420      	bmi.n	8003f48 <_malloc_r+0xd0>
 8003f06:	2a0b      	cmp	r2, #11
 8003f08:	d917      	bls.n	8003f3a <_malloc_r+0xc2>
 8003f0a:	1961      	adds	r1, r4, r5
 8003f0c:	42a3      	cmp	r3, r4
 8003f0e:	6025      	str	r5, [r4, #0]
 8003f10:	bf18      	it	ne
 8003f12:	6059      	strne	r1, [r3, #4]
 8003f14:	6863      	ldr	r3, [r4, #4]
 8003f16:	bf08      	it	eq
 8003f18:	f8c8 1000 	streq.w	r1, [r8]
 8003f1c:	5162      	str	r2, [r4, r5]
 8003f1e:	604b      	str	r3, [r1, #4]
 8003f20:	4630      	mov	r0, r6
 8003f22:	f000 f82f 	bl	8003f84 <__malloc_unlock>
 8003f26:	f104 000b 	add.w	r0, r4, #11
 8003f2a:	1d23      	adds	r3, r4, #4
 8003f2c:	f020 0007 	bic.w	r0, r0, #7
 8003f30:	1ac2      	subs	r2, r0, r3
 8003f32:	bf1c      	itt	ne
 8003f34:	1a1b      	subne	r3, r3, r0
 8003f36:	50a3      	strne	r3, [r4, r2]
 8003f38:	e7af      	b.n	8003e9a <_malloc_r+0x22>
 8003f3a:	6862      	ldr	r2, [r4, #4]
 8003f3c:	42a3      	cmp	r3, r4
 8003f3e:	bf0c      	ite	eq
 8003f40:	f8c8 2000 	streq.w	r2, [r8]
 8003f44:	605a      	strne	r2, [r3, #4]
 8003f46:	e7eb      	b.n	8003f20 <_malloc_r+0xa8>
 8003f48:	4623      	mov	r3, r4
 8003f4a:	6864      	ldr	r4, [r4, #4]
 8003f4c:	e7ae      	b.n	8003eac <_malloc_r+0x34>
 8003f4e:	463c      	mov	r4, r7
 8003f50:	687f      	ldr	r7, [r7, #4]
 8003f52:	e7b6      	b.n	8003ec2 <_malloc_r+0x4a>
 8003f54:	461a      	mov	r2, r3
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	42a3      	cmp	r3, r4
 8003f5a:	d1fb      	bne.n	8003f54 <_malloc_r+0xdc>
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	6053      	str	r3, [r2, #4]
 8003f60:	e7de      	b.n	8003f20 <_malloc_r+0xa8>
 8003f62:	230c      	movs	r3, #12
 8003f64:	4630      	mov	r0, r6
 8003f66:	6033      	str	r3, [r6, #0]
 8003f68:	f000 f80c 	bl	8003f84 <__malloc_unlock>
 8003f6c:	e794      	b.n	8003e98 <_malloc_r+0x20>
 8003f6e:	6005      	str	r5, [r0, #0]
 8003f70:	e7d6      	b.n	8003f20 <_malloc_r+0xa8>
 8003f72:	bf00      	nop
 8003f74:	200004d4 	.word	0x200004d4

08003f78 <__malloc_lock>:
 8003f78:	4801      	ldr	r0, [pc, #4]	@ (8003f80 <__malloc_lock+0x8>)
 8003f7a:	f7ff bf11 	b.w	8003da0 <__retarget_lock_acquire_recursive>
 8003f7e:	bf00      	nop
 8003f80:	200004cc 	.word	0x200004cc

08003f84 <__malloc_unlock>:
 8003f84:	4801      	ldr	r0, [pc, #4]	@ (8003f8c <__malloc_unlock+0x8>)
 8003f86:	f7ff bf0c 	b.w	8003da2 <__retarget_lock_release_recursive>
 8003f8a:	bf00      	nop
 8003f8c:	200004cc 	.word	0x200004cc

08003f90 <__ssputs_r>:
 8003f90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003f94:	461f      	mov	r7, r3
 8003f96:	688e      	ldr	r6, [r1, #8]
 8003f98:	4682      	mov	sl, r0
 8003f9a:	42be      	cmp	r6, r7
 8003f9c:	460c      	mov	r4, r1
 8003f9e:	4690      	mov	r8, r2
 8003fa0:	680b      	ldr	r3, [r1, #0]
 8003fa2:	d82d      	bhi.n	8004000 <__ssputs_r+0x70>
 8003fa4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003fa8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003fac:	d026      	beq.n	8003ffc <__ssputs_r+0x6c>
 8003fae:	6965      	ldr	r5, [r4, #20]
 8003fb0:	6909      	ldr	r1, [r1, #16]
 8003fb2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003fb6:	eba3 0901 	sub.w	r9, r3, r1
 8003fba:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003fbe:	1c7b      	adds	r3, r7, #1
 8003fc0:	444b      	add	r3, r9
 8003fc2:	106d      	asrs	r5, r5, #1
 8003fc4:	429d      	cmp	r5, r3
 8003fc6:	bf38      	it	cc
 8003fc8:	461d      	movcc	r5, r3
 8003fca:	0553      	lsls	r3, r2, #21
 8003fcc:	d527      	bpl.n	800401e <__ssputs_r+0x8e>
 8003fce:	4629      	mov	r1, r5
 8003fd0:	f7ff ff52 	bl	8003e78 <_malloc_r>
 8003fd4:	4606      	mov	r6, r0
 8003fd6:	b360      	cbz	r0, 8004032 <__ssputs_r+0xa2>
 8003fd8:	464a      	mov	r2, r9
 8003fda:	6921      	ldr	r1, [r4, #16]
 8003fdc:	f000 faf8 	bl	80045d0 <memcpy>
 8003fe0:	89a3      	ldrh	r3, [r4, #12]
 8003fe2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003fe6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003fea:	81a3      	strh	r3, [r4, #12]
 8003fec:	6126      	str	r6, [r4, #16]
 8003fee:	444e      	add	r6, r9
 8003ff0:	6026      	str	r6, [r4, #0]
 8003ff2:	463e      	mov	r6, r7
 8003ff4:	6165      	str	r5, [r4, #20]
 8003ff6:	eba5 0509 	sub.w	r5, r5, r9
 8003ffa:	60a5      	str	r5, [r4, #8]
 8003ffc:	42be      	cmp	r6, r7
 8003ffe:	d900      	bls.n	8004002 <__ssputs_r+0x72>
 8004000:	463e      	mov	r6, r7
 8004002:	4632      	mov	r2, r6
 8004004:	4641      	mov	r1, r8
 8004006:	6820      	ldr	r0, [r4, #0]
 8004008:	f000 faaa 	bl	8004560 <memmove>
 800400c:	2000      	movs	r0, #0
 800400e:	68a3      	ldr	r3, [r4, #8]
 8004010:	1b9b      	subs	r3, r3, r6
 8004012:	60a3      	str	r3, [r4, #8]
 8004014:	6823      	ldr	r3, [r4, #0]
 8004016:	4433      	add	r3, r6
 8004018:	6023      	str	r3, [r4, #0]
 800401a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800401e:	462a      	mov	r2, r5
 8004020:	f000 fae4 	bl	80045ec <_realloc_r>
 8004024:	4606      	mov	r6, r0
 8004026:	2800      	cmp	r0, #0
 8004028:	d1e0      	bne.n	8003fec <__ssputs_r+0x5c>
 800402a:	4650      	mov	r0, sl
 800402c:	6921      	ldr	r1, [r4, #16]
 800402e:	f7ff feb9 	bl	8003da4 <_free_r>
 8004032:	230c      	movs	r3, #12
 8004034:	f8ca 3000 	str.w	r3, [sl]
 8004038:	89a3      	ldrh	r3, [r4, #12]
 800403a:	f04f 30ff 	mov.w	r0, #4294967295
 800403e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004042:	81a3      	strh	r3, [r4, #12]
 8004044:	e7e9      	b.n	800401a <__ssputs_r+0x8a>
	...

08004048 <_svfiprintf_r>:
 8004048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800404c:	4698      	mov	r8, r3
 800404e:	898b      	ldrh	r3, [r1, #12]
 8004050:	4607      	mov	r7, r0
 8004052:	061b      	lsls	r3, r3, #24
 8004054:	460d      	mov	r5, r1
 8004056:	4614      	mov	r4, r2
 8004058:	b09d      	sub	sp, #116	@ 0x74
 800405a:	d510      	bpl.n	800407e <_svfiprintf_r+0x36>
 800405c:	690b      	ldr	r3, [r1, #16]
 800405e:	b973      	cbnz	r3, 800407e <_svfiprintf_r+0x36>
 8004060:	2140      	movs	r1, #64	@ 0x40
 8004062:	f7ff ff09 	bl	8003e78 <_malloc_r>
 8004066:	6028      	str	r0, [r5, #0]
 8004068:	6128      	str	r0, [r5, #16]
 800406a:	b930      	cbnz	r0, 800407a <_svfiprintf_r+0x32>
 800406c:	230c      	movs	r3, #12
 800406e:	603b      	str	r3, [r7, #0]
 8004070:	f04f 30ff 	mov.w	r0, #4294967295
 8004074:	b01d      	add	sp, #116	@ 0x74
 8004076:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800407a:	2340      	movs	r3, #64	@ 0x40
 800407c:	616b      	str	r3, [r5, #20]
 800407e:	2300      	movs	r3, #0
 8004080:	9309      	str	r3, [sp, #36]	@ 0x24
 8004082:	2320      	movs	r3, #32
 8004084:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004088:	2330      	movs	r3, #48	@ 0x30
 800408a:	f04f 0901 	mov.w	r9, #1
 800408e:	f8cd 800c 	str.w	r8, [sp, #12]
 8004092:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800422c <_svfiprintf_r+0x1e4>
 8004096:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800409a:	4623      	mov	r3, r4
 800409c:	469a      	mov	sl, r3
 800409e:	f813 2b01 	ldrb.w	r2, [r3], #1
 80040a2:	b10a      	cbz	r2, 80040a8 <_svfiprintf_r+0x60>
 80040a4:	2a25      	cmp	r2, #37	@ 0x25
 80040a6:	d1f9      	bne.n	800409c <_svfiprintf_r+0x54>
 80040a8:	ebba 0b04 	subs.w	fp, sl, r4
 80040ac:	d00b      	beq.n	80040c6 <_svfiprintf_r+0x7e>
 80040ae:	465b      	mov	r3, fp
 80040b0:	4622      	mov	r2, r4
 80040b2:	4629      	mov	r1, r5
 80040b4:	4638      	mov	r0, r7
 80040b6:	f7ff ff6b 	bl	8003f90 <__ssputs_r>
 80040ba:	3001      	adds	r0, #1
 80040bc:	f000 80a7 	beq.w	800420e <_svfiprintf_r+0x1c6>
 80040c0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80040c2:	445a      	add	r2, fp
 80040c4:	9209      	str	r2, [sp, #36]	@ 0x24
 80040c6:	f89a 3000 	ldrb.w	r3, [sl]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	f000 809f 	beq.w	800420e <_svfiprintf_r+0x1c6>
 80040d0:	2300      	movs	r3, #0
 80040d2:	f04f 32ff 	mov.w	r2, #4294967295
 80040d6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80040da:	f10a 0a01 	add.w	sl, sl, #1
 80040de:	9304      	str	r3, [sp, #16]
 80040e0:	9307      	str	r3, [sp, #28]
 80040e2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80040e6:	931a      	str	r3, [sp, #104]	@ 0x68
 80040e8:	4654      	mov	r4, sl
 80040ea:	2205      	movs	r2, #5
 80040ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80040f0:	484e      	ldr	r0, [pc, #312]	@ (800422c <_svfiprintf_r+0x1e4>)
 80040f2:	f000 fa5f 	bl	80045b4 <memchr>
 80040f6:	9a04      	ldr	r2, [sp, #16]
 80040f8:	b9d8      	cbnz	r0, 8004132 <_svfiprintf_r+0xea>
 80040fa:	06d0      	lsls	r0, r2, #27
 80040fc:	bf44      	itt	mi
 80040fe:	2320      	movmi	r3, #32
 8004100:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004104:	0711      	lsls	r1, r2, #28
 8004106:	bf44      	itt	mi
 8004108:	232b      	movmi	r3, #43	@ 0x2b
 800410a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800410e:	f89a 3000 	ldrb.w	r3, [sl]
 8004112:	2b2a      	cmp	r3, #42	@ 0x2a
 8004114:	d015      	beq.n	8004142 <_svfiprintf_r+0xfa>
 8004116:	4654      	mov	r4, sl
 8004118:	2000      	movs	r0, #0
 800411a:	f04f 0c0a 	mov.w	ip, #10
 800411e:	9a07      	ldr	r2, [sp, #28]
 8004120:	4621      	mov	r1, r4
 8004122:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004126:	3b30      	subs	r3, #48	@ 0x30
 8004128:	2b09      	cmp	r3, #9
 800412a:	d94b      	bls.n	80041c4 <_svfiprintf_r+0x17c>
 800412c:	b1b0      	cbz	r0, 800415c <_svfiprintf_r+0x114>
 800412e:	9207      	str	r2, [sp, #28]
 8004130:	e014      	b.n	800415c <_svfiprintf_r+0x114>
 8004132:	eba0 0308 	sub.w	r3, r0, r8
 8004136:	fa09 f303 	lsl.w	r3, r9, r3
 800413a:	4313      	orrs	r3, r2
 800413c:	46a2      	mov	sl, r4
 800413e:	9304      	str	r3, [sp, #16]
 8004140:	e7d2      	b.n	80040e8 <_svfiprintf_r+0xa0>
 8004142:	9b03      	ldr	r3, [sp, #12]
 8004144:	1d19      	adds	r1, r3, #4
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	9103      	str	r1, [sp, #12]
 800414a:	2b00      	cmp	r3, #0
 800414c:	bfbb      	ittet	lt
 800414e:	425b      	neglt	r3, r3
 8004150:	f042 0202 	orrlt.w	r2, r2, #2
 8004154:	9307      	strge	r3, [sp, #28]
 8004156:	9307      	strlt	r3, [sp, #28]
 8004158:	bfb8      	it	lt
 800415a:	9204      	strlt	r2, [sp, #16]
 800415c:	7823      	ldrb	r3, [r4, #0]
 800415e:	2b2e      	cmp	r3, #46	@ 0x2e
 8004160:	d10a      	bne.n	8004178 <_svfiprintf_r+0x130>
 8004162:	7863      	ldrb	r3, [r4, #1]
 8004164:	2b2a      	cmp	r3, #42	@ 0x2a
 8004166:	d132      	bne.n	80041ce <_svfiprintf_r+0x186>
 8004168:	9b03      	ldr	r3, [sp, #12]
 800416a:	3402      	adds	r4, #2
 800416c:	1d1a      	adds	r2, r3, #4
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	9203      	str	r2, [sp, #12]
 8004172:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004176:	9305      	str	r3, [sp, #20]
 8004178:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8004230 <_svfiprintf_r+0x1e8>
 800417c:	2203      	movs	r2, #3
 800417e:	4650      	mov	r0, sl
 8004180:	7821      	ldrb	r1, [r4, #0]
 8004182:	f000 fa17 	bl	80045b4 <memchr>
 8004186:	b138      	cbz	r0, 8004198 <_svfiprintf_r+0x150>
 8004188:	2240      	movs	r2, #64	@ 0x40
 800418a:	9b04      	ldr	r3, [sp, #16]
 800418c:	eba0 000a 	sub.w	r0, r0, sl
 8004190:	4082      	lsls	r2, r0
 8004192:	4313      	orrs	r3, r2
 8004194:	3401      	adds	r4, #1
 8004196:	9304      	str	r3, [sp, #16]
 8004198:	f814 1b01 	ldrb.w	r1, [r4], #1
 800419c:	2206      	movs	r2, #6
 800419e:	4825      	ldr	r0, [pc, #148]	@ (8004234 <_svfiprintf_r+0x1ec>)
 80041a0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80041a4:	f000 fa06 	bl	80045b4 <memchr>
 80041a8:	2800      	cmp	r0, #0
 80041aa:	d036      	beq.n	800421a <_svfiprintf_r+0x1d2>
 80041ac:	4b22      	ldr	r3, [pc, #136]	@ (8004238 <_svfiprintf_r+0x1f0>)
 80041ae:	bb1b      	cbnz	r3, 80041f8 <_svfiprintf_r+0x1b0>
 80041b0:	9b03      	ldr	r3, [sp, #12]
 80041b2:	3307      	adds	r3, #7
 80041b4:	f023 0307 	bic.w	r3, r3, #7
 80041b8:	3308      	adds	r3, #8
 80041ba:	9303      	str	r3, [sp, #12]
 80041bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80041be:	4433      	add	r3, r6
 80041c0:	9309      	str	r3, [sp, #36]	@ 0x24
 80041c2:	e76a      	b.n	800409a <_svfiprintf_r+0x52>
 80041c4:	460c      	mov	r4, r1
 80041c6:	2001      	movs	r0, #1
 80041c8:	fb0c 3202 	mla	r2, ip, r2, r3
 80041cc:	e7a8      	b.n	8004120 <_svfiprintf_r+0xd8>
 80041ce:	2300      	movs	r3, #0
 80041d0:	f04f 0c0a 	mov.w	ip, #10
 80041d4:	4619      	mov	r1, r3
 80041d6:	3401      	adds	r4, #1
 80041d8:	9305      	str	r3, [sp, #20]
 80041da:	4620      	mov	r0, r4
 80041dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80041e0:	3a30      	subs	r2, #48	@ 0x30
 80041e2:	2a09      	cmp	r2, #9
 80041e4:	d903      	bls.n	80041ee <_svfiprintf_r+0x1a6>
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d0c6      	beq.n	8004178 <_svfiprintf_r+0x130>
 80041ea:	9105      	str	r1, [sp, #20]
 80041ec:	e7c4      	b.n	8004178 <_svfiprintf_r+0x130>
 80041ee:	4604      	mov	r4, r0
 80041f0:	2301      	movs	r3, #1
 80041f2:	fb0c 2101 	mla	r1, ip, r1, r2
 80041f6:	e7f0      	b.n	80041da <_svfiprintf_r+0x192>
 80041f8:	ab03      	add	r3, sp, #12
 80041fa:	9300      	str	r3, [sp, #0]
 80041fc:	462a      	mov	r2, r5
 80041fe:	4638      	mov	r0, r7
 8004200:	4b0e      	ldr	r3, [pc, #56]	@ (800423c <_svfiprintf_r+0x1f4>)
 8004202:	a904      	add	r1, sp, #16
 8004204:	f3af 8000 	nop.w
 8004208:	1c42      	adds	r2, r0, #1
 800420a:	4606      	mov	r6, r0
 800420c:	d1d6      	bne.n	80041bc <_svfiprintf_r+0x174>
 800420e:	89ab      	ldrh	r3, [r5, #12]
 8004210:	065b      	lsls	r3, r3, #25
 8004212:	f53f af2d 	bmi.w	8004070 <_svfiprintf_r+0x28>
 8004216:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004218:	e72c      	b.n	8004074 <_svfiprintf_r+0x2c>
 800421a:	ab03      	add	r3, sp, #12
 800421c:	9300      	str	r3, [sp, #0]
 800421e:	462a      	mov	r2, r5
 8004220:	4638      	mov	r0, r7
 8004222:	4b06      	ldr	r3, [pc, #24]	@ (800423c <_svfiprintf_r+0x1f4>)
 8004224:	a904      	add	r1, sp, #16
 8004226:	f000 f87d 	bl	8004324 <_printf_i>
 800422a:	e7ed      	b.n	8004208 <_svfiprintf_r+0x1c0>
 800422c:	08004a37 	.word	0x08004a37
 8004230:	08004a3d 	.word	0x08004a3d
 8004234:	08004a41 	.word	0x08004a41
 8004238:	00000000 	.word	0x00000000
 800423c:	08003f91 	.word	0x08003f91

08004240 <_printf_common>:
 8004240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004244:	4616      	mov	r6, r2
 8004246:	4698      	mov	r8, r3
 8004248:	688a      	ldr	r2, [r1, #8]
 800424a:	690b      	ldr	r3, [r1, #16]
 800424c:	4607      	mov	r7, r0
 800424e:	4293      	cmp	r3, r2
 8004250:	bfb8      	it	lt
 8004252:	4613      	movlt	r3, r2
 8004254:	6033      	str	r3, [r6, #0]
 8004256:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800425a:	460c      	mov	r4, r1
 800425c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004260:	b10a      	cbz	r2, 8004266 <_printf_common+0x26>
 8004262:	3301      	adds	r3, #1
 8004264:	6033      	str	r3, [r6, #0]
 8004266:	6823      	ldr	r3, [r4, #0]
 8004268:	0699      	lsls	r1, r3, #26
 800426a:	bf42      	ittt	mi
 800426c:	6833      	ldrmi	r3, [r6, #0]
 800426e:	3302      	addmi	r3, #2
 8004270:	6033      	strmi	r3, [r6, #0]
 8004272:	6825      	ldr	r5, [r4, #0]
 8004274:	f015 0506 	ands.w	r5, r5, #6
 8004278:	d106      	bne.n	8004288 <_printf_common+0x48>
 800427a:	f104 0a19 	add.w	sl, r4, #25
 800427e:	68e3      	ldr	r3, [r4, #12]
 8004280:	6832      	ldr	r2, [r6, #0]
 8004282:	1a9b      	subs	r3, r3, r2
 8004284:	42ab      	cmp	r3, r5
 8004286:	dc2b      	bgt.n	80042e0 <_printf_common+0xa0>
 8004288:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800428c:	6822      	ldr	r2, [r4, #0]
 800428e:	3b00      	subs	r3, #0
 8004290:	bf18      	it	ne
 8004292:	2301      	movne	r3, #1
 8004294:	0692      	lsls	r2, r2, #26
 8004296:	d430      	bmi.n	80042fa <_printf_common+0xba>
 8004298:	4641      	mov	r1, r8
 800429a:	4638      	mov	r0, r7
 800429c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80042a0:	47c8      	blx	r9
 80042a2:	3001      	adds	r0, #1
 80042a4:	d023      	beq.n	80042ee <_printf_common+0xae>
 80042a6:	6823      	ldr	r3, [r4, #0]
 80042a8:	6922      	ldr	r2, [r4, #16]
 80042aa:	f003 0306 	and.w	r3, r3, #6
 80042ae:	2b04      	cmp	r3, #4
 80042b0:	bf14      	ite	ne
 80042b2:	2500      	movne	r5, #0
 80042b4:	6833      	ldreq	r3, [r6, #0]
 80042b6:	f04f 0600 	mov.w	r6, #0
 80042ba:	bf08      	it	eq
 80042bc:	68e5      	ldreq	r5, [r4, #12]
 80042be:	f104 041a 	add.w	r4, r4, #26
 80042c2:	bf08      	it	eq
 80042c4:	1aed      	subeq	r5, r5, r3
 80042c6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80042ca:	bf08      	it	eq
 80042cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80042d0:	4293      	cmp	r3, r2
 80042d2:	bfc4      	itt	gt
 80042d4:	1a9b      	subgt	r3, r3, r2
 80042d6:	18ed      	addgt	r5, r5, r3
 80042d8:	42b5      	cmp	r5, r6
 80042da:	d11a      	bne.n	8004312 <_printf_common+0xd2>
 80042dc:	2000      	movs	r0, #0
 80042de:	e008      	b.n	80042f2 <_printf_common+0xb2>
 80042e0:	2301      	movs	r3, #1
 80042e2:	4652      	mov	r2, sl
 80042e4:	4641      	mov	r1, r8
 80042e6:	4638      	mov	r0, r7
 80042e8:	47c8      	blx	r9
 80042ea:	3001      	adds	r0, #1
 80042ec:	d103      	bne.n	80042f6 <_printf_common+0xb6>
 80042ee:	f04f 30ff 	mov.w	r0, #4294967295
 80042f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042f6:	3501      	adds	r5, #1
 80042f8:	e7c1      	b.n	800427e <_printf_common+0x3e>
 80042fa:	2030      	movs	r0, #48	@ 0x30
 80042fc:	18e1      	adds	r1, r4, r3
 80042fe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004302:	1c5a      	adds	r2, r3, #1
 8004304:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004308:	4422      	add	r2, r4
 800430a:	3302      	adds	r3, #2
 800430c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004310:	e7c2      	b.n	8004298 <_printf_common+0x58>
 8004312:	2301      	movs	r3, #1
 8004314:	4622      	mov	r2, r4
 8004316:	4641      	mov	r1, r8
 8004318:	4638      	mov	r0, r7
 800431a:	47c8      	blx	r9
 800431c:	3001      	adds	r0, #1
 800431e:	d0e6      	beq.n	80042ee <_printf_common+0xae>
 8004320:	3601      	adds	r6, #1
 8004322:	e7d9      	b.n	80042d8 <_printf_common+0x98>

08004324 <_printf_i>:
 8004324:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004328:	7e0f      	ldrb	r7, [r1, #24]
 800432a:	4691      	mov	r9, r2
 800432c:	2f78      	cmp	r7, #120	@ 0x78
 800432e:	4680      	mov	r8, r0
 8004330:	460c      	mov	r4, r1
 8004332:	469a      	mov	sl, r3
 8004334:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004336:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800433a:	d807      	bhi.n	800434c <_printf_i+0x28>
 800433c:	2f62      	cmp	r7, #98	@ 0x62
 800433e:	d80a      	bhi.n	8004356 <_printf_i+0x32>
 8004340:	2f00      	cmp	r7, #0
 8004342:	f000 80d1 	beq.w	80044e8 <_printf_i+0x1c4>
 8004346:	2f58      	cmp	r7, #88	@ 0x58
 8004348:	f000 80b8 	beq.w	80044bc <_printf_i+0x198>
 800434c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004350:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004354:	e03a      	b.n	80043cc <_printf_i+0xa8>
 8004356:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800435a:	2b15      	cmp	r3, #21
 800435c:	d8f6      	bhi.n	800434c <_printf_i+0x28>
 800435e:	a101      	add	r1, pc, #4	@ (adr r1, 8004364 <_printf_i+0x40>)
 8004360:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004364:	080043bd 	.word	0x080043bd
 8004368:	080043d1 	.word	0x080043d1
 800436c:	0800434d 	.word	0x0800434d
 8004370:	0800434d 	.word	0x0800434d
 8004374:	0800434d 	.word	0x0800434d
 8004378:	0800434d 	.word	0x0800434d
 800437c:	080043d1 	.word	0x080043d1
 8004380:	0800434d 	.word	0x0800434d
 8004384:	0800434d 	.word	0x0800434d
 8004388:	0800434d 	.word	0x0800434d
 800438c:	0800434d 	.word	0x0800434d
 8004390:	080044cf 	.word	0x080044cf
 8004394:	080043fb 	.word	0x080043fb
 8004398:	08004489 	.word	0x08004489
 800439c:	0800434d 	.word	0x0800434d
 80043a0:	0800434d 	.word	0x0800434d
 80043a4:	080044f1 	.word	0x080044f1
 80043a8:	0800434d 	.word	0x0800434d
 80043ac:	080043fb 	.word	0x080043fb
 80043b0:	0800434d 	.word	0x0800434d
 80043b4:	0800434d 	.word	0x0800434d
 80043b8:	08004491 	.word	0x08004491
 80043bc:	6833      	ldr	r3, [r6, #0]
 80043be:	1d1a      	adds	r2, r3, #4
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	6032      	str	r2, [r6, #0]
 80043c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80043c8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80043cc:	2301      	movs	r3, #1
 80043ce:	e09c      	b.n	800450a <_printf_i+0x1e6>
 80043d0:	6833      	ldr	r3, [r6, #0]
 80043d2:	6820      	ldr	r0, [r4, #0]
 80043d4:	1d19      	adds	r1, r3, #4
 80043d6:	6031      	str	r1, [r6, #0]
 80043d8:	0606      	lsls	r6, r0, #24
 80043da:	d501      	bpl.n	80043e0 <_printf_i+0xbc>
 80043dc:	681d      	ldr	r5, [r3, #0]
 80043de:	e003      	b.n	80043e8 <_printf_i+0xc4>
 80043e0:	0645      	lsls	r5, r0, #25
 80043e2:	d5fb      	bpl.n	80043dc <_printf_i+0xb8>
 80043e4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80043e8:	2d00      	cmp	r5, #0
 80043ea:	da03      	bge.n	80043f4 <_printf_i+0xd0>
 80043ec:	232d      	movs	r3, #45	@ 0x2d
 80043ee:	426d      	negs	r5, r5
 80043f0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80043f4:	230a      	movs	r3, #10
 80043f6:	4858      	ldr	r0, [pc, #352]	@ (8004558 <_printf_i+0x234>)
 80043f8:	e011      	b.n	800441e <_printf_i+0xfa>
 80043fa:	6821      	ldr	r1, [r4, #0]
 80043fc:	6833      	ldr	r3, [r6, #0]
 80043fe:	0608      	lsls	r0, r1, #24
 8004400:	f853 5b04 	ldr.w	r5, [r3], #4
 8004404:	d402      	bmi.n	800440c <_printf_i+0xe8>
 8004406:	0649      	lsls	r1, r1, #25
 8004408:	bf48      	it	mi
 800440a:	b2ad      	uxthmi	r5, r5
 800440c:	2f6f      	cmp	r7, #111	@ 0x6f
 800440e:	6033      	str	r3, [r6, #0]
 8004410:	bf14      	ite	ne
 8004412:	230a      	movne	r3, #10
 8004414:	2308      	moveq	r3, #8
 8004416:	4850      	ldr	r0, [pc, #320]	@ (8004558 <_printf_i+0x234>)
 8004418:	2100      	movs	r1, #0
 800441a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800441e:	6866      	ldr	r6, [r4, #4]
 8004420:	2e00      	cmp	r6, #0
 8004422:	60a6      	str	r6, [r4, #8]
 8004424:	db05      	blt.n	8004432 <_printf_i+0x10e>
 8004426:	6821      	ldr	r1, [r4, #0]
 8004428:	432e      	orrs	r6, r5
 800442a:	f021 0104 	bic.w	r1, r1, #4
 800442e:	6021      	str	r1, [r4, #0]
 8004430:	d04b      	beq.n	80044ca <_printf_i+0x1a6>
 8004432:	4616      	mov	r6, r2
 8004434:	fbb5 f1f3 	udiv	r1, r5, r3
 8004438:	fb03 5711 	mls	r7, r3, r1, r5
 800443c:	5dc7      	ldrb	r7, [r0, r7]
 800443e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004442:	462f      	mov	r7, r5
 8004444:	42bb      	cmp	r3, r7
 8004446:	460d      	mov	r5, r1
 8004448:	d9f4      	bls.n	8004434 <_printf_i+0x110>
 800444a:	2b08      	cmp	r3, #8
 800444c:	d10b      	bne.n	8004466 <_printf_i+0x142>
 800444e:	6823      	ldr	r3, [r4, #0]
 8004450:	07df      	lsls	r7, r3, #31
 8004452:	d508      	bpl.n	8004466 <_printf_i+0x142>
 8004454:	6923      	ldr	r3, [r4, #16]
 8004456:	6861      	ldr	r1, [r4, #4]
 8004458:	4299      	cmp	r1, r3
 800445a:	bfde      	ittt	le
 800445c:	2330      	movle	r3, #48	@ 0x30
 800445e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004462:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004466:	1b92      	subs	r2, r2, r6
 8004468:	6122      	str	r2, [r4, #16]
 800446a:	464b      	mov	r3, r9
 800446c:	4621      	mov	r1, r4
 800446e:	4640      	mov	r0, r8
 8004470:	f8cd a000 	str.w	sl, [sp]
 8004474:	aa03      	add	r2, sp, #12
 8004476:	f7ff fee3 	bl	8004240 <_printf_common>
 800447a:	3001      	adds	r0, #1
 800447c:	d14a      	bne.n	8004514 <_printf_i+0x1f0>
 800447e:	f04f 30ff 	mov.w	r0, #4294967295
 8004482:	b004      	add	sp, #16
 8004484:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004488:	6823      	ldr	r3, [r4, #0]
 800448a:	f043 0320 	orr.w	r3, r3, #32
 800448e:	6023      	str	r3, [r4, #0]
 8004490:	2778      	movs	r7, #120	@ 0x78
 8004492:	4832      	ldr	r0, [pc, #200]	@ (800455c <_printf_i+0x238>)
 8004494:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004498:	6823      	ldr	r3, [r4, #0]
 800449a:	6831      	ldr	r1, [r6, #0]
 800449c:	061f      	lsls	r7, r3, #24
 800449e:	f851 5b04 	ldr.w	r5, [r1], #4
 80044a2:	d402      	bmi.n	80044aa <_printf_i+0x186>
 80044a4:	065f      	lsls	r7, r3, #25
 80044a6:	bf48      	it	mi
 80044a8:	b2ad      	uxthmi	r5, r5
 80044aa:	6031      	str	r1, [r6, #0]
 80044ac:	07d9      	lsls	r1, r3, #31
 80044ae:	bf44      	itt	mi
 80044b0:	f043 0320 	orrmi.w	r3, r3, #32
 80044b4:	6023      	strmi	r3, [r4, #0]
 80044b6:	b11d      	cbz	r5, 80044c0 <_printf_i+0x19c>
 80044b8:	2310      	movs	r3, #16
 80044ba:	e7ad      	b.n	8004418 <_printf_i+0xf4>
 80044bc:	4826      	ldr	r0, [pc, #152]	@ (8004558 <_printf_i+0x234>)
 80044be:	e7e9      	b.n	8004494 <_printf_i+0x170>
 80044c0:	6823      	ldr	r3, [r4, #0]
 80044c2:	f023 0320 	bic.w	r3, r3, #32
 80044c6:	6023      	str	r3, [r4, #0]
 80044c8:	e7f6      	b.n	80044b8 <_printf_i+0x194>
 80044ca:	4616      	mov	r6, r2
 80044cc:	e7bd      	b.n	800444a <_printf_i+0x126>
 80044ce:	6833      	ldr	r3, [r6, #0]
 80044d0:	6825      	ldr	r5, [r4, #0]
 80044d2:	1d18      	adds	r0, r3, #4
 80044d4:	6961      	ldr	r1, [r4, #20]
 80044d6:	6030      	str	r0, [r6, #0]
 80044d8:	062e      	lsls	r6, r5, #24
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	d501      	bpl.n	80044e2 <_printf_i+0x1be>
 80044de:	6019      	str	r1, [r3, #0]
 80044e0:	e002      	b.n	80044e8 <_printf_i+0x1c4>
 80044e2:	0668      	lsls	r0, r5, #25
 80044e4:	d5fb      	bpl.n	80044de <_printf_i+0x1ba>
 80044e6:	8019      	strh	r1, [r3, #0]
 80044e8:	2300      	movs	r3, #0
 80044ea:	4616      	mov	r6, r2
 80044ec:	6123      	str	r3, [r4, #16]
 80044ee:	e7bc      	b.n	800446a <_printf_i+0x146>
 80044f0:	6833      	ldr	r3, [r6, #0]
 80044f2:	2100      	movs	r1, #0
 80044f4:	1d1a      	adds	r2, r3, #4
 80044f6:	6032      	str	r2, [r6, #0]
 80044f8:	681e      	ldr	r6, [r3, #0]
 80044fa:	6862      	ldr	r2, [r4, #4]
 80044fc:	4630      	mov	r0, r6
 80044fe:	f000 f859 	bl	80045b4 <memchr>
 8004502:	b108      	cbz	r0, 8004508 <_printf_i+0x1e4>
 8004504:	1b80      	subs	r0, r0, r6
 8004506:	6060      	str	r0, [r4, #4]
 8004508:	6863      	ldr	r3, [r4, #4]
 800450a:	6123      	str	r3, [r4, #16]
 800450c:	2300      	movs	r3, #0
 800450e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004512:	e7aa      	b.n	800446a <_printf_i+0x146>
 8004514:	4632      	mov	r2, r6
 8004516:	4649      	mov	r1, r9
 8004518:	4640      	mov	r0, r8
 800451a:	6923      	ldr	r3, [r4, #16]
 800451c:	47d0      	blx	sl
 800451e:	3001      	adds	r0, #1
 8004520:	d0ad      	beq.n	800447e <_printf_i+0x15a>
 8004522:	6823      	ldr	r3, [r4, #0]
 8004524:	079b      	lsls	r3, r3, #30
 8004526:	d413      	bmi.n	8004550 <_printf_i+0x22c>
 8004528:	68e0      	ldr	r0, [r4, #12]
 800452a:	9b03      	ldr	r3, [sp, #12]
 800452c:	4298      	cmp	r0, r3
 800452e:	bfb8      	it	lt
 8004530:	4618      	movlt	r0, r3
 8004532:	e7a6      	b.n	8004482 <_printf_i+0x15e>
 8004534:	2301      	movs	r3, #1
 8004536:	4632      	mov	r2, r6
 8004538:	4649      	mov	r1, r9
 800453a:	4640      	mov	r0, r8
 800453c:	47d0      	blx	sl
 800453e:	3001      	adds	r0, #1
 8004540:	d09d      	beq.n	800447e <_printf_i+0x15a>
 8004542:	3501      	adds	r5, #1
 8004544:	68e3      	ldr	r3, [r4, #12]
 8004546:	9903      	ldr	r1, [sp, #12]
 8004548:	1a5b      	subs	r3, r3, r1
 800454a:	42ab      	cmp	r3, r5
 800454c:	dcf2      	bgt.n	8004534 <_printf_i+0x210>
 800454e:	e7eb      	b.n	8004528 <_printf_i+0x204>
 8004550:	2500      	movs	r5, #0
 8004552:	f104 0619 	add.w	r6, r4, #25
 8004556:	e7f5      	b.n	8004544 <_printf_i+0x220>
 8004558:	08004a48 	.word	0x08004a48
 800455c:	08004a59 	.word	0x08004a59

08004560 <memmove>:
 8004560:	4288      	cmp	r0, r1
 8004562:	b510      	push	{r4, lr}
 8004564:	eb01 0402 	add.w	r4, r1, r2
 8004568:	d902      	bls.n	8004570 <memmove+0x10>
 800456a:	4284      	cmp	r4, r0
 800456c:	4623      	mov	r3, r4
 800456e:	d807      	bhi.n	8004580 <memmove+0x20>
 8004570:	1e43      	subs	r3, r0, #1
 8004572:	42a1      	cmp	r1, r4
 8004574:	d008      	beq.n	8004588 <memmove+0x28>
 8004576:	f811 2b01 	ldrb.w	r2, [r1], #1
 800457a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800457e:	e7f8      	b.n	8004572 <memmove+0x12>
 8004580:	4601      	mov	r1, r0
 8004582:	4402      	add	r2, r0
 8004584:	428a      	cmp	r2, r1
 8004586:	d100      	bne.n	800458a <memmove+0x2a>
 8004588:	bd10      	pop	{r4, pc}
 800458a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800458e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004592:	e7f7      	b.n	8004584 <memmove+0x24>

08004594 <_sbrk_r>:
 8004594:	b538      	push	{r3, r4, r5, lr}
 8004596:	2300      	movs	r3, #0
 8004598:	4d05      	ldr	r5, [pc, #20]	@ (80045b0 <_sbrk_r+0x1c>)
 800459a:	4604      	mov	r4, r0
 800459c:	4608      	mov	r0, r1
 800459e:	602b      	str	r3, [r5, #0]
 80045a0:	f7fc ff10 	bl	80013c4 <_sbrk>
 80045a4:	1c43      	adds	r3, r0, #1
 80045a6:	d102      	bne.n	80045ae <_sbrk_r+0x1a>
 80045a8:	682b      	ldr	r3, [r5, #0]
 80045aa:	b103      	cbz	r3, 80045ae <_sbrk_r+0x1a>
 80045ac:	6023      	str	r3, [r4, #0]
 80045ae:	bd38      	pop	{r3, r4, r5, pc}
 80045b0:	200004c8 	.word	0x200004c8

080045b4 <memchr>:
 80045b4:	4603      	mov	r3, r0
 80045b6:	b510      	push	{r4, lr}
 80045b8:	b2c9      	uxtb	r1, r1
 80045ba:	4402      	add	r2, r0
 80045bc:	4293      	cmp	r3, r2
 80045be:	4618      	mov	r0, r3
 80045c0:	d101      	bne.n	80045c6 <memchr+0x12>
 80045c2:	2000      	movs	r0, #0
 80045c4:	e003      	b.n	80045ce <memchr+0x1a>
 80045c6:	7804      	ldrb	r4, [r0, #0]
 80045c8:	3301      	adds	r3, #1
 80045ca:	428c      	cmp	r4, r1
 80045cc:	d1f6      	bne.n	80045bc <memchr+0x8>
 80045ce:	bd10      	pop	{r4, pc}

080045d0 <memcpy>:
 80045d0:	440a      	add	r2, r1
 80045d2:	4291      	cmp	r1, r2
 80045d4:	f100 33ff 	add.w	r3, r0, #4294967295
 80045d8:	d100      	bne.n	80045dc <memcpy+0xc>
 80045da:	4770      	bx	lr
 80045dc:	b510      	push	{r4, lr}
 80045de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80045e2:	4291      	cmp	r1, r2
 80045e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80045e8:	d1f9      	bne.n	80045de <memcpy+0xe>
 80045ea:	bd10      	pop	{r4, pc}

080045ec <_realloc_r>:
 80045ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80045f0:	4607      	mov	r7, r0
 80045f2:	4614      	mov	r4, r2
 80045f4:	460d      	mov	r5, r1
 80045f6:	b921      	cbnz	r1, 8004602 <_realloc_r+0x16>
 80045f8:	4611      	mov	r1, r2
 80045fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80045fe:	f7ff bc3b 	b.w	8003e78 <_malloc_r>
 8004602:	b92a      	cbnz	r2, 8004610 <_realloc_r+0x24>
 8004604:	f7ff fbce 	bl	8003da4 <_free_r>
 8004608:	4625      	mov	r5, r4
 800460a:	4628      	mov	r0, r5
 800460c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004610:	f000 f81a 	bl	8004648 <_malloc_usable_size_r>
 8004614:	4284      	cmp	r4, r0
 8004616:	4606      	mov	r6, r0
 8004618:	d802      	bhi.n	8004620 <_realloc_r+0x34>
 800461a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800461e:	d8f4      	bhi.n	800460a <_realloc_r+0x1e>
 8004620:	4621      	mov	r1, r4
 8004622:	4638      	mov	r0, r7
 8004624:	f7ff fc28 	bl	8003e78 <_malloc_r>
 8004628:	4680      	mov	r8, r0
 800462a:	b908      	cbnz	r0, 8004630 <_realloc_r+0x44>
 800462c:	4645      	mov	r5, r8
 800462e:	e7ec      	b.n	800460a <_realloc_r+0x1e>
 8004630:	42b4      	cmp	r4, r6
 8004632:	4622      	mov	r2, r4
 8004634:	4629      	mov	r1, r5
 8004636:	bf28      	it	cs
 8004638:	4632      	movcs	r2, r6
 800463a:	f7ff ffc9 	bl	80045d0 <memcpy>
 800463e:	4629      	mov	r1, r5
 8004640:	4638      	mov	r0, r7
 8004642:	f7ff fbaf 	bl	8003da4 <_free_r>
 8004646:	e7f1      	b.n	800462c <_realloc_r+0x40>

08004648 <_malloc_usable_size_r>:
 8004648:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800464c:	1f18      	subs	r0, r3, #4
 800464e:	2b00      	cmp	r3, #0
 8004650:	bfbc      	itt	lt
 8004652:	580b      	ldrlt	r3, [r1, r0]
 8004654:	18c0      	addlt	r0, r0, r3
 8004656:	4770      	bx	lr

08004658 <_init>:
 8004658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800465a:	bf00      	nop
 800465c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800465e:	bc08      	pop	{r3}
 8004660:	469e      	mov	lr, r3
 8004662:	4770      	bx	lr

08004664 <_fini>:
 8004664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004666:	bf00      	nop
 8004668:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800466a:	bc08      	pop	{r3}
 800466c:	469e      	mov	lr, r3
 800466e:	4770      	bx	lr
