# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ov5640x2_ddr3_tft.srcs/sources_1/DVP_Capture/DVP_Capture.v" \
"../../../../ov5640x2_ddr3_tft.srcs/sources_1/DVP_Capture/DVP_Capture_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
