sep=\t
Module Resource Usage Distribution Estimates
Generated at: Dec 01, 2023 12:26:26

Note: some resources maybe grouped under different hierarchy due to optimization and LUT mapping

Module	         FFs	        SRLs	        ADDs	        LUTs	    COMB4s	      RAMs	 DSP/MULTs
example_top:example_top                                     	  5909(214)	     524(0)	   2329(47)	 9610(1006)	     0(0)	    85(0)	    32(0)	
 +u_hdmi_rx:hdmi_rx                                         	     96(33)	       0(0)	     38(31)	     87(41)	     0(0)	     1(0)	     0(0)	
  +u_I2Cslave_edid:I2Cslave(I2C_ADDR=7'b1010000)            	     63(63)	       0(0)	       7(7)	     46(46)	     0(0)	     0(0)	     0(0)	
  +u_simple_dual_port_ram:simple_dual_port_ram(RAM_INIT_FILE="./ram_init_file.inithex")	       0(0)	       0(0)	       0(0)	       0(0)	     0(0)	     1(1)	     0(0)	
 +u_dvi_decoder:dvi_decoder                                 	     429(1)	       0(0)	     192(0)	     344(0)	     0(0)	     3(0)	     0(0)	
  +u_tmds_decoder_0:tmds_decoder(kCtlTknCount=300)          	     143(0)	       0(0)	      64(0)	     114(0)	     0(0)	     1(0)	     0(0)	
   +u_bitslip:frame_bitslip                                 	     35(35)	       0(0)	       0(0)	     57(57)	     0(0)	     0(0)	     0(0)	
   +u_phasealgin:phasealign_v1                              	     84(84)	       0(0)	     64(64)	     31(31)	     0(0)	     0(0)	     0(0)	
   +u_decoder:decoder                                       	       8(8)	       0(0)	       0(0)	       8(8)	     0(0)	     0(0)	     0(0)	
   +u_channelbond:channelbond                               	     16(16)	       0(0)	       0(0)	     18(18)	     0(0)	     1(0)	     0(0)	
    +u_simple_dual_port_ram:simple_dual_port_ram(DATA_WIDTH=10,ADDR_WIDTH=4)	       0(0)	       0(0)	       0(0)	       0(0)	     0(0)	     1(1)	     0(0)	
  +u_tmds_decoder_1:tmds_decoder(kCtlTknCount=300)          	     144(0)	       0(0)	      64(0)	     115(0)	     0(0)	     1(0)	     0(0)	
   +u_bitslip:frame_bitslip                                 	     35(35)	       0(0)	       0(0)	     57(57)	     0(0)	     0(0)	     0(0)	
   +u_phasealgin:phasealign_v1                              	     84(84)	       0(0)	     64(64)	     31(31)	     0(0)	     0(0)	     0(0)	
   +u_decoder:decoder                                       	     11(11)	       0(0)	       0(0)	     10(10)	     0(0)	     0(0)	     0(0)	
   +u_channelbond:channelbond                               	     14(14)	       0(0)	       0(0)	     17(17)	     0(0)	     1(0)	     0(0)	
    +u_simple_dual_port_ram:simple_dual_port_ram(DATA_WIDTH=10,ADDR_WIDTH=4)	       0(0)	       0(0)	       0(0)	       0(0)	     0(0)	     1(1)	     0(0)	
  +u_tmds_decoder_2:tmds_decoder(kCtlTknCount=300)          	     141(0)	       0(0)	      64(0)	     115(0)	     0(0)	     1(0)	     0(0)	
   +u_bitslip:frame_bitslip                                 	     35(35)	       0(0)	       0(0)	     57(57)	     0(0)	     0(0)	     0(0)	
   +u_phasealgin:phasealign_v1                              	     84(84)	       0(0)	     64(64)	     31(31)	     0(0)	     0(0)	     0(0)	
   +u_decoder:decoder                                       	       8(8)	       0(0)	       0(0)	       9(9)	     0(0)	     0(0)	     0(0)	
   +u_channelbond:channelbond                               	     14(14)	       0(0)	       0(0)	     18(18)	     0(0)	     1(0)	     0(0)	
    +u_simple_dual_port_ram:simple_dual_port_ram(DATA_WIDTH=10,ADDR_WIDTH=4)	       0(0)	       0(0)	       0(0)	       0(0)	     0(0)	     1(1)	     0(0)	
 +dvi_encoder_m0:dvi_encoder                                	     135(0)	       0(0)	     162(0)	     163(0)	     0(0)	     0(0)	     0(0)	
  +encb:encode                                              	     49(49)	       0(0)	     54(54)	     55(55)	     0(0)	     0(0)	     0(0)	
  +encr:encode                                              	     43(43)	       0(0)	     54(54)	     54(54)	     0(0)	     0(0)	     0(0)	
  +encg:encode                                              	     43(43)	       0(0)	     54(54)	     54(54)	     0(0)	     0(0)	     0(0)	
 +inst_ddr3_axi:efx_ddr3_axi                                	  2173(321)	     492(0)	   451(128)	  2495(503)	     0(0)	    27(0)	     0(0)	
  +inst_arburst_fifo:Ddr_Ctrl_Sc_Fifo(DATA_WIDTH=8,DATA_DEPTH=32)	       8(8)	       8(8)	     12(12)	     22(22)	     0(0)	     0(0)	     0(0)	
  +u_rd_addr_fifo:Ddr_Ctrl_Sc_Fifo(DATA_DEPTH=32)           	       8(8)	   116(116)	     12(12)	     75(75)	     0(0)	     0(0)	     0(0)	
  +u_wr_addr_fifo:Ddr_Ctrl_Sc_Fifo(DATA_WIDTH=48,DATA_DEPTH=32)	       8(8)	   124(124)	     12(12)	     79(79)	     0(0)	     0(0)	     0(0)	
  +inst_awid_fifo:Ddr_Ctrl_Sc_Fifo(DATA_WIDTH=8,DATA_DEPTH=32)	       8(8)	       0(0)	     12(12)	     13(13)	     0(0)	     0(0)	     0(0)	
  +inst_arid_fifo:Ddr_Ctrl_Sc_Fifo(DATA_WIDTH=8,DATA_DEPTH=32)	       8(8)	       0(0)	     12(12)	     13(13)	     0(0)	     0(0)	     0(0)	
  +inst_respon_fifo:Ddr_Ctrl_Sc_Fifo(DATA_WIDTH=8,DATA_DEPTH=32)	       8(8)	       0(0)	     12(12)	     14(14)	     0(0)	     0(0)	     0(0)	
  +inst_rd_brust_fifo:Ddr_Ctrl_Sc_Fifo(DATA_WIDTH=8,DATA_DEPTH=32)	     32(32)	     32(32)	     12(12)	     36(36)	     0(0)	     0(0)	     0(0)	
  +inst_rd_last_fifo:Ddr_Ctrl_Sc_Fifo(DATA_WIDTH=8,DATA_DEPTH=32)	       8(8)	     32(32)	     12(12)	     34(34)	     0(0)	     0(0)	     0(0)	
  +inst_respon_len_fifo:Ddr_Ctrl_Sc_Fifo(DATA_WIDTH=8,DATA_DEPTH=32)	       8(8)	     32(32)	     12(12)	     38(38)	     0(0)	     0(0)	     0(0)	
  +inst_efx_ddr3:efx_ddr3_soft_controller                   	    1756(0)	     148(0)	     215(0)	    1668(0)	     0(0)	    27(0)	     0(0)	
   +u_efx_ddr3_soft_controller:efx_ddr3_soft_controller_6407b0f71fba4e5b90898b565f250ce8	  1756(189)	     148(0)	    215(64)	  1668(391)	     0(0)	    27(0)	     0(0)	
    +top_mc:controller_top_6407b0f71fba4e5b90898b565f250ce8 	   1555(27)	     146(0)	     151(0)	   1265(26)	     0(0)	    27(0)	     0(0)	
     +rst_ctrl0:reset_ctrl_6407b0f71fba4e5b90898b565f250ce8(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)	      16(0)	       0(0)	       0(0)	       0(0)	     0(0)	     0(0)	     0(0)	
      +genblk1[0].genblk1.genblk1.inst_sysclk_rstn:reset_sub_6407b0f71fba4e5b90898b565f250ce8(OUT_RST_ACTIVE="LOW",CYCLE=4)	       4(4)	       0(0)	       0(0)	       0(0)	     0(0)	     0(0)	     0(0)	
      +genblk1[1].genblk1.genblk1.inst_sysclk_rstn:reset_sub_6407b0f71fba4e5b90898b565f250ce8(OUT_RST_ACTIVE="LOW",CYCLE=4)	       4(4)	       0(0)	       0(0)	       0(0)	     0(0)	     0(0)	     0(0)	
      +genblk1[2].genblk1.genblk1.inst_sysclk_rstn:reset_sub_6407b0f71fba4e5b90898b565f250ce8(OUT_RST_ACTIVE="LOW",CYCLE=4)	       4(4)	       0(0)	       0(0)	       0(0)	     0(0)	     0(0)	     0(0)	
      +genblk1[3].genblk1.genblk1.inst_sysclk_rstn:reset_sub_6407b0f71fba4e5b90898b565f250ce8(OUT_RST_ACTIVE="LOW",CYCLE=4)	       4(4)	       0(0)	       0(0)	       0(0)	     0(0)	     0(0)	     0(0)	
     +rst_ctrl1:reset_ctrl_6407b0f71fba4e5b90898b565f250ce8(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)	       4(0)	       0(0)	       0(0)	       0(0)	     0(0)	     0(0)	     0(0)	
      +genblk1[0].genblk1.genblk1.inst_sysclk_rstn:reset_sub_6407b0f71fba4e5b90898b565f250ce8(OUT_RST_ACTIVE="LOW",CYCLE=4)	       4(4)	       0(0)	       0(0)	       0(0)	     0(0)	     0(0)	     0(0)	
     +fifo_ar:streamfifocc64_6407b0f71fba4e5b90898b565f250ce8(DATA_WIDTH=32)	     54(26)	       0(0)	       8(8)	     66(51)	     0(0)	     2(2)	     0(0)	
      +popToPushGray_buffercc:buffercc_6407b0f71fba4e5b90898b565f250ce8	     14(14)	       0(0)	       0(0)	       8(8)	     0(0)	     0(0)	     0(0)	
      +pushToPopGray_buffercc:buffercc_1_6407b0f71fba4e5b90898b565f250ce8	     14(14)	       0(0)	       0(0)	       7(7)	     0(0)	     0(0)	     0(0)	
     +fifo_aw:streamfifocc64_6407b0f71fba4e5b90898b565f250ce8(DATA_WIDTH=32)	     54(26)	       0(0)	       8(8)	     57(44)	     0(0)	     2(2)	     0(0)	
      +popToPushGray_buffercc:buffercc_6407b0f71fba4e5b90898b565f250ce8	     14(14)	       0(0)	       0(0)	       9(9)	     0(0)	     0(0)	     0(0)	
      +pushToPopGray_buffercc:buffercc_1_6407b0f71fba4e5b90898b565f250ce8	     14(14)	       0(0)	       0(0)	       4(4)	     0(0)	     0(0)	     0(0)	
     +fifo_wr:streamfifocc64_6407b0f71fba4e5b90898b565f250ce8(DATA_WIDTH=144)	     54(26)	       0(0)	       8(8)	     50(39)	     0(0)	     8(8)	     0(0)	
      +popToPushGray_buffercc:buffercc_6407b0f71fba4e5b90898b565f250ce8	     14(14)	       0(0)	       0(0)	       8(8)	     0(0)	     0(0)	     0(0)	
      +pushToPopGray_buffercc:buffercc_1_6407b0f71fba4e5b90898b565f250ce8	     14(14)	       0(0)	       0(0)	       3(3)	     0(0)	     0(0)	     0(0)	
     +fifo_rdpush:streamfifocc64_6407b0f71fba4e5b90898b565f250ce8(DATA_WIDTH=1)	     54(26)	       0(0)	       8(8)	     43(30)	     0(0)	     0(0)	     0(0)	
      +popToPushGray_buffercc:buffercc_6407b0f71fba4e5b90898b565f250ce8	     14(14)	       0(0)	       0(0)	       4(4)	     0(0)	     0(0)	     0(0)	
      +pushToPopGray_buffercc:buffercc_1_6407b0f71fba4e5b90898b565f250ce8	     14(14)	       0(0)	       0(0)	       9(9)	     0(0)	     0(0)	     0(0)	
     +fifo_rd:streamfifocc64_6407b0f71fba4e5b90898b565f250ce8(DATA_WIDTH=128)	     54(26)	       0(0)	     16(16)	     91(74)	     0(0)	     7(7)	     0(0)	
      +popToPushGray_buffercc:buffercc_6407b0f71fba4e5b90898b565f250ce8	     14(14)	       0(0)	       0(0)	       9(9)	     0(0)	     0(0)	     0(0)	
      +pushToPopGray_buffercc:buffercc_1_6407b0f71fba4e5b90898b565f250ce8	     14(14)	       0(0)	       0(0)	       8(8)	     0(0)	     0(0)	     0(0)	
     +fifo_ack:streamfifocc64_6407b0f71fba4e5b90898b565f250ce8(DATA_WIDTH=2)	     54(26)	       0(0)	       0(0)	     45(38)	     0(0)	     1(1)	     0(0)	
      +popToPushGray_buffercc:buffercc_6407b0f71fba4e5b90898b565f250ce8	     14(14)	       0(0)	       0(0)	       4(4)	     0(0)	     0(0)	     0(0)	
      +pushToPopGray_buffercc:buffercc_1_6407b0f71fba4e5b90898b565f250ce8	     14(14)	       0(0)	       0(0)	       3(3)	     0(0)	     0(0)	     0(0)	
     +ac_fifo:streamfifocc64_6407b0f71fba4e5b90898b565f250ce8(DATA_WIDTH=52)	     54(26)	       0(0)	       0(0)	     44(40)	     0(0)	     3(3)	     0(0)	
      +popToPushGray_buffercc:buffercc_6407b0f71fba4e5b90898b565f250ce8	     14(14)	       0(0)	       0(0)	       2(2)	     0(0)	     0(0)	     0(0)	
      +pushToPopGray_buffercc:buffercc_1_6407b0f71fba4e5b90898b565f250ce8	     14(14)	       0(0)	       0(0)	       2(2)	     0(0)	     0(0)	     0(0)	
     +controller_main:ddr_3_controller_6407b0f71fba4e5b90898b565f250ce8	 1130(1130)	   146(146)	   103(103)	   843(837)	     0(0)	     4(0)	     0(0)	
      +map_ram:user_dual_port_ram_6407b0f71fba4e5b90898b565f250ce8(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")	       0(0)	       0(0)	       0(0)	       6(6)	     0(0)	     4(4)	     0(0)	
    +rst_top0:reset_ctrl_6407b0f71fba4e5b90898b565f250ce8(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)	       2(0)	       2(0)	       0(0)	       1(0)	     0(0)	     0(0)	     0(0)	
     +genblk1[0].genblk1.genblk1.inst_sysclk_rstn:reset_sub_6407b0f71fba4e5b90898b565f250ce8(OUT_RST_ACTIVE="LOW",CYCLE=5)	       1(1)	       1(1)	       0(0)	       1(1)	     0(0)	     0(0)	     0(0)	
     +genblk1[1].genblk1.genblk1.inst_sysclk_rstn:reset_sub_6407b0f71fba4e5b90898b565f250ce8(OUT_RST_ACTIVE="LOW",CYCLE=5)	       1(1)	       1(1)	       0(0)	       0(0)	     0(0)	     0(0)	     0(0)	
    +phase_u0:phase_shift_6407b0f71fba4e5b90898b565f250ce8  	     10(10)	       0(0)	       0(0)	     11(11)	     0(0)	     0(0)	     0(0)	
 +algorithm:algorithm(H_DISP=13'b011110000000,V_DISP=13'b010000111000)	     283(2)	      24(0)	   881(704)	 2039(1265)	     0(0)	    20(0)	    19(0)	
  +image_cut:image_cut(H_DISP=13'b011110000000,V_DISP=13'b010000111000)	     24(24)	       0(0)	     22(22)	     29(29)	     0(0)	     0(0)	     0(0)	
  +fifo_efinity_inst:fifo_efinity                           	      77(0)	      24(0)	      36(0)	      59(0)	     0(0)	     5(0)	     0(0)	
   +u_efx_fifo_top:efx_fifo_top_3ff2a4dd19414732877dc89370bd190f_renamed_due_excessive_length_1	      77(4)	      24(0)	      36(0)	      59(0)	     0(0)	     5(0)	     0(0)	
    +xefx_fifo_ram:efx_fifo_ram_3ff2a4dd19414732877dc89370bd190f(FAMILY="TITANIUM",WR_DEPTH=2048,RD_DEPTH=2048,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=11,RADDR_WIDTH=11,OUTPUT_REG=0,RAM_MUX_RATIO=1)	       0(0)	       0(0)	       0(0)	       0(0)	     0(0)	     5(5)	     0(0)	
    +xefx_fifo_ctl:efx_fifo_ctl_3ff2a4dd19414732877dc89370bd190f_renamed_due_excessive_length_2	     73(73)	      24(0)	     36(36)	     59(15)	     0(0)	     0(0)	     0(0)	
     +genblk7.xrd2wr_bin2gray:efx_fifo_bin2gray_3ff2a4dd19414732877dc89370bd190f(WIDTH=12)	       0(0)	       0(0)	       0(0)	     11(11)	     0(0)	     0(0)	     0(0)	
     +genblk7.xrd2wr_addr_sync:efx_fifo_datasync_3ff2a4dd19414732877dc89370bd190f(STAGE=2,WIDTH=12)	       0(0)	     12(12)	       0(0)	       0(0)	     0(0)	     0(0)	     0(0)	
     +genblk7.xrd2wr_gray2bin:efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=12)	       0(0)	       0(0)	       0(0)	      11(1)	     0(0)	     0(0)	     0(0)	
      +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=11)	       0(0)	       0(0)	       0(0)	      10(1)	     0(0)	     0(0)	     0(0)	
       +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=10)	       0(0)	       0(0)	       0(0)	       9(1)	     0(0)	     0(0)	     0(0)	
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=9)	       0(0)	       0(0)	       0(0)	       8(1)	     0(0)	     0(0)	     0(0)	
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=8)	       0(0)	       0(0)	       0(0)	       7(1)	     0(0)	     0(0)	     0(0)	
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=7)	       0(0)	       0(0)	       0(0)	       6(1)	     0(0)	     0(0)	     0(0)	
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=6)	       0(0)	       0(0)	       0(0)	       5(1)	     0(0)	     0(0)	     0(0)	
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f	       0(0)	       0(0)	       0(0)	       4(1)	     0(0)	     0(0)	     0(0)	
             +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=4)	       0(0)	       0(0)	       0(0)	       3(1)	     0(0)	     0(0)	     0(0)	
              +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=3)	       0(0)	       0(0)	       0(0)	       2(1)	     0(0)	     0(0)	     0(0)	
               +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=2)	       0(0)	       0(0)	       0(0)	       1(1)	     0(0)	     0(0)	     0(0)	
     +genblk7.wr2rd_bin2gray:efx_fifo_bin2gray_3ff2a4dd19414732877dc89370bd190f(WIDTH=12)	       0(0)	       0(0)	       0(0)	     11(11)	     0(0)	     0(0)	     0(0)	
     +genblk7.wr2rd_addr_sync:efx_fifo_datasync_3ff2a4dd19414732877dc89370bd190f(STAGE=2,WIDTH=12)	       0(0)	     12(12)	       0(0)	       0(0)	     0(0)	     0(0)	     0(0)	
     +genblk7.wr2rd_gray2bin:efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=12)	       0(0)	       0(0)	       0(0)	      11(1)	     0(0)	     0(0)	     0(0)	
      +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=11)	       0(0)	       0(0)	       0(0)	      10(1)	     0(0)	     0(0)	     0(0)	
       +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=10)	       0(0)	       0(0)	       0(0)	       9(1)	     0(0)	     0(0)	     0(0)	
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=9)	       0(0)	       0(0)	       0(0)	       8(1)	     0(0)	     0(0)	     0(0)	
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=8)	       0(0)	       0(0)	       0(0)	       7(1)	     0(0)	     0(0)	     0(0)	
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=7)	       0(0)	       0(0)	       0(0)	       6(1)	     0(0)	     0(0)	     0(0)	
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=6)	       0(0)	       0(0)	       0(0)	       5(1)	     0(0)	     0(0)	     0(0)	
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f	       0(0)	       0(0)	       0(0)	       4(1)	     0(0)	     0(0)	     0(0)	
             +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=4)	       0(0)	       0(0)	       0(0)	       3(1)	     0(0)	     0(0)	     0(0)	
              +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=3)	       0(0)	       0(0)	       0(0)	       2(1)	     0(0)	     0(0)	     0(0)	
               +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_3ff2a4dd19414732877dc89370bd190f(WIDTH=2)	       0(0)	       0(0)	       0(0)	       1(1)	     0(0)	     0(0)	     0(0)	
  +scaler_inst:streamScaler(CHANNELS=3,DISCARD_CNT_WIDTH=2,BUFFER_SIZE=3)	   144(135)	       0(0)	     97(97)	   654(429)	     0(0)	    15(0)	   19(19)	
   +ramRB:ramFifo(DATA_WIDTH=24,ADDRESS_WIDTH=11,BUFFER_SIZE=3)	       9(9)	       0(0)	       0(0)	   225(225)	     0(0)	    15(0)	     0(0)	
    +ram_generate[0].ram_inst_i:ramDualPort(DATA_WIDTH=24,ADDRESS_WIDTH=11)	       0(0)	       0(0)	       0(0)	       0(0)	     0(0)	     5(5)	     0(0)	
    +ram_generate[1].ram_inst_i:ramDualPort(DATA_WIDTH=24,ADDRESS_WIDTH=11)	       0(0)	       0(0)	       0(0)	       0(0)	     0(0)	     5(5)	     0(0)	
    +ram_generate[2].ram_inst_i:ramDualPort(DATA_WIDTH=24,ADDRESS_WIDTH=11)	       0(0)	       0(0)	       0(0)	       0(0)	     0(0)	     5(5)	     0(0)	
  +fill_brank:fill_brank(H_DISP=13'b011110000000)           	     36(36)	       0(0)	     22(22)	     32(32)	     0(0)	     0(0)	     0(0)	
 +rgb_to_ycbcr:rgb_to_ycbcr                                 	   122(122)	       1(1)	   110(110)	     50(50)	     0(0)	     0(0)	     7(7)	
 +yuv444_yuv422:yuv444_yuv422                               	     60(60)	       2(2)	     18(18)	       9(9)	     0(0)	     0(0)	     0(0)	
 +yuv422_2_ycbcr444:yuv422_2_ycbcr444                       	     67(67)	       1(1)	       0(0)	     50(50)	     0(0)	     0(0)	     0(0)	
 +ycbcr_to_rgb:ycbcr_to_rgb                                 	     84(84)	       3(3)	   105(105)	     65(65)	     0(0)	     0(0)	     5(5)	
 +u_frame_buffer_ch0:frame_buffer(AXI_WR_ID=8'b10101010,AXI_RD_ID=8'b01010101,AXI_DATA_WIDTH=128,MAX_VID_WIDTH=1920,MAX_VID_HIGHT=1080,BURST_LEN=64)	    1883(0)	       1(0)	     287(0)	    2559(0)	     0(0)	    34(0)	     1(0)	
  +u_i_clk_rst_pip:rst_n_piple                              	       3(3)	       0(0)	       0(0)	       0(0)	     0(0)	     0(0)	     0(0)	
  +u_axi_rst_pip:rst_n_piple                                	       3(3)	       0(0)	       0(0)	     41(41)	     0(0)	     0(0)	     0(0)	
  +u_o_clk_rst_pip:rst_n_piple                              	       2(2)	       0(0)	       0(0)	       0(0)	     0(0)	     0(0)	     0(0)	
  +u_ddr_rx_buffer:ddr_rx_buffer(AXI_DDR_WIDTH=128,AXI_WR_ID=8'b10101010,BURST_LEN=64)	   847(253)	       1(0)	    128(94)	   527(303)	     0(0)	    26(0)	     0(0)	
   +u_vid_rx_align:vid_rx_align(AXI_DDR_WIDTH=128)          	   421(293)	       1(1)	       0(0)	     87(17)	     0(0)	     0(0)	     0(0)	
    +u_frame_info_det:frame_info_det                        	   128(128)	       0(0)	       0(0)	     70(70)	     0(0)	     0(0)	     0(0)	
   +u_wr_fifo:DC_FIFO(DATA_WIDTH=128,FIFO_DEPTH=2048)       	    122(72)	       0(0)	     25(25)	    113(58)	     0(0)	   26(26)	     0(0)	
    +U1_WrAddrCnt:FifoAddrCnt(CounterWidth_C=11)            	     25(13)	       0(0)	       0(0)	      22(0)	     0(0)	     0(0)	     0(0)	
     +U1_AddrCnt:GrayCnt(CounterWidth_C=11)                 	     12(12)	       0(0)	       0(0)	     22(22)	     0(0)	     0(0)	     0(0)	
    +U2_RdAddrCnt:FifoAddrCnt(CounterWidth_C=11)            	     25(13)	       0(0)	       0(0)	     33(10)	     0(0)	     0(0)	     0(0)	
     +U1_AddrCnt:GrayCnt(CounterWidth_C=11)                 	     12(12)	       0(0)	       0(0)	     23(23)	     0(0)	     0(0)	     0(0)	
   +u_ddr_wr_ctrl:DdrWrCtrl(AXI_WR_ID=8'b10101010,AXI_DATA_WIDTH=128)	     51(51)	       0(0)	       9(9)	     24(24)	     0(0)	     0(0)	     0(0)	
  +u_ddr_tx_buffer:ddr_tx_buffer(AXI_RD_ID=8'b01010101,AXI_DDR_WIDTH=128,BURST_LEN=64)	  1010(415)	       0(0)	    159(69)	  1969(754)	     0(0)	     8(0)	     1(1)	
   +u_ddr_rd_ctrl:DdrRdCtrl(AXI_RD_ID=8'b01010101,AXI_DATA_WIDTH=128)	   184(184)	       0(0)	     18(18)	     32(32)	     0(0)	     0(0)	     0(0)	
   +u_wr_fifo:DC_FIFO(DATA_WIDTH=128)                       	    103(61)	       0(0)	     19(19)	     92(46)	     0(0)	     7(7)	     0(0)	
    +U1_WrAddrCnt:FifoAddrCnt                               	     21(11)	       0(0)	       0(0)	      25(9)	     0(0)	     0(0)	     0(0)	
     +U1_AddrCnt:GrayCnt                                    	     10(10)	       0(0)	       0(0)	     16(16)	     0(0)	     0(0)	     0(0)	
    +U2_RdAddrCnt:FifoAddrCnt                               	     21(11)	       0(0)	       0(0)	      21(3)	     0(0)	     0(0)	     0(0)	
     +U1_AddrCnt:GrayCnt                                    	     10(10)	       0(0)	       0(0)	     18(18)	     0(0)	     0(0)	     0(0)	
   +u_data_tx:data_tx(FIFO_ALMOST_FULL=450)                 	   308(206)	       0(0)	     53(34)	 1091(1000)	     0(0)	     1(0)	     0(0)	
    +u_rd_fifo:DC_FIFO(DATA_WIDTH=16)                       	    102(60)	       0(0)	     19(19)	     91(45)	     0(0)	     1(1)	     0(0)	
     +U1_WrAddrCnt:FifoAddrCnt                              	     21(11)	       0(0)	       0(0)	      28(8)	     0(0)	     0(0)	     0(0)	
      +U1_AddrCnt:GrayCnt                                   	     10(10)	       0(0)	       0(0)	     20(20)	     0(0)	     0(0)	     0(0)	
     +U2_RdAddrCnt:FifoAddrCnt                              	     21(11)	       0(0)	       0(0)	      18(0)	     0(0)	     0(0)	     0(0)	
      +U1_AddrCnt:GrayCnt                                   	     10(10)	       0(0)	       0(0)	     18(18)	     0(0)	     0(0)	     0(0)	
  +u_bank_sw:bank_switch(FB_NUM=3,AXI_DATA_WIDTH=128)       	     18(18)	       0(0)	       0(0)	     22(22)	     0(0)	     0(0)	     0(0)	
 +u_uart_top:uart_top(CLK_RATE=32'b0100110001001011010000000,CHECKSUM_EN=1'b0)	      65(0)	       0(0)	      15(0)	      76(0)	     0(0)	     0(0)	     0(0)	
  +u_uart_tx:uart_tx(BPS_CNT=32'b01010110)                  	     32(32)	       0(0)	     15(15)	     19(19)	     0(0)	     0(0)	     0(0)	
  +u_uart_rx:uart_rx(BPS_CNT=32'b01010110)                  	     33(33)	       0(0)	       0(0)	     57(57)	     0(0)	     0(0)	     0(0)	
 +u_uart_parse:uart_parse                                   	   298(298)	       0(0)	     23(23)	   667(667)	     0(0)	     0(0)	     0(0)	
