<!doctype html>
<html lang="en">
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <title>Ali Yazdanpanah</title>
  <meta name="description" content="Personal site of Ali Yazdanpanah â€” HPC, GPU optimization, reproducibility, scientific ML, and quantumâ€‘curious." />
  <link rel="icon" type="image/svg+xml" href="data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHZpZXdCb3g9IjAgMCAzMiAzMiIgZmlsbD0ibm9uZSI+PGNpcmNsZSBjeD0iMTQiIGN5PSIxNCIgcj0iOCIgZmlsbD0iI0YwRjdGRiIgc3Ryb2tlPSIjMUUzQThBIiBzdHJva2Utd2lkdGg9IjMiLz48cGF0aCBkPSJNMjAuNSAyMC41TDI3IDI3IiBzdHJva2U9IiMxRTNBOEEiIHN0cm9rZS13aWR0aD0iMyIgc3Ryb2tlLWxpbmVjYXA9InJvdW5kIi8+PHBhdGggZD0iTTExIDE3bDMtNCAyLjUgMy41IDMuNS01IiBzdHJva2U9IiMwRUE1RTkiIHN0cm9rZS13aWR0aD0iMiIgc3Ryb2tlLWxpbmVjYXA9InJvdW5kIiBzdHJva2UtbGluZWpvaW49InJvdW5kIi8+PC9zdmc+" />
  <link rel="stylesheet" href="./style.css" />
</head>
<body>
  <header>
    <div class="container nav">
      <div class="nav-top">
        <div class="brand"><span class="badge">Ali Yazdanpanah</span></div>
        <div class="nav-controls">
          <button class="sidebar-toggle" type="button" aria-expanded="false" aria-controls="sidebar-navigation" aria-label="Toggle categories panel">
            <span>Filter by categories</span>
          </button>
          <button class="menu-toggle" type="button" aria-expanded="false" aria-controls="primary-navigation">
            <span class="sr-only">Toggle navigation</span>
            <span class="menu-icon" aria-hidden="true"></span>
          </button>
        </div>
      </div>
      <div class="nav-panel" id="primary-navigation">
        <nav class="navlinks" aria-label="Primary">
          <a href="#about">About</a>
          <a href="#research">Research</a>
          <a href="#education">Education</a>
          <a href="#experience">Experience</a>
          <a href="#skills">Skills</a>
          <a href="#publications">Publications</a>
          <a href="#projects">Projects</a>
          <a href="#coursework">Coursework</a>
          <a href="#contact">Contact</a>
        </nav>
        <div class="actions">
          <a class="btn secondary icon-btn" href="https://github.com/Ali-Yazdanpanah" target="_blank" rel="noreferrer">
            <span class="sr-only">GitHub</span>
            <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" aria-hidden="true" focusable="false">
              <path fill="currentColor" d="M12 .5C5.73.5.5 5.74.5 12.02c0 5.09 3.29 9.4 7.86 10.94.58.11.79-.25.79-.56v-2.02c-3.2.7-3.88-1.39-3.88-1.39-.53-1.35-1.3-1.71-1.3-1.71-1.07-.73.08-.72.08-.72 1.18.08 1.8 1.23 1.8 1.23 1.05 1.8 2.75 1.28 3.43.98.11-.78.41-1.28.74-1.57-2.56-.29-5.26-1.29-5.26-5.77 0-1.27.45-2.31 1.2-3.13-.12-.3-.52-1.52.11-3.18 0 0 .97-.31 3.18 1.2a11.03 11.03 0 0 1 5.79 0c2.2-1.51 3.18-1.2 3.18-1.2.63 1.66.23 2.88.11 3.18.75.82 1.2 1.86 1.2 3.13 0 4.49-2.71 5.47-5.28 5.76.42.36.8 1.07.8 2.17v3.22c0 .31.21.68.8.56A10.53 10.53 0 0 0 23.5 12C23.5 5.74 18.27.5 12 .5Z"/>
            </svg>
          </a>
          <a class="btn secondary icon-btn" href="https://linkedin.com/in/ali-yazdanpanah-5a7b10146" target="_blank" rel="noreferrer">
            <span class="sr-only">LinkedIn</span>
            <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" aria-hidden="true" focusable="false">
              <path fill="currentColor" d="M20.45 3H3.55C2.7 3 2 3.7 2 4.55v14.9C2 20.3 2.7 21 3.55 21h16.9c.85 0 1.55-.7 1.55-1.55V4.55C22 3.7 21.3 3 20.45 3Zm-11 15H5.75V10.5H9.5V18Zm-1.88-8.57a2.18 2.18 0 1 1 0-4.36 2.18 2.18 0 0 1 0 4.36ZM18.25 18h-3.75v-4.4c0-1.05-.02-2.4-1.46-2.4-1.46 0-1.69 1.14-1.69 2.32V18H7.6V10.5h3.6v1.01h.05c.5-.95 1.72-1.96 3.54-1.96 3.78 0 4.46 2.49 4.46 5.73V18Z"/>
            </svg>
          </a>
          <a class="btn secondary icon-btn" href="https://scholar.google.com/citations?user=_4As3n4AAAAJ&amp;hl=en&amp;oi=ao" target="_blank" rel="noreferrer">
            <span class="sr-only">Google Scholar</span>
            <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" aria-hidden="true" focusable="false">
              <path fill="currentColor" d="M12 3 1 9l11 6 11-6-11-6Zm0 8.73L5.74 9 12 5.27 18.26 9 12 11.73Zm-7 7.77L12 23l7-3.5V17l-7 3.5L5 17v1.5Z"/>
            </svg>
          </a>
        </div>
      </div>
    </div>
  </header>

  <main class="container">
    <div class="content-layout">
      <aside class="sidebar" id="sidebar-navigation" aria-label="Content categories">
        <div class="sidebar-header">
          <h2>Filter by categories</h2>
          <button class="sidebar-close" type="button" aria-label="Close categories"></button>
        </div>
        <nav class="sidebar-categories">
          <button type="button" data-category="hpc">HPC & Parallel</button>
          <button type="button" data-category="ai">AI & Data Science</button>
          <button type="button" data-category="cloud">Cloud & DevOps</button>
          <button type="button" data-category="hardware">Hardware & Reliability</button>
          <button type="button" data-category="systems">Systems & Architecture</button>
          <button type="button" data-category="research">Research & Publications</button>
        </nav>
        <button class="sidebar-clear" type="button">Clear selection</button>
      </aside>
      <div class="content-body">
        <section id="about" class="hero" aria-labelledby="about-title">
      <h1 id="about-title">About</h1>
      <p class="subtitle">Iâ€™m a systems engineer and researcher working at the intersection of high-performance computing, cloud, and applied AI. My work is measurement-first and reproducibility-driven: I study how computation behaves on heterogeneous processors and large clusters, then turn those insights into dependable speedups. Iâ€™m especially interested in ML for systems using learning to guide scheduling, optimization, and experimentation, and in how hardware-aware design, security, and even quantum ideas can push scientific and reliability goals forward.</p>
      <div class="hero-actions">
        <a class="btn" href="mailto:yazdanpanah.aly@gmail.com">Email</a>
      </div>
    </section>

    <section id="research" aria-labelledby="research-title">
      <div class="sec-head"><h2 id="research-title">Research Interests</h2></div>
      <div class="card" data-category="research hpc ai cloud hardware systems">
        <ul class="list">
          <li>Highâ€‘Performance Computing (HPC), heterogeneous scheduling & resource management</li>
          <li>Distributed and Networked systems</li>
          <li>GPU kernels, accelerator programming, and performance optimization</li>
          <li>Machine learning for systems and computational workflows</li>
          <li>Quantumâ€‘curious: hybrid quantumâ€“classical workflows</li>
        </ul>
      </div>
    </section>

    <section id="education" aria-labelledby="education-title">
      <div class="sec-head"><h2 id="education-title">Education</h2></div>
      <div class="grid cols-2">
        <div class="card project-has-links" data-category="hpc research systems">
          <h3>M.Sc., Computer Systems Architecture</h3>
          <div class="project-links">
            <a href="./reports/MSc_thesis_abstract.pdf" target="_blank" rel="noreferrer" download aria-label="Download MSc thesis abstract">
              <svg class="icon" viewBox="0 0 24 24" aria-hidden="true" focusable="false">
                <path d="M5 20h14v-2H5v2Zm7-16v8.17l2.59-2.58L16 11l-4 4-4-4 1.41-1.41L11 12.17V4h1Z" />
              </svg>
            </a>
          </div>
          <div class="muted">Shiraz University Â· 2019â€“2022</div>
          <p><strong>Thesis:</strong> PreClass: static pre-admission classification and lightweight CUDA runtime guards that steer safe multi-tenant GPU co-location via submission-time signals, LD_PRELOAD VRAM quotas, and Kubernetes-integrated admission control.</p>
        </div>
        <div class="card project-has-links" data-category="cloud hpc systems">
          <h3>B.Sc., Computer Hardware Engineering</h3>
          <div class="project-links">
            <a href="./reports/BSc_thesis_abstract.pdf" target="_blank" rel="noreferrer" download aria-label="Download PreClass thesis abstract">
              <svg class="icon" viewBox="0 0 24 24" aria-hidden="true" focusable="false">
                <path d="M5 20h14v-2H5v2Zm7-16v8.17l2.59-2.58L16 11l-4 4-4-4 1.41-1.41L11 12.17V4h1Z" />
              </svg>
            </a>
          </div>
          <div class="muted">Shiraz University Â· 2014â€“2019</div>
          <p><strong>Thesis:</strong> FPGA implementation of leaky integrate-and-fire neurons in Verilog; explored hardware acceleration, reliability techniques, and digital system design practices.</p>
        </div>
      </div>
    </section>

    <section id="experience" aria-labelledby="exp-title">
      <div class="sec-head"><h2 id="exp-title">Experience</h2></div>
      <div class="experience-groups">
        <div>
          <h3 class="section-subtitle">Industry</h3>
          <div class="grid cols-2">
            <div class="card" data-category="cloud systems">
              <h3>Senior DevOps / Infrastructure Engineer</h3>
              <div class="muted">Vox Solutions Â· Aug 2022 â€“ Present Â· Remote</div>
              <p>Designed GitOpsâ€‘based CI/CD (ArgoCD, Helm), improved observability (Prometheus, Grafana), automation (Ansible), and reliability across multiâ€‘tenant environments.</p>
            </div>
            <div class="card" data-category="cloud systems">
              <h3>DevOps â†’ Senior DevOps Engineer</h3>
              <div class="muted">Barsaweb Co. Â· Jan 2020 â€“ Aug 2022 Â· Remote</div>
              <p>Shipped containerized highâ€‘availability deployments; automated build/test/release; reduced operational risk via configurationâ€‘asâ€‘code and reproducible environments.</p>
            </div>
          </div>
        </div>
        <div>
          <h3 class="section-subtitle">Academic</h3>
          <div class="grid">
            <div class="card" data-category="research hpc cloud systems">
              <h3>Research Assistant</h3>
              <div class="muted">Parallel & Cloud Computing Lab Â· Sep 2019 â€“ Sep 2023 Â· Shiraz University</div>
              <div class="tags"><span class="tag grad">Grad</span></div>
              <p>Scheduling & utilization of heterogeneous systems; benchmarking and reproducible experiments; mentored junior students; teaching assistance in CUDA, C, and Python courses.</p>
            </div>
            <div class="card" data-category="hpc systems">
              <h3>Teaching Assistant Â· Parallel Computing (CUDA)</h3>
              <div class="muted">Shiraz University Â· Shiraz, Iran Â· 2021</div>
              <div class="tags"><span class="tag grad">Grad</span></div>
              <ul class="list">
                <li>Designed GPU programming assignments and projects with a focus on scheduling and performance analysis.</li>
                <li>Led CUDA lab sessions covering kernels, memory hierarchy, and profiling workflows.</li>
              </ul>
            </div>
            <div class="card" data-category="systems">
              <h3>Teaching Assistant Â· Principles of Programming (C)</h3>
              <div class="muted">Shiraz University Â· Shiraz, Iran Â· 2017</div>
              <div class="tags"><span class="tag undergrad">Undergrad</span></div>
              <ul class="list">
                <li>Supported weekly discussion sections for 60+ undergraduates; reinforced core C programming concepts.</li>
                <li>Assisted with grading, feedback, and troubleshooting during office hours.</li>
              </ul>
            </div>
            <div class="card" data-category="ai systems">
              <h3>Teaching Assistant Â· Fundamentals of Programming (Python)</h3>
              <div class="muted">Shiraz University Â· Shiraz, Iran Â· 2018</div>
              <div class="tags"><span class="tag undergrad">Undergrad</span></div>
              <ul class="list">
                <li>Developed problem sets and the term project emphasizing scripting patterns and debugging practice.</li>
                <li>Ran recitations on Python tooling, testing, and workflow automation.</li>
              </ul>
            </div>
          </div>
        </div>
      </div>
    </section>

    <section id="skills" aria-labelledby="skills-title">
      <div class="sec-head"><h2 id="skills-title">Skills</h2></div>
      <div class="grid cols-3">
        <div class="card" data-category="systems"><h3>Programming</h3><div class="tags"><span class="tag">C</span><span class="tag">C++</span><span class="tag">Python</span><span class="tag">CUDA</span><span class="tag">Java</span><span class="tag">Go</span><span class="tag">x86â€‘64 ASM</span></div></div>
        <div class="card" data-category="hpc"><h3>Parallel & HPC</h3><div class="tags"><span class="tag">CUDA</span><span class="tag">MPI</span><span class="tag">OpenMP</span><span class="tag">Nsight Systems</span><span class="tag">CUPTI</span><span class="tag">nvprof</span><span class="tag">NVML</span><span class="tag">Workload Scheduling</span></div></div>
        <div class="card" data-category="cloud"><h3>Cloud & Packaging</h3><div class="tags"><span class="tag">Docker</span><span class="tag">Kubernetes</span><span class="tag">Git/GitLab CI</span><span class="tag">Argo/Argo Workflows</span><span class="tag">GitOps</span><span class="tag">Terraform</span><span class="tag">Terragrunt</span><span class="tag">Apptainer</span><span class="tag">Singularity</span><span class="tag">CMake</span></div></div>
        <div class="card" data-category="hardware"><h3>Hardware & RTL</h3><div class="tags"><span class="tag">Verilog/FPGA</span><span class="tag">DFT/TMR</span><span class="tag">VLSI</span><span class="tag">Embedded</span></div></div>
        <div class="card" data-category="systems cloud"><h3>Networking & Systems</h3><div class="tags"><span class="tag">Linux</span><span class="tag">Nginx/HAProxy/Traefik</span><span class="tag">Kafka/RabbitMQ</span><span class="tag">Tracing & Metrics</span><span class="tag">perf/gprof</span></div></div>
        <div class="card" data-category="ai"><h3>AI / ML</h3><div class="tags"><span class="tag">PyTorch</span><span class="tag">TensorFlow</span><span class="tag">Scientific ML</span><span class="tag">Workload classification</span></div></div>
      </div>
    </section>

    <section id="publications" aria-labelledby="pub-title">
      <div class="sec-head"><h2 id="pub-title">Publications</h2></div>
      <div class="grid cols-2">
        <div class="card project-has-links" data-category="research hpc cloud">
          <h3>A Twoâ€‘tier Multiâ€‘objective Service Placement in Containerâ€‘based Fog Computing Platforms</h3>
          <div class="project-links">
            <a href="./reports/A_two_tier_multi_objective_service_placement_in_container_based_fogcloud_computing_platforms_abstract.pdf" target="_blank" rel="noreferrer" download aria-label="Download service placement paper abstract">
              <svg class="icon" viewBox="0 0 24 24" aria-hidden="true" focusable="false">
                <path d="M5 20h14v-2H5v2Zm7-16v8.17l2.59-2.58L16 11l-4 4-4-4 1.41-1.41L11 12.17V4h1Z" />
              </svg>
            </a>
          </div>
          <p class="pub-venue muted">Cluster Computing (Springer), 27(4): 4491â€“4514 (2023)</p>
          <p class="muted">Javad Dogani, Ali Yazdanpanah, Amirhossein Zare, Farshad Khunjush</p>
          <p><a href="https://doi.org/10.1007/s10586-023-04183-8" target="_blank" rel="noreferrer">View DOI</a></p>
        </div>
      </div>
    </section>

    <section id="projects" aria-labelledby="projects-title">
      <div class="sec-head"><h2 id="projects-title">Selected Projects</h2></div>
      <div class="project-groups">
        <div>
          <h3 class="section-subtitle">Parallel & GPU Computing</h3>
          <div class="grid cols-2">
            <div class="card project-has-links" data-category="hpc cloud research">
              <h3>Two-tier Fog Service Placement Optimizer</h3>
              <div class="project-links">
                <a href="./reports/A_two_tier_multi_objective_service_placement_in_container_based_fogcloud_computing_platforms_abstract.pdf" target="_blank" rel="noreferrer" download aria-label="Download MSc thesis abstract">
                  <svg class="icon" viewBox="0 0 24 24" aria-hidden="true" focusable="false">
                    <path d="M5 20h14v-2H5v2Zm7-16v8.17l2.59-2.58L16 11l-4 4-4-4 1.41-1.41L11 12.17V4h1Z" />
                  </svg>
                </a>
              </div>
              <p>Designed a hierarchical fogâ€“cloud orchestration layer that placed containerized services across edge nodes using NSGA-II Pareto optimization and TOPSIS ranking to balance latency, energy, and deployment cost.</p>
              <div class="tags"><span class="tag grad">Grad</span><span class="tag">Fog Computing</span><span class="tag">Optimization</span><span class="tag">NSGA-II</span><span class="tag">Service Placement</span></div>
            </div>
            <div class="card project-has-links" data-category="cloud hpc systems">
              <h3>PreClass GPU Admission Guards</h3>
              <div class="project-links">
                <a href="./reports/MSc_thesis_abstract.pdf" target="_blank" rel="noreferrer" download aria-label="Download PreClass abstract">
                  <svg class="icon" viewBox="0 0 24 24" aria-hidden="true" focusable="false">
                    <path d="M5 20h14v-2H5v2Zm7-16v8.17l2.59-2.58L16 11l-4 4-4-4 1.41-1.41L11 12.17V4h1Z" />
                  </svg>
                </a>
              </div>
              <p>Static GPU job classifier with LD_PRELOAD CUDA guards that enforces VRAM quotas, issues NVML sanity checks, and boosts safe multi-tenant co-location without relying on online profiling.</p>
              <div class="tags"><span class="tag grad">Grad</span><span class="tag">GPU</span><span class="tag">Scheduling</span><span class="tag">LD_PRELOAD</span></div>
            </div>
            <div class="card project-has-links" data-category="hpc ai">
              <h3>GPU Accelerated 2D Convolution</h3>
              <div class="project-links">
                <a href="https://github.com/Ali-Yazdanpanah/GPU-Accelerated-2D-Convolution" target="_blank" rel="noreferrer" aria-label="CUDA CNN kernels GitHub">
                  <svg class="icon" viewBox="0 0 24 24" aria-hidden="true" focusable="false">
                    <path d="M12 .5a11.5 11.5 0 0 0-3.64 22.41c.58.11.79-.25.79-.56v-2.1C6.73 20.7 6 18.56 6 18.56c-.53-1.35-1.3-1.71-1.3-1.71-1.06-.73.08-.72.08-.72 1.17.08 1.78 1.2 1.78 1.2 1.04 1.78 2.73 1.27 3.4.97.11-.76.41-1.27.75-1.56-2.66-.3-5.47-1.33-5.47-5.93 0-1.31.47-2.38 1.23-3.22-.12-.3-.54-1.52.12-3.17 0 0 1.01-.32 3.3 1.23a11.38 11.38 0 0 1 6 0c2.29-1.55 3.3-1.23 3.3-1.23.66 1.65.24 2.87.12 3.17.77.84 1.23 1.9 1.23 3.22 0 4.62-2.81 5.63-5.48 5.93.43.37.81 1.1.81 2.22v3.29c0 .31.21.67.8.56A11.5 11.5 0 0 0 12 .5Z" />
                  </svg>
                </a>
              </div>
              <p>Optimized CNN kernels through memory coalescing, occupancy tuning, and shared-memory tiling to push throughput on heterogeneous GPU systems.</p>
              <div class="tags"><span class="tag grad">Grad</span><span class="tag">CUDA</span><span class="tag">GPU</span><span class="tag">Optimization</span></div>
            </div>
            <div class="card project-has-links" data-category="hpc systems">
              <h3>Parallel Workset Graph Analytics</h3>
              <div class="project-links">
                <a href="https://github.com/farzinlize/parallel_workset_graph" target="_blank" rel="noreferrer" aria-label="Parallel workset graph GitHub">
                  <svg class="icon" viewBox="0 0 24 24" aria-hidden="true" focusable="false">
                    <path d="M12 .5a11.5 11.5 0 0 0-3.64 22.41c.58.11.79-.25.79-.56v-2.1C6.73 20.7 6 18.56 6 18.56c-.53-1.35-1.3-1.71-1.3-1.71-1.06-.73.08-.72.08-.72 1.17.08 1.78 1.2 1.78 1.2 1.04 1.78 2.73 1.27 3.4.97.11-.76.41-1.27.75-1.56-2.66-.3-5.47-1.33-5.47-5.93 0-1.31.47-2.38 1.23-3.22-.12-.3-.54-1.52.12-3.17 0 0 1.01-.32 3.3 1.23a11.38 11.38 0 0 1 6 0c2.29-1.55 3.3-1.23 3.3-1.23.66 1.65.24 2.87.12 3.17.77.84 1.23 1.9 1.23 3.22 0 4.62-2.81 5.63-5.48 5.93.43.37.81 1.1.81 2.22v3.29c0 .31.21.67.8.56A11.5 11.5 0 0 0 12 .5Z" />
                  </svg>
                </a>
              </div>
              <p>Implemented an adaptive workset-based graph analytics framework in C++/CUDA that switches kernels based on workload characteristics, following Becchiâ€™s GPU scheduling approach to accelerate traversals.</p>
              <div class="tags"><span class="tag grad">Grad</span><span class="tag">CUDA</span><span class="tag">Graphs</span><span class="tag">Workset</span><span class="tag">Adaptive</span></div>
            </div>
            <div class="card project-has-links" data-category="hpc">
              <h3>APSP on CUDA</h3>
              <div class="project-links">
                <a href="https://github.com/Ali-Yazdanpanah/apsp-cuda" target="_blank" rel="noreferrer" aria-label="APSP CUDA GitHub">
                  <svg class="icon" viewBox="0 0 24 24" aria-hidden="true" focusable="false">
                    <path d="M12 .5a11.5 11.5 0 0 0-3.64 22.41c.58.11.79-.25.79-.56v-2.1C6.73 20.7 6 18.56 6 18.56c-.53-1.35-1.3-1.71-1.3-1.71-1.06-.73.08-.72.08-.72 1.17.08 1.78 1.2 1.78 1.2 1.04 1.78 2.73 1.27 3.4.97.11-.76.41-1.27.75-1.56-2.66-.3-5.47-1.33-5.47-5.93 0-1.31.47-2.38 1.23-3.22-.12-.3-.54-1.52.12-3.17 0 0 1.01-.32 3.3 1.23a11.38 11.38 0 0 1 6 0c2.29-1.55 3.3-1.23 3.3-1.23.66 1.65.24 2.87.12 3.17.77.84 1.23 1.9 1.23 3.22 0 4.62-2.81 5.63-5.48 5.93.43.37.81 1.1.81 2.22v3.29c0 .31.21.67.8.56A11.5 11.5 0 0 0 12 .5Z" />
                  </svg>
                </a>
              </div>
              <p>Accelerated all-pairs shortest paths with tiled shared-memory kernels, stream overlap, and warp-level primitives to push Floydâ€“Warshall throughput on modern GPUs.</p>
              <div class="tags"><span class="tag grad">Grad</span><span class="tag">CUDA</span><span class="tag">Graphs</span><span class="tag">APSP</span></div>
            </div>
          </div>
        </div>

        <div>
          <h3 class="section-subtitle">Computer Architecture & Systems</h3>
          <div class="grid cols-2">
            <div class="card" data-category="hardware systems">
              <h3>Superscalar & MIPS Architecture Projects</h3>
              <p>Modeled superscalar out-of-order pipelines and implemented a MIPS processor, exploring caching, hazard resolution, and microarchitectural trade-offs for performance.</p>
              <div class="tags"><span class="tag undergrad">Undergrad</span><span class="tag">Computer Architecture</span><span class="tag">Pipeline Design</span><span class="tag">MIPS</span></div>
            </div>
            <div class="card" data-category="systems">
              <h3>Minimal OS Kernel (C)</h3>
              <p>Developed instructional OS kernels with cooperative scheduling, memory management, and basic device abstractions to teach low-level systems design.</p>
              <div class="tags"><span class="tag undergrad">Undergrad</span><span class="tag">C</span><span class="tag">Operating Systems</span></div>
            </div>
            <div class="card" data-category="systems">
              <h3>Async Messaging System (Java)</h3>
              <p>Implemented a lightweight asynchronous messaging service featuring queue-based routing, fault handling, and instrumentation for teaching distributed coordination.</p>
              <div class="tags"><span class="tag undergrad">Undergrad</span><span class="tag">Java</span><span class="tag">Messaging</span><span class="tag">Concurrency</span></div>
            </div>
          </div>
        </div>

        <div>
          <h3 class="section-subtitle">Hardware Acceleration & Reliability</h3>
          <div class="grid cols-2">
            <div class="card project-has-links" data-category="hardware ai">
              <h3>Leaky Integrate-and-Fire Neurons (FPGA)</h3>
              <div class="project-links">
                <a href="https://github.com/Ali-Yazdanpanah/Leaky-Integrate-and-Fire-Neurons" target="_blank" rel="noreferrer" aria-label="Leaky integrate-and-fire neurons GitHub">
                  <svg class="icon" viewBox="0 0 24 24" aria-hidden="true" focusable="false">
                    <path d="M12 .5a11.5 11.5 0 0 0-3.64 22.41c.58.11.79-.25.79-.56v-2.1C6.73 20.7 6 18.56 6 18.56c-.53-1.35-1.3-1.71-1.3-1.71-1.06-.73.08-.72.08-.72 1.17.08 1.78 1.2 1.78 1.2 1.04 1.78 2.73 1.27 3.4.97.11-.76.41-1.27.75-1.56-2.66-.3-5.47-1.33-5.47-5.93 0-1.31.47-2.38 1.23-3.22-.12-.3-.54-1.52.12-3.17 0 0 1.01-.32 3.3 1.23a11.38 11.38 0 0 1 6 0c2.29-1.55 3.3-1.23 3.3-1.23.66 1.65.24 2.87.12 3.17.77.84 1.23 1.9 1.23 3.22 0 4.62-2.81 5.63-5.48 5.93.43.37.81 1.1.81 2.22v3.29c0 .31.21.67.8.56A11.5 11.5 0 0 0 12 .5Z" />
                  </svg>
                </a>
              </div>
              <p>Built parameterized leaky integrate-and-fire neuron cores in Verilog with configurable leakage, thresholding, and spike outputs, validated on Cyclone FPGA hardware.</p>
              <div class="tags"><span class="tag undergrad">Undergrad</span><span class="tag">Verilog</span><span class="tag">FPGA</span><span class="tag">Neuromorphic</span></div>
            </div>
            <div class="card project-has-links" data-category="hardware">
              <h3>Triple Modular Redundancy</h3>
              <div class="project-links">
                <a href="https://github.com/Ali-Yazdanpanah/Triple-Modular-Redundancy" target="_blank" rel="noreferrer" aria-label="Triple Modular Redundancy GitHub">
                  <svg class="icon" viewBox="0 0 24 24" aria-hidden="true" focusable="false">
                    <path d="M12 .5a11.5 11.5 0 0 0-3.64 22.41c.58.11.79-.25.79-.56v-2.1C6.73 20.7 6 18.56 6 18.56c-.53-1.35-1.3-1.71-1.3-1.71-1.06-.73.08-.72.08-.72 1.17.08 1.78 1.2 1.78 1.2 1.04 1.78 2.73 1.27 3.4.97.11-.76.41-1.27.75-1.56-2.66-.3-5.47-1.33-5.47-5.93 0-1.31.47-2.38 1.23-3.22-.12-.3-.54-1.52.12-3.17 0 0 1.01-.32 3.3 1.23a11.38 11.38 0 0 1 6 0c2.29-1.55 3.3-1.23 3.3-1.23.66 1.65.24 2.87.12 3.17.77.84 1.23 1.9 1.23 3.22 0 4.62-2.81 5.63-5.48 5.93.43.37.81 1.1.81 2.22v3.29c0 .31.21.67.8.56A11.5 11.5 0 0 0 12 .5Z" />
                  </svg>
                </a>
              </div>
              <p>Created generative TMR wrappers for memory and logic blocks with simulation-driven fault injection, reporting voter coverage and resilience metrics for radiation-style upsets.</p>
              <div class="tags"><span class="tag grad">Grad</span><span class="tag">TMR</span><span class="tag">Fault Injection</span><span class="tag">Reliability</span></div>
            </div>
            <div class="card project-has-links" data-category="hardware fpga low-power">
              <h3>DVFS Controller (FPGA)</h3>
              <div class="project-links">
                <a href="https://github.com/Ali-Yazdanpanah/dvfs_controller" target="_blank" rel="noreferrer" aria-label="DVFS Controller GitHub">
                  <svg class="icon" viewBox="0 0 24 24" aria-hidden="true" focusable="false">
                    <path d="M12 .5a11.5 11.5 0 0 0-3.64 22.41c.58.11.79-.25.79-.56v-2.1C6.73 20.7 6 18.56 6 18.56c-.53-1.35-1.3-1.71-1.3-1.71-1.06-.73.08-.72.08-.72 1.17.08 1.78 1.2 1.78 1.2 1.04 1.78 2.73 1.27 3.4.97.11-.76.41-1.27.75-1.56-2.66-.3-5.47-1.33-5.47-5.93 0-1.31.47-2.38 1.23-3.22-.12-.3-.54-1.52.12-3.17 0 0 1.01-.32 3.3 1.23a11.38 11.38 0 0 1 6 0c2.29-1.55 3.3-1.23 3.3-1.23.66 1.65.24 2.87.12 3.17.77.84 1.23 1.9 1.23 3.22 0 4.62-2.81 5.63-5.48 5.93.43.37.81 1.1.81 2.22v3.29c0 .31.21.67.8.56A11.5 11.5 0 0 0 12 .5Z" />
                  </svg>
                </a>
              </div>
              <p>SystemVerilog DVFS controller for Xilinx FPGA SoC: workload monitor, three power profiles (Performance / Balanced / Power-Save), safe voltage-then-frequency transitions via MMCM DRP and I2C/PMBus.</p>
              <div class="tags"><span class="tag">SystemVerilog</span><span class="tag">FPGA</span><span class="tag">DVFS</span><span class="tag">Low-Power</span><span class="tag">Xilinx</span></div>
            </div>
            <div class="card project-has-links" data-category="hardware fpga ai low-power">
              <h3>HSA Video Tracker (FPGA)</h3>
              <div class="project-links">
                <a href="https://github.com/Ali-Yazdanpanah/hsa_video_tracker" target="_blank" rel="noreferrer" aria-label="HSA Video Tracker GitHub">
                  <svg class="icon" viewBox="0 0 24 24" aria-hidden="true" focusable="false">
                    <path d="M12 .5a11.5 11.5 0 0 0-3.64 22.41c.58.11.79-.25.79-.56v-2.1C6.73 20.7 6 18.56 6 18.56c-.53-1.35-1.3-1.71-1.3-1.71-1.06-.73.08-.72.08-.72 1.17.08 1.78 1.2 1.78 1.2 1.04 1.78 2.73 1.27 3.4.97.11-.76.41-1.27.75-1.56-2.66-.3-5.47-1.33-5.47-5.93 0-1.31.47-2.38 1.23-3.22-.12-.3-.54-1.52.12-3.17 0 0 1.01-.32 3.3 1.23a11.38 11.38 0 0 1 6 0c2.29-1.55 3.3-1.23 3.3-1.23.66 1.65.24 2.87.12 3.17.77.84 1.23 1.9 1.23 3.22 0 4.62-2.81 5.63-5.48 5.93.43.37.81 1.1.81 2.22v3.29c0 .31.21.67.8.56A11.5 11.5 0 0 0 12 .5Z" />
                  </svg>
                </a>
              </div>
              <p>Energy-efficient hardware accelerator for video object tracking using the Honeybee Search Algorithm (HSA): 16Ã—16 template in 64Ã—64 search window with scout/worker bees, clock gating, and SAD early termination.</p>
              <div class="tags"><span class="tag">Verilog</span><span class="tag">FPGA</span><span class="tag">Video Tracking</span><span class="tag">HSA</span><span class="tag">Low-Power</span></div>
            </div>
            <div class="card project-has-links" data-category="hardware fpga ai low-power">
              <h3>INT8 QNN Accelerator for CIFAR-10</h3>
              <div class="project-links">
                <a href="https://github.com/Ali-Yazdanpanah/qnn_cifar10" target="_blank" rel="noreferrer" aria-label="QNN CIFAR-10 GitHub">
                  <svg class="icon" viewBox="0 0 24 24" aria-hidden="true" focusable="false">
                    <path d="M12 .5a11.5 11.5 0 0 0-3.64 22.41c.58.11.79-.25.79-.56v-2.1C6.73 20.7 6 18.56 6 18.56c-.53-1.35-1.3-1.71-1.3-1.71-1.06-.73.08-.72.08-.72 1.17.08 1.78 1.2 1.78 1.2 1.04 1.78 2.73 1.27 3.4.97.11-.76.41-1.27.75-1.56-2.66-.3-5.47-1.33-5.47-5.93 0-1.31.47-2.38 1.23-3.22-.12-.3-.54-1.52.12-3.17 0 0 1.01-.32 3.3 1.23a11.38 11.38 0 0 1 6 0c2.29-1.55 3.3-1.23 3.3-1.23.66 1.65.24 2.87.12 3.17.77.84 1.23 1.9 1.23 3.22 0 4.62-2.81 5.63-5.48 5.93.43.37.81 1.1.81 2.22v3.29c0 .31.21.67.8.56A11.5 11.5 0 0 0 12 .5Z" />
                  </svg>
                </a>
              </div>
              <p>Low-power INT8 quantized neural network accelerator for CIFAR-10: DSP48-friendly MAC pipeline, clock gating, operand isolation, and banked BRAM for weights.</p>
              <div class="tags"><span class="tag">Verilog</span><span class="tag">FPGA</span><span class="tag">QNN</span><span class="tag">CIFAR-10</span><span class="tag">Low-Power</span></div>
            </div>
            <div class="card" data-category="hardware">
              <h3>Design-for-Test Automation</h3>
              <p>Inserted DFT structures and scan chains into digital circuits, enabling coverage-driven validation and faster diagnostics across complex RTL blocks.</p>
              <div class="tags"><span class="tag grad">Grad</span><span class="tag">DFT</span><span class="tag">Scan Chains</span><span class="tag">Testing</span></div>
            </div>
          </div>
        </div>

        <div>
          <h3 class="section-subtitle">Distributed & Cloud Systems</h3>
          <div class="grid cols-2">
            <div class="card project-has-links" data-category="cloud systems">
              <h3>Surnet Blockchain Network</h3>
              <div class="project-links">
                <a href="https://surnet.org/" target="_blank" rel="noreferrer" aria-label="Visit Surnet">
                  <svg class="icon" viewBox="0 0 24 24" aria-hidden="true" focusable="false">
                    <path d="M14 3h7v7h-2V6.41l-9.29 9.3-1.42-1.42 9.3-9.29H14V3ZM5 5h9v2H5v12h12v-9h2v11H5c-1.1 0-2-.9-2-2V5c0-1.1.9-2 2-2h9v2H5v0Z"/>
                  </svg>
                </a>
              </div>
              <p>Delivered an Ethereum-based blockchain environment with Kubernetes orchestration, GitOps automation, and Grafana-backed observability for scalable experimentation.</p>
              <div class="tags"><span class="tag">Kubernetes</span><span class="tag">Ethereum</span><span class="tag">Grafana</span><span class="tag">GitOps</span></div>
            </div>
            <div class="card project-has-links" data-category="cloud systems">
              <h3>Arsonex Online Exchange</h3>
              <div class="project-links">
                <a href="https://arsonex.com/" target="_blank" rel="noreferrer" aria-label="Visit Arsonex">
                  <svg class="icon" viewBox="0 0 24 24" aria-hidden="true" focusable="false">
                    <path d="M14 3h7v7h-2V6.41l-9.29 9.3-1.42-1.42 9.3-9.29H14V3ZM5 5h9v2H5v12h12v-9h2v11H5c-1.1 0-2-.9-2-2V5c0-1.1.9-2 2-2h9v2H5v0Z"/>
                  </svg>
                </a>
              </div>
              <p>Engineered CI/CD pipelines and containerized infrastructure for a high-availability cryptocurrency exchange emphasizing security, reliability, and rapid iteration.</p>
              <div class="tags"><span class="tag">Docker</span><span class="tag">GitLab CI</span><span class="tag">HA</span><span class="tag">DevOps</span></div>
            </div>
          </div>
        </div>

        <div>
          <h3 class="section-subtitle">AI & Natural Language Processing</h3>
          <div class="grid cols-2">
            <div class="card" data-category="ai">
              <h3>Semantic Analytics Platform</h3>
              <p>Built text analytics pipelines focused on topic modeling and statistical NLP to surface domain insights from curated corpora.</p>
              <div class="tags"><span class="tag">NLP</span><span class="tag">Topic Modeling</span><span class="tag">Python</span></div>
            </div>
            <div class="card" data-category="ai">
              <h3>Tweet Polarity Classifier</h3>
              <p>Developed an ML-driven sentiment classifier for social media streams, combining feature engineering with supervised learning for polarity detection.</p>
              <div class="tags"><span class="tag">Sentiment Analysis</span><span class="tag">Machine Learning</span><span class="tag">Python</span></div>
            </div>
          </div>
        </div>
      </div>
    </section>

    <section id="coursework" aria-labelledby="coursework-title">
      <div class="sec-head"><h2 id="coursework-title">Selected Coursework</h2></div>
      <div class="course-grid">
        <div class="course-category-group">
          <h3>Parallel & HPC</h3>
          <div class="grid cols-2">
            <div class="card" data-category="hpc systems">
              <h4>Parallel Algorithms</h4>
              <p>Multi-core and GPU algorithm design, synchronization patterns, and scalability benchmarking.</p>
              <div class="tags"><span class="tag grad">Grad</span><span class="tag">Parallel</span><span class="tag">Algorithms</span></div>
            </div>
            <div class="card" data-category="hpc">
              <h4>GPU Programming</h4>
              <p>CUDA kernel optimization, memory hierarchy tuning, and accelerator-driven pipelines.</p>
              <div class="tags"><span class="tag undergrad">Undergrad</span><span class="tag">CUDA</span><span class="tag">GPU</span><span class="tag">Optimization</span></div>
            </div>
            <div class="card" data-category="hpc">
              <h4>Numerical Methods</h4>
              <p>Iterative solvers, error control, and floating-point stability for scientific workloads.</p>
              <div class="tags"><span class="tag undergrad">Undergrad</span><span class="tag">Numerical</span><span class="tag">Scientific</span></div>
            </div>
            <div class="card" data-category="ai">
              <h4>Text Mining</h4>
              <p>Statistical NLP, feature engineering, and semantic modeling across large-scale document corpora.</p>
              <div class="tags"><span class="tag grad">Grad</span><span class="tag">NLP</span><span class="tag">Analytics</span></div>
            </div>
          </div>
        </div>

        <div class="course-category-group">
          <h3>Systems & Architecture</h3>
          <div class="grid cols-2">
            <div class="card" data-category="hardware systems">
              <h4>Advanced Computer Architecture</h4>
              <p>Superscalar pipelines, cache hierarchies, and multi-processor design trade-offs.</p>
              <div class="tags"><span class="tag grad">Grad</span><span class="tag">Architecture</span><span class="tag">Performance</span></div>
            </div>
            <div class="card" data-category="hardware systems">
              <h4>Computer Architecture</h4>
              <p>CPU datapath design, ISA analysis, and quantitative performance modeling.</p>
              <div class="tags"><span class="tag undergrad">Undergrad</span><span class="tag">Architecture</span><span class="tag">Hardware</span></div>
            </div>
            <div class="card" data-category="systems">
              <h4>Operating Systems Design</h4>
              <p>Kernel services, process scheduling, and concurrency primitives for heterogeneous systems.</p>
              <div class="tags"><span class="tag undergrad">Undergrad</span><span class="tag">Systems</span><span class="tag">Kernel</span><span class="tag">Concurrency</span></div>
            </div>
            <div class="card" data-category="hardware systems">
              <h4>Microprocessor Systems</h4>
              <p>Low-level programming, peripheral interfacing, and timing-aware integration.</p>
              <div class="tags"><span class="tag undergrad">Undergrad</span><span class="tag">Embedded</span><span class="tag">Microcontrollers</span></div>
            </div>
          </div>
        </div>

        <div class="course-category-group">
          <h3>Hardware & Reliability</h3>
          <div class="grid cols-2">
            <div class="card" data-category="hardware">
              <h4>Hardware Testing & Testability</h4>
              <p>DFT structures, fault modeling, and coverage-driven validation workflows.</p>
              <div class="tags"><span class="tag grad">Grad</span><span class="tag">DFT</span><span class="tag">Testing</span></div>
            </div>
            <div class="card" data-category="hardware">
              <h4>Fault-Tolerant System Design</h4>
              <p>Redundancy techniques, reliability analysis, and resilient architecture strategies.</p>
              <div class="tags"><span class="tag grad">Grad</span><span class="tag">Reliability</span><span class="tag">Resilience</span></div>
            </div>
            <div class="card" data-category="hardware">
              <h4>VLSI Design</h4>
              <p>CMOS logic implementation, layout constraints, and timing closure fundamentals.</p>
              <div class="tags"><span class="tag undergrad">Undergrad</span><span class="tag">VLSI</span><span class="tag">Hardware</span></div>
            </div>
            <div class="card" data-category="hardware">
              <h4>Digital System Design</h4>
              <p>HDL-driven design flow, simulation, and synthesis of complex digital logic.</p>
              <div class="tags"><span class="tag undergrad">Undergrad</span><span class="tag">Digital Design</span><span class="tag">HDL</span></div>
            </div>
          </div>
        </div>

        <div class="course-category-group">
          <h3>Networking & Embedded Systems</h3>
          <div class="grid cols-2">
            <div class="card" data-category="systems">
              <h4>Wireless Sensor Networks</h4>
              <p>Energy-aware routing, distributed sensing, and multi-hop protocol design.</p>
              <div class="tags"><span class="tag grad">Grad</span><span class="tag">Networking</span><span class="tag">IoT</span></div>
            </div>
            <div class="card" data-category="hardware systems">
              <h4>Advanced Embedded Systems</h4>
              <p>Real-time constraints, RTOS integration, and hardware/software co-design.</p>
              <div class="tags"><span class="tag grad">Grad</span><span class="tag">Embedded</span><span class="tag">RTOS</span></div>
            </div>
            <div class="card" data-category="systems">
              <h4>Computer Networks</h4>
              <p>Layered architectures, routing algorithms, and transport protocol analysis.</p>
              <div class="tags"><span class="tag undergrad">Undergrad</span><span class="tag">Networking</span><span class="tag">Protocols</span></div>
            </div>
            <div class="card" data-category="systems">
              <h4>Data Communications</h4>
              <p>Physical/link-layer signaling, error control, and throughput optimization.</p>
              <div class="tags"><span class="tag undergrad">Undergrad</span><span class="tag">Networking</span><span class="tag">Physical Layer</span></div>
            </div>
          </div>
        </div>

        <div class="course-category-group">
          <h3>Software & Theory</h3>
          <div class="grid cols-2">
            <div class="card" data-category="systems hpc">
              <h4>Design & Analysis of Algorithms</h4>
              <p>Algorithmic paradigms, complexity bounds, and optimization strategies.</p>
              <div class="tags"><span class="tag undergrad">Undergrad</span><span class="tag">Algorithms</span><span class="tag">Complexity</span></div>
            </div>
            <div class="card" data-category="systems">
              <h4>Data Structures & Algorithms I</h4>
              <p>Core data structures, asymptotic analysis, and implementation patterns.</p>
              <div class="tags"><span class="tag undergrad">Undergrad</span><span class="tag">Data Structures</span><span class="tag">Algorithms</span></div>
            </div>
            <div class="card" data-category="systems">
              <h4>Theory of Computation</h4>
              <p>Automata, formal languages, and computability foundations.</p>
              <div class="tags"><span class="tag undergrad">Undergrad</span><span class="tag">Theory</span><span class="tag">Automata</span></div>
            </div>
            <div class="card" data-category="ai">
              <h4>Artificial Intelligence</h4>
              <p>Heuristic search, knowledge representation, and introductory machine learning.</p>
              <div class="tags"><span class="tag undergrad">Undergrad</span><span class="tag">AI</span><span class="tag">ML</span></div>
            </div>
          </div>
        </div>
      </div>
    </section>

    <section id="contact" aria-labelledby="contact-title">
      <div class="sec-head"><h2 id="contact-title">Contact</h2></div>
      <div class="card row">
        <span>Email:</span> <a href="mailto:yazdanpanah.aly@gmail.com">yazdanpanah.aly@gmail.com</a>
        <span>Â·</span>
        <span>GitHub:</span> <a href="https://github.com/Ali-Yazdanpanah" target="_blank" rel="noreferrer">Aliâ€‘Yazdanpanah</a>
        <span>Â·</span>
        <span>LinkedIn:</span> <a href="https://linkedin.com/in/ali-yazdanpanah-5a7b10146" target="_blank" rel="noreferrer">Profile</a>
      </div>
    </section>
      </div>
    </div>
  </main>

  <footer>
    <div class="container row">
      <div>Â© <span id="y"></span> Ali Yazdanpanah</div>
      <div class="muted">Built as a single static file for GitHub Pages.</div>
    </div>
  </footer>

  <button class="theme-toggle floating-theme-toggle" type="button" aria-pressed="false" aria-label="Toggle color theme">
    <span class="theme-icon" aria-hidden="true">ðŸŒ™</span>
    <span class="theme-label">Switch theme</span>
  </button>

  <script src="./script.js"></script>
</body>
</html>
