// Seed: 1524755317
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = id_6 & {-1{-1 == id_6}};
  assign module_1.type_1 = 0;
endmodule
module module_1;
  wire id_1, id_2;
  uwire id_3 = 1;
  wire  id_4;
  parameter id_5 = -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_2,
      id_1
  );
endmodule
module module_2 (
    input tri id_0,
    output supply1 id_1,
    input tri0 id_2,
    input supply0 id_3,
    id_9,
    output uwire id_4,
    input tri0 id_5,
    input wand id_6,
    output wire id_7
);
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_9,
      id_9,
      id_9,
      id_10
  );
  assign modCall_1.id_4 = 0;
  genvar id_11;
endmodule
