// Seed: 2316341033
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  input wire id_19;
  input wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign module_1.id_15 = 0;
endmodule
module module_1 (
    output wand  id_0,
    input  tri0  id_1,
    output wire  id_2,
    input  wor   id_3,
    output logic id_4,
    input  uwire id_5
);
  uwire id_7, id_8 = -1'b0;
  assign id_0 = id_3 == 1;
  localparam id_9 = id_9;
  bit id_10, id_11;
  logic id_12;
  assign id_4  = id_12;
  assign id_11 = id_11;
  parameter id_13 = 1;
  always id_2 = id_13 + -1;
  always @(posedge -1 | id_1, posedge 1) begin : LABEL_0$display
    ;
    id_10 <= 1;
    id_0 = id_1 | 1;
    id_4 <= -1;
  end
  module_0 modCall_1 (
      id_8,
      id_7,
      id_8,
      id_7,
      id_13,
      id_8,
      id_7,
      id_7,
      id_13,
      id_8,
      id_13,
      id_7,
      id_13,
      id_8,
      id_8,
      id_7,
      id_7,
      id_8,
      id_7
  );
  wand id_14;
  for (id_15 = id_15; -1; id_0 = -1) wire id_16;
  uwire id_17 = id_3;
  assign id_10 = -1;
endmodule
