\section{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion}
\label{group__ADC__extrenal__trigger__sources__for__regular__channels__conversion}\index{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion@{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T1\+\_\+\+C\+C1}~((uint32\+\_\+t)0x00000000)
\item 
\#define \textbf{ A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T1\+\_\+\+C\+C2}~((uint32\+\_\+t)0x01000000)
\item 
\#define \textbf{ A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T1\+\_\+\+C\+C3}~((uint32\+\_\+t)0x02000000)
\item 
\#define \textbf{ A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T2\+\_\+\+C\+C2}~((uint32\+\_\+t)0x03000000)
\item 
\#define \textbf{ A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T2\+\_\+\+C\+C3}~((uint32\+\_\+t)0x04000000)
\item 
\#define \textbf{ A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T2\+\_\+\+C\+C4}~((uint32\+\_\+t)0x05000000)
\item 
\#define \textbf{ A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T2\+\_\+\+T\+R\+GO}~((uint32\+\_\+t)0x06000000)
\item 
\#define \textbf{ A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T3\+\_\+\+C\+C1}~((uint32\+\_\+t)0x07000000)
\item 
\#define \textbf{ A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T3\+\_\+\+T\+R\+GO}~((uint32\+\_\+t)0x08000000)
\item 
\#define \textbf{ A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T4\+\_\+\+C\+C4}~((uint32\+\_\+t)0x09000000)
\item 
\#define \textbf{ A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T5\+\_\+\+C\+C1}~((uint32\+\_\+t)0x0\+A000000)
\item 
\#define \textbf{ A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T5\+\_\+\+C\+C2}~((uint32\+\_\+t)0x0\+B000000)
\item 
\#define \textbf{ A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T5\+\_\+\+C\+C3}~((uint32\+\_\+t)0x0\+C000000)
\item 
\#define \textbf{ A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T8\+\_\+\+C\+C1}~((uint32\+\_\+t)0x0\+D000000)
\item 
\#define \textbf{ A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T8\+\_\+\+T\+R\+GO}~((uint32\+\_\+t)0x0\+E000000)
\item 
\#define \textbf{ A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+Ext\+\_\+\+I\+T11}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \textbf{ I\+S\+\_\+\+A\+D\+C\+\_\+\+E\+X\+T\+\_\+\+T\+R\+IG}(R\+E\+G\+T\+R\+IG)
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\label{group__ADC__extrenal__trigger__sources__for__regular__channels__conversion_ga98836a8cdc61e13a010d31cdee38bee0}} 
\index{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion@{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion}!A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+Ext\+\_\+\+I\+T11@{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+Ext\+\_\+\+I\+T11}}
\index{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+Ext\+\_\+\+I\+T11@{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+Ext\+\_\+\+I\+T11}!A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion@{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion}}
\subsubsection{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+Ext\+\_\+\+I\+T11}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+Ext\+\_\+\+I\+T11~((uint32\+\_\+t)0x0\+F000000)}



Definition at line \textbf{ 265} of file \textbf{ stm32f4xx\+\_\+adc.\+h}.

\mbox{\label{group__ADC__extrenal__trigger__sources__for__regular__channels__conversion_ga303f24361ea930f8214e9e68b63b244e}} 
\index{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion@{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion}!A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T1\+\_\+\+C\+C1@{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T1\+\_\+\+C\+C1}}
\index{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T1\+\_\+\+C\+C1@{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T1\+\_\+\+C\+C1}!A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion@{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion}}
\subsubsection{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T1\+\_\+\+C\+C1}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T1\+\_\+\+C\+C1~((uint32\+\_\+t)0x00000000)}



Definition at line \textbf{ 250} of file \textbf{ stm32f4xx\+\_\+adc.\+h}.

\mbox{\label{group__ADC__extrenal__trigger__sources__for__regular__channels__conversion_ga8bf9fd9ad4e4c12ef41520ded2c3c332}} 
\index{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion@{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion}!A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T1\+\_\+\+C\+C2@{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T1\+\_\+\+C\+C2}}
\index{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T1\+\_\+\+C\+C2@{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T1\+\_\+\+C\+C2}!A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion@{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion}}
\subsubsection{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T1\+\_\+\+C\+C2}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T1\+\_\+\+C\+C2~((uint32\+\_\+t)0x01000000)}



Definition at line \textbf{ 251} of file \textbf{ stm32f4xx\+\_\+adc.\+h}.

\mbox{\label{group__ADC__extrenal__trigger__sources__for__regular__channels__conversion_ga41ad03e2921f6de0fb75ae06d6046e63}} 
\index{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion@{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion}!A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T1\+\_\+\+C\+C3@{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T1\+\_\+\+C\+C3}}
\index{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T1\+\_\+\+C\+C3@{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T1\+\_\+\+C\+C3}!A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion@{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion}}
\subsubsection{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T1\+\_\+\+C\+C3}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T1\+\_\+\+C\+C3~((uint32\+\_\+t)0x02000000)}



Definition at line \textbf{ 252} of file \textbf{ stm32f4xx\+\_\+adc.\+h}.

\mbox{\label{group__ADC__extrenal__trigger__sources__for__regular__channels__conversion_gadfeb40c1735b0ee50f8a5aafdd840cc6}} 
\index{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion@{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion}!A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T2\+\_\+\+C\+C2@{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T2\+\_\+\+C\+C2}}
\index{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T2\+\_\+\+C\+C2@{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T2\+\_\+\+C\+C2}!A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion@{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion}}
\subsubsection{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T2\+\_\+\+C\+C2}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T2\+\_\+\+C\+C2~((uint32\+\_\+t)0x03000000)}



Definition at line \textbf{ 253} of file \textbf{ stm32f4xx\+\_\+adc.\+h}.

\mbox{\label{group__ADC__extrenal__trigger__sources__for__regular__channels__conversion_ga16ae1b335f2c2b4facf3d4bedc2ce27f}} 
\index{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion@{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion}!A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T2\+\_\+\+C\+C3@{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T2\+\_\+\+C\+C3}}
\index{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T2\+\_\+\+C\+C3@{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T2\+\_\+\+C\+C3}!A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion@{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion}}
\subsubsection{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T2\+\_\+\+C\+C3}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T2\+\_\+\+C\+C3~((uint32\+\_\+t)0x04000000)}



Definition at line \textbf{ 254} of file \textbf{ stm32f4xx\+\_\+adc.\+h}.

\mbox{\label{group__ADC__extrenal__trigger__sources__for__regular__channels__conversion_ga2b4d6fe3412ce425b8b50a1ca59799aa}} 
\index{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion@{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion}!A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T2\+\_\+\+C\+C4@{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T2\+\_\+\+C\+C4}}
\index{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T2\+\_\+\+C\+C4@{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T2\+\_\+\+C\+C4}!A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion@{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion}}
\subsubsection{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T2\+\_\+\+C\+C4}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T2\+\_\+\+C\+C4~((uint32\+\_\+t)0x05000000)}



Definition at line \textbf{ 255} of file \textbf{ stm32f4xx\+\_\+adc.\+h}.

\mbox{\label{group__ADC__extrenal__trigger__sources__for__regular__channels__conversion_ga71119dd3f8970be2adf9b09f19e39b10}} 
\index{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion@{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion}!A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T2\+\_\+\+T\+R\+GO@{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T2\+\_\+\+T\+R\+GO}}
\index{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T2\+\_\+\+T\+R\+GO@{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T2\+\_\+\+T\+R\+GO}!A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion@{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion}}
\subsubsection{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T2\+\_\+\+T\+R\+GO}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T2\+\_\+\+T\+R\+GO~((uint32\+\_\+t)0x06000000)}



Definition at line \textbf{ 256} of file \textbf{ stm32f4xx\+\_\+adc.\+h}.

\mbox{\label{group__ADC__extrenal__trigger__sources__for__regular__channels__conversion_ga3c73d5c8bb0f898dbbc74bcc536f6ec1}} 
\index{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion@{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion}!A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T3\+\_\+\+C\+C1@{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T3\+\_\+\+C\+C1}}
\index{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T3\+\_\+\+C\+C1@{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T3\+\_\+\+C\+C1}!A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion@{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion}}
\subsubsection{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T3\+\_\+\+C\+C1}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T3\+\_\+\+C\+C1~((uint32\+\_\+t)0x07000000)}



Definition at line \textbf{ 257} of file \textbf{ stm32f4xx\+\_\+adc.\+h}.

\mbox{\label{group__ADC__extrenal__trigger__sources__for__regular__channels__conversion_ga1cf4549534a00fe2f5527ad783204098}} 
\index{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion@{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion}!A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T3\+\_\+\+T\+R\+GO@{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T3\+\_\+\+T\+R\+GO}}
\index{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T3\+\_\+\+T\+R\+GO@{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T3\+\_\+\+T\+R\+GO}!A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion@{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion}}
\subsubsection{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T3\+\_\+\+T\+R\+GO}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T3\+\_\+\+T\+R\+GO~((uint32\+\_\+t)0x08000000)}



Definition at line \textbf{ 258} of file \textbf{ stm32f4xx\+\_\+adc.\+h}.

\mbox{\label{group__ADC__extrenal__trigger__sources__for__regular__channels__conversion_ga8f6a764b7de878c2e09bbb0d1061d69c}} 
\index{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion@{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion}!A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T4\+\_\+\+C\+C4@{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T4\+\_\+\+C\+C4}}
\index{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T4\+\_\+\+C\+C4@{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T4\+\_\+\+C\+C4}!A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion@{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion}}
\subsubsection{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T4\+\_\+\+C\+C4}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T4\+\_\+\+C\+C4~((uint32\+\_\+t)0x09000000)}



Definition at line \textbf{ 259} of file \textbf{ stm32f4xx\+\_\+adc.\+h}.

\mbox{\label{group__ADC__extrenal__trigger__sources__for__regular__channels__conversion_ga6bd1ad69cb455afeabf6759b640378d3}} 
\index{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion@{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion}!A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T5\+\_\+\+C\+C1@{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T5\+\_\+\+C\+C1}}
\index{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T5\+\_\+\+C\+C1@{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T5\+\_\+\+C\+C1}!A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion@{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion}}
\subsubsection{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T5\+\_\+\+C\+C1}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T5\+\_\+\+C\+C1~((uint32\+\_\+t)0x0\+A000000)}



Definition at line \textbf{ 260} of file \textbf{ stm32f4xx\+\_\+adc.\+h}.

\mbox{\label{group__ADC__extrenal__trigger__sources__for__regular__channels__conversion_gaa0b2758322ef54acc2753128f6b024d1}} 
\index{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion@{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion}!A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T5\+\_\+\+C\+C2@{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T5\+\_\+\+C\+C2}}
\index{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T5\+\_\+\+C\+C2@{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T5\+\_\+\+C\+C2}!A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion@{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion}}
\subsubsection{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T5\+\_\+\+C\+C2}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T5\+\_\+\+C\+C2~((uint32\+\_\+t)0x0\+B000000)}



Definition at line \textbf{ 261} of file \textbf{ stm32f4xx\+\_\+adc.\+h}.

\mbox{\label{group__ADC__extrenal__trigger__sources__for__regular__channels__conversion_ga95b58981aff35d6d5fa229925cd6315d}} 
\index{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion@{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion}!A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T5\+\_\+\+C\+C3@{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T5\+\_\+\+C\+C3}}
\index{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T5\+\_\+\+C\+C3@{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T5\+\_\+\+C\+C3}!A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion@{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion}}
\subsubsection{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T5\+\_\+\+C\+C3}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T5\+\_\+\+C\+C3~((uint32\+\_\+t)0x0\+C000000)}



Definition at line \textbf{ 262} of file \textbf{ stm32f4xx\+\_\+adc.\+h}.

\mbox{\label{group__ADC__extrenal__trigger__sources__for__regular__channels__conversion_ga97af875d12e77a67e84f3aaf1f8033ed}} 
\index{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion@{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion}!A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T8\+\_\+\+C\+C1@{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T8\+\_\+\+C\+C1}}
\index{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T8\+\_\+\+C\+C1@{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T8\+\_\+\+C\+C1}!A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion@{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion}}
\subsubsection{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T8\+\_\+\+C\+C1}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T8\+\_\+\+C\+C1~((uint32\+\_\+t)0x0\+D000000)}



Definition at line \textbf{ 263} of file \textbf{ stm32f4xx\+\_\+adc.\+h}.

\mbox{\label{group__ADC__extrenal__trigger__sources__for__regular__channels__conversion_gab26d94590d47ae6ec46841652741abf3}} 
\index{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion@{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion}!A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T8\+\_\+\+T\+R\+GO@{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T8\+\_\+\+T\+R\+GO}}
\index{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T8\+\_\+\+T\+R\+GO@{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T8\+\_\+\+T\+R\+GO}!A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion@{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion}}
\subsubsection{A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T8\+\_\+\+T\+R\+GO}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+External\+Trig\+Conv\+\_\+\+T8\+\_\+\+T\+R\+GO~((uint32\+\_\+t)0x0\+E000000)}



Definition at line \textbf{ 264} of file \textbf{ stm32f4xx\+\_\+adc.\+h}.

\mbox{\label{group__ADC__extrenal__trigger__sources__for__regular__channels__conversion_gac74e6054adbedd72822cacde69105318}} 
\index{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion@{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion}!I\+S\+\_\+\+A\+D\+C\+\_\+\+E\+X\+T\+\_\+\+T\+R\+IG@{I\+S\+\_\+\+A\+D\+C\+\_\+\+E\+X\+T\+\_\+\+T\+R\+IG}}
\index{I\+S\+\_\+\+A\+D\+C\+\_\+\+E\+X\+T\+\_\+\+T\+R\+IG@{I\+S\+\_\+\+A\+D\+C\+\_\+\+E\+X\+T\+\_\+\+T\+R\+IG}!A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion@{A\+D\+C\+\_\+extrenal\+\_\+trigger\+\_\+sources\+\_\+for\+\_\+regular\+\_\+channels\+\_\+conversion}}
\subsubsection{I\+S\+\_\+\+A\+D\+C\+\_\+\+E\+X\+T\+\_\+\+T\+R\+IG}
{\footnotesize\ttfamily \#define I\+S\+\_\+\+A\+D\+C\+\_\+\+E\+X\+T\+\_\+\+T\+R\+IG(\begin{DoxyParamCaption}\item[{}]{R\+E\+G\+T\+R\+IG }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
(((REGTRIG) == ADC_ExternalTrigConv_T1_CC1) || \(\backslash\)
                                  ((REGTRIG) == ADC_ExternalTrigConv_T1_CC2) || \(\backslash\)
                                  ((REGTRIG) == ADC_ExternalTrigConv_T1_CC3) || \(\backslash\)
                                  ((REGTRIG) == ADC_ExternalTrigConv_T2_CC2) || \(\backslash\)
                                  ((REGTRIG) == ADC_ExternalTrigConv_T2_CC3) || \(\backslash\)
                                  ((REGTRIG) == ADC_ExternalTrigConv_T2_CC4) || \(\backslash\)
                                  ((REGTRIG) == ADC_ExternalTrigConv_T2_TRGO) || \(\backslash\)
                                  ((REGTRIG) == ADC_ExternalTrigConv_T3_CC1) || \(\backslash\)
                                  ((REGTRIG) == ADC_ExternalTrigConv_T3_TRGO) || \(\backslash\)
                                  ((REGTRIG) == ADC_ExternalTrigConv_T4_CC4) || \(\backslash\)
                                  ((REGTRIG) == ADC_ExternalTrigConv_T5_CC1) || \(\backslash\)
                                  ((REGTRIG) == ADC_ExternalTrigConv_T5_CC2) || \(\backslash\)
                                  ((REGTRIG) == ADC_ExternalTrigConv_T5_CC3) || \(\backslash\)
                                  ((REGTRIG) == ADC_ExternalTrigConv_T8_CC1) || \(\backslash\)
                                  ((REGTRIG) == ADC_ExternalTrigConv_T8_TRGO) || \(\backslash\)
                                  ((REGTRIG) == ADC_ExternalTrigConv_Ext_IT11))
\end{DoxyCode}


Definition at line \textbf{ 266} of file \textbf{ stm32f4xx\+\_\+adc.\+h}.

