#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Mon Oct  9 12:33:08 2017
# Process ID: 420
# Current directory: D:/Xilinx/CA_LAB/lab03/mycpu_verify/run_vivado/mycpu_prj1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31656 D:\Xilinx\CA_LAB\lab03\mycpu_verify\run_vivado\mycpu_prj1\mycpu.xpr
# Log file: D:/Xilinx/CA_LAB/lab03/mycpu_verify/run_vivado/mycpu_prj1/vivado.log
# Journal file: D:/Xilinx/CA_LAB/lab03/mycpu_verify/run_vivado/mycpu_prj1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Xilinx/CA_LAB/lab03/mycpu_verify/run_vivado/mycpu_prj1/mycpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 803.723 ; gain = 59.758
update_compile_order -fileset sources_1
generate_target Simulation [get_files D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'data_ram'...
export_ip_user_files -of_objects [get_files D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram.xci] -no_script -force -quiet
generate_target Simulation [get_files D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_ram'...
generate_target: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 812.297 ; gain = 0.000
export_ip_user_files -of_objects [get_files D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram.xci] -no_script -force -quiet
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/Xilinx/CA_LAB/lab03/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xvlog.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/Xilinx/CA_LAB/lab03/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xvlog.pb
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Xilinx/CA_LAB/lab03/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/CA_LAB/lab03/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/CA_LAB/lab03/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/CA_LAB/lab03/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/CA_LAB/lab03/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/CA_LAB/lab03/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol alu_sub_true, assumed default net type wire [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/ALU.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/EXE_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/ID_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/IF_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/MEM_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/WB_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/CONFREG/confreg.v:118]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/divider_signed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_signed
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/divider_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_unsigned
WARNING: [VRFC 10-969] keyword 'unsigned' is not allowed here in this mode of verilog [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/divider_unsigned.v:4]
WARNING: [VRFC 10-969] keyword 'unsigned' is not allowed here in this mode of verilog [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/divider_unsigned.v:5]
WARNING: [VRFC 10-969] keyword 'unsigned' is not allowed here in this mode of verilog [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/divider_unsigned.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/multiplier_signed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_signed
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/multiplier_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_unsigned
WARNING: [VRFC 10-969] keyword 'unsigned' is not allowed here in this mode of verilog [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/multiplier_unsigned.v:4]
WARNING: [VRFC 10-969] keyword 'unsigned' is not allowed here in this mode of verilog [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/multiplier_unsigned.v:5]
WARNING: [VRFC 10-969] keyword 'unsigned' is not allowed here in this mode of verilog [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/multiplier_unsigned.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/next_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nextpc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/CA_LAB/lab03/mycpu_verify/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/CA_LAB/lab03/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/CA_LAB/lab03/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/soc_lite_top.v" Line 57. Module soc_lite_top(SIMULATION=1'b1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/mycpu.v" Line 3. Module mycpu_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/next_pc.v" Line 1. Module nextpc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/IF_stage.v" Line 1. Module IF_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/ID_stage.v" Line 2. Module ID_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/EXE_stage.v" Line 2. Module EXE_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/ALU.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/divider_signed.v" Line 1. Module divider_signed doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/divider_unsigned.v" Line 1. Module divider_unsigned doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/multiplier_signed.v" Line 1. Module multiplier_signed doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/multiplier_unsigned.v" Line 1. Module multiplier_unsigned doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/MEM_stage.v" Line 2. Module MEM_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/WB_stage.v" Line 2. Module WB_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/stall.v" Line 2. Module stall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/BRIDGE/bridge_1x2.v" Line 50. Module bridge_1x2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/CONFREG/confreg.v" Line 58. Module confreg(SIMULATION=1'b1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/soc_lite_top.v" Line 57. Module soc_lite_top(SIMULATION=1'b1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/mycpu.v" Line 3. Module mycpu_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/next_pc.v" Line 1. Module nextpc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/IF_stage.v" Line 1. Module IF_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/ID_stage.v" Line 2. Module ID_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/EXE_stage.v" Line 2. Module EXE_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/ALU.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/divider_signed.v" Line 1. Module divider_signed doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/divider_unsigned.v" Line 1. Module divider_unsigned doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/multiplier_signed.v" Line 1. Module multiplier_signed doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/multiplier_unsigned.v" Line 1. Module multiplier_unsigned doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/MEM_stage.v" Line 2. Module MEM_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/WB_stage.v" Line 2. Module WB_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/stall.v" Line 2. Module stall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/BRIDGE/bridge_1x2.v" Line 50. Module bridge_1x2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/CONFREG/confreg.v" Line 58. Module confreg(SIMULATION=1'b1) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module xil_defaultlib.nextpc
Compiling module xil_defaultlib.IF_stage
Compiling module xil_defaultlib.ID_stage
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider_signed
Compiling module xil_defaultlib.divider_unsigned
Compiling module xil_defaultlib.multiplier_signed
Compiling module xil_defaultlib.multiplier_unsigned
Compiling module xil_defaultlib.EXE_stage
Compiling module xil_defaultlib.MEM_stage
Compiling module xil_defaultlib.WB_stage
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "D:/Xilinx/CA_LAB/lab03/mycpu_verify/testbench/mycpu_tb.v" Line 119. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Xilinx/CA_LAB/lab03/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim.dir/tb_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Xilinx/CA_LAB/lab03/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim.dir/tb_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Oct  9 12:34:24 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2017.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Oct  9 12:34:24 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 812.297 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Xilinx/CA_LAB/lab03/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {D:/Xilinx/CA_LAB/lab03/mycpu_verify/run_vivado/mycpu_prj1/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
open_wave_config D:/Xilinx/CA_LAB/lab03/mycpu_verify/run_vivado/mycpu_prj1/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /tb_top/soc_lite/inst_ram/inst/\native_mem_module.blk_mem_gen_v8_3_6_inst /memory was not traceable in the design for the following reason:
The number of elements in the requested object is 8388608, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /tb_top/soc_lite/inst_ram/inst/\native_mem_module.blk_mem_gen_v8_3_6_inst /temp_mem_array was not traceable in the design for the following reason:
The number of elements in the requested object is 8388608, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /tb_top/soc_lite/inst_ram/inst/\native_mem_module.blk_mem_gen_v8_3_6_inst /sbiterr_arr was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /tb_top/soc_lite/inst_ram/inst/\native_mem_module.blk_mem_gen_v8_3_6_inst /dbiterr_arr was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /tb_top/soc_lite/inst_ram/inst/\native_mem_module.blk_mem_gen_v8_3_6_inst /softecc_sbiterr_arr was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /tb_top/soc_lite/inst_ram/inst/\native_mem_module.blk_mem_gen_v8_3_6_inst /softecc_dbiterr_arr was not traceable in the design for the following reason:
The number of elements in the requested object is 262144, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /tb_top/soc_lite/data_ram/inst/\native_mem_module.blk_mem_gen_v8_3_6_inst /memory was not traceable in the design for the following reason:
The number of elements in the requested object is 2097152, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /tb_top/soc_lite/data_ram/inst/\native_mem_module.blk_mem_gen_v8_3_6_inst /temp_mem_array was not traceable in the design for the following reason:
The number of elements in the requested object is 2097152, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 873.965 ; gain = 61.668
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 873.965 ; gain = 61.668
run all
==============================================================
Test begin!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc5eeac
----[  41885 ns] Number 8'd01 Functional Test Point PASS!!!
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc00690
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc6c2f4
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc6d294
        [ 102000 ns] Test is running, debug_wb_pc = 0xbfc6e234
        [ 122000 ns] Test is running, debug_wb_pc = 0xbfc6f1d4
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc70174
        [ 162000 ns] Test is running, debug_wb_pc = 0xbfc71114
----[ 169205 ns] Number 8'd02 Functional Test Point PASS!!!
        [ 182000 ns] Test is running, debug_wb_pc = 0xbfc1d48c
        [ 202000 ns] Test is running, debug_wb_pc = 0xbfc1e42c
        [ 222000 ns] Test is running, debug_wb_pc = 0xbfc1f3cc
        [ 242000 ns] Test is running, debug_wb_pc = 0xbfc2036c
        [ 262000 ns] Test is running, debug_wb_pc = 0xbfc2130c
----[ 266425 ns] Number 8'd03 Functional Test Point PASS!!!
        [ 282000 ns] Test is running, debug_wb_pc = 0xbfc3dee8
        [ 302000 ns] Test is running, debug_wb_pc = 0xbfc3f3c8
        [ 322000 ns] Test is running, debug_wb_pc = 0xbfc408d0
        [ 342000 ns] Test is running, debug_wb_pc = 0xbfc41dc8
        [ 362000 ns] Test is running, debug_wb_pc = 0xbfc43280
        [ 382000 ns] Test is running, debug_wb_pc = 0xbfc443e0
        [ 402000 ns] Test is running, debug_wb_pc = 0xbfc45508
        [ 422000 ns] Test is running, debug_wb_pc = 0xbfc46668
        [ 442000 ns] Test is running, debug_wb_pc = 0xbfc47790
        [ 462000 ns] Test is running, debug_wb_pc = 0xbfc488f0
        [ 482000 ns] Test is running, debug_wb_pc = 0xbfc49b70
        [ 502000 ns] Test is running, debug_wb_pc = 0xbfc4b050
        [ 522000 ns] Test is running, debug_wb_pc = 0xbfc4c548
        [ 542000 ns] Test is running, debug_wb_pc = 0xbfc4da28
        [ 562000 ns] Test is running, debug_wb_pc = 0xbfc4ef30
----[ 570465 ns] Number 8'd04 Functional Test Point PASS!!!
        [ 582000 ns] Test is running, debug_wb_pc = 0xbfc2627c
        [ 602000 ns] Test is running, debug_wb_pc = 0xbfc27408
        [ 622000 ns] Test is running, debug_wb_pc = 0xbfc28504
        [ 642000 ns] Test is running, debug_wb_pc = 0xbfc29690
        [ 662000 ns] Test is running, debug_wb_pc = 0xbfc2a7e0
        [ 682000 ns] Test is running, debug_wb_pc = 0xbfc2b918
        [ 702000 ns] Test is running, debug_wb_pc = 0xbfc2cd80
        [ 722000 ns] Test is running, debug_wb_pc = 0xbfc2e260
        [ 742000 ns] Test is running, debug_wb_pc = 0xbfc2f768
        [ 762000 ns] Test is running, debug_wb_pc = 0xbfc30c60
        [ 782000 ns] Test is running, debug_wb_pc = 0xbfc320d8
        [ 802000 ns] Test is running, debug_wb_pc = 0xbfc33200
        [ 822000 ns] Test is running, debug_wb_pc = 0xbfc342fc
        [ 842000 ns] Test is running, debug_wb_pc = 0xbfc35488
        [ 862000 ns] Test is running, debug_wb_pc = 0xbfc365d8
        [ 882000 ns] Test is running, debug_wb_pc = 0xbfc37710
----[ 894305 ns] Number 8'd05 Functional Test Point PASS!!!
        [ 902000 ns] Test is running, debug_wb_pc = 0xbfc23edc
        [ 922000 ns] Test is running, debug_wb_pc = 0xbfc00000
----[ 937765 ns] Number 8'd06 Functional Test Point PASS!!!
        [ 942000 ns] Test is running, debug_wb_pc = 0xbfc009cc
        [ 962000 ns] Test is running, debug_wb_pc = 0xbfc0196c
        [ 982000 ns] Test is running, debug_wb_pc = 0xbfc0290c
        [1002000 ns] Test is running, debug_wb_pc = 0xbfc038ac
        [1022000 ns] Test is running, debug_wb_pc = 0xbfc0484c
        [1042000 ns] Test is running, debug_wb_pc = 0xbfc057ec
        [1062000 ns] Test is running, debug_wb_pc = 0xbfc0678c
----[1065085 ns] Number 8'd07 Functional Test Point PASS!!!
        [1082000 ns] Test is running, debug_wb_pc = 0xbfc076b4
        [1102000 ns] Test is running, debug_wb_pc = 0xbfc08654
        [1122000 ns] Test is running, debug_wb_pc = 0xbfc095f4
        [1142000 ns] Test is running, debug_wb_pc = 0xbfc0a594
        [1162000 ns] Test is running, debug_wb_pc = 0xbfc0b534
        [1182000 ns] Test is running, debug_wb_pc = 0xbfc0c4d4
----[1192405 ns] Number 8'd08 Functional Test Point PASS!!!
        [1202000 ns] Test is running, debug_wb_pc = 0xbfc38abc
        [1222000 ns] Test is running, debug_wb_pc = 0xbfc39a5c
        [1242000 ns] Test is running, debug_wb_pc = 0xbfc3a9fc
        [1262000 ns] Test is running, debug_wb_pc = 0xbfc3b99c
        [1282000 ns] Test is running, debug_wb_pc = 0xbfc3c93c
----[1289625 ns] Number 8'd09 Functional Test Point PASS!!!
        [1302000 ns] Test is running, debug_wb_pc = 0xbfc500f8
        [1322000 ns] Test is running, debug_wb_pc = 0xbfc51098
        [1342000 ns] Test is running, debug_wb_pc = 0xbfc52038
        [1362000 ns] Test is running, debug_wb_pc = 0xbfc52fd8
        [1382000 ns] Test is running, debug_wb_pc = 0xbfc53f78
----[1386845 ns] Number 8'd10 Functional Test Point PASS!!!
        [1402000 ns] Test is running, debug_wb_pc = 0xbfc0d854
        [1422000 ns] Test is running, debug_wb_pc = 0xbfc0e7f4
        [1442000 ns] Test is running, debug_wb_pc = 0xbfc0f794
        [1462000 ns] Test is running, debug_wb_pc = 0xbfc10734
        [1482000 ns] Test is running, debug_wb_pc = 0xbfc116d4
----[1484065 ns] Number 8'd11 Functional Test Point PASS!!!
        [1502000 ns] Test is running, debug_wb_pc = 0xbfc222d0
        [1522000 ns] Test is running, debug_wb_pc = 0xbfc23128
----[1534165 ns] Number 8'd12 Functional Test Point PASS!!!
        [1542000 ns] Test is running, debug_wb_pc = 0xbfc549ac
        [1562000 ns] Test is running, debug_wb_pc = 0xbfc55b74
        [1582000 ns] Test is running, debug_wb_pc = 0xbfc56d3c
        [1602000 ns] Test is running, debug_wb_pc = 0xbfc57eec
        [1622000 ns] Test is running, debug_wb_pc = 0xbfc590b4
        [1642000 ns] Test is running, debug_wb_pc = 0xbfc5a27c
        [1662000 ns] Test is running, debug_wb_pc = 0xbfc5b424
        [1682000 ns] Test is running, debug_wb_pc = 0xbfc5c5f4
        [1702000 ns] Test is running, debug_wb_pc = 0xbfc5d7bc
----[1711065 ns] Number 8'd13 Functional Test Point PASS!!!
        [1722000 ns] Test is running, debug_wb_pc = 0xbfc60738
        [1742000 ns] Test is running, debug_wb_pc = 0xbfc618a0
        [1762000 ns] Test is running, debug_wb_pc = 0xbfc62a34
        [1782000 ns] Test is running, debug_wb_pc = 0xbfc63b88
        [1802000 ns] Test is running, debug_wb_pc = 0xbfc64cf0
        [1822000 ns] Test is running, debug_wb_pc = 0xbfc65e58
        [1842000 ns] Test is running, debug_wb_pc = 0xbfc66fc0
        [1862000 ns] Test is running, debug_wb_pc = 0xbfc6811c
        [1882000 ns] Test is running, debug_wb_pc = 0xbfc692a8
        [1902000 ns] Test is running, debug_wb_pc = 0xbfc6a410
----[1919965 ns] Number 8'd14 Functional Test Point PASS!!!
        [1922000 ns] Test is running, debug_wb_pc = 0xbfc120f4
        [1942000 ns] Test is running, debug_wb_pc = 0xbfc13264
        [1962000 ns] Test is running, debug_wb_pc = 0xbfc143fc
        [1982000 ns] Test is running, debug_wb_pc = 0xbfc15594
        [2002000 ns] Test is running, debug_wb_pc = 0xbfc1672c
        [2022000 ns] Test is running, debug_wb_pc = 0xbfc178c4
        [2042000 ns] Test is running, debug_wb_pc = 0xbfc18a6c
        [2062000 ns] Test is running, debug_wb_pc = 0xbfc19bdc
        [2082000 ns] Test is running, debug_wb_pc = 0xbfc1ad74
        [2102000 ns] Test is running, debug_wb_pc = 0xbfc1bf0c
----[2112865 ns] Number 8'd15 Functional Test Point PASS!!!
----[2117565 ns] Number 8'd16 Functional Test Point PASS!!!
        [2122000 ns] Test is running, debug_wb_pc = 0xbfc11f54
----[2122265 ns] Number 8'd17 Functional Test Point PASS!!!
----[2124765 ns] Number 8'd18 Functional Test Point PASS!!!
----[2127465 ns] Number 8'd19 Functional Test Point PASS!!!
----[2130765 ns] Number 8'd20 Functional Test Point PASS!!!
==============================================================
Test end!
----PASS!!!
$finish called at time : 2132325 ns : File "D:/Xilinx/CA_LAB/lab03/mycpu_verify/testbench/mycpu_tb.v" Line 219
run: Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 1138.246 ; gain = 259.703
reset_run data_ram_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Xilinx/CA_LAB/lab03/mycpu_verify/run_vivado/mycpu_prj1/mycpu.runs/data_ram_synth_1

reset_run inst_ram_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Xilinx/CA_LAB/lab03/mycpu_verify/run_vivado/mycpu_prj1/mycpu.runs/inst_ram_synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_ram'...
[Mon Oct  9 12:36:23 2017] Launched data_ram_synth_1, inst_ram_synth_1, synth_1...
Run output will be captured here:
data_ram_synth_1: D:/Xilinx/CA_LAB/lab03/mycpu_verify/run_vivado/mycpu_prj1/mycpu.runs/data_ram_synth_1/runme.log
inst_ram_synth_1: D:/Xilinx/CA_LAB/lab03/mycpu_verify/run_vivado/mycpu_prj1/mycpu.runs/inst_ram_synth_1/runme.log
synth_1: D:/Xilinx/CA_LAB/lab03/mycpu_verify/run_vivado/mycpu_prj1/mycpu.runs/synth_1/runme.log
[Mon Oct  9 12:36:24 2017] Launched impl_1...
Run output will be captured here: D:/Xilinx/CA_LAB/lab03/mycpu_verify/run_vivado/mycpu_prj1/mycpu.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1157.875 ; gain = 0.000
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Oct  9 13:34:13 2017] Launched impl_1...
Run output will be captured here: D:/Xilinx/CA_LAB/lab03/mycpu_verify/run_vivado/mycpu_prj1/mycpu.runs/impl_1/runme.log
The simulator has terminated in an unexpected manner with exit code 1073807364.  Please review the simulation log (xsim.log) for details.
