# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab3_basic.srcs/sources_1/imports/LogicDesignLab/Lab3_Clock_Divider.v" \
"../../../../lab3_basic.srcs/sim_1/imports/LogicDesignLab/Clock_Divider_t.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
