module half_adder #(parameter N = 4)(input logic [N - 1: 0] a, b,
												 output logic [N - 1: 0] sum, carry);

		assign sum = a ^ b;
		assign carry = a & b;
	
endmodule