\hypertarget{cpukit_2score_2cpu_2sh_2include_2rtems_2asm_8h}{}\section{cpukit/score/cpu/sh/include/rtems/asm.h File Reference}
\label{cpukit_2score_2cpu_2sh_2include_2rtems_2asm_8h}\index{cpukit/score/cpu/sh/include/rtems/asm.h@{cpukit/score/cpu/sh/include/rtems/asm.h}}


Address the Problems Caused by Incompatible Flavor of Assemblers and Toolsets.  


{\ttfamily \#include $<$rtems/score/cpuopts.\+h$>$}\newline
{\ttfamily \#include $<$rtems/score/sh.\+h$>$}\newline
{\ttfamily \#include $<$rtems/concat.\+h$>$}\newline
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{cpukit_2score_2cpu_2sh_2include_2rtems_2asm_8h_aa4490105d639938ba5c00b4e9e647e27}\label{cpukit_2score_2cpu_2sh_2include_2rtems_2asm_8h_aa4490105d639938ba5c00b4e9e647e27}} 
\#define {\bfseries A\+SM}
\item 
\#define {\bfseries \+\_\+\+\_\+\+U\+S\+E\+R\+\_\+\+L\+A\+B\+E\+L\+\_\+\+P\+R\+E\+F\+I\+X\+\_\+\+\_\+}~\+\_\+
\item 
\#define {\bfseries \+\_\+\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+P\+R\+E\+F\+I\+X\+\_\+\+\_\+}
\item 
\#define {\bfseries S\+YM}(x)~C\+O\+N\+C\+A\+T1 (\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gaff6bf0ff0fa3b5cbd23a8ae1131c87a9}{\+\_\+\+\_\+\+U\+S\+E\+R\+\_\+\+L\+A\+B\+E\+L\+\_\+\+P\+R\+E\+F\+I\+X\+\_\+\+\_\+}}, x)
\item 
\#define {\bfseries R\+EG}(x)~C\+O\+N\+C\+A\+T1 (\mbox{\hyperlink{group__RTEMSScoreCPUV850ASM_ga08d4062230ffc8494f4be4f6447497e4}{\+\_\+\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+P\+R\+E\+F\+I\+X\+\_\+\+\_\+}}, x)
\item 
\#define {\bfseries r0}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (r0)
\item 
\#define {\bfseries r1}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (r1)
\item 
\#define {\bfseries r2}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (r2)
\item 
\#define {\bfseries r3}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (r3)
\item 
\#define {\bfseries r4}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (r4)
\item 
\#define {\bfseries r5}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (r5)
\item 
\#define {\bfseries r6}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (r6)
\item 
\#define {\bfseries r7}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (r7)
\item 
\#define {\bfseries r8}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (r8)
\item 
\#define {\bfseries r9}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (r9)
\item 
\#define {\bfseries r10}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (r10)
\item 
\#define {\bfseries r11}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (r11)
\item 
\#define {\bfseries r12}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (r12)
\item 
\#define {\bfseries r13}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (r13)
\item 
\#define {\bfseries r14}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (r14)
\item 
\#define {\bfseries r15}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (r15)
\item 
\#define {\bfseries vbr}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (vbr)
\item 
\#define {\bfseries gbr}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (gbr)
\item 
\#define {\bfseries pr}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (pr)
\item 
\#define {\bfseries mach}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (mach)
\item 
\#define {\bfseries macl}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (macl)
\item 
\#define {\bfseries sr}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (sr)
\item 
\#define {\bfseries pc}~\mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gacee196421e9a06f7700bb3064b13b37a}{R\+EG}} (pc)
\item 
\#define {\bfseries B\+E\+G\+I\+N\+\_\+\+C\+O\+D\+E\+\_\+\+D\+CL}~.text
\item 
\#define {\bfseries E\+N\+D\+\_\+\+C\+O\+D\+E\+\_\+\+D\+CL}
\item 
\#define {\bfseries B\+E\+G\+I\+N\+\_\+\+D\+A\+T\+A\+\_\+\+D\+CL}~.data
\item 
\#define {\bfseries E\+N\+D\+\_\+\+D\+A\+T\+A\+\_\+\+D\+CL}
\item 
\#define {\bfseries B\+E\+G\+I\+N\+\_\+\+C\+O\+DE}~.text
\item 
\#define {\bfseries E\+N\+D\+\_\+\+C\+O\+DE}
\item 
\#define {\bfseries B\+E\+G\+I\+N\+\_\+\+D\+A\+TA}
\item 
\#define {\bfseries E\+N\+D\+\_\+\+D\+A\+TA}
\item 
\#define {\bfseries B\+E\+G\+I\+N\+\_\+\+B\+SS}
\item 
\#define {\bfseries E\+N\+D\+\_\+\+B\+SS}
\item 
\#define {\bfseries E\+ND}
\item 
\#define {\bfseries P\+U\+B\+L\+IC}(sym)~.global \mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gafe05d428a5f345f51fb591debb815325}{S\+YM}} (sym)
\item 
\#define {\bfseries E\+X\+T\+E\+RN}(sym)~.global \mbox{\hyperlink{group__RTEMSScoreCPUx86-64ASM_gafe05d428a5f345f51fb591debb815325}{S\+YM}} (sym)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Address the Problems Caused by Incompatible Flavor of Assemblers and Toolsets. 

This include file attempts to address the problems caused by incompatible flavors of assemblers and toolsets. It primarily addresses variations in the use of leading underscores on symbols and the requirement that register names be preceded by a \%.

\begin{DoxyNote}{Note}
The spacing in the use of these macros is critical to them working as advertised. 
\end{DoxyNote}
