{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1498281666464 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498281666464 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 23 23:21:06 2017 " "Processing started: Fri Jun 23 23:21:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498281666464 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1498281666464 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proyecto2 -c proyecto2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off proyecto2 -c proyecto2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1498281666465 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1498281667549 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1498281667549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fsm_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_fsm_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_FSM_SPI " "Found entity 1: tb_FSM_SPI" {  } { { "tb_FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/tb_FSM_SPI.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498281685027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498281685027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fifo " "Found entity 1: tb_fifo" {  } { { "tb_fifo.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/tb_fifo.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498281685033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498281685033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proyecto2.v 1 1 " "Found 1 design units, including 1 entities, in source file proyecto2.v" { { "Info" "ISGN_ENTITY_NAME" "1 proyecto2 " "Found entity 1: proyecto2" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498281685039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498281685039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498281685044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498281685044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pre_tx_module.v 1 1 " "Found 1 design units, including 1 entities, in source file pre_tx_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 pre_tx_module " "Found entity 1: pre_tx_module" {  } { { "pre_tx_module.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/pre_tx_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498281685049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498281685049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_proyecto2.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_proyecto2.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_proyecto2 " "Found entity 1: tb_proyecto2" {  } { { "tb_proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/tb_proyecto2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498281685054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498281685054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pre_tx_module.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_pre_tx_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_pre_tx_module " "Found entity 1: tb_pre_tx_module" {  } { { "tb_pre_tx_module.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/tb_pre_tx_module.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498281685060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498281685060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "shift_register.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/shift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498281685066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498281685066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_shift_register " "Found entity 1: tb_shift_register" {  } { { "tb_shift_register.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/tb_shift_register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498281685073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498281685073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_mod.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_mod " "Found entity 1: clk_div_mod" {  } { { "clk_div_mod.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/clk_div_mod.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498281685080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498281685080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_sel " "Found entity 1: mux_sel" {  } { { "mux_sel.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/mux_sel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498281685087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498281685087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_mux_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_mux_sel " "Found entity 1: tb_mux_sel" {  } { { "tb_mux_sel.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/tb_mux_sel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498281685094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498281685094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_SPI " "Found entity 1: FSM_SPI" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498281685102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498281685102 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fifo_wrreq tb_pre_tx_module.v(9) " "Verilog HDL Implicit Net warning at tb_pre_tx_module.v(9): created implicit net for \"fifo_wrreq\"" {  } { { "tb_pre_tx_module.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/tb_pre_tx_module.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1498281685103 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proyecto2 " "Elaborating entity \"proyecto2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1498281685193 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BUS_OUT proyecto2.v(10) " "Output port \"BUS_OUT\" at proyecto2.v(10) has no driver" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1498281685195 "|proyecto2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pre_tx_module pre_tx_module:U0 " "Elaborating entity \"pre_tx_module\" for hierarchy \"pre_tx_module:U0\"" {  } { { "proyecto2.v" "U0" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1498281685198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:U1 " "Elaborating entity \"fifo\" for hierarchy \"fifo:U1\"" {  } { { "proyecto2.v" "U1" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1498281685214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifo:U1\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"fifo:U1\|scfifo:scfifo_component\"" {  } { { "fifo.v" "scfifo_component" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/fifo.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1498281685568 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo:U1\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"fifo:U1\|scfifo:scfifo_component\"" {  } { { "fifo.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/fifo.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1498281685569 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo:U1\|scfifo:scfifo_component " "Instantiated megafunction \"fifo:U1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498281685570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 15 " "Parameter \"almost_full_value\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498281685570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498281685570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=MLAB " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498281685570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498281685570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498281685570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498281685570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498281685570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498281685570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498281685570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498281685570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498281685570 ""}  } { { "fifo.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/fifo.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1498281685570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_k4i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_k4i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_k4i1 " "Found entity 1: scfifo_k4i1" {  } { { "db/scfifo_k4i1.tdf" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/scfifo_k4i1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498281685650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498281685650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_k4i1 fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated " "Elaborating entity \"scfifo_k4i1\" for hierarchy \"fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1498281685650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_smc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_smc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_smc1 " "Found entity 1: a_dpfifo_smc1" {  } { { "db/a_dpfifo_smc1.tdf" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/a_dpfifo_smc1.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498281685679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498281685679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_smc1 fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo " "Elaborating entity \"a_dpfifo_smc1\" for hierarchy \"fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\"" {  } { { "db/scfifo_k4i1.tdf" "dpfifo" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/scfifo_k4i1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1498281685680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_66f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_66f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_66f " "Found entity 1: a_fefifo_66f" {  } { { "db/a_fefifo_66f.tdf" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/a_fefifo_66f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498281685708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498281685708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_66f fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|a_fefifo_66f:fifo_state " "Elaborating entity \"a_fefifo_66f\" for hierarchy \"fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|a_fefifo_66f:fifo_state\"" {  } { { "db/a_dpfifo_smc1.tdf" "fifo_state" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/a_dpfifo_smc1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1498281685708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tg7 " "Found entity 1: cntr_tg7" {  } { { "db/cntr_tg7.tdf" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/cntr_tg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498281685778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498281685778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tg7 fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|a_fefifo_66f:fifo_state\|cntr_tg7:count_usedw " "Elaborating entity \"cntr_tg7\" for hierarchy \"fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|a_fefifo_66f:fifo_state\|cntr_tg7:count_usedw\"" {  } { { "db/a_fefifo_66f.tdf" "count_usedw" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/a_fefifo_66f.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1498281685778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ou1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ou1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ou1 " "Found entity 1: altsyncram_0ou1" {  } { { "db/altsyncram_0ou1.tdf" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/altsyncram_0ou1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498281685843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498281685843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ou1 fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram " "Elaborating entity \"altsyncram_0ou1\" for hierarchy \"fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\"" {  } { { "db/a_dpfifo_smc1.tdf" "FIFOram" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/a_dpfifo_smc1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1498281685844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgb " "Found entity 1: cntr_hgb" {  } { { "db/cntr_hgb.tdf" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/cntr_hgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498281685922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498281685922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hgb fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|cntr_hgb:rd_ptr_count " "Elaborating entity \"cntr_hgb\" for hierarchy \"fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|cntr_hgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_smc1.tdf" "rd_ptr_count" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/a_dpfifo_smc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1498281685923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_SPI FSM_SPI:U2 " "Elaborating entity \"FSM_SPI\" for hierarchy \"FSM_SPI:U2\"" {  } { { "proyecto2.v" "U2" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1498281685932 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM_SPI.v(93) " "Verilog HDL assignment warning at FSM_SPI.v(93): truncated value with size 32 to match size of target (4)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498281685936 "|proyecto2|FSM_SPI:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM_SPI.v(111) " "Verilog HDL assignment warning at FSM_SPI.v(111): truncated value with size 32 to match size of target (4)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498281685936 "|proyecto2|FSM_SPI:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM_SPI.v(127) " "Verilog HDL assignment warning at FSM_SPI.v(127): truncated value with size 32 to match size of target (4)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498281685936 "|proyecto2|FSM_SPI:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM_SPI.v(142) " "Verilog HDL assignment warning at FSM_SPI.v(142): truncated value with size 32 to match size of target (4)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498281685936 "|proyecto2|FSM_SPI:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM_SPI.v(158) " "Verilog HDL assignment warning at FSM_SPI.v(158): truncated value with size 32 to match size of target (4)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498281685936 "|proyecto2|FSM_SPI:U2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "byte_sends FSM_SPI.v(160) " "Verilog HDL Always Construct warning at FSM_SPI.v(160): variable \"byte_sends\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 160 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498281685936 "|proyecto2|FSM_SPI:U2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byte_sends FSM_SPI.v(56) " "Verilog HDL Always Construct warning at FSM_SPI.v(56): inferring latch(es) for variable \"byte_sends\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498281685936 "|proyecto2|FSM_SPI:U2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "csa_changes_0 FSM_SPI.v(56) " "Verilog HDL Always Construct warning at FSM_SPI.v(56): inferring latch(es) for variable \"csa_changes_0\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498281685937 "|proyecto2|FSM_SPI:U2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "csa_changes_1 FSM_SPI.v(56) " "Verilog HDL Always Construct warning at FSM_SPI.v(56): inferring latch(es) for variable \"csa_changes_1\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498281685937 "|proyecto2|FSM_SPI:U2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "csa_old FSM_SPI.v(56) " "Verilog HDL Always Construct warning at FSM_SPI.v(56): inferring latch(es) for variable \"csa_old\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498281685937 "|proyecto2|FSM_SPI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csa_old FSM_SPI.v(56) " "Inferred latch for \"csa_old\" at FSM_SPI.v(56)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498281685937 "|proyecto2|FSM_SPI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csa_changes_1\[0\] FSM_SPI.v(56) " "Inferred latch for \"csa_changes_1\[0\]\" at FSM_SPI.v(56)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498281685937 "|proyecto2|FSM_SPI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csa_changes_1\[1\] FSM_SPI.v(56) " "Inferred latch for \"csa_changes_1\[1\]\" at FSM_SPI.v(56)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498281685937 "|proyecto2|FSM_SPI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csa_changes_1\[2\] FSM_SPI.v(56) " "Inferred latch for \"csa_changes_1\[2\]\" at FSM_SPI.v(56)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498281685937 "|proyecto2|FSM_SPI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csa_changes_1\[3\] FSM_SPI.v(56) " "Inferred latch for \"csa_changes_1\[3\]\" at FSM_SPI.v(56)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498281685937 "|proyecto2|FSM_SPI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csa_changes_0\[0\] FSM_SPI.v(56) " "Inferred latch for \"csa_changes_0\[0\]\" at FSM_SPI.v(56)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498281685937 "|proyecto2|FSM_SPI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csa_changes_0\[1\] FSM_SPI.v(56) " "Inferred latch for \"csa_changes_0\[1\]\" at FSM_SPI.v(56)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498281685937 "|proyecto2|FSM_SPI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csa_changes_0\[2\] FSM_SPI.v(56) " "Inferred latch for \"csa_changes_0\[2\]\" at FSM_SPI.v(56)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498281685937 "|proyecto2|FSM_SPI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csa_changes_0\[3\] FSM_SPI.v(56) " "Inferred latch for \"csa_changes_0\[3\]\" at FSM_SPI.v(56)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498281685938 "|proyecto2|FSM_SPI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_sends.1110 FSM_SPI.v(56) " "Inferred latch for \"byte_sends.1110\" at FSM_SPI.v(56)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498281685938 "|proyecto2|FSM_SPI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_sends.0000 FSM_SPI.v(56) " "Inferred latch for \"byte_sends.0000\" at FSM_SPI.v(56)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498281685938 "|proyecto2|FSM_SPI:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_sel mux_sel:U5 " "Elaborating entity \"mux_sel\" for hierarchy \"mux_sel:U5\"" {  } { { "proyecto2.v" "U5" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1498281685940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_mod clk_div_mod:U4 " "Elaborating entity \"clk_div_mod\" for hierarchy \"clk_div_mod:U4\"" {  } { { "proyecto2.v" "U4" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1498281685944 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 4 clk_div_mod.v(12) " "Verilog HDL assignment warning at clk_div_mod.v(12): truncated value with size 12 to match size of target (4)" {  } { { "clk_div_mod.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/clk_div_mod.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498281685947 "|proyecto2|clk_div_mod:U4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 4 clk_div_mod.v(15) " "Verilog HDL assignment warning at clk_div_mod.v(15): truncated value with size 12 to match size of target (4)" {  } { { "clk_div_mod.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/clk_div_mod.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498281685947 "|proyecto2|clk_div_mod:U4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clk_div_mod.v(17) " "Verilog HDL assignment warning at clk_div_mod.v(17): truncated value with size 32 to match size of target (4)" {  } { { "clk_div_mod.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/clk_div_mod.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498281685947 "|proyecto2|clk_div_mod:U4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register shift_register:U3 " "Elaborating entity \"shift_register\" for hierarchy \"shift_register:U3\"" {  } { { "proyecto2.v" "U3" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1498281685949 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "673 " "Peak virtual memory: 673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498281686226 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 23 23:21:26 2017 " "Processing ended: Fri Jun 23 23:21:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498281686226 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498281686226 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498281686226 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1498281686226 ""}
