// Seed: 3787554970
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_8;
endmodule
module module_1 (
    output wire id_0,
    input  tri1 id_1,
    output wor  id_2,
    output tri1 id_3
);
  wire  id_5;
  logic id_6;
  wire  id_7;
  final $unsigned(5);
  ;
  wire [-1 'b0 : -1] id_8;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_6,
      id_7,
      id_5,
      id_6
  );
endmodule
