LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;
------------------------------------------------------------------------
ENTITY ALU IS 
PORT MAP (
           A       : IN STD_LOGIC_VECTOR (7 DOWNTO 0)
			  B       : IN STD_LOGIC_VECTOR (7 DOWNTO 0)
			  control : : IN STD_LOGIC_VECTOR (
			  );