Vivado Simulator v2024.2.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_10 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot HIST_UNIT_TB_behav xil_defaultlib.HIST_UNIT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_4_10.blk_mem_gen_v8_4_10_output_stage...
Compiling module blk_mem_gen_v8_4_10.blk_mem_gen_v8_4_10_softecc_outp...
Compiling module blk_mem_gen_v8_4_10.blk_mem_gen_v8_4_10_mem_module(C...
Compiling module blk_mem_gen_v8_4_10.blk_mem_gen_v8_4_10(C_FAMILY="ar...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_10.blk_mem_gen_v8_4_10_output_stage...
Compiling module blk_mem_gen_v8_4_10.blk_mem_gen_v8_4_10_softecc_outp...
Compiling module blk_mem_gen_v8_4_10.blk_mem_gen_v8_4_10_mem_module(C...
Compiling module blk_mem_gen_v8_4_10.blk_mem_gen_v8_4_10(C_FAMILY="ar...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling architecture behavioral of entity xil_defaultlib.HIST_UNIT [hist_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.hist_unit_tb
Built simulation snapshot HIST_UNIT_TB_behav
