
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//nm_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401c60 <.init>:
  401c60:	stp	x29, x30, [sp, #-16]!
  401c64:	mov	x29, sp
  401c68:	bl	40270c <ferror@plt+0x51c>
  401c6c:	ldp	x29, x30, [sp], #16
  401c70:	ret

Disassembly of section .plt:

0000000000401c80 <memcpy@plt-0x20>:
  401c80:	stp	x16, x30, [sp, #-16]!
  401c84:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401c88:	ldr	x17, [x16, #4088]
  401c8c:	add	x16, x16, #0xff8
  401c90:	br	x17
  401c94:	nop
  401c98:	nop
  401c9c:	nop

0000000000401ca0 <memcpy@plt>:
  401ca0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401ca4:	ldr	x17, [x16]
  401ca8:	add	x16, x16, #0x0
  401cac:	br	x17

0000000000401cb0 <memmove@plt>:
  401cb0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401cb4:	ldr	x17, [x16, #8]
  401cb8:	add	x16, x16, #0x8
  401cbc:	br	x17

0000000000401cc0 <mkstemps@plt>:
  401cc0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401cc4:	ldr	x17, [x16, #16]
  401cc8:	add	x16, x16, #0x10
  401ccc:	br	x17

0000000000401cd0 <cplus_demangle_name_to_style@plt>:
  401cd0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401cd4:	ldr	x17, [x16, #24]
  401cd8:	add	x16, x16, #0x18
  401cdc:	br	x17

0000000000401ce0 <strlen@plt>:
  401ce0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401ce4:	ldr	x17, [x16, #32]
  401ce8:	add	x16, x16, #0x20
  401cec:	br	x17

0000000000401cf0 <fputs@plt>:
  401cf0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401cf4:	ldr	x17, [x16, #40]
  401cf8:	add	x16, x16, #0x28
  401cfc:	br	x17

0000000000401d00 <bfd_scan_vma@plt>:
  401d00:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401d04:	ldr	x17, [x16, #48]
  401d08:	add	x16, x16, #0x30
  401d0c:	br	x17

0000000000401d10 <exit@plt>:
  401d10:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401d14:	ldr	x17, [x16, #56]
  401d18:	add	x16, x16, #0x38
  401d1c:	br	x17

0000000000401d20 <bfd_plugin_set_plugin@plt>:
  401d20:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401d24:	ldr	x17, [x16, #64]
  401d28:	add	x16, x16, #0x40
  401d2c:	br	x17

0000000000401d30 <bfd_arch_list@plt>:
  401d30:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401d34:	ldr	x17, [x16, #72]
  401d38:	add	x16, x16, #0x48
  401d3c:	br	x17

0000000000401d40 <bfd_set_default_target@plt>:
  401d40:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401d44:	ldr	x17, [x16, #80]
  401d48:	add	x16, x16, #0x50
  401d4c:	br	x17

0000000000401d50 <bfd_is_undefined_symclass@plt>:
  401d50:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401d54:	ldr	x17, [x16, #88]
  401d58:	add	x16, x16, #0x58
  401d5c:	br	x17

0000000000401d60 <ftell@plt>:
  401d60:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401d64:	ldr	x17, [x16, #96]
  401d68:	add	x16, x16, #0x60
  401d6c:	br	x17

0000000000401d70 <sprintf@plt>:
  401d70:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401d74:	ldr	x17, [x16, #104]
  401d78:	add	x16, x16, #0x68
  401d7c:	br	x17

0000000000401d80 <putc@plt>:
  401d80:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401d84:	ldr	x17, [x16, #112]
  401d88:	add	x16, x16, #0x70
  401d8c:	br	x17

0000000000401d90 <fputc@plt>:
  401d90:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401d94:	ldr	x17, [x16, #120]
  401d98:	add	x16, x16, #0x78
  401d9c:	br	x17

0000000000401da0 <cplus_demangle_set_style@plt>:
  401da0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401da4:	ldr	x17, [x16, #128]
  401da8:	add	x16, x16, #0x80
  401dac:	br	x17

0000000000401db0 <qsort@plt>:
  401db0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401db4:	ldr	x17, [x16, #136]
  401db8:	add	x16, x16, #0x88
  401dbc:	br	x17

0000000000401dc0 <ctime@plt>:
  401dc0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401dc4:	ldr	x17, [x16, #144]
  401dc8:	add	x16, x16, #0x90
  401dcc:	br	x17

0000000000401dd0 <asprintf@plt>:
  401dd0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401dd4:	ldr	x17, [x16, #152]
  401dd8:	add	x16, x16, #0x98
  401ddc:	br	x17

0000000000401de0 <bfd_openr@plt>:
  401de0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401de4:	ldr	x17, [x16, #160]
  401de8:	add	x16, x16, #0xa0
  401dec:	br	x17

0000000000401df0 <fclose@plt>:
  401df0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401df4:	ldr	x17, [x16, #168]
  401df8:	add	x16, x16, #0xa8
  401dfc:	br	x17

0000000000401e00 <fopen@plt>:
  401e00:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401e04:	ldr	x17, [x16, #176]
  401e08:	add	x16, x16, #0xb0
  401e0c:	br	x17

0000000000401e10 <xrealloc@plt>:
  401e10:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401e14:	ldr	x17, [x16, #184]
  401e18:	add	x16, x16, #0xb8
  401e1c:	br	x17

0000000000401e20 <concat@plt>:
  401e20:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401e24:	ldr	x17, [x16, #192]
  401e28:	add	x16, x16, #0xc0
  401e2c:	br	x17

0000000000401e30 <bindtextdomain@plt>:
  401e30:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401e34:	ldr	x17, [x16, #200]
  401e38:	add	x16, x16, #0xc8
  401e3c:	br	x17

0000000000401e40 <bfd_target_list@plt>:
  401e40:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401e44:	ldr	x17, [x16, #208]
  401e48:	add	x16, x16, #0xd0
  401e4c:	br	x17

0000000000401e50 <__libc_start_main@plt>:
  401e50:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401e54:	ldr	x17, [x16, #216]
  401e58:	add	x16, x16, #0xd8
  401e5c:	br	x17

0000000000401e60 <bfd_get_error@plt>:
  401e60:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401e64:	ldr	x17, [x16, #224]
  401e68:	add	x16, x16, #0xe0
  401e6c:	br	x17

0000000000401e70 <memset@plt>:
  401e70:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401e74:	ldr	x17, [x16, #232]
  401e78:	add	x16, x16, #0xe8
  401e7c:	br	x17

0000000000401e80 <xmalloc@plt>:
  401e80:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401e84:	ldr	x17, [x16, #240]
  401e88:	add	x16, x16, #0xf0
  401e8c:	br	x17

0000000000401e90 <xmalloc_set_program_name@plt>:
  401e90:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401e94:	ldr	x17, [x16, #248]
  401e98:	add	x16, x16, #0xf8
  401e9c:	br	x17

0000000000401ea0 <xstrdup@plt>:
  401ea0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401ea4:	ldr	x17, [x16, #256]
  401ea8:	add	x16, x16, #0x100
  401eac:	br	x17

0000000000401eb0 <bfd_get_arch_size@plt>:
  401eb0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401eb4:	ldr	x17, [x16, #264]
  401eb8:	add	x16, x16, #0x108
  401ebc:	br	x17

0000000000401ec0 <bfd_init@plt>:
  401ec0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401ec4:	ldr	x17, [x16, #272]
  401ec8:	add	x16, x16, #0x110
  401ecc:	br	x17

0000000000401ed0 <strerror@plt>:
  401ed0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401ed4:	ldr	x17, [x16, #280]
  401ed8:	add	x16, x16, #0x118
  401edc:	br	x17

0000000000401ee0 <close@plt>:
  401ee0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401ee4:	ldr	x17, [x16, #288]
  401ee8:	add	x16, x16, #0x120
  401eec:	br	x17

0000000000401ef0 <strrchr@plt>:
  401ef0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401ef4:	ldr	x17, [x16, #296]
  401ef8:	add	x16, x16, #0x128
  401efc:	br	x17

0000000000401f00 <__gmon_start__@plt>:
  401f00:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401f04:	ldr	x17, [x16, #304]
  401f08:	add	x16, x16, #0x130
  401f0c:	br	x17

0000000000401f10 <bfd_set_format@plt>:
  401f10:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401f14:	ldr	x17, [x16, #312]
  401f18:	add	x16, x16, #0x138
  401f1c:	br	x17

0000000000401f20 <mkdtemp@plt>:
  401f20:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401f24:	ldr	x17, [x16, #320]
  401f28:	add	x16, x16, #0x140
  401f2c:	br	x17

0000000000401f30 <fseek@plt>:
  401f30:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401f34:	ldr	x17, [x16, #328]
  401f38:	add	x16, x16, #0x148
  401f3c:	br	x17

0000000000401f40 <abort@plt>:
  401f40:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401f44:	ldr	x17, [x16, #336]
  401f48:	add	x16, x16, #0x150
  401f4c:	br	x17

0000000000401f50 <access@plt>:
  401f50:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401f54:	ldr	x17, [x16, #344]
  401f58:	add	x16, x16, #0x158
  401f5c:	br	x17

0000000000401f60 <bfd_close_all_done@plt>:
  401f60:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401f64:	ldr	x17, [x16, #352]
  401f68:	add	x16, x16, #0x160
  401f6c:	br	x17

0000000000401f70 <bfd_plugin_set_program_name@plt>:
  401f70:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401f74:	ldr	x17, [x16, #360]
  401f78:	add	x16, x16, #0x168
  401f7c:	br	x17

0000000000401f80 <textdomain@plt>:
  401f80:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401f84:	ldr	x17, [x16, #368]
  401f88:	add	x16, x16, #0x170
  401f8c:	br	x17

0000000000401f90 <getopt_long@plt>:
  401f90:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401f94:	ldr	x17, [x16, #376]
  401f98:	add	x16, x16, #0x178
  401f9c:	br	x17

0000000000401fa0 <strcmp@plt>:
  401fa0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401fa4:	ldr	x17, [x16, #384]
  401fa8:	add	x16, x16, #0x180
  401fac:	br	x17

0000000000401fb0 <bfd_printable_arch_mach@plt>:
  401fb0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401fb4:	ldr	x17, [x16, #392]
  401fb8:	add	x16, x16, #0x188
  401fbc:	br	x17

0000000000401fc0 <strtol@plt>:
  401fc0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401fc4:	ldr	x17, [x16, #400]
  401fc8:	add	x16, x16, #0x190
  401fcc:	br	x17

0000000000401fd0 <fread@plt>:
  401fd0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401fd4:	ldr	x17, [x16, #408]
  401fd8:	add	x16, x16, #0x198
  401fdc:	br	x17

0000000000401fe0 <bfd_iterate_over_targets@plt>:
  401fe0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401fe4:	ldr	x17, [x16, #416]
  401fe8:	add	x16, x16, #0x1a0
  401fec:	br	x17

0000000000401ff0 <free@plt>:
  401ff0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401ff4:	ldr	x17, [x16, #424]
  401ff8:	add	x16, x16, #0x1a8
  401ffc:	br	x17

0000000000402000 <bfd_openw@plt>:
  402000:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402004:	ldr	x17, [x16, #432]
  402008:	add	x16, x16, #0x1b0
  40200c:	br	x17

0000000000402010 <fwrite@plt>:
  402010:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402014:	ldr	x17, [x16, #440]
  402018:	add	x16, x16, #0x1b8
  40201c:	br	x17

0000000000402020 <bfd_set_error_program_name@plt>:
  402020:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402024:	ldr	x17, [x16, #448]
  402028:	add	x16, x16, #0x1c0
  40202c:	br	x17

0000000000402030 <bfd_demangle@plt>:
  402030:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402034:	ldr	x17, [x16, #456]
  402038:	add	x16, x16, #0x1c8
  40203c:	br	x17

0000000000402040 <fflush@plt>:
  402040:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402044:	ldr	x17, [x16, #464]
  402048:	add	x16, x16, #0x1d0
  40204c:	br	x17

0000000000402050 <strcpy@plt>:
  402050:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402054:	ldr	x17, [x16, #472]
  402058:	add	x16, x16, #0x1d8
  40205c:	br	x17

0000000000402060 <xstrerror@plt>:
  402060:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402064:	ldr	x17, [x16, #480]
  402068:	add	x16, x16, #0x1e0
  40206c:	br	x17

0000000000402070 <mkstemp@plt>:
  402070:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402074:	ldr	x17, [x16, #488]
  402078:	add	x16, x16, #0x1e8
  40207c:	br	x17

0000000000402080 <xexit@plt>:
  402080:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402084:	ldr	x17, [x16, #496]
  402088:	add	x16, x16, #0x1f0
  40208c:	br	x17

0000000000402090 <bfd_close@plt>:
  402090:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402094:	ldr	x17, [x16, #504]
  402098:	add	x16, x16, #0x1f8
  40209c:	br	x17

00000000004020a0 <bfd_check_format_matches@plt>:
  4020a0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  4020a4:	ldr	x17, [x16, #512]
  4020a8:	add	x16, x16, #0x200
  4020ac:	br	x17

00000000004020b0 <strstr@plt>:
  4020b0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  4020b4:	ldr	x17, [x16, #520]
  4020b8:	add	x16, x16, #0x208
  4020bc:	br	x17

00000000004020c0 <bfd_errmsg@plt>:
  4020c0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  4020c4:	ldr	x17, [x16, #528]
  4020c8:	add	x16, x16, #0x210
  4020cc:	br	x17

00000000004020d0 <bfd_canonicalize_reloc@plt>:
  4020d0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  4020d4:	ldr	x17, [x16, #536]
  4020d8:	add	x16, x16, #0x218
  4020dc:	br	x17

00000000004020e0 <dcgettext@plt>:
  4020e0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  4020e4:	ldr	x17, [x16, #544]
  4020e8:	add	x16, x16, #0x220
  4020ec:	br	x17

00000000004020f0 <strcoll@plt>:
  4020f0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  4020f4:	ldr	x17, [x16, #552]
  4020f8:	add	x16, x16, #0x228
  4020fc:	br	x17

0000000000402100 <bfd_check_format@plt>:
  402100:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402104:	ldr	x17, [x16, #560]
  402108:	add	x16, x16, #0x230
  40210c:	br	x17

0000000000402110 <bfd_openr_next_archived_file@plt>:
  402110:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402114:	ldr	x17, [x16, #568]
  402118:	add	x16, x16, #0x238
  40211c:	br	x17

0000000000402120 <bfd_get_reloc_upper_bound@plt>:
  402120:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402124:	ldr	x17, [x16, #576]
  402128:	add	x16, x16, #0x240
  40212c:	br	x17

0000000000402130 <vfprintf@plt>:
  402130:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402134:	ldr	x17, [x16, #584]
  402138:	add	x16, x16, #0x248
  40213c:	br	x17

0000000000402140 <printf@plt>:
  402140:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402144:	ldr	x17, [x16, #592]
  402148:	add	x16, x16, #0x250
  40214c:	br	x17

0000000000402150 <bfd_map_over_sections@plt>:
  402150:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402154:	ldr	x17, [x16, #600]
  402158:	add	x16, x16, #0x258
  40215c:	br	x17

0000000000402160 <__assert_fail@plt>:
  402160:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402164:	ldr	x17, [x16, #608]
  402168:	add	x16, x16, #0x260
  40216c:	br	x17

0000000000402170 <__errno_location@plt>:
  402170:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402174:	ldr	x17, [x16, #616]
  402178:	add	x16, x16, #0x268
  40217c:	br	x17

0000000000402180 <getenv@plt>:
  402180:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402184:	ldr	x17, [x16, #624]
  402188:	add	x16, x16, #0x270
  40218c:	br	x17

0000000000402190 <putchar@plt>:
  402190:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402194:	ldr	x17, [x16, #632]
  402198:	add	x16, x16, #0x278
  40219c:	br	x17

00000000004021a0 <__xstat@plt>:
  4021a0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  4021a4:	ldr	x17, [x16, #640]
  4021a8:	add	x16, x16, #0x280
  4021ac:	br	x17

00000000004021b0 <unlink@plt>:
  4021b0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  4021b4:	ldr	x17, [x16, #648]
  4021b8:	add	x16, x16, #0x288
  4021bc:	br	x17

00000000004021c0 <fprintf@plt>:
  4021c0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  4021c4:	ldr	x17, [x16, #656]
  4021c8:	add	x16, x16, #0x290
  4021cc:	br	x17

00000000004021d0 <bfd_get_next_mapent@plt>:
  4021d0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  4021d4:	ldr	x17, [x16, #664]
  4021d8:	add	x16, x16, #0x298
  4021dc:	br	x17

00000000004021e0 <setlocale@plt>:
  4021e0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  4021e4:	ldr	x17, [x16, #672]
  4021e8:	add	x16, x16, #0x2a0
  4021ec:	br	x17

00000000004021f0 <ferror@plt>:
  4021f0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  4021f4:	ldr	x17, [x16, #680]
  4021f8:	add	x16, x16, #0x2a8
  4021fc:	br	x17

Disassembly of section .text:

0000000000402200 <.text>:
  402200:	stp	x29, x30, [sp, #-80]!
  402204:	mov	w2, w0
  402208:	mov	w0, #0x5                   	// #5
  40220c:	mov	x29, sp
  402210:	stp	x19, x20, [sp, #16]
  402214:	adrp	x19, 407000 <ferror@plt+0x4e10>
  402218:	add	x19, x19, #0x590
  40221c:	stp	x21, x22, [sp, #32]
  402220:	stp	x23, x24, [sp, #48]
  402224:	str	x1, [sp, #64]
  402228:	mov	x1, x19
  40222c:	str	w2, [sp, #76]
  402230:	bl	4021e0 <setlocale@plt>
  402234:	mov	x1, x19
  402238:	mov	w0, #0x0                   	// #0
  40223c:	bl	4021e0 <setlocale@plt>
  402240:	mov	x1, x19
  402244:	mov	w0, #0x3                   	// #3
  402248:	bl	4021e0 <setlocale@plt>
  40224c:	adrp	x19, 407000 <ferror@plt+0x4e10>
  402250:	adrp	x1, 407000 <ferror@plt+0x4e10>
  402254:	add	x1, x1, #0x7d8
  402258:	add	x19, x19, #0x7f0
  40225c:	mov	x0, x19
  402260:	bl	401e30 <bindtextdomain@plt>
  402264:	mov	x0, x19
  402268:	bl	401f80 <textdomain@plt>
  40226c:	ldr	x0, [sp, #64]
  402270:	adrp	x19, 41a000 <ferror@plt+0x17e10>
  402274:	ldr	x0, [x0]
  402278:	str	x0, [x19, #3256]
  40227c:	bl	401e90 <xmalloc_set_program_name@plt>
  402280:	ldr	x0, [x19, #3256]
  402284:	bl	402020 <bfd_set_error_program_name@plt>
  402288:	ldr	x0, [x19, #3256]
  40228c:	bl	401f70 <bfd_plugin_set_program_name@plt>
  402290:	add	x1, sp, #0x40
  402294:	add	x0, sp, #0x4c
  402298:	bl	406350 <ferror@plt+0x4160>
  40229c:	bl	401ec0 <bfd_init@plt>
  4022a0:	cmp	w0, #0x118
  4022a4:	b.ne	402688 <ferror@plt+0x498>  // b.any
  4022a8:	adrp	x23, 41a000 <ferror@plt+0x17e10>
  4022ac:	add	x23, x23, #0x2c0
  4022b0:	adrp	x20, 407000 <ferror@plt+0x4e10>
  4022b4:	adrp	x19, 407000 <ferror@plt+0x4e10>
  4022b8:	adrp	x21, 41a000 <ferror@plt+0x17e10>
  4022bc:	add	x22, x23, #0xa0
  4022c0:	add	x20, x20, #0x888
  4022c4:	add	x19, x19, #0xb50
  4022c8:	add	x21, x21, #0xbc8
  4022cc:	bl	405160 <ferror@plt+0x2f70>
  4022d0:	ldr	w0, [sp, #76]
  4022d4:	mov	x3, x22
  4022d8:	ldr	x1, [sp, #64]
  4022dc:	mov	x2, x20
  4022e0:	mov	x4, #0x0                   	// #0
  4022e4:	bl	401f90 <getopt_long@plt>
  4022e8:	cmn	w0, #0x1
  4022ec:	b.eq	402338 <ferror@plt+0x148>  // b.none
  4022f0:	cmp	w0, #0xcc
  4022f4:	b.hi	402620 <ferror@plt+0x430>  // b.pmore
  4022f8:	ldrh	w0, [x19, w0, uxtw #1]
  4022fc:	adr	x1, 402308 <ferror@plt+0x118>
  402300:	add	x0, x1, w0, sxth #2
  402304:	br	x0
  402308:	ldr	w0, [x23, #20]
  40230c:	mov	x3, x22
  402310:	ldr	x1, [sp, #64]
  402314:	orr	w0, w0, #0x40000
  402318:	str	w0, [x23, #20]
  40231c:	mov	x2, x20
  402320:	ldr	w0, [sp, #76]
  402324:	mov	x4, #0x0                   	// #0
  402328:	bl	401f90 <getopt_long@plt>
  40232c:	cmn	w0, #0x1
  402330:	b.ne	4022f0 <ferror@plt+0x100>  // b.any
  402334:	nop
  402338:	adrp	x19, 41a000 <ferror@plt+0x17e10>
  40233c:	add	x19, x19, #0xbc8
  402340:	ldr	w0, [x19, #212]
  402344:	cbnz	w0, 402600 <ferror@plt+0x410>
  402348:	ldr	w0, [x19, #148]
  40234c:	cbnz	w0, 4025c0 <ferror@plt+0x3d0>
  402350:	adrp	x1, 41a000 <ferror@plt+0x17e10>
  402354:	ldr	w0, [sp, #76]
  402358:	ldr	w1, [x1, #1872]
  40235c:	cmp	w1, w0
  402360:	b.ne	402630 <ferror@plt+0x440>  // b.any
  402364:	adrp	x0, 407000 <ferror@plt+0x4e10>
  402368:	add	x0, x0, #0x930
  40236c:	bl	404058 <ferror@plt+0x1e68>
  402370:	cmp	w0, #0x0
  402374:	cset	w0, eq  // eq = none
  402378:	ldp	x19, x20, [sp, #16]
  40237c:	ldp	x21, x22, [sp, #32]
  402380:	ldp	x23, x24, [sp, #48]
  402384:	ldp	x29, x30, [sp], #80
  402388:	ret
  40238c:	ldr	w0, [x23, #20]
  402390:	and	w0, w0, #0xfffbffff
  402394:	str	w0, [x23, #20]
  402398:	b	4022d0 <ferror@plt+0xe0>
  40239c:	mov	w0, #0x1                   	// #1
  4023a0:	str	w0, [x21, #148]
  4023a4:	str	wzr, [x21, #156]
  4023a8:	str	wzr, [x21, #164]
  4023ac:	b	4022d0 <ferror@plt+0xe0>
  4023b0:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4023b4:	ldr	x0, [x0, #1864]
  4023b8:	bl	401d20 <bfd_plugin_set_plugin@plt>
  4023bc:	b	4022d0 <ferror@plt+0xe0>
  4023c0:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4023c4:	ldr	x0, [x0, #1864]
  4023c8:	str	x0, [x21, #176]
  4023cc:	b	4022d0 <ferror@plt+0xe0>
  4023d0:	mov	w0, #0x1                   	// #1
  4023d4:	str	w0, [x21, #136]
  4023d8:	b	4022d0 <ferror@plt+0xe0>
  4023dc:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4023e0:	ldr	x24, [x0, #1864]
  4023e4:	ldrb	w0, [x24]
  4023e8:	cmp	w0, #0x6f
  4023ec:	b.eq	4025a8 <ferror@plt+0x3b8>  // b.none
  4023f0:	cmp	w0, #0x78
  4023f4:	b.ne	402584 <ferror@plt+0x394>  // b.any
  4023f8:	mov	w1, #0x10                  	// #16
  4023fc:	str	w1, [x23]
  402400:	strb	w0, [x23, #27]
  402404:	strb	w0, [x23, #35]
  402408:	b	4022d0 <ferror@plt+0xe0>
  40240c:	mov	w0, #0x1                   	// #1
  402410:	str	w0, [x21, #184]
  402414:	b	4022d0 <ferror@plt+0xe0>
  402418:	mov	w0, #0x1                   	// #1
  40241c:	str	w0, [x21, #160]
  402420:	b	4022d0 <ferror@plt+0xe0>
  402424:	mov	w0, #0x1                   	// #1
  402428:	str	wzr, [x21, #148]
  40242c:	str	w0, [x21, #156]
  402430:	str	wzr, [x21, #164]
  402434:	b	4022d0 <ferror@plt+0xe0>
  402438:	mov	w0, #0x1                   	// #1
  40243c:	str	wzr, [x21, #148]
  402440:	str	wzr, [x21, #156]
  402444:	str	w0, [x21, #164]
  402448:	b	4022d0 <ferror@plt+0xe0>
  40244c:	mov	w0, #0x1                   	// #1
  402450:	str	w0, [x21, #68]
  402454:	b	4022d0 <ferror@plt+0xe0>
  402458:	mov	w0, #0x1                   	// #1
  40245c:	str	w0, [x21, #140]
  402460:	b	4022d0 <ferror@plt+0xe0>
  402464:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  402468:	ldr	x2, [x0, #1864]
  40246c:	ldrb	w1, [x2]
  402470:	sub	w1, w1, #0x42
  402474:	and	w1, w1, #0xff
  402478:	cmp	w1, #0x31
  40247c:	b.hi	4024a0 <ferror@plt+0x2b0>  // b.pmore
  402480:	mov	x0, #0x1                   	// #1
  402484:	lsl	x1, x0, x1
  402488:	tst	x1, #0x100000001
  40248c:	b.ne	40257c <ferror@plt+0x38c>  // b.any
  402490:	tst	x1, #0x400000004000
  402494:	b.ne	402560 <ferror@plt+0x370>  // b.any
  402498:	tst	x1, #0x2000000020000
  40249c:	b.ne	402564 <ferror@plt+0x374>  // b.any
  4024a0:	mov	x0, x2
  4024a4:	bl	403d18 <ferror@plt+0x1b28>
  4024a8:	mov	w0, #0x1                   	// #1
  4024ac:	str	w0, [x21, #144]
  4024b0:	b	4022d0 <ferror@plt+0xe0>
  4024b4:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4024b8:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4024bc:	add	x1, x1, #0x860
  4024c0:	ldr	x0, [x0, #1864]
  4024c4:	bl	401fa0 <strcmp@plt>
  4024c8:	cbz	w0, 4022d0 <ferror@plt+0xe0>
  4024cc:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4024d0:	add	x1, x1, #0x868
  4024d4:	mov	w2, #0x5                   	// #5
  4024d8:	mov	x0, #0x0                   	// #0
  4024dc:	bl	4020e0 <dcgettext@plt>
  4024e0:	bl	405018 <ferror@plt+0x2e28>
  4024e4:	mov	w0, #0x1                   	// #1
  4024e8:	str	w0, [x21, #212]
  4024ec:	b	4022d0 <ferror@plt+0xe0>
  4024f0:	mov	w0, #0x1                   	// #1
  4024f4:	str	w0, [x21, #208]
  4024f8:	b	4022d0 <ferror@plt+0xe0>
  4024fc:	add	x0, x23, #0x78
  402500:	mov	w1, #0x2                   	// #2
  402504:	str	x0, [x23, #8]
  402508:	str	w1, [x21, #24]
  40250c:	b	4022d0 <ferror@plt+0xe0>
  402510:	mov	w0, #0x1                   	// #1
  402514:	str	w0, [x21, #128]
  402518:	b	4022d0 <ferror@plt+0xe0>
  40251c:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  402520:	add	x24, x0, #0x748
  402524:	mov	w1, #0x1                   	// #1
  402528:	str	w1, [x21, #188]
  40252c:	ldr	x0, [x0, #1864]
  402530:	cbz	x0, 4022d0 <ferror@plt+0xe0>
  402534:	bl	401cd0 <cplus_demangle_name_to_style@plt>
  402538:	cbz	w0, 4026a0 <ferror@plt+0x4b0>
  40253c:	bl	401da0 <cplus_demangle_set_style@plt>
  402540:	b	4022d0 <ferror@plt+0xe0>
  402544:	add	x0, x23, #0x28
  402548:	str	x0, [x23, #8]
  40254c:	str	wzr, [x21, #24]
  402550:	b	4022d0 <ferror@plt+0xe0>
  402554:	mov	w0, #0x1                   	// #1
  402558:	str	w0, [x21]
  40255c:	b	4022d0 <ferror@plt+0xe0>
  402560:	mov	w0, #0x2                   	// #2
  402564:	add	x1, x23, #0x28
  402568:	mov	w2, #0x28                  	// #40
  40256c:	str	w0, [x21, #24]
  402570:	smaddl	x0, w0, w2, x1
  402574:	str	x0, [x23, #8]
  402578:	b	4022d0 <ferror@plt+0xe0>
  40257c:	mov	w0, #0x0                   	// #0
  402580:	b	402564 <ferror@plt+0x374>
  402584:	cmp	w0, #0x64
  402588:	b.eq	4025b4 <ferror@plt+0x3c4>  // b.none
  40258c:	mov	w2, #0x5                   	// #5
  402590:	adrp	x1, 407000 <ferror@plt+0x4e10>
  402594:	mov	x0, #0x0                   	// #0
  402598:	add	x1, x1, #0x848
  40259c:	bl	4020e0 <dcgettext@plt>
  4025a0:	mov	x1, x24
  4025a4:	bl	405018 <ferror@plt+0x2e28>
  4025a8:	mov	w1, #0x8                   	// #8
  4025ac:	str	w1, [x23]
  4025b0:	b	402400 <ferror@plt+0x210>
  4025b4:	mov	w1, #0xa                   	// #10
  4025b8:	str	w1, [x23]
  4025bc:	b	402400 <ferror@plt+0x210>
  4025c0:	ldr	w0, [x19, #136]
  4025c4:	cbz	w0, 402350 <ferror@plt+0x160>
  4025c8:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4025cc:	add	x1, x1, #0x8b0
  4025d0:	mov	w2, #0x5                   	// #5
  4025d4:	mov	x0, #0x0                   	// #0
  4025d8:	bl	4020e0 <dcgettext@plt>
  4025dc:	bl	405090 <ferror@plt+0x2ea0>
  4025e0:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4025e4:	add	x1, x1, #0x8f0
  4025e8:	mov	w2, #0x5                   	// #5
  4025ec:	mov	x0, #0x0                   	// #0
  4025f0:	bl	4020e0 <dcgettext@plt>
  4025f4:	bl	405090 <ferror@plt+0x2ea0>
  4025f8:	mov	w0, #0x0                   	// #0
  4025fc:	b	402378 <ferror@plt+0x188>
  402600:	adrp	x0, 407000 <ferror@plt+0x4e10>
  402604:	add	x0, x0, #0x8a8
  402608:	bl	405e10 <ferror@plt+0x3c20>
  40260c:	b	402348 <ferror@plt+0x158>
  402610:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  402614:	mov	w1, #0x0                   	// #0
  402618:	ldr	x0, [x0, #1880]
  40261c:	bl	402838 <ferror@plt+0x648>
  402620:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  402624:	mov	w1, #0x1                   	// #1
  402628:	ldr	x0, [x0, #1856]
  40262c:	bl	402838 <ferror@plt+0x648>
  402630:	sub	w1, w0, w1
  402634:	cmp	w1, #0x1
  402638:	b.le	402644 <ferror@plt+0x454>
  40263c:	mov	w1, #0x1                   	// #1
  402640:	str	w1, [x19, #4]
  402644:	adrp	x19, 41a000 <ferror@plt+0x17e10>
  402648:	mov	w20, #0x0                   	// #0
  40264c:	add	x19, x19, #0x750
  402650:	b	402674 <ferror@plt+0x484>
  402654:	ldr	x0, [sp, #64]
  402658:	add	w2, w1, #0x1
  40265c:	ldr	x0, [x0, w1, sxtw #3]
  402660:	str	w2, [x19]
  402664:	bl	404058 <ferror@plt+0x1e68>
  402668:	cmp	w0, #0x0
  40266c:	ldr	w0, [sp, #76]
  402670:	cinc	w20, w20, eq  // eq = none
  402674:	ldr	w1, [x19]
  402678:	cmp	w1, w0
  40267c:	b.lt	402654 <ferror@plt+0x464>  // b.tstop
  402680:	mov	w0, w20
  402684:	bl	401d10 <exit@plt>
  402688:	adrp	x1, 407000 <ferror@plt+0x4e10>
  40268c:	add	x1, x1, #0x800
  402690:	mov	w2, #0x5                   	// #5
  402694:	mov	x0, #0x0                   	// #0
  402698:	bl	4020e0 <dcgettext@plt>
  40269c:	bl	405018 <ferror@plt+0x2e28>
  4026a0:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4026a4:	mov	w2, #0x5                   	// #5
  4026a8:	add	x1, x1, #0x828
  4026ac:	mov	x0, #0x0                   	// #0
  4026b0:	bl	4020e0 <dcgettext@plt>
  4026b4:	ldr	x1, [x24]
  4026b8:	bl	405018 <ferror@plt+0x2e28>
  4026bc:	mov	x29, #0x0                   	// #0
  4026c0:	mov	x30, #0x0                   	// #0
  4026c4:	mov	x5, x0
  4026c8:	ldr	x1, [sp]
  4026cc:	add	x2, sp, #0x8
  4026d0:	mov	x6, sp
  4026d4:	movz	x0, #0x0, lsl #48
  4026d8:	movk	x0, #0x0, lsl #32
  4026dc:	movk	x0, #0x40, lsl #16
  4026e0:	movk	x0, #0x2200
  4026e4:	movz	x3, #0x0, lsl #48
  4026e8:	movk	x3, #0x0, lsl #32
  4026ec:	movk	x3, #0x40, lsl #16
  4026f0:	movk	x3, #0x6a08
  4026f4:	movz	x4, #0x0, lsl #48
  4026f8:	movk	x4, #0x0, lsl #32
  4026fc:	movk	x4, #0x40, lsl #16
  402700:	movk	x4, #0x6a88
  402704:	bl	401e50 <__libc_start_main@plt>
  402708:	bl	401f40 <abort@plt>
  40270c:	adrp	x0, 419000 <ferror@plt+0x16e10>
  402710:	ldr	x0, [x0, #4064]
  402714:	cbz	x0, 40271c <ferror@plt+0x52c>
  402718:	b	401f00 <__gmon_start__@plt>
  40271c:	ret
  402720:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  402724:	add	x0, x0, #0x740
  402728:	adrp	x1, 41a000 <ferror@plt+0x17e10>
  40272c:	add	x1, x1, #0x740
  402730:	cmp	x1, x0
  402734:	b.eq	40274c <ferror@plt+0x55c>  // b.none
  402738:	adrp	x1, 406000 <ferror@plt+0x3e10>
  40273c:	ldr	x1, [x1, #2728]
  402740:	cbz	x1, 40274c <ferror@plt+0x55c>
  402744:	mov	x16, x1
  402748:	br	x16
  40274c:	ret
  402750:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  402754:	add	x0, x0, #0x740
  402758:	adrp	x1, 41a000 <ferror@plt+0x17e10>
  40275c:	add	x1, x1, #0x740
  402760:	sub	x1, x1, x0
  402764:	lsr	x2, x1, #63
  402768:	add	x1, x2, x1, asr #3
  40276c:	cmp	xzr, x1, asr #1
  402770:	asr	x1, x1, #1
  402774:	b.eq	40278c <ferror@plt+0x59c>  // b.none
  402778:	adrp	x2, 406000 <ferror@plt+0x3e10>
  40277c:	ldr	x2, [x2, #2736]
  402780:	cbz	x2, 40278c <ferror@plt+0x59c>
  402784:	mov	x16, x2
  402788:	br	x16
  40278c:	ret
  402790:	stp	x29, x30, [sp, #-32]!
  402794:	mov	x29, sp
  402798:	str	x19, [sp, #16]
  40279c:	adrp	x19, 41a000 <ferror@plt+0x17e10>
  4027a0:	ldrb	w0, [x19, #3008]
  4027a4:	cbnz	w0, 4027b4 <ferror@plt+0x5c4>
  4027a8:	bl	402720 <ferror@plt+0x530>
  4027ac:	mov	w0, #0x1                   	// #1
  4027b0:	strb	w0, [x19, #3008]
  4027b4:	ldr	x19, [sp, #16]
  4027b8:	ldp	x29, x30, [sp], #32
  4027bc:	ret
  4027c0:	b	402750 <ferror@plt+0x560>
  4027c4:	nop
  4027c8:	ret
  4027cc:	nop
  4027d0:	adrp	x2, 41a000 <ferror@plt+0x17e10>
  4027d4:	ldr	w2, [x2, #3016]
  4027d8:	cbz	w2, 4027e0 <ferror@plt+0x5f0>
  4027dc:	ret
  4027e0:	mov	x2, x1
  4027e4:	mov	x1, x0
  4027e8:	adrp	x0, 406000 <ferror@plt+0x3e10>
  4027ec:	add	x0, x0, #0xab8
  4027f0:	b	402140 <printf@plt>
  4027f4:	nop
  4027f8:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4027fc:	ldr	w0, [x0, #3016]
  402800:	cbz	w0, 402808 <ferror@plt+0x618>
  402804:	ret
  402808:	adrp	x0, 406000 <ferror@plt+0x3e10>
  40280c:	add	x0, x0, #0xac8
  402810:	b	402140 <printf@plt>
  402814:	nop
  402818:	adrp	x2, 41a000 <ferror@plt+0x17e10>
  40281c:	ldr	w1, [x2, #3020]
  402820:	cbnz	w1, 402828 <ferror@plt+0x638>
  402824:	ret
  402828:	mov	x1, x0
  40282c:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402830:	add	x0, x0, #0xac8
  402834:	b	402140 <printf@plt>
  402838:	stp	x29, x30, [sp, #-48]!
  40283c:	mov	w2, #0x5                   	// #5
  402840:	mov	x29, sp
  402844:	stp	x19, x20, [sp, #16]
  402848:	adrp	x20, 41a000 <ferror@plt+0x17e10>
  40284c:	mov	w19, w1
  402850:	adrp	x1, 406000 <ferror@plt+0x3e10>
  402854:	add	x1, x1, #0xad0
  402858:	str	x0, [sp, #40]
  40285c:	mov	x0, #0x0                   	// #0
  402860:	bl	4020e0 <dcgettext@plt>
  402864:	mov	x1, x0
  402868:	ldr	x2, [x20, #3256]
  40286c:	ldr	x0, [sp, #40]
  402870:	bl	4021c0 <fprintf@plt>
  402874:	mov	w2, #0x5                   	// #5
  402878:	adrp	x1, 406000 <ferror@plt+0x3e10>
  40287c:	mov	x0, #0x0                   	// #0
  402880:	add	x1, x1, #0xaf8
  402884:	bl	4020e0 <dcgettext@plt>
  402888:	mov	x1, x0
  40288c:	ldr	x0, [sp, #40]
  402890:	bl	4021c0 <fprintf@plt>
  402894:	mov	w2, #0x5                   	// #5
  402898:	adrp	x1, 406000 <ferror@plt+0x3e10>
  40289c:	mov	x0, #0x0                   	// #0
  4028a0:	add	x1, x1, #0xb28
  4028a4:	bl	4020e0 <dcgettext@plt>
  4028a8:	mov	x1, x0
  4028ac:	ldr	x0, [sp, #40]
  4028b0:	bl	4021c0 <fprintf@plt>
  4028b4:	mov	w2, #0x5                   	// #5
  4028b8:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4028bc:	mov	x0, #0x0                   	// #0
  4028c0:	add	x1, x1, #0xb8
  4028c4:	bl	4020e0 <dcgettext@plt>
  4028c8:	mov	x1, x0
  4028cc:	ldr	x0, [sp, #40]
  4028d0:	bl	4021c0 <fprintf@plt>
  4028d4:	mov	w2, #0x5                   	// #5
  4028d8:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4028dc:	mov	x0, #0x0                   	// #0
  4028e0:	add	x1, x1, #0xf0
  4028e4:	bl	4020e0 <dcgettext@plt>
  4028e8:	mov	x1, x0
  4028ec:	ldr	x0, [sp, #40]
  4028f0:	bl	4021c0 <fprintf@plt>
  4028f4:	ldr	x0, [x20, #3256]
  4028f8:	ldr	x1, [sp, #40]
  4028fc:	bl	405258 <ferror@plt+0x3068>
  402900:	cbz	w19, 40290c <ferror@plt+0x71c>
  402904:	mov	w0, w19
  402908:	bl	401d10 <exit@plt>
  40290c:	mov	w2, #0x5                   	// #5
  402910:	adrp	x1, 407000 <ferror@plt+0x4e10>
  402914:	mov	x0, #0x0                   	// #0
  402918:	add	x1, x1, #0x3e8
  40291c:	bl	4020e0 <dcgettext@plt>
  402920:	mov	x1, x0
  402924:	ldr	x0, [sp, #40]
  402928:	adrp	x2, 407000 <ferror@plt+0x4e10>
  40292c:	add	x2, x2, #0x400
  402930:	bl	4021c0 <fprintf@plt>
  402934:	b	402904 <ferror@plt+0x714>
  402938:	stp	x29, x30, [sp, #-48]!
  40293c:	mov	x29, sp
  402940:	stp	x19, x20, [sp, #16]
  402944:	adrp	x19, 41a000 <ferror@plt+0x17e10>
  402948:	add	x19, x19, #0xbc8
  40294c:	str	x21, [sp, #32]
  402950:	mov	x21, x0
  402954:	bl	401eb0 <bfd_get_arch_size@plt>
  402958:	cmn	w0, #0x1
  40295c:	str	w0, [x19, #8]
  402960:	b.eq	402a1c <ferror@plt+0x82c>  // b.none
  402964:	mov	w20, w0
  402968:	ldr	x0, [x19, #16]
  40296c:	bl	401ff0 <free@plt>
  402970:	ldr	w0, [x19, #24]
  402974:	cmp	w0, #0x2
  402978:	b.eq	402a10 <ferror@plt+0x820>  // b.none
  40297c:	cmp	w20, #0x20
  402980:	b.ne	402a68 <ferror@plt+0x878>  // b.any
  402984:	adrp	x1, 407000 <ferror@plt+0x4e10>
  402988:	add	x1, x1, #0x428
  40298c:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  402990:	mov	x3, #0x0                   	// #0
  402994:	ldr	w0, [x0, #704]
  402998:	sub	w0, w0, #0x8
  40299c:	cmp	w0, #0x8
  4029a0:	b.hi	4029b0 <ferror@plt+0x7c0>  // b.pmore
  4029a4:	adrp	x2, 407000 <ferror@plt+0x4e10>
  4029a8:	add	x2, x2, #0xcf0
  4029ac:	ldr	x3, [x2, w0, uxtw #3]
  4029b0:	mov	x4, #0x0                   	// #0
  4029b4:	adrp	x2, 407000 <ferror@plt+0x4e10>
  4029b8:	adrp	x0, 407000 <ferror@plt+0x4e10>
  4029bc:	add	x2, x2, #0x448
  4029c0:	add	x0, x0, #0x450
  4029c4:	bl	401e20 <concat@plt>
  4029c8:	str	x0, [x19, #16]
  4029cc:	ldp	x19, x20, [sp, #16]
  4029d0:	ldr	x21, [sp, #32]
  4029d4:	ldp	x29, x30, [sp], #48
  4029d8:	ret
  4029dc:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4029e0:	mov	x0, x20
  4029e4:	add	x1, x1, #0x440
  4029e8:	bl	401fa0 <strcmp@plt>
  4029ec:	cbz	w0, 402a38 <ferror@plt+0x848>
  4029f0:	ldr	x0, [x19, #16]
  4029f4:	mov	w1, #0x20                  	// #32
  4029f8:	str	w1, [x19, #8]
  4029fc:	bl	401ff0 <free@plt>
  402a00:	ldr	w0, [x19, #24]
  402a04:	cmp	w0, #0x2
  402a08:	b.ne	402984 <ferror@plt+0x794>  // b.any
  402a0c:	nop
  402a10:	adrp	x1, 407000 <ferror@plt+0x4e10>
  402a14:	add	x1, x1, #0x590
  402a18:	b	40298c <ferror@plt+0x79c>
  402a1c:	ldr	x0, [x21, #8]
  402a20:	adrp	x1, 407000 <ferror@plt+0x4e10>
  402a24:	add	x1, x1, #0x438
  402a28:	ldr	x20, [x0]
  402a2c:	mov	x0, x20
  402a30:	bl	4020b0 <strstr@plt>
  402a34:	cbz	x0, 4029dc <ferror@plt+0x7ec>
  402a38:	ldr	x0, [x19, #16]
  402a3c:	mov	w1, #0x40                  	// #64
  402a40:	str	w1, [x19, #8]
  402a44:	bl	401ff0 <free@plt>
  402a48:	ldr	w2, [x19, #24]
  402a4c:	adrp	x0, 407000 <ferror@plt+0x4e10>
  402a50:	adrp	x1, 407000 <ferror@plt+0x4e10>
  402a54:	add	x0, x0, #0x590
  402a58:	add	x1, x1, #0x430
  402a5c:	cmp	w2, #0x2
  402a60:	csel	x1, x1, x0, ne  // ne = any
  402a64:	b	40298c <ferror@plt+0x79c>
  402a68:	adrp	x1, 407000 <ferror@plt+0x4e10>
  402a6c:	add	x1, x1, #0x430
  402a70:	b	40298c <ferror@plt+0x79c>
  402a74:	nop
  402a78:	stp	x29, x30, [sp, #-32]!
  402a7c:	mov	x2, x0
  402a80:	mov	x29, sp
  402a84:	stp	x19, x20, [sp, #16]
  402a88:	adrp	x19, 41a000 <ferror@plt+0x17e10>
  402a8c:	add	x19, x19, #0xbc8
  402a90:	mov	x20, x1
  402a94:	ldp	x0, x3, [x19, #32]
  402a98:	ldr	w1, [x19, #48]
  402a9c:	ldr	x4, [x0, #8]
  402aa0:	ldr	x4, [x4, #608]
  402aa4:	blr	x4
  402aa8:	ldr	x4, [x19, #32]
  402aac:	mov	x2, x20
  402ab0:	mov	x20, x0
  402ab4:	ldr	w1, [x19, #48]
  402ab8:	mov	x0, x4
  402abc:	ldr	x4, [x4, #8]
  402ac0:	ldr	x3, [x19, #56]
  402ac4:	ldr	x4, [x4, #608]
  402ac8:	blr	x4
  402acc:	cmp	x20, #0x0
  402ad0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  402ad4:	b.eq	402b34 <ferror@plt+0x944>  // b.none
  402ad8:	ldr	x1, [x0, #8]
  402adc:	ldr	x0, [x20, #8]
  402ae0:	cbz	x1, 402b18 <ferror@plt+0x928>
  402ae4:	cbz	x0, 402b2c <ferror@plt+0x93c>
  402ae8:	ldrb	w3, [x1]
  402aec:	ldrb	w2, [x0]
  402af0:	cbz	w3, 402b04 <ferror@plt+0x914>
  402af4:	cbz	w2, 402b2c <ferror@plt+0x93c>
  402af8:	ldp	x19, x20, [sp, #16]
  402afc:	ldp	x29, x30, [sp], #32
  402b00:	b	4020f0 <strcoll@plt>
  402b04:	cmp	w2, #0x0
  402b08:	cset	w0, ne  // ne = any
  402b0c:	ldp	x19, x20, [sp, #16]
  402b10:	ldp	x29, x30, [sp], #32
  402b14:	ret
  402b18:	cmp	x0, #0x0
  402b1c:	cset	w0, ne  // ne = any
  402b20:	ldp	x19, x20, [sp, #16]
  402b24:	ldp	x29, x30, [sp], #32
  402b28:	ret
  402b2c:	mov	w0, #0xffffffff            	// #-1
  402b30:	b	402b0c <ferror@plt+0x91c>
  402b34:	ldr	x0, [x19, #32]
  402b38:	ldr	x0, [x0]
  402b3c:	bl	404f88 <ferror@plt+0x2d98>
  402b40:	stp	x29, x30, [sp, #-48]!
  402b44:	mov	x2, x0
  402b48:	mov	x29, sp
  402b4c:	stp	x19, x20, [sp, #16]
  402b50:	adrp	x19, 41a000 <ferror@plt+0x17e10>
  402b54:	add	x19, x19, #0xbc8
  402b58:	stp	x21, x22, [sp, #32]
  402b5c:	mov	x21, x0
  402b60:	mov	x22, x1
  402b64:	ldp	x0, x3, [x19, #32]
  402b68:	ldr	w1, [x19, #48]
  402b6c:	ldr	x4, [x0, #8]
  402b70:	ldr	x4, [x4, #608]
  402b74:	blr	x4
  402b78:	mov	x20, x0
  402b7c:	ldr	x4, [x19, #32]
  402b80:	mov	x2, x22
  402b84:	ldr	w1, [x19, #48]
  402b88:	mov	x0, x4
  402b8c:	ldr	x4, [x4, #8]
  402b90:	ldr	x3, [x19, #56]
  402b94:	ldr	x4, [x4, #608]
  402b98:	blr	x4
  402b9c:	cmp	x20, #0x0
  402ba0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  402ba4:	b.eq	402c3c <ferror@plt+0xa4c>  // b.none
  402ba8:	ldr	x1, [x20, #32]
  402bac:	adrp	x2, 41a000 <ferror@plt+0x17e10>
  402bb0:	add	x2, x2, #0x878
  402bb4:	cmp	x1, x2
  402bb8:	ldr	x3, [x0, #32]
  402bbc:	b.eq	402c00 <ferror@plt+0xa10>  // b.none
  402bc0:	cmp	x3, x2
  402bc4:	b.eq	402c20 <ferror@plt+0xa30>  // b.none
  402bc8:	ldr	x2, [x0, #16]
  402bcc:	ldr	x4, [x20, #16]
  402bd0:	ldr	x1, [x1, #40]
  402bd4:	ldr	x0, [x3, #40]
  402bd8:	add	x1, x1, x4
  402bdc:	add	x0, x0, x2
  402be0:	cmp	x1, x0
  402be4:	b.eq	402c08 <ferror@plt+0xa18>  // b.none
  402be8:	mov	w0, #0xffffffff            	// #-1
  402bec:	cneg	w0, w0, cs  // cs = hs, nlast
  402bf0:	ldp	x19, x20, [sp, #16]
  402bf4:	ldp	x21, x22, [sp, #32]
  402bf8:	ldp	x29, x30, [sp], #48
  402bfc:	ret
  402c00:	cmp	x3, x1
  402c04:	b.ne	402c34 <ferror@plt+0xa44>  // b.any
  402c08:	mov	x1, x22
  402c0c:	mov	x0, x21
  402c10:	ldp	x19, x20, [sp, #16]
  402c14:	ldp	x21, x22, [sp, #32]
  402c18:	ldp	x29, x30, [sp], #48
  402c1c:	b	402a78 <ferror@plt+0x888>
  402c20:	mov	w0, #0x1                   	// #1
  402c24:	ldp	x19, x20, [sp, #16]
  402c28:	ldp	x21, x22, [sp, #32]
  402c2c:	ldp	x29, x30, [sp], #48
  402c30:	ret
  402c34:	mov	w0, #0xffffffff            	// #-1
  402c38:	b	402bf0 <ferror@plt+0xa00>
  402c3c:	ldr	x0, [x19, #32]
  402c40:	ldr	x0, [x0]
  402c44:	bl	404f88 <ferror@plt+0x2d98>
  402c48:	stp	x29, x30, [sp, #-96]!
  402c4c:	mov	x2, x0
  402c50:	mov	x29, sp
  402c54:	stp	x19, x20, [sp, #16]
  402c58:	adrp	x19, 41a000 <ferror@plt+0x17e10>
  402c5c:	add	x19, x19, #0xbc8
  402c60:	stp	x21, x22, [sp, #32]
  402c64:	mov	x22, x0
  402c68:	ldp	x0, x3, [x19, #32]
  402c6c:	stp	x23, x24, [sp, #48]
  402c70:	mov	x23, x1
  402c74:	ldr	w1, [x19, #48]
  402c78:	ldr	x4, [x0, #8]
  402c7c:	ldr	x4, [x4, #608]
  402c80:	blr	x4
  402c84:	mov	x20, x0
  402c88:	ldr	x4, [x19, #32]
  402c8c:	mov	x2, x23
  402c90:	ldr	w1, [x19, #48]
  402c94:	mov	x0, x4
  402c98:	ldr	x4, [x4, #8]
  402c9c:	ldr	x3, [x19, #56]
  402ca0:	ldr	x4, [x4, #608]
  402ca4:	blr	x4
  402ca8:	cmp	x20, #0x0
  402cac:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  402cb0:	b.eq	402ec0 <ferror@plt+0xcd0>  // b.none
  402cb4:	ldr	x4, [x20, #32]
  402cb8:	adrp	x2, 41a000 <ferror@plt+0x17e10>
  402cbc:	add	x2, x2, #0x878
  402cc0:	mov	x21, x0
  402cc4:	cmp	x4, x2
  402cc8:	ldr	x3, [x0, #32]
  402ccc:	b.eq	402ed4 <ferror@plt+0xce4>  // b.none
  402cd0:	cmp	x3, x2
  402cd4:	b.eq	402ed4 <ferror@plt+0xce4>  // b.none
  402cd8:	ldr	x1, [x20, #16]
  402cdc:	ldr	x0, [x0, #16]
  402ce0:	ldr	x2, [x3, #40]
  402ce4:	ldr	x4, [x4, #40]
  402ce8:	add	x0, x2, x0
  402cec:	add	x1, x4, x1
  402cf0:	cmp	x1, x0
  402cf4:	b.eq	402d14 <ferror@plt+0xb24>  // b.none
  402cf8:	mov	w0, #0xffffffff            	// #-1
  402cfc:	cneg	w0, w0, cs  // cs = hs, nlast
  402d00:	ldp	x19, x20, [sp, #16]
  402d04:	ldp	x21, x22, [sp, #32]
  402d08:	ldp	x23, x24, [sp, #48]
  402d0c:	ldp	x29, x30, [sp], #96
  402d10:	ret
  402d14:	cmp	x4, x2
  402d18:	b.ne	402cf8 <ferror@plt+0xb08>  // b.any
  402d1c:	stp	x25, x26, [sp, #64]
  402d20:	adrp	x19, 407000 <ferror@plt+0x4e10>
  402d24:	add	x19, x19, #0x458
  402d28:	ldr	x26, [x20, #8]
  402d2c:	mov	x1, x19
  402d30:	mov	x0, x26
  402d34:	bl	4020b0 <strstr@plt>
  402d38:	ldr	x24, [x21, #8]
  402d3c:	mov	x1, x19
  402d40:	mov	x25, x0
  402d44:	mov	x0, x24
  402d48:	bl	4020b0 <strstr@plt>
  402d4c:	mov	x19, x0
  402d50:	cbz	x25, 402de8 <ferror@plt+0xbf8>
  402d54:	cbz	x0, 402e74 <ferror@plt+0xc84>
  402d58:	ldr	w0, [x20, #24]
  402d5c:	tbnz	w0, #14, 402d98 <ferror@plt+0xba8>
  402d60:	mov	x0, x26
  402d64:	bl	401ce0 <strlen@plt>
  402d68:	cmp	x0, #0x2
  402d6c:	b.ls	402e1c <ferror@plt+0xc2c>  // b.plast
  402d70:	add	x26, x26, x0
  402d74:	ldurb	w0, [x26, #-2]
  402d78:	cmp	w0, #0x2e
  402d7c:	b.ne	402e1c <ferror@plt+0xc2c>  // b.any
  402d80:	ldurb	w0, [x26, #-1]
  402d84:	mov	w1, #0x61                  	// #97
  402d88:	cmp	w0, #0x6f
  402d8c:	ccmp	w0, w1, #0x4, ne  // ne = any
  402d90:	b.ne	402e1c <ferror@plt+0xc2c>  // b.any
  402d94:	nop
  402d98:	ldr	w0, [x21, #24]
  402d9c:	tbnz	w0, #14, 402e54 <ferror@plt+0xc64>
  402da0:	mov	x0, x24
  402da4:	bl	401ce0 <strlen@plt>
  402da8:	cmp	x0, #0x2
  402dac:	b.ls	402e88 <ferror@plt+0xc98>  // b.plast
  402db0:	add	x24, x24, x0
  402db4:	mov	w1, #0x1                   	// #1
  402db8:	ldurb	w0, [x24, #-2]
  402dbc:	cmp	w0, #0x2e
  402dc0:	b.ne	402e88 <ferror@plt+0xc98>  // b.any
  402dc4:	ldurb	w0, [x24, #-1]
  402dc8:	mov	w2, #0x61                  	// #97
  402dcc:	cmp	w0, #0x6f
  402dd0:	ccmp	w0, w2, #0x4, ne  // ne = any
  402dd4:	b.ne	402e50 <ferror@plt+0xc60>  // b.any
  402dd8:	mov	w0, #0x1                   	// #1
  402ddc:	cbnz	w1, 402e54 <ferror@plt+0xc64>
  402de0:	ldp	x25, x26, [sp, #64]
  402de4:	b	402d00 <ferror@plt+0xb10>
  402de8:	adrp	x25, 407000 <ferror@plt+0x4e10>
  402dec:	add	x25, x25, #0x468
  402df0:	mov	x1, x25
  402df4:	mov	x0, x26
  402df8:	str	x27, [sp, #80]
  402dfc:	bl	4020b0 <strstr@plt>
  402e00:	mov	x27, x0
  402e04:	cbz	x19, 402e94 <ferror@plt+0xca4>
  402e08:	mov	w0, #0x1                   	// #1
  402e0c:	cbnz	x27, 402ea8 <ferror@plt+0xcb8>
  402e10:	ldp	x25, x26, [sp, #64]
  402e14:	ldr	x27, [sp, #80]
  402e18:	b	402d00 <ferror@plt+0xb10>
  402e1c:	ldr	w1, [x21, #24]
  402e20:	mov	w0, #0x1                   	// #1
  402e24:	tbnz	w1, #14, 402de0 <ferror@plt+0xbf0>
  402e28:	mov	x0, x24
  402e2c:	bl	401ce0 <strlen@plt>
  402e30:	cmp	x0, #0x2
  402e34:	b.ls	402e54 <ferror@plt+0xc64>  // b.plast
  402e38:	add	x24, x24, x0
  402e3c:	ldurb	w0, [x24, #-2]
  402e40:	cmp	w0, #0x2e
  402e44:	b.ne	402e54 <ferror@plt+0xc64>  // b.any
  402e48:	mov	w1, #0x0                   	// #0
  402e4c:	b	402dc4 <ferror@plt+0xbd4>
  402e50:	cbnz	w1, 402e88 <ferror@plt+0xc98>
  402e54:	mov	x1, x23
  402e58:	mov	x0, x22
  402e5c:	ldp	x19, x20, [sp, #16]
  402e60:	ldp	x21, x22, [sp, #32]
  402e64:	ldp	x23, x24, [sp, #48]
  402e68:	ldp	x25, x26, [sp, #64]
  402e6c:	ldp	x29, x30, [sp], #96
  402e70:	b	402a78 <ferror@plt+0x888>
  402e74:	adrp	x1, 407000 <ferror@plt+0x4e10>
  402e78:	mov	x0, x24
  402e7c:	add	x1, x1, #0x468
  402e80:	bl	4020b0 <strstr@plt>
  402e84:	cbnz	x0, 402d58 <ferror@plt+0xb68>
  402e88:	mov	w0, #0xffffffff            	// #-1
  402e8c:	ldp	x25, x26, [sp, #64]
  402e90:	b	402d00 <ferror@plt+0xb10>
  402e94:	mov	x1, x25
  402e98:	mov	x0, x24
  402e9c:	bl	4020b0 <strstr@plt>
  402ea0:	cbnz	x0, 402e08 <ferror@plt+0xc18>
  402ea4:	cbnz	x27, 402eb0 <ferror@plt+0xcc0>
  402ea8:	ldr	x27, [sp, #80]
  402eac:	b	402d58 <ferror@plt+0xb68>
  402eb0:	mov	w0, #0xffffffff            	// #-1
  402eb4:	ldp	x25, x26, [sp, #64]
  402eb8:	ldr	x27, [sp, #80]
  402ebc:	b	402d00 <ferror@plt+0xb10>
  402ec0:	ldr	x0, [x19, #32]
  402ec4:	stp	x25, x26, [sp, #64]
  402ec8:	ldr	x0, [x0]
  402ecc:	str	x27, [sp, #80]
  402ed0:	bl	404f88 <ferror@plt+0x2d98>
  402ed4:	stp	x25, x26, [sp, #64]
  402ed8:	str	x27, [sp, #80]
  402edc:	bl	401f40 <abort@plt>
  402ee0:	stp	x29, x30, [sp, #-48]!
  402ee4:	mov	x29, sp
  402ee8:	stp	x19, x20, [sp, #16]
  402eec:	mov	x19, x2
  402ef0:	ldr	w3, [x1, #32]
  402ef4:	ldr	x2, [x2]
  402ef8:	str	x1, [x2]
  402efc:	tbnz	w3, #2, 402f2c <ferror@plt+0xd3c>
  402f00:	ldp	x0, x1, [x19, #8]
  402f04:	str	xzr, [x0]
  402f08:	add	x2, x2, #0x8
  402f0c:	str	xzr, [x1]
  402f10:	add	x0, x0, #0x8
  402f14:	add	x1, x1, #0x8
  402f18:	stp	x2, x0, [x19]
  402f1c:	str	x1, [x19, #16]
  402f20:	ldp	x19, x20, [sp, #16]
  402f24:	ldp	x29, x30, [sp], #48
  402f28:	ret
  402f2c:	mov	x20, x1
  402f30:	stp	x21, x22, [sp, #32]
  402f34:	mov	x21, x0
  402f38:	bl	402120 <bfd_get_reloc_upper_bound@plt>
  402f3c:	tbnz	x0, #63, 402f9c <ferror@plt+0xdac>
  402f40:	ldr	x22, [x19, #8]
  402f44:	bl	401e80 <xmalloc@plt>
  402f48:	mov	x1, x20
  402f4c:	ldp	x2, x20, [x19, #8]
  402f50:	ldr	x3, [x19, #24]
  402f54:	str	x0, [x22]
  402f58:	mov	x0, x21
  402f5c:	ldr	x2, [x2]
  402f60:	bl	4020d0 <bfd_canonicalize_reloc@plt>
  402f64:	ldr	x1, [x19, #16]
  402f68:	str	x0, [x20]
  402f6c:	ldr	x0, [x1]
  402f70:	tbnz	x0, #63, 402f9c <ferror@plt+0xdac>
  402f74:	ldp	x2, x0, [x19]
  402f78:	add	x1, x1, #0x8
  402f7c:	ldp	x21, x22, [sp, #32]
  402f80:	str	x1, [x19, #16]
  402f84:	add	x2, x2, #0x8
  402f88:	add	x0, x0, #0x8
  402f8c:	stp	x2, x0, [x19]
  402f90:	ldp	x19, x20, [sp, #16]
  402f94:	ldp	x29, x30, [sp], #48
  402f98:	ret
  402f9c:	ldr	x0, [x21]
  402fa0:	bl	404f88 <ferror@plt+0x2d98>
  402fa4:	nop
  402fa8:	stp	x29, x30, [sp, #-224]!
  402fac:	mov	x29, sp
  402fb0:	stp	x19, x20, [sp, #16]
  402fb4:	adrp	x19, 41a000 <ferror@plt+0x17e10>
  402fb8:	add	x19, x19, #0x2c0
  402fbc:	mov	x20, x2
  402fc0:	stp	x21, x22, [sp, #32]
  402fc4:	add	x21, sp, #0xb8
  402fc8:	ldr	x4, [x19, #8]
  402fcc:	stp	x23, x24, [sp, #48]
  402fd0:	mov	x23, x1
  402fd4:	stp	x25, x26, [sp, #64]
  402fd8:	mov	x26, x0
  402fdc:	mov	x1, x26
  402fe0:	ldr	x2, [x4, #24]
  402fe4:	mov	x0, x3
  402fe8:	blr	x2
  402fec:	ldr	x3, [x26, #8]
  402ff0:	mov	x0, x26
  402ff4:	mov	x1, x23
  402ff8:	mov	x2, x21
  402ffc:	ldr	x3, [x3, #528]
  403000:	blr	x3
  403004:	stp	x21, x20, [sp, #112]
  403008:	ldr	w0, [x23, #24]
  40300c:	and	w0, w0, #0x3fff00
  403010:	and	w0, w0, #0xffe001ff
  403014:	cbz	w0, 4030f4 <ferror@plt+0xf04>
  403018:	stp	xzr, xzr, [sp, #128]
  40301c:	adrp	x21, 41a000 <ferror@plt+0x17e10>
  403020:	ldr	x2, [x19, #8]
  403024:	add	x21, x21, #0xbc8
  403028:	add	x0, sp, #0x70
  40302c:	mov	x1, x26
  403030:	ldr	x2, [x2, #32]
  403034:	blr	x2
  403038:	ldr	w0, [x21, #64]
  40303c:	cbz	w0, 403054 <ferror@plt+0xe64>
  403040:	ldr	w0, [x23, #24]
  403044:	str	wzr, [sp, #152]
  403048:	and	w0, w0, #0x3fff00
  40304c:	and	w0, w0, #0xffe001ff
  403050:	cbz	w0, 403130 <ferror@plt+0xf40>
  403054:	ldr	w0, [x21, #68]
  403058:	cbz	w0, 4030cc <ferror@plt+0xedc>
  40305c:	ldp	x0, x1, [x21, #72]
  403060:	cmp	x1, x26
  403064:	b.eq	403190 <ferror@plt+0xfa0>  // b.none
  403068:	cbz	x0, 403074 <ferror@plt+0xe84>
  40306c:	bl	401ff0 <free@plt>
  403070:	str	xzr, [x21, #72]
  403074:	ldr	x1, [x26, #8]
  403078:	mov	x0, x26
  40307c:	ldr	x1, [x1, #496]
  403080:	blr	x1
  403084:	tbnz	x0, #63, 403410 <ferror@plt+0x1220>
  403088:	bl	401e80 <xmalloc@plt>
  40308c:	mov	x1, x0
  403090:	ldr	x2, [x26, #8]
  403094:	mov	x0, x26
  403098:	str	x1, [x21, #72]
  40309c:	ldr	x2, [x2, #504]
  4030a0:	blr	x2
  4030a4:	tbnz	x0, #63, 403410 <ferror@plt+0x1220>
  4030a8:	ldr	x1, [x23, #32]
  4030ac:	str	x26, [x21, #80]
  4030b0:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4030b4:	add	x0, x0, #0x878
  4030b8:	cmp	x1, x0
  4030bc:	b.eq	4031a8 <ferror@plt+0xfb8>  // b.none
  4030c0:	ldr	x0, [x1, #240]
  4030c4:	cmp	x0, x26
  4030c8:	b.eq	403284 <ferror@plt+0x1094>  // b.none
  4030cc:	adrp	x1, 41a000 <ferror@plt+0x17e10>
  4030d0:	mov	w0, #0xa                   	// #10
  4030d4:	ldr	x1, [x1, #1880]
  4030d8:	bl	401d80 <putc@plt>
  4030dc:	ldp	x19, x20, [sp, #16]
  4030e0:	ldp	x21, x22, [sp, #32]
  4030e4:	ldp	x23, x24, [sp, #48]
  4030e8:	ldp	x25, x26, [sp, #64]
  4030ec:	ldp	x29, x30, [sp], #224
  4030f0:	ret
  4030f4:	ldr	x1, [x23]
  4030f8:	ldr	x0, [x1, #8]
  4030fc:	ldr	w0, [x0, #8]
  403100:	cmp	w0, #0x5
  403104:	b.eq	403268 <ferror@plt+0x1078>  // b.none
  403108:	str	xzr, [sp, #128]
  40310c:	sub	w0, w0, #0x2
  403110:	tst	w0, #0xfffffffd
  403114:	mov	x0, #0x0                   	// #0
  403118:	b.ne	403128 <ferror@plt+0xf38>  // b.any
  40311c:	ldr	x0, [x1, #248]
  403120:	cmp	x0, #0x0
  403124:	csel	x0, x0, x23, eq  // eq = none
  403128:	str	x0, [sp, #136]
  40312c:	b	40301c <ferror@plt+0xe2c>
  403130:	ldr	x3, [x26, #8]
  403134:	add	x2, sp, #0x98
  403138:	mov	x1, x23
  40313c:	mov	x0, x26
  403140:	ldr	x3, [x3, #536]
  403144:	blr	x3
  403148:	mov	x1, x0
  40314c:	ldr	x3, [x23, #32]
  403150:	adrp	x2, 41a000 <ferror@plt+0x17e10>
  403154:	add	x2, x2, #0x878
  403158:	cmp	x3, x2
  40315c:	b.eq	4033e8 <ferror@plt+0x11f8>  // b.none
  403160:	cbz	x1, 403054 <ferror@plt+0xe64>
  403164:	ldrb	w0, [x1]
  403168:	cbz	w0, 403054 <ferror@plt+0xe64>
  40316c:	ldr	w3, [sp, #152]
  403170:	adrp	x2, 407000 <ferror@plt+0x4e10>
  403174:	add	x2, x2, #0x478
  403178:	adrp	x0, 407000 <ferror@plt+0x4e10>
  40317c:	cmp	w3, #0x0
  403180:	add	x0, x0, #0x480
  403184:	csel	x0, x2, x0, ne  // ne = any
  403188:	bl	402140 <printf@plt>
  40318c:	b	403054 <ferror@plt+0xe64>
  403190:	cbz	x0, 403074 <ferror@plt+0xe84>
  403194:	ldr	x1, [x23, #32]
  403198:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  40319c:	add	x0, x0, #0x878
  4031a0:	cmp	x1, x0
  4031a4:	b.ne	4030c0 <ferror@plt+0xed0>  // b.any
  4031a8:	ldp	x20, x0, [x21, #88]
  4031ac:	str	x27, [sp, #80]
  4031b0:	cmp	x0, x26
  4031b4:	b.eq	4032f8 <ferror@plt+0x1108>  // b.none
  4031b8:	cbz	x20, 403200 <ferror@plt+0x1010>
  4031bc:	ldr	w22, [x21, #104]
  4031c0:	mov	x19, #0x0                   	// #0
  4031c4:	cbz	w22, 4031e0 <ferror@plt+0xff0>
  4031c8:	ldr	x0, [x20, x19, lsl #3]
  4031cc:	cbz	x0, 4031d4 <ferror@plt+0xfe4>
  4031d0:	bl	401ff0 <free@plt>
  4031d4:	add	x19, x19, #0x1
  4031d8:	cmp	w22, w19
  4031dc:	b.hi	4031c8 <ferror@plt+0xfd8>  // b.pmore
  4031e0:	ldr	x0, [x21, #112]
  4031e4:	bl	401ff0 <free@plt>
  4031e8:	mov	x0, x20
  4031ec:	bl	401ff0 <free@plt>
  4031f0:	ldr	x0, [x21, #120]
  4031f4:	bl	401ff0 <free@plt>
  4031f8:	str	xzr, [x21, #88]
  4031fc:	stp	xzr, xzr, [x21, #112]
  403200:	ldr	w0, [x26, #160]
  403204:	str	w0, [x21, #104]
  403208:	ubfiz	x0, x0, #3, #32
  40320c:	bl	401e80 <xmalloc@plt>
  403210:	ldr	w1, [x21, #104]
  403214:	str	x0, [x21, #112]
  403218:	lsl	x0, x1, #3
  40321c:	bl	401e80 <xmalloc@plt>
  403220:	str	x0, [x21, #88]
  403224:	ldr	w1, [x21, #104]
  403228:	lsl	x0, x1, #3
  40322c:	bl	401e80 <xmalloc@plt>
  403230:	mov	x3, x0
  403234:	ldr	x4, [x21, #72]
  403238:	add	x2, sp, #0x98
  40323c:	ldr	x5, [x21, #88]
  403240:	mov	x0, x26
  403244:	ldr	x6, [x21, #112]
  403248:	adrp	x1, 402000 <bfd_openw@plt>
  40324c:	add	x1, x1, #0xee0
  403250:	str	x3, [x21, #120]
  403254:	stp	x6, x5, [sp, #152]
  403258:	stp	x3, x4, [sp, #168]
  40325c:	bl	402150 <bfd_map_over_sections@plt>
  403260:	str	x26, [x21, #96]
  403264:	b	4032fc <ferror@plt+0x110c>
  403268:	ldr	x1, [x1, #248]
  40326c:	mov	x0, #0x0                   	// #0
  403270:	str	x0, [sp, #136]
  403274:	cmp	x1, #0x0
  403278:	csel	x1, x1, x23, eq  // eq = none
  40327c:	str	x1, [sp, #128]
  403280:	b	40301c <ferror@plt+0xe2c>
  403284:	ldr	x0, [x26, #8]
  403288:	add	x4, sp, #0x64
  40328c:	ldr	x1, [x21, #72]
  403290:	add	x3, sp, #0x68
  403294:	ldr	x5, [x0, #576]
  403298:	mov	x2, x23
  40329c:	mov	x0, x26
  4032a0:	blr	x5
  4032a4:	cbnz	w0, 4032d8 <ferror@plt+0x10e8>
  4032a8:	ldr	x5, [x26, #8]
  4032ac:	add	x6, sp, #0x64
  4032b0:	ldr	x3, [x23, #16]
  4032b4:	add	x4, sp, #0x68
  4032b8:	ldr	x2, [x23, #32]
  4032bc:	mov	x0, x26
  4032c0:	ldr	x1, [x21, #72]
  4032c4:	mov	x7, #0x0                   	// #0
  4032c8:	ldr	x8, [x5, #568]
  4032cc:	add	x5, sp, #0x98
  4032d0:	blr	x8
  4032d4:	cbz	w0, 4030cc <ferror@plt+0xedc>
  4032d8:	ldr	x1, [sp, #104]
  4032dc:	cbz	x1, 4030cc <ferror@plt+0xedc>
  4032e0:	ldr	w2, [sp, #100]
  4032e4:	cbz	w2, 4030cc <ferror@plt+0xedc>
  4032e8:	adrp	x0, 407000 <ferror@plt+0x4e10>
  4032ec:	add	x0, x0, #0x488
  4032f0:	bl	402140 <printf@plt>
  4032f4:	b	4030cc <ferror@plt+0xedc>
  4032f8:	cbz	x20, 403200 <ferror@plt+0x1010>
  4032fc:	ldr	w0, [x21, #104]
  403300:	mov	w27, #0x0                   	// #0
  403304:	ldr	x22, [x23, #8]
  403308:	cbz	w0, 4033e0 <ferror@plt+0x11f0>
  40330c:	nop
  403310:	ldr	x1, [x21, #120]
  403314:	ubfiz	x25, x27, #3, #32
  403318:	mov	x19, #0x0                   	// #0
  40331c:	ldr	x24, [x1, w27, uxtw #3]
  403320:	cmp	x24, #0x0
  403324:	b.gt	403338 <ferror@plt+0x1148>
  403328:	b	4033d4 <ferror@plt+0x11e4>
  40332c:	add	x19, x19, #0x1
  403330:	cmp	x19, x24
  403334:	b.ge	4033d0 <ferror@plt+0x11e0>  // b.tcont
  403338:	ldr	x2, [x21, #88]
  40333c:	ldr	x2, [x2, x25]
  403340:	ldr	x20, [x2, x19, lsl #3]
  403344:	ldr	x2, [x20]
  403348:	cbz	x2, 40332c <ferror@plt+0x113c>
  40334c:	ldr	x2, [x2]
  403350:	ldr	x3, [x23, #32]
  403354:	ldr	x4, [x2, #32]
  403358:	cmp	x4, x3
  40335c:	b.ne	40332c <ferror@plt+0x113c>  // b.any
  403360:	ldr	x1, [x2, #16]
  403364:	ldr	x0, [x23, #16]
  403368:	cmp	x1, x0
  40336c:	b.ne	40332c <ferror@plt+0x113c>  // b.any
  403370:	ldr	x1, [x2, #8]
  403374:	mov	x0, x22
  403378:	bl	401fa0 <strcmp@plt>
  40337c:	cbnz	w0, 40332c <ferror@plt+0x113c>
  403380:	ldr	x8, [x26, #8]
  403384:	add	x6, sp, #0x64
  403388:	ldr	x0, [x21, #112]
  40338c:	add	x5, sp, #0x98
  403390:	ldr	x3, [x20, #8]
  403394:	add	x4, sp, #0x68
  403398:	ldr	x2, [x0, x25]
  40339c:	mov	x7, #0x0                   	// #0
  4033a0:	ldr	x1, [x21, #72]
  4033a4:	mov	x0, x26
  4033a8:	ldr	x8, [x8, #568]
  4033ac:	blr	x8
  4033b0:	cbz	w0, 4033bc <ferror@plt+0x11cc>
  4033b4:	ldr	x1, [sp, #104]
  4033b8:	cbnz	x1, 4033f4 <ferror@plt+0x1204>
  4033bc:	ldr	x0, [x21, #120]
  4033c0:	add	x19, x19, #0x1
  4033c4:	ldr	x24, [x0, x25]
  4033c8:	cmp	x19, x24
  4033cc:	b.lt	403338 <ferror@plt+0x1148>  // b.tstop
  4033d0:	ldr	w0, [x21, #104]
  4033d4:	add	w27, w27, #0x1
  4033d8:	cmp	w27, w0
  4033dc:	b.cc	403310 <ferror@plt+0x1120>  // b.lo, b.ul, b.last
  4033e0:	ldr	x27, [sp, #80]
  4033e4:	b	4030cc <ferror@plt+0xedc>
  4033e8:	mov	w0, #0x1                   	// #1
  4033ec:	str	w0, [sp, #152]
  4033f0:	b	403160 <ferror@plt+0xf70>
  4033f4:	ldr	w2, [sp, #100]
  4033f8:	adrp	x0, 407000 <ferror@plt+0x4e10>
  4033fc:	add	x0, x0, #0x488
  403400:	bl	402140 <printf@plt>
  403404:	ldr	w27, [x21, #104]
  403408:	mov	w0, w27
  40340c:	b	4033d4 <ferror@plt+0x11e4>
  403410:	ldr	x0, [x26]
  403414:	str	x27, [sp, #80]
  403418:	bl	404f88 <ferror@plt+0x2d98>
  40341c:	nop
  403420:	stp	x29, x30, [sp, #-160]!
  403424:	adrp	x7, 41a000 <ferror@plt+0x17e10>
  403428:	mov	x29, sp
  40342c:	stp	x23, x24, [sp, #48]
  403430:	add	x23, x7, #0xbc8
  403434:	stp	x27, x28, [sp, #80]
  403438:	mov	x28, x0
  40343c:	ldr	w0, [x23, #128]
  403440:	str	x1, [sp, #104]
  403444:	str	xzr, [sp, #144]
  403448:	cbnz	w0, 403454 <ferror@plt+0x1264>
  40344c:	ldr	w1, [x28, #72]
  403450:	tbz	w1, #4, 403a10 <ferror@plt+0x1820>
  403454:	ldr	x4, [x28, #8]
  403458:	stp	x21, x22, [sp, #32]
  40345c:	mov	w1, w0
  403460:	add	x3, sp, #0x8c
  403464:	add	x2, sp, #0x98
  403468:	ldr	x4, [x4, #600]
  40346c:	mov	x0, x28
  403470:	blr	x4
  403474:	mov	x21, x0
  403478:	cmp	x0, #0x0
  40347c:	b.lt	403838 <ferror@plt+0x1648>  // b.tstop
  403480:	b.eq	4039ac <ferror@plt+0x17bc>  // b.none
  403484:	ldr	w0, [x23, #132]
  403488:	stp	x19, x20, [sp, #16]
  40348c:	stp	x25, x26, [sp, #64]
  403490:	cbz	w0, 4034a0 <ferror@plt+0x12b0>
  403494:	ldr	w0, [sp, #140]
  403498:	cmp	w0, #0x8
  40349c:	b.eq	403a3c <ferror@plt+0x184c>  // b.none
  4034a0:	ldrsb	w0, [x28, #77]
  4034a4:	tbnz	w0, #31, 403b00 <ferror@plt+0x1910>
  4034a8:	ldr	x1, [x28, #8]
  4034ac:	mov	x0, x28
  4034b0:	ldr	w27, [x23, #128]
  4034b4:	ldr	w22, [sp, #140]
  4034b8:	ldr	x1, [x1, #512]
  4034bc:	ldr	x25, [sp, #152]
  4034c0:	blr	x1
  4034c4:	mov	x24, x0
  4034c8:	cbz	x0, 403c74 <ferror@plt+0x1a84>
  4034cc:	mov	w22, w22
  4034d0:	madd	x0, x21, x22, x25
  4034d4:	str	x0, [sp, #112]
  4034d8:	cmp	x25, x0
  4034dc:	b.cs	403c30 <ferror@plt+0x1a40>  // b.hs, b.nlast
  4034e0:	adrp	x26, 407000 <ferror@plt+0x4e10>
  4034e4:	mov	x19, x25
  4034e8:	add	x26, x26, #0x4c8
  4034ec:	mov	x20, x25
  4034f0:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4034f4:	add	x0, x0, #0x2c0
  4034f8:	str	x0, [sp, #120]
  4034fc:	nop
  403500:	ldr	x4, [x28, #8]
  403504:	mov	x3, x24
  403508:	mov	x2, x20
  40350c:	mov	w1, w27
  403510:	mov	x0, x28
  403514:	ldr	x4, [x4, #608]
  403518:	blr	x4
  40351c:	mov	x21, x0
  403520:	cbz	x0, 403c74 <ferror@plt+0x1a84>
  403524:	ldr	x2, [x0, #8]
  403528:	ldrb	w0, [x2]
  40352c:	cmp	w0, #0x5f
  403530:	b.eq	4037e0 <ferror@plt+0x15f0>  // b.none
  403534:	ldr	w0, [x23, #136]
  403538:	cbz	w0, 40375c <ferror@plt+0x156c>
  40353c:	ldr	x0, [x21, #32]
  403540:	adrp	x1, 41a000 <ferror@plt+0x17e10>
  403544:	add	x1, x1, #0x878
  403548:	cmp	x0, x1
  40354c:	b.ne	4035c0 <ferror@plt+0x13d0>  // b.any
  403550:	ldr	w0, [x23, #144]
  403554:	cbnz	w0, 403560 <ferror@plt+0x1370>
  403558:	ldr	w0, [x21, #24]
  40355c:	tbnz	w0, #2, 4035c0 <ferror@plt+0x13d0>
  403560:	ldr	w0, [x23, #148]
  403564:	cbnz	w0, 4035c0 <ferror@plt+0x13d0>
  403568:	ldr	w0, [x23, #168]
  40356c:	cbz	w0, 403584 <ferror@plt+0x1394>
  403570:	ldr	x1, [x21, #32]
  403574:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  403578:	add	x0, x0, #0x878
  40357c:	cmp	x1, x0
  403580:	b.eq	4035c0 <ferror@plt+0x13d0>  // b.none
  403584:	ldr	x2, [x28, #8]
  403588:	mov	x1, x21
  40358c:	mov	x0, x28
  403590:	ldr	x2, [x2, #552]
  403594:	blr	x2
  403598:	cbz	w0, 4035a4 <ferror@plt+0x13b4>
  40359c:	ldr	w0, [x23, #152]
  4035a0:	cbz	w0, 4035c0 <ferror@plt+0x13d0>
  4035a4:	cmp	x20, x19
  4035a8:	b.eq	4035bc <ferror@plt+0x13cc>  // b.none
  4035ac:	mov	x2, x22
  4035b0:	mov	x1, x20
  4035b4:	mov	x0, x19
  4035b8:	bl	401ca0 <memcpy@plt>
  4035bc:	add	x19, x19, x22
  4035c0:	ldr	x0, [sp, #112]
  4035c4:	add	x20, x20, x22
  4035c8:	cmp	x0, x20
  4035cc:	b.hi	403500 <ferror@plt+0x1310>  // b.pmore
  4035d0:	sub	x19, x19, x25
  4035d4:	sdiv	x22, x19, x22
  4035d8:	ldr	w0, [x23, #156]
  4035dc:	ldr	x1, [x28, #8]
  4035e0:	ldr	w21, [x23, #128]
  4035e4:	ldr	x1, [x1, #512]
  4035e8:	cbnz	w0, 40389c <ferror@plt+0x16ac>
  4035ec:	mov	x0, x28
  4035f0:	str	x28, [x23, #32]
  4035f4:	str	w21, [x23, #48]
  4035f8:	blr	x1
  4035fc:	ldr	x1, [x28, #8]
  403600:	mov	x2, x0
  403604:	mov	x0, x28
  403608:	str	x2, [x23, #40]
  40360c:	ldr	x1, [x1, #512]
  403610:	blr	x1
  403614:	str	x0, [x23, #56]
  403618:	ldr	x1, [x23, #40]
  40361c:	cmp	x1, #0x0
  403620:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403624:	b.eq	403c74 <ferror@plt+0x1a84>  // b.none
  403628:	ldr	w0, [x23, #148]
  40362c:	ldr	w2, [sp, #140]
  403630:	str	x2, [sp, #112]
  403634:	ldr	x26, [sp, #152]
  403638:	cbz	w0, 4039d8 <ferror@plt+0x17e8>
  40363c:	mov	x1, x22
  403640:	adrp	x3, 402000 <bfd_openw@plt>
  403644:	add	x3, x3, #0xc48
  403648:	ldr	w19, [x23, #128]
  40364c:	madd	x24, x2, x22, x26
  403650:	mov	x0, x26
  403654:	str	w19, [sp, #120]
  403658:	bl	401db0 <qsort@plt>
  40365c:	lsl	x0, x22, #4
  403660:	bl	401e80 <xmalloc@plt>
  403664:	cmp	x24, x26
  403668:	mov	x20, x0
  40366c:	b.ls	403b58 <ferror@plt+0x1968>  // b.plast
  403670:	mov	x22, x0
  403674:	mov	w1, w19
  403678:	ldr	x0, [x28, #8]
  40367c:	mov	x2, x26
  403680:	ldr	x21, [x23, #40]
  403684:	ldr	x5, [x0, #608]
  403688:	mov	x3, x21
  40368c:	mov	x0, x28
  403690:	ldr	x27, [x23, #56]
  403694:	blr	x5
  403698:	mov	x19, x0
  40369c:	cbz	x0, 403c74 <ferror@plt+0x1a84>
  4036a0:	ldr	x0, [sp, #112]
  4036a4:	mov	w4, #0x100                 	// #256
  4036a8:	movk	w4, #0x20, lsl #16
  4036ac:	add	x25, x26, x0
  4036b0:	cmp	x24, x25
  4036b4:	b.ls	403740 <ferror@plt+0x1550>  // b.plast
  4036b8:	ldr	x8, [x28, #8]
  4036bc:	mov	x3, x27
  4036c0:	ldr	w1, [sp, #120]
  4036c4:	mov	x2, x25
  4036c8:	mov	x0, x28
  4036cc:	ldr	x8, [x8, #608]
  4036d0:	blr	x8
  4036d4:	mov	w4, #0x100                 	// #256
  4036d8:	movk	w4, #0x20, lsl #16
  4036dc:	cbz	x0, 403c74 <ferror@plt+0x1a84>
  4036e0:	ldr	w1, [x19, #24]
  4036e4:	ldr	x2, [x19, #32]
  4036e8:	tst	w1, w4
  4036ec:	b.eq	403ab4 <ferror@plt+0x18c4>  // b.none
  4036f0:	ldr	x3, [x0, #32]
  4036f4:	ldr	x1, [x19, #16]
  4036f8:	cmp	x3, x2
  4036fc:	b.eq	403ae8 <ferror@plt+0x18f8>  // b.none
  403700:	ldr	x2, [x2, #56]
  403704:	sub	x1, x2, x1
  403708:	cbz	x1, 403714 <ferror@plt+0x1524>
  40370c:	stp	x26, x1, [x22]
  403710:	add	x22, x22, #0x10
  403714:	cmp	x24, x25
  403718:	b.ls	403b28 <ferror@plt+0x1938>  // b.plast
  40371c:	mov	x19, x0
  403720:	mov	x26, x25
  403724:	ldr	x0, [sp, #112]
  403728:	mov	x1, x27
  40372c:	mov	x27, x21
  403730:	mov	x21, x1
  403734:	add	x25, x26, x0
  403738:	cmp	x24, x25
  40373c:	b.hi	4036b8 <ferror@plt+0x14c8>  // b.pmore
  403740:	ldr	w0, [x19, #24]
  403744:	ldr	x2, [x19, #32]
  403748:	tst	w0, w4
  40374c:	mov	x0, #0x0                   	// #0
  403750:	b.eq	403ab4 <ferror@plt+0x18c4>  // b.none
  403754:	ldr	x1, [x19, #16]
  403758:	b	403700 <ferror@plt+0x1510>
  40375c:	ldr	w0, [x23, #140]
  403760:	cbz	w0, 4037cc <ferror@plt+0x15dc>
  403764:	ldr	w1, [x21, #24]
  403768:	mov	w0, #0x82                  	// #130
  40376c:	movk	w0, #0x80, lsl #16
  403770:	tst	w1, w0
  403774:	b.ne	403794 <ferror@plt+0x15a4>  // b.any
  403778:	ldr	x2, [x21, #32]
  40377c:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  403780:	add	x0, x0, #0x878
  403784:	cmp	x2, x0
  403788:	b.eq	40387c <ferror@plt+0x168c>  // b.none
  40378c:	ldr	w0, [x2, #32]
  403790:	tbz	w0, #12, 4035c0 <ferror@plt+0x13d0>
  403794:	ldr	w0, [x23, #144]
  403798:	cbnz	w0, 4037a0 <ferror@plt+0x15b0>
  40379c:	tbnz	w1, #2, 4035c0 <ferror@plt+0x13d0>
  4037a0:	ldr	w0, [x23, #148]
  4037a4:	cbz	w0, 403568 <ferror@plt+0x1378>
  4037a8:	ldr	x2, [x21, #32]
  4037ac:	adrp	x1, 41a000 <ferror@plt+0x17e10>
  4037b0:	add	x1, x1, #0x878
  4037b4:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4037b8:	cmp	x2, x1
  4037bc:	add	x0, x0, #0x990
  4037c0:	ccmp	x2, x0, #0x4, ne  // ne = any
  4037c4:	b.ne	403584 <ferror@plt+0x1394>  // b.any
  4037c8:	b	4035c0 <ferror@plt+0x13d0>
  4037cc:	ldr	w0, [x23, #144]
  4037d0:	cbnz	w0, 4037a0 <ferror@plt+0x15b0>
  4037d4:	ldr	w0, [x21, #24]
  4037d8:	tbz	w0, #2, 4037a0 <ferror@plt+0x15b0>
  4037dc:	b	4035c0 <ferror@plt+0x13d0>
  4037e0:	ldrb	w0, [x2, #1]
  4037e4:	cmp	w0, #0x5f
  4037e8:	b.ne	403534 <ferror@plt+0x1344>  // b.any
  4037ec:	ldrb	w0, [x2, #2]
  4037f0:	mov	x1, x26
  4037f4:	cmp	w0, #0x5f
  4037f8:	cinc	x0, x2, eq  // eq = none
  4037fc:	bl	401fa0 <strcmp@plt>
  403800:	cbnz	w0, 403534 <ferror@plt+0x1344>
  403804:	ldr	x0, [sp, #120]
  403808:	ldr	w0, [x0, #16]
  40380c:	cbz	w0, 403534 <ferror@plt+0x1344>
  403810:	ldr	x3, [sp, #120]
  403814:	mov	w2, #0x5                   	// #5
  403818:	adrp	x1, 407000 <ferror@plt+0x4e10>
  40381c:	mov	x0, #0x0                   	// #0
  403820:	add	x1, x1, #0x4a0
  403824:	str	wzr, [x3, #16]
  403828:	bl	4020e0 <dcgettext@plt>
  40382c:	ldr	x1, [x28]
  403830:	bl	405090 <ferror@plt+0x2ea0>
  403834:	b	403534 <ferror@plt+0x1344>
  403838:	ldr	w0, [x23, #128]
  40383c:	cbz	w0, 403ca8 <ferror@plt+0x1ab8>
  403840:	bl	401e60 <bfd_get_error@plt>
  403844:	cmp	w0, #0x7
  403848:	b.ne	403ca8 <ferror@plt+0x1ab8>  // b.any
  40384c:	mov	w2, #0x5                   	// #5
  403850:	adrp	x1, 407000 <ferror@plt+0x4e10>
  403854:	mov	x0, #0x0                   	// #0
  403858:	add	x1, x1, #0x490
  40385c:	bl	4020e0 <dcgettext@plt>
  403860:	ldr	x1, [x28]
  403864:	bl	405090 <ferror@plt+0x2ea0>
  403868:	ldp	x21, x22, [sp, #32]
  40386c:	ldp	x23, x24, [sp, #48]
  403870:	ldp	x27, x28, [sp, #80]
  403874:	ldp	x29, x30, [sp], #160
  403878:	ret
  40387c:	ldr	w0, [x23, #144]
  403880:	cbnz	w0, 403888 <ferror@plt+0x1698>
  403884:	tbnz	w1, #2, 4035c0 <ferror@plt+0x13d0>
  403888:	ldr	w0, [x23, #148]
  40388c:	cbnz	w0, 4035c0 <ferror@plt+0x13d0>
  403890:	ldr	w0, [x23, #168]
  403894:	cbnz	w0, 4035c0 <ferror@plt+0x13d0>
  403898:	b	403584 <ferror@plt+0x1394>
  40389c:	mov	x20, #0x0                   	// #0
  4038a0:	ldr	w0, [x23, #148]
  4038a4:	cbnz	w0, 403944 <ferror@plt+0x1754>
  4038a8:	ldr	w26, [sp, #140]
  4038ac:	mov	x0, x28
  4038b0:	ldr	x24, [sp, #152]
  4038b4:	blr	x1
  4038b8:	mov	x27, x0
  4038bc:	cbz	x0, 403c74 <ferror@plt+0x1a84>
  4038c0:	mov	w26, w26
  4038c4:	madd	x22, x26, x22, x24
  4038c8:	cmp	x24, x22
  4038cc:	b.cs	403910 <ferror@plt+0x1720>  // b.hs, b.nlast
  4038d0:	ldr	x4, [x28, #8]
  4038d4:	mov	w1, w21
  4038d8:	mov	x3, x27
  4038dc:	mov	x2, x24
  4038e0:	mov	x0, x28
  4038e4:	ldr	x4, [x4, #608]
  4038e8:	blr	x4
  4038ec:	mov	x1, x0
  4038f0:	cbz	x0, 403c74 <ferror@plt+0x1a84>
  4038f4:	ldr	x3, [sp, #104]
  4038f8:	add	x24, x24, x26
  4038fc:	mov	x0, x28
  403900:	mov	x2, #0x0                   	// #0
  403904:	bl	402fa8 <ferror@plt+0xdb8>
  403908:	cmp	x22, x24
  40390c:	b.hi	4038d0 <ferror@plt+0x16e0>  // b.pmore
  403910:	ldr	x0, [sp, #144]
  403914:	cbz	x0, 40391c <ferror@plt+0x172c>
  403918:	bl	401ff0 <free@plt>
  40391c:	ldr	x0, [sp, #152]
  403920:	bl	401ff0 <free@plt>
  403924:	mov	x0, x20
  403928:	ldp	x19, x20, [sp, #16]
  40392c:	ldp	x21, x22, [sp, #32]
  403930:	ldp	x23, x24, [sp, #48]
  403934:	ldp	x25, x26, [sp, #64]
  403938:	ldp	x27, x28, [sp, #80]
  40393c:	ldp	x29, x30, [sp], #160
  403940:	b	401ff0 <free@plt>
  403944:	mov	x0, x28
  403948:	blr	x1
  40394c:	mov	x24, x0
  403950:	cbz	x0, 403c74 <ferror@plt+0x1a84>
  403954:	add	x22, x20, x22, lsl #4
  403958:	cmp	x22, x20
  40395c:	b.ls	403910 <ferror@plt+0x1720>  // b.plast
  403960:	mov	x19, x20
  403964:	nop
  403968:	ldr	x0, [x28, #8]
  40396c:	mov	w1, w21
  403970:	ldr	x2, [x19]
  403974:	mov	x3, x24
  403978:	ldr	x4, [x0, #608]
  40397c:	mov	x0, x28
  403980:	blr	x4
  403984:	mov	x1, x0
  403988:	cbz	x0, 403c74 <ferror@plt+0x1a84>
  40398c:	ldr	x2, [x19, #8]
  403990:	mov	x0, x28
  403994:	ldr	x3, [sp, #104]
  403998:	add	x19, x19, #0x10
  40399c:	bl	402fa8 <ferror@plt+0xdb8>
  4039a0:	cmp	x22, x19
  4039a4:	b.hi	403968 <ferror@plt+0x1778>  // b.pmore
  4039a8:	b	403910 <ferror@plt+0x1720>
  4039ac:	mov	w2, #0x5                   	// #5
  4039b0:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4039b4:	add	x1, x1, #0x490
  4039b8:	bl	4020e0 <dcgettext@plt>
  4039bc:	ldr	x1, [x28]
  4039c0:	bl	405090 <ferror@plt+0x2ea0>
  4039c4:	ldp	x21, x22, [sp, #32]
  4039c8:	ldp	x23, x24, [sp, #48]
  4039cc:	ldp	x27, x28, [sp, #80]
  4039d0:	ldp	x29, x30, [sp], #160
  4039d4:	ret
  4039d8:	ldpsw	x5, x4, [x23, #160]
  4039dc:	adrp	x3, 407000 <ferror@plt+0x4e10>
  4039e0:	add	x3, x3, #0xcf0
  4039e4:	mov	x0, x26
  4039e8:	add	x3, x3, #0x50
  4039ec:	mov	x1, x22
  4039f0:	add	x4, x5, x4, lsl #1
  4039f4:	mov	x20, #0x0                   	// #0
  4039f8:	ldr	x3, [x3, x4, lsl #3]
  4039fc:	bl	401db0 <qsort@plt>
  403a00:	ldr	w21, [x23, #128]
  403a04:	ldr	x0, [x28, #8]
  403a08:	ldr	x1, [x0, #512]
  403a0c:	b	4038a0 <ferror@plt+0x16b0>
  403a10:	mov	w2, #0x5                   	// #5
  403a14:	adrp	x1, 407000 <ferror@plt+0x4e10>
  403a18:	mov	x0, #0x0                   	// #0
  403a1c:	add	x1, x1, #0x490
  403a20:	bl	4020e0 <dcgettext@plt>
  403a24:	ldr	x1, [x28]
  403a28:	bl	405090 <ferror@plt+0x2ea0>
  403a2c:	ldp	x23, x24, [sp, #48]
  403a30:	ldp	x27, x28, [sp, #80]
  403a34:	ldp	x29, x30, [sp], #160
  403a38:	ret
  403a3c:	ldr	w0, [x23, #128]
  403a40:	ldr	x4, [x28, #8]
  403a44:	cbnz	w0, 403b64 <ferror@plt+0x1974>
  403a48:	ldr	x1, [x4, #832]
  403a4c:	mov	x0, x28
  403a50:	blr	x1
  403a54:	cmp	x0, #0x0
  403a58:	ldr	x2, [sp, #152]
  403a5c:	b.gt	403c38 <ferror@plt+0x1a48>
  403a60:	ldr	x4, [x28, #8]
  403a64:	mov	x1, x21
  403a68:	mov	w19, #0x0                   	// #0
  403a6c:	mov	x3, #0x0                   	// #0
  403a70:	mov	x22, #0x0                   	// #0
  403a74:	ldr	x8, [x4, #848]
  403a78:	add	x24, sp, #0x90
  403a7c:	mov	x5, x24
  403a80:	mov	x0, x28
  403a84:	mov	x4, x22
  403a88:	blr	x8
  403a8c:	mov	x20, x0
  403a90:	cmp	x0, #0x0
  403a94:	b.gt	403b80 <ferror@plt+0x1990>
  403a98:	ldr	w0, [x23, #128]
  403a9c:	cmp	w0, #0x0
  403aa0:	ccmp	w19, #0x0, #0x4, eq  // eq = none
  403aa4:	b.eq	4034a0 <ferror@plt+0x12b0>  // b.none
  403aa8:	mov	x0, x22
  403aac:	bl	401ff0 <free@plt>
  403ab0:	b	4034a0 <ferror@plt+0x12b0>
  403ab4:	ldr	x1, [x28, #8]
  403ab8:	ldr	w1, [x1, #8]
  403abc:	cmp	w1, #0x5
  403ac0:	b.eq	403af8 <ferror@plt+0x1908>  // b.none
  403ac4:	ldr	w3, [x2, #32]
  403ac8:	ldr	x1, [x19, #16]
  403acc:	tbnz	w3, #12, 403708 <ferror@plt+0x1518>
  403ad0:	cmp	x24, x25
  403ad4:	b.ls	403700 <ferror@plt+0x1510>  // b.plast
  403ad8:	ldr	x3, [x0, #32]
  403adc:	cmp	x3, x2
  403ae0:	b.ne	403700 <ferror@plt+0x1510>  // b.any
  403ae4:	nop
  403ae8:	ldr	x2, [x0, #16]
  403aec:	subs	x1, x2, x1
  403af0:	b.ne	40370c <ferror@plt+0x151c>  // b.any
  403af4:	b	40371c <ferror@plt+0x152c>
  403af8:	ldr	x1, [x19, #56]
  403afc:	b	403708 <ferror@plt+0x1518>
  403b00:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  403b04:	mov	w2, #0x5                   	// #5
  403b08:	adrp	x1, 407000 <ferror@plt+0x4e10>
  403b0c:	add	x1, x1, #0x4a0
  403b10:	str	wzr, [x0, #720]
  403b14:	mov	x0, #0x0                   	// #0
  403b18:	bl	4020e0 <dcgettext@plt>
  403b1c:	ldr	x1, [x28]
  403b20:	bl	405090 <ferror@plt+0x2ea0>
  403b24:	b	4034a8 <ferror@plt+0x12b8>
  403b28:	sub	x22, x22, x20
  403b2c:	asr	x22, x22, #4
  403b30:	mov	x1, x22
  403b34:	mov	x0, x20
  403b38:	adrp	x3, 403000 <ferror@plt+0xe10>
  403b3c:	mov	x2, #0x10                  	// #16
  403b40:	add	x3, x3, #0xcb8
  403b44:	bl	401db0 <qsort@plt>
  403b48:	ldr	w21, [x23, #128]
  403b4c:	ldr	x0, [x28, #8]
  403b50:	ldr	x1, [x0, #512]
  403b54:	b	4038a0 <ferror@plt+0x16b0>
  403b58:	mov	x1, #0x0                   	// #0
  403b5c:	mov	x22, #0x0                   	// #0
  403b60:	b	403b34 <ferror@plt+0x1944>
  403b64:	ldr	x22, [sp, #152]
  403b68:	mov	x3, x21
  403b6c:	mov	x1, #0x0                   	// #0
  403b70:	mov	x2, #0x0                   	// #0
  403b74:	cmp	x22, #0x0
  403b78:	cset	w19, ne  // ne = any
  403b7c:	b	403a74 <ferror@plt+0x1884>
  403b80:	add	x25, x21, x0
  403b84:	ldr	x0, [sp, #152]
  403b88:	add	x1, x25, #0x1
  403b8c:	lsl	x1, x1, #3
  403b90:	bl	401e10 <xrealloc@plt>
  403b94:	mov	x2, x0
  403b98:	add	x0, x0, x25, lsl #3
  403b9c:	add	x1, x24, #0x8
  403ba0:	cmp	x24, x0
  403ba4:	str	x2, [sp, #152]
  403ba8:	add	x2, x2, x21, lsl #3
  403bac:	sub	x0, x20, #0x1
  403bb0:	ccmp	x1, x2, #0x0, cc  // cc = lo, ul, last
  403bb4:	ccmp	x0, #0xd, #0x0, ls  // ls = plast
  403bb8:	b.ls	403c7c <ferror@plt+0x1a8c>  // b.plast
  403bbc:	ldr	d3, [sp, #144]
  403bc0:	adrp	x3, 407000 <ferror@plt+0x4e10>
  403bc4:	adrp	x1, 407000 <ferror@plt+0x4e10>
  403bc8:	lsr	x0, x20, #1
  403bcc:	ldr	q4, [x3, #3520]
  403bd0:	dup	v3.2d, v3.d[0]
  403bd4:	ldr	q1, [x1, #3504]
  403bd8:	mov	x1, #0x0                   	// #0
  403bdc:	nop
  403be0:	mov	v2.16b, v1.16b
  403be4:	lsl	x3, x1, #4
  403be8:	add	v1.2d, v1.2d, v4.2d
  403bec:	add	x1, x1, #0x1
  403bf0:	cmp	x1, x0
  403bf4:	shl	v0.2d, v2.2d, #1
  403bf8:	add	v0.2d, v0.2d, v2.2d
  403bfc:	shl	v0.2d, v0.2d, #4
  403c00:	add	v0.2d, v0.2d, v3.2d
  403c04:	str	q0, [x2, x3]
  403c08:	b.ne	403be0 <ferror@plt+0x19f0>  // b.any
  403c0c:	and	x3, x20, #0xfffffffffffffffe
  403c10:	tbz	w20, #0, 403c24 <ferror@plt+0x1a34>
  403c14:	ldr	x5, [sp, #144]
  403c18:	add	x1, x3, x3, lsl #1
  403c1c:	add	x1, x5, x1, lsl #4
  403c20:	str	x1, [x2, x3, lsl #3]
  403c24:	mov	x21, x25
  403c28:	str	xzr, [x2, x20, lsl #3]
  403c2c:	b	403a98 <ferror@plt+0x18a8>
  403c30:	mov	x22, #0x0                   	// #0
  403c34:	b	4035d8 <ferror@plt+0x13e8>
  403c38:	str	x2, [sp, #112]
  403c3c:	bl	401e80 <xmalloc@plt>
  403c40:	ldr	x3, [x28, #8]
  403c44:	mov	x1, x0
  403c48:	mov	x22, x0
  403c4c:	mov	x0, x28
  403c50:	ldr	x3, [x3, #840]
  403c54:	blr	x3
  403c58:	mov	x3, x0
  403c5c:	tbnz	x0, #63, 403c74 <ferror@plt+0x1a84>
  403c60:	mov	x1, x21
  403c64:	mov	w19, #0x1                   	// #1
  403c68:	ldr	x4, [x28, #8]
  403c6c:	ldr	x2, [sp, #112]
  403c70:	b	403a74 <ferror@plt+0x1884>
  403c74:	ldr	x0, [x28]
  403c78:	bl	404f88 <ferror@plt+0x2d98>
  403c7c:	mov	x3, #0x0                   	// #0
  403c80:	mov	x0, #0x0                   	// #0
  403c84:	nop
  403c88:	ldr	x1, [sp, #144]
  403c8c:	add	x1, x1, x3
  403c90:	str	x1, [x2, x0, lsl #3]
  403c94:	add	x0, x0, #0x1
  403c98:	add	x3, x3, #0x30
  403c9c:	cmp	x20, x0
  403ca0:	b.ne	403c88 <ferror@plt+0x1a98>  // b.any
  403ca4:	b	403c24 <ferror@plt+0x1a34>
  403ca8:	ldr	x0, [x28]
  403cac:	stp	x19, x20, [sp, #16]
  403cb0:	stp	x25, x26, [sp, #64]
  403cb4:	bl	404f88 <ferror@plt+0x2d98>
  403cb8:	ldr	x4, [x0, #8]
  403cbc:	adrp	x2, 41a000 <ferror@plt+0x17e10>
  403cc0:	ldr	x3, [x1, #8]
  403cc4:	ldr	w2, [x2, #3176]
  403cc8:	cmp	x4, x3
  403ccc:	b.cc	403d04 <ferror@plt+0x1b14>  // b.lo, b.ul, b.last
  403cd0:	b.ls	403ce4 <ferror@plt+0x1af4>  // b.plast
  403cd4:	cmp	w2, #0x0
  403cd8:	mov	w0, #0xffffffff            	// #-1
  403cdc:	cneg	w0, w0, eq  // eq = none
  403ce0:	ret
  403ce4:	adrp	x3, 407000 <ferror@plt+0x4e10>
  403ce8:	add	x3, x3, #0xcf0
  403cec:	add	x3, x3, #0x50
  403cf0:	ldr	x0, [x0]
  403cf4:	ldr	x2, [x3, w2, sxtw #3]
  403cf8:	ldr	x1, [x1]
  403cfc:	mov	x16, x2
  403d00:	br	x16
  403d04:	cmp	w2, #0x0
  403d08:	mov	w0, #0x1                   	// #1
  403d0c:	cneg	w0, w0, eq  // eq = none
  403d10:	ret
  403d14:	nop
  403d18:	stp	x29, x30, [sp, #-32]!
  403d1c:	mov	w2, #0x5                   	// #5
  403d20:	adrp	x1, 407000 <ferror@plt+0x4e10>
  403d24:	mov	x29, sp
  403d28:	add	x1, x1, #0x4d8
  403d2c:	str	x19, [sp, #16]
  403d30:	mov	x19, x0
  403d34:	mov	x0, #0x0                   	// #0
  403d38:	bl	4020e0 <dcgettext@plt>
  403d3c:	mov	x1, x19
  403d40:	bl	405018 <ferror@plt+0x2e28>
  403d44:	nop
  403d48:	stp	x29, x30, [sp, #-16]!
  403d4c:	adrp	x1, 407000 <ferror@plt+0x4e10>
  403d50:	mov	w2, #0x5                   	// #5
  403d54:	mov	x29, sp
  403d58:	add	x1, x1, #0x4f8
  403d5c:	mov	x0, #0x0                   	// #0
  403d60:	bl	4020e0 <dcgettext@plt>
  403d64:	adrp	x1, 41a000 <ferror@plt+0x17e10>
  403d68:	ldr	w1, [x1, #3024]
  403d6c:	bl	405018 <ferror@plt+0x2e28>
  403d70:	adrp	x2, 41a000 <ferror@plt+0x17e10>
  403d74:	ldr	w2, [x2, #3016]
  403d78:	cbz	w2, 403d94 <ferror@plt+0x1ba4>
  403d7c:	ldr	x2, [x1]
  403d80:	cbz	x0, 403d98 <ferror@plt+0x1ba8>
  403d84:	ldr	x1, [x0]
  403d88:	adrp	x0, 407000 <ferror@plt+0x4e10>
  403d8c:	add	x0, x0, #0x528
  403d90:	b	402140 <printf@plt>
  403d94:	ret
  403d98:	mov	x1, x2
  403d9c:	adrp	x0, 407000 <ferror@plt+0x4e10>
  403da0:	add	x0, x0, #0x538
  403da4:	b	402140 <printf@plt>
  403da8:	adrp	x1, 41a000 <ferror@plt+0x17e10>
  403dac:	add	x2, x1, #0xbc8
  403db0:	ldr	w2, [x2, #4]
  403db4:	cbz	w2, 403dc0 <ferror@plt+0x1bd0>
  403db8:	ldr	w1, [x1, #3016]
  403dbc:	cbz	w1, 403dc4 <ferror@plt+0x1bd4>
  403dc0:	ret
  403dc4:	mov	x1, x0
  403dc8:	adrp	x0, 407000 <ferror@plt+0x4e10>
  403dcc:	add	x0, x0, #0x540
  403dd0:	b	402140 <printf@plt>
  403dd4:	nop
  403dd8:	adrp	x2, 41a000 <ferror@plt+0x17e10>
  403ddc:	ldr	w2, [x2, #3016]
  403de0:	cbz	w2, 403e3c <ferror@plt+0x1c4c>
  403de4:	stp	x29, x30, [sp, #-32]!
  403de8:	mov	x29, sp
  403dec:	stp	x19, x20, [sp, #16]
  403df0:	mov	x19, x1
  403df4:	cbz	x0, 403e20 <ferror@plt+0x1c30>
  403df8:	ldr	x1, [x0]
  403dfc:	adrp	x20, 407000 <ferror@plt+0x4e10>
  403e00:	add	x20, x20, #0x548
  403e04:	mov	x0, x20
  403e08:	bl	402140 <printf@plt>
  403e0c:	mov	x0, x20
  403e10:	ldr	x1, [x19]
  403e14:	ldp	x19, x20, [sp, #16]
  403e18:	ldp	x29, x30, [sp], #32
  403e1c:	b	402140 <printf@plt>
  403e20:	adrp	x20, 407000 <ferror@plt+0x4e10>
  403e24:	add	x20, x20, #0x548
  403e28:	mov	x0, x20
  403e2c:	ldr	x1, [x19]
  403e30:	ldp	x19, x20, [sp, #16]
  403e34:	ldp	x29, x30, [sp], #32
  403e38:	b	402140 <printf@plt>
  403e3c:	ret
  403e40:	stp	x29, x30, [sp, #-48]!
  403e44:	mov	x29, sp
  403e48:	stp	x19, x20, [sp, #16]
  403e4c:	adrp	x19, 41a000 <ferror@plt+0x17e10>
  403e50:	add	x19, x19, #0xbc8
  403e54:	mov	x20, x0
  403e58:	str	x21, [sp, #32]
  403e5c:	mov	x21, x1
  403e60:	ldr	w0, [x19, #136]
  403e64:	cbz	w0, 403eb8 <ferror@plt+0x1cc8>
  403e68:	mov	w2, #0x5                   	// #5
  403e6c:	adrp	x1, 407000 <ferror@plt+0x4e10>
  403e70:	mov	x0, #0x0                   	// #0
  403e74:	add	x1, x1, #0x550
  403e78:	bl	4020e0 <dcgettext@plt>
  403e7c:	mov	x2, x21
  403e80:	mov	x1, x20
  403e84:	bl	402140 <printf@plt>
  403e88:	ldr	w0, [x19, #8]
  403e8c:	cmp	w0, #0x20
  403e90:	b.eq	403ee4 <ferror@plt+0x1cf4>  // b.none
  403e94:	mov	w2, #0x5                   	// #5
  403e98:	adrp	x1, 407000 <ferror@plt+0x4e10>
  403e9c:	mov	x0, #0x0                   	// #0
  403ea0:	add	x1, x1, #0x5f0
  403ea4:	bl	4020e0 <dcgettext@plt>
  403ea8:	ldp	x19, x20, [sp, #16]
  403eac:	ldr	x21, [sp, #32]
  403eb0:	ldp	x29, x30, [sp], #48
  403eb4:	b	402140 <printf@plt>
  403eb8:	mov	w2, #0x5                   	// #5
  403ebc:	adrp	x1, 407000 <ferror@plt+0x4e10>
  403ec0:	mov	x0, #0x0                   	// #0
  403ec4:	add	x1, x1, #0x578
  403ec8:	bl	4020e0 <dcgettext@plt>
  403ecc:	mov	x2, x21
  403ed0:	mov	x1, x20
  403ed4:	bl	402140 <printf@plt>
  403ed8:	ldr	w0, [x19, #8]
  403edc:	cmp	w0, #0x20
  403ee0:	b.ne	403e94 <ferror@plt+0x1ca4>  // b.any
  403ee4:	mov	w2, #0x5                   	// #5
  403ee8:	adrp	x1, 407000 <ferror@plt+0x4e10>
  403eec:	mov	x0, #0x0                   	// #0
  403ef0:	add	x1, x1, #0x598
  403ef4:	bl	4020e0 <dcgettext@plt>
  403ef8:	ldp	x19, x20, [sp, #16]
  403efc:	ldr	x21, [sp, #32]
  403f00:	ldp	x29, x30, [sp], #48
  403f04:	b	402140 <printf@plt>
  403f08:	adrp	x1, 41a000 <ferror@plt+0x17e10>
  403f0c:	add	x2, x1, #0xbc8
  403f10:	ldr	w2, [x2, #4]
  403f14:	cbz	w2, 403f20 <ferror@plt+0x1d30>
  403f18:	ldr	w1, [x1, #3016]
  403f1c:	cbz	w1, 403f24 <ferror@plt+0x1d34>
  403f20:	ret
  403f24:	mov	x1, x0
  403f28:	adrp	x0, 406000 <ferror@plt+0x3e10>
  403f2c:	add	x0, x0, #0xac8
  403f30:	b	402140 <printf@plt>
  403f34:	nop
  403f38:	ret
  403f3c:	nop
  403f40:	adrp	x2, 41a000 <ferror@plt+0x17e10>
  403f44:	ldr	w2, [x2, #3016]
  403f48:	cbz	w2, 403fa4 <ferror@plt+0x1db4>
  403f4c:	stp	x29, x30, [sp, #-32]!
  403f50:	mov	x29, sp
  403f54:	stp	x19, x20, [sp, #16]
  403f58:	mov	x19, x1
  403f5c:	cbz	x0, 403f88 <ferror@plt+0x1d98>
  403f60:	ldr	x1, [x0]
  403f64:	adrp	x20, 407000 <ferror@plt+0x4e10>
  403f68:	add	x20, x20, #0x548
  403f6c:	mov	x0, x20
  403f70:	bl	402140 <printf@plt>
  403f74:	mov	x0, x20
  403f78:	ldr	x1, [x19]
  403f7c:	ldp	x19, x20, [sp, #16]
  403f80:	ldp	x29, x30, [sp], #32
  403f84:	b	402140 <printf@plt>
  403f88:	adrp	x20, 407000 <ferror@plt+0x4e10>
  403f8c:	add	x20, x20, #0x548
  403f90:	mov	x0, x20
  403f94:	ldr	x1, [x19]
  403f98:	ldp	x19, x20, [sp, #16]
  403f9c:	ldp	x29, x30, [sp], #32
  403fa0:	b	402140 <printf@plt>
  403fa4:	ret
  403fa8:	stp	x29, x30, [sp, #-32]!
  403fac:	mov	w2, #0x5                   	// #5
  403fb0:	mov	x29, sp
  403fb4:	stp	x19, x20, [sp, #16]
  403fb8:	adrp	x19, 41a000 <ferror@plt+0x17e10>
  403fbc:	add	x19, x19, #0xbc8
  403fc0:	mov	x20, x0
  403fc4:	ldr	w0, [x19, #136]
  403fc8:	cbz	w0, 404010 <ferror@plt+0x1e20>
  403fcc:	adrp	x1, 407000 <ferror@plt+0x4e10>
  403fd0:	mov	x0, #0x0                   	// #0
  403fd4:	add	x1, x1, #0x658
  403fd8:	bl	4020e0 <dcgettext@plt>
  403fdc:	mov	x1, x20
  403fe0:	bl	402140 <printf@plt>
  403fe4:	ldr	w0, [x19, #8]
  403fe8:	cmp	w0, #0x20
  403fec:	b.eq	404034 <ferror@plt+0x1e44>  // b.none
  403ff0:	mov	w2, #0x5                   	// #5
  403ff4:	adrp	x1, 407000 <ferror@plt+0x4e10>
  403ff8:	mov	x0, #0x0                   	// #0
  403ffc:	add	x1, x1, #0x5f0
  404000:	bl	4020e0 <dcgettext@plt>
  404004:	ldp	x19, x20, [sp, #16]
  404008:	ldp	x29, x30, [sp], #32
  40400c:	b	402140 <printf@plt>
  404010:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404014:	mov	x0, #0x0                   	// #0
  404018:	add	x1, x1, #0x678
  40401c:	bl	4020e0 <dcgettext@plt>
  404020:	mov	x1, x20
  404024:	bl	402140 <printf@plt>
  404028:	ldr	w0, [x19, #8]
  40402c:	cmp	w0, #0x20
  404030:	b.ne	403ff0 <ferror@plt+0x1e00>  // b.any
  404034:	mov	w2, #0x5                   	// #5
  404038:	adrp	x1, 407000 <ferror@plt+0x4e10>
  40403c:	mov	x0, #0x0                   	// #0
  404040:	add	x1, x1, #0x598
  404044:	bl	4020e0 <dcgettext@plt>
  404048:	ldp	x19, x20, [sp, #16]
  40404c:	ldp	x29, x30, [sp], #32
  404050:	b	402140 <printf@plt>
  404054:	nop
  404058:	stp	x29, x30, [sp, #-128]!
  40405c:	mov	x29, sp
  404060:	stp	x19, x20, [sp, #16]
  404064:	stp	x23, x24, [sp, #48]
  404068:	mov	x23, x0
  40406c:	bl	4059d8 <ferror@plt+0x37e8>
  404070:	cmp	x0, #0x0
  404074:	b.le	404244 <ferror@plt+0x2054>
  404078:	stp	x21, x22, [sp, #32]
  40407c:	adrp	x21, 41a000 <ferror@plt+0x17e10>
  404080:	add	x21, x21, #0xbc8
  404084:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404088:	add	x1, x1, #0x690
  40408c:	mov	x0, x23
  404090:	ldr	x2, [x21, #176]
  404094:	cmp	x2, #0x0
  404098:	csel	x1, x1, x2, eq  // eq = none
  40409c:	bl	401de0 <bfd_openr@plt>
  4040a0:	mov	x19, x0
  4040a4:	cbz	x0, 404368 <ferror@plt+0x2178>
  4040a8:	ldr	w0, [x21, #68]
  4040ac:	cbz	w0, 4040bc <ferror@plt+0x1ecc>
  4040b0:	ldr	w0, [x19, #72]
  4040b4:	orr	w0, w0, #0x8000
  4040b8:	str	w0, [x19, #72]
  4040bc:	mov	x0, x19
  4040c0:	mov	w1, #0x2                   	// #2
  4040c4:	bl	402100 <bfd_check_format@plt>
  4040c8:	cbz	w0, 4041d4 <ferror@plt+0x1fe4>
  4040cc:	adrp	x24, 41a000 <ferror@plt+0x17e10>
  4040d0:	add	x24, x24, #0x2c0
  4040d4:	ldr	x0, [x19]
  4040d8:	stp	x25, x26, [sp, #64]
  4040dc:	ldr	x1, [x24, #8]
  4040e0:	ldr	x1, [x1, #8]
  4040e4:	str	x27, [sp, #80]
  4040e8:	blr	x1
  4040ec:	ldr	w0, [x21, #184]
  4040f0:	cbnz	w0, 404284 <ferror@plt+0x2094>
  4040f4:	mov	x0, x19
  4040f8:	mov	x22, #0x0                   	// #0
  4040fc:	mov	x1, x22
  404100:	bl	402110 <bfd_openr_next_archived_file@plt>
  404104:	mov	x20, x0
  404108:	cbz	x0, 40417c <ferror@plt+0x1f8c>
  40410c:	nop
  404110:	add	x2, sp, #0x78
  404114:	mov	w1, #0x1                   	// #1
  404118:	bl	4020a0 <bfd_check_format_matches@plt>
  40411c:	cbz	w0, 40421c <ferror@plt+0x202c>
  404120:	mov	x0, x20
  404124:	bl	402938 <ferror@plt+0x748>
  404128:	ldr	x2, [x24, #8]
  40412c:	ldr	x0, [x19]
  404130:	ldr	x1, [x20]
  404134:	ldr	x2, [x2, #16]
  404138:	blr	x2
  40413c:	mov	x1, x19
  404140:	mov	x0, x20
  404144:	bl	403420 <ferror@plt+0x1230>
  404148:	cbz	x22, 404164 <ferror@plt+0x1f74>
  40414c:	mov	x0, x22
  404150:	bl	402090 <bfd_close@plt>
  404154:	str	xzr, [x21, #80]
  404158:	cmp	x22, x20
  40415c:	str	xzr, [x21, #96]
  404160:	b.eq	40419c <ferror@plt+0x1fac>  // b.none
  404164:	mov	x22, x20
  404168:	mov	x0, x19
  40416c:	mov	x1, x22
  404170:	bl	402110 <bfd_openr_next_archived_file@plt>
  404174:	mov	x20, x0
  404178:	cbnz	x0, 404110 <ferror@plt+0x1f20>
  40417c:	bl	401e60 <bfd_get_error@plt>
  404180:	cmp	w0, #0x9
  404184:	b.ne	404398 <ferror@plt+0x21a8>  // b.any
  404188:	cbz	x22, 40419c <ferror@plt+0x1fac>
  40418c:	mov	x0, x22
  404190:	bl	402090 <bfd_close@plt>
  404194:	str	xzr, [x21, #80]
  404198:	str	xzr, [x21, #96]
  40419c:	ldp	x25, x26, [sp, #64]
  4041a0:	mov	w20, #0x1                   	// #1
  4041a4:	ldr	x27, [sp, #80]
  4041a8:	mov	x0, x19
  4041ac:	bl	402090 <bfd_close@plt>
  4041b0:	cbz	w0, 404388 <ferror@plt+0x2198>
  4041b4:	str	xzr, [x21, #80]
  4041b8:	str	xzr, [x21, #96]
  4041bc:	ldp	x21, x22, [sp, #32]
  4041c0:	mov	w0, w20
  4041c4:	ldp	x19, x20, [sp, #16]
  4041c8:	ldp	x23, x24, [sp, #48]
  4041cc:	ldp	x29, x30, [sp], #128
  4041d0:	ret
  4041d4:	add	x2, sp, #0x78
  4041d8:	mov	x0, x19
  4041dc:	mov	w1, #0x1                   	// #1
  4041e0:	bl	4020a0 <bfd_check_format_matches@plt>
  4041e4:	mov	w20, w0
  4041e8:	cbz	w0, 40425c <ferror@plt+0x206c>
  4041ec:	mov	x0, x19
  4041f0:	bl	402938 <ferror@plt+0x748>
  4041f4:	adrp	x1, 41a000 <ferror@plt+0x17e10>
  4041f8:	mov	x0, x23
  4041fc:	mov	w20, #0x1                   	// #1
  404200:	ldr	x1, [x1, #712]
  404204:	ldr	x1, [x1]
  404208:	blr	x1
  40420c:	mov	x0, x19
  404210:	mov	x1, #0x0                   	// #0
  404214:	bl	403420 <ferror@plt+0x1230>
  404218:	b	4041a8 <ferror@plt+0x1fb8>
  40421c:	ldr	x0, [x20]
  404220:	bl	404c48 <ferror@plt+0x2a58>
  404224:	bl	401e60 <bfd_get_error@plt>
  404228:	cmp	w0, #0xd
  40422c:	b.ne	404148 <ferror@plt+0x1f58>  // b.any
  404230:	ldr	x0, [sp, #120]
  404234:	bl	4051c0 <ferror@plt+0x2fd0>
  404238:	ldr	x0, [sp, #120]
  40423c:	bl	401ff0 <free@plt>
  404240:	b	404148 <ferror@plt+0x1f58>
  404244:	mov	w20, #0x0                   	// #0
  404248:	mov	w0, w20
  40424c:	ldp	x19, x20, [sp, #16]
  404250:	ldp	x23, x24, [sp, #48]
  404254:	ldp	x29, x30, [sp], #128
  404258:	ret
  40425c:	mov	x0, x23
  404260:	bl	404c48 <ferror@plt+0x2a58>
  404264:	bl	401e60 <bfd_get_error@plt>
  404268:	cmp	w0, #0xd
  40426c:	b.ne	4041a8 <ferror@plt+0x1fb8>  // b.any
  404270:	ldr	x0, [sp, #120]
  404274:	bl	4051c0 <ferror@plt+0x2fd0>
  404278:	ldr	x0, [sp, #120]
  40427c:	bl	401ff0 <free@plt>
  404280:	b	4041a8 <ferror@plt+0x1fb8>
  404284:	add	x2, sp, #0x78
  404288:	mov	x0, x19
  40428c:	mov	x1, #0xffffffffffffffff    	// #-1
  404290:	bl	4021d0 <bfd_get_next_mapent@plt>
  404294:	mov	x20, x0
  404298:	cmn	x0, #0x1
  40429c:	b.eq	4040f4 <ferror@plt+0x1f04>  // b.none
  4042a0:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4042a4:	add	x1, x1, #0x698
  4042a8:	mov	w2, #0x5                   	// #5
  4042ac:	mov	x0, #0x0                   	// #0
  4042b0:	adrp	x26, 407000 <ferror@plt+0x4e10>
  4042b4:	adrp	x25, 408000 <ferror@plt+0x5e10>
  4042b8:	bl	4020e0 <dcgettext@plt>
  4042bc:	add	x26, x26, #0x6c8
  4042c0:	add	x25, x25, #0x0
  4042c4:	bl	402140 <printf@plt>
  4042c8:	b	4042fc <ferror@plt+0x210c>
  4042cc:	mov	x0, x25
  4042d0:	bl	402140 <printf@plt>
  4042d4:	ldr	x1, [x22]
  4042d8:	mov	x0, x26
  4042dc:	bl	402140 <printf@plt>
  4042e0:	mov	x1, x20
  4042e4:	add	x2, sp, #0x78
  4042e8:	mov	x0, x19
  4042ec:	bl	4021d0 <bfd_get_next_mapent@plt>
  4042f0:	mov	x20, x0
  4042f4:	cmn	x0, #0x1
  4042f8:	b.eq	4040f4 <ferror@plt+0x1f04>  // b.none
  4042fc:	ldr	x2, [x19, #8]
  404300:	mov	x1, x20
  404304:	mov	x0, x19
  404308:	ldr	x2, [x2, #472]
  40430c:	blr	x2
  404310:	mov	x22, x0
  404314:	cbz	x0, 40437c <ferror@plt+0x218c>
  404318:	ldr	x0, [sp, #120]
  40431c:	ldr	x1, [x0]
  404320:	cbz	x1, 4042e0 <ferror@plt+0x20f0>
  404324:	ldr	w0, [x21, #188]
  404328:	cbz	w0, 4042cc <ferror@plt+0x20dc>
  40432c:	ldrb	w0, [x1]
  404330:	cbz	w0, 4042cc <ferror@plt+0x20dc>
  404334:	ldr	w2, [x24, #20]
  404338:	mov	x0, x19
  40433c:	str	x1, [sp, #104]
  404340:	bl	402030 <bfd_demangle@plt>
  404344:	mov	x27, x0
  404348:	ldr	x1, [sp, #104]
  40434c:	cbz	x0, 4042cc <ferror@plt+0x20dc>
  404350:	mov	x1, x0
  404354:	mov	x0, x25
  404358:	bl	402140 <printf@plt>
  40435c:	mov	x0, x27
  404360:	bl	401ff0 <free@plt>
  404364:	b	4042d4 <ferror@plt+0x20e4>
  404368:	mov	x0, x23
  40436c:	mov	w20, #0x0                   	// #0
  404370:	bl	404c48 <ferror@plt+0x2a58>
  404374:	ldp	x21, x22, [sp, #32]
  404378:	b	4041c0 <ferror@plt+0x1fd0>
  40437c:	adrp	x0, 407000 <ferror@plt+0x4e10>
  404380:	add	x0, x0, #0x6b0
  404384:	bl	404f88 <ferror@plt+0x2d98>
  404388:	mov	x0, x23
  40438c:	stp	x25, x26, [sp, #64]
  404390:	str	x27, [sp, #80]
  404394:	bl	404f88 <ferror@plt+0x2d98>
  404398:	ldr	x0, [x19]
  40439c:	bl	404f88 <ferror@plt+0x2d98>
  4043a0:	stp	x29, x30, [sp, #-48]!
  4043a4:	mov	x2, x0
  4043a8:	mov	x29, sp
  4043ac:	stp	x19, x20, [sp, #16]
  4043b0:	adrp	x19, 41a000 <ferror@plt+0x17e10>
  4043b4:	add	x19, x19, #0xbc8
  4043b8:	stp	x21, x22, [sp, #32]
  4043bc:	mov	x21, x0
  4043c0:	mov	x22, x1
  4043c4:	ldp	x0, x3, [x19, #32]
  4043c8:	ldr	w1, [x19, #48]
  4043cc:	ldr	x4, [x0, #8]
  4043d0:	ldr	x4, [x4, #608]
  4043d4:	blr	x4
  4043d8:	mov	x20, x0
  4043dc:	ldr	x4, [x19, #32]
  4043e0:	mov	x2, x22
  4043e4:	ldr	w1, [x19, #48]
  4043e8:	mov	x0, x4
  4043ec:	ldr	x4, [x4, #8]
  4043f0:	ldr	x3, [x19, #56]
  4043f4:	ldr	x4, [x4, #608]
  4043f8:	blr	x4
  4043fc:	cmp	x20, #0x0
  404400:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  404404:	b.eq	4044a4 <ferror@plt+0x22b4>  // b.none
  404408:	ldr	x1, [x20, #32]
  40440c:	adrp	x2, 41a000 <ferror@plt+0x17e10>
  404410:	add	x2, x2, #0x878
  404414:	cmp	x1, x2
  404418:	ldr	x3, [x0, #32]
  40441c:	b.eq	404480 <ferror@plt+0x2290>  // b.none
  404420:	cmp	x3, x2
  404424:	b.eq	404490 <ferror@plt+0x22a0>  // b.none
  404428:	ldr	x2, [x0, #16]
  40442c:	ldr	x4, [x20, #16]
  404430:	ldr	x1, [x1, #40]
  404434:	ldr	x0, [x3, #40]
  404438:	add	x1, x1, x4
  40443c:	add	x0, x0, x2
  404440:	cmp	x1, x0
  404444:	b.ne	404468 <ferror@plt+0x2278>  // b.any
  404448:	mov	x1, x22
  40444c:	mov	x0, x21
  404450:	bl	402a78 <ferror@plt+0x888>
  404454:	neg	w0, w0
  404458:	ldp	x19, x20, [sp, #16]
  40445c:	ldp	x21, x22, [sp, #32]
  404460:	ldp	x29, x30, [sp], #48
  404464:	ret
  404468:	mov	w0, #0x1                   	// #1
  40446c:	cneg	w0, w0, cs  // cs = hs, nlast
  404470:	ldp	x19, x20, [sp, #16]
  404474:	ldp	x21, x22, [sp, #32]
  404478:	ldp	x29, x30, [sp], #48
  40447c:	ret
  404480:	cmp	x3, x1
  404484:	b.eq	404448 <ferror@plt+0x2258>  // b.none
  404488:	mov	w0, #0x1                   	// #1
  40448c:	b	404458 <ferror@plt+0x2268>
  404490:	mov	w0, #0xffffffff            	// #-1
  404494:	ldp	x19, x20, [sp, #16]
  404498:	ldp	x21, x22, [sp, #32]
  40449c:	ldp	x29, x30, [sp], #48
  4044a0:	ret
  4044a4:	ldr	x0, [x19, #32]
  4044a8:	ldr	x0, [x0]
  4044ac:	bl	404f88 <ferror@plt+0x2d98>
  4044b0:	stp	x29, x30, [sp, #-64]!
  4044b4:	mov	x29, sp
  4044b8:	stp	x19, x20, [sp, #16]
  4044bc:	mov	x19, x0
  4044c0:	adrp	x20, 41a000 <ferror@plt+0x17e10>
  4044c4:	add	x20, x20, #0xbc8
  4044c8:	mov	x0, x1
  4044cc:	ldr	x1, [x19]
  4044d0:	ldr	w2, [x20, #188]
  4044d4:	ldr	x1, [x1, #16]
  4044d8:	cbz	w2, 4044e4 <ferror@plt+0x22f4>
  4044dc:	ldrb	w2, [x1]
  4044e0:	cbnz	w2, 404588 <ferror@plt+0x2398>
  4044e4:	adrp	x0, 407000 <ferror@plt+0x4e10>
  4044e8:	add	x0, x0, #0xfd0
  4044ec:	bl	402140 <printf@plt>
  4044f0:	ldr	x1, [x19]
  4044f4:	adrp	x0, 407000 <ferror@plt+0x4e10>
  4044f8:	add	x0, x0, #0x6d0
  4044fc:	ldrb	w1, [x1, #8]
  404500:	bl	402140 <printf@plt>
  404504:	ldr	x0, [x19]
  404508:	ldrb	w0, [x0, #8]
  40450c:	bl	401d50 <bfd_is_undefined_symclass@plt>
  404510:	cbz	w0, 404528 <ferror@plt+0x2338>
  404514:	ldp	x19, x20, [sp, #16]
  404518:	adrp	x0, 407000 <ferror@plt+0x4e10>
  40451c:	ldp	x29, x30, [sp], #64
  404520:	add	x0, x0, #0x708
  404524:	b	402140 <printf@plt>
  404528:	ldr	x1, [x19]
  40452c:	ldr	w0, [x20, #8]
  404530:	sub	w0, w0, #0x20
  404534:	tst	w0, #0xffffffdf
  404538:	ldr	x1, [x1]
  40453c:	b.eq	404548 <ferror@plt+0x2358>  // b.none
  404540:	str	x21, [sp, #32]
  404544:	bl	403d48 <ferror@plt+0x1b58>
  404548:	ldr	x0, [x20, #16]
  40454c:	bl	402140 <printf@plt>
  404550:	mov	w0, #0x20                  	// #32
  404554:	bl	402190 <putchar@plt>
  404558:	ldr	x0, [x19, #16]
  40455c:	cbz	x0, 4045b0 <ferror@plt+0x23c0>
  404560:	ldr	x1, [x0, #56]
  404564:	cbz	x1, 4045b8 <ferror@plt+0x23c8>
  404568:	ldr	w0, [x20, #8]
  40456c:	sub	w0, w0, #0x20
  404570:	tst	w0, #0xffffffdf
  404574:	b.ne	404540 <ferror@plt+0x2350>  // b.any
  404578:	ldr	x0, [x20, #16]
  40457c:	ldp	x19, x20, [sp, #16]
  404580:	ldp	x29, x30, [sp], #64
  404584:	b	402140 <printf@plt>
  404588:	adrp	x2, 41a000 <ferror@plt+0x17e10>
  40458c:	str	x21, [sp, #32]
  404590:	str	x1, [sp, #56]
  404594:	ldr	w2, [x2, #724]
  404598:	bl	402030 <bfd_demangle@plt>
  40459c:	mov	x21, x0
  4045a0:	ldr	x1, [sp, #56]
  4045a4:	cbnz	x0, 4045c4 <ferror@plt+0x23d4>
  4045a8:	ldr	x21, [sp, #32]
  4045ac:	b	4044e4 <ferror@plt+0x22f4>
  4045b0:	ldr	x1, [x19, #8]
  4045b4:	cbnz	x1, 404568 <ferror@plt+0x2378>
  4045b8:	ldp	x19, x20, [sp, #16]
  4045bc:	ldp	x29, x30, [sp], #64
  4045c0:	ret
  4045c4:	mov	x1, x0
  4045c8:	adrp	x0, 407000 <ferror@plt+0x4e10>
  4045cc:	add	x0, x0, #0xfd0
  4045d0:	bl	402140 <printf@plt>
  4045d4:	mov	x0, x21
  4045d8:	bl	401ff0 <free@plt>
  4045dc:	ldr	x21, [sp, #32]
  4045e0:	b	4044f0 <ferror@plt+0x2300>
  4045e4:	nop
  4045e8:	stp	x29, x30, [sp, #-64]!
  4045ec:	mov	x29, sp
  4045f0:	stp	x19, x20, [sp, #16]
  4045f4:	mov	x19, x0
  4045f8:	adrp	x20, 41a000 <ferror@plt+0x17e10>
  4045fc:	add	x20, x20, #0xbc8
  404600:	mov	x0, x1
  404604:	ldr	x1, [x19]
  404608:	ldr	w2, [x20, #188]
  40460c:	ldr	x1, [x1, #16]
  404610:	cbz	w2, 40461c <ferror@plt+0x242c>
  404614:	ldrb	w2, [x1]
  404618:	cbnz	w2, 4046e8 <ferror@plt+0x24f8>
  40461c:	adrp	x0, 407000 <ferror@plt+0x4e10>
  404620:	add	x0, x0, #0x6f8
  404624:	bl	402140 <printf@plt>
  404628:	ldr	x0, [x19]
  40462c:	ldrb	w0, [x0, #8]
  404630:	bl	401d50 <bfd_is_undefined_symclass@plt>
  404634:	cbz	w0, 4047d8 <ferror@plt+0x25e8>
  404638:	ldr	w0, [x20, #8]
  40463c:	cmp	w0, #0x20
  404640:	b.eq	4046d8 <ferror@plt+0x24e8>  // b.none
  404644:	adrp	x0, 407000 <ferror@plt+0x4e10>
  404648:	add	x0, x0, #0x700
  40464c:	bl	402140 <printf@plt>
  404650:	ldr	x1, [x19]
  404654:	adrp	x0, 407000 <ferror@plt+0x4e10>
  404658:	add	x0, x0, #0x718
  40465c:	ldrb	w1, [x1, #8]
  404660:	bl	402140 <printf@plt>
  404664:	ldr	x0, [x19]
  404668:	ldrb	w1, [x0, #8]
  40466c:	cmp	w1, #0x2d
  404670:	b.eq	4047fc <ferror@plt+0x260c>  // b.none
  404674:	ldr	x0, [x19, #16]
  404678:	cbz	x0, 404780 <ferror@plt+0x2590>
  40467c:	stp	x21, x22, [sp, #32]
  404680:	ldrb	w21, [x0, #72]
  404684:	and	w21, w21, #0xf
  404688:	cmp	w21, #0x6
  40468c:	b.hi	40487c <ferror@plt+0x268c>  // b.pmore
  404690:	adrp	x0, 407000 <ferror@plt+0x4e10>
  404694:	add	x0, x0, #0xcf0
  404698:	add	x0, x0, #0x70
  40469c:	ldr	x1, [x0, x21, lsl #3]
  4046a0:	adrp	x0, 407000 <ferror@plt+0x4e10>
  4046a4:	add	x0, x0, #0x780
  4046a8:	bl	402140 <printf@plt>
  4046ac:	ldp	x21, x22, [sp, #32]
  4046b0:	ldr	x0, [x19, #16]
  4046b4:	cbz	x0, 40473c <ferror@plt+0x254c>
  4046b8:	ldr	x1, [x0, #56]
  4046bc:	cbz	x1, 404744 <ferror@plt+0x2554>
  4046c0:	ldr	w0, [x20, #8]
  4046c4:	sub	w0, w0, #0x20
  4046c8:	tst	w0, #0xffffffdf
  4046cc:	b.eq	404710 <ferror@plt+0x2520>  // b.none
  4046d0:	stp	x21, x22, [sp, #32]
  4046d4:	bl	403d48 <ferror@plt+0x1b58>
  4046d8:	adrp	x0, 407000 <ferror@plt+0x4e10>
  4046dc:	add	x0, x0, #0x708
  4046e0:	bl	402140 <printf@plt>
  4046e4:	b	404650 <ferror@plt+0x2460>
  4046e8:	adrp	x2, 41a000 <ferror@plt+0x17e10>
  4046ec:	stp	x21, x22, [sp, #32]
  4046f0:	ldr	w2, [x2, #724]
  4046f4:	str	x1, [sp, #56]
  4046f8:	bl	402030 <bfd_demangle@plt>
  4046fc:	mov	x21, x0
  404700:	ldr	x1, [sp, #56]
  404704:	cbnz	x0, 404850 <ferror@plt+0x2660>
  404708:	ldp	x21, x22, [sp, #32]
  40470c:	b	40461c <ferror@plt+0x242c>
  404710:	ldr	x0, [x20, #16]
  404714:	bl	402140 <printf@plt>
  404718:	ldr	x0, [x19, #16]
  40471c:	cbz	x0, 404764 <ferror@plt+0x2574>
  404720:	ldr	x1, [x0, #32]
  404724:	adrp	x0, 407000 <ferror@plt+0x4e10>
  404728:	ldp	x19, x20, [sp, #16]
  40472c:	add	x0, x0, #0x7b8
  404730:	ldr	x1, [x1]
  404734:	ldp	x29, x30, [sp], #64
  404738:	b	402140 <printf@plt>
  40473c:	ldr	x1, [x19, #8]
  404740:	cbnz	x1, 4046c0 <ferror@plt+0x24d0>
  404744:	ldr	w0, [x20, #8]
  404748:	cmp	w0, #0x20
  40474c:	b.eq	4048cc <ferror@plt+0x26dc>  // b.none
  404750:	adrp	x0, 407000 <ferror@plt+0x4e10>
  404754:	add	x0, x0, #0x700
  404758:	bl	402140 <printf@plt>
  40475c:	ldr	x0, [x19, #16]
  404760:	cbnz	x0, 404720 <ferror@plt+0x2530>
  404764:	ldr	x0, [x19, #24]
  404768:	cbnz	x0, 404720 <ferror@plt+0x2530>
  40476c:	ldp	x19, x20, [sp, #16]
  404770:	adrp	x0, 407000 <ferror@plt+0x4e10>
  404774:	ldp	x29, x30, [sp], #64
  404778:	add	x0, x0, #0x730
  40477c:	b	402140 <printf@plt>
  404780:	ldr	x0, [x19, #24]
  404784:	cbz	x0, 4048dc <ferror@plt+0x26ec>
  404788:	stp	x21, x22, [sp, #32]
  40478c:	ldr	x21, [x0, #48]
  404790:	ldrb	w0, [x21, #40]
  404794:	cmp	w0, #0x67
  404798:	b.eq	404870 <ferror@plt+0x2680>  // b.none
  40479c:	cmp	w0, #0x68
  4047a0:	b.eq	404844 <ferror@plt+0x2654>  // b.none
  4047a4:	cmp	w0, #0x64
  4047a8:	b.eq	404838 <ferror@plt+0x2648>  // b.none
  4047ac:	ldrh	w0, [x21, #38]
  4047b0:	cbz	w0, 4048fc <ferror@plt+0x270c>
  4047b4:	ubfx	x0, x0, #4, #2
  4047b8:	sub	w0, w0, #0x1
  4047bc:	cmp	w0, #0x2
  4047c0:	b.hi	404918 <ferror@plt+0x2728>  // b.pmore
  4047c4:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4047c8:	add	x1, x1, #0xcf0
  4047cc:	add	x1, x1, #0xa8
  4047d0:	ldr	x1, [x1, w0, uxtw #3]
  4047d4:	b	4046a0 <ferror@plt+0x24b0>
  4047d8:	ldr	x1, [x19]
  4047dc:	ldr	w0, [x20, #8]
  4047e0:	sub	w0, w0, #0x20
  4047e4:	tst	w0, #0xffffffdf
  4047e8:	ldr	x1, [x1]
  4047ec:	b.ne	4046d0 <ferror@plt+0x24e0>  // b.any
  4047f0:	ldr	x0, [x20, #16]
  4047f4:	bl	402140 <printf@plt>
  4047f8:	b	404650 <ferror@plt+0x2460>
  4047fc:	ldr	x1, [x0, #32]
  404800:	adrp	x0, 407000 <ferror@plt+0x4e10>
  404804:	add	x0, x0, #0x728
  404808:	bl	402140 <printf@plt>
  40480c:	ldr	x1, [x19]
  404810:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  404814:	add	x0, x0, #0x2c0
  404818:	add	x0, x0, #0x18
  40481c:	ldrsh	w1, [x1, #26]
  404820:	bl	402140 <printf@plt>
  404824:	ldp	x19, x20, [sp, #16]
  404828:	adrp	x0, 407000 <ferror@plt+0x4e10>
  40482c:	ldp	x29, x30, [sp], #64
  404830:	add	x0, x0, #0x730
  404834:	b	402140 <printf@plt>
  404838:	adrp	x1, 407000 <ferror@plt+0x4e10>
  40483c:	add	x1, x1, #0x6d8
  404840:	b	4046a0 <ferror@plt+0x24b0>
  404844:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404848:	add	x1, x1, #0x6e8
  40484c:	b	4046a0 <ferror@plt+0x24b0>
  404850:	mov	x1, x0
  404854:	adrp	x0, 407000 <ferror@plt+0x4e10>
  404858:	add	x0, x0, #0x6f8
  40485c:	bl	402140 <printf@plt>
  404860:	mov	x0, x21
  404864:	bl	401ff0 <free@plt>
  404868:	ldp	x21, x22, [sp, #32]
  40486c:	b	404628 <ferror@plt+0x2438>
  404870:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404874:	add	x1, x1, #0x6e0
  404878:	b	4046a0 <ferror@plt+0x24b0>
  40487c:	ldr	x0, [x20, #192]
  404880:	bl	401ff0 <free@plt>
  404884:	sub	w0, w21, #0xd
  404888:	cmp	w0, #0x2
  40488c:	b.ls	404908 <ferror@plt+0x2718>  // b.plast
  404890:	sub	w0, w21, #0xa
  404894:	cmp	w0, #0x2
  404898:	b.ls	4048ec <ferror@plt+0x26fc>  // b.plast
  40489c:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4048a0:	add	x1, x1, #0x770
  4048a4:	mov	w2, #0x5                   	// #5
  4048a8:	mov	x0, #0x0                   	// #0
  4048ac:	bl	4020e0 <dcgettext@plt>
  4048b0:	mov	w2, w21
  4048b4:	mov	x1, x0
  4048b8:	add	x0, x20, #0xc0
  4048bc:	bl	401dd0 <asprintf@plt>
  4048c0:	tbnz	w0, #31, 404958 <ferror@plt+0x2768>
  4048c4:	ldr	x1, [x20, #192]
  4048c8:	b	4046a0 <ferror@plt+0x24b0>
  4048cc:	adrp	x0, 407000 <ferror@plt+0x4e10>
  4048d0:	add	x0, x0, #0x708
  4048d4:	bl	402140 <printf@plt>
  4048d8:	b	404718 <ferror@plt+0x2528>
  4048dc:	adrp	x0, 407000 <ferror@plt+0x4e10>
  4048e0:	add	x0, x0, #0x7a0
  4048e4:	bl	402140 <printf@plt>
  4048e8:	b	4046b0 <ferror@plt+0x24c0>
  4048ec:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4048f0:	mov	w2, #0x5                   	// #5
  4048f4:	add	x1, x1, #0x758
  4048f8:	b	4048a8 <ferror@plt+0x26b8>
  4048fc:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404900:	add	x1, x1, #0x6f0
  404904:	b	4046a0 <ferror@plt+0x24b0>
  404908:	adrp	x1, 407000 <ferror@plt+0x4e10>
  40490c:	mov	w2, #0x5                   	// #5
  404910:	add	x1, x1, #0x738
  404914:	b	4048a8 <ferror@plt+0x26b8>
  404918:	mov	x22, x20
  40491c:	ldr	x0, [x22, #200]!
  404920:	bl	401ff0 <free@plt>
  404924:	mov	w2, #0x5                   	// #5
  404928:	adrp	x1, 407000 <ferror@plt+0x4e10>
  40492c:	mov	x0, #0x0                   	// #0
  404930:	add	x1, x1, #0x788
  404934:	bl	4020e0 <dcgettext@plt>
  404938:	mov	x1, x0
  40493c:	ldrh	w3, [x21, #38]
  404940:	mov	x0, x22
  404944:	ldrb	w2, [x21, #40]
  404948:	bl	401dd0 <asprintf@plt>
  40494c:	tbnz	w0, #31, 404958 <ferror@plt+0x2768>
  404950:	ldr	x1, [x20, #200]
  404954:	b	4046a0 <ferror@plt+0x24b0>
  404958:	bl	402170 <__errno_location@plt>
  40495c:	ldr	w0, [x0]
  404960:	bl	402060 <xstrerror@plt>
  404964:	mov	x1, x0
  404968:	adrp	x0, 408000 <ferror@plt+0x5e10>
  40496c:	add	x0, x0, #0x0
  404970:	bl	405018 <ferror@plt+0x2e28>
  404974:	nop
  404978:	stp	x29, x30, [sp, #-48]!
  40497c:	mov	x29, sp
  404980:	stp	x19, x20, [sp, #16]
  404984:	mov	x19, x0
  404988:	adrp	x20, 41a000 <ferror@plt+0x17e10>
  40498c:	ldr	x0, [x0]
  404990:	stp	x21, x22, [sp, #32]
  404994:	add	x20, x20, #0xbc8
  404998:	mov	x22, x1
  40499c:	ldrb	w0, [x0, #8]
  4049a0:	bl	401d50 <bfd_is_undefined_symclass@plt>
  4049a4:	cbz	w0, 404a18 <ferror@plt+0x2828>
  4049a8:	ldr	w0, [x20, #8]
  4049ac:	adrp	x21, 407000 <ferror@plt+0x4e10>
  4049b0:	add	x21, x21, #0x708
  4049b4:	cmp	w0, #0x40
  4049b8:	b.eq	404b4c <ferror@plt+0x295c>  // b.none
  4049bc:	mov	x0, x21
  4049c0:	bl	402140 <printf@plt>
  4049c4:	ldr	x1, [x19]
  4049c8:	adrp	x0, 407000 <ferror@plt+0x4e10>
  4049cc:	add	x0, x0, #0x7c8
  4049d0:	ldrb	w1, [x1, #8]
  4049d4:	bl	402140 <printf@plt>
  4049d8:	ldr	x0, [x19]
  4049dc:	ldrb	w1, [x0, #8]
  4049e0:	cmp	w1, #0x2d
  4049e4:	b.eq	404af8 <ferror@plt+0x2908>  // b.none
  4049e8:	ldr	w1, [x20, #188]
  4049ec:	ldr	x19, [x0, #16]
  4049f0:	cbz	w1, 4049fc <ferror@plt+0x280c>
  4049f4:	ldrb	w0, [x19]
  4049f8:	cbnz	w0, 404a48 <ferror@plt+0x2858>
  4049fc:	mov	x1, x19
  404a00:	adrp	x0, 408000 <ferror@plt+0x5e10>
  404a04:	ldp	x19, x20, [sp, #16]
  404a08:	add	x0, x0, #0x48
  404a0c:	ldp	x21, x22, [sp, #32]
  404a10:	ldp	x29, x30, [sp], #48
  404a14:	b	402140 <printf@plt>
  404a18:	ldr	w0, [x20, #148]
  404a1c:	cbz	w0, 404a88 <ferror@plt+0x2898>
  404a20:	ldr	w0, [x20, #208]
  404a24:	cbnz	w0, 404a88 <ferror@plt+0x2898>
  404a28:	ldr	x0, [x19, #16]
  404a2c:	cbz	x0, 404b68 <ferror@plt+0x2978>
  404a30:	ldr	x1, [x0, #56]
  404a34:	ldr	w0, [x20, #8]
  404a38:	sub	w0, w0, #0x20
  404a3c:	tst	w0, #0xffffffdf
  404a40:	b.eq	404aa0 <ferror@plt+0x28b0>  // b.none
  404a44:	bl	403d48 <ferror@plt+0x1b58>
  404a48:	adrp	x2, 41a000 <ferror@plt+0x17e10>
  404a4c:	mov	x0, x22
  404a50:	mov	x1, x19
  404a54:	ldr	w2, [x2, #724]
  404a58:	bl	402030 <bfd_demangle@plt>
  404a5c:	mov	x20, x0
  404a60:	cbz	x0, 4049fc <ferror@plt+0x280c>
  404a64:	mov	x1, x20
  404a68:	adrp	x0, 408000 <ferror@plt+0x5e10>
  404a6c:	add	x0, x0, #0x48
  404a70:	bl	402140 <printf@plt>
  404a74:	mov	x0, x20
  404a78:	ldp	x19, x20, [sp, #16]
  404a7c:	ldp	x21, x22, [sp, #32]
  404a80:	ldp	x29, x30, [sp], #48
  404a84:	b	401ff0 <free@plt>
  404a88:	ldr	x1, [x19]
  404a8c:	ldr	w0, [x20, #8]
  404a90:	sub	w0, w0, #0x20
  404a94:	tst	w0, #0xffffffdf
  404a98:	ldr	x1, [x1]
  404a9c:	b.ne	404a44 <ferror@plt+0x2854>  // b.any
  404aa0:	ldr	x0, [x20, #16]
  404aa4:	bl	402140 <printf@plt>
  404aa8:	ldr	w0, [x20, #208]
  404aac:	cbz	w0, 4049c4 <ferror@plt+0x27d4>
  404ab0:	ldr	x0, [x19, #16]
  404ab4:	cbz	x0, 404b58 <ferror@plt+0x2968>
  404ab8:	ldr	x0, [x0, #56]
  404abc:	cmp	x0, #0x0
  404ac0:	cset	w0, ne  // ne = any
  404ac4:	cbz	w0, 4049c4 <ferror@plt+0x27d4>
  404ac8:	mov	w0, #0x20                  	// #32
  404acc:	bl	402190 <putchar@plt>
  404ad0:	ldr	x0, [x19, #16]
  404ad4:	cbz	x0, 404b70 <ferror@plt+0x2980>
  404ad8:	ldr	x1, [x0, #56]
  404adc:	ldr	w0, [x20, #8]
  404ae0:	sub	w0, w0, #0x20
  404ae4:	tst	w0, #0xffffffdf
  404ae8:	b.ne	404a44 <ferror@plt+0x2854>  // b.any
  404aec:	ldr	x0, [x20, #16]
  404af0:	bl	402140 <printf@plt>
  404af4:	b	4049c4 <ferror@plt+0x27d4>
  404af8:	mov	w0, #0x20                  	// #32
  404afc:	bl	402190 <putchar@plt>
  404b00:	ldr	x1, [x19]
  404b04:	adrp	x21, 41a000 <ferror@plt+0x17e10>
  404b08:	add	x21, x21, #0x2c0
  404b0c:	add	x0, x21, #0x20
  404b10:	ldrb	w1, [x1, #25]
  404b14:	bl	402140 <printf@plt>
  404b18:	mov	w0, #0x20                  	// #32
  404b1c:	bl	402190 <putchar@plt>
  404b20:	ldr	x1, [x19]
  404b24:	add	x0, x21, #0x18
  404b28:	ldrsh	w1, [x1, #26]
  404b2c:	bl	402140 <printf@plt>
  404b30:	ldr	x1, [x19]
  404b34:	adrp	x0, 407000 <ferror@plt+0x4e10>
  404b38:	add	x0, x0, #0x7d0
  404b3c:	ldr	x1, [x1, #32]
  404b40:	bl	402140 <printf@plt>
  404b44:	ldr	x0, [x19]
  404b48:	b	4049e8 <ferror@plt+0x27f8>
  404b4c:	mov	x0, x21
  404b50:	bl	402140 <printf@plt>
  404b54:	b	4049bc <ferror@plt+0x27cc>
  404b58:	ldr	x0, [x19, #8]
  404b5c:	cmp	x0, #0x0
  404b60:	cset	w0, ne  // ne = any
  404b64:	b	404ac4 <ferror@plt+0x28d4>
  404b68:	ldr	x1, [x19, #8]
  404b6c:	b	404a34 <ferror@plt+0x2844>
  404b70:	ldr	x1, [x19, #8]
  404b74:	b	404adc <ferror@plt+0x28ec>
  404b78:	stp	x29, x30, [sp, #-32]!
  404b7c:	mov	x2, x0
  404b80:	mov	x29, sp
  404b84:	stp	x19, x20, [sp, #16]
  404b88:	adrp	x19, 41a000 <ferror@plt+0x17e10>
  404b8c:	add	x19, x19, #0xbc8
  404b90:	mov	x20, x1
  404b94:	ldp	x0, x3, [x19, #32]
  404b98:	ldr	w1, [x19, #48]
  404b9c:	ldr	x4, [x0, #8]
  404ba0:	ldr	x4, [x4, #608]
  404ba4:	blr	x4
  404ba8:	ldr	x4, [x19, #32]
  404bac:	mov	x2, x20
  404bb0:	mov	x20, x0
  404bb4:	ldr	w1, [x19, #48]
  404bb8:	mov	x0, x4
  404bbc:	ldr	x4, [x4, #8]
  404bc0:	ldr	x3, [x19, #56]
  404bc4:	ldr	x4, [x4, #608]
  404bc8:	blr	x4
  404bcc:	cmp	x20, #0x0
  404bd0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  404bd4:	b.eq	404c3c <ferror@plt+0x2a4c>  // b.none
  404bd8:	ldr	x1, [x0, #8]
  404bdc:	ldr	x0, [x20, #8]
  404be0:	cbz	x1, 404c20 <ferror@plt+0x2a30>
  404be4:	cbz	x0, 404c34 <ferror@plt+0x2a44>
  404be8:	ldrb	w3, [x1]
  404bec:	ldrb	w2, [x0]
  404bf0:	cbz	w3, 404c0c <ferror@plt+0x2a1c>
  404bf4:	cbz	w2, 404c34 <ferror@plt+0x2a44>
  404bf8:	bl	4020f0 <strcoll@plt>
  404bfc:	neg	w0, w0
  404c00:	ldp	x19, x20, [sp, #16]
  404c04:	ldp	x29, x30, [sp], #32
  404c08:	ret
  404c0c:	cmp	w2, #0x0
  404c10:	csetm	w0, ne  // ne = any
  404c14:	ldp	x19, x20, [sp, #16]
  404c18:	ldp	x29, x30, [sp], #32
  404c1c:	ret
  404c20:	cmp	x0, #0x0
  404c24:	csetm	w0, ne  // ne = any
  404c28:	ldp	x19, x20, [sp, #16]
  404c2c:	ldp	x29, x30, [sp], #32
  404c30:	ret
  404c34:	mov	w0, #0x1                   	// #1
  404c38:	b	404c00 <ferror@plt+0x2a10>
  404c3c:	ldr	x0, [x19, #32]
  404c40:	ldr	x0, [x0]
  404c44:	bl	404f88 <ferror@plt+0x2d98>
  404c48:	stp	x29, x30, [sp, #-32]!
  404c4c:	mov	x29, sp
  404c50:	stp	x19, x20, [sp, #16]
  404c54:	mov	x19, x0
  404c58:	bl	401e60 <bfd_get_error@plt>
  404c5c:	cbnz	w0, 404cb4 <ferror@plt+0x2ac4>
  404c60:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404c64:	mov	w2, #0x5                   	// #5
  404c68:	add	x1, x1, #0xdd0
  404c6c:	mov	x0, #0x0                   	// #0
  404c70:	bl	4020e0 <dcgettext@plt>
  404c74:	mov	x20, x0
  404c78:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  404c7c:	ldr	x0, [x0, #1880]
  404c80:	bl	402040 <fflush@plt>
  404c84:	cbz	x19, 404ccc <ferror@plt+0x2adc>
  404c88:	mov	x4, x20
  404c8c:	mov	x3, x19
  404c90:	adrp	x1, 41a000 <ferror@plt+0x17e10>
  404c94:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  404c98:	ldp	x19, x20, [sp, #16]
  404c9c:	ldp	x29, x30, [sp], #32
  404ca0:	ldr	x2, [x1, #3256]
  404ca4:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404ca8:	ldr	x0, [x0, #1856]
  404cac:	add	x1, x1, #0xde8
  404cb0:	b	4021c0 <fprintf@plt>
  404cb4:	bl	4020c0 <bfd_errmsg@plt>
  404cb8:	mov	x20, x0
  404cbc:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  404cc0:	ldr	x0, [x0, #1880]
  404cc4:	bl	402040 <fflush@plt>
  404cc8:	cbnz	x19, 404c88 <ferror@plt+0x2a98>
  404ccc:	mov	x3, x20
  404cd0:	adrp	x2, 41a000 <ferror@plt+0x17e10>
  404cd4:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  404cd8:	adrp	x1, 408000 <ferror@plt+0x5e10>
  404cdc:	ldp	x19, x20, [sp, #16]
  404ce0:	add	x1, x1, #0x320
  404ce4:	ldp	x29, x30, [sp], #32
  404ce8:	ldr	x2, [x2, #3256]
  404cec:	ldr	x0, [x0, #1856]
  404cf0:	b	4021c0 <fprintf@plt>
  404cf4:	nop
  404cf8:	stp	x29, x30, [sp, #-80]!
  404cfc:	mov	x29, sp
  404d00:	stp	x21, x22, [sp, #32]
  404d04:	mov	x21, x1
  404d08:	ldr	w1, [x1, #12]
  404d0c:	stp	x19, x20, [sp, #16]
  404d10:	mov	w20, #0x60                  	// #96
  404d14:	add	w1, w1, #0x1
  404d18:	stp	x23, x24, [sp, #48]
  404d1c:	mov	x22, x0
  404d20:	ldr	x2, [x21, #16]
  404d24:	smull	x0, w1, w20
  404d28:	str	w1, [x21, #12]
  404d2c:	cmp	x2, x0
  404d30:	b.cs	404d78 <ferror@plt+0x2b88>  // b.hs, b.nlast
  404d34:	mov	w19, #0xc0                  	// #192
  404d38:	cmp	w1, #0x3f
  404d3c:	ldr	x0, [x21, #24]
  404d40:	smull	x1, w1, w19
  404d44:	mov	x19, #0x3000                	// #12288
  404d48:	csel	x19, x1, x19, gt
  404d4c:	mov	x1, x19
  404d50:	bl	401e10 <xrealloc@plt>
  404d54:	ldr	x2, [x21, #16]
  404d58:	str	x0, [x21, #24]
  404d5c:	mov	w1, #0x0                   	// #0
  404d60:	add	x0, x0, x2
  404d64:	sub	x2, x19, x2
  404d68:	bl	401e70 <memset@plt>
  404d6c:	str	x19, [x21, #16]
  404d70:	ldr	w0, [x21, #12]
  404d74:	smull	x0, w0, w20
  404d78:	ldr	x3, [x21, #24]
  404d7c:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404d80:	ldr	x4, [x22]
  404d84:	add	x3, x3, x0
  404d88:	add	x1, x1, #0xdf8
  404d8c:	mov	w2, #0x5                   	// #5
  404d90:	mov	x0, #0x0                   	// #0
  404d94:	stur	x4, [x3, #-96]
  404d98:	bl	4020e0 <dcgettext@plt>
  404d9c:	mov	x19, x0
  404da0:	ldr	w1, [x22, #16]
  404da4:	ldr	x23, [x22]
  404da8:	cbz	w1, 404f08 <ferror@plt+0x2d18>
  404dac:	cmp	w1, #0x1
  404db0:	b.eq	404f24 <ferror@plt+0x2d34>  // b.none
  404db4:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404db8:	mov	w2, #0x5                   	// #5
  404dbc:	add	x1, x1, #0xe38
  404dc0:	mov	x0, #0x0                   	// #0
  404dc4:	bl	4020e0 <dcgettext@plt>
  404dc8:	mov	x20, x0
  404dcc:	ldr	w0, [x22, #12]
  404dd0:	cbz	w0, 404eec <ferror@plt+0x2cfc>
  404dd4:	cmp	w0, #0x1
  404dd8:	b.ne	404ed0 <ferror@plt+0x2ce0>  // b.any
  404ddc:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404de0:	mov	w2, #0x5                   	// #5
  404de4:	add	x1, x1, #0xe28
  404de8:	mov	x0, #0x0                   	// #0
  404dec:	bl	4020e0 <dcgettext@plt>
  404df0:	mov	x3, x0
  404df4:	mov	x2, x20
  404df8:	mov	x1, x23
  404dfc:	mov	x0, x19
  404e00:	bl	402140 <printf@plt>
  404e04:	ldr	x0, [x21]
  404e08:	ldr	x1, [x22]
  404e0c:	bl	402000 <bfd_openw@plt>
  404e10:	mov	x20, x0
  404e14:	cbz	x0, 404f40 <ferror@plt+0x2d50>
  404e18:	mov	w1, #0x1                   	// #1
  404e1c:	mov	w19, #0x2                   	// #2
  404e20:	bl	401f10 <bfd_set_format@plt>
  404e24:	cbz	w0, 404f68 <ferror@plt+0x2d78>
  404e28:	adrp	x22, 407000 <ferror@plt+0x4e10>
  404e2c:	mov	x24, #0xffffffffffffffa0    	// #-96
  404e30:	add	x22, x22, #0xe50
  404e34:	mov	w23, #0x1                   	// #1
  404e38:	str	x25, [sp, #64]
  404e3c:	mov	w25, #0x60                  	// #96
  404e40:	b	404e50 <ferror@plt+0x2c60>
  404e44:	add	w19, w19, #0x1
  404e48:	cmp	w19, #0x59
  404e4c:	b.eq	404eac <ferror@plt+0x2cbc>  // b.none
  404e50:	ldr	x3, [x20, #8]
  404e54:	mov	w1, w19
  404e58:	mov	x0, x20
  404e5c:	mov	x2, #0x0                   	// #0
  404e60:	ldr	x3, [x3, #656]
  404e64:	blr	x3
  404e68:	cbz	w0, 404e44 <ferror@plt+0x2c54>
  404e6c:	mov	w0, w19
  404e70:	mov	x1, #0x0                   	// #0
  404e74:	bl	401fb0 <bfd_printable_arch_mach@plt>
  404e78:	mov	x1, x0
  404e7c:	mov	x0, x22
  404e80:	bl	402140 <printf@plt>
  404e84:	ldr	w2, [x21, #12]
  404e88:	sub	w0, w19, #0x2
  404e8c:	ldr	x1, [x21, #24]
  404e90:	add	w19, w19, #0x1
  404e94:	cmp	w19, #0x59
  404e98:	smaddl	x2, w2, w25, x24
  404e9c:	add	x1, x1, x2
  404ea0:	add	x0, x1, x0
  404ea4:	strb	w23, [x0, #8]
  404ea8:	b.ne	404e50 <ferror@plt+0x2c60>  // b.any
  404eac:	ldr	x25, [sp, #64]
  404eb0:	mov	x0, x20
  404eb4:	bl	401f60 <bfd_close_all_done@plt>
  404eb8:	ldr	w0, [x21, #8]
  404ebc:	ldp	x19, x20, [sp, #16]
  404ec0:	ldp	x21, x22, [sp, #32]
  404ec4:	ldp	x23, x24, [sp, #48]
  404ec8:	ldp	x29, x30, [sp], #80
  404ecc:	ret
  404ed0:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404ed4:	mov	w2, #0x5                   	// #5
  404ed8:	add	x1, x1, #0xe38
  404edc:	mov	x0, #0x0                   	// #0
  404ee0:	bl	4020e0 <dcgettext@plt>
  404ee4:	mov	x3, x0
  404ee8:	b	404df4 <ferror@plt+0x2c04>
  404eec:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404ef0:	mov	w2, #0x5                   	// #5
  404ef4:	add	x1, x1, #0xe18
  404ef8:	mov	x0, #0x0                   	// #0
  404efc:	bl	4020e0 <dcgettext@plt>
  404f00:	mov	x3, x0
  404f04:	b	404df4 <ferror@plt+0x2c04>
  404f08:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404f0c:	mov	w2, #0x5                   	// #5
  404f10:	add	x1, x1, #0xe18
  404f14:	mov	x0, #0x0                   	// #0
  404f18:	bl	4020e0 <dcgettext@plt>
  404f1c:	mov	x20, x0
  404f20:	b	404dcc <ferror@plt+0x2bdc>
  404f24:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404f28:	mov	w2, #0x5                   	// #5
  404f2c:	add	x1, x1, #0xe28
  404f30:	mov	x0, #0x0                   	// #0
  404f34:	bl	4020e0 <dcgettext@plt>
  404f38:	mov	x20, x0
  404f3c:	b	404dcc <ferror@plt+0x2bdc>
  404f40:	ldr	x0, [x21]
  404f44:	bl	404c48 <ferror@plt+0x2a58>
  404f48:	mov	w1, #0x1                   	// #1
  404f4c:	str	w1, [x21, #8]
  404f50:	mov	w0, w1
  404f54:	ldp	x19, x20, [sp, #16]
  404f58:	ldp	x21, x22, [sp, #32]
  404f5c:	ldp	x23, x24, [sp, #48]
  404f60:	ldp	x29, x30, [sp], #80
  404f64:	ret
  404f68:	bl	401e60 <bfd_get_error@plt>
  404f6c:	cmp	w0, #0x5
  404f70:	b.eq	404eb0 <ferror@plt+0x2cc0>  // b.none
  404f74:	ldr	x0, [x22]
  404f78:	bl	404c48 <ferror@plt+0x2a58>
  404f7c:	mov	w0, #0x1                   	// #1
  404f80:	str	w0, [x21, #8]
  404f84:	b	404eb0 <ferror@plt+0x2cc0>
  404f88:	stp	x29, x30, [sp, #-16]!
  404f8c:	mov	x29, sp
  404f90:	bl	404c48 <ferror@plt+0x2a58>
  404f94:	mov	w0, #0x1                   	// #1
  404f98:	bl	402080 <xexit@plt>
  404f9c:	nop
  404fa0:	stp	x29, x30, [sp, #-80]!
  404fa4:	adrp	x2, 41a000 <ferror@plt+0x17e10>
  404fa8:	mov	x29, sp
  404fac:	str	x21, [sp, #32]
  404fb0:	mov	x21, x0
  404fb4:	ldr	x0, [x2, #1880]
  404fb8:	stp	x19, x20, [sp, #16]
  404fbc:	mov	x19, x1
  404fc0:	adrp	x20, 41a000 <ferror@plt+0x17e10>
  404fc4:	bl	402040 <fflush@plt>
  404fc8:	adrp	x2, 41a000 <ferror@plt+0x17e10>
  404fcc:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404fd0:	ldr	x0, [x20, #1856]
  404fd4:	add	x1, x1, #0x538
  404fd8:	ldr	x2, [x2, #3256]
  404fdc:	bl	4021c0 <fprintf@plt>
  404fe0:	ldp	x6, x7, [x19]
  404fe4:	mov	x1, x21
  404fe8:	ldp	x4, x5, [x19, #16]
  404fec:	add	x2, sp, #0x30
  404ff0:	ldr	x0, [x20, #1856]
  404ff4:	stp	x6, x7, [sp, #48]
  404ff8:	stp	x4, x5, [sp, #64]
  404ffc:	bl	402130 <vfprintf@plt>
  405000:	ldr	x1, [x20, #1856]
  405004:	mov	w0, #0xa                   	// #10
  405008:	ldp	x19, x20, [sp, #16]
  40500c:	ldr	x21, [sp, #32]
  405010:	ldp	x29, x30, [sp], #80
  405014:	b	401d80 <putc@plt>
  405018:	stp	x29, x30, [sp, #-272]!
  40501c:	mov	w9, #0xffffffc8            	// #-56
  405020:	mov	w8, #0xffffff80            	// #-128
  405024:	mov	x29, sp
  405028:	add	x10, sp, #0xd0
  40502c:	add	x11, sp, #0x110
  405030:	stp	x11, x11, [sp, #48]
  405034:	str	x10, [sp, #64]
  405038:	stp	w9, w8, [sp, #72]
  40503c:	ldp	x10, x11, [sp, #48]
  405040:	stp	x1, x2, [sp, #216]
  405044:	add	x1, sp, #0x10
  405048:	ldp	x8, x9, [sp, #64]
  40504c:	stp	x10, x11, [sp, #16]
  405050:	stp	x8, x9, [sp, #32]
  405054:	str	q0, [sp, #80]
  405058:	str	q1, [sp, #96]
  40505c:	str	q2, [sp, #112]
  405060:	str	q3, [sp, #128]
  405064:	str	q4, [sp, #144]
  405068:	str	q5, [sp, #160]
  40506c:	str	q6, [sp, #176]
  405070:	str	q7, [sp, #192]
  405074:	stp	x3, x4, [sp, #232]
  405078:	stp	x5, x6, [sp, #248]
  40507c:	str	x7, [sp, #264]
  405080:	bl	404fa0 <ferror@plt+0x2db0>
  405084:	mov	w0, #0x1                   	// #1
  405088:	bl	402080 <xexit@plt>
  40508c:	nop
  405090:	stp	x29, x30, [sp, #-320]!
  405094:	adrp	x8, 41a000 <ferror@plt+0x17e10>
  405098:	mov	w9, #0xffffffc8            	// #-56
  40509c:	mov	x29, sp
  4050a0:	add	x10, sp, #0x100
  4050a4:	add	x11, sp, #0x140
  4050a8:	stp	x19, x20, [sp, #16]
  4050ac:	mov	x20, x0
  4050b0:	adrp	x19, 41a000 <ferror@plt+0x17e10>
  4050b4:	ldr	x0, [x8, #1880]
  4050b8:	mov	w8, #0xffffff80            	// #-128
  4050bc:	stp	x11, x11, [sp, #64]
  4050c0:	str	x10, [sp, #80]
  4050c4:	stp	w9, w8, [sp, #88]
  4050c8:	ldp	x10, x11, [sp, #64]
  4050cc:	stp	x10, x11, [sp, #96]
  4050d0:	ldp	x8, x9, [sp, #80]
  4050d4:	stp	x8, x9, [sp, #112]
  4050d8:	str	q0, [sp, #128]
  4050dc:	str	q1, [sp, #144]
  4050e0:	str	q2, [sp, #160]
  4050e4:	str	q3, [sp, #176]
  4050e8:	str	q4, [sp, #192]
  4050ec:	str	q5, [sp, #208]
  4050f0:	str	q6, [sp, #224]
  4050f4:	str	q7, [sp, #240]
  4050f8:	stp	x1, x2, [sp, #264]
  4050fc:	stp	x3, x4, [sp, #280]
  405100:	stp	x5, x6, [sp, #296]
  405104:	str	x7, [sp, #312]
  405108:	bl	402040 <fflush@plt>
  40510c:	adrp	x2, 41a000 <ferror@plt+0x17e10>
  405110:	adrp	x1, 407000 <ferror@plt+0x4e10>
  405114:	ldr	x0, [x19, #1856]
  405118:	add	x1, x1, #0x538
  40511c:	ldr	x2, [x2, #3256]
  405120:	bl	4021c0 <fprintf@plt>
  405124:	ldp	x6, x7, [sp, #96]
  405128:	add	x2, sp, #0x20
  40512c:	ldp	x4, x5, [sp, #112]
  405130:	mov	x1, x20
  405134:	ldr	x0, [x19, #1856]
  405138:	stp	x6, x7, [sp, #32]
  40513c:	stp	x4, x5, [sp, #48]
  405140:	bl	402130 <vfprintf@plt>
  405144:	ldr	x1, [x19, #1856]
  405148:	mov	w0, #0xa                   	// #10
  40514c:	bl	401d80 <putc@plt>
  405150:	ldp	x19, x20, [sp, #16]
  405154:	ldp	x29, x30, [sp], #320
  405158:	ret
  40515c:	nop
  405160:	stp	x29, x30, [sp, #-32]!
  405164:	mov	x29, sp
  405168:	stp	x19, x20, [sp, #16]
  40516c:	adrp	x19, 407000 <ferror@plt+0x4e10>
  405170:	add	x19, x19, #0xe58
  405174:	mov	x0, x19
  405178:	bl	401d40 <bfd_set_default_target@plt>
  40517c:	cbz	w0, 40518c <ferror@plt+0x2f9c>
  405180:	ldp	x19, x20, [sp, #16]
  405184:	ldp	x29, x30, [sp], #32
  405188:	ret
  40518c:	adrp	x1, 407000 <ferror@plt+0x4e10>
  405190:	add	x1, x1, #0xe78
  405194:	mov	w2, #0x5                   	// #5
  405198:	mov	x0, #0x0                   	// #0
  40519c:	bl	4020e0 <dcgettext@plt>
  4051a0:	mov	x20, x0
  4051a4:	bl	401e60 <bfd_get_error@plt>
  4051a8:	bl	4020c0 <bfd_errmsg@plt>
  4051ac:	mov	x2, x0
  4051b0:	mov	x1, x19
  4051b4:	mov	x0, x20
  4051b8:	bl	405018 <ferror@plt+0x2e28>
  4051bc:	nop
  4051c0:	stp	x29, x30, [sp, #-48]!
  4051c4:	adrp	x1, 41a000 <ferror@plt+0x17e10>
  4051c8:	mov	x29, sp
  4051cc:	stp	x19, x20, [sp, #16]
  4051d0:	mov	x19, x0
  4051d4:	ldr	x0, [x1, #1880]
  4051d8:	stp	x21, x22, [sp, #32]
  4051dc:	adrp	x22, 41a000 <ferror@plt+0x17e10>
  4051e0:	bl	402040 <fflush@plt>
  4051e4:	mov	w2, #0x5                   	// #5
  4051e8:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4051ec:	ldr	x20, [x22, #1856]
  4051f0:	add	x1, x1, #0xea8
  4051f4:	mov	x0, #0x0                   	// #0
  4051f8:	bl	4020e0 <dcgettext@plt>
  4051fc:	adrp	x2, 41a000 <ferror@plt+0x17e10>
  405200:	mov	x1, x0
  405204:	mov	x0, x20
  405208:	ldr	x2, [x2, #3256]
  40520c:	bl	4021c0 <fprintf@plt>
  405210:	ldr	x2, [x19]
  405214:	cbz	x2, 40523c <ferror@plt+0x304c>
  405218:	adrp	x20, 408000 <ferror@plt+0x5e10>
  40521c:	add	x21, x22, #0x740
  405220:	add	x20, x20, #0x48
  405224:	nop
  405228:	ldr	x0, [x21]
  40522c:	mov	x1, x20
  405230:	bl	4021c0 <fprintf@plt>
  405234:	ldr	x2, [x19, #8]!
  405238:	cbnz	x2, 405228 <ferror@plt+0x3038>
  40523c:	ldr	x1, [x22, #1856]
  405240:	mov	w0, #0xa                   	// #10
  405244:	ldp	x19, x20, [sp, #16]
  405248:	ldp	x21, x22, [sp, #32]
  40524c:	ldp	x29, x30, [sp], #48
  405250:	b	401d90 <fputc@plt>
  405254:	nop
  405258:	stp	x29, x30, [sp, #-48]!
  40525c:	mov	x29, sp
  405260:	stp	x19, x20, [sp, #16]
  405264:	mov	x20, x1
  405268:	stp	x21, x22, [sp, #32]
  40526c:	cbz	x0, 4052ec <ferror@plt+0x30fc>
  405270:	mov	x19, x0
  405274:	mov	w2, #0x5                   	// #5
  405278:	adrp	x1, 407000 <ferror@plt+0x4e10>
  40527c:	mov	x0, #0x0                   	// #0
  405280:	add	x1, x1, #0xed8
  405284:	bl	4020e0 <dcgettext@plt>
  405288:	mov	x2, x19
  40528c:	mov	x1, x0
  405290:	mov	x0, x20
  405294:	bl	4021c0 <fprintf@plt>
  405298:	bl	401e40 <bfd_target_list@plt>
  40529c:	mov	x22, x0
  4052a0:	ldr	x2, [x0]
  4052a4:	cbz	x2, 4052cc <ferror@plt+0x30dc>
  4052a8:	adrp	x21, 408000 <ferror@plt+0x5e10>
  4052ac:	add	x19, x0, #0x8
  4052b0:	add	x21, x21, #0x48
  4052b4:	nop
  4052b8:	mov	x1, x21
  4052bc:	mov	x0, x20
  4052c0:	bl	4021c0 <fprintf@plt>
  4052c4:	ldr	x2, [x19], #8
  4052c8:	cbnz	x2, 4052b8 <ferror@plt+0x30c8>
  4052cc:	mov	x1, x20
  4052d0:	mov	w0, #0xa                   	// #10
  4052d4:	bl	401d90 <fputc@plt>
  4052d8:	mov	x0, x22
  4052dc:	ldp	x19, x20, [sp, #16]
  4052e0:	ldp	x21, x22, [sp, #32]
  4052e4:	ldp	x29, x30, [sp], #48
  4052e8:	b	401ff0 <free@plt>
  4052ec:	mov	w2, #0x5                   	// #5
  4052f0:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4052f4:	add	x1, x1, #0xec0
  4052f8:	bl	4020e0 <dcgettext@plt>
  4052fc:	mov	x1, x0
  405300:	mov	x0, x20
  405304:	bl	4021c0 <fprintf@plt>
  405308:	b	405298 <ferror@plt+0x30a8>
  40530c:	nop
  405310:	stp	x29, x30, [sp, #-48]!
  405314:	mov	x29, sp
  405318:	stp	x19, x20, [sp, #16]
  40531c:	mov	x20, x1
  405320:	stp	x21, x22, [sp, #32]
  405324:	cbz	x0, 4053a4 <ferror@plt+0x31b4>
  405328:	mov	x19, x0
  40532c:	mov	w2, #0x5                   	// #5
  405330:	adrp	x1, 407000 <ferror@plt+0x4e10>
  405334:	mov	x0, #0x0                   	// #0
  405338:	add	x1, x1, #0xf10
  40533c:	bl	4020e0 <dcgettext@plt>
  405340:	mov	x2, x19
  405344:	mov	x1, x0
  405348:	mov	x0, x20
  40534c:	bl	4021c0 <fprintf@plt>
  405350:	bl	401d30 <bfd_arch_list@plt>
  405354:	mov	x22, x0
  405358:	ldr	x2, [x0]
  40535c:	cbz	x2, 405384 <ferror@plt+0x3194>
  405360:	adrp	x21, 408000 <ferror@plt+0x5e10>
  405364:	mov	x19, x0
  405368:	add	x21, x21, #0x48
  40536c:	nop
  405370:	mov	x1, x21
  405374:	mov	x0, x20
  405378:	bl	4021c0 <fprintf@plt>
  40537c:	ldr	x2, [x19, #8]!
  405380:	cbnz	x2, 405370 <ferror@plt+0x3180>
  405384:	mov	x1, x20
  405388:	mov	w0, #0xa                   	// #10
  40538c:	bl	401d90 <fputc@plt>
  405390:	mov	x0, x22
  405394:	ldp	x19, x20, [sp, #16]
  405398:	ldp	x21, x22, [sp, #32]
  40539c:	ldp	x29, x30, [sp], #48
  4053a0:	b	401ff0 <free@plt>
  4053a4:	mov	w2, #0x5                   	// #5
  4053a8:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4053ac:	add	x1, x1, #0xef0
  4053b0:	bl	4020e0 <dcgettext@plt>
  4053b4:	mov	x1, x0
  4053b8:	mov	x0, x20
  4053bc:	bl	4021c0 <fprintf@plt>
  4053c0:	b	405350 <ferror@plt+0x3160>
  4053c4:	nop
  4053c8:	stp	x29, x30, [sp, #-192]!
  4053cc:	mov	w2, #0x5                   	// #5
  4053d0:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4053d4:	mov	x29, sp
  4053d8:	add	x1, x1, #0xf30
  4053dc:	mov	x0, #0x0                   	// #0
  4053e0:	stp	x19, x20, [sp, #16]
  4053e4:	bl	4020e0 <dcgettext@plt>
  4053e8:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4053ec:	add	x1, x1, #0xf50
  4053f0:	bl	402140 <printf@plt>
  4053f4:	mov	x0, #0x0                   	// #0
  4053f8:	bl	4069f8 <ferror@plt+0x4808>
  4053fc:	mov	x2, x0
  405400:	add	x1, sp, #0xa0
  405404:	adrp	x0, 404000 <ferror@plt+0x1e10>
  405408:	add	x0, x0, #0xcf8
  40540c:	str	x2, [sp, #160]
  405410:	str	xzr, [sp, #168]
  405414:	stp	xzr, xzr, [sp, #176]
  405418:	bl	401fe0 <bfd_iterate_over_targets@plt>
  40541c:	ldr	x0, [sp, #160]
  405420:	bl	4021b0 <unlink@plt>
  405424:	ldr	x0, [sp, #160]
  405428:	bl	401ff0 <free@plt>
  40542c:	ldr	w19, [sp, #168]
  405430:	cbz	w19, 405444 <ferror@plt+0x3254>
  405434:	mov	w0, w19
  405438:	ldp	x19, x20, [sp, #16]
  40543c:	ldp	x29, x30, [sp], #192
  405440:	ret
  405444:	mov	w20, #0x2                   	// #2
  405448:	stp	x21, x22, [sp, #32]
  40544c:	stp	x23, x24, [sp, #48]
  405450:	stp	x25, x26, [sp, #64]
  405454:	mov	w26, #0x0                   	// #0
  405458:	stp	x27, x28, [sp, #80]
  40545c:	nop
  405460:	mov	x1, #0x0                   	// #0
  405464:	mov	w0, w20
  405468:	bl	401fb0 <bfd_printable_arch_mach@plt>
  40546c:	add	w20, w20, #0x1
  405470:	bl	401ce0 <strlen@plt>
  405474:	cmp	w26, w0
  405478:	csel	w26, w26, w0, ge  // ge = tcont
  40547c:	cmp	w20, #0x59
  405480:	b.ne	405460 <ferror@plt+0x3270>  // b.any
  405484:	adrp	x0, 407000 <ferror@plt+0x4e10>
  405488:	add	x0, x0, #0xf68
  40548c:	bl	402180 <getenv@plt>
  405490:	cbz	x0, 4054a8 <ferror@plt+0x32b8>
  405494:	mov	w2, #0xa                   	// #10
  405498:	mov	x1, #0x0                   	// #0
  40549c:	bl	401fc0 <strtol@plt>
  4054a0:	mov	w2, w0
  4054a4:	cbnz	w0, 4054ac <ferror@plt+0x32bc>
  4054a8:	mov	w2, #0x50                  	// #80
  4054ac:	ldr	w1, [sp, #172]
  4054b0:	cmp	w1, #0x0
  4054b4:	b.le	4056e4 <ferror@plt+0x34f4>
  4054b8:	sub	w2, w2, w26
  4054bc:	adrp	x28, 407000 <ferror@plt+0x4e10>
  4054c0:	sub	w0, w2, #0x1
  4054c4:	adrp	x27, 407000 <ferror@plt+0x4e10>
  4054c8:	adrp	x23, 41a000 <ferror@plt+0x17e10>
  4054cc:	adrp	x2, 407000 <ferror@plt+0x4e10>
  4054d0:	add	x28, x28, #0xf70
  4054d4:	add	x2, x2, #0xf80
  4054d8:	add	x27, x27, #0xf78
  4054dc:	add	x23, x23, #0x758
  4054e0:	str	w0, [sp, #124]
  4054e4:	adrp	x0, 407000 <ferror@plt+0x4e10>
  4054e8:	add	x0, x0, #0xfd0
  4054ec:	str	x2, [sp, #128]
  4054f0:	add	w2, w26, #0x1
  4054f4:	str	x0, [sp, #144]
  4054f8:	adrp	x0, 407000 <ferror@plt+0x4e10>
  4054fc:	add	x0, x0, #0xf90
  405500:	str	x0, [sp, #136]
  405504:	str	w2, [sp, #152]
  405508:	mov	w24, #0x60                  	// #96
  40550c:	ldr	w22, [sp, #124]
  405510:	ldr	x21, [sp, #184]
  405514:	smull	x24, w19, w24
  405518:	sxtw	x25, w19
  40551c:	mov	w20, w19
  405520:	add	x21, x21, x24
  405524:	nop
  405528:	ldr	x0, [x21]
  40552c:	sub	w22, w22, #0x1
  405530:	add	x21, x21, #0x60
  405534:	str	w1, [sp, #104]
  405538:	bl	401ce0 <strlen@plt>
  40553c:	subs	w22, w22, w0
  405540:	b.mi	405554 <ferror@plt+0x3364>  // b.first
  405544:	ldr	w1, [sp, #104]
  405548:	add	w20, w20, #0x1
  40554c:	cmp	w1, w20
  405550:	b.gt	405528 <ferror@plt+0x3338>
  405554:	ldr	w1, [sp, #152]
  405558:	mov	x2, x28
  40555c:	mov	x0, x27
  405560:	bl	402140 <printf@plt>
  405564:	cmp	w20, w19
  405568:	b.eq	405708 <ferror@plt+0x3518>  // b.none
  40556c:	mvn	w21, w19
  405570:	add	x25, x25, #0x1
  405574:	add	w0, w21, w20
  405578:	mov	x2, x24
  40557c:	add	x0, x0, x25
  405580:	add	x0, x0, x0, lsl #1
  405584:	lsl	x22, x0, #5
  405588:	ldr	x1, [sp, #184]
  40558c:	ldr	x0, [sp, #144]
  405590:	ldr	x1, [x1, x2]
  405594:	add	x2, x2, #0x60
  405598:	stp	x2, x2, [sp, #104]
  40559c:	bl	402140 <printf@plt>
  4055a0:	ldr	x2, [sp, #104]
  4055a4:	cmp	x22, x2
  4055a8:	b.ne	405588 <ferror@plt+0x3398>  // b.any
  4055ac:	add	w21, w21, w20
  4055b0:	mov	w0, #0xa                   	// #10
  4055b4:	add	x25, x21, x25
  4055b8:	mov	w22, #0x2                   	// #2
  4055bc:	ldr	x1, [x23]
  4055c0:	add	x25, x25, x25, lsl #1
  4055c4:	lsl	x25, x25, #5
  4055c8:	bl	401d80 <putc@plt>
  4055cc:	nop
  4055d0:	mov	x1, #0x0                   	// #0
  4055d4:	mov	w0, w22
  4055d8:	bl	401fb0 <bfd_printable_arch_mach@plt>
  4055dc:	ldr	x1, [sp, #128]
  4055e0:	bl	401fa0 <strcmp@plt>
  4055e4:	cbnz	w0, 405608 <ferror@plt+0x3418>
  4055e8:	add	w22, w22, #0x1
  4055ec:	cmp	w22, #0x59
  4055f0:	b.ne	4055d0 <ferror@plt+0x33e0>  // b.any
  4055f4:	ldr	w1, [sp, #172]
  4055f8:	cmp	w1, w20
  4055fc:	b.le	4056e4 <ferror@plt+0x34f4>
  405600:	mov	w19, w20
  405604:	b	405508 <ferror@plt+0x3318>
  405608:	mov	x1, #0x0                   	// #0
  40560c:	mov	w0, w22
  405610:	bl	401fb0 <bfd_printable_arch_mach@plt>
  405614:	mov	x2, x0
  405618:	ldr	x0, [sp, #136]
  40561c:	mov	w1, w26
  405620:	bl	402140 <printf@plt>
  405624:	cmp	w20, w19
  405628:	b.eq	4056d0 <ferror@plt+0x34e0>  // b.none
  40562c:	sub	w0, w22, #0x2
  405630:	str	x0, [sp, #104]
  405634:	ldr	x0, [sp, #184]
  405638:	mov	x21, x24
  40563c:	ldr	x3, [sp, #104]
  405640:	add	x2, x0, x21
  405644:	ldr	x1, [x23]
  405648:	add	x2, x2, x3
  40564c:	ldr	x0, [x0, x21]
  405650:	ldrb	w2, [x2, #8]
  405654:	cbz	w2, 405694 <ferror@plt+0x34a4>
  405658:	bl	401cf0 <fputs@plt>
  40565c:	ldr	x1, [x23]
  405660:	add	x21, x21, #0x60
  405664:	cmp	x21, x25
  405668:	b.eq	4056d8 <ferror@plt+0x34e8>  // b.none
  40566c:	mov	w0, #0x20                  	// #32
  405670:	bl	401d80 <putc@plt>
  405674:	ldr	x0, [sp, #184]
  405678:	ldr	x3, [sp, #104]
  40567c:	add	x2, x0, x21
  405680:	ldr	x1, [x23]
  405684:	add	x2, x2, x3
  405688:	ldr	x0, [x0, x21]
  40568c:	ldrb	w2, [x2, #8]
  405690:	cbnz	w2, 405658 <ferror@plt+0x3468>
  405694:	str	x1, [sp, #112]
  405698:	bl	401ce0 <strlen@plt>
  40569c:	sub	w2, w0, #0x1
  4056a0:	ldr	x1, [sp, #112]
  4056a4:	cbz	w0, 405660 <ferror@plt+0x3470>
  4056a8:	sub	w2, w2, #0x1
  4056ac:	mov	w0, #0x2d                  	// #45
  4056b0:	str	w2, [sp, #112]
  4056b4:	str	w2, [sp, #156]
  4056b8:	bl	401d80 <putc@plt>
  4056bc:	ldr	w2, [sp, #112]
  4056c0:	ldr	x1, [x23]
  4056c4:	cmn	w2, #0x1
  4056c8:	b.ne	4056a8 <ferror@plt+0x34b8>  // b.any
  4056cc:	b	405660 <ferror@plt+0x3470>
  4056d0:	ldr	x1, [x23]
  4056d4:	nop
  4056d8:	mov	w0, #0xa                   	// #10
  4056dc:	bl	401d80 <putc@plt>
  4056e0:	b	4055e8 <ferror@plt+0x33f8>
  4056e4:	ldr	w19, [sp, #168]
  4056e8:	ldp	x21, x22, [sp, #32]
  4056ec:	mov	w0, w19
  4056f0:	ldp	x19, x20, [sp, #16]
  4056f4:	ldp	x23, x24, [sp, #48]
  4056f8:	ldp	x25, x26, [sp, #64]
  4056fc:	ldp	x27, x28, [sp, #80]
  405700:	ldp	x29, x30, [sp], #192
  405704:	ret
  405708:	add	x25, x25, #0x1
  40570c:	mvn	w21, w20
  405710:	b	4055ac <ferror@plt+0x33bc>
  405714:	nop
  405718:	stp	x29, x30, [sp, #-240]!
  40571c:	mov	x29, sp
  405720:	stp	x19, x20, [sp, #16]
  405724:	mov	x20, x0
  405728:	mov	x19, x1
  40572c:	stp	x21, x22, [sp, #32]
  405730:	mov	w21, w3
  405734:	cbz	w2, 405750 <ferror@plt+0x3560>
  405738:	ldr	x2, [x19, #8]
  40573c:	add	x1, sp, #0x70
  405740:	mov	x0, x19
  405744:	ldr	x2, [x2, #480]
  405748:	blr	x2
  40574c:	cbz	w0, 4057c0 <ferror@plt+0x35d0>
  405750:	ldr	x0, [x19]
  405754:	mov	x1, x20
  405758:	bl	401cf0 <fputs@plt>
  40575c:	cbz	w21, 405770 <ferror@plt+0x3580>
  405760:	ldrb	w0, [x19, #76]
  405764:	tbz	w0, #7, 40578c <ferror@plt+0x359c>
  405768:	ldr	x2, [x19, #96]
  40576c:	cbnz	x2, 405794 <ferror@plt+0x35a4>
  405770:	mov	x1, x20
  405774:	mov	w0, #0xa                   	// #10
  405778:	bl	401d90 <fputc@plt>
  40577c:	ldp	x19, x20, [sp, #16]
  405780:	ldp	x21, x22, [sp, #32]
  405784:	ldp	x29, x30, [sp], #240
  405788:	ret
  40578c:	ldr	x2, [x19, #88]
  405790:	cbz	x2, 405770 <ferror@plt+0x3580>
  405794:	mov	x0, x20
  405798:	adrp	x1, 407000 <ferror@plt+0x4e10>
  40579c:	add	x1, x1, #0xfd8
  4057a0:	bl	4021c0 <fprintf@plt>
  4057a4:	mov	x1, x20
  4057a8:	mov	w0, #0xa                   	// #10
  4057ac:	bl	401d90 <fputc@plt>
  4057b0:	ldp	x19, x20, [sp, #16]
  4057b4:	ldp	x21, x22, [sp, #32]
  4057b8:	ldp	x29, x30, [sp], #240
  4057bc:	ret
  4057c0:	ldr	x1, [sp, #200]
  4057c4:	add	x0, sp, #0x30
  4057c8:	str	x1, [sp, #48]
  4057cc:	bl	401dc0 <ctime@plt>
  4057d0:	mov	x2, x0
  4057d4:	cbz	x0, 405828 <ferror@plt+0x3638>
  4057d8:	add	x22, sp, #0x48
  4057dc:	add	x3, x2, #0x14
  4057e0:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4057e4:	mov	x0, x22
  4057e8:	add	x1, x1, #0xfb0
  4057ec:	add	x2, x2, #0x4
  4057f0:	bl	401d70 <sprintf@plt>
  4057f4:	ldr	w0, [sp, #128]
  4057f8:	add	x1, sp, #0x38
  4057fc:	bl	405e68 <ferror@plt+0x3c78>
  405800:	strb	wzr, [sp, #66]
  405804:	ldp	w3, w4, [sp, #136]
  405808:	add	x2, sp, #0x39
  40580c:	ldr	x5, [sp, #160]
  405810:	mov	x6, x22
  405814:	mov	x0, x20
  405818:	adrp	x1, 407000 <ferror@plt+0x4e10>
  40581c:	add	x1, x1, #0xfc0
  405820:	bl	4021c0 <fprintf@plt>
  405824:	b	405750 <ferror@plt+0x3560>
  405828:	mov	w2, #0x5                   	// #5
  40582c:	add	x22, sp, #0x48
  405830:	adrp	x1, 407000 <ferror@plt+0x4e10>
  405834:	add	x1, x1, #0xf98
  405838:	bl	4020e0 <dcgettext@plt>
  40583c:	mov	x1, x0
  405840:	mov	x0, x22
  405844:	bl	401d70 <sprintf@plt>
  405848:	b	4057f4 <ferror@plt+0x3604>
  40584c:	nop
  405850:	stp	x29, x30, [sp, #-32]!
  405854:	mov	w1, #0x2f                  	// #47
  405858:	mov	x29, sp
  40585c:	stp	x19, x20, [sp, #16]
  405860:	mov	x20, x0
  405864:	bl	401ef0 <strrchr@plt>
  405868:	cbz	x0, 4058d4 <ferror@plt+0x36e4>
  40586c:	sub	x19, x0, x20
  405870:	add	x0, x19, #0xb
  405874:	bl	401e80 <xmalloc@plt>
  405878:	mov	x1, x20
  40587c:	mov	x2, x19
  405880:	mov	x20, x0
  405884:	bl	401ca0 <memcpy@plt>
  405888:	add	x2, x19, #0x1
  40588c:	mov	w0, #0x2f                  	// #47
  405890:	add	x2, x20, x2
  405894:	strb	w0, [x20, x19]
  405898:	adrp	x1, 407000 <ferror@plt+0x4e10>
  40589c:	add	x1, x1, #0xfe0
  4058a0:	mov	x0, x20
  4058a4:	ldr	x3, [x1]
  4058a8:	str	x3, [x2]
  4058ac:	ldrb	w1, [x1, #8]
  4058b0:	strb	w1, [x2, #8]
  4058b4:	bl	402070 <mkstemp@plt>
  4058b8:	cmn	w0, #0x1
  4058bc:	b.eq	4058e8 <ferror@plt+0x36f8>  // b.none
  4058c0:	bl	401ee0 <close@plt>
  4058c4:	mov	x0, x20
  4058c8:	ldp	x19, x20, [sp, #16]
  4058cc:	ldp	x29, x30, [sp], #32
  4058d0:	ret
  4058d4:	mov	x0, #0x9                   	// #9
  4058d8:	bl	401e80 <xmalloc@plt>
  4058dc:	mov	x20, x0
  4058e0:	mov	x2, x0
  4058e4:	b	405898 <ferror@plt+0x36a8>
  4058e8:	mov	x0, x20
  4058ec:	mov	x20, #0x0                   	// #0
  4058f0:	bl	401ff0 <free@plt>
  4058f4:	b	4058c4 <ferror@plt+0x36d4>
  4058f8:	stp	x29, x30, [sp, #-32]!
  4058fc:	mov	w1, #0x2f                  	// #47
  405900:	mov	x29, sp
  405904:	stp	x19, x20, [sp, #16]
  405908:	mov	x20, x0
  40590c:	bl	401ef0 <strrchr@plt>
  405910:	cbz	x0, 405968 <ferror@plt+0x3778>
  405914:	sub	x19, x0, x20
  405918:	add	x0, x19, #0xb
  40591c:	bl	401e80 <xmalloc@plt>
  405920:	mov	x1, x20
  405924:	mov	x2, x19
  405928:	mov	x20, x0
  40592c:	bl	401ca0 <memcpy@plt>
  405930:	add	x2, x19, #0x1
  405934:	mov	w0, #0x2f                  	// #47
  405938:	add	x2, x20, x2
  40593c:	strb	w0, [x20, x19]
  405940:	adrp	x1, 407000 <ferror@plt+0x4e10>
  405944:	add	x1, x1, #0xfe0
  405948:	mov	x0, x20
  40594c:	ldr	x3, [x1]
  405950:	str	x3, [x2]
  405954:	ldrb	w1, [x1, #8]
  405958:	strb	w1, [x2, #8]
  40595c:	ldp	x19, x20, [sp, #16]
  405960:	ldp	x29, x30, [sp], #32
  405964:	b	401f20 <mkdtemp@plt>
  405968:	mov	x0, #0x9                   	// #9
  40596c:	bl	401e80 <xmalloc@plt>
  405970:	mov	x20, x0
  405974:	mov	x2, x0
  405978:	b	405940 <ferror@plt+0x3750>
  40597c:	nop
  405980:	stp	x29, x30, [sp, #-48]!
  405984:	mov	w2, #0x0                   	// #0
  405988:	mov	x29, sp
  40598c:	stp	x19, x20, [sp, #16]
  405990:	mov	x19, x1
  405994:	mov	x20, x0
  405998:	add	x1, sp, #0x28
  40599c:	bl	401d00 <bfd_scan_vma@plt>
  4059a0:	ldr	x1, [sp, #40]
  4059a4:	ldrb	w1, [x1]
  4059a8:	cbnz	w1, 4059b8 <ferror@plt+0x37c8>
  4059ac:	ldp	x19, x20, [sp, #16]
  4059b0:	ldp	x29, x30, [sp], #48
  4059b4:	ret
  4059b8:	mov	w2, #0x5                   	// #5
  4059bc:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4059c0:	mov	x0, #0x0                   	// #0
  4059c4:	add	x1, x1, #0xff0
  4059c8:	bl	4020e0 <dcgettext@plt>
  4059cc:	mov	x2, x20
  4059d0:	mov	x1, x19
  4059d4:	bl	405018 <ferror@plt+0x2e28>
  4059d8:	cbz	x0, 405ad4 <ferror@plt+0x38e4>
  4059dc:	stp	x29, x30, [sp, #-160]!
  4059e0:	mov	x1, x0
  4059e4:	mov	x29, sp
  4059e8:	add	x2, sp, #0x20
  4059ec:	stp	x19, x20, [sp, #16]
  4059f0:	mov	x19, x0
  4059f4:	mov	w0, #0x0                   	// #0
  4059f8:	bl	4021a0 <__xstat@plt>
  4059fc:	tbnz	w0, #31, 405a2c <ferror@plt+0x383c>
  405a00:	ldr	w0, [sp, #48]
  405a04:	and	w0, w0, #0xf000
  405a08:	cmp	w0, #0x4, lsl #12
  405a0c:	b.eq	405b00 <ferror@plt+0x3910>  // b.none
  405a10:	cmp	w0, #0x8, lsl #12
  405a14:	b.ne	405ab0 <ferror@plt+0x38c0>  // b.any
  405a18:	ldr	x0, [sp, #80]
  405a1c:	tbnz	x0, #63, 405adc <ferror@plt+0x38ec>
  405a20:	ldp	x19, x20, [sp, #16]
  405a24:	ldp	x29, x30, [sp], #160
  405a28:	ret
  405a2c:	bl	402170 <__errno_location@plt>
  405a30:	mov	x20, x0
  405a34:	ldr	w0, [x0]
  405a38:	cmp	w0, #0x2
  405a3c:	b.eq	405a84 <ferror@plt+0x3894>  // b.none
  405a40:	mov	w2, #0x5                   	// #5
  405a44:	adrp	x1, 408000 <ferror@plt+0x5e10>
  405a48:	mov	x0, #0x0                   	// #0
  405a4c:	add	x1, x1, #0x20
  405a50:	bl	4020e0 <dcgettext@plt>
  405a54:	mov	x1, x0
  405a58:	ldr	w0, [x20]
  405a5c:	mov	x20, x1
  405a60:	bl	401ed0 <strerror@plt>
  405a64:	mov	x2, x0
  405a68:	mov	x1, x19
  405a6c:	mov	x0, x20
  405a70:	bl	405090 <ferror@plt+0x2ea0>
  405a74:	mov	x0, #0xffffffffffffffff    	// #-1
  405a78:	ldp	x19, x20, [sp, #16]
  405a7c:	ldp	x29, x30, [sp], #160
  405a80:	ret
  405a84:	mov	w2, #0x5                   	// #5
  405a88:	adrp	x1, 408000 <ferror@plt+0x5e10>
  405a8c:	mov	x0, #0x0                   	// #0
  405a90:	add	x1, x1, #0x8
  405a94:	bl	4020e0 <dcgettext@plt>
  405a98:	mov	x1, x19
  405a9c:	bl	405090 <ferror@plt+0x2ea0>
  405aa0:	mov	x0, #0xffffffffffffffff    	// #-1
  405aa4:	ldp	x19, x20, [sp, #16]
  405aa8:	ldp	x29, x30, [sp], #160
  405aac:	ret
  405ab0:	mov	w2, #0x5                   	// #5
  405ab4:	adrp	x1, 408000 <ferror@plt+0x5e10>
  405ab8:	mov	x0, #0x0                   	// #0
  405abc:	add	x1, x1, #0x70
  405ac0:	bl	4020e0 <dcgettext@plt>
  405ac4:	mov	x1, x19
  405ac8:	bl	405090 <ferror@plt+0x2ea0>
  405acc:	mov	x0, #0xffffffffffffffff    	// #-1
  405ad0:	b	405a20 <ferror@plt+0x3830>
  405ad4:	mov	x0, #0xffffffffffffffff    	// #-1
  405ad8:	ret
  405adc:	mov	w2, #0x5                   	// #5
  405ae0:	adrp	x1, 408000 <ferror@plt+0x5e10>
  405ae4:	mov	x0, #0x0                   	// #0
  405ae8:	add	x1, x1, #0x98
  405aec:	bl	4020e0 <dcgettext@plt>
  405af0:	mov	x1, x19
  405af4:	bl	405090 <ferror@plt+0x2ea0>
  405af8:	mov	x0, #0xffffffffffffffff    	// #-1
  405afc:	b	405a20 <ferror@plt+0x3830>
  405b00:	mov	w2, #0x5                   	// #5
  405b04:	adrp	x1, 408000 <ferror@plt+0x5e10>
  405b08:	mov	x0, #0x0                   	// #0
  405b0c:	add	x1, x1, #0x50
  405b10:	bl	4020e0 <dcgettext@plt>
  405b14:	mov	x1, x19
  405b18:	bl	405090 <ferror@plt+0x2ea0>
  405b1c:	mov	x0, #0xffffffffffffffff    	// #-1
  405b20:	b	405a20 <ferror@plt+0x3830>
  405b24:	nop
  405b28:	stp	x29, x30, [sp, #-64]!
  405b2c:	mov	x29, sp
  405b30:	stp	x19, x20, [sp, #16]
  405b34:	cbz	x0, 405bfc <ferror@plt+0x3a0c>
  405b38:	mov	x19, x0
  405b3c:	ldr	x0, [x0, #208]
  405b40:	cbz	x0, 405be0 <ferror@plt+0x39f0>
  405b44:	ldrb	w1, [x0, #76]
  405b48:	tbnz	w1, #7, 405be0 <ferror@plt+0x39f0>
  405b4c:	stp	x21, x22, [sp, #32]
  405b50:	ldr	x21, [x0]
  405b54:	stp	x23, x24, [sp, #48]
  405b58:	adrp	x24, 41a000 <ferror@plt+0x17e10>
  405b5c:	mov	x0, x21
  405b60:	bl	401ce0 <strlen@plt>
  405b64:	ldr	x23, [x19]
  405b68:	mov	x20, x0
  405b6c:	add	x22, x24, #0xca0
  405b70:	mov	x0, x23
  405b74:	bl	401ce0 <strlen@plt>
  405b78:	ldr	x1, [x24, #3232]
  405b7c:	add	x20, x20, x0
  405b80:	add	x20, x20, #0x3
  405b84:	cmp	x1, x20
  405b88:	b.cc	405bbc <ferror@plt+0x39cc>  // b.lo, b.ul, b.last
  405b8c:	ldr	x0, [x22, #8]
  405b90:	mov	x3, x23
  405b94:	mov	x2, x21
  405b98:	adrp	x1, 408000 <ferror@plt+0x5e10>
  405b9c:	add	x1, x1, #0x100
  405ba0:	bl	401d70 <sprintf@plt>
  405ba4:	ldr	x0, [x22, #8]
  405ba8:	ldp	x19, x20, [sp, #16]
  405bac:	ldp	x21, x22, [sp, #32]
  405bb0:	ldp	x23, x24, [sp, #48]
  405bb4:	ldp	x29, x30, [sp], #64
  405bb8:	ret
  405bbc:	cbnz	x1, 405bf0 <ferror@plt+0x3a00>
  405bc0:	add	x0, x20, x20, lsr #1
  405bc4:	str	x0, [x24, #3232]
  405bc8:	bl	401e80 <xmalloc@plt>
  405bcc:	str	x0, [x22, #8]
  405bd0:	ldr	x1, [x19, #208]
  405bd4:	ldr	x23, [x19]
  405bd8:	ldr	x21, [x1]
  405bdc:	b	405b90 <ferror@plt+0x39a0>
  405be0:	ldr	x0, [x19]
  405be4:	ldp	x19, x20, [sp, #16]
  405be8:	ldp	x29, x30, [sp], #64
  405bec:	ret
  405bf0:	ldr	x0, [x22, #8]
  405bf4:	bl	401ff0 <free@plt>
  405bf8:	b	405bc0 <ferror@plt+0x39d0>
  405bfc:	adrp	x3, 408000 <ferror@plt+0x5e10>
  405c00:	adrp	x1, 408000 <ferror@plt+0x5e10>
  405c04:	adrp	x0, 408000 <ferror@plt+0x5e10>
  405c08:	add	x3, x3, #0x130
  405c0c:	add	x1, x1, #0xd8
  405c10:	add	x0, x0, #0xf0
  405c14:	mov	w2, #0x281                 	// #641
  405c18:	stp	x21, x22, [sp, #32]
  405c1c:	stp	x23, x24, [sp, #48]
  405c20:	bl	402160 <__assert_fail@plt>
  405c24:	nop
  405c28:	stp	x29, x30, [sp, #-288]!
  405c2c:	mov	x29, sp
  405c30:	stp	x19, x20, [sp, #16]
  405c34:	mov	x19, x0
  405c38:	stp	x21, x22, [sp, #32]
  405c3c:	mov	x22, x2
  405c40:	mov	x21, x3
  405c44:	stp	x23, x24, [sp, #48]
  405c48:	mov	x23, x1
  405c4c:	str	q0, [sp, #128]
  405c50:	str	q1, [sp, #144]
  405c54:	str	q2, [sp, #160]
  405c58:	str	q3, [sp, #176]
  405c5c:	str	q4, [sp, #192]
  405c60:	str	q5, [sp, #208]
  405c64:	str	q6, [sp, #224]
  405c68:	str	q7, [sp, #240]
  405c6c:	stp	x4, x5, [sp, #256]
  405c70:	stp	x6, x7, [sp, #272]
  405c74:	bl	401e60 <bfd_get_error@plt>
  405c78:	cbnz	w0, 405d78 <ferror@plt+0x3b88>
  405c7c:	adrp	x1, 407000 <ferror@plt+0x4e10>
  405c80:	mov	w2, #0x5                   	// #5
  405c84:	add	x1, x1, #0xdd0
  405c88:	mov	x0, #0x0                   	// #0
  405c8c:	bl	4020e0 <dcgettext@plt>
  405c90:	mov	x24, x0
  405c94:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  405c98:	adrp	x20, 41a000 <ferror@plt+0x17e10>
  405c9c:	ldr	x0, [x0, #1880]
  405ca0:	bl	402040 <fflush@plt>
  405ca4:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  405ca8:	add	x4, sp, #0x100
  405cac:	ldr	x1, [x20, #1856]
  405cb0:	add	x5, sp, #0x120
  405cb4:	ldr	x0, [x0, #3256]
  405cb8:	mov	w3, #0xffffffe0            	// #-32
  405cbc:	mov	w2, #0xffffff80            	// #-128
  405cc0:	stp	x5, x5, [sp, #96]
  405cc4:	str	x4, [sp, #112]
  405cc8:	stp	w3, w2, [sp, #120]
  405ccc:	bl	401cf0 <fputs@plt>
  405cd0:	cbz	x23, 405cfc <ferror@plt+0x3b0c>
  405cd4:	cbz	x19, 405d84 <ferror@plt+0x3b94>
  405cd8:	ldr	x0, [x20, #1856]
  405cdc:	cbz	x22, 405d00 <ferror@plt+0x3b10>
  405ce0:	ldr	x3, [x22]
  405ce4:	cbz	x3, 405d00 <ferror@plt+0x3b10>
  405ce8:	mov	x2, x19
  405cec:	adrp	x1, 408000 <ferror@plt+0x5e10>
  405cf0:	add	x1, x1, #0x108
  405cf4:	bl	4021c0 <fprintf@plt>
  405cf8:	b	405d10 <ferror@plt+0x3b20>
  405cfc:	ldr	x0, [x20, #1856]
  405d00:	adrp	x1, 408000 <ferror@plt+0x5e10>
  405d04:	mov	x2, x19
  405d08:	add	x1, x1, #0x118
  405d0c:	bl	4021c0 <fprintf@plt>
  405d10:	ldr	x0, [x20, #1856]
  405d14:	cbz	x21, 405d54 <ferror@plt+0x3b64>
  405d18:	mov	x3, x0
  405d1c:	mov	x2, #0x2                   	// #2
  405d20:	mov	x1, #0x1                   	// #1
  405d24:	adrp	x0, 408000 <ferror@plt+0x5e10>
  405d28:	add	x0, x0, #0x120
  405d2c:	bl	402010 <fwrite@plt>
  405d30:	ldp	x6, x7, [sp, #96]
  405d34:	mov	x1, x21
  405d38:	ldp	x4, x5, [sp, #112]
  405d3c:	add	x2, sp, #0x40
  405d40:	ldr	x0, [x20, #1856]
  405d44:	stp	x6, x7, [sp, #64]
  405d48:	stp	x4, x5, [sp, #80]
  405d4c:	bl	402130 <vfprintf@plt>
  405d50:	ldr	x0, [x20, #1856]
  405d54:	mov	x2, x24
  405d58:	adrp	x1, 408000 <ferror@plt+0x5e10>
  405d5c:	add	x1, x1, #0x128
  405d60:	bl	4021c0 <fprintf@plt>
  405d64:	ldp	x19, x20, [sp, #16]
  405d68:	ldp	x21, x22, [sp, #32]
  405d6c:	ldp	x23, x24, [sp, #48]
  405d70:	ldp	x29, x30, [sp], #288
  405d74:	ret
  405d78:	bl	4020c0 <bfd_errmsg@plt>
  405d7c:	mov	x24, x0
  405d80:	b	405c94 <ferror@plt+0x3aa4>
  405d84:	mov	x0, x23
  405d88:	bl	405b28 <ferror@plt+0x3938>
  405d8c:	mov	x19, x0
  405d90:	b	405cd8 <ferror@plt+0x3ae8>
  405d94:	nop
  405d98:	ldrb	w1, [x0]
  405d9c:	cmp	w1, #0x2f
  405da0:	b.eq	405e04 <ferror@plt+0x3c14>  // b.none
  405da4:	cbz	w1, 405dd4 <ferror@plt+0x3be4>
  405da8:	cmp	w1, #0x2e
  405dac:	b.eq	405ddc <ferror@plt+0x3bec>  // b.none
  405db0:	cmp	w1, #0x2f
  405db4:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  405db8:	b.eq	405dc8 <ferror@plt+0x3bd8>  // b.none
  405dbc:	ldrb	w1, [x0, #1]!
  405dc0:	b	405db0 <ferror@plt+0x3bc0>
  405dc4:	ldrb	w1, [x0, #1]!
  405dc8:	cmp	w1, #0x2f
  405dcc:	b.eq	405dc4 <ferror@plt+0x3bd4>  // b.none
  405dd0:	cbnz	w1, 405da8 <ferror@plt+0x3bb8>
  405dd4:	mov	w0, #0x1                   	// #1
  405dd8:	ret
  405ddc:	ldrb	w1, [x0, #1]
  405de0:	cmp	w1, #0x2e
  405de4:	b.eq	405df0 <ferror@plt+0x3c00>  // b.none
  405de8:	add	x0, x0, #0x1
  405dec:	b	405db0 <ferror@plt+0x3bc0>
  405df0:	ldrb	w1, [x0, #2]
  405df4:	add	x0, x0, #0x2
  405df8:	cmp	w1, #0x2f
  405dfc:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  405e00:	b.ne	405dbc <ferror@plt+0x3bcc>  // b.any
  405e04:	mov	w0, #0x0                   	// #0
  405e08:	ret
  405e0c:	nop
  405e10:	stp	x29, x30, [sp, #-16]!
  405e14:	mov	x1, x0
  405e18:	adrp	x2, 407000 <ferror@plt+0x4e10>
  405e1c:	mov	x29, sp
  405e20:	add	x2, x2, #0xf50
  405e24:	adrp	x0, 408000 <ferror@plt+0x5e10>
  405e28:	add	x0, x0, #0x150
  405e2c:	bl	402140 <printf@plt>
  405e30:	adrp	x1, 408000 <ferror@plt+0x5e10>
  405e34:	add	x1, x1, #0x160
  405e38:	mov	w2, #0x5                   	// #5
  405e3c:	mov	x0, #0x0                   	// #0
  405e40:	bl	4020e0 <dcgettext@plt>
  405e44:	bl	402140 <printf@plt>
  405e48:	adrp	x1, 408000 <ferror@plt+0x5e10>
  405e4c:	add	x1, x1, #0x198
  405e50:	mov	w2, #0x5                   	// #5
  405e54:	mov	x0, #0x0                   	// #0
  405e58:	bl	4020e0 <dcgettext@plt>
  405e5c:	bl	402140 <printf@plt>
  405e60:	mov	w0, #0x0                   	// #0
  405e64:	bl	401d10 <exit@plt>
  405e68:	and	x2, x0, #0xf000
  405e6c:	mov	w6, #0x64                  	// #100
  405e70:	cmp	x2, #0x4, lsl #12
  405e74:	b.eq	405eb8 <ferror@plt+0x3cc8>  // b.none
  405e78:	cmp	x2, #0xa, lsl #12
  405e7c:	mov	w6, #0x6c                  	// #108
  405e80:	b.eq	405eb8 <ferror@plt+0x3cc8>  // b.none
  405e84:	cmp	x2, #0x6, lsl #12
  405e88:	mov	w6, #0x62                  	// #98
  405e8c:	b.eq	405eb8 <ferror@plt+0x3cc8>  // b.none
  405e90:	cmp	x2, #0x2, lsl #12
  405e94:	mov	w6, #0x63                  	// #99
  405e98:	b.eq	405eb8 <ferror@plt+0x3cc8>  // b.none
  405e9c:	cmp	x2, #0xc, lsl #12
  405ea0:	mov	w6, #0x73                  	// #115
  405ea4:	b.eq	405eb8 <ferror@plt+0x3cc8>  // b.none
  405ea8:	cmp	x2, #0x1, lsl #12
  405eac:	mov	w6, #0x70                  	// #112
  405eb0:	mov	w2, #0x2d                  	// #45
  405eb4:	csel	w6, w6, w2, eq  // eq = none
  405eb8:	tst	x0, #0x100
  405ebc:	mov	w2, #0x2d                  	// #45
  405ec0:	mov	w5, #0x72                  	// #114
  405ec4:	csel	w11, w5, w2, ne  // ne = any
  405ec8:	tst	x0, #0x80
  405ecc:	mov	w4, #0x77                  	// #119
  405ed0:	csel	w10, w4, w2, ne  // ne = any
  405ed4:	tst	x0, #0x40
  405ed8:	mov	w3, #0x78                  	// #120
  405edc:	csel	w7, w3, w2, ne  // ne = any
  405ee0:	tst	x0, #0x20
  405ee4:	strb	w6, [x1]
  405ee8:	csel	w9, w5, w2, ne  // ne = any
  405eec:	tst	x0, #0x10
  405ef0:	csel	w8, w4, w2, ne  // ne = any
  405ef4:	tst	x0, #0x8
  405ef8:	csel	w6, w3, w2, ne  // ne = any
  405efc:	tst	x0, #0x4
  405f00:	csel	w5, w5, w2, ne  // ne = any
  405f04:	tst	x0, #0x2
  405f08:	csel	w4, w4, w2, ne  // ne = any
  405f0c:	tst	x0, #0x1
  405f10:	csel	w2, w3, w2, ne  // ne = any
  405f14:	strb	w11, [x1, #1]
  405f18:	strb	w10, [x1, #2]
  405f1c:	strb	w7, [x1, #3]
  405f20:	strb	w9, [x1, #4]
  405f24:	strb	w8, [x1, #5]
  405f28:	strb	w6, [x1, #6]
  405f2c:	strb	w5, [x1, #7]
  405f30:	strb	w4, [x1, #8]
  405f34:	strb	w2, [x1, #9]
  405f38:	tbz	w0, #11, 405f50 <ferror@plt+0x3d60>
  405f3c:	cmp	w7, w3
  405f40:	mov	w4, #0x73                  	// #115
  405f44:	mov	w3, #0x53                  	// #83
  405f48:	csel	w3, w3, w4, ne  // ne = any
  405f4c:	strb	w3, [x1, #3]
  405f50:	tbz	w0, #10, 405f68 <ferror@plt+0x3d78>
  405f54:	cmp	w6, #0x78
  405f58:	mov	w4, #0x73                  	// #115
  405f5c:	mov	w3, #0x53                  	// #83
  405f60:	csel	w3, w3, w4, ne  // ne = any
  405f64:	strb	w3, [x1, #6]
  405f68:	tbz	w0, #9, 405f80 <ferror@plt+0x3d90>
  405f6c:	cmp	w2, #0x78
  405f70:	mov	w0, #0x54                  	// #84
  405f74:	mov	w2, #0x74                  	// #116
  405f78:	csel	w0, w0, w2, ne  // ne = any
  405f7c:	strb	w0, [x1, #9]
  405f80:	ret
  405f84:	nop
  405f88:	stp	x29, x30, [sp, #-48]!
  405f8c:	mov	x29, sp
  405f90:	str	x21, [sp, #32]
  405f94:	cbz	x0, 406030 <ferror@plt+0x3e40>
  405f98:	stp	x19, x20, [sp, #16]
  405f9c:	mov	x20, x0
  405fa0:	ldr	x0, [x0]
  405fa4:	cbz	x0, 406010 <ferror@plt+0x3e20>
  405fa8:	sub	x3, x20, #0x8
  405fac:	mov	x1, #0x1                   	// #1
  405fb0:	mov	w0, w1
  405fb4:	add	x1, x1, #0x1
  405fb8:	ldr	x2, [x3, x1, lsl #3]
  405fbc:	cbnz	x2, 405fb0 <ferror@plt+0x3dc0>
  405fc0:	add	w0, w0, #0x1
  405fc4:	sbfiz	x0, x0, #3, #32
  405fc8:	bl	401e80 <xmalloc@plt>
  405fcc:	mov	x21, x0
  405fd0:	ldr	x0, [x20]
  405fd4:	cbz	x0, 406028 <ferror@plt+0x3e38>
  405fd8:	mov	x19, #0x0                   	// #0
  405fdc:	nop
  405fe0:	bl	401ea0 <xstrdup@plt>
  405fe4:	str	x0, [x21, x19]
  405fe8:	add	x19, x19, #0x8
  405fec:	ldr	x0, [x20, x19]
  405ff0:	cbnz	x0, 405fe0 <ferror@plt+0x3df0>
  405ff4:	add	x19, x21, x19
  405ff8:	str	xzr, [x19]
  405ffc:	ldp	x19, x20, [sp, #16]
  406000:	mov	x0, x21
  406004:	ldr	x21, [sp, #32]
  406008:	ldp	x29, x30, [sp], #48
  40600c:	ret
  406010:	mov	x0, #0x8                   	// #8
  406014:	bl	401e80 <xmalloc@plt>
  406018:	mov	x21, x0
  40601c:	ldr	x0, [x20]
  406020:	cbnz	x0, 405fd8 <ferror@plt+0x3de8>
  406024:	nop
  406028:	mov	x19, x21
  40602c:	b	405ff8 <ferror@plt+0x3e08>
  406030:	mov	x21, #0x0                   	// #0
  406034:	b	406000 <ferror@plt+0x3e10>
  406038:	cbz	x0, 406074 <ferror@plt+0x3e84>
  40603c:	stp	x29, x30, [sp, #-32]!
  406040:	mov	x29, sp
  406044:	stp	x19, x20, [sp, #16]
  406048:	mov	x20, x0
  40604c:	ldr	x0, [x0]
  406050:	cbz	x0, 406064 <ferror@plt+0x3e74>
  406054:	mov	x19, x20
  406058:	bl	401ff0 <free@plt>
  40605c:	ldr	x0, [x19, #8]!
  406060:	cbnz	x0, 406058 <ferror@plt+0x3e68>
  406064:	mov	x0, x20
  406068:	ldp	x19, x20, [sp, #16]
  40606c:	ldp	x29, x30, [sp], #32
  406070:	b	401ff0 <free@plt>
  406074:	ret
  406078:	stp	x29, x30, [sp, #-96]!
  40607c:	mov	x29, sp
  406080:	stp	x27, x28, [sp, #80]
  406084:	mov	x28, #0x0                   	// #0
  406088:	cbz	x0, 406198 <ferror@plt+0x3fa8>
  40608c:	stp	x19, x20, [sp, #16]
  406090:	mov	x19, x0
  406094:	mov	x20, #0x0                   	// #0
  406098:	stp	x21, x22, [sp, #32]
  40609c:	adrp	x21, 419000 <ferror@plt+0x16e10>
  4060a0:	mov	x28, #0x0                   	// #0
  4060a4:	stp	x23, x24, [sp, #48]
  4060a8:	mov	w27, #0x0                   	// #0
  4060ac:	mov	w23, #0x0                   	// #0
  4060b0:	stp	x25, x26, [sp, #64]
  4060b4:	bl	401ce0 <strlen@plt>
  4060b8:	add	x0, x0, #0x1
  4060bc:	bl	401e80 <xmalloc@plt>
  4060c0:	mov	x22, x0
  4060c4:	ldrb	w1, [x19]
  4060c8:	mov	w25, #0x0                   	// #0
  4060cc:	ldr	x2, [x21, #4056]
  4060d0:	mov	w24, #0x0                   	// #0
  4060d4:	ldrh	w2, [x2, w1, sxtw #1]
  4060d8:	and	w4, w2, #0x40
  4060dc:	nop
  4060e0:	cbz	w4, 4060f4 <ferror@plt+0x3f04>
  4060e4:	ldr	x3, [x21, #4056]
  4060e8:	ldrb	w1, [x19, #1]!
  4060ec:	ldrh	w2, [x3, w1, sxtw #1]
  4060f0:	tbnz	w2, #6, 4060e8 <ferror@plt+0x3ef8>
  4060f4:	lsl	x26, x20, #3
  4060f8:	cbz	w27, 406220 <ferror@plt+0x4030>
  4060fc:	sub	w0, w27, #0x1
  406100:	cmp	w0, w20
  406104:	b.le	406220 <ferror@plt+0x4030>
  406108:	add	x26, x28, x26
  40610c:	cbz	w1, 406248 <ferror@plt+0x4058>
  406110:	ldr	x4, [x21, #4056]
  406114:	mov	x2, x22
  406118:	ldrh	w3, [x4, w1, sxtw #1]
  40611c:	tbz	w3, #6, 40612c <ferror@plt+0x3f3c>
  406120:	orr	w3, w25, w24
  406124:	orr	w3, w3, w23
  406128:	cbz	w3, 4061a8 <ferror@plt+0x3fb8>
  40612c:	cbz	w23, 4061b8 <ferror@plt+0x3fc8>
  406130:	mov	w23, #0x0                   	// #0
  406134:	strb	w1, [x2], #1
  406138:	ldrb	w1, [x19, #1]!
  40613c:	cbnz	w1, 406118 <ferror@plt+0x3f28>
  406140:	strb	wzr, [x2]
  406144:	mov	x0, x22
  406148:	bl	401ea0 <xstrdup@plt>
  40614c:	stp	x0, xzr, [x26]
  406150:	ldr	x3, [x21, #4056]
  406154:	ldrb	w1, [x19]
  406158:	ldrh	w2, [x3, w1, sxtw #1]
  40615c:	and	w4, w2, #0x40
  406160:	tbz	w2, #6, 406178 <ferror@plt+0x3f88>
  406164:	nop
  406168:	ldrb	w1, [x19, #1]!
  40616c:	ldrh	w2, [x3, w1, sxtw #1]
  406170:	and	w4, w2, #0x40
  406174:	tbnz	w2, #6, 406168 <ferror@plt+0x3f78>
  406178:	add	x20, x20, #0x1
  40617c:	cbnz	w1, 4060e0 <ferror@plt+0x3ef0>
  406180:	mov	x0, x22
  406184:	bl	401ff0 <free@plt>
  406188:	ldp	x19, x20, [sp, #16]
  40618c:	ldp	x21, x22, [sp, #32]
  406190:	ldp	x23, x24, [sp, #48]
  406194:	ldp	x25, x26, [sp, #64]
  406198:	mov	x0, x28
  40619c:	ldp	x27, x28, [sp, #80]
  4061a0:	ldp	x29, x30, [sp], #96
  4061a4:	ret
  4061a8:	mov	w25, #0x0                   	// #0
  4061ac:	mov	w24, #0x0                   	// #0
  4061b0:	mov	w23, #0x0                   	// #0
  4061b4:	b	406140 <ferror@plt+0x3f50>
  4061b8:	cmp	w1, #0x5c
  4061bc:	b.eq	4061dc <ferror@plt+0x3fec>  // b.none
  4061c0:	cbz	w24, 4061e4 <ferror@plt+0x3ff4>
  4061c4:	cmp	w1, #0x27
  4061c8:	b.eq	4061d4 <ferror@plt+0x3fe4>  // b.none
  4061cc:	strb	w1, [x2], #1
  4061d0:	b	406138 <ferror@plt+0x3f48>
  4061d4:	mov	w24, #0x0                   	// #0
  4061d8:	b	406138 <ferror@plt+0x3f48>
  4061dc:	mov	w23, #0x1                   	// #1
  4061e0:	b	406138 <ferror@plt+0x3f48>
  4061e4:	cbz	w25, 4061fc <ferror@plt+0x400c>
  4061e8:	mov	w23, w24
  4061ec:	cmp	w1, #0x22
  4061f0:	b.ne	4061cc <ferror@plt+0x3fdc>  // b.any
  4061f4:	mov	w25, #0x0                   	// #0
  4061f8:	b	406138 <ferror@plt+0x3f48>
  4061fc:	mov	w23, w25
  406200:	cmp	w1, #0x27
  406204:	mov	w24, #0x1                   	// #1
  406208:	b.eq	406138 <ferror@plt+0x3f48>  // b.none
  40620c:	cmp	w1, #0x22
  406210:	b.eq	406264 <ferror@plt+0x4074>  // b.none
  406214:	mov	w24, w25
  406218:	strb	w1, [x2], #1
  40621c:	b	406138 <ferror@plt+0x3f48>
  406220:	cbz	x28, 406250 <ferror@plt+0x4060>
  406224:	lsl	w27, w27, #1
  406228:	mov	x0, x28
  40622c:	sbfiz	x1, x27, #3, #32
  406230:	bl	401e10 <xrealloc@plt>
  406234:	mov	x28, x0
  406238:	str	xzr, [x28, x26]
  40623c:	add	x26, x28, x26
  406240:	ldrb	w1, [x19]
  406244:	cbnz	w1, 406110 <ferror@plt+0x3f20>
  406248:	mov	x2, x22
  40624c:	b	406140 <ferror@plt+0x3f50>
  406250:	mov	x0, #0x40                  	// #64
  406254:	mov	w27, #0x8                   	// #8
  406258:	bl	401e80 <xmalloc@plt>
  40625c:	mov	x28, x0
  406260:	b	406238 <ferror@plt+0x4048>
  406264:	mov	w24, w25
  406268:	mov	w25, #0x1                   	// #1
  40626c:	b	406138 <ferror@plt+0x3f48>
  406270:	cbz	x1, 406348 <ferror@plt+0x4158>
  406274:	stp	x29, x30, [sp, #-80]!
  406278:	mov	x29, sp
  40627c:	stp	x21, x22, [sp, #32]
  406280:	ldr	x21, [x0]
  406284:	stp	x23, x24, [sp, #48]
  406288:	mov	x24, x0
  40628c:	cbz	x21, 406340 <ferror@plt+0x4150>
  406290:	adrp	x22, 419000 <ferror@plt+0x16e10>
  406294:	stp	x19, x20, [sp, #16]
  406298:	mov	x20, x1
  40629c:	ldr	x22, [x22, #4056]
  4062a0:	mov	w23, #0x22                  	// #34
  4062a4:	str	x25, [sp, #64]
  4062a8:	mov	w25, #0x27                  	// #39
  4062ac:	ldrb	w19, [x21]
  4062b0:	cbnz	w19, 4062c0 <ferror@plt+0x40d0>
  4062b4:	b	40631c <ferror@plt+0x412c>
  4062b8:	ldrb	w19, [x21, #1]!
  4062bc:	cbz	w19, 40631c <ferror@plt+0x412c>
  4062c0:	ldrh	w2, [x22, w19, sxtw #1]
  4062c4:	mov	x1, x20
  4062c8:	mov	w0, #0x5c                  	// #92
  4062cc:	tbnz	w2, #6, 4062e0 <ferror@plt+0x40f0>
  4062d0:	cmp	w19, w0
  4062d4:	ccmp	w19, w25, #0x4, ne  // ne = any
  4062d8:	ccmp	w19, w23, #0x4, ne  // ne = any
  4062dc:	b.ne	4062ec <ferror@plt+0x40fc>  // b.any
  4062e0:	bl	401d90 <fputc@plt>
  4062e4:	cmn	w0, #0x1
  4062e8:	b.eq	406300 <ferror@plt+0x4110>  // b.none
  4062ec:	mov	w0, w19
  4062f0:	mov	x1, x20
  4062f4:	bl	401d90 <fputc@plt>
  4062f8:	cmn	w0, #0x1
  4062fc:	b.ne	4062b8 <ferror@plt+0x40c8>  // b.any
  406300:	ldp	x19, x20, [sp, #16]
  406304:	mov	w0, #0x1                   	// #1
  406308:	ldr	x25, [sp, #64]
  40630c:	ldp	x21, x22, [sp, #32]
  406310:	ldp	x23, x24, [sp, #48]
  406314:	ldp	x29, x30, [sp], #80
  406318:	ret
  40631c:	mov	x1, x20
  406320:	mov	w0, #0xa                   	// #10
  406324:	bl	401d90 <fputc@plt>
  406328:	cmn	w0, #0x1
  40632c:	b.eq	406300 <ferror@plt+0x4110>  // b.none
  406330:	ldr	x21, [x24, #8]!
  406334:	cbnz	x21, 4062ac <ferror@plt+0x40bc>
  406338:	ldp	x19, x20, [sp, #16]
  40633c:	ldr	x25, [sp, #64]
  406340:	mov	w0, #0x0                   	// #0
  406344:	b	40630c <ferror@plt+0x411c>
  406348:	mov	w0, #0x1                   	// #1
  40634c:	ret
  406350:	stp	x29, x30, [sp, #-288]!
  406354:	mov	x29, sp
  406358:	ldr	w3, [x0]
  40635c:	stp	x23, x24, [sp, #48]
  406360:	mov	x24, x0
  406364:	cmp	w3, #0x1
  406368:	ldr	x0, [x1]
  40636c:	str	x0, [sp, #152]
  406370:	b.le	4064d8 <ferror@plt+0x42e8>
  406374:	stp	x27, x28, [sp, #80]
  406378:	adrp	x27, 419000 <ferror@plt+0x16e10>
  40637c:	mov	w23, #0x0                   	// #0
  406380:	stp	x21, x22, [sp, #32]
  406384:	mov	x21, x1
  406388:	ldr	x1, [x27, #4056]
  40638c:	mov	w27, #0x1                   	// #1
  406390:	stp	x19, x20, [sp, #16]
  406394:	mov	w20, #0x7d0                 	// #2000
  406398:	stp	x25, x26, [sp, #64]
  40639c:	adrp	x26, 408000 <ferror@plt+0x5e10>
  4063a0:	add	x25, sp, #0xa0
  4063a4:	add	x26, x26, #0x2c0
  4063a8:	str	x1, [sp, #96]
  4063ac:	b	4064a0 <ferror@plt+0x42b0>
  4063b0:	subs	w20, w20, #0x1
  4063b4:	b.eq	406664 <ferror@plt+0x4474>  // b.none
  4063b8:	add	x28, x1, #0x1
  4063bc:	mov	x2, x25
  4063c0:	mov	x1, x28
  4063c4:	mov	w0, #0x0                   	// #0
  4063c8:	bl	4021a0 <__xstat@plt>
  4063cc:	tbnz	w0, #31, 4064e4 <ferror@plt+0x42f4>
  4063d0:	ldr	w0, [sp, #176]
  4063d4:	and	w0, w0, #0xf000
  4063d8:	cmp	w0, #0x4, lsl #12
  4063dc:	b.eq	406688 <ferror@plt+0x4498>  // b.none
  4063e0:	mov	x0, x28
  4063e4:	mov	x1, x26
  4063e8:	bl	401e00 <fopen@plt>
  4063ec:	mov	x28, x0
  4063f0:	cbz	x0, 4064e4 <ferror@plt+0x42f4>
  4063f4:	mov	w2, #0x2                   	// #2
  4063f8:	mov	x1, #0x0                   	// #0
  4063fc:	bl	401f30 <fseek@plt>
  406400:	cmn	w0, #0x1
  406404:	b.eq	406480 <ferror@plt+0x4290>  // b.none
  406408:	mov	x0, x28
  40640c:	bl	401d60 <ftell@plt>
  406410:	str	x0, [sp, #104]
  406414:	cmn	x0, #0x1
  406418:	b.eq	406480 <ferror@plt+0x4290>  // b.none
  40641c:	mov	x0, x28
  406420:	mov	w2, #0x0                   	// #0
  406424:	mov	x1, #0x0                   	// #0
  406428:	bl	401f30 <fseek@plt>
  40642c:	cmn	w0, #0x1
  406430:	b.eq	406480 <ferror@plt+0x4290>  // b.none
  406434:	ldr	x5, [sp, #104]
  406438:	str	x5, [sp, #112]
  40643c:	add	x0, x5, #0x1
  406440:	bl	401e80 <xmalloc@plt>
  406444:	str	x0, [sp, #104]
  406448:	ldr	x5, [sp, #112]
  40644c:	mov	x1, #0x1                   	// #1
  406450:	mov	x3, x28
  406454:	mov	x2, x5
  406458:	bl	401fd0 <fread@plt>
  40645c:	mov	x1, x0
  406460:	ldr	x5, [sp, #112]
  406464:	cmp	x5, x0
  406468:	b.eq	4064f4 <ferror@plt+0x4304>  // b.none
  40646c:	mov	x0, x28
  406470:	str	x1, [sp, #112]
  406474:	bl	4021f0 <ferror@plt>
  406478:	cbz	w0, 4064f0 <ferror@plt+0x4300>
  40647c:	nop
  406480:	mov	x0, x28
  406484:	bl	401df0 <fclose@plt>
  406488:	ldr	w3, [x24]
  40648c:	mov	w23, w27
  406490:	add	w27, w27, #0x1
  406494:	cmp	w27, w3
  406498:	b.ge	4064c8 <ferror@plt+0x42d8>  // b.tcont
  40649c:	ldr	x0, [x21]
  4064a0:	sxtw	x19, w27
  4064a4:	sbfiz	x22, x27, #3, #32
  4064a8:	ldr	x1, [x0, x19, lsl #3]
  4064ac:	ldrb	w2, [x1]
  4064b0:	cmp	w2, #0x40
  4064b4:	b.eq	4063b0 <ferror@plt+0x41c0>  // b.none
  4064b8:	mov	w23, w27
  4064bc:	add	w27, w27, #0x1
  4064c0:	cmp	w27, w3
  4064c4:	b.lt	40649c <ferror@plt+0x42ac>  // b.tstop
  4064c8:	ldp	x19, x20, [sp, #16]
  4064cc:	ldp	x21, x22, [sp, #32]
  4064d0:	ldp	x25, x26, [sp, #64]
  4064d4:	ldp	x27, x28, [sp, #80]
  4064d8:	ldp	x23, x24, [sp, #48]
  4064dc:	ldp	x29, x30, [sp], #288
  4064e0:	ret
  4064e4:	ldr	w3, [x24]
  4064e8:	mov	w23, w27
  4064ec:	b	4064bc <ferror@plt+0x42cc>
  4064f0:	ldr	x1, [sp, #112]
  4064f4:	ldr	x0, [sp, #104]
  4064f8:	strb	wzr, [x0, x1]
  4064fc:	mov	x1, x0
  406500:	ldrb	w0, [x0]
  406504:	cbnz	w0, 406514 <ferror@plt+0x4324>
  406508:	b	406608 <ferror@plt+0x4418>
  40650c:	ldrb	w0, [x1, #1]!
  406510:	cbz	w0, 406608 <ferror@plt+0x4418>
  406514:	ldr	x2, [sp, #96]
  406518:	ldrh	w0, [x2, w0, sxtw #1]
  40651c:	tbnz	w0, #6, 40650c <ferror@plt+0x431c>
  406520:	ldr	x0, [sp, #104]
  406524:	bl	406078 <ferror@plt+0x3e88>
  406528:	mov	x5, x0
  40652c:	ldr	x9, [x21]
  406530:	ldr	x0, [sp, #152]
  406534:	cmp	x9, x0
  406538:	b.eq	4066b0 <ferror@plt+0x44c0>  // b.none
  40653c:	ldr	x1, [x5]
  406540:	cbz	x1, 406650 <ferror@plt+0x4460>
  406544:	mov	x1, #0x0                   	// #0
  406548:	add	x1, x1, #0x1
  40654c:	lsl	x6, x1, #3
  406550:	ldr	x2, [x5, x1, lsl #3]
  406554:	cbnz	x2, 406548 <ferror@plt+0x4358>
  406558:	add	x7, x19, x1
  40655c:	mov	w8, w1
  406560:	lsl	x7, x7, #3
  406564:	ldr	x0, [x9, x19, lsl #3]
  406568:	stp	x5, x1, [sp, #112]
  40656c:	stp	x6, x7, [sp, #128]
  406570:	str	w8, [sp, #148]
  406574:	bl	401ff0 <free@plt>
  406578:	ldrsw	x2, [x24]
  40657c:	ldr	x1, [sp, #120]
  406580:	add	x2, x2, #0x1
  406584:	ldr	x0, [x21]
  406588:	add	x1, x2, x1
  40658c:	lsl	x1, x1, #3
  406590:	bl	401e10 <xrealloc@plt>
  406594:	mov	x1, x0
  406598:	ldr	w2, [x24]
  40659c:	add	x4, x22, #0x8
  4065a0:	ldr	x7, [sp, #136]
  4065a4:	sub	w2, w2, w27
  4065a8:	str	x1, [x21]
  4065ac:	add	x1, x1, x4
  4065b0:	add	x0, x0, x7
  4065b4:	sbfiz	x2, x2, #3, #32
  4065b8:	bl	401cb0 <memmove@plt>
  4065bc:	mov	w27, w23
  4065c0:	ldr	x5, [sp, #112]
  4065c4:	ldr	x6, [sp, #128]
  4065c8:	mov	x1, x5
  4065cc:	ldr	x0, [x21]
  4065d0:	mov	x2, x6
  4065d4:	add	x0, x0, x22
  4065d8:	bl	401ca0 <memcpy@plt>
  4065dc:	ldr	w1, [x24]
  4065e0:	ldr	w8, [sp, #148]
  4065e4:	sub	w1, w1, #0x1
  4065e8:	ldr	x5, [sp, #112]
  4065ec:	add	w1, w1, w8
  4065f0:	str	w1, [x24]
  4065f4:	mov	x0, x5
  4065f8:	bl	401ff0 <free@plt>
  4065fc:	ldr	x0, [sp, #104]
  406600:	bl	401ff0 <free@plt>
  406604:	b	406480 <ferror@plt+0x4290>
  406608:	mov	x0, #0x8                   	// #8
  40660c:	bl	401e80 <xmalloc@plt>
  406610:	mov	x5, x0
  406614:	ldr	x9, [x21]
  406618:	ldr	x0, [sp, #152]
  40661c:	str	xzr, [x5]
  406620:	cmp	x0, x9
  406624:	b.ne	406650 <ferror@plt+0x4460>  // b.any
  406628:	str	x5, [sp, #112]
  40662c:	bl	405f88 <ferror@plt+0x3d98>
  406630:	mov	x7, x22
  406634:	mov	x9, x0
  406638:	mov	w8, #0x0                   	// #0
  40663c:	mov	x1, #0x0                   	// #0
  406640:	mov	x6, #0x0                   	// #0
  406644:	str	x0, [x21]
  406648:	ldr	x5, [sp, #112]
  40664c:	b	406564 <ferror@plt+0x4374>
  406650:	mov	x7, x22
  406654:	mov	w8, #0x0                   	// #0
  406658:	mov	x1, #0x0                   	// #0
  40665c:	mov	x6, #0x0                   	// #0
  406660:	b	406564 <ferror@plt+0x4374>
  406664:	adrp	x3, 419000 <ferror@plt+0x16e10>
  406668:	adrp	x1, 408000 <ferror@plt+0x5e10>
  40666c:	ldr	x2, [x0]
  406670:	add	x1, x1, #0x260
  406674:	ldr	x3, [x3, #4048]
  406678:	ldr	x0, [x3]
  40667c:	bl	4021c0 <fprintf@plt>
  406680:	mov	w0, #0x1                   	// #1
  406684:	bl	402080 <xexit@plt>
  406688:	adrp	x0, 419000 <ferror@plt+0x16e10>
  40668c:	adrp	x1, 408000 <ferror@plt+0x5e10>
  406690:	ldr	x2, [x21]
  406694:	add	x1, x1, #0x290
  406698:	ldr	x0, [x0, #4048]
  40669c:	ldr	x2, [x2]
  4066a0:	ldr	x0, [x0]
  4066a4:	bl	4021c0 <fprintf@plt>
  4066a8:	mov	w0, #0x1                   	// #1
  4066ac:	bl	402080 <xexit@plt>
  4066b0:	ldr	x1, [x5]
  4066b4:	stp	x1, x5, [sp, #112]
  4066b8:	ldr	x0, [sp, #152]
  4066bc:	bl	405f88 <ferror@plt+0x3d98>
  4066c0:	mov	x9, x0
  4066c4:	str	x0, [x21]
  4066c8:	ldp	x1, x5, [sp, #112]
  4066cc:	b	406540 <ferror@plt+0x4350>
  4066d0:	mov	x1, x0
  4066d4:	cbz	x0, 406700 <ferror@plt+0x4510>
  4066d8:	ldr	x2, [x1]
  4066dc:	mov	w0, #0x0                   	// #0
  4066e0:	cbz	x2, 4066fc <ferror@plt+0x450c>
  4066e4:	sub	x1, x1, #0x8
  4066e8:	mov	x2, #0x1                   	// #1
  4066ec:	mov	w0, w2
  4066f0:	add	x2, x2, #0x1
  4066f4:	ldr	x3, [x1, x2, lsl #3]
  4066f8:	cbnz	x3, 4066ec <ferror@plt+0x44fc>
  4066fc:	ret
  406700:	mov	w0, #0x0                   	// #0
  406704:	ret
  406708:	stp	x29, x30, [sp, #-64]!
  40670c:	mov	x29, sp
  406710:	stp	x21, x22, [sp, #32]
  406714:	adrp	x21, 41a000 <ferror@plt+0x17e10>
  406718:	stp	x19, x20, [sp, #16]
  40671c:	ldr	x19, [x21, #3248]
  406720:	cbz	x19, 406738 <ferror@plt+0x4548>
  406724:	mov	x0, x19
  406728:	ldp	x19, x20, [sp, #16]
  40672c:	ldp	x21, x22, [sp, #32]
  406730:	ldp	x29, x30, [sp], #64
  406734:	ret
  406738:	adrp	x0, 408000 <ferror@plt+0x5e10>
  40673c:	add	x0, x0, #0x2d8
  406740:	str	x23, [sp, #48]
  406744:	bl	402180 <getenv@plt>
  406748:	mov	x20, x0
  40674c:	cbz	x0, 4067c4 <ferror@plt+0x45d4>
  406750:	mov	w1, #0x7                   	// #7
  406754:	bl	401f50 <access@plt>
  406758:	cbnz	w0, 4067c4 <ferror@plt+0x45d4>
  40675c:	adrp	x0, 408000 <ferror@plt+0x5e10>
  406760:	add	x0, x0, #0x2e0
  406764:	bl	402180 <getenv@plt>
  406768:	adrp	x0, 408000 <ferror@plt+0x5e10>
  40676c:	add	x0, x0, #0x2e8
  406770:	bl	402180 <getenv@plt>
  406774:	mov	x0, x20
  406778:	bl	401ce0 <strlen@plt>
  40677c:	mov	x22, x0
  406780:	add	w0, w0, #0x2
  406784:	add	w23, w22, #0x1
  406788:	and	x22, x22, #0xffffffff
  40678c:	bl	401e80 <xmalloc@plt>
  406790:	mov	x19, x0
  406794:	mov	x1, x20
  406798:	bl	402050 <strcpy@plt>
  40679c:	mov	w0, #0x2f                  	// #47
  4067a0:	str	x19, [x21, #3248]
  4067a4:	strb	w0, [x19, x22]
  4067a8:	mov	x0, x19
  4067ac:	strb	wzr, [x19, x23]
  4067b0:	ldp	x19, x20, [sp, #16]
  4067b4:	ldp	x21, x22, [sp, #32]
  4067b8:	ldr	x23, [sp, #48]
  4067bc:	ldp	x29, x30, [sp], #64
  4067c0:	ret
  4067c4:	adrp	x0, 408000 <ferror@plt+0x5e10>
  4067c8:	add	x0, x0, #0x2e0
  4067cc:	bl	402180 <getenv@plt>
  4067d0:	mov	x20, x0
  4067d4:	cbz	x0, 4067e4 <ferror@plt+0x45f4>
  4067d8:	mov	w1, #0x7                   	// #7
  4067dc:	bl	401f50 <access@plt>
  4067e0:	cbz	w0, 406768 <ferror@plt+0x4578>
  4067e4:	adrp	x0, 408000 <ferror@plt+0x5e10>
  4067e8:	add	x0, x0, #0x2e8
  4067ec:	bl	402180 <getenv@plt>
  4067f0:	mov	x20, x0
  4067f4:	cbz	x0, 406804 <ferror@plt+0x4614>
  4067f8:	mov	w1, #0x7                   	// #7
  4067fc:	bl	401f50 <access@plt>
  406800:	cbz	w0, 406774 <ferror@plt+0x4584>
  406804:	adrp	x20, 408000 <ferror@plt+0x5e10>
  406808:	add	x20, x20, #0x2d0
  40680c:	mov	x0, x20
  406810:	mov	w1, #0x7                   	// #7
  406814:	bl	401f50 <access@plt>
  406818:	cbnz	w0, 40682c <ferror@plt+0x463c>
  40681c:	mov	x22, #0x4                   	// #4
  406820:	mov	x23, #0x5                   	// #5
  406824:	mov	x0, #0x6                   	// #6
  406828:	b	40678c <ferror@plt+0x459c>
  40682c:	adrp	x20, 408000 <ferror@plt+0x5e10>
  406830:	add	x20, x20, #0x328
  406834:	add	x19, x20, #0x10
  406838:	mov	w1, #0x7                   	// #7
  40683c:	mov	x0, x19
  406840:	bl	401f50 <access@plt>
  406844:	cbnz	w0, 40685c <ferror@plt+0x466c>
  406848:	mov	x20, x19
  40684c:	mov	x22, #0x8                   	// #8
  406850:	mov	x23, #0x9                   	// #9
  406854:	mov	x0, #0xa                   	// #10
  406858:	b	40678c <ferror@plt+0x459c>
  40685c:	mov	x0, x20
  406860:	mov	w1, #0x7                   	// #7
  406864:	bl	401f50 <access@plt>
  406868:	cbnz	w0, 40687c <ferror@plt+0x468c>
  40686c:	mov	x22, #0x8                   	// #8
  406870:	mov	x23, #0x9                   	// #9
  406874:	mov	x0, #0xa                   	// #10
  406878:	b	40678c <ferror@plt+0x459c>
  40687c:	add	x20, x20, #0x20
  406880:	mov	w1, #0x7                   	// #7
  406884:	mov	x0, x20
  406888:	bl	401f50 <access@plt>
  40688c:	cbz	w0, 40681c <ferror@plt+0x462c>
  406890:	adrp	x0, 408000 <ferror@plt+0x5e10>
  406894:	mov	x22, #0x1                   	// #1
  406898:	add	x20, x0, #0x2c8
  40689c:	mov	x23, #0x2                   	// #2
  4068a0:	mov	x0, #0x3                   	// #3
  4068a4:	b	40678c <ferror@plt+0x459c>
  4068a8:	stp	x29, x30, [sp, #-80]!
  4068ac:	mov	x29, sp
  4068b0:	stp	x19, x20, [sp, #16]
  4068b4:	stp	x21, x22, [sp, #32]
  4068b8:	mov	x22, x0
  4068bc:	mov	x21, x1
  4068c0:	stp	x23, x24, [sp, #48]
  4068c4:	str	x25, [sp, #64]
  4068c8:	bl	406708 <ferror@plt+0x4518>
  4068cc:	mov	x23, x0
  4068d0:	cbz	x22, 406994 <ferror@plt+0x47a4>
  4068d4:	mov	x0, x22
  4068d8:	bl	401ce0 <strlen@plt>
  4068dc:	sxtw	x24, w0
  4068e0:	add	x20, x24, #0x7
  4068e4:	cbz	x21, 4069a8 <ferror@plt+0x47b8>
  4068e8:	mov	x0, x21
  4068ec:	bl	401ce0 <strlen@plt>
  4068f0:	mov	w25, w0
  4068f4:	sxtw	x19, w0
  4068f8:	mov	x0, x23
  4068fc:	bl	401ce0 <strlen@plt>
  406900:	mov	x2, x0
  406904:	add	x0, x20, x19
  406908:	add	x0, x0, w2, sxtw
  40690c:	sxtw	x19, w2
  406910:	bl	401e80 <xmalloc@plt>
  406914:	mov	x20, x0
  406918:	mov	x1, x23
  40691c:	bl	402050 <strcpy@plt>
  406920:	mov	x1, x22
  406924:	add	x0, x20, x19
  406928:	bl	402050 <strcpy@plt>
  40692c:	adrp	x3, 408000 <ferror@plt+0x5e10>
  406930:	add	x3, x3, #0x2f8
  406934:	add	x2, x19, x24
  406938:	mov	x1, x21
  40693c:	add	x4, x20, x2
  406940:	add	x0, x2, #0x6
  406944:	ldr	w5, [x3]
  406948:	add	x0, x20, x0
  40694c:	str	w5, [x20, x2]
  406950:	ldur	w2, [x3, #3]
  406954:	stur	w2, [x4, #3]
  406958:	bl	402050 <strcpy@plt>
  40695c:	mov	w1, w25
  406960:	mov	x0, x20
  406964:	bl	401cc0 <mkstemps@plt>
  406968:	cmn	w0, #0x1
  40696c:	b.eq	4069bc <ferror@plt+0x47cc>  // b.none
  406970:	bl	401ee0 <close@plt>
  406974:	cbnz	w0, 4069f0 <ferror@plt+0x4800>
  406978:	mov	x0, x20
  40697c:	ldp	x19, x20, [sp, #16]
  406980:	ldp	x21, x22, [sp, #32]
  406984:	ldp	x23, x24, [sp, #48]
  406988:	ldr	x25, [sp, #64]
  40698c:	ldp	x29, x30, [sp], #80
  406990:	ret
  406994:	adrp	x22, 408000 <ferror@plt+0x5e10>
  406998:	mov	x20, #0x9                   	// #9
  40699c:	add	x22, x22, #0x2f0
  4069a0:	mov	x24, #0x2                   	// #2
  4069a4:	cbnz	x21, 4068e8 <ferror@plt+0x46f8>
  4069a8:	adrp	x21, 407000 <ferror@plt+0x4e10>
  4069ac:	mov	w25, #0x0                   	// #0
  4069b0:	add	x21, x21, #0x590
  4069b4:	mov	x19, #0x0                   	// #0
  4069b8:	b	4068f8 <ferror@plt+0x4708>
  4069bc:	adrp	x0, 419000 <ferror@plt+0x16e10>
  4069c0:	ldr	x0, [x0, #4048]
  4069c4:	ldr	x19, [x0]
  4069c8:	bl	402170 <__errno_location@plt>
  4069cc:	ldr	w0, [x0]
  4069d0:	bl	401ed0 <strerror@plt>
  4069d4:	mov	x3, x0
  4069d8:	mov	x2, x23
  4069dc:	adrp	x1, 408000 <ferror@plt+0x5e10>
  4069e0:	add	x1, x1, #0x300
  4069e4:	mov	x0, x19
  4069e8:	bl	4021c0 <fprintf@plt>
  4069ec:	bl	401f40 <abort@plt>
  4069f0:	bl	401f40 <abort@plt>
  4069f4:	nop
  4069f8:	mov	x1, x0
  4069fc:	mov	x0, #0x0                   	// #0
  406a00:	b	4068a8 <ferror@plt+0x46b8>
  406a04:	nop
  406a08:	stp	x29, x30, [sp, #-64]!
  406a0c:	mov	x29, sp
  406a10:	stp	x19, x20, [sp, #16]
  406a14:	adrp	x20, 419000 <ferror@plt+0x16e10>
  406a18:	add	x20, x20, #0xdb0
  406a1c:	stp	x21, x22, [sp, #32]
  406a20:	adrp	x21, 419000 <ferror@plt+0x16e10>
  406a24:	add	x21, x21, #0xda8
  406a28:	sub	x20, x20, x21
  406a2c:	mov	w22, w0
  406a30:	stp	x23, x24, [sp, #48]
  406a34:	mov	x23, x1
  406a38:	mov	x24, x2
  406a3c:	bl	401c60 <memcpy@plt-0x40>
  406a40:	cmp	xzr, x20, asr #3
  406a44:	b.eq	406a70 <ferror@plt+0x4880>  // b.none
  406a48:	asr	x20, x20, #3
  406a4c:	mov	x19, #0x0                   	// #0
  406a50:	ldr	x3, [x21, x19, lsl #3]
  406a54:	mov	x2, x24
  406a58:	add	x19, x19, #0x1
  406a5c:	mov	x1, x23
  406a60:	mov	w0, w22
  406a64:	blr	x3
  406a68:	cmp	x20, x19
  406a6c:	b.ne	406a50 <ferror@plt+0x4860>  // b.any
  406a70:	ldp	x19, x20, [sp, #16]
  406a74:	ldp	x21, x22, [sp, #32]
  406a78:	ldp	x23, x24, [sp, #48]
  406a7c:	ldp	x29, x30, [sp], #64
  406a80:	ret
  406a84:	nop
  406a88:	ret

Disassembly of section .fini:

0000000000406a8c <.fini>:
  406a8c:	stp	x29, x30, [sp, #-16]!
  406a90:	mov	x29, sp
  406a94:	ldp	x29, x30, [sp], #16
  406a98:	ret
