<stg><name>voicerec_classifySound</name>


<trans_list>

<trans id="80" from="1" to="2">
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="2" to="7">
<condition id="23">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="2" to="3">
<condition id="25">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="3" to="2">
<condition id="27">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="3" to="4">
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="4" to="5">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="5" to="6">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="6" to="3">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="7" to="8">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="8" to="9">
<condition id="37">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="9" to="10">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="10" to="11">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="11" to="8">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="32" op_0_bw="64">
<![CDATA[
:0  %flatInput = alloca [882 x float], align 16

]]></node>
<StgValue><ssdm name="flatInput"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit:0  %i = phi i6 [ 0, %0 ], [ %i_1, %.preheader ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit:1  %exitcond1 = icmp eq i6 %i, -1

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 63, i64 63, i64 63)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit:3  %i_1 = add i6 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond1, label %2, label %.preheader.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader.preheader:0  %p_shl = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %i, i4 0)

]]></node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1  %p_shl_cast = zext i10 %p_shl to i11

]]></node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader.preheader:2  %p_shl2 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i, i1 false)

]]></node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="11" op_0_bw="7">
<![CDATA[
.preheader.preheader:3  %p_shl2_cast = zext i7 %p_shl2 to i11

]]></node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:4  %tmp_8 = sub i11 %p_shl_cast, %p_shl2_cast

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="12" op_0_bw="11">
<![CDATA[
.preheader.preheader:5  %result_addr1_cast = sext i11 %tmp_8 to i12

]]></node>
<StgValue><ssdm name="result_addr1_cast"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:6  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call fastcc void @voicerec_feedForward([882 x float]* %flatInput)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:0  %j = phi i4 [ %j_1, %1 ], [ 0, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="11" op_0_bw="4">
<![CDATA[
.preheader:1  %j_cast3 = zext i4 %j to i11

]]></node>
<StgValue><ssdm name="j_cast3"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:2  %exitcond = icmp eq i4 %j, -2

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)

]]></node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:4  %j_1 = add i4 %j, 1

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond, label %.loopexit, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="12" op_0_bw="4">
<![CDATA[
:0  %tmp_9_trn_cast = zext i4 %j to i12

]]></node>
<StgValue><ssdm name="tmp_9_trn_cast"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %result_addr2 = add i12 %tmp_9_trn_cast, %result_addr1_cast

]]></node>
<StgValue><ssdm name="result_addr2"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="12">
<![CDATA[
:2  %result_addr2_cast = sext i12 %result_addr2 to i32

]]></node>
<StgValue><ssdm name="result_addr2_cast"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_12 = zext i32 %result_addr2_cast to i64

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %result_addr = getelementptr [882 x double]* @result, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="result_addr"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="64" op_0_bw="10">
<![CDATA[
:5  %result_load = load double* %result_addr, align 8

]]></node>
<StgValue><ssdm name="result_load"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp_2 = add i11 %tmp_8, %j_cast3

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="40" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="64" op_0_bw="10">
<![CDATA[
:5  %result_load = load double* %result_addr, align 8

]]></node>
<StgValue><ssdm name="result_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="41" st_id="5" stage="1" lat="1">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="32" op_0_bw="64">
<![CDATA[
:6  %tmp_1 = fptrunc double %result_load to float

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="42" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="11">
<![CDATA[
:8  %tmp_2_cast = sext i11 %tmp_2 to i32

]]></node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_3 = zext i32 %tmp_2_cast to i64

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %flatInput_addr = getelementptr inbounds [882 x float]* %flatInput, i64 0, i64 %tmp_3

]]></node>
<StgValue><ssdm name="flatInput_addr"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:11  store float %tmp_1, float* %flatInput_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="47" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call fastcc void @voicerec_feedForward([882 x float]* %flatInput)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="49" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %guess = phi i3 [ 0, %2 ], [ %j_2, %._crit_edge.i ]

]]></node>
<StgValue><ssdm name="guess"/></StgValue>
</operation>

<operation id="50" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %guess_i = phi i32 [ undef, %2 ], [ %guess_1, %._crit_edge.i ]

]]></node>
<StgValue><ssdm name="guess_i"/></StgValue>
</operation>

<operation id="51" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %max_i = phi float [ 0.000000e+00, %2 ], [ %max_1, %._crit_edge.i ]

]]></node>
<StgValue><ssdm name="max_i"/></StgValue>
</operation>

<operation id="52" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="3">
<![CDATA[
:3  %guess_cast1 = zext i3 %guess to i32

]]></node>
<StgValue><ssdm name="guess_cast1"/></StgValue>
</operation>

<operation id="53" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %exitcond_i = icmp eq i3 %guess, -4

]]></node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="54" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6  %j_2 = add i3 %guess, 1

]]></node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond_i, label %guessClassification.exit, label %._crit_edge.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="64" op_0_bw="3">
<![CDATA[
._crit_edge.i:0  %tmp_i = zext i3 %guess to i64

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i:1  %output_addr = getelementptr inbounds [4 x float]* @output_r, i64 0, i64 %tmp_i

]]></node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="59" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="2">
<![CDATA[
._crit_edge.i:2  %max = load float* %output_addr, align 4

]]></node>
<StgValue><ssdm name="max"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="0" op_0_bw="32">
<![CDATA[
guessClassification.exit:0  ret i32 %guess_i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="61" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="2">
<![CDATA[
._crit_edge.i:2  %max = load float* %output_addr, align 4

]]></node>
<StgValue><ssdm name="max"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="62" st_id="10" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i:16  %tmp_10 = fcmp ogt float %max, %max_i

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="63" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.i:3  %max_to_int = bitcast float %max to i32

]]></node>
<StgValue><ssdm name="max_to_int"/></StgValue>
</operation>

<operation id="64" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i:4  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="65" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.i:5  %tmp_4 = trunc i32 %max_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="66" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.i:6  %max_i_to_int = bitcast float %max_i to i32

]]></node>
<StgValue><ssdm name="max_i_to_int"/></StgValue>
</operation>

<operation id="67" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i:7  %tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max_i_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="68" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.i:8  %tmp_6 = trunc i32 %max_i_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="69" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i:9  %notlhs = icmp ne i8 %tmp, -1

]]></node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="70" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.i:10  %notrhs = icmp eq i23 %tmp_4, 0

]]></node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="71" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.i:11  %tmp_7 = or i1 %notrhs, %notlhs

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="72" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i:12  %notlhs6 = icmp ne i8 %tmp_5, -1

]]></node>
<StgValue><ssdm name="notlhs6"/></StgValue>
</operation>

<operation id="73" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.i:13  %notrhs7 = icmp eq i23 %tmp_6, 0

]]></node>
<StgValue><ssdm name="notrhs7"/></StgValue>
</operation>

<operation id="74" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.i:14  %tmp_s = or i1 %notrhs7, %notlhs6

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="75" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.i:15  %tmp_9 = and i1 %tmp_7, %tmp_s

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="76" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.i:17  %tmp_11 = and i1 %tmp_9, %tmp_10

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="77" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i:18  %guess_1 = select i1 %tmp_11, i32 %guess_cast1, i32 %guess_i

]]></node>
<StgValue><ssdm name="guess_1"/></StgValue>
</operation>

<operation id="78" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i:19  %max_1 = select i1 %tmp_11, float %max, float %max_i

]]></node>
<StgValue><ssdm name="max_1"/></StgValue>
</operation>

<operation id="79" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i:20  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
