# DESIGN-AND-VERIFICATION-OF-SYNCHRONOUS-FIFO
It contains verilog code for synchronous fifo design and testbench verification code.
