$comment
	File created using the following command:
		vcd file alu.msim.vcd -direction
$end
$date
	Wed Mar 31 10:45:11 2021
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module alu_vlg_vec_tst $end
$var reg 3 ! ALU_Sel [2:0] $end
$var reg 8 " B [7:0] $end
$var reg 8 # Bus1 [7:0] $end
$var wire 1 $ ALU_Result [7] $end
$var wire 1 % ALU_Result [6] $end
$var wire 1 & ALU_Result [5] $end
$var wire 1 ' ALU_Result [4] $end
$var wire 1 ( ALU_Result [3] $end
$var wire 1 ) ALU_Result [2] $end
$var wire 1 * ALU_Result [1] $end
$var wire 1 + ALU_Result [0] $end
$var wire 1 , NZVC [3] $end
$var wire 1 - NZVC [2] $end
$var wire 1 . NZVC [1] $end
$var wire 1 / NZVC [0] $end
$var wire 1 0 sampler $end
$scope module i1 $end
$var wire 1 1 gnd $end
$var wire 1 2 vcc $end
$var wire 1 3 unknown $end
$var tri1 1 4 devclrn $end
$var tri1 1 5 devpor $end
$var tri1 1 6 devoe $end
$var wire 1 7 LessThan0~1_cout $end
$var wire 1 8 LessThan0~3_cout $end
$var wire 1 9 LessThan0~5_cout $end
$var wire 1 : LessThan0~7_cout $end
$var wire 1 ; LessThan0~9_cout $end
$var wire 1 < LessThan0~11_cout $end
$var wire 1 = LessThan0~13_cout $end
$var wire 1 > LessThan0~14_combout $end
$var wire 1 ? NZVC[1]~2_combout $end
$var wire 1 @ NZVC[2]~8_combout $end
$var wire 1 A Add0~0_combout $end
$var wire 1 B Add1~0_combout $end
$var wire 1 C ALU_Result[0]~0_combout $end
$var wire 1 D Equal0~0_combout $end
$var wire 1 E Equal0~0clkctrl_outclk $end
$var wire 1 F ALU_Result[0]$latch~combout $end
$var wire 1 G Add1~1 $end
$var wire 1 H Add1~2_combout $end
$var wire 1 I Add0~1 $end
$var wire 1 J Add0~2_combout $end
$var wire 1 K ALU_Result[1]~1_combout $end
$var wire 1 L ALU_Result[1]$latch~combout $end
$var wire 1 M Add1~3 $end
$var wire 1 N Add1~4_combout $end
$var wire 1 O Add0~3 $end
$var wire 1 P Add0~4_combout $end
$var wire 1 Q ALU_Result[2]~2_combout $end
$var wire 1 R ALU_Result[2]$latch~combout $end
$var wire 1 S Add1~5 $end
$var wire 1 T Add1~6_combout $end
$var wire 1 U Add0~5 $end
$var wire 1 V Add0~6_combout $end
$var wire 1 W ALU_Result[3]~3_combout $end
$var wire 1 X ALU_Result[3]$latch~combout $end
$var wire 1 Y Add0~7 $end
$var wire 1 Z Add0~8_combout $end
$var wire 1 [ Add1~7 $end
$var wire 1 \ Add1~8_combout $end
$var wire 1 ] ALU_Result[4]~4_combout $end
$var wire 1 ^ ALU_Result[4]$latch~combout $end
$var wire 1 _ Add0~9 $end
$var wire 1 ` Add0~10_combout $end
$var wire 1 a Add1~9 $end
$var wire 1 b Add1~10_combout $end
$var wire 1 c ALU_Result[5]~5_combout $end
$var wire 1 d ALU_Result[5]$latch~combout $end
$var wire 1 e Add1~11 $end
$var wire 1 f Add1~12_combout $end
$var wire 1 g Add0~11 $end
$var wire 1 h Add0~12_combout $end
$var wire 1 i ALU_Result[6]~6_combout $end
$var wire 1 j ALU_Result[6]$latch~combout $end
$var wire 1 k Add1~13 $end
$var wire 1 l Add1~14_combout $end
$var wire 1 m ALU_Result[7]~7_combout $end
$var wire 1 n ALU_Result[7]$latch~combout $end
$var wire 1 o Add1~15 $end
$var wire 1 p Add1~16_combout $end
$var wire 1 q Add0~13 $end
$var wire 1 r Add0~14_combout $end
$var wire 1 s NZVC[0]~0_combout $end
$var wire 1 t NZVC[0]$latch~combout $end
$var wire 1 u NZVC[1]~1_combout $end
$var wire 1 v NZVC[1]~3_combout $end
$var wire 1 w NZVC[1]$latch~combout $end
$var wire 1 x NZVC[2]~7_combout $end
$var wire 1 y NZVC[2]~5_combout $end
$var wire 1 z NZVC[2]~4_combout $end
$var wire 1 { NZVC[2]~6_combout $end
$var wire 1 | NZVC[2]~9_combout $end
$var wire 1 } NZVC[2]$latch~combout $end
$var wire 1 ~ Bus1~combout [7] $end
$var wire 1 !! Bus1~combout [6] $end
$var wire 1 "! Bus1~combout [5] $end
$var wire 1 #! Bus1~combout [4] $end
$var wire 1 $! Bus1~combout [3] $end
$var wire 1 %! Bus1~combout [2] $end
$var wire 1 &! Bus1~combout [1] $end
$var wire 1 '! Bus1~combout [0] $end
$var wire 1 (! B~combout [7] $end
$var wire 1 )! B~combout [6] $end
$var wire 1 *! B~combout [5] $end
$var wire 1 +! B~combout [4] $end
$var wire 1 ,! B~combout [3] $end
$var wire 1 -! B~combout [2] $end
$var wire 1 .! B~combout [1] $end
$var wire 1 /! B~combout [0] $end
$var wire 1 0! ALU_Sel~combout [2] $end
$var wire 1 1! ALU_Sel~combout [1] $end
$var wire 1 2! ALU_Sel~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b1111010 "
b1111000 #
0+
1*
0)
0(
1'
1&
1%
1$
1/
1.
0-
1,
x0
01
12
x3
14
15
16
07
18
09
1:
0;
1<
0=
0>
0?
1@
0A
0B
0C
1D
1E
0F
1G
1H
0I
1J
1K
1L
0M
0N
1O
0P
0Q
0R
1S
0T
0U
0V
0W
0X
0Y
1Z
0[
0\
1]
1^
1_
1`
1a
0b
1c
1d
0e
0f
0g
1h
1i
1j
1k
0l
1m
1n
0o
0p
1q
1r
1s
1t
1u
1v
1w
0x
0y
0z
0{
0|
0}
0'!
0&!
0%!
1$!
1#!
1"!
1!!
0~
0/!
1.!
0-!
1,!
1+!
1*!
1)!
0(!
02!
01!
00!
$end
#250000
b1110010 "
b1110110 "
b1110111 "
b11111000 #
b10111000 #
b10011000 #
b10010000 #
b10010010 #
1&!
0$!
0"!
0!!
1~
1/!
1-!
0,!
00
0O
0J
0H
1Y
1b
0`
0h
1f
0u
0r
1o
1l
1>
1B
1A
1P
1N
1U
0P
0K
0Z
0c
0@
0i
0v
0s
0m
1p
1C
1Q
1V
0Q
0L
1y
0]
0d
0j
0w
0t
0n
1F
1R
0y
1W
0R
0^
0*
0&
0%
0.
0/
0,
0$
1+
1)
1X
0)
0'
1(
#500000
b1110101 "
b10000010 #
b10000110 #
b1 !
b1111101 "
b1111001 "
b1111000 "
b110 #
b1000110 #
b1100110 #
b1100100 #
12!
0&!
1%!
0#!
1"!
1!!
0~
0/!
0.!
0-!
1,!
10
1s
1m
1i
1c
0W
1Q
1O
0S
19
1\
0_
1Z
0b
1`
1h
0f
1r
0o
0l
1?
0>
0B
0A
0Y
0V
1T
1t
1n
1j
1d
0X
1R
0U
1P
0T
1]
0`
0c
0i
0m
0p
0?
1v
0C
1_
0Z
1W
0n
0j
0d
1X
1Y
1V
0W
1^
0s
0v
1w
0F
1`
1/
1,
1$
1%
1&
0(
1)
0X
0_
1Z
0t
0w
0,
0$
0%
0&
1(
1'
1.
0+
0`
0(
0/
0.
#750000
b11111000 "
b10111000 "
b10011000 "
b10001000 "
b1100101 #
b1101101 #
b1111101 #
b1111001 #
b1111011 #
1'!
1&!
0%!
1$!
1#!
0+!
0*!
0)!
1(!
00
0G
1B
1A
17
1J
1M
1H
08
0P
1S
0N
09
0Y
0V
1[
1T
0:
0a
1;
1e
1b
1g
1`
0<
0h
0k
1f
1=
0r
1l
1?
0H
1C
1K
0S
1N
19
0Q
0[
0T
1:
1_
0Z
1W
0\
0b
0f
1c
0q
1h
1i
0l
1m
0?
1v
0K
1F
1L
1[
1T
1Q
0:
0R
1\
0W
1@
0g
0`
0]
1X
0c
0i
1d
1r
1j
0m
1?
1n
0v
1w
0L
0\
1W
0@
1R
1]
0X
1q
0h
0^
0d
0j
0n
1v
0w
1+
1*
0)
1(
1&
1%
1,
1$
1.
0]
1X
1^
0r
1y
1w
0*
1)
0(
0'
0&
0%
0,
0$
0.
0^
1(
1'
1.
0'
#1000000
