
F746NG_CH5_EOC2_FeatureExtraction_Audio.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a328  080001c8  080001c8  000101c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002f90  0800a4f0  0800a4f0  0001a4f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d480  0800d480  000200a8  2**0
                  CONTENTS
  4 .ARM          00000008  0800d480  0800d480  0001d480  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d488  0800d488  000200a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d488  0800d488  0001d488  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d48c  0800d48c  0001d48c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a8  20000000  0800d490  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00015118  200000a8  0800d538  000200a8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200151c0  0800d538  000251c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003c7a1  00000000  00000000  000200d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004b03  00000000  00000000  0005c879  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d58  00000000  00000000  00061380  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00003d90  00000000  00000000  000630d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a8f2  00000000  00000000  00066e68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000344d8  00000000  00000000  0009175a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ff424  00000000  00000000  000c5c32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000cc  00000000  00000000  001c5056  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007c60  00000000  00000000  001c5124  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    00037334  00000000  00000000  001ccd84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	200000a8 	.word	0x200000a8
 80001e4:	00000000 	.word	0x00000000
 80001e8:	0800a4d8 	.word	0x0800a4d8

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	200000ac 	.word	0x200000ac
 8000204:	0800a4d8 	.word	0x0800a4d8

08000208 <__aeabi_drsub>:
 8000208:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800020c:	e002      	b.n	8000214 <__adddf3>
 800020e:	bf00      	nop

08000210 <__aeabi_dsub>:
 8000210:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000214 <__adddf3>:
 8000214:	b530      	push	{r4, r5, lr}
 8000216:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800021a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800021e:	ea94 0f05 	teq	r4, r5
 8000222:	bf08      	it	eq
 8000224:	ea90 0f02 	teqeq	r0, r2
 8000228:	bf1f      	itttt	ne
 800022a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800022e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000232:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000236:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800023a:	f000 80e2 	beq.w	8000402 <__adddf3+0x1ee>
 800023e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000242:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000246:	bfb8      	it	lt
 8000248:	426d      	neglt	r5, r5
 800024a:	dd0c      	ble.n	8000266 <__adddf3+0x52>
 800024c:	442c      	add	r4, r5
 800024e:	ea80 0202 	eor.w	r2, r0, r2
 8000252:	ea81 0303 	eor.w	r3, r1, r3
 8000256:	ea82 0000 	eor.w	r0, r2, r0
 800025a:	ea83 0101 	eor.w	r1, r3, r1
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	2d36      	cmp	r5, #54	; 0x36
 8000268:	bf88      	it	hi
 800026a:	bd30      	pophi	{r4, r5, pc}
 800026c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000270:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000274:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000278:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800027c:	d002      	beq.n	8000284 <__adddf3+0x70>
 800027e:	4240      	negs	r0, r0
 8000280:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000284:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000288:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800028c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000290:	d002      	beq.n	8000298 <__adddf3+0x84>
 8000292:	4252      	negs	r2, r2
 8000294:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000298:	ea94 0f05 	teq	r4, r5
 800029c:	f000 80a7 	beq.w	80003ee <__adddf3+0x1da>
 80002a0:	f1a4 0401 	sub.w	r4, r4, #1
 80002a4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a8:	db0d      	blt.n	80002c6 <__adddf3+0xb2>
 80002aa:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ae:	fa22 f205 	lsr.w	r2, r2, r5
 80002b2:	1880      	adds	r0, r0, r2
 80002b4:	f141 0100 	adc.w	r1, r1, #0
 80002b8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002bc:	1880      	adds	r0, r0, r2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	4159      	adcs	r1, r3
 80002c4:	e00e      	b.n	80002e4 <__adddf3+0xd0>
 80002c6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ca:	f10e 0e20 	add.w	lr, lr, #32
 80002ce:	2a01      	cmp	r2, #1
 80002d0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002d4:	bf28      	it	cs
 80002d6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002da:	fa43 f305 	asr.w	r3, r3, r5
 80002de:	18c0      	adds	r0, r0, r3
 80002e0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002e8:	d507      	bpl.n	80002fa <__adddf3+0xe6>
 80002ea:	f04f 0e00 	mov.w	lr, #0
 80002ee:	f1dc 0c00 	rsbs	ip, ip, #0
 80002f2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002f6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002fa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002fe:	d31b      	bcc.n	8000338 <__adddf3+0x124>
 8000300:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000304:	d30c      	bcc.n	8000320 <__adddf3+0x10c>
 8000306:	0849      	lsrs	r1, r1, #1
 8000308:	ea5f 0030 	movs.w	r0, r0, rrx
 800030c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000310:	f104 0401 	add.w	r4, r4, #1
 8000314:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000318:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800031c:	f080 809a 	bcs.w	8000454 <__adddf3+0x240>
 8000320:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	ea41 0105 	orr.w	r1, r1, r5
 8000336:	bd30      	pop	{r4, r5, pc}
 8000338:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800033c:	4140      	adcs	r0, r0
 800033e:	eb41 0101 	adc.w	r1, r1, r1
 8000342:	3c01      	subs	r4, #1
 8000344:	bf28      	it	cs
 8000346:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800034a:	d2e9      	bcs.n	8000320 <__adddf3+0x10c>
 800034c:	f091 0f00 	teq	r1, #0
 8000350:	bf04      	itt	eq
 8000352:	4601      	moveq	r1, r0
 8000354:	2000      	moveq	r0, #0
 8000356:	fab1 f381 	clz	r3, r1
 800035a:	bf08      	it	eq
 800035c:	3320      	addeq	r3, #32
 800035e:	f1a3 030b 	sub.w	r3, r3, #11
 8000362:	f1b3 0220 	subs.w	r2, r3, #32
 8000366:	da0c      	bge.n	8000382 <__adddf3+0x16e>
 8000368:	320c      	adds	r2, #12
 800036a:	dd08      	ble.n	800037e <__adddf3+0x16a>
 800036c:	f102 0c14 	add.w	ip, r2, #20
 8000370:	f1c2 020c 	rsb	r2, r2, #12
 8000374:	fa01 f00c 	lsl.w	r0, r1, ip
 8000378:	fa21 f102 	lsr.w	r1, r1, r2
 800037c:	e00c      	b.n	8000398 <__adddf3+0x184>
 800037e:	f102 0214 	add.w	r2, r2, #20
 8000382:	bfd8      	it	le
 8000384:	f1c2 0c20 	rsble	ip, r2, #32
 8000388:	fa01 f102 	lsl.w	r1, r1, r2
 800038c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000390:	bfdc      	itt	le
 8000392:	ea41 010c 	orrle.w	r1, r1, ip
 8000396:	4090      	lslle	r0, r2
 8000398:	1ae4      	subs	r4, r4, r3
 800039a:	bfa2      	ittt	ge
 800039c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a0:	4329      	orrge	r1, r5
 80003a2:	bd30      	popge	{r4, r5, pc}
 80003a4:	ea6f 0404 	mvn.w	r4, r4
 80003a8:	3c1f      	subs	r4, #31
 80003aa:	da1c      	bge.n	80003e6 <__adddf3+0x1d2>
 80003ac:	340c      	adds	r4, #12
 80003ae:	dc0e      	bgt.n	80003ce <__adddf3+0x1ba>
 80003b0:	f104 0414 	add.w	r4, r4, #20
 80003b4:	f1c4 0220 	rsb	r2, r4, #32
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f302 	lsl.w	r3, r1, r2
 80003c0:	ea40 0003 	orr.w	r0, r0, r3
 80003c4:	fa21 f304 	lsr.w	r3, r1, r4
 80003c8:	ea45 0103 	orr.w	r1, r5, r3
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f1c4 040c 	rsb	r4, r4, #12
 80003d2:	f1c4 0220 	rsb	r2, r4, #32
 80003d6:	fa20 f002 	lsr.w	r0, r0, r2
 80003da:	fa01 f304 	lsl.w	r3, r1, r4
 80003de:	ea40 0003 	orr.w	r0, r0, r3
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f094 0f00 	teq	r4, #0
 80003f2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003f6:	bf06      	itte	eq
 80003f8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003fc:	3401      	addeq	r4, #1
 80003fe:	3d01      	subne	r5, #1
 8000400:	e74e      	b.n	80002a0 <__adddf3+0x8c>
 8000402:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000406:	bf18      	it	ne
 8000408:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800040c:	d029      	beq.n	8000462 <__adddf3+0x24e>
 800040e:	ea94 0f05 	teq	r4, r5
 8000412:	bf08      	it	eq
 8000414:	ea90 0f02 	teqeq	r0, r2
 8000418:	d005      	beq.n	8000426 <__adddf3+0x212>
 800041a:	ea54 0c00 	orrs.w	ip, r4, r0
 800041e:	bf04      	itt	eq
 8000420:	4619      	moveq	r1, r3
 8000422:	4610      	moveq	r0, r2
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	ea91 0f03 	teq	r1, r3
 800042a:	bf1e      	ittt	ne
 800042c:	2100      	movne	r1, #0
 800042e:	2000      	movne	r0, #0
 8000430:	bd30      	popne	{r4, r5, pc}
 8000432:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000436:	d105      	bne.n	8000444 <__adddf3+0x230>
 8000438:	0040      	lsls	r0, r0, #1
 800043a:	4149      	adcs	r1, r1
 800043c:	bf28      	it	cs
 800043e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000442:	bd30      	pop	{r4, r5, pc}
 8000444:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000448:	bf3c      	itt	cc
 800044a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800044e:	bd30      	popcc	{r4, r5, pc}
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000466:	bf1a      	itte	ne
 8000468:	4619      	movne	r1, r3
 800046a:	4610      	movne	r0, r2
 800046c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000470:	bf1c      	itt	ne
 8000472:	460b      	movne	r3, r1
 8000474:	4602      	movne	r2, r0
 8000476:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800047a:	bf06      	itte	eq
 800047c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000480:	ea91 0f03 	teqeq	r1, r3
 8000484:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	bf00      	nop

0800048c <__aeabi_ui2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a0:	f04f 0500 	mov.w	r5, #0
 80004a4:	f04f 0100 	mov.w	r1, #0
 80004a8:	e750      	b.n	800034c <__adddf3+0x138>
 80004aa:	bf00      	nop

080004ac <__aeabi_i2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004c4:	bf48      	it	mi
 80004c6:	4240      	negmi	r0, r0
 80004c8:	f04f 0100 	mov.w	r1, #0
 80004cc:	e73e      	b.n	800034c <__adddf3+0x138>
 80004ce:	bf00      	nop

080004d0 <__aeabi_f2d>:
 80004d0:	0042      	lsls	r2, r0, #1
 80004d2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004d6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004da:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004de:	bf1f      	itttt	ne
 80004e0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004e4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004e8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ec:	4770      	bxne	lr
 80004ee:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004f2:	bf08      	it	eq
 80004f4:	4770      	bxeq	lr
 80004f6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004fa:	bf04      	itt	eq
 80004fc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000500:	4770      	bxeq	lr
 8000502:	b530      	push	{r4, r5, lr}
 8000504:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000510:	e71c      	b.n	800034c <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_ul2d>:
 8000514:	ea50 0201 	orrs.w	r2, r0, r1
 8000518:	bf08      	it	eq
 800051a:	4770      	bxeq	lr
 800051c:	b530      	push	{r4, r5, lr}
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	e00a      	b.n	800053a <__aeabi_l2d+0x16>

08000524 <__aeabi_l2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000532:	d502      	bpl.n	800053a <__aeabi_l2d+0x16>
 8000534:	4240      	negs	r0, r0
 8000536:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800053a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800053e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000542:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000546:	f43f aed8 	beq.w	80002fa <__adddf3+0xe6>
 800054a:	f04f 0203 	mov.w	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800055a:	bf18      	it	ne
 800055c:	3203      	addne	r2, #3
 800055e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000562:	f1c2 0320 	rsb	r3, r2, #32
 8000566:	fa00 fc03 	lsl.w	ip, r0, r3
 800056a:	fa20 f002 	lsr.w	r0, r0, r2
 800056e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000572:	ea40 000e 	orr.w	r0, r0, lr
 8000576:	fa21 f102 	lsr.w	r1, r1, r2
 800057a:	4414      	add	r4, r2
 800057c:	e6bd      	b.n	80002fa <__adddf3+0xe6>
 800057e:	bf00      	nop

08000580 <__aeabi_dmul>:
 8000580:	b570      	push	{r4, r5, r6, lr}
 8000582:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000586:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800058a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800058e:	bf1d      	ittte	ne
 8000590:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000594:	ea94 0f0c 	teqne	r4, ip
 8000598:	ea95 0f0c 	teqne	r5, ip
 800059c:	f000 f8de 	bleq	800075c <__aeabi_dmul+0x1dc>
 80005a0:	442c      	add	r4, r5
 80005a2:	ea81 0603 	eor.w	r6, r1, r3
 80005a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005b2:	bf18      	it	ne
 80005b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005c0:	d038      	beq.n	8000634 <__aeabi_dmul+0xb4>
 80005c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ce:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005d6:	f04f 0600 	mov.w	r6, #0
 80005da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005de:	f09c 0f00 	teq	ip, #0
 80005e2:	bf18      	it	ne
 80005e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ec:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005f0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005f4:	d204      	bcs.n	8000600 <__aeabi_dmul+0x80>
 80005f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005fa:	416d      	adcs	r5, r5
 80005fc:	eb46 0606 	adc.w	r6, r6, r6
 8000600:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000604:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000608:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800060c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000610:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000614:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000618:	bf88      	it	hi
 800061a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800061e:	d81e      	bhi.n	800065e <__aeabi_dmul+0xde>
 8000620:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000624:	bf08      	it	eq
 8000626:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800062a:	f150 0000 	adcs.w	r0, r0, #0
 800062e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000638:	ea46 0101 	orr.w	r1, r6, r1
 800063c:	ea40 0002 	orr.w	r0, r0, r2
 8000640:	ea81 0103 	eor.w	r1, r1, r3
 8000644:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000648:	bfc2      	ittt	gt
 800064a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800064e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000652:	bd70      	popgt	{r4, r5, r6, pc}
 8000654:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000658:	f04f 0e00 	mov.w	lr, #0
 800065c:	3c01      	subs	r4, #1
 800065e:	f300 80ab 	bgt.w	80007b8 <__aeabi_dmul+0x238>
 8000662:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000666:	bfde      	ittt	le
 8000668:	2000      	movle	r0, #0
 800066a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800066e:	bd70      	pople	{r4, r5, r6, pc}
 8000670:	f1c4 0400 	rsb	r4, r4, #0
 8000674:	3c20      	subs	r4, #32
 8000676:	da35      	bge.n	80006e4 <__aeabi_dmul+0x164>
 8000678:	340c      	adds	r4, #12
 800067a:	dc1b      	bgt.n	80006b4 <__aeabi_dmul+0x134>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f305 	lsl.w	r3, r0, r5
 8000688:	fa20 f004 	lsr.w	r0, r0, r4
 800068c:	fa01 f205 	lsl.w	r2, r1, r5
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000698:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800069c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a0:	fa21 f604 	lsr.w	r6, r1, r4
 80006a4:	eb42 0106 	adc.w	r1, r2, r6
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 040c 	rsb	r4, r4, #12
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f304 	lsl.w	r3, r0, r4
 80006c0:	fa20 f005 	lsr.w	r0, r0, r5
 80006c4:	fa01 f204 	lsl.w	r2, r1, r4
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d4:	f141 0100 	adc.w	r1, r1, #0
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 0520 	rsb	r5, r4, #32
 80006e8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80006f0:	fa20 f304 	lsr.w	r3, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea43 0302 	orr.w	r3, r3, r2
 80006fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	fa21 f204 	lsr.w	r2, r1, r4
 8000708:	ea20 0002 	bic.w	r0, r0, r2
 800070c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f094 0f00 	teq	r4, #0
 8000720:	d10f      	bne.n	8000742 <__aeabi_dmul+0x1c2>
 8000722:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000726:	0040      	lsls	r0, r0, #1
 8000728:	eb41 0101 	adc.w	r1, r1, r1
 800072c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000730:	bf08      	it	eq
 8000732:	3c01      	subeq	r4, #1
 8000734:	d0f7      	beq.n	8000726 <__aeabi_dmul+0x1a6>
 8000736:	ea41 0106 	orr.w	r1, r1, r6
 800073a:	f095 0f00 	teq	r5, #0
 800073e:	bf18      	it	ne
 8000740:	4770      	bxne	lr
 8000742:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000746:	0052      	lsls	r2, r2, #1
 8000748:	eb43 0303 	adc.w	r3, r3, r3
 800074c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000750:	bf08      	it	eq
 8000752:	3d01      	subeq	r5, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1c6>
 8000756:	ea43 0306 	orr.w	r3, r3, r6
 800075a:	4770      	bx	lr
 800075c:	ea94 0f0c 	teq	r4, ip
 8000760:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000764:	bf18      	it	ne
 8000766:	ea95 0f0c 	teqne	r5, ip
 800076a:	d00c      	beq.n	8000786 <__aeabi_dmul+0x206>
 800076c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000770:	bf18      	it	ne
 8000772:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000776:	d1d1      	bne.n	800071c <__aeabi_dmul+0x19c>
 8000778:	ea81 0103 	eor.w	r1, r1, r3
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000780:	f04f 0000 	mov.w	r0, #0
 8000784:	bd70      	pop	{r4, r5, r6, pc}
 8000786:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800078a:	bf06      	itte	eq
 800078c:	4610      	moveq	r0, r2
 800078e:	4619      	moveq	r1, r3
 8000790:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000794:	d019      	beq.n	80007ca <__aeabi_dmul+0x24a>
 8000796:	ea94 0f0c 	teq	r4, ip
 800079a:	d102      	bne.n	80007a2 <__aeabi_dmul+0x222>
 800079c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007a0:	d113      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007a2:	ea95 0f0c 	teq	r5, ip
 80007a6:	d105      	bne.n	80007b4 <__aeabi_dmul+0x234>
 80007a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007ac:	bf1c      	itt	ne
 80007ae:	4610      	movne	r0, r2
 80007b0:	4619      	movne	r1, r3
 80007b2:	d10a      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007b4:	ea81 0103 	eor.w	r1, r1, r3
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007c4:	f04f 0000 	mov.w	r0, #0
 80007c8:	bd70      	pop	{r4, r5, r6, pc}
 80007ca:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ce:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007d2:	bd70      	pop	{r4, r5, r6, pc}

080007d4 <__aeabi_ddiv>:
 80007d4:	b570      	push	{r4, r5, r6, lr}
 80007d6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007da:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007e2:	bf1d      	ittte	ne
 80007e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e8:	ea94 0f0c 	teqne	r4, ip
 80007ec:	ea95 0f0c 	teqne	r5, ip
 80007f0:	f000 f8a7 	bleq	8000942 <__aeabi_ddiv+0x16e>
 80007f4:	eba4 0405 	sub.w	r4, r4, r5
 80007f8:	ea81 0e03 	eor.w	lr, r1, r3
 80007fc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000800:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000804:	f000 8088 	beq.w	8000918 <__aeabi_ddiv+0x144>
 8000808:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800080c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000810:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000814:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000818:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800081c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000820:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000824:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000828:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800082c:	429d      	cmp	r5, r3
 800082e:	bf08      	it	eq
 8000830:	4296      	cmpeq	r6, r2
 8000832:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000836:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800083a:	d202      	bcs.n	8000842 <__aeabi_ddiv+0x6e>
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	1ab6      	subs	r6, r6, r2
 8000844:	eb65 0503 	sbc.w	r5, r5, r3
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000852:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 000c 	orrcs.w	r0, r0, ip
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008b0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008b4:	d018      	beq.n	80008e8 <__aeabi_ddiv+0x114>
 80008b6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ba:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008be:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008c6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ce:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008d2:	d1c0      	bne.n	8000856 <__aeabi_ddiv+0x82>
 80008d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d8:	d10b      	bne.n	80008f2 <__aeabi_ddiv+0x11e>
 80008da:	ea41 0100 	orr.w	r1, r1, r0
 80008de:	f04f 0000 	mov.w	r0, #0
 80008e2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008e6:	e7b6      	b.n	8000856 <__aeabi_ddiv+0x82>
 80008e8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ec:	bf04      	itt	eq
 80008ee:	4301      	orreq	r1, r0
 80008f0:	2000      	moveq	r0, #0
 80008f2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008f6:	bf88      	it	hi
 80008f8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008fc:	f63f aeaf 	bhi.w	800065e <__aeabi_dmul+0xde>
 8000900:	ebb5 0c03 	subs.w	ip, r5, r3
 8000904:	bf04      	itt	eq
 8000906:	ebb6 0c02 	subseq.w	ip, r6, r2
 800090a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800090e:	f150 0000 	adcs.w	r0, r0, #0
 8000912:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000916:	bd70      	pop	{r4, r5, r6, pc}
 8000918:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800091c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000920:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000924:	bfc2      	ittt	gt
 8000926:	ebd4 050c 	rsbsgt	r5, r4, ip
 800092a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800092e:	bd70      	popgt	{r4, r5, r6, pc}
 8000930:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000934:	f04f 0e00 	mov.w	lr, #0
 8000938:	3c01      	subs	r4, #1
 800093a:	e690      	b.n	800065e <__aeabi_dmul+0xde>
 800093c:	ea45 0e06 	orr.w	lr, r5, r6
 8000940:	e68d      	b.n	800065e <__aeabi_dmul+0xde>
 8000942:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000946:	ea94 0f0c 	teq	r4, ip
 800094a:	bf08      	it	eq
 800094c:	ea95 0f0c 	teqeq	r5, ip
 8000950:	f43f af3b 	beq.w	80007ca <__aeabi_dmul+0x24a>
 8000954:	ea94 0f0c 	teq	r4, ip
 8000958:	d10a      	bne.n	8000970 <__aeabi_ddiv+0x19c>
 800095a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800095e:	f47f af34 	bne.w	80007ca <__aeabi_dmul+0x24a>
 8000962:	ea95 0f0c 	teq	r5, ip
 8000966:	f47f af25 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800096a:	4610      	mov	r0, r2
 800096c:	4619      	mov	r1, r3
 800096e:	e72c      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000970:	ea95 0f0c 	teq	r5, ip
 8000974:	d106      	bne.n	8000984 <__aeabi_ddiv+0x1b0>
 8000976:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800097a:	f43f aefd 	beq.w	8000778 <__aeabi_dmul+0x1f8>
 800097e:	4610      	mov	r0, r2
 8000980:	4619      	mov	r1, r3
 8000982:	e722      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000984:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800098e:	f47f aec5 	bne.w	800071c <__aeabi_dmul+0x19c>
 8000992:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000996:	f47f af0d 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800099a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800099e:	f47f aeeb 	bne.w	8000778 <__aeabi_dmul+0x1f8>
 80009a2:	e712      	b.n	80007ca <__aeabi_dmul+0x24a>

080009a4 <__gedf2>:
 80009a4:	f04f 3cff 	mov.w	ip, #4294967295
 80009a8:	e006      	b.n	80009b8 <__cmpdf2+0x4>
 80009aa:	bf00      	nop

080009ac <__ledf2>:
 80009ac:	f04f 0c01 	mov.w	ip, #1
 80009b0:	e002      	b.n	80009b8 <__cmpdf2+0x4>
 80009b2:	bf00      	nop

080009b4 <__cmpdf2>:
 80009b4:	f04f 0c01 	mov.w	ip, #1
 80009b8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009bc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009c4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009c8:	bf18      	it	ne
 80009ca:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ce:	d01b      	beq.n	8000a08 <__cmpdf2+0x54>
 80009d0:	b001      	add	sp, #4
 80009d2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009d6:	bf0c      	ite	eq
 80009d8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009dc:	ea91 0f03 	teqne	r1, r3
 80009e0:	bf02      	ittt	eq
 80009e2:	ea90 0f02 	teqeq	r0, r2
 80009e6:	2000      	moveq	r0, #0
 80009e8:	4770      	bxeq	lr
 80009ea:	f110 0f00 	cmn.w	r0, #0
 80009ee:	ea91 0f03 	teq	r1, r3
 80009f2:	bf58      	it	pl
 80009f4:	4299      	cmppl	r1, r3
 80009f6:	bf08      	it	eq
 80009f8:	4290      	cmpeq	r0, r2
 80009fa:	bf2c      	ite	cs
 80009fc:	17d8      	asrcs	r0, r3, #31
 80009fe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a02:	f040 0001 	orr.w	r0, r0, #1
 8000a06:	4770      	bx	lr
 8000a08:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a10:	d102      	bne.n	8000a18 <__cmpdf2+0x64>
 8000a12:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a16:	d107      	bne.n	8000a28 <__cmpdf2+0x74>
 8000a18:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d1d6      	bne.n	80009d0 <__cmpdf2+0x1c>
 8000a22:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a26:	d0d3      	beq.n	80009d0 <__cmpdf2+0x1c>
 8000a28:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop

08000a30 <__aeabi_cdrcmple>:
 8000a30:	4684      	mov	ip, r0
 8000a32:	4610      	mov	r0, r2
 8000a34:	4662      	mov	r2, ip
 8000a36:	468c      	mov	ip, r1
 8000a38:	4619      	mov	r1, r3
 8000a3a:	4663      	mov	r3, ip
 8000a3c:	e000      	b.n	8000a40 <__aeabi_cdcmpeq>
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdcmpeq>:
 8000a40:	b501      	push	{r0, lr}
 8000a42:	f7ff ffb7 	bl	80009b4 <__cmpdf2>
 8000a46:	2800      	cmp	r0, #0
 8000a48:	bf48      	it	mi
 8000a4a:	f110 0f00 	cmnmi.w	r0, #0
 8000a4e:	bd01      	pop	{r0, pc}

08000a50 <__aeabi_dcmpeq>:
 8000a50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a54:	f7ff fff4 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a58:	bf0c      	ite	eq
 8000a5a:	2001      	moveq	r0, #1
 8000a5c:	2000      	movne	r0, #0
 8000a5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a62:	bf00      	nop

08000a64 <__aeabi_dcmplt>:
 8000a64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a68:	f7ff ffea 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a6c:	bf34      	ite	cc
 8000a6e:	2001      	movcc	r0, #1
 8000a70:	2000      	movcs	r0, #0
 8000a72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a76:	bf00      	nop

08000a78 <__aeabi_dcmple>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff ffe0 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a80:	bf94      	ite	ls
 8000a82:	2001      	movls	r0, #1
 8000a84:	2000      	movhi	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmpge>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffce 	bl	8000a30 <__aeabi_cdrcmple>
 8000a94:	bf94      	ite	ls
 8000a96:	2001      	movls	r0, #1
 8000a98:	2000      	movhi	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmpgt>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffc4 	bl	8000a30 <__aeabi_cdrcmple>
 8000aa8:	bf34      	ite	cc
 8000aaa:	2001      	movcc	r0, #1
 8000aac:	2000      	movcs	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_d2f>:
 8000ab4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000abc:	bf24      	itt	cs
 8000abe:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ac2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ac6:	d90d      	bls.n	8000ae4 <__aeabi_d2f+0x30>
 8000ac8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000acc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ad0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ad4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ad8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000adc:	bf08      	it	eq
 8000ade:	f020 0001 	biceq.w	r0, r0, #1
 8000ae2:	4770      	bx	lr
 8000ae4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ae8:	d121      	bne.n	8000b2e <__aeabi_d2f+0x7a>
 8000aea:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000aee:	bfbc      	itt	lt
 8000af0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000af4:	4770      	bxlt	lr
 8000af6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000afa:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000afe:	f1c2 0218 	rsb	r2, r2, #24
 8000b02:	f1c2 0c20 	rsb	ip, r2, #32
 8000b06:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b0a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b0e:	bf18      	it	ne
 8000b10:	f040 0001 	orrne.w	r0, r0, #1
 8000b14:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b18:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b1c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b20:	ea40 000c 	orr.w	r0, r0, ip
 8000b24:	fa23 f302 	lsr.w	r3, r3, r2
 8000b28:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b2c:	e7cc      	b.n	8000ac8 <__aeabi_d2f+0x14>
 8000b2e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b32:	d107      	bne.n	8000b44 <__aeabi_d2f+0x90>
 8000b34:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b38:	bf1e      	ittt	ne
 8000b3a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b3e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b42:	4770      	bxne	lr
 8000b44:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b48:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b4c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b50:	4770      	bx	lr
 8000b52:	bf00      	nop

08000b54 <__aeabi_uldivmod>:
 8000b54:	b953      	cbnz	r3, 8000b6c <__aeabi_uldivmod+0x18>
 8000b56:	b94a      	cbnz	r2, 8000b6c <__aeabi_uldivmod+0x18>
 8000b58:	2900      	cmp	r1, #0
 8000b5a:	bf08      	it	eq
 8000b5c:	2800      	cmpeq	r0, #0
 8000b5e:	bf1c      	itt	ne
 8000b60:	f04f 31ff 	movne.w	r1, #4294967295
 8000b64:	f04f 30ff 	movne.w	r0, #4294967295
 8000b68:	f000 b96e 	b.w	8000e48 <__aeabi_idiv0>
 8000b6c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b70:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b74:	f000 f806 	bl	8000b84 <__udivmoddi4>
 8000b78:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b7c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b80:	b004      	add	sp, #16
 8000b82:	4770      	bx	lr

08000b84 <__udivmoddi4>:
 8000b84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b88:	9d08      	ldr	r5, [sp, #32]
 8000b8a:	4604      	mov	r4, r0
 8000b8c:	468c      	mov	ip, r1
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	f040 8083 	bne.w	8000c9a <__udivmoddi4+0x116>
 8000b94:	428a      	cmp	r2, r1
 8000b96:	4617      	mov	r7, r2
 8000b98:	d947      	bls.n	8000c2a <__udivmoddi4+0xa6>
 8000b9a:	fab2 f282 	clz	r2, r2
 8000b9e:	b142      	cbz	r2, 8000bb2 <__udivmoddi4+0x2e>
 8000ba0:	f1c2 0020 	rsb	r0, r2, #32
 8000ba4:	fa24 f000 	lsr.w	r0, r4, r0
 8000ba8:	4091      	lsls	r1, r2
 8000baa:	4097      	lsls	r7, r2
 8000bac:	ea40 0c01 	orr.w	ip, r0, r1
 8000bb0:	4094      	lsls	r4, r2
 8000bb2:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000bb6:	0c23      	lsrs	r3, r4, #16
 8000bb8:	fbbc f6f8 	udiv	r6, ip, r8
 8000bbc:	fa1f fe87 	uxth.w	lr, r7
 8000bc0:	fb08 c116 	mls	r1, r8, r6, ip
 8000bc4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bc8:	fb06 f10e 	mul.w	r1, r6, lr
 8000bcc:	4299      	cmp	r1, r3
 8000bce:	d909      	bls.n	8000be4 <__udivmoddi4+0x60>
 8000bd0:	18fb      	adds	r3, r7, r3
 8000bd2:	f106 30ff 	add.w	r0, r6, #4294967295
 8000bd6:	f080 8119 	bcs.w	8000e0c <__udivmoddi4+0x288>
 8000bda:	4299      	cmp	r1, r3
 8000bdc:	f240 8116 	bls.w	8000e0c <__udivmoddi4+0x288>
 8000be0:	3e02      	subs	r6, #2
 8000be2:	443b      	add	r3, r7
 8000be4:	1a5b      	subs	r3, r3, r1
 8000be6:	b2a4      	uxth	r4, r4
 8000be8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000bec:	fb08 3310 	mls	r3, r8, r0, r3
 8000bf0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000bf4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000bf8:	45a6      	cmp	lr, r4
 8000bfa:	d909      	bls.n	8000c10 <__udivmoddi4+0x8c>
 8000bfc:	193c      	adds	r4, r7, r4
 8000bfe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c02:	f080 8105 	bcs.w	8000e10 <__udivmoddi4+0x28c>
 8000c06:	45a6      	cmp	lr, r4
 8000c08:	f240 8102 	bls.w	8000e10 <__udivmoddi4+0x28c>
 8000c0c:	3802      	subs	r0, #2
 8000c0e:	443c      	add	r4, r7
 8000c10:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c14:	eba4 040e 	sub.w	r4, r4, lr
 8000c18:	2600      	movs	r6, #0
 8000c1a:	b11d      	cbz	r5, 8000c24 <__udivmoddi4+0xa0>
 8000c1c:	40d4      	lsrs	r4, r2
 8000c1e:	2300      	movs	r3, #0
 8000c20:	e9c5 4300 	strd	r4, r3, [r5]
 8000c24:	4631      	mov	r1, r6
 8000c26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c2a:	b902      	cbnz	r2, 8000c2e <__udivmoddi4+0xaa>
 8000c2c:	deff      	udf	#255	; 0xff
 8000c2e:	fab2 f282 	clz	r2, r2
 8000c32:	2a00      	cmp	r2, #0
 8000c34:	d150      	bne.n	8000cd8 <__udivmoddi4+0x154>
 8000c36:	1bcb      	subs	r3, r1, r7
 8000c38:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c3c:	fa1f f887 	uxth.w	r8, r7
 8000c40:	2601      	movs	r6, #1
 8000c42:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c46:	0c21      	lsrs	r1, r4, #16
 8000c48:	fb0e 331c 	mls	r3, lr, ip, r3
 8000c4c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c50:	fb08 f30c 	mul.w	r3, r8, ip
 8000c54:	428b      	cmp	r3, r1
 8000c56:	d907      	bls.n	8000c68 <__udivmoddi4+0xe4>
 8000c58:	1879      	adds	r1, r7, r1
 8000c5a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c5e:	d202      	bcs.n	8000c66 <__udivmoddi4+0xe2>
 8000c60:	428b      	cmp	r3, r1
 8000c62:	f200 80e9 	bhi.w	8000e38 <__udivmoddi4+0x2b4>
 8000c66:	4684      	mov	ip, r0
 8000c68:	1ac9      	subs	r1, r1, r3
 8000c6a:	b2a3      	uxth	r3, r4
 8000c6c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c70:	fb0e 1110 	mls	r1, lr, r0, r1
 8000c74:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000c78:	fb08 f800 	mul.w	r8, r8, r0
 8000c7c:	45a0      	cmp	r8, r4
 8000c7e:	d907      	bls.n	8000c90 <__udivmoddi4+0x10c>
 8000c80:	193c      	adds	r4, r7, r4
 8000c82:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c86:	d202      	bcs.n	8000c8e <__udivmoddi4+0x10a>
 8000c88:	45a0      	cmp	r8, r4
 8000c8a:	f200 80d9 	bhi.w	8000e40 <__udivmoddi4+0x2bc>
 8000c8e:	4618      	mov	r0, r3
 8000c90:	eba4 0408 	sub.w	r4, r4, r8
 8000c94:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c98:	e7bf      	b.n	8000c1a <__udivmoddi4+0x96>
 8000c9a:	428b      	cmp	r3, r1
 8000c9c:	d909      	bls.n	8000cb2 <__udivmoddi4+0x12e>
 8000c9e:	2d00      	cmp	r5, #0
 8000ca0:	f000 80b1 	beq.w	8000e06 <__udivmoddi4+0x282>
 8000ca4:	2600      	movs	r6, #0
 8000ca6:	e9c5 0100 	strd	r0, r1, [r5]
 8000caa:	4630      	mov	r0, r6
 8000cac:	4631      	mov	r1, r6
 8000cae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb2:	fab3 f683 	clz	r6, r3
 8000cb6:	2e00      	cmp	r6, #0
 8000cb8:	d14a      	bne.n	8000d50 <__udivmoddi4+0x1cc>
 8000cba:	428b      	cmp	r3, r1
 8000cbc:	d302      	bcc.n	8000cc4 <__udivmoddi4+0x140>
 8000cbe:	4282      	cmp	r2, r0
 8000cc0:	f200 80b8 	bhi.w	8000e34 <__udivmoddi4+0x2b0>
 8000cc4:	1a84      	subs	r4, r0, r2
 8000cc6:	eb61 0103 	sbc.w	r1, r1, r3
 8000cca:	2001      	movs	r0, #1
 8000ccc:	468c      	mov	ip, r1
 8000cce:	2d00      	cmp	r5, #0
 8000cd0:	d0a8      	beq.n	8000c24 <__udivmoddi4+0xa0>
 8000cd2:	e9c5 4c00 	strd	r4, ip, [r5]
 8000cd6:	e7a5      	b.n	8000c24 <__udivmoddi4+0xa0>
 8000cd8:	f1c2 0320 	rsb	r3, r2, #32
 8000cdc:	fa20 f603 	lsr.w	r6, r0, r3
 8000ce0:	4097      	lsls	r7, r2
 8000ce2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ce6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cea:	40d9      	lsrs	r1, r3
 8000cec:	4330      	orrs	r0, r6
 8000cee:	0c03      	lsrs	r3, r0, #16
 8000cf0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000cf4:	fa1f f887 	uxth.w	r8, r7
 8000cf8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000cfc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d00:	fb06 f108 	mul.w	r1, r6, r8
 8000d04:	4299      	cmp	r1, r3
 8000d06:	fa04 f402 	lsl.w	r4, r4, r2
 8000d0a:	d909      	bls.n	8000d20 <__udivmoddi4+0x19c>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d12:	f080 808d 	bcs.w	8000e30 <__udivmoddi4+0x2ac>
 8000d16:	4299      	cmp	r1, r3
 8000d18:	f240 808a 	bls.w	8000e30 <__udivmoddi4+0x2ac>
 8000d1c:	3e02      	subs	r6, #2
 8000d1e:	443b      	add	r3, r7
 8000d20:	1a5b      	subs	r3, r3, r1
 8000d22:	b281      	uxth	r1, r0
 8000d24:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d28:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d2c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d30:	fb00 f308 	mul.w	r3, r0, r8
 8000d34:	428b      	cmp	r3, r1
 8000d36:	d907      	bls.n	8000d48 <__udivmoddi4+0x1c4>
 8000d38:	1879      	adds	r1, r7, r1
 8000d3a:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d3e:	d273      	bcs.n	8000e28 <__udivmoddi4+0x2a4>
 8000d40:	428b      	cmp	r3, r1
 8000d42:	d971      	bls.n	8000e28 <__udivmoddi4+0x2a4>
 8000d44:	3802      	subs	r0, #2
 8000d46:	4439      	add	r1, r7
 8000d48:	1acb      	subs	r3, r1, r3
 8000d4a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000d4e:	e778      	b.n	8000c42 <__udivmoddi4+0xbe>
 8000d50:	f1c6 0c20 	rsb	ip, r6, #32
 8000d54:	fa03 f406 	lsl.w	r4, r3, r6
 8000d58:	fa22 f30c 	lsr.w	r3, r2, ip
 8000d5c:	431c      	orrs	r4, r3
 8000d5e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000d62:	fa01 f306 	lsl.w	r3, r1, r6
 8000d66:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000d6a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000d6e:	431f      	orrs	r7, r3
 8000d70:	0c3b      	lsrs	r3, r7, #16
 8000d72:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d76:	fa1f f884 	uxth.w	r8, r4
 8000d7a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d7e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000d82:	fb09 fa08 	mul.w	sl, r9, r8
 8000d86:	458a      	cmp	sl, r1
 8000d88:	fa02 f206 	lsl.w	r2, r2, r6
 8000d8c:	fa00 f306 	lsl.w	r3, r0, r6
 8000d90:	d908      	bls.n	8000da4 <__udivmoddi4+0x220>
 8000d92:	1861      	adds	r1, r4, r1
 8000d94:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d98:	d248      	bcs.n	8000e2c <__udivmoddi4+0x2a8>
 8000d9a:	458a      	cmp	sl, r1
 8000d9c:	d946      	bls.n	8000e2c <__udivmoddi4+0x2a8>
 8000d9e:	f1a9 0902 	sub.w	r9, r9, #2
 8000da2:	4421      	add	r1, r4
 8000da4:	eba1 010a 	sub.w	r1, r1, sl
 8000da8:	b2bf      	uxth	r7, r7
 8000daa:	fbb1 f0fe 	udiv	r0, r1, lr
 8000dae:	fb0e 1110 	mls	r1, lr, r0, r1
 8000db2:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000db6:	fb00 f808 	mul.w	r8, r0, r8
 8000dba:	45b8      	cmp	r8, r7
 8000dbc:	d907      	bls.n	8000dce <__udivmoddi4+0x24a>
 8000dbe:	19e7      	adds	r7, r4, r7
 8000dc0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dc4:	d22e      	bcs.n	8000e24 <__udivmoddi4+0x2a0>
 8000dc6:	45b8      	cmp	r8, r7
 8000dc8:	d92c      	bls.n	8000e24 <__udivmoddi4+0x2a0>
 8000dca:	3802      	subs	r0, #2
 8000dcc:	4427      	add	r7, r4
 8000dce:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dd2:	eba7 0708 	sub.w	r7, r7, r8
 8000dd6:	fba0 8902 	umull	r8, r9, r0, r2
 8000dda:	454f      	cmp	r7, r9
 8000ddc:	46c6      	mov	lr, r8
 8000dde:	4649      	mov	r1, r9
 8000de0:	d31a      	bcc.n	8000e18 <__udivmoddi4+0x294>
 8000de2:	d017      	beq.n	8000e14 <__udivmoddi4+0x290>
 8000de4:	b15d      	cbz	r5, 8000dfe <__udivmoddi4+0x27a>
 8000de6:	ebb3 020e 	subs.w	r2, r3, lr
 8000dea:	eb67 0701 	sbc.w	r7, r7, r1
 8000dee:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000df2:	40f2      	lsrs	r2, r6
 8000df4:	ea4c 0202 	orr.w	r2, ip, r2
 8000df8:	40f7      	lsrs	r7, r6
 8000dfa:	e9c5 2700 	strd	r2, r7, [r5]
 8000dfe:	2600      	movs	r6, #0
 8000e00:	4631      	mov	r1, r6
 8000e02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e06:	462e      	mov	r6, r5
 8000e08:	4628      	mov	r0, r5
 8000e0a:	e70b      	b.n	8000c24 <__udivmoddi4+0xa0>
 8000e0c:	4606      	mov	r6, r0
 8000e0e:	e6e9      	b.n	8000be4 <__udivmoddi4+0x60>
 8000e10:	4618      	mov	r0, r3
 8000e12:	e6fd      	b.n	8000c10 <__udivmoddi4+0x8c>
 8000e14:	4543      	cmp	r3, r8
 8000e16:	d2e5      	bcs.n	8000de4 <__udivmoddi4+0x260>
 8000e18:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e1c:	eb69 0104 	sbc.w	r1, r9, r4
 8000e20:	3801      	subs	r0, #1
 8000e22:	e7df      	b.n	8000de4 <__udivmoddi4+0x260>
 8000e24:	4608      	mov	r0, r1
 8000e26:	e7d2      	b.n	8000dce <__udivmoddi4+0x24a>
 8000e28:	4660      	mov	r0, ip
 8000e2a:	e78d      	b.n	8000d48 <__udivmoddi4+0x1c4>
 8000e2c:	4681      	mov	r9, r0
 8000e2e:	e7b9      	b.n	8000da4 <__udivmoddi4+0x220>
 8000e30:	4666      	mov	r6, ip
 8000e32:	e775      	b.n	8000d20 <__udivmoddi4+0x19c>
 8000e34:	4630      	mov	r0, r6
 8000e36:	e74a      	b.n	8000cce <__udivmoddi4+0x14a>
 8000e38:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e3c:	4439      	add	r1, r7
 8000e3e:	e713      	b.n	8000c68 <__udivmoddi4+0xe4>
 8000e40:	3802      	subs	r0, #2
 8000e42:	443c      	add	r4, r7
 8000e44:	e724      	b.n	8000c90 <__udivmoddi4+0x10c>
 8000e46:	bf00      	nop

08000e48 <__aeabi_idiv0>:
 8000e48:	4770      	bx	lr
 8000e4a:	bf00      	nop

08000e4c <ks_mfcc_init>:
static void ks_mfcc_create_dct_matrix(void);
static void ks_mfcc_create_mel_fbank(void);


int8_t ks_mfcc_init(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b084      	sub	sp, #16
 8000e50:	af04      	add	r7, sp, #16
	arm_hamming_f32(windowCoefs, 1024);
 8000e52:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e56:	480c      	ldr	r0, [pc, #48]	; (8000e88 <ks_mfcc_init+0x3c>)
 8000e58:	f008 fb04 	bl	8009464 <arm_hamming_f32>
//	for (uint32_t i = 0; i < fftLen; i++)
//	{
//		windowCoefs[i] = 0.5 - 0.5 * arm_cos_f32(2 * PI * ((float32_t) i) / ((float32_t) fftLen));
//	}
	ks_mfcc_create_mel_fbank();
 8000e5c:	f000 f8d8 	bl	8001010 <ks_mfcc_create_mel_fbank>
	ks_mfcc_create_dct_matrix();
 8000e60:	f000 f85a 	bl	8000f18 <ks_mfcc_create_dct_matrix>
	arm_mfcc_init_1024_f32(&mfcc, nbMelFilters, nbDctOutputs, dctMatrix, filterPos, filterLengths, packedFilters, windowCoefs);
 8000e64:	4b08      	ldr	r3, [pc, #32]	; (8000e88 <ks_mfcc_init+0x3c>)
 8000e66:	9303      	str	r3, [sp, #12]
 8000e68:	4b08      	ldr	r3, [pc, #32]	; (8000e8c <ks_mfcc_init+0x40>)
 8000e6a:	9302      	str	r3, [sp, #8]
 8000e6c:	4b08      	ldr	r3, [pc, #32]	; (8000e90 <ks_mfcc_init+0x44>)
 8000e6e:	9301      	str	r3, [sp, #4]
 8000e70:	4b08      	ldr	r3, [pc, #32]	; (8000e94 <ks_mfcc_init+0x48>)
 8000e72:	9300      	str	r3, [sp, #0]
 8000e74:	4b08      	ldr	r3, [pc, #32]	; (8000e98 <ks_mfcc_init+0x4c>)
 8000e76:	220d      	movs	r2, #13
 8000e78:	2114      	movs	r1, #20
 8000e7a:	4808      	ldr	r0, [pc, #32]	; (8000e9c <ks_mfcc_init+0x50>)
 8000e7c:	f008 fa62 	bl	8009344 <arm_mfcc_init_1024_f32>
	return 0;
 8000e80:	2300      	movs	r3, #0
}
 8000e82:	4618      	mov	r0, r3
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bd80      	pop	{r7, pc}
 8000e88:	200140e8 	.word	0x200140e8
 8000e8c:	20007358 	.word	0x20007358
 8000e90:	20014098 	.word	0x20014098
 8000e94:	20012c30 	.word	0x20012c30
 8000e98:	20012c80 	.word	0x20012c80
 8000e9c:	20008358 	.word	0x20008358

08000ea0 <ks_mfcc_extract_features>:

int8_t ks_mfcc_extract_features(float32_t *input, float32_t *output)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b082      	sub	sp, #8
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
 8000ea8:	6039      	str	r1, [r7, #0]
	arm_mfcc_f32(&mfcc, input, output, tmpBuf);
 8000eaa:	4b05      	ldr	r3, [pc, #20]	; (8000ec0 <ks_mfcc_extract_features+0x20>)
 8000eac:	683a      	ldr	r2, [r7, #0]
 8000eae:	6879      	ldr	r1, [r7, #4]
 8000eb0:	4804      	ldr	r0, [pc, #16]	; (8000ec4 <ks_mfcc_extract_features+0x24>)
 8000eb2:	f008 fa5b 	bl	800936c <arm_mfcc_f32>
	return 0;
 8000eb6:	2300      	movs	r3, #0
}
 8000eb8:	4618      	mov	r0, r3
 8000eba:	3708      	adds	r7, #8
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bd80      	pop	{r7, pc}
 8000ec0:	20013090 	.word	0x20013090
 8000ec4:	20008358 	.word	0x20008358

08000ec8 <ks_mfcc_freq2mel>:

static float32_t ks_mfcc_freq2mel(float32_t freq)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b084      	sub	sp, #16
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	ed87 0a01 	vstr	s0, [r7, #4]
	float32_t in = (1.0f + freq / 700.0f), out;
 8000ed2:	ed97 7a01 	vldr	s14, [r7, #4]
 8000ed6:	eddf 6a0e 	vldr	s13, [pc, #56]	; 8000f10 <ks_mfcc_freq2mel+0x48>
 8000eda:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000ede:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000ee2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000ee6:	edc7 7a03 	vstr	s15, [r7, #12]
	arm_vlog_f32(&in, &out, 1);
 8000eea:	f107 0108 	add.w	r1, r7, #8
 8000eee:	f107 030c 	add.w	r3, r7, #12
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	f007 faf9 	bl	80084ec <arm_vlog_f32>
	return (1127.0f * out);
 8000efa:	edd7 7a02 	vldr	s15, [r7, #8]
 8000efe:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8000f14 <ks_mfcc_freq2mel+0x4c>
 8000f02:	ee67 7a87 	vmul.f32	s15, s15, s14

}
 8000f06:	eeb0 0a67 	vmov.f32	s0, s15
 8000f0a:	3710      	adds	r7, #16
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	442f0000 	.word	0x442f0000
 8000f14:	448ce000 	.word	0x448ce000

08000f18 <ks_mfcc_create_dct_matrix>:
	arm_vexp_f32(&in, &out, 1);
	return (700.0f * (out - 1.0f));
}

static void ks_mfcc_create_dct_matrix(void)
{
 8000f18:	b5b0      	push	{r4, r5, r7, lr}
 8000f1a:	b086      	sub	sp, #24
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	1d3b      	adds	r3, r7, #4
 8000f20:	60bb      	str	r3, [r7, #8]
      *pOut = _sqrtf(in);
#elif defined(__GNUC_PYTHON__)
      *pOut = sqrtf(in);
#elif defined ( __GNUC__ )
  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
      __ASM("VSQRT.F32 %0,%1" : "=t"(*pOut) : "t"(in));
 8000f22:	eddf 7a37 	vldr	s15, [pc, #220]	; 8001000 <ks_mfcc_create_dct_matrix+0xe8>
 8000f26:	eef1 7ae7 	vsqrt.f32	s15, s15
 8000f2a:	68bb      	ldr	r3, [r7, #8]
 8000f2c:	edc3 7a00 	vstr	s15, [r3]
	//arm_dct4_init_f32(S, S_RFFT, S_CFFT, N, Nby2, normalize)
	float32_t norm_mels;
	arm_sqrt_f32(2.0f/nbMelFilters, &norm_mels);
	for (int mel_idx = 0; mel_idx < nbMelFilters; mel_idx++)
 8000f30:	2300      	movs	r3, #0
 8000f32:	617b      	str	r3, [r7, #20]
 8000f34:	e057      	b.n	8000fe6 <ks_mfcc_create_dct_matrix+0xce>
	{
		for (int dct_idx = 0; dct_idx < nbDctOutputs; dct_idx++)
 8000f36:	2300      	movs	r3, #0
 8000f38:	613b      	str	r3, [r7, #16]
 8000f3a:	e04e      	b.n	8000fda <ks_mfcc_create_dct_matrix+0xc2>
		{
			float s = (mel_idx + 0.5) / nbMelFilters;
 8000f3c:	6978      	ldr	r0, [r7, #20]
 8000f3e:	f7ff fab5 	bl	80004ac <__aeabi_i2d>
 8000f42:	f04f 0200 	mov.w	r2, #0
 8000f46:	4b2f      	ldr	r3, [pc, #188]	; (8001004 <ks_mfcc_create_dct_matrix+0xec>)
 8000f48:	f7ff f964 	bl	8000214 <__adddf3>
 8000f4c:	4602      	mov	r2, r0
 8000f4e:	460b      	mov	r3, r1
 8000f50:	4610      	mov	r0, r2
 8000f52:	4619      	mov	r1, r3
 8000f54:	f04f 0200 	mov.w	r2, #0
 8000f58:	4b2b      	ldr	r3, [pc, #172]	; (8001008 <ks_mfcc_create_dct_matrix+0xf0>)
 8000f5a:	f7ff fc3b 	bl	80007d4 <__aeabi_ddiv>
 8000f5e:	4602      	mov	r2, r0
 8000f60:	460b      	mov	r3, r1
 8000f62:	4610      	mov	r0, r2
 8000f64:	4619      	mov	r1, r3
 8000f66:	f7ff fda5 	bl	8000ab4 <__aeabi_d2f>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	60fb      	str	r3, [r7, #12]
			dctMatrix[dct_idx * nbMelFilters + mel_idx] = (arm_cos_f32(dct_idx * M_PI * s) * norm_mels);
 8000f6e:	6938      	ldr	r0, [r7, #16]
 8000f70:	f7ff fa9c 	bl	80004ac <__aeabi_i2d>
 8000f74:	a320      	add	r3, pc, #128	; (adr r3, 8000ff8 <ks_mfcc_create_dct_matrix+0xe0>)
 8000f76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f7a:	f7ff fb01 	bl	8000580 <__aeabi_dmul>
 8000f7e:	4602      	mov	r2, r0
 8000f80:	460b      	mov	r3, r1
 8000f82:	4614      	mov	r4, r2
 8000f84:	461d      	mov	r5, r3
 8000f86:	68f8      	ldr	r0, [r7, #12]
 8000f88:	f7ff faa2 	bl	80004d0 <__aeabi_f2d>
 8000f8c:	4602      	mov	r2, r0
 8000f8e:	460b      	mov	r3, r1
 8000f90:	4620      	mov	r0, r4
 8000f92:	4629      	mov	r1, r5
 8000f94:	f7ff faf4 	bl	8000580 <__aeabi_dmul>
 8000f98:	4602      	mov	r2, r0
 8000f9a:	460b      	mov	r3, r1
 8000f9c:	4610      	mov	r0, r2
 8000f9e:	4619      	mov	r1, r3
 8000fa0:	f7ff fd88 	bl	8000ab4 <__aeabi_d2f>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	ee00 3a10 	vmov	s0, r3
 8000faa:	f007 fa5d 	bl	8008468 <arm_cos_f32>
 8000fae:	eeb0 7a40 	vmov.f32	s14, s0
 8000fb2:	edd7 7a01 	vldr	s15, [r7, #4]
 8000fb6:	693a      	ldr	r2, [r7, #16]
 8000fb8:	4613      	mov	r3, r2
 8000fba:	009b      	lsls	r3, r3, #2
 8000fbc:	4413      	add	r3, r2
 8000fbe:	009b      	lsls	r3, r3, #2
 8000fc0:	461a      	mov	r2, r3
 8000fc2:	697b      	ldr	r3, [r7, #20]
 8000fc4:	4413      	add	r3, r2
 8000fc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fca:	4a10      	ldr	r2, [pc, #64]	; (800100c <ks_mfcc_create_dct_matrix+0xf4>)
 8000fcc:	009b      	lsls	r3, r3, #2
 8000fce:	4413      	add	r3, r2
 8000fd0:	edc3 7a00 	vstr	s15, [r3]
		for (int dct_idx = 0; dct_idx < nbDctOutputs; dct_idx++)
 8000fd4:	693b      	ldr	r3, [r7, #16]
 8000fd6:	3301      	adds	r3, #1
 8000fd8:	613b      	str	r3, [r7, #16]
 8000fda:	693b      	ldr	r3, [r7, #16]
 8000fdc:	2b0c      	cmp	r3, #12
 8000fde:	ddad      	ble.n	8000f3c <ks_mfcc_create_dct_matrix+0x24>
	for (int mel_idx = 0; mel_idx < nbMelFilters; mel_idx++)
 8000fe0:	697b      	ldr	r3, [r7, #20]
 8000fe2:	3301      	adds	r3, #1
 8000fe4:	617b      	str	r3, [r7, #20]
 8000fe6:	697b      	ldr	r3, [r7, #20]
 8000fe8:	2b13      	cmp	r3, #19
 8000fea:	dda4      	ble.n	8000f36 <ks_mfcc_create_dct_matrix+0x1e>
		}
	}
}
 8000fec:	bf00      	nop
 8000fee:	bf00      	nop
 8000ff0:	3718      	adds	r7, #24
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bdb0      	pop	{r4, r5, r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	54442d18 	.word	0x54442d18
 8000ffc:	400921fb 	.word	0x400921fb
 8001000:	3dcccccd 	.word	0x3dcccccd
 8001004:	3fe00000 	.word	0x3fe00000
 8001008:	40340000 	.word	0x40340000
 800100c:	20012c80 	.word	0x20012c80

08001010 <ks_mfcc_create_mel_fbank>:

float32_t filters[nbMelFilters][fftLen / 2 + 1];
float32_t spectrogram_mel[fftLen / 2];

static void ks_mfcc_create_mel_fbank(void)
{
 8001010:	b590      	push	{r4, r7, lr}
 8001012:	b093      	sub	sp, #76	; 0x4c
 8001014:	af00      	add	r7, sp, #0
	int32_t half_fft_size = fftLen / 2;
 8001016:	f44f 7300 	mov.w	r3, #512	; 0x200
 800101a:	627b      	str	r3, [r7, #36]	; 0x24


	float32_t fmin_mel = ks_mfcc_freq2mel(MEL_LOW_FREQ);
 800101c:	eeb3 0a04 	vmov.f32	s0, #52	; 0x41a00000  20.0
 8001020:	f7ff ff52 	bl	8000ec8 <ks_mfcc_freq2mel>
 8001024:	ed87 0a08 	vstr	s0, [r7, #32]
	float32_t fmax_mel = ks_mfcc_freq2mel(MEL_HIGH_FREQ);
 8001028:	ed9f 0a85 	vldr	s0, [pc, #532]	; 8001240 <ks_mfcc_create_mel_fbank+0x230>
 800102c:	f7ff ff4c 	bl	8000ec8 <ks_mfcc_freq2mel>
 8001030:	ed87 0a07 	vstr	s0, [r7, #28]
	float32_t freq_step = ((float32_t)SAMP_FREQ / (float32_t)fftLen);
 8001034:	4b83      	ldr	r3, [pc, #524]	; (8001244 <ks_mfcc_create_mel_fbank+0x234>)
 8001036:	61bb      	str	r3, [r7, #24]

	for (uint32_t freq_idx = 1; freq_idx < half_fft_size + 1; freq_idx++)
 8001038:	2301      	movs	r3, #1
 800103a:	647b      	str	r3, [r7, #68]	; 0x44
 800103c:	e01a      	b.n	8001074 <ks_mfcc_create_mel_fbank+0x64>
	{
		float32_t linear_freq = freq_idx * freq_step;
 800103e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001040:	ee07 3a90 	vmov	s15, r3
 8001044:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001048:	ed97 7a06 	vldr	s14, [r7, #24]
 800104c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001050:	edc7 7a00 	vstr	s15, [r7]
		spectrogram_mel[freq_idx - 1] = ks_mfcc_freq2mel(linear_freq);
 8001054:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001056:	1e5c      	subs	r4, r3, #1
 8001058:	ed97 0a00 	vldr	s0, [r7]
 800105c:	f7ff ff34 	bl	8000ec8 <ks_mfcc_freq2mel>
 8001060:	eef0 7a40 	vmov.f32	s15, s0
 8001064:	4a78      	ldr	r2, [pc, #480]	; (8001248 <ks_mfcc_create_mel_fbank+0x238>)
 8001066:	00a3      	lsls	r3, r4, #2
 8001068:	4413      	add	r3, r2
 800106a:	edc3 7a00 	vstr	s15, [r3]
	for (uint32_t freq_idx = 1; freq_idx < half_fft_size + 1; freq_idx++)
 800106e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001070:	3301      	adds	r3, #1
 8001072:	647b      	str	r3, [r7, #68]	; 0x44
 8001074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001076:	3301      	adds	r3, #1
 8001078:	461a      	mov	r2, r3
 800107a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800107c:	4293      	cmp	r3, r2
 800107e:	d3de      	bcc.n	800103e <ks_mfcc_create_mel_fbank+0x2e>
	}

	float32_t mel_step = (fmax_mel - fmin_mel) / (nbMelFilters + 1);
 8001080:	ed97 7a07 	vldr	s14, [r7, #28]
 8001084:	edd7 7a08 	vldr	s15, [r7, #32]
 8001088:	ee37 7a67 	vsub.f32	s14, s14, s15
 800108c:	eef3 6a05 	vmov.f32	s13, #53	; 0x41a80000  21.0
 8001090:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001094:	edc7 7a05 	vstr	s15, [r7, #20]
	uint32_t totalLen = 0;
 8001098:	2300      	movs	r3, #0
 800109a:	643b      	str	r3, [r7, #64]	; 0x40
	for (uint32_t mel_idx = 0; mel_idx < nbMelFilters; mel_idx++)
 800109c:	2300      	movs	r3, #0
 800109e:	63fb      	str	r3, [r7, #60]	; 0x3c
 80010a0:	e0bf      	b.n	8001222 <ks_mfcc_create_mel_fbank+0x212>
	{
		float32_t mel = mel_step * mel_idx + fmin_mel;
 80010a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80010a4:	ee07 3a90 	vmov	s15, r3
 80010a8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80010ac:	edd7 7a05 	vldr	s15, [r7, #20]
 80010b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010b4:	ed97 7a08 	vldr	s14, [r7, #32]
 80010b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010bc:	edc7 7a04 	vstr	s15, [r7, #16]
		bool startFound = false;
 80010c0:	2300      	movs	r3, #0
 80010c2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		uint32_t startPos = 0, endPos = 0, curLen = 0;
 80010c6:	2300      	movs	r3, #0
 80010c8:	637b      	str	r3, [r7, #52]	; 0x34
 80010ca:	2300      	movs	r3, #0
 80010cc:	633b      	str	r3, [r7, #48]	; 0x30
 80010ce:	2300      	movs	r3, #0
 80010d0:	60fb      	str	r3, [r7, #12]
		for (uint32_t freq_idx = 0; freq_idx < half_fft_size; freq_idx++)
 80010d2:	2300      	movs	r3, #0
 80010d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80010d6:	e075      	b.n	80011c4 <ks_mfcc_create_mel_fbank+0x1b4>
		{
			float32_t upper = (spectrogram_mel[freq_idx] - mel) / mel_step;
 80010d8:	4a5b      	ldr	r2, [pc, #364]	; (8001248 <ks_mfcc_create_mel_fbank+0x238>)
 80010da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010dc:	009b      	lsls	r3, r3, #2
 80010de:	4413      	add	r3, r2
 80010e0:	ed93 7a00 	vldr	s14, [r3]
 80010e4:	edd7 7a04 	vldr	s15, [r7, #16]
 80010e8:	ee77 6a67 	vsub.f32	s13, s14, s15
 80010ec:	ed97 7a05 	vldr	s14, [r7, #20]
 80010f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80010f4:	edc7 7a02 	vstr	s15, [r7, #8]
			float32_t lower = ((mel + 2.0f * mel_step) - spectrogram_mel[freq_idx]) / mel_step; //+ 2.0f;
 80010f8:	edd7 7a05 	vldr	s15, [r7, #20]
 80010fc:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001100:	edd7 7a04 	vldr	s15, [r7, #16]
 8001104:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001108:	4a4f      	ldr	r2, [pc, #316]	; (8001248 <ks_mfcc_create_mel_fbank+0x238>)
 800110a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800110c:	009b      	lsls	r3, r3, #2
 800110e:	4413      	add	r3, r2
 8001110:	edd3 7a00 	vldr	s15, [r3]
 8001114:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001118:	ed97 7a05 	vldr	s14, [r7, #20]
 800111c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001120:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
			if (lower < 1e-5)
 8001124:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001126:	f7ff f9d3 	bl	80004d0 <__aeabi_f2d>
 800112a:	a343      	add	r3, pc, #268	; (adr r3, 8001238 <ks_mfcc_create_mel_fbank+0x228>)
 800112c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001130:	f7ff fc98 	bl	8000a64 <__aeabi_dcmplt>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d002      	beq.n	8001140 <ks_mfcc_create_mel_fbank+0x130>
			{
				lower = 0;
 800113a:	f04f 0300 	mov.w	r3, #0
 800113e:	62bb      	str	r3, [r7, #40]	; 0x28
			}
			float32_t filter_val = fmaxf(0.0f, fminf(upper, lower));
 8001140:	edd7 0a0a 	vldr	s1, [r7, #40]	; 0x28
 8001144:	ed97 0a02 	vldr	s0, [r7, #8]
 8001148:	f008 fb39 	bl	80097be <fminf>
 800114c:	eef0 7a40 	vmov.f32	s15, s0
 8001150:	eef0 0a67 	vmov.f32	s1, s15
 8001154:	ed9f 0a3d 	vldr	s0, [pc, #244]	; 800124c <ks_mfcc_create_mel_fbank+0x23c>
 8001158:	f008 fb16 	bl	8009788 <fmaxf>
 800115c:	ed87 0a01 	vstr	s0, [r7, #4]

			filters[mel_idx][freq_idx + 1] = filter_val;
 8001160:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001162:	1c59      	adds	r1, r3, #1
 8001164:	483a      	ldr	r0, [pc, #232]	; (8001250 <ks_mfcc_create_mel_fbank+0x240>)
 8001166:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001168:	4613      	mov	r3, r2
 800116a:	025b      	lsls	r3, r3, #9
 800116c:	4413      	add	r3, r2
 800116e:	440b      	add	r3, r1
 8001170:	009b      	lsls	r3, r3, #2
 8001172:	4403      	add	r3, r0
 8001174:	687a      	ldr	r2, [r7, #4]
 8001176:	601a      	str	r2, [r3, #0]
			if (!startFound && (filter_val != 0.0f))
 8001178:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800117c:	f083 0301 	eor.w	r3, r3, #1
 8001180:	b2db      	uxtb	r3, r3
 8001182:	2b00      	cmp	r3, #0
 8001184:	d00d      	beq.n	80011a2 <ks_mfcc_create_mel_fbank+0x192>
 8001186:	edd7 7a01 	vldr	s15, [r7, #4]
 800118a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800118e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001192:	d006      	beq.n	80011a2 <ks_mfcc_create_mel_fbank+0x192>
			{
				startFound = true;
 8001194:	2301      	movs	r3, #1
 8001196:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
				startPos = freq_idx + 1;
 800119a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800119c:	3301      	adds	r3, #1
 800119e:	637b      	str	r3, [r7, #52]	; 0x34
 80011a0:	e00d      	b.n	80011be <ks_mfcc_create_mel_fbank+0x1ae>
			}

			else if (startFound && (filter_val == 0.0f))
 80011a2:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d009      	beq.n	80011be <ks_mfcc_create_mel_fbank+0x1ae>
 80011aa:	edd7 7a01 	vldr	s15, [r7, #4]
 80011ae:	eef5 7a40 	vcmp.f32	s15, #0.0
 80011b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011b6:	d102      	bne.n	80011be <ks_mfcc_create_mel_fbank+0x1ae>
			{
				endPos = freq_idx;
 80011b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011ba:	633b      	str	r3, [r7, #48]	; 0x30
				break;
 80011bc:	e006      	b.n	80011cc <ks_mfcc_create_mel_fbank+0x1bc>
		for (uint32_t freq_idx = 0; freq_idx < half_fft_size; freq_idx++)
 80011be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011c0:	3301      	adds	r3, #1
 80011c2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80011c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80011c8:	429a      	cmp	r2, r3
 80011ca:	d385      	bcc.n	80010d8 <ks_mfcc_create_mel_fbank+0xc8>
			}
		}
		curLen = endPos - startPos + 1;
 80011cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80011ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80011d0:	1ad3      	subs	r3, r2, r3
 80011d2:	3301      	adds	r3, #1
 80011d4:	60fb      	str	r3, [r7, #12]
		filterLengths[mel_idx] = (endPos - startPos + 1);
 80011d6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80011d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80011da:	1ad3      	subs	r3, r2, r3
 80011dc:	1c5a      	adds	r2, r3, #1
 80011de:	491d      	ldr	r1, [pc, #116]	; (8001254 <ks_mfcc_create_mel_fbank+0x244>)
 80011e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80011e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		filterPos[mel_idx] = startPos;
 80011e6:	491c      	ldr	r1, [pc, #112]	; (8001258 <ks_mfcc_create_mel_fbank+0x248>)
 80011e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80011ea:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80011ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
//		{
//			//printf("Memory allocation failed\n");
//			return -1;
//		}

		memcpy(packedFilters + totalLen, &filters[mel_idx][startPos], curLen * sizeof(float32_t));
 80011f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80011f2:	009b      	lsls	r3, r3, #2
 80011f4:	4a19      	ldr	r2, [pc, #100]	; (800125c <ks_mfcc_create_mel_fbank+0x24c>)
 80011f6:	1898      	adds	r0, r3, r2
 80011f8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80011fa:	4613      	mov	r3, r2
 80011fc:	025b      	lsls	r3, r3, #9
 80011fe:	4413      	add	r3, r2
 8001200:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001202:	4413      	add	r3, r2
 8001204:	009b      	lsls	r3, r3, #2
 8001206:	4a12      	ldr	r2, [pc, #72]	; (8001250 <ks_mfcc_create_mel_fbank+0x240>)
 8001208:	1899      	adds	r1, r3, r2
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	009b      	lsls	r3, r3, #2
 800120e:	461a      	mov	r2, r3
 8001210:	f008 fa64 	bl	80096dc <memcpy>
		totalLen += curLen;
 8001214:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	4413      	add	r3, r2
 800121a:	643b      	str	r3, [r7, #64]	; 0x40
	for (uint32_t mel_idx = 0; mel_idx < nbMelFilters; mel_idx++)
 800121c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800121e:	3301      	adds	r3, #1
 8001220:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001222:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001224:	2b13      	cmp	r3, #19
 8001226:	f67f af3c 	bls.w	80010a2 <ks_mfcc_create_mel_fbank+0x92>
	}
}
 800122a:	bf00      	nop
 800122c:	bf00      	nop
 800122e:	374c      	adds	r7, #76	; 0x4c
 8001230:	46bd      	mov	sp, r7
 8001232:	bd90      	pop	{r4, r7, pc}
 8001234:	f3af 8000 	nop.w
 8001238:	88e368f1 	.word	0x88e368f1
 800123c:	3ee4f8b5 	.word	0x3ee4f8b5
 8001240:	457a0000 	.word	0x457a0000
 8001244:	40fa0000 	.word	0x40fa0000
 8001248:	200083e0 	.word	0x200083e0
 800124c:	00000000 	.word	0x00000000
 8001250:	20008be0 	.word	0x20008be0
 8001254:	20014098 	.word	0x20014098
 8001258:	20012c30 	.word	0x20012c30
 800125c:	20007358 	.word	0x20007358

08001260 <LIB_AUDIO_Init>:
  * @brief Initializes SAI2 and CODEC for 16KHz audio frequency
  * @param None
  * @retval 0 if successfully initialized
  */
int8_t LIB_AUDIO_Init(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
	if (BSP_AUDIO_IN_Init(AUDIO_FREQUENCY_16K, DEFAULT_AUDIO_IN_BIT_RESOLUTION, 1) != AUDIO_OK)
 8001264:	2201      	movs	r2, #1
 8001266:	2110      	movs	r1, #16
 8001268:	f44f 507a 	mov.w	r0, #16000	; 0x3e80
 800126c:	f002 fe02 	bl	8003e74 <BSP_AUDIO_IN_Init>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d002      	beq.n	800127c <LIB_AUDIO_Init+0x1c>
	{
		return ERROR;
 8001276:	f04f 33ff 	mov.w	r3, #4294967295
 800127a:	e000      	b.n	800127e <LIB_AUDIO_Init+0x1e>
	}
	return OK;
 800127c:	2300      	movs	r3, #0
}
 800127e:	4618      	mov	r0, r3
 8001280:	bd80      	pop	{r7, pc}
	...

08001284 <LIB_AUDIO_StartRecording>:
  * @param pData   	Pointer to data buffer to be filled with audio data
  * @param length	Number of data in quantity (not bytes!)
  * @retval None
  */
void LIB_AUDIO_StartRecording(uint16_t *pData, uint32_t length)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b082      	sub	sp, #8
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
 800128c:	6039      	str	r1, [r7, #0]
	__remaining = length;
 800128e:	4a18      	ldr	r2, [pc, #96]	; (80012f0 <LIB_AUDIO_StartRecording+0x6c>)
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	6013      	str	r3, [r2, #0]
	__pRemaining = pData;
 8001294:	4a17      	ldr	r2, [pc, #92]	; (80012f4 <LIB_AUDIO_StartRecording+0x70>)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	6013      	str	r3, [r2, #0]
	__pData = pData;
 800129a:	4a17      	ldr	r2, [pc, #92]	; (80012f8 <LIB_AUDIO_StartRecording+0x74>)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	6013      	str	r3, [r2, #0]
	if (__remaining / UINT16_MAX)
 80012a0:	4b13      	ldr	r3, [pc, #76]	; (80012f0 <LIB_AUDIO_StartRecording+0x6c>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80012a8:	4293      	cmp	r3, r2
 80012aa:	d911      	bls.n	80012d0 <LIB_AUDIO_StartRecording+0x4c>
	{
		BSP_AUDIO_IN_Record(pData, UINT16_MAX);
 80012ac:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80012b0:	6878      	ldr	r0, [r7, #4]
 80012b2:	f002 fe5d 	bl	8003f70 <BSP_AUDIO_IN_Record>
		__remaining = __remaining - UINT16_MAX;
 80012b6:	4b0e      	ldr	r3, [pc, #56]	; (80012f0 <LIB_AUDIO_StartRecording+0x6c>)
 80012b8:	681a      	ldr	r2, [r3, #0]
 80012ba:	4b10      	ldr	r3, [pc, #64]	; (80012fc <LIB_AUDIO_StartRecording+0x78>)
 80012bc:	4413      	add	r3, r2
 80012be:	4a0c      	ldr	r2, [pc, #48]	; (80012f0 <LIB_AUDIO_StartRecording+0x6c>)
 80012c0:	6013      	str	r3, [r2, #0]
		__pRemaining = __pRemaining + UINT16_MAX;
 80012c2:	4b0c      	ldr	r3, [pc, #48]	; (80012f4 <LIB_AUDIO_StartRecording+0x70>)
 80012c4:	681a      	ldr	r2, [r3, #0]
 80012c6:	4b0e      	ldr	r3, [pc, #56]	; (8001300 <LIB_AUDIO_StartRecording+0x7c>)
 80012c8:	4413      	add	r3, r2
 80012ca:	4a0a      	ldr	r2, [pc, #40]	; (80012f4 <LIB_AUDIO_StartRecording+0x70>)
 80012cc:	6013      	str	r3, [r2, #0]
 80012ce:	e008      	b.n	80012e2 <LIB_AUDIO_StartRecording+0x5e>
	}
	else
	{
		BSP_AUDIO_IN_Record(pData, __remaining);
 80012d0:	4b07      	ldr	r3, [pc, #28]	; (80012f0 <LIB_AUDIO_StartRecording+0x6c>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	4619      	mov	r1, r3
 80012d6:	6878      	ldr	r0, [r7, #4]
 80012d8:	f002 fe4a 	bl	8003f70 <BSP_AUDIO_IN_Record>
		__remaining = 0;
 80012dc:	4b04      	ldr	r3, [pc, #16]	; (80012f0 <LIB_AUDIO_StartRecording+0x6c>)
 80012de:	2200      	movs	r2, #0
 80012e0:	601a      	str	r2, [r3, #0]
	}
	AudioRecordComplete = 0;
 80012e2:	4b08      	ldr	r3, [pc, #32]	; (8001304 <LIB_AUDIO_StartRecording+0x80>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	701a      	strb	r2, [r3, #0]
}
 80012e8:	bf00      	nop
 80012ea:	3708      	adds	r7, #8
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	200000c8 	.word	0x200000c8
 80012f4:	200000cc 	.word	0x200000cc
 80012f8:	200000d0 	.word	0x200000d0
 80012fc:	ffff0001 	.word	0xffff0001
 8001300:	0001fffe 	.word	0x0001fffe
 8001304:	200000c4 	.word	0x200000c4

08001308 <LIB_AUDIO_PollForRecording>:
  * @param timeout Timeout in milliseconds
  * @retval 0 if the audio data is successfully received
  * 		-1 if timeout occured
  */
int8_t LIB_AUDIO_PollForRecording(uint16_t timeout)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b084      	sub	sp, #16
 800130c:	af00      	add	r7, sp, #0
 800130e:	4603      	mov	r3, r0
 8001310:	80fb      	strh	r3, [r7, #6]
	uint32_t tick = HAL_GetTick();
 8001312:	f003 f859 	bl	80043c8 <HAL_GetTick>
 8001316:	60f8      	str	r0, [r7, #12]
	while(HAL_GetTick() - tick < timeout)
 8001318:	e006      	b.n	8001328 <LIB_AUDIO_PollForRecording+0x20>
	{
		if (AudioRecordComplete == 1)
 800131a:	4b0a      	ldr	r3, [pc, #40]	; (8001344 <LIB_AUDIO_PollForRecording+0x3c>)
 800131c:	781b      	ldrb	r3, [r3, #0]
 800131e:	b2db      	uxtb	r3, r3
 8001320:	2b01      	cmp	r3, #1
 8001322:	d101      	bne.n	8001328 <LIB_AUDIO_PollForRecording+0x20>
		{
			return OK;
 8001324:	2300      	movs	r3, #0
 8001326:	e009      	b.n	800133c <LIB_AUDIO_PollForRecording+0x34>
	while(HAL_GetTick() - tick < timeout)
 8001328:	f003 f84e 	bl	80043c8 <HAL_GetTick>
 800132c:	4602      	mov	r2, r0
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	1ad2      	subs	r2, r2, r3
 8001332:	88fb      	ldrh	r3, [r7, #6]
 8001334:	429a      	cmp	r2, r3
 8001336:	d3f0      	bcc.n	800131a <LIB_AUDIO_PollForRecording+0x12>
		}
	}
	return ERROR;
 8001338:	f04f 33ff 	mov.w	r3, #4294967295
}
 800133c:	4618      	mov	r0, r3
 800133e:	3710      	adds	r7, #16
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	200000c4 	.word	0x200000c4

08001348 <BSP_AUDIO_IN_TransferComplete_CallBack>:
  * @brief Callback invoked by the HAL library when transfer is complete
  * @param None
  * @retval None
  */
void BSP_AUDIO_IN_TransferComplete_CallBack(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0
	BSP_AUDIO_IN_Stop(CODEC_PDWN_SW);
 800134c:	2002      	movs	r0, #2
 800134e:	f002 fe27 	bl	8003fa0 <BSP_AUDIO_IN_Stop>
	if (__remaining / UINT16_MAX)
 8001352:	4b1b      	ldr	r3, [pc, #108]	; (80013c0 <BSP_AUDIO_IN_TransferComplete_CallBack+0x78>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800135a:	4293      	cmp	r3, r2
 800135c:	d913      	bls.n	8001386 <BSP_AUDIO_IN_TransferComplete_CallBack+0x3e>
	{

		BSP_AUDIO_IN_Record(__pRemaining, UINT16_MAX);
 800135e:	4b19      	ldr	r3, [pc, #100]	; (80013c4 <BSP_AUDIO_IN_TransferComplete_CallBack+0x7c>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001366:	4618      	mov	r0, r3
 8001368:	f002 fe02 	bl	8003f70 <BSP_AUDIO_IN_Record>
		__pRemaining = __pRemaining + UINT16_MAX;
 800136c:	4b15      	ldr	r3, [pc, #84]	; (80013c4 <BSP_AUDIO_IN_TransferComplete_CallBack+0x7c>)
 800136e:	681a      	ldr	r2, [r3, #0]
 8001370:	4b15      	ldr	r3, [pc, #84]	; (80013c8 <BSP_AUDIO_IN_TransferComplete_CallBack+0x80>)
 8001372:	4413      	add	r3, r2
 8001374:	4a13      	ldr	r2, [pc, #76]	; (80013c4 <BSP_AUDIO_IN_TransferComplete_CallBack+0x7c>)
 8001376:	6013      	str	r3, [r2, #0]
		__remaining = __remaining - UINT16_MAX;
 8001378:	4b11      	ldr	r3, [pc, #68]	; (80013c0 <BSP_AUDIO_IN_TransferComplete_CallBack+0x78>)
 800137a:	681a      	ldr	r2, [r3, #0]
 800137c:	4b13      	ldr	r3, [pc, #76]	; (80013cc <BSP_AUDIO_IN_TransferComplete_CallBack+0x84>)
 800137e:	4413      	add	r3, r2
 8001380:	4a0f      	ldr	r2, [pc, #60]	; (80013c0 <BSP_AUDIO_IN_TransferComplete_CallBack+0x78>)
 8001382:	6013      	str	r3, [r2, #0]
	}
	else
	{
		AudioRecordComplete = 1;
	}
}
 8001384:	e01a      	b.n	80013bc <BSP_AUDIO_IN_TransferComplete_CallBack+0x74>
	else if(__remaining % UINT16_MAX)
 8001386:	4b0e      	ldr	r3, [pc, #56]	; (80013c0 <BSP_AUDIO_IN_TransferComplete_CallBack+0x78>)
 8001388:	6819      	ldr	r1, [r3, #0]
 800138a:	4b11      	ldr	r3, [pc, #68]	; (80013d0 <BSP_AUDIO_IN_TransferComplete_CallBack+0x88>)
 800138c:	fba3 2301 	umull	r2, r3, r3, r1
 8001390:	0bda      	lsrs	r2, r3, #15
 8001392:	4613      	mov	r3, r2
 8001394:	041b      	lsls	r3, r3, #16
 8001396:	1a9b      	subs	r3, r3, r2
 8001398:	1aca      	subs	r2, r1, r3
 800139a:	2a00      	cmp	r2, #0
 800139c:	d00b      	beq.n	80013b6 <BSP_AUDIO_IN_TransferComplete_CallBack+0x6e>
		BSP_AUDIO_IN_Record(__pRemaining, __remaining);
 800139e:	4b09      	ldr	r3, [pc, #36]	; (80013c4 <BSP_AUDIO_IN_TransferComplete_CallBack+0x7c>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	4a07      	ldr	r2, [pc, #28]	; (80013c0 <BSP_AUDIO_IN_TransferComplete_CallBack+0x78>)
 80013a4:	6812      	ldr	r2, [r2, #0]
 80013a6:	4611      	mov	r1, r2
 80013a8:	4618      	mov	r0, r3
 80013aa:	f002 fde1 	bl	8003f70 <BSP_AUDIO_IN_Record>
		__remaining = 0;
 80013ae:	4b04      	ldr	r3, [pc, #16]	; (80013c0 <BSP_AUDIO_IN_TransferComplete_CallBack+0x78>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	601a      	str	r2, [r3, #0]
}
 80013b4:	e002      	b.n	80013bc <BSP_AUDIO_IN_TransferComplete_CallBack+0x74>
		AudioRecordComplete = 1;
 80013b6:	4b07      	ldr	r3, [pc, #28]	; (80013d4 <BSP_AUDIO_IN_TransferComplete_CallBack+0x8c>)
 80013b8:	2201      	movs	r2, #1
 80013ba:	701a      	strb	r2, [r3, #0]
}
 80013bc:	bf00      	nop
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	200000c8 	.word	0x200000c8
 80013c4:	200000cc 	.word	0x200000cc
 80013c8:	0001fffe 	.word	0x0001fffe
 80013cc:	ffff0001 	.word	0xffff0001
 80013d0:	80008001 	.word	0x80008001
 80013d4:	200000c4 	.word	0x200000c4

080013d8 <DMA2_Stream7_IRQHandler>:
  * @brief DMA2 Stream 7 interrupt handler (DMA2_Stream7_IRQHandler)
  * @param None
  * @retval None
  */
void AUDIO_IN_SAIx_DMAx_IRQHandler(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	af00      	add	r7, sp, #0
	HAL_DMA_IRQHandler(haudio_in_sai.hdmarx);
 80013dc:	4b03      	ldr	r3, [pc, #12]	; (80013ec <DMA2_Stream7_IRQHandler+0x14>)
 80013de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013e0:	4618      	mov	r0, r3
 80013e2:	f003 fb0f 	bl	8004a04 <HAL_DMA_IRQHandler>
}
 80013e6:	bf00      	nop
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	20007214 	.word	0x20007214

080013f0 <LIB_SERIAL_Transmit>:
  * @param length	Number of data in quantity (not bytes!)
  * @param type 	Choose from SERIAL_DataTypeDef enum
  * @retval 0 if successfully transmitted
  */
int8_t LIB_SERIAL_Transmit(void *pData, uint32_t length, SERIAL_DataTypeDef type)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b08a      	sub	sp, #40	; 0x28
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	60f8      	str	r0, [r7, #12]
 80013f8:	60b9      	str	r1, [r7, #8]
 80013fa:	4613      	mov	r3, r2
 80013fc:	71fb      	strb	r3, [r7, #7]
	uint8_t __header[3] = "STW", __count = 0;
 80013fe:	4a44      	ldr	r2, [pc, #272]	; (8001510 <LIB_SERIAL_Transmit+0x120>)
 8001400:	f107 0314 	add.w	r3, r7, #20
 8001404:	6812      	ldr	r2, [r2, #0]
 8001406:	4611      	mov	r1, r2
 8001408:	8019      	strh	r1, [r3, #0]
 800140a:	3302      	adds	r3, #2
 800140c:	0c12      	lsrs	r2, r2, #16
 800140e:	701a      	strb	r2, [r3, #0]
 8001410:	2300      	movs	r3, #0
 8001412:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint32_t __length = 0;
 8001416:	2300      	movs	r3, #0
 8001418:	613b      	str	r3, [r7, #16]
	uint16_t __quotient = 0, __remainder = 0;
 800141a:	2300      	movs	r3, #0
 800141c:	83fb      	strh	r3, [r7, #30]
 800141e:	2300      	movs	r3, #0
 8001420:	83bb      	strh	r3, [r7, #28]
	uint16_t divisor = UINT16_MAX;
 8001422:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001426:	837b      	strh	r3, [r7, #26]
	uint8_t * __pData = (uint8_t*) pData;
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	623b      	str	r3, [r7, #32]
	if ((type == TYPE_S8) || (type == TYPE_U8))
 800142c:	79fb      	ldrb	r3, [r7, #7]
 800142e:	2b02      	cmp	r3, #2
 8001430:	d002      	beq.n	8001438 <LIB_SERIAL_Transmit+0x48>
 8001432:	79fb      	ldrb	r3, [r7, #7]
 8001434:	2b01      	cmp	r3, #1
 8001436:	d102      	bne.n	800143e <LIB_SERIAL_Transmit+0x4e>
	{
		__length = length;
 8001438:	68bb      	ldr	r3, [r7, #8]
 800143a:	613b      	str	r3, [r7, #16]
 800143c:	e019      	b.n	8001472 <LIB_SERIAL_Transmit+0x82>
	}
	else if ((type == TYPE_S16) || (type == TYPE_U16))
 800143e:	79fb      	ldrb	r3, [r7, #7]
 8001440:	2b04      	cmp	r3, #4
 8001442:	d002      	beq.n	800144a <LIB_SERIAL_Transmit+0x5a>
 8001444:	79fb      	ldrb	r3, [r7, #7]
 8001446:	2b03      	cmp	r3, #3
 8001448:	d103      	bne.n	8001452 <LIB_SERIAL_Transmit+0x62>
	{
		__length = length * 2;
 800144a:	68bb      	ldr	r3, [r7, #8]
 800144c:	005b      	lsls	r3, r3, #1
 800144e:	613b      	str	r3, [r7, #16]
 8001450:	e00f      	b.n	8001472 <LIB_SERIAL_Transmit+0x82>
	}
	else if ((type == TYPE_S32) || (type == TYPE_U32) || (type == TYPE_F32))
 8001452:	79fb      	ldrb	r3, [r7, #7]
 8001454:	2b06      	cmp	r3, #6
 8001456:	d005      	beq.n	8001464 <LIB_SERIAL_Transmit+0x74>
 8001458:	79fb      	ldrb	r3, [r7, #7]
 800145a:	2b05      	cmp	r3, #5
 800145c:	d002      	beq.n	8001464 <LIB_SERIAL_Transmit+0x74>
 800145e:	79fb      	ldrb	r3, [r7, #7]
 8001460:	2b07      	cmp	r3, #7
 8001462:	d103      	bne.n	800146c <LIB_SERIAL_Transmit+0x7c>
	{
		__length = length * 4;
 8001464:	68bb      	ldr	r3, [r7, #8]
 8001466:	009b      	lsls	r3, r3, #2
 8001468:	613b      	str	r3, [r7, #16]
 800146a:	e002      	b.n	8001472 <LIB_SERIAL_Transmit+0x82>
	}
	else
	{
		return SERIAL_ERROR;
 800146c:	f04f 33ff 	mov.w	r3, #4294967295
 8001470:	e04a      	b.n	8001508 <LIB_SERIAL_Transmit+0x118>
	}
	__quotient 	= __length / divisor;
 8001472:	693a      	ldr	r2, [r7, #16]
 8001474:	8b7b      	ldrh	r3, [r7, #26]
 8001476:	fbb2 f3f3 	udiv	r3, r2, r3
 800147a:	83fb      	strh	r3, [r7, #30]
	__remainder = __length % divisor;
 800147c:	693b      	ldr	r3, [r7, #16]
 800147e:	8b7a      	ldrh	r2, [r7, #26]
 8001480:	fbb3 f1f2 	udiv	r1, r3, r2
 8001484:	fb02 f201 	mul.w	r2, r2, r1
 8001488:	1a9b      	subs	r3, r3, r2
 800148a:	83bb      	strh	r3, [r7, #28]

	HAL_UART_Transmit(&__huart, __header, 3, 10);
 800148c:	f107 0114 	add.w	r1, r7, #20
 8001490:	230a      	movs	r3, #10
 8001492:	2203      	movs	r2, #3
 8001494:	481f      	ldr	r0, [pc, #124]	; (8001514 <LIB_SERIAL_Transmit+0x124>)
 8001496:	f006 fb58 	bl	8007b4a <HAL_UART_Transmit>
	HAL_UART_Transmit(&__huart, (uint8_t*)&type, 1, 10);
 800149a:	1df9      	adds	r1, r7, #7
 800149c:	230a      	movs	r3, #10
 800149e:	2201      	movs	r2, #1
 80014a0:	481c      	ldr	r0, [pc, #112]	; (8001514 <LIB_SERIAL_Transmit+0x124>)
 80014a2:	f006 fb52 	bl	8007b4a <HAL_UART_Transmit>
	HAL_UART_Transmit(&__huart, (uint8_t*)&__length, 4, 10);
 80014a6:	f107 0110 	add.w	r1, r7, #16
 80014aa:	230a      	movs	r3, #10
 80014ac:	2204      	movs	r2, #4
 80014ae:	4819      	ldr	r0, [pc, #100]	; (8001514 <LIB_SERIAL_Transmit+0x124>)
 80014b0:	f006 fb4b 	bl	8007b4a <HAL_UART_Transmit>
	HAL_Delay(1);
 80014b4:	2001      	movs	r0, #1
 80014b6:	f002 ff93 	bl	80043e0 <HAL_Delay>

	while(__count < __quotient)
 80014ba:	e011      	b.n	80014e0 <LIB_SERIAL_Transmit+0xf0>
	{
		HAL_UART_Transmit(&__huart, __pData, UINT16_MAX, 1000);
 80014bc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014c0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80014c4:	6a39      	ldr	r1, [r7, #32]
 80014c6:	4813      	ldr	r0, [pc, #76]	; (8001514 <LIB_SERIAL_Transmit+0x124>)
 80014c8:	f006 fb3f 	bl	8007b4a <HAL_UART_Transmit>
		__count++;
 80014cc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80014d0:	3301      	adds	r3, #1
 80014d2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		__pData += UINT16_MAX;
 80014d6:	6a3a      	ldr	r2, [r7, #32]
 80014d8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014dc:	4413      	add	r3, r2
 80014de:	623b      	str	r3, [r7, #32]
	while(__count < __quotient)
 80014e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80014e4:	b29b      	uxth	r3, r3
 80014e6:	8bfa      	ldrh	r2, [r7, #30]
 80014e8:	429a      	cmp	r2, r3
 80014ea:	d8e7      	bhi.n	80014bc <LIB_SERIAL_Transmit+0xcc>
	}
	if (__remainder)
 80014ec:	8bbb      	ldrh	r3, [r7, #28]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d006      	beq.n	8001500 <LIB_SERIAL_Transmit+0x110>
	{
		HAL_UART_Transmit(&__huart, __pData, __remainder, 1000);
 80014f2:	8bba      	ldrh	r2, [r7, #28]
 80014f4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014f8:	6a39      	ldr	r1, [r7, #32]
 80014fa:	4806      	ldr	r0, [pc, #24]	; (8001514 <LIB_SERIAL_Transmit+0x124>)
 80014fc:	f006 fb25 	bl	8007b4a <HAL_UART_Transmit>
	}
	HAL_Delay(1);
 8001500:	2001      	movs	r0, #1
 8001502:	f002 ff6d 	bl	80043e0 <HAL_Delay>
	return SERIAL_OK;
 8001506:	2300      	movs	r3, #0
}
 8001508:	4618      	mov	r0, r3
 800150a:	3728      	adds	r7, #40	; 0x28
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	0800a4f0 	.word	0x0800a4f0
 8001514:	200150e8 	.word	0x200150e8

08001518 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b084      	sub	sp, #16
 800151c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800151e:	f002 ff01 	bl	8004324 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001522:	f000 f879 	bl	8001618 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001526:	f000 f90f 	bl	8001748 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800152a:	f000 f8dd 	bl	80016e8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  LIB_AUDIO_Init();
 800152e:	f7ff fe97 	bl	8001260 <LIB_AUDIO_Init>
  ks_mfcc_init();
 8001532:	f7ff fc8b 	bl	8000e4c <ks_mfcc_init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	/*ACQUIRE AUDIO DATA FROM MIC*/
	LIB_AUDIO_StartRecording((uint16_t*)AudioBuffer, BUFFER_SIZE);
 8001536:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800153a:	4831      	ldr	r0, [pc, #196]	; (8001600 <main+0xe8>)
 800153c:	f7ff fea2 	bl	8001284 <LIB_AUDIO_StartRecording>
	/*WAIT UNTIL AUDIO DATA IS READY*/
	if (LIB_AUDIO_PollForRecording(5000) == 0)
 8001540:	f241 3088 	movw	r0, #5000	; 0x1388
 8001544:	f7ff fee0 	bl	8001308 <LIB_AUDIO_PollForRecording>
 8001548:	4603      	mov	r3, r0
 800154a:	2b00      	cmp	r3, #0
 800154c:	d1f3      	bne.n	8001536 <main+0x1e>
	{
		int16_t max = 0; uint32_t idx = 0, i = 0, j = 0;
 800154e:	2300      	movs	r3, #0
 8001550:	80fb      	strh	r3, [r7, #6]
 8001552:	2300      	movs	r3, #0
 8001554:	603b      	str	r3, [r7, #0]
 8001556:	2300      	movs	r3, #0
 8001558:	60fb      	str	r3, [r7, #12]
 800155a:	2300      	movs	r3, #0
 800155c:	60bb      	str	r3, [r7, #8]
		/* DOWNSAMPLING TO MONO AND 8KHZ */
		for (i = 0; i < BUFFER_SIZE/4; ++i)
 800155e:	2300      	movs	r3, #0
 8001560:	60fb      	str	r3, [r7, #12]
 8001562:	e00d      	b.n	8001580 <main+0x68>
		{
		  AudioBufferDown[i] = AudioBuffer[j];
 8001564:	4a26      	ldr	r2, [pc, #152]	; (8001600 <main+0xe8>)
 8001566:	68bb      	ldr	r3, [r7, #8]
 8001568:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 800156c:	4a25      	ldr	r2, [pc, #148]	; (8001604 <main+0xec>)
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		  j = j + 4;
 8001574:	68bb      	ldr	r3, [r7, #8]
 8001576:	3304      	adds	r3, #4
 8001578:	60bb      	str	r3, [r7, #8]
		for (i = 0; i < BUFFER_SIZE/4; ++i)
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	3301      	adds	r3, #1
 800157e:	60fb      	str	r3, [r7, #12]
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001586:	d3ed      	bcc.n	8001564 <main+0x4c>
		}
		arm_absmax_q15(AudioBufferDown, BUFFER_SIZE/4, &max, &idx);
 8001588:	463b      	mov	r3, r7
 800158a:	1dba      	adds	r2, r7, #6
 800158c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001590:	481c      	ldr	r0, [pc, #112]	; (8001604 <main+0xec>)
 8001592:	f006 ffd3 	bl	800853c <arm_absmax_q15>
		for (i = 0; i < BUFFER_SIZE/4; ++i)
 8001596:	2300      	movs	r3, #0
 8001598:	60fb      	str	r3, [r7, #12]
 800159a:	e018      	b.n	80015ce <main+0xb6>
		{
			AudioBufferF32Down[i] = (float32_t)AudioBufferDown[i]/(float32_t)max;
 800159c:	4a19      	ldr	r2, [pc, #100]	; (8001604 <main+0xec>)
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80015a4:	ee07 3a90 	vmov	s15, r3
 80015a8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80015ac:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015b0:	ee07 3a90 	vmov	s15, r3
 80015b4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015bc:	4a12      	ldr	r2, [pc, #72]	; (8001608 <main+0xf0>)
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	009b      	lsls	r3, r3, #2
 80015c2:	4413      	add	r3, r2
 80015c4:	edc3 7a00 	vstr	s15, [r3]
		for (i = 0; i < BUFFER_SIZE/4; ++i)
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	3301      	adds	r3, #1
 80015cc:	60fb      	str	r3, [r7, #12]
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80015d4:	d3e2      	bcc.n	800159c <main+0x84>
		}

		/*SEND AUDIO DATA TO PC*/
		LIB_SERIAL_Transmit(AudioBufferF32Down, BUFFER_SIZE/4, TYPE_F32);
 80015d6:	2207      	movs	r2, #7
 80015d8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80015dc:	480a      	ldr	r0, [pc, #40]	; (8001608 <main+0xf0>)
 80015de:	f7ff ff07 	bl	80013f0 <LIB_SERIAL_Transmit>

		/* FEATURE EXTRACTION */
		ks_mfcc_extract_features(AudioBufferF32Down, ExtractedFeatures);
 80015e2:	490a      	ldr	r1, [pc, #40]	; (800160c <main+0xf4>)
 80015e4:	4808      	ldr	r0, [pc, #32]	; (8001608 <main+0xf0>)
 80015e6:	f7ff fc5b 	bl	8000ea0 <ks_mfcc_extract_features>
		ks_mfcc_extract_features(&AudioBufferF32Down[1024], &ExtractedFeatures[nbDctOutputs]);
 80015ea:	4909      	ldr	r1, [pc, #36]	; (8001610 <main+0xf8>)
 80015ec:	4809      	ldr	r0, [pc, #36]	; (8001614 <main+0xfc>)
 80015ee:	f7ff fc57 	bl	8000ea0 <ks_mfcc_extract_features>

		/*SEND INFERENCE RESULTS TO PC*/
		LIB_SERIAL_Transmit(ExtractedFeatures, sizeof(ExtractedFeatures)/sizeof(float32_t), TYPE_F32);
 80015f2:	2207      	movs	r2, #7
 80015f4:	211a      	movs	r1, #26
 80015f6:	4805      	ldr	r0, [pc, #20]	; (800160c <main+0xf4>)
 80015f8:	f7ff fefa 	bl	80013f0 <LIB_SERIAL_Transmit>
	LIB_AUDIO_StartRecording((uint16_t*)AudioBuffer, BUFFER_SIZE);
 80015fc:	e79b      	b.n	8001536 <main+0x1e>
 80015fe:	bf00      	nop
 8001600:	200000d4 	.word	0x200000d4
 8001604:	200040d4 	.word	0x200040d4
 8001608:	200050d4 	.word	0x200050d4
 800160c:	200070d4 	.word	0x200070d4
 8001610:	20007108 	.word	0x20007108
 8001614:	200060d4 	.word	0x200060d4

08001618 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b094      	sub	sp, #80	; 0x50
 800161c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800161e:	f107 0320 	add.w	r3, r7, #32
 8001622:	2230      	movs	r2, #48	; 0x30
 8001624:	2100      	movs	r1, #0
 8001626:	4618      	mov	r0, r3
 8001628:	f008 f866 	bl	80096f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800162c:	f107 030c 	add.w	r3, r7, #12
 8001630:	2200      	movs	r2, #0
 8001632:	601a      	str	r2, [r3, #0]
 8001634:	605a      	str	r2, [r3, #4]
 8001636:	609a      	str	r2, [r3, #8]
 8001638:	60da      	str	r2, [r3, #12]
 800163a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800163c:	4b28      	ldr	r3, [pc, #160]	; (80016e0 <SystemClock_Config+0xc8>)
 800163e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001640:	4a27      	ldr	r2, [pc, #156]	; (80016e0 <SystemClock_Config+0xc8>)
 8001642:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001646:	6413      	str	r3, [r2, #64]	; 0x40
 8001648:	4b25      	ldr	r3, [pc, #148]	; (80016e0 <SystemClock_Config+0xc8>)
 800164a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800164c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001650:	60bb      	str	r3, [r7, #8]
 8001652:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001654:	4b23      	ldr	r3, [pc, #140]	; (80016e4 <SystemClock_Config+0xcc>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800165c:	4a21      	ldr	r2, [pc, #132]	; (80016e4 <SystemClock_Config+0xcc>)
 800165e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001662:	6013      	str	r3, [r2, #0]
 8001664:	4b1f      	ldr	r3, [pc, #124]	; (80016e4 <SystemClock_Config+0xcc>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800166c:	607b      	str	r3, [r7, #4]
 800166e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001670:	2302      	movs	r3, #2
 8001672:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001674:	2301      	movs	r3, #1
 8001676:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001678:	2310      	movs	r3, #16
 800167a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800167c:	2302      	movs	r3, #2
 800167e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001680:	2300      	movs	r3, #0
 8001682:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 10;
 8001684:	230a      	movs	r3, #10
 8001686:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 210;
 8001688:	23d2      	movs	r3, #210	; 0xd2
 800168a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800168c:	2302      	movs	r3, #2
 800168e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001690:	2302      	movs	r3, #2
 8001692:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001694:	f107 0320 	add.w	r3, r7, #32
 8001698:	4618      	mov	r0, r3
 800169a:	f004 fb99 	bl	8005dd0 <HAL_RCC_OscConfig>
 800169e:	4603      	mov	r3, r0
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d001      	beq.n	80016a8 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80016a4:	f000 fc90 	bl	8001fc8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016a8:	230f      	movs	r3, #15
 80016aa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016ac:	2302      	movs	r3, #2
 80016ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016b0:	2300      	movs	r3, #0
 80016b2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80016b4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80016b8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80016ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016be:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80016c0:	f107 030c 	add.w	r3, r7, #12
 80016c4:	2105      	movs	r1, #5
 80016c6:	4618      	mov	r0, r3
 80016c8:	f004 fe26 	bl	8006318 <HAL_RCC_ClockConfig>
 80016cc:	4603      	mov	r3, r0
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d001      	beq.n	80016d6 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 80016d2:	f000 fc79 	bl	8001fc8 <Error_Handler>
  }
}
 80016d6:	bf00      	nop
 80016d8:	3750      	adds	r7, #80	; 0x50
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	40023800 	.word	0x40023800
 80016e4:	40007000 	.word	0x40007000

080016e8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80016ec:	4b13      	ldr	r3, [pc, #76]	; (800173c <MX_USART1_UART_Init+0x54>)
 80016ee:	4a14      	ldr	r2, [pc, #80]	; (8001740 <MX_USART1_UART_Init+0x58>)
 80016f0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 2000000;
 80016f2:	4b12      	ldr	r3, [pc, #72]	; (800173c <MX_USART1_UART_Init+0x54>)
 80016f4:	4a13      	ldr	r2, [pc, #76]	; (8001744 <MX_USART1_UART_Init+0x5c>)
 80016f6:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80016f8:	4b10      	ldr	r3, [pc, #64]	; (800173c <MX_USART1_UART_Init+0x54>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80016fe:	4b0f      	ldr	r3, [pc, #60]	; (800173c <MX_USART1_UART_Init+0x54>)
 8001700:	2200      	movs	r2, #0
 8001702:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001704:	4b0d      	ldr	r3, [pc, #52]	; (800173c <MX_USART1_UART_Init+0x54>)
 8001706:	2200      	movs	r2, #0
 8001708:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800170a:	4b0c      	ldr	r3, [pc, #48]	; (800173c <MX_USART1_UART_Init+0x54>)
 800170c:	220c      	movs	r2, #12
 800170e:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001710:	4b0a      	ldr	r3, [pc, #40]	; (800173c <MX_USART1_UART_Init+0x54>)
 8001712:	2200      	movs	r2, #0
 8001714:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001716:	4b09      	ldr	r3, [pc, #36]	; (800173c <MX_USART1_UART_Init+0x54>)
 8001718:	2200      	movs	r2, #0
 800171a:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800171c:	4b07      	ldr	r3, [pc, #28]	; (800173c <MX_USART1_UART_Init+0x54>)
 800171e:	2200      	movs	r2, #0
 8001720:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001722:	4b06      	ldr	r3, [pc, #24]	; (800173c <MX_USART1_UART_Init+0x54>)
 8001724:	2200      	movs	r2, #0
 8001726:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001728:	4804      	ldr	r0, [pc, #16]	; (800173c <MX_USART1_UART_Init+0x54>)
 800172a:	f006 f9c0 	bl	8007aae <HAL_UART_Init>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d001      	beq.n	8001738 <MX_USART1_UART_Init+0x50>
  {
    Error_Handler();
 8001734:	f000 fc48 	bl	8001fc8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001738:	bf00      	nop
 800173a:	bd80      	pop	{r7, pc}
 800173c:	200150e8 	.word	0x200150e8
 8001740:	40011000 	.word	0x40011000
 8001744:	001e8480 	.word	0x001e8480

08001748 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b090      	sub	sp, #64	; 0x40
 800174c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800174e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001752:	2200      	movs	r2, #0
 8001754:	601a      	str	r2, [r3, #0]
 8001756:	605a      	str	r2, [r3, #4]
 8001758:	609a      	str	r2, [r3, #8]
 800175a:	60da      	str	r2, [r3, #12]
 800175c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800175e:	4bad      	ldr	r3, [pc, #692]	; (8001a14 <MX_GPIO_Init+0x2cc>)
 8001760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001762:	4aac      	ldr	r2, [pc, #688]	; (8001a14 <MX_GPIO_Init+0x2cc>)
 8001764:	f043 0310 	orr.w	r3, r3, #16
 8001768:	6313      	str	r3, [r2, #48]	; 0x30
 800176a:	4baa      	ldr	r3, [pc, #680]	; (8001a14 <MX_GPIO_Init+0x2cc>)
 800176c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800176e:	f003 0310 	and.w	r3, r3, #16
 8001772:	62bb      	str	r3, [r7, #40]	; 0x28
 8001774:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001776:	4ba7      	ldr	r3, [pc, #668]	; (8001a14 <MX_GPIO_Init+0x2cc>)
 8001778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800177a:	4aa6      	ldr	r2, [pc, #664]	; (8001a14 <MX_GPIO_Init+0x2cc>)
 800177c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001780:	6313      	str	r3, [r2, #48]	; 0x30
 8001782:	4ba4      	ldr	r3, [pc, #656]	; (8001a14 <MX_GPIO_Init+0x2cc>)
 8001784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001786:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800178a:	627b      	str	r3, [r7, #36]	; 0x24
 800178c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800178e:	4ba1      	ldr	r3, [pc, #644]	; (8001a14 <MX_GPIO_Init+0x2cc>)
 8001790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001792:	4aa0      	ldr	r2, [pc, #640]	; (8001a14 <MX_GPIO_Init+0x2cc>)
 8001794:	f043 0302 	orr.w	r3, r3, #2
 8001798:	6313      	str	r3, [r2, #48]	; 0x30
 800179a:	4b9e      	ldr	r3, [pc, #632]	; (8001a14 <MX_GPIO_Init+0x2cc>)
 800179c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800179e:	f003 0302 	and.w	r3, r3, #2
 80017a2:	623b      	str	r3, [r7, #32]
 80017a4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017a6:	4b9b      	ldr	r3, [pc, #620]	; (8001a14 <MX_GPIO_Init+0x2cc>)
 80017a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017aa:	4a9a      	ldr	r2, [pc, #616]	; (8001a14 <MX_GPIO_Init+0x2cc>)
 80017ac:	f043 0308 	orr.w	r3, r3, #8
 80017b0:	6313      	str	r3, [r2, #48]	; 0x30
 80017b2:	4b98      	ldr	r3, [pc, #608]	; (8001a14 <MX_GPIO_Init+0x2cc>)
 80017b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017b6:	f003 0308 	and.w	r3, r3, #8
 80017ba:	61fb      	str	r3, [r7, #28]
 80017bc:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017be:	4b95      	ldr	r3, [pc, #596]	; (8001a14 <MX_GPIO_Init+0x2cc>)
 80017c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017c2:	4a94      	ldr	r2, [pc, #592]	; (8001a14 <MX_GPIO_Init+0x2cc>)
 80017c4:	f043 0304 	orr.w	r3, r3, #4
 80017c8:	6313      	str	r3, [r2, #48]	; 0x30
 80017ca:	4b92      	ldr	r3, [pc, #584]	; (8001a14 <MX_GPIO_Init+0x2cc>)
 80017cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ce:	f003 0304 	and.w	r3, r3, #4
 80017d2:	61bb      	str	r3, [r7, #24]
 80017d4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017d6:	4b8f      	ldr	r3, [pc, #572]	; (8001a14 <MX_GPIO_Init+0x2cc>)
 80017d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017da:	4a8e      	ldr	r2, [pc, #568]	; (8001a14 <MX_GPIO_Init+0x2cc>)
 80017dc:	f043 0301 	orr.w	r3, r3, #1
 80017e0:	6313      	str	r3, [r2, #48]	; 0x30
 80017e2:	4b8c      	ldr	r3, [pc, #560]	; (8001a14 <MX_GPIO_Init+0x2cc>)
 80017e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e6:	f003 0301 	and.w	r3, r3, #1
 80017ea:	617b      	str	r3, [r7, #20]
 80017ec:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 80017ee:	4b89      	ldr	r3, [pc, #548]	; (8001a14 <MX_GPIO_Init+0x2cc>)
 80017f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f2:	4a88      	ldr	r2, [pc, #544]	; (8001a14 <MX_GPIO_Init+0x2cc>)
 80017f4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80017f8:	6313      	str	r3, [r2, #48]	; 0x30
 80017fa:	4b86      	ldr	r3, [pc, #536]	; (8001a14 <MX_GPIO_Init+0x2cc>)
 80017fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017fe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001802:	613b      	str	r3, [r7, #16]
 8001804:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8001806:	4b83      	ldr	r3, [pc, #524]	; (8001a14 <MX_GPIO_Init+0x2cc>)
 8001808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800180a:	4a82      	ldr	r2, [pc, #520]	; (8001a14 <MX_GPIO_Init+0x2cc>)
 800180c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001810:	6313      	str	r3, [r2, #48]	; 0x30
 8001812:	4b80      	ldr	r3, [pc, #512]	; (8001a14 <MX_GPIO_Init+0x2cc>)
 8001814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001816:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800181a:	60fb      	str	r3, [r7, #12]
 800181c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 800181e:	4b7d      	ldr	r3, [pc, #500]	; (8001a14 <MX_GPIO_Init+0x2cc>)
 8001820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001822:	4a7c      	ldr	r2, [pc, #496]	; (8001a14 <MX_GPIO_Init+0x2cc>)
 8001824:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001828:	6313      	str	r3, [r2, #48]	; 0x30
 800182a:	4b7a      	ldr	r3, [pc, #488]	; (8001a14 <MX_GPIO_Init+0x2cc>)
 800182c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800182e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001832:	60bb      	str	r3, [r7, #8]
 8001834:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001836:	4b77      	ldr	r3, [pc, #476]	; (8001a14 <MX_GPIO_Init+0x2cc>)
 8001838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800183a:	4a76      	ldr	r2, [pc, #472]	; (8001a14 <MX_GPIO_Init+0x2cc>)
 800183c:	f043 0320 	orr.w	r3, r3, #32
 8001840:	6313      	str	r3, [r2, #48]	; 0x30
 8001842:	4b74      	ldr	r3, [pc, #464]	; (8001a14 <MX_GPIO_Init+0x2cc>)
 8001844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001846:	f003 0320 	and.w	r3, r3, #32
 800184a:	607b      	str	r3, [r7, #4]
 800184c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800184e:	4b71      	ldr	r3, [pc, #452]	; (8001a14 <MX_GPIO_Init+0x2cc>)
 8001850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001852:	4a70      	ldr	r2, [pc, #448]	; (8001a14 <MX_GPIO_Init+0x2cc>)
 8001854:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001858:	6313      	str	r3, [r2, #48]	; 0x30
 800185a:	4b6e      	ldr	r3, [pc, #440]	; (8001a14 <MX_GPIO_Init+0x2cc>)
 800185c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800185e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001862:	603b      	str	r3, [r7, #0]
 8001864:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001866:	2201      	movs	r2, #1
 8001868:	2120      	movs	r1, #32
 800186a:	486b      	ldr	r0, [pc, #428]	; (8001a18 <MX_GPIO_Init+0x2d0>)
 800186c:	f003 fce0 	bl	8005230 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin|ARDUINO_D8_Pin|LCD_DISP_Pin, GPIO_PIN_RESET);
 8001870:	2200      	movs	r2, #0
 8001872:	f241 010c 	movw	r1, #4108	; 0x100c
 8001876:	4869      	ldr	r0, [pc, #420]	; (8001a1c <MX_GPIO_Init+0x2d4>)
 8001878:	f003 fcda 	bl	8005230 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_RESET);
 800187c:	2200      	movs	r2, #0
 800187e:	2108      	movs	r1, #8
 8001880:	4867      	ldr	r0, [pc, #412]	; (8001a20 <MX_GPIO_Init+0x2d8>)
 8001882:	f003 fcd5 	bl	8005230 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 8001886:	2200      	movs	r2, #0
 8001888:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800188c:	4865      	ldr	r0, [pc, #404]	; (8001a24 <MX_GPIO_Init+0x2dc>)
 800188e:	f003 fccf 	bl	8005230 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 8001892:	2200      	movs	r2, #0
 8001894:	21c8      	movs	r1, #200	; 0xc8
 8001896:	4864      	ldr	r0, [pc, #400]	; (8001a28 <MX_GPIO_Init+0x2e0>)
 8001898:	f003 fcca 	bl	8005230 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LCD_B0_Pin */
  GPIO_InitStruct.Pin = LCD_B0_Pin;
 800189c:	2310      	movs	r3, #16
 800189e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018a0:	2302      	movs	r3, #2
 80018a2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a4:	2300      	movs	r3, #0
 80018a6:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018a8:	2300      	movs	r3, #0
 80018aa:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80018ac:	230e      	movs	r3, #14
 80018ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 80018b0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80018b4:	4619      	mov	r1, r3
 80018b6:	485d      	ldr	r0, [pc, #372]	; (8001a2c <MX_GPIO_Init+0x2e4>)
 80018b8:	f003 fb0e 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 80018bc:	2308      	movs	r3, #8
 80018be:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018c0:	2300      	movs	r3, #0
 80018c2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c4:	2300      	movs	r3, #0
 80018c6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80018c8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80018cc:	4619      	mov	r1, r3
 80018ce:	4857      	ldr	r0, [pc, #348]	; (8001a2c <MX_GPIO_Init+0x2e4>)
 80018d0:	f003 fb02 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pin : QSPI_D2_Pin */
  GPIO_InitStruct.Pin = QSPI_D2_Pin;
 80018d4:	2304      	movs	r3, #4
 80018d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018d8:	2302      	movs	r3, #2
 80018da:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018dc:	2300      	movs	r3, #0
 80018de:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018e0:	2303      	movs	r3, #3
 80018e2:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80018e4:	2309      	movs	r3, #9
 80018e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 80018e8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80018ec:	4619      	mov	r1, r3
 80018ee:	484f      	ldr	r0, [pc, #316]	; (8001a2c <MX_GPIO_Init+0x2e4>)
 80018f0:	f003 faf2 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TXD1_Pin RMII_TXD0_Pin RMII_TX_EN_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 80018f4:	f44f 43d0 	mov.w	r3, #26624	; 0x6800
 80018f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018fa:	2302      	movs	r3, #2
 80018fc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fe:	2300      	movs	r3, #0
 8001900:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001902:	2303      	movs	r3, #3
 8001904:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001906:	230b      	movs	r3, #11
 8001908:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800190a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800190e:	4619      	mov	r1, r3
 8001910:	4845      	ldr	r0, [pc, #276]	; (8001a28 <MX_GPIO_Init+0x2e0>)
 8001912:	f003 fae1 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_NBL1_Pin FMC_NBL0_Pin FMC_D5_Pin FMC_D6_Pin
                           FMC_D8_Pin FMC_D11_Pin FMC_D4_Pin FMC_D7_Pin
                           FMC_D9_Pin FMC_D12_Pin FMC_D10_Pin */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 8001916:	f64f 7383 	movw	r3, #65411	; 0xff83
 800191a:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800191c:	2302      	movs	r3, #2
 800191e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001920:	2300      	movs	r3, #0
 8001922:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001924:	2303      	movs	r3, #3
 8001926:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001928:	230c      	movs	r3, #12
 800192a:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800192c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001930:	4619      	mov	r1, r3
 8001932:	483e      	ldr	r0, [pc, #248]	; (8001a2c <MX_GPIO_Init+0x2e4>)
 8001934:	f003 fad0 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_SCL_D15_Pin ARDUINO_SDA_D14_Pin */
  GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 8001938:	f44f 7340 	mov.w	r3, #768	; 0x300
 800193c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800193e:	2312      	movs	r3, #18
 8001940:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001942:	2300      	movs	r3, #0
 8001944:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001946:	2300      	movs	r3, #0
 8001948:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800194a:	2304      	movs	r3, #4
 800194c:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800194e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001952:	4619      	mov	r1, r3
 8001954:	4836      	ldr	r0, [pc, #216]	; (8001a30 <MX_GPIO_Init+0x2e8>)
 8001956:	f003 fabf 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D3_Pin
                           ULPI_D2_Pin ULPI_D1_Pin ULPI_D4_Pin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 800195a:	f643 4323 	movw	r3, #15395	; 0x3c23
 800195e:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001960:	2302      	movs	r3, #2
 8001962:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001964:	2300      	movs	r3, #0
 8001966:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001968:	2303      	movs	r3, #3
 800196a:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 800196c:	230a      	movs	r3, #10
 800196e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001970:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001974:	4619      	mov	r1, r3
 8001976:	482e      	ldr	r0, [pc, #184]	; (8001a30 <MX_GPIO_Init+0x2e8>)
 8001978:	f003 faae 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_PWM_D3_Pin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
 800197c:	2310      	movs	r3, #16
 800197e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001980:	2302      	movs	r3, #2
 8001982:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001984:	2300      	movs	r3, #0
 8001986:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001988:	2300      	movs	r3, #0
 800198a:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800198c:	2302      	movs	r3, #2
 800198e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 8001990:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001994:	4619      	mov	r1, r3
 8001996:	4826      	ldr	r0, [pc, #152]	; (8001a30 <MX_GPIO_Init+0x2e8>)
 8001998:	f003 fa9e 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPDIF_RX0_Pin */
  GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 800199c:	2380      	movs	r3, #128	; 0x80
 800199e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019a0:	2302      	movs	r3, #2
 80019a2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a4:	2300      	movs	r3, #0
 80019a6:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019a8:	2300      	movs	r3, #0
 80019aa:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 80019ac:	2308      	movs	r3, #8
 80019ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 80019b0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80019b4:	4619      	mov	r1, r3
 80019b6:	4818      	ldr	r0, [pc, #96]	; (8001a18 <MX_GPIO_Init+0x2d0>)
 80019b8:	f003 fa8e 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SDMMC_CK_Pin SDMMC_D3_Pin SDMMC_D2_Pin PC9
                           PC8 */
  GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 80019bc:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 80019c0:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019c2:	2302      	movs	r3, #2
 80019c4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c6:	2300      	movs	r3, #0
 80019c8:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019ca:	2303      	movs	r3, #3
 80019cc:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80019ce:	230c      	movs	r3, #12
 80019d0:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019d2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80019d6:	4619      	mov	r1, r3
 80019d8:	4816      	ldr	r0, [pc, #88]	; (8001a34 <MX_GPIO_Init+0x2ec>)
 80019da:	f003 fa7d 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMI_D6_Pin DCMI_D7_Pin */
  GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 80019de:	2360      	movs	r3, #96	; 0x60
 80019e0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019e2:	2302      	movs	r3, #2
 80019e4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e6:	2300      	movs	r3, #0
 80019e8:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ea:	2300      	movs	r3, #0
 80019ec:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80019ee:	230d      	movs	r3, #13
 80019f0:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80019f2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80019f6:	4619      	mov	r1, r3
 80019f8:	480c      	ldr	r0, [pc, #48]	; (8001a2c <MX_GPIO_Init+0x2e4>)
 80019fa:	f003 fa6d 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pin : QSPI_NCS_Pin */
  GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 80019fe:	2340      	movs	r3, #64	; 0x40
 8001a00:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a02:	2302      	movs	r3, #2
 8001a04:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a06:	2300      	movs	r3, #0
 8001a08:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a0a:	2303      	movs	r3, #3
 8001a0c:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001a0e:	230a      	movs	r3, #10
 8001a10:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001a12:	e011      	b.n	8001a38 <MX_GPIO_Init+0x2f0>
 8001a14:	40023800 	.word	0x40023800
 8001a18:	40020c00 	.word	0x40020c00
 8001a1c:	40022000 	.word	0x40022000
 8001a20:	40022800 	.word	0x40022800
 8001a24:	40021c00 	.word	0x40021c00
 8001a28:	40021800 	.word	0x40021800
 8001a2c:	40021000 	.word	0x40021000
 8001a30:	40020400 	.word	0x40020400
 8001a34:	40020800 	.word	0x40020800
  HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 8001a38:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	48bd      	ldr	r0, [pc, #756]	; (8001d34 <MX_GPIO_Init+0x5ec>)
 8001a40:	f003 fa4a 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_SDNCAS_Pin FMC_SDCLK_Pin FMC_A11_Pin FMC_A10_Pin
                           FMC_BA1_Pin FMC_BA0_Pin */
  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 8001a44:	f248 1333 	movw	r3, #33075	; 0x8133
 8001a48:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a4a:	2302      	movs	r3, #2
 8001a4c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a52:	2303      	movs	r3, #3
 8001a54:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001a56:	230c      	movs	r3, #12
 8001a58:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001a5a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a5e:	4619      	mov	r1, r3
 8001a60:	48b5      	ldr	r0, [pc, #724]	; (8001d38 <MX_GPIO_Init+0x5f0>)
 8001a62:	f003 fa39 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_B1_Pin LCD_B2_Pin LCD_B3_Pin LCD_G4_Pin
                           LCD_G1_Pin LCD_G3_Pin LCD_G0_Pin LCD_G2_Pin
                           LCD_R7_Pin LCD_R5_Pin LCD_R6_Pin LCD_R4_Pin
                           LCD_R3_Pin LCD_R1_Pin LCD_R2_Pin */
  GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 8001a66:	f64e 73ff 	movw	r3, #61439	; 0xefff
 8001a6a:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a6c:	2302      	movs	r3, #2
 8001a6e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a70:	2300      	movs	r3, #0
 8001a72:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a74:	2300      	movs	r3, #0
 8001a76:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001a78:	230e      	movs	r3, #14
 8001a7a:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8001a7c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a80:	4619      	mov	r1, r3
 8001a82:	48ae      	ldr	r0, [pc, #696]	; (8001d3c <MX_GPIO_Init+0x5f4>)
 8001a84:	f003 fa28 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 8001a88:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a8c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a92:	2300      	movs	r3, #0
 8001a94:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001a96:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a9a:	4619      	mov	r1, r3
 8001a9c:	48a7      	ldr	r0, [pc, #668]	; (8001d3c <MX_GPIO_Init+0x5f4>)
 8001a9e:	f003 fa1b 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_INT_Pin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 8001aa2:	2340      	movs	r3, #64	; 0x40
 8001aa4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001aa6:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001aaa:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aac:	2300      	movs	r3, #0
 8001aae:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 8001ab0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	48a2      	ldr	r0, [pc, #648]	; (8001d40 <MX_GPIO_Init+0x5f8>)
 8001ab8:	f003 fa0e 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_D2_Pin FMC_D3_Pin FMC_D1_Pin FMC_D15_Pin
                           FMC_D0_Pin FMC_D14_Pin FMC_D13_Pin */
  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 8001abc:	f24c 7303 	movw	r3, #50947	; 0xc703
 8001ac0:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ac2:	2302      	movs	r3, #2
 8001ac4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aca:	2303      	movs	r3, #3
 8001acc:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001ace:	230c      	movs	r3, #12
 8001ad0:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ad2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ad6:	4619      	mov	r1, r3
 8001ad8:	4899      	ldr	r0, [pc, #612]	; (8001d40 <MX_GPIO_Init+0x5f8>)
 8001ada:	f003 f9fd 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_P_Pin OTG_FS_N_Pin OTG_FS_ID_Pin */
  GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin|OTG_FS_ID_Pin;
 8001ade:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001ae2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ae4:	2302      	movs	r3, #2
 8001ae6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aec:	2303      	movs	r3, #3
 8001aee:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001af0:	230a      	movs	r3, #10
 8001af2:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001af4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001af8:	4619      	mov	r1, r3
 8001afa:	4892      	ldr	r0, [pc, #584]	; (8001d44 <MX_GPIO_Init+0x5fc>)
 8001afc:	f003 f9ec 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_DE_Pin LCD_B7_Pin LCD_B6_Pin LCD_B5_Pin
                           LCD_G6_Pin LCD_G7_Pin LCD_G5_Pin */
  GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 8001b00:	23f7      	movs	r3, #247	; 0xf7
 8001b02:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b04:	2302      	movs	r3, #2
 8001b06:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001b10:	230e      	movs	r3, #14
 8001b12:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8001b14:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b18:	4619      	mov	r1, r3
 8001b1a:	488b      	ldr	r0, [pc, #556]	; (8001d48 <MX_GPIO_Init+0x600>)
 8001b1c:	f003 f9dc 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_B4_Pin */
  GPIO_InitStruct.Pin = LCD_B4_Pin;
 8001b20:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b24:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b26:	2302      	movs	r3, #2
 8001b28:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001b32:	2309      	movs	r3, #9
 8001b34:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 8001b36:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	487e      	ldr	r0, [pc, #504]	; (8001d38 <MX_GPIO_Init+0x5f0>)
 8001b3e:	f003 f9cb 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001b42:	2320      	movs	r3, #32
 8001b44:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b46:	2301      	movs	r3, #1
 8001b48:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001b52:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b56:	4619      	mov	r1, r3
 8001b58:	4879      	ldr	r0, [pc, #484]	; (8001d40 <MX_GPIO_Init+0x5f8>)
 8001b5a:	f003 f9bd 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_D5_Pin */
  GPIO_InitStruct.Pin = DCMI_D5_Pin;
 8001b5e:	2308      	movs	r3, #8
 8001b60:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b62:	2302      	movs	r3, #2
 8001b64:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b66:	2300      	movs	r3, #0
 8001b68:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001b6e:	230d      	movs	r3, #13
 8001b70:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 8001b72:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b76:	4619      	mov	r1, r3
 8001b78:	4871      	ldr	r0, [pc, #452]	; (8001d40 <MX_GPIO_Init+0x5f8>)
 8001b7a:	f003 f9ad 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D7_Pin ARDUINO_D8_Pin LCD_DISP_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D7_Pin|ARDUINO_D8_Pin|LCD_DISP_Pin;
 8001b7e:	f241 030c 	movw	r3, #4108	; 0x100c
 8001b82:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b84:	2301      	movs	r3, #1
 8001b86:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001b90:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b94:	4619      	mov	r1, r3
 8001b96:	486d      	ldr	r0, [pc, #436]	; (8001d4c <MX_GPIO_Init+0x604>)
 8001b98:	f003 f99e 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 8001b9c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001ba0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 8001baa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001bae:	4619      	mov	r1, r3
 8001bb0:	4867      	ldr	r0, [pc, #412]	; (8001d50 <MX_GPIO_Init+0x608>)
 8001bb2:	f003 f991 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_A0_Pin FMC_A1_Pin FMC_A2_Pin FMC_A3_Pin
                           FMC_A4_Pin FMC_A5_Pin FMC_A6_Pin FMC_A9_Pin
                           FMC_A7_Pin FMC_A8_Pin FMC_SDNRAS_Pin */
  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 8001bb6:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8001bba:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bbc:	2302      	movs	r3, #2
 8001bbe:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bc4:	2303      	movs	r3, #3
 8001bc6:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001bc8:	230c      	movs	r3, #12
 8001bca:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001bcc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	4860      	ldr	r0, [pc, #384]	; (8001d54 <MX_GPIO_Init+0x60c>)
 8001bd4:	f003 f980 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_HSYNC_Pin LCD_VSYNC_Pin LCD_R0_Pin LCD_CLK_Pin */
  GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 8001bd8:	f44f 4346 	mov.w	r3, #50688	; 0xc600
 8001bdc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bde:	2302      	movs	r3, #2
 8001be0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be2:	2300      	movs	r3, #0
 8001be4:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001be6:	2300      	movs	r3, #0
 8001be8:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001bea:	230e      	movs	r3, #14
 8001bec:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001bee:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001bf2:	4619      	mov	r1, r3
 8001bf4:	4855      	ldr	r0, [pc, #340]	; (8001d4c <MX_GPIO_Init+0x604>)
 8001bf6:	f003 f96f 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 8001bfa:	2308      	movs	r3, #8
 8001bfc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bfe:	2301      	movs	r3, #1
 8001c00:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c02:	2300      	movs	r3, #0
 8001c04:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c06:	2300      	movs	r3, #0
 8001c08:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 8001c0a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001c0e:	4619      	mov	r1, r3
 8001c10:	484d      	ldr	r0, [pc, #308]	; (8001d48 <MX_GPIO_Init+0x600>)
 8001c12:	f003 f961 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_VSYNC_Pin */
  GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 8001c16:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c1c:	2302      	movs	r3, #2
 8001c1e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c20:	2300      	movs	r3, #0
 8001c22:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c24:	2300      	movs	r3, #0
 8001c26:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001c28:	230d      	movs	r3, #13
 8001c2a:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 8001c2c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001c30:	4619      	mov	r1, r3
 8001c32:	4841      	ldr	r0, [pc, #260]	; (8001d38 <MX_GPIO_Init+0x5f0>)
 8001c34:	f003 f950 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001c38:	2310      	movs	r3, #16
 8001c3a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c40:	2300      	movs	r3, #0
 8001c42:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001c44:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001c48:	4619      	mov	r1, r3
 8001c4a:	483d      	ldr	r0, [pc, #244]	; (8001d40 <MX_GPIO_Init+0x5f8>)
 8001c4c:	f003 f944 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SDMMC_D0_Pin */
  GPIO_InitStruct.Pin = SDMMC_D0_Pin;
 8001c50:	2304      	movs	r3, #4
 8001c52:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c54:	2302      	movs	r3, #2
 8001c56:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c5c:	2303      	movs	r3, #3
 8001c5e:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001c60:	230c      	movs	r3, #12
 8001c62:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SDMMC_D0_GPIO_Port, &GPIO_InitStruct);
 8001c64:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001c68:	4619      	mov	r1, r3
 8001c6a:	4835      	ldr	r0, [pc, #212]	; (8001d40 <MX_GPIO_Init+0x5f8>)
 8001c6c:	f003 f934 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : TP3_Pin NC2_Pin */
  GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 8001c70:	f248 0304 	movw	r3, #32772	; 0x8004
 8001c74:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c76:	2300      	movs	r3, #0
 8001c78:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001c7e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001c82:	4619      	mov	r1, r3
 8001c84:	4834      	ldr	r0, [pc, #208]	; (8001d58 <MX_GPIO_Init+0x610>)
 8001c86:	f003 f927 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_SCK_D13_Pin */
  GPIO_InitStruct.Pin = ARDUINO_SCK_D13_Pin;
 8001c8a:	2302      	movs	r3, #2
 8001c8c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c8e:	2302      	movs	r3, #2
 8001c90:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c92:	2300      	movs	r3, #0
 8001c94:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c96:	2300      	movs	r3, #0
 8001c98:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001c9a:	2305      	movs	r3, #5
 8001c9c:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_SCK_D13_GPIO_Port, &GPIO_InitStruct);
 8001c9e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ca2:	4619      	mov	r1, r3
 8001ca4:	4829      	ldr	r0, [pc, #164]	; (8001d4c <MX_GPIO_Init+0x604>)
 8001ca6:	f003 f917 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_PWR_EN_Pin */
  GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 8001caa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001cae:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8001cbc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001cc0:	4619      	mov	r1, r3
 8001cc2:	4825      	ldr	r0, [pc, #148]	; (8001d58 <MX_GPIO_Init+0x610>)
 8001cc4:	f003 f908 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMI_D4_Pin DCMI_D3_Pin DCMI_D0_Pin DCMI_D2_Pin
                           DCMI_D1_Pin */
  GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 8001cc8:	f44f 43bc 	mov.w	r3, #24064	; 0x5e00
 8001ccc:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |DCMI_D1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cce:	2302      	movs	r3, #2
 8001cd0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001cda:	230d      	movs	r3, #13
 8001cdc:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001cde:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ce2:	4619      	mov	r1, r3
 8001ce4:	481c      	ldr	r0, [pc, #112]	; (8001d58 <MX_GPIO_Init+0x610>)
 8001ce6:	f003 f8f7 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_PWM_CS_D5_Pin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_CS_D5_Pin;
 8001cea:	2301      	movs	r3, #1
 8001cec:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cee:	2302      	movs	r3, #2
 8001cf0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001cfa:	2302      	movs	r3, #2
 8001cfc:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 8001cfe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001d02:	4619      	mov	r1, r3
 8001d04:	4811      	ldr	r0, [pc, #68]	; (8001d4c <MX_GPIO_Init+0x604>)
 8001d06:	f003 f8e7 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_PWM_D10_Pin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D10_Pin;
 8001d0a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d0e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d10:	2302      	movs	r3, #2
 8001d12:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d14:	2300      	movs	r3, #0
 8001d16:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 8001d20:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001d24:	4619      	mov	r1, r3
 8001d26:	4807      	ldr	r0, [pc, #28]	; (8001d44 <MX_GPIO_Init+0x5fc>)
 8001d28:	f003 f8d6 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 8001d2c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d30:	e014      	b.n	8001d5c <MX_GPIO_Init+0x614>
 8001d32:	bf00      	nop
 8001d34:	40020400 	.word	0x40020400
 8001d38:	40021800 	.word	0x40021800
 8001d3c:	40022400 	.word	0x40022400
 8001d40:	40020c00 	.word	0x40020c00
 8001d44:	40020000 	.word	0x40020000
 8001d48:	40022800 	.word	0x40022800
 8001d4c:	40022000 	.word	0x40022000
 8001d50:	40020800 	.word	0x40020800
 8001d54:	40021400 	.word	0x40021400
 8001d58:	40021c00 	.word	0x40021c00
 8001d5c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001d5e:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001d62:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d64:	2300      	movs	r3, #0
 8001d66:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 8001d68:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001d6c:	4619      	mov	r1, r3
 8001d6e:	488e      	ldr	r0, [pc, #568]	; (8001fa8 <MX_GPIO_Init+0x860>)
 8001d70:	f003 f8b2 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_RX_D0_Pin ARDUINO_TX_D1_Pin */
  GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 8001d74:	23c0      	movs	r3, #192	; 0xc0
 8001d76:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d78:	2302      	movs	r3, #2
 8001d7a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d80:	2303      	movs	r3, #3
 8001d82:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001d84:	2308      	movs	r3, #8
 8001d86:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d88:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001d8c:	4619      	mov	r1, r3
 8001d8e:	4887      	ldr	r0, [pc, #540]	; (8001fac <MX_GPIO_Init+0x864>)
 8001d90:	f003 f8a2 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_NXT_Pin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8001d94:	2310      	movs	r3, #16
 8001d96:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d98:	2302      	movs	r3, #2
 8001d9a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001da0:	2303      	movs	r3, #3
 8001da2:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001da4:	230a      	movs	r3, #10
 8001da6:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8001da8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001dac:	4619      	mov	r1, r3
 8001dae:	4880      	ldr	r0, [pc, #512]	; (8001fb0 <MX_GPIO_Init+0x868>)
 8001db0:	f003 f892 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_SDNME_Pin FMC_SDNE0_Pin */
  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 8001db4:	2328      	movs	r3, #40	; 0x28
 8001db6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001db8:	2302      	movs	r3, #2
 8001dba:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dc0:	2303      	movs	r3, #3
 8001dc2:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001dc4:	230c      	movs	r3, #12
 8001dc6:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001dc8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001dcc:	4619      	mov	r1, r3
 8001dce:	4878      	ldr	r0, [pc, #480]	; (8001fb0 <MX_GPIO_Init+0x868>)
 8001dd0:	f003 f882 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D4_Pin ARDUINO_D2_Pin EXT_RST_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 8001dd4:	23c8      	movs	r3, #200	; 0xc8
 8001dd6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dd8:	2301      	movs	r3, #1
 8001dda:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001de0:	2300      	movs	r3, #0
 8001de2:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001de4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001de8:	4619      	mov	r1, r3
 8001dea:	4872      	ldr	r0, [pc, #456]	; (8001fb4 <MX_GPIO_Init+0x86c>)
 8001dec:	f003 f874 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_A4_Pin ARDUINO_A5_Pin ARDUINO_A1_Pin ARDUINO_A2_Pin
                           ARDUINO_A3_Pin */
  GPIO_InitStruct.Pin = ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin
 8001df0:	f44f 63f8 	mov.w	r3, #1984	; 0x7c0
 8001df4:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |ARDUINO_A3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001df6:	2303      	movs	r3, #3
 8001df8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001dfe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e02:	4619      	mov	r1, r3
 8001e04:	486c      	ldr	r0, [pc, #432]	; (8001fb8 <MX_GPIO_Init+0x870>)
 8001e06:	f003 f867 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pin : FMC_SDCKE0_Pin */
  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 8001e0a:	2308      	movs	r3, #8
 8001e0c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e0e:	2302      	movs	r3, #2
 8001e10:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e12:	2300      	movs	r3, #0
 8001e14:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e16:	2303      	movs	r3, #3
 8001e18:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001e1a:	230c      	movs	r3, #12
 8001e1c:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 8001e1e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e22:	4619      	mov	r1, r3
 8001e24:	4861      	ldr	r0, [pc, #388]	; (8001fac <MX_GPIO_Init+0x864>)
 8001e26:	f003 f857 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 8001e2a:	2305      	movs	r3, #5
 8001e2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e2e:	2302      	movs	r3, #2
 8001e30:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e32:	2300      	movs	r3, #0
 8001e34:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e36:	2303      	movs	r3, #3
 8001e38:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001e3a:	230a      	movs	r3, #10
 8001e3c:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e3e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e42:	4619      	mov	r1, r3
 8001e44:	4859      	ldr	r0, [pc, #356]	; (8001fac <MX_GPIO_Init+0x864>)
 8001e46:	f003 f847 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001e4a:	2332      	movs	r3, #50	; 0x32
 8001e4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e4e:	2302      	movs	r3, #2
 8001e50:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e52:	2300      	movs	r3, #0
 8001e54:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e56:	2303      	movs	r3, #3
 8001e58:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001e5a:	230b      	movs	r3, #11
 8001e5c:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e5e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e62:	4619      	mov	r1, r3
 8001e64:	4851      	ldr	r0, [pc, #324]	; (8001fac <MX_GPIO_Init+0x864>)
 8001e66:	f003 f837 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001e6a:	2304      	movs	r3, #4
 8001e6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e6e:	2302      	movs	r3, #2
 8001e70:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e72:	2300      	movs	r3, #0
 8001e74:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e76:	2303      	movs	r3, #3
 8001e78:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001e7a:	2309      	movs	r3, #9
 8001e7c:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e7e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e82:	4619      	mov	r1, r3
 8001e84:	484d      	ldr	r0, [pc, #308]	; (8001fbc <MX_GPIO_Init+0x874>)
 8001e86:	f003 f827 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : QSPI_D1_Pin QSPI_D3_Pin QSPI_D0_Pin */
  GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 8001e8a:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001e8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e90:	2302      	movs	r3, #2
 8001e92:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e94:	2300      	movs	r3, #0
 8001e96:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e98:	2303      	movs	r3, #3
 8001e9a:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001e9c:	2309      	movs	r3, #9
 8001e9e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ea0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ea4:	4619      	mov	r1, r3
 8001ea6:	4846      	ldr	r0, [pc, #280]	; (8001fc0 <MX_GPIO_Init+0x878>)
 8001ea8:	f003 f816 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_RXER_Pin */
  GPIO_InitStruct.Pin = RMII_RXER_Pin;
 8001eac:	2304      	movs	r3, #4
 8001eae:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 8001eb8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ebc:	4619      	mov	r1, r3
 8001ebe:	483d      	ldr	r0, [pc, #244]	; (8001fb4 <MX_GPIO_Init+0x86c>)
 8001ec0:	f003 f80a 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001ec4:	2386      	movs	r3, #134	; 0x86
 8001ec6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ec8:	2302      	movs	r3, #2
 8001eca:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ed0:	2303      	movs	r3, #3
 8001ed2:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001ed4:	230b      	movs	r3, #11
 8001ed6:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ed8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001edc:	4619      	mov	r1, r3
 8001ede:	4839      	ldr	r0, [pc, #228]	; (8001fc4 <MX_GPIO_Init+0x87c>)
 8001ee0:	f002 fffa 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_A0_Pin */
  GPIO_InitStruct.Pin = ARDUINO_A0_Pin;
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ee8:	2303      	movs	r3, #3
 8001eea:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eec:	2300      	movs	r3, #0
 8001eee:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 8001ef0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ef4:	4619      	mov	r1, r3
 8001ef6:	4833      	ldr	r0, [pc, #204]	; (8001fc4 <MX_GPIO_Init+0x87c>)
 8001ef8:	f002 ffee 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMI_HSYNC_Pin PA6 */
  GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 8001efc:	2350      	movs	r3, #80	; 0x50
 8001efe:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f00:	2302      	movs	r3, #2
 8001f02:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f04:	2300      	movs	r3, #0
 8001f06:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001f0c:	230d      	movs	r3, #13
 8001f0e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f10:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f14:	4619      	mov	r1, r3
 8001f16:	482b      	ldr	r0, [pc, #172]	; (8001fc4 <MX_GPIO_Init+0x87c>)
 8001f18:	f002 ffde 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_SCL_Pin LCD_SDA_Pin */
  GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 8001f1c:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001f20:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f22:	2312      	movs	r3, #18
 8001f24:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f26:	2300      	movs	r3, #0
 8001f28:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f2a:	2303      	movs	r3, #3
 8001f2c:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001f2e:	2304      	movs	r3, #4
 8001f30:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001f32:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f36:	4619      	mov	r1, r3
 8001f38:	481d      	ldr	r0, [pc, #116]	; (8001fb0 <MX_GPIO_Init+0x868>)
 8001f3a:	f002 ffcd 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 8001f3e:	2328      	movs	r3, #40	; 0x28
 8001f40:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f42:	2302      	movs	r3, #2
 8001f44:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f46:	2300      	movs	r3, #0
 8001f48:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f4a:	2303      	movs	r3, #3
 8001f4c:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001f4e:	230a      	movs	r3, #10
 8001f50:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f52:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f56:	4619      	mov	r1, r3
 8001f58:	481a      	ldr	r0, [pc, #104]	; (8001fc4 <MX_GPIO_Init+0x87c>)
 8001f5a:	f002 ffbd 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_PWM_D6_Pin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 8001f5e:	2340      	movs	r3, #64	; 0x40
 8001f60:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f62:	2302      	movs	r3, #2
 8001f64:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f66:	2300      	movs	r3, #0
 8001f68:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8001f6e:	2309      	movs	r3, #9
 8001f70:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 8001f72:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f76:	4619      	mov	r1, r3
 8001f78:	480d      	ldr	r0, [pc, #52]	; (8001fb0 <MX_GPIO_Init+0x868>)
 8001f7a:	f002 ffad 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_MISO_D12_Pin ARDUINO_MOSI_PWM_D11_Pin */
  GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 8001f7e:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001f82:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f84:	2302      	movs	r3, #2
 8001f86:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001f90:	2305      	movs	r3, #5
 8001f92:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f94:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f98:	4619      	mov	r1, r3
 8001f9a:	4808      	ldr	r0, [pc, #32]	; (8001fbc <MX_GPIO_Init+0x874>)
 8001f9c:	f002 ff9c 	bl	8004ed8 <HAL_GPIO_Init>

}
 8001fa0:	bf00      	nop
 8001fa2:	3740      	adds	r7, #64	; 0x40
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	40022000 	.word	0x40022000
 8001fac:	40020800 	.word	0x40020800
 8001fb0:	40021c00 	.word	0x40021c00
 8001fb4:	40021800 	.word	0x40021800
 8001fb8:	40021400 	.word	0x40021400
 8001fbc:	40020400 	.word	0x40020400
 8001fc0:	40020c00 	.word	0x40020c00
 8001fc4:	40020000 	.word	0x40020000

08001fc8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001fcc:	b672      	cpsid	i
}
 8001fce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001fd0:	e7fe      	b.n	8001fd0 <Error_Handler+0x8>
	...

08001fd4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b083      	sub	sp, #12
 8001fd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001fda:	4b0f      	ldr	r3, [pc, #60]	; (8002018 <HAL_MspInit+0x44>)
 8001fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fde:	4a0e      	ldr	r2, [pc, #56]	; (8002018 <HAL_MspInit+0x44>)
 8001fe0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fe4:	6413      	str	r3, [r2, #64]	; 0x40
 8001fe6:	4b0c      	ldr	r3, [pc, #48]	; (8002018 <HAL_MspInit+0x44>)
 8001fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fee:	607b      	str	r3, [r7, #4]
 8001ff0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ff2:	4b09      	ldr	r3, [pc, #36]	; (8002018 <HAL_MspInit+0x44>)
 8001ff4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ff6:	4a08      	ldr	r2, [pc, #32]	; (8002018 <HAL_MspInit+0x44>)
 8001ff8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ffc:	6453      	str	r3, [r2, #68]	; 0x44
 8001ffe:	4b06      	ldr	r3, [pc, #24]	; (8002018 <HAL_MspInit+0x44>)
 8002000:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002002:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002006:	603b      	str	r3, [r7, #0]
 8002008:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800200a:	bf00      	nop
 800200c:	370c      	adds	r7, #12
 800200e:	46bd      	mov	sp, r7
 8002010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002014:	4770      	bx	lr
 8002016:	bf00      	nop
 8002018:	40023800 	.word	0x40023800

0800201c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b0ac      	sub	sp, #176	; 0xb0
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002024:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002028:	2200      	movs	r2, #0
 800202a:	601a      	str	r2, [r3, #0]
 800202c:	605a      	str	r2, [r3, #4]
 800202e:	609a      	str	r2, [r3, #8]
 8002030:	60da      	str	r2, [r3, #12]
 8002032:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002034:	f107 0318 	add.w	r3, r7, #24
 8002038:	2284      	movs	r2, #132	; 0x84
 800203a:	2100      	movs	r1, #0
 800203c:	4618      	mov	r0, r3
 800203e:	f007 fb5b 	bl	80096f8 <memset>
  if(huart->Instance==USART1)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	4a32      	ldr	r2, [pc, #200]	; (8002110 <HAL_UART_MspInit+0xf4>)
 8002048:	4293      	cmp	r3, r2
 800204a:	d15c      	bne.n	8002106 <HAL_UART_MspInit+0xea>
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800204c:	2340      	movs	r3, #64	; 0x40
 800204e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002050:	2300      	movs	r3, #0
 8002052:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002054:	f107 0318 	add.w	r3, r7, #24
 8002058:	4618      	mov	r0, r3
 800205a:	f004 fb33 	bl	80066c4 <HAL_RCCEx_PeriphCLKConfig>
 800205e:	4603      	mov	r3, r0
 8002060:	2b00      	cmp	r3, #0
 8002062:	d001      	beq.n	8002068 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002064:	f7ff ffb0 	bl	8001fc8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002068:	4b2a      	ldr	r3, [pc, #168]	; (8002114 <HAL_UART_MspInit+0xf8>)
 800206a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800206c:	4a29      	ldr	r2, [pc, #164]	; (8002114 <HAL_UART_MspInit+0xf8>)
 800206e:	f043 0310 	orr.w	r3, r3, #16
 8002072:	6453      	str	r3, [r2, #68]	; 0x44
 8002074:	4b27      	ldr	r3, [pc, #156]	; (8002114 <HAL_UART_MspInit+0xf8>)
 8002076:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002078:	f003 0310 	and.w	r3, r3, #16
 800207c:	617b      	str	r3, [r7, #20]
 800207e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002080:	4b24      	ldr	r3, [pc, #144]	; (8002114 <HAL_UART_MspInit+0xf8>)
 8002082:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002084:	4a23      	ldr	r2, [pc, #140]	; (8002114 <HAL_UART_MspInit+0xf8>)
 8002086:	f043 0302 	orr.w	r3, r3, #2
 800208a:	6313      	str	r3, [r2, #48]	; 0x30
 800208c:	4b21      	ldr	r3, [pc, #132]	; (8002114 <HAL_UART_MspInit+0xf8>)
 800208e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002090:	f003 0302 	and.w	r3, r3, #2
 8002094:	613b      	str	r3, [r7, #16]
 8002096:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002098:	4b1e      	ldr	r3, [pc, #120]	; (8002114 <HAL_UART_MspInit+0xf8>)
 800209a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800209c:	4a1d      	ldr	r2, [pc, #116]	; (8002114 <HAL_UART_MspInit+0xf8>)
 800209e:	f043 0301 	orr.w	r3, r3, #1
 80020a2:	6313      	str	r3, [r2, #48]	; 0x30
 80020a4:	4b1b      	ldr	r3, [pc, #108]	; (8002114 <HAL_UART_MspInit+0xf8>)
 80020a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020a8:	f003 0301 	and.w	r3, r3, #1
 80020ac:	60fb      	str	r3, [r7, #12]
 80020ae:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 80020b0:	2380      	movs	r3, #128	; 0x80
 80020b2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020b6:	2302      	movs	r3, #2
 80020b8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020bc:	2300      	movs	r3, #0
 80020be:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020c2:	2300      	movs	r3, #0
 80020c4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80020c8:	2307      	movs	r3, #7
 80020ca:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 80020ce:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80020d2:	4619      	mov	r1, r3
 80020d4:	4810      	ldr	r0, [pc, #64]	; (8002118 <HAL_UART_MspInit+0xfc>)
 80020d6:	f002 feff 	bl	8004ed8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_TX_Pin;
 80020da:	f44f 7300 	mov.w	r3, #512	; 0x200
 80020de:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020e2:	2302      	movs	r3, #2
 80020e4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e8:	2300      	movs	r3, #0
 80020ea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020ee:	2300      	movs	r3, #0
 80020f0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80020f4:	2307      	movs	r3, #7
 80020f6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 80020fa:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80020fe:	4619      	mov	r1, r3
 8002100:	4806      	ldr	r0, [pc, #24]	; (800211c <HAL_UART_MspInit+0x100>)
 8002102:	f002 fee9 	bl	8004ed8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002106:	bf00      	nop
 8002108:	37b0      	adds	r7, #176	; 0xb0
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}
 800210e:	bf00      	nop
 8002110:	40011000 	.word	0x40011000
 8002114:	40023800 	.word	0x40023800
 8002118:	40020400 	.word	0x40020400
 800211c:	40020000 	.word	0x40020000

08002120 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002120:	b480      	push	{r7}
 8002122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002124:	e7fe      	b.n	8002124 <NMI_Handler+0x4>

08002126 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002126:	b480      	push	{r7}
 8002128:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800212a:	e7fe      	b.n	800212a <HardFault_Handler+0x4>

0800212c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800212c:	b480      	push	{r7}
 800212e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002130:	e7fe      	b.n	8002130 <MemManage_Handler+0x4>

08002132 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002132:	b480      	push	{r7}
 8002134:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002136:	e7fe      	b.n	8002136 <BusFault_Handler+0x4>

08002138 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002138:	b480      	push	{r7}
 800213a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800213c:	e7fe      	b.n	800213c <UsageFault_Handler+0x4>

0800213e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800213e:	b480      	push	{r7}
 8002140:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002142:	bf00      	nop
 8002144:	46bd      	mov	sp, r7
 8002146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214a:	4770      	bx	lr

0800214c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800214c:	b480      	push	{r7}
 800214e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002150:	bf00      	nop
 8002152:	46bd      	mov	sp, r7
 8002154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002158:	4770      	bx	lr

0800215a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800215a:	b480      	push	{r7}
 800215c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800215e:	bf00      	nop
 8002160:	46bd      	mov	sp, r7
 8002162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002166:	4770      	bx	lr

08002168 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800216c:	f002 f918 	bl	80043a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002170:	bf00      	nop
 8002172:	bd80      	pop	{r7, pc}

08002174 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002174:	b480      	push	{r7}
 8002176:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002178:	4b06      	ldr	r3, [pc, #24]	; (8002194 <SystemInit+0x20>)
 800217a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800217e:	4a05      	ldr	r2, [pc, #20]	; (8002194 <SystemInit+0x20>)
 8002180:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002184:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002188:	bf00      	nop
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr
 8002192:	bf00      	nop
 8002194:	e000ed00 	.word	0xe000ed00

08002198 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002198:	f8df d034 	ldr.w	sp, [pc, #52]	; 80021d0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800219c:	480d      	ldr	r0, [pc, #52]	; (80021d4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800219e:	490e      	ldr	r1, [pc, #56]	; (80021d8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80021a0:	4a0e      	ldr	r2, [pc, #56]	; (80021dc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80021a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021a4:	e002      	b.n	80021ac <LoopCopyDataInit>

080021a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021aa:	3304      	adds	r3, #4

080021ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021b0:	d3f9      	bcc.n	80021a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021b2:	4a0b      	ldr	r2, [pc, #44]	; (80021e0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80021b4:	4c0b      	ldr	r4, [pc, #44]	; (80021e4 <LoopFillZerobss+0x26>)
  movs r3, #0
 80021b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021b8:	e001      	b.n	80021be <LoopFillZerobss>

080021ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021bc:	3204      	adds	r2, #4

080021be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021c0:	d3fb      	bcc.n	80021ba <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80021c2:	f7ff ffd7 	bl	8002174 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80021c6:	f007 fa65 	bl	8009694 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80021ca:	f7ff f9a5 	bl	8001518 <main>
  bx  lr    
 80021ce:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80021d0:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80021d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021d8:	200000a8 	.word	0x200000a8
  ldr r2, =_sidata
 80021dc:	0800d490 	.word	0x0800d490
  ldr r2, =_sbss
 80021e0:	200000a8 	.word	0x200000a8
  ldr r4, =_ebss
 80021e4:	200151c0 	.word	0x200151c0

080021e8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80021e8:	e7fe      	b.n	80021e8 <ADC_IRQHandler>
	...

080021ec <wm8994_Init>:
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param AudioFreq: Audio Frequency 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Init(uint16_t DeviceAddr, uint16_t OutputInputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b088      	sub	sp, #32
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	607b      	str	r3, [r7, #4]
 80021f4:	4603      	mov	r3, r0
 80021f6:	81fb      	strh	r3, [r7, #14]
 80021f8:	460b      	mov	r3, r1
 80021fa:	81bb      	strh	r3, [r7, #12]
 80021fc:	4613      	mov	r3, r2
 80021fe:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 8002200:	2300      	movs	r3, #0
 8002202:	61fb      	str	r3, [r7, #28]
  uint16_t output_device = OutputInputDevice & 0xFF;
 8002204:	89bb      	ldrh	r3, [r7, #12]
 8002206:	b2db      	uxtb	r3, r3
 8002208:	833b      	strh	r3, [r7, #24]
  uint16_t input_device = OutputInputDevice & 0xFF00;
 800220a:	89bb      	ldrh	r3, [r7, #12]
 800220c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002210:	82fb      	strh	r3, [r7, #22]
  uint16_t power_mgnt_reg_1 = 0;
 8002212:	2300      	movs	r3, #0
 8002214:	837b      	strh	r3, [r7, #26]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();
 8002216:	f001 fc71 	bl	8003afc <AUDIO_IO_Init>
  /* wm8994 Errata Work-Arounds */
  counter += CODEC_IO_Write(DeviceAddr, 0x102, 0x0003);
 800221a:	89fb      	ldrh	r3, [r7, #14]
 800221c:	b2db      	uxtb	r3, r3
 800221e:	2203      	movs	r2, #3
 8002220:	f44f 7181 	mov.w	r1, #258	; 0x102
 8002224:	4618      	mov	r0, r3
 8002226:	f001 fafb 	bl	8003820 <CODEC_IO_Write>
 800222a:	4603      	mov	r3, r0
 800222c:	461a      	mov	r2, r3
 800222e:	69fb      	ldr	r3, [r7, #28]
 8002230:	4413      	add	r3, r2
 8002232:	61fb      	str	r3, [r7, #28]
  counter += CODEC_IO_Write(DeviceAddr, 0x817, 0x0000);
 8002234:	89fb      	ldrh	r3, [r7, #14]
 8002236:	b2db      	uxtb	r3, r3
 8002238:	2200      	movs	r2, #0
 800223a:	f640 0117 	movw	r1, #2071	; 0x817
 800223e:	4618      	mov	r0, r3
 8002240:	f001 faee 	bl	8003820 <CODEC_IO_Write>
 8002244:	4603      	mov	r3, r0
 8002246:	461a      	mov	r2, r3
 8002248:	69fb      	ldr	r3, [r7, #28]
 800224a:	4413      	add	r3, r2
 800224c:	61fb      	str	r3, [r7, #28]
  counter += CODEC_IO_Write(DeviceAddr, 0x102, 0x0000);
 800224e:	89fb      	ldrh	r3, [r7, #14]
 8002250:	b2db      	uxtb	r3, r3
 8002252:	2200      	movs	r2, #0
 8002254:	f44f 7181 	mov.w	r1, #258	; 0x102
 8002258:	4618      	mov	r0, r3
 800225a:	f001 fae1 	bl	8003820 <CODEC_IO_Write>
 800225e:	4603      	mov	r3, r0
 8002260:	461a      	mov	r2, r3
 8002262:	69fb      	ldr	r3, [r7, #28]
 8002264:	4413      	add	r3, r2
 8002266:	61fb      	str	r3, [r7, #28]

  /* Enable VMID soft start (fast), Start-up Bias Current Enabled */
  counter += CODEC_IO_Write(DeviceAddr, 0x39, 0x006C);
 8002268:	89fb      	ldrh	r3, [r7, #14]
 800226a:	b2db      	uxtb	r3, r3
 800226c:	226c      	movs	r2, #108	; 0x6c
 800226e:	2139      	movs	r1, #57	; 0x39
 8002270:	4618      	mov	r0, r3
 8002272:	f001 fad5 	bl	8003820 <CODEC_IO_Write>
 8002276:	4603      	mov	r3, r0
 8002278:	461a      	mov	r2, r3
 800227a:	69fb      	ldr	r3, [r7, #28]
 800227c:	4413      	add	r3, r2
 800227e:	61fb      	str	r3, [r7, #28]

    /* Enable bias generator, Enable VMID */
  if (input_device > 0)
 8002280:	8afb      	ldrh	r3, [r7, #22]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d00c      	beq.n	80022a0 <wm8994_Init+0xb4>
  {
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x0013);
 8002286:	89fb      	ldrh	r3, [r7, #14]
 8002288:	b2db      	uxtb	r3, r3
 800228a:	2213      	movs	r2, #19
 800228c:	2101      	movs	r1, #1
 800228e:	4618      	mov	r0, r3
 8002290:	f001 fac6 	bl	8003820 <CODEC_IO_Write>
 8002294:	4603      	mov	r3, r0
 8002296:	461a      	mov	r2, r3
 8002298:	69fb      	ldr	r3, [r7, #28]
 800229a:	4413      	add	r3, r2
 800229c:	61fb      	str	r3, [r7, #28]
 800229e:	e00b      	b.n	80022b8 <wm8994_Init+0xcc>
  }
  else
  {
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x0003);
 80022a0:	89fb      	ldrh	r3, [r7, #14]
 80022a2:	b2db      	uxtb	r3, r3
 80022a4:	2203      	movs	r2, #3
 80022a6:	2101      	movs	r1, #1
 80022a8:	4618      	mov	r0, r3
 80022aa:	f001 fab9 	bl	8003820 <CODEC_IO_Write>
 80022ae:	4603      	mov	r3, r0
 80022b0:	461a      	mov	r2, r3
 80022b2:	69fb      	ldr	r3, [r7, #28]
 80022b4:	4413      	add	r3, r2
 80022b6:	61fb      	str	r3, [r7, #28]
  }

  /* Add Delay */
  AUDIO_IO_Delay(50);
 80022b8:	2032      	movs	r0, #50	; 0x32
 80022ba:	f001 fc87 	bl	8003bcc <AUDIO_IO_Delay>

  /* Path Configurations for output */
  if (output_device > 0)
 80022be:	8b3b      	ldrh	r3, [r7, #24]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	f000 815f 	beq.w	8002584 <wm8994_Init+0x398>
  {
    outputEnabled = 1;
 80022c6:	4bae      	ldr	r3, [pc, #696]	; (8002580 <wm8994_Init+0x394>)
 80022c8:	2201      	movs	r2, #1
 80022ca:	601a      	str	r2, [r3, #0]

    switch (output_device)
 80022cc:	8b3b      	ldrh	r3, [r7, #24]
 80022ce:	2b03      	cmp	r3, #3
 80022d0:	f000 808c 	beq.w	80023ec <wm8994_Init+0x200>
 80022d4:	2b03      	cmp	r3, #3
 80022d6:	f300 8111 	bgt.w	80024fc <wm8994_Init+0x310>
 80022da:	2b01      	cmp	r3, #1
 80022dc:	d002      	beq.n	80022e4 <wm8994_Init+0xf8>
 80022de:	2b02      	cmp	r3, #2
 80022e0:	d042      	beq.n	8002368 <wm8994_Init+0x17c>
 80022e2:	e10b      	b.n	80024fc <wm8994_Init+0x310>
    {
    case OUTPUT_DEVICE_SPEAKER:
      /* Enable DAC1 (Left), Enable DAC1 (Right),
      Disable DAC2 (Left), Disable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0C0C);
 80022e4:	89fb      	ldrh	r3, [r7, #14]
 80022e6:	b2db      	uxtb	r3, r3
 80022e8:	f640 420c 	movw	r2, #3084	; 0xc0c
 80022ec:	2105      	movs	r1, #5
 80022ee:	4618      	mov	r0, r3
 80022f0:	f001 fa96 	bl	8003820 <CODEC_IO_Write>
 80022f4:	4603      	mov	r3, r0
 80022f6:	461a      	mov	r2, r3
 80022f8:	69fb      	ldr	r3, [r7, #28]
 80022fa:	4413      	add	r3, r2
 80022fc:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0000);
 80022fe:	89fb      	ldrh	r3, [r7, #14]
 8002300:	b2db      	uxtb	r3, r3
 8002302:	2200      	movs	r2, #0
 8002304:	f240 6101 	movw	r1, #1537	; 0x601
 8002308:	4618      	mov	r0, r3
 800230a:	f001 fa89 	bl	8003820 <CODEC_IO_Write>
 800230e:	4603      	mov	r3, r0
 8002310:	461a      	mov	r2, r3
 8002312:	69fb      	ldr	r3, [r7, #28]
 8002314:	4413      	add	r3, r2
 8002316:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0000);
 8002318:	89fb      	ldrh	r3, [r7, #14]
 800231a:	b2db      	uxtb	r3, r3
 800231c:	2200      	movs	r2, #0
 800231e:	f240 6102 	movw	r1, #1538	; 0x602
 8002322:	4618      	mov	r0, r3
 8002324:	f001 fa7c 	bl	8003820 <CODEC_IO_Write>
 8002328:	4603      	mov	r3, r0
 800232a:	461a      	mov	r2, r3
 800232c:	69fb      	ldr	r3, [r7, #28]
 800232e:	4413      	add	r3, r2
 8002330:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 8002332:	89fb      	ldrh	r3, [r7, #14]
 8002334:	b2db      	uxtb	r3, r3
 8002336:	2202      	movs	r2, #2
 8002338:	f240 6104 	movw	r1, #1540	; 0x604
 800233c:	4618      	mov	r0, r3
 800233e:	f001 fa6f 	bl	8003820 <CODEC_IO_Write>
 8002342:	4603      	mov	r3, r0
 8002344:	461a      	mov	r2, r3
 8002346:	69fb      	ldr	r3, [r7, #28]
 8002348:	4413      	add	r3, r2
 800234a:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 800234c:	89fb      	ldrh	r3, [r7, #14]
 800234e:	b2db      	uxtb	r3, r3
 8002350:	2202      	movs	r2, #2
 8002352:	f240 6105 	movw	r1, #1541	; 0x605
 8002356:	4618      	mov	r0, r3
 8002358:	f001 fa62 	bl	8003820 <CODEC_IO_Write>
 800235c:	4603      	mov	r3, r0
 800235e:	461a      	mov	r2, r3
 8002360:	69fb      	ldr	r3, [r7, #28]
 8002362:	4413      	add	r3, r2
 8002364:	61fb      	str	r3, [r7, #28]
      break;
 8002366:	e110      	b.n	800258a <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_HEADPHONE:
      /* Disable DAC1 (Left), Disable DAC1 (Right),
      Enable DAC2 (Left), Enable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 8002368:	89fb      	ldrh	r3, [r7, #14]
 800236a:	b2db      	uxtb	r3, r3
 800236c:	f240 3203 	movw	r2, #771	; 0x303
 8002370:	2105      	movs	r1, #5
 8002372:	4618      	mov	r0, r3
 8002374:	f001 fa54 	bl	8003820 <CODEC_IO_Write>
 8002378:	4603      	mov	r3, r0
 800237a:	461a      	mov	r2, r3
 800237c:	69fb      	ldr	r3, [r7, #28]
 800237e:	4413      	add	r3, r2
 8002380:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8002382:	89fb      	ldrh	r3, [r7, #14]
 8002384:	b2db      	uxtb	r3, r3
 8002386:	2201      	movs	r2, #1
 8002388:	f240 6101 	movw	r1, #1537	; 0x601
 800238c:	4618      	mov	r0, r3
 800238e:	f001 fa47 	bl	8003820 <CODEC_IO_Write>
 8002392:	4603      	mov	r3, r0
 8002394:	461a      	mov	r2, r3
 8002396:	69fb      	ldr	r3, [r7, #28]
 8002398:	4413      	add	r3, r2
 800239a:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 800239c:	89fb      	ldrh	r3, [r7, #14]
 800239e:	b2db      	uxtb	r3, r3
 80023a0:	2201      	movs	r2, #1
 80023a2:	f240 6102 	movw	r1, #1538	; 0x602
 80023a6:	4618      	mov	r0, r3
 80023a8:	f001 fa3a 	bl	8003820 <CODEC_IO_Write>
 80023ac:	4603      	mov	r3, r0
 80023ae:	461a      	mov	r2, r3
 80023b0:	69fb      	ldr	r3, [r7, #28]
 80023b2:	4413      	add	r3, r2
 80023b4:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 80023b6:	89fb      	ldrh	r3, [r7, #14]
 80023b8:	b2db      	uxtb	r3, r3
 80023ba:	2200      	movs	r2, #0
 80023bc:	f240 6104 	movw	r1, #1540	; 0x604
 80023c0:	4618      	mov	r0, r3
 80023c2:	f001 fa2d 	bl	8003820 <CODEC_IO_Write>
 80023c6:	4603      	mov	r3, r0
 80023c8:	461a      	mov	r2, r3
 80023ca:	69fb      	ldr	r3, [r7, #28]
 80023cc:	4413      	add	r3, r2
 80023ce:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 80023d0:	89fb      	ldrh	r3, [r7, #14]
 80023d2:	b2db      	uxtb	r3, r3
 80023d4:	2200      	movs	r2, #0
 80023d6:	f240 6105 	movw	r1, #1541	; 0x605
 80023da:	4618      	mov	r0, r3
 80023dc:	f001 fa20 	bl	8003820 <CODEC_IO_Write>
 80023e0:	4603      	mov	r3, r0
 80023e2:	461a      	mov	r2, r3
 80023e4:	69fb      	ldr	r3, [r7, #28]
 80023e6:	4413      	add	r3, r2
 80023e8:	61fb      	str	r3, [r7, #28]
      break;
 80023ea:	e0ce      	b.n	800258a <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_BOTH:
      if (input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 80023ec:	8afb      	ldrh	r3, [r7, #22]
 80023ee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80023f2:	d141      	bne.n	8002478 <wm8994_Init+0x28c>
      {
        /* Enable DAC1 (Left), Enable DAC1 (Right),
        also Enable DAC2 (Left), Enable DAC2 (Right)*/
        counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 80023f4:	89fb      	ldrh	r3, [r7, #14]
 80023f6:	b2db      	uxtb	r3, r3
 80023f8:	f640 720f 	movw	r2, #3855	; 0xf0f
 80023fc:	2105      	movs	r1, #5
 80023fe:	4618      	mov	r0, r3
 8002400:	f001 fa0e 	bl	8003820 <CODEC_IO_Write>
 8002404:	4603      	mov	r3, r0
 8002406:	461a      	mov	r2, r3
 8002408:	69fb      	ldr	r3, [r7, #28]
 800240a:	4413      	add	r3, r2
 800240c:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path
        Enable the AIF1 Timeslot 1 (Left) to DAC 1 (Left) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0003);
 800240e:	89fb      	ldrh	r3, [r7, #14]
 8002410:	b2db      	uxtb	r3, r3
 8002412:	2203      	movs	r2, #3
 8002414:	f240 6101 	movw	r1, #1537	; 0x601
 8002418:	4618      	mov	r0, r3
 800241a:	f001 fa01 	bl	8003820 <CODEC_IO_Write>
 800241e:	4603      	mov	r3, r0
 8002420:	461a      	mov	r2, r3
 8002422:	69fb      	ldr	r3, [r7, #28]
 8002424:	4413      	add	r3, r2
 8002426:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path
        Enable the AIF1 Timeslot 1 (Right) to DAC 1 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0003);
 8002428:	89fb      	ldrh	r3, [r7, #14]
 800242a:	b2db      	uxtb	r3, r3
 800242c:	2203      	movs	r2, #3
 800242e:	f240 6102 	movw	r1, #1538	; 0x602
 8002432:	4618      	mov	r0, r3
 8002434:	f001 f9f4 	bl	8003820 <CODEC_IO_Write>
 8002438:	4603      	mov	r3, r0
 800243a:	461a      	mov	r2, r3
 800243c:	69fb      	ldr	r3, [r7, #28]
 800243e:	4413      	add	r3, r2
 8002440:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Left) to DAC 2 (Left) mixer path
        Enable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path  */
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0003);
 8002442:	89fb      	ldrh	r3, [r7, #14]
 8002444:	b2db      	uxtb	r3, r3
 8002446:	2203      	movs	r2, #3
 8002448:	f240 6104 	movw	r1, #1540	; 0x604
 800244c:	4618      	mov	r0, r3
 800244e:	f001 f9e7 	bl	8003820 <CODEC_IO_Write>
 8002452:	4603      	mov	r3, r0
 8002454:	461a      	mov	r2, r3
 8002456:	69fb      	ldr	r3, [r7, #28]
 8002458:	4413      	add	r3, r2
 800245a:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Right) to DAC 2 (Right) mixer path
        Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0003);
 800245c:	89fb      	ldrh	r3, [r7, #14]
 800245e:	b2db      	uxtb	r3, r3
 8002460:	2203      	movs	r2, #3
 8002462:	f240 6105 	movw	r1, #1541	; 0x605
 8002466:	4618      	mov	r0, r3
 8002468:	f001 f9da 	bl	8003820 <CODEC_IO_Write>
 800246c:	4603      	mov	r3, r0
 800246e:	461a      	mov	r2, r3
 8002470:	69fb      	ldr	r3, [r7, #28]
 8002472:	4413      	add	r3, r2
 8002474:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
        
        /* Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);      
      }
      break;
 8002476:	e088      	b.n	800258a <wm8994_Init+0x39e>
        counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 8002478:	89fb      	ldrh	r3, [r7, #14]
 800247a:	b2db      	uxtb	r3, r3
 800247c:	f640 720f 	movw	r2, #3855	; 0xf0f
 8002480:	2105      	movs	r1, #5
 8002482:	4618      	mov	r0, r3
 8002484:	f001 f9cc 	bl	8003820 <CODEC_IO_Write>
 8002488:	4603      	mov	r3, r0
 800248a:	461a      	mov	r2, r3
 800248c:	69fb      	ldr	r3, [r7, #28]
 800248e:	4413      	add	r3, r2
 8002490:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8002492:	89fb      	ldrh	r3, [r7, #14]
 8002494:	b2db      	uxtb	r3, r3
 8002496:	2201      	movs	r2, #1
 8002498:	f240 6101 	movw	r1, #1537	; 0x601
 800249c:	4618      	mov	r0, r3
 800249e:	f001 f9bf 	bl	8003820 <CODEC_IO_Write>
 80024a2:	4603      	mov	r3, r0
 80024a4:	461a      	mov	r2, r3
 80024a6:	69fb      	ldr	r3, [r7, #28]
 80024a8:	4413      	add	r3, r2
 80024aa:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 80024ac:	89fb      	ldrh	r3, [r7, #14]
 80024ae:	b2db      	uxtb	r3, r3
 80024b0:	2201      	movs	r2, #1
 80024b2:	f240 6102 	movw	r1, #1538	; 0x602
 80024b6:	4618      	mov	r0, r3
 80024b8:	f001 f9b2 	bl	8003820 <CODEC_IO_Write>
 80024bc:	4603      	mov	r3, r0
 80024be:	461a      	mov	r2, r3
 80024c0:	69fb      	ldr	r3, [r7, #28]
 80024c2:	4413      	add	r3, r2
 80024c4:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 80024c6:	89fb      	ldrh	r3, [r7, #14]
 80024c8:	b2db      	uxtb	r3, r3
 80024ca:	2202      	movs	r2, #2
 80024cc:	f240 6104 	movw	r1, #1540	; 0x604
 80024d0:	4618      	mov	r0, r3
 80024d2:	f001 f9a5 	bl	8003820 <CODEC_IO_Write>
 80024d6:	4603      	mov	r3, r0
 80024d8:	461a      	mov	r2, r3
 80024da:	69fb      	ldr	r3, [r7, #28]
 80024dc:	4413      	add	r3, r2
 80024de:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);      
 80024e0:	89fb      	ldrh	r3, [r7, #14]
 80024e2:	b2db      	uxtb	r3, r3
 80024e4:	2202      	movs	r2, #2
 80024e6:	f240 6105 	movw	r1, #1541	; 0x605
 80024ea:	4618      	mov	r0, r3
 80024ec:	f001 f998 	bl	8003820 <CODEC_IO_Write>
 80024f0:	4603      	mov	r3, r0
 80024f2:	461a      	mov	r2, r3
 80024f4:	69fb      	ldr	r3, [r7, #28]
 80024f6:	4413      	add	r3, r2
 80024f8:	61fb      	str	r3, [r7, #28]
      break;
 80024fa:	e046      	b.n	800258a <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_AUTO :
    default:
      /* Disable DAC1 (Left), Disable DAC1 (Right),
      Enable DAC2 (Left), Enable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 80024fc:	89fb      	ldrh	r3, [r7, #14]
 80024fe:	b2db      	uxtb	r3, r3
 8002500:	f240 3203 	movw	r2, #771	; 0x303
 8002504:	2105      	movs	r1, #5
 8002506:	4618      	mov	r0, r3
 8002508:	f001 f98a 	bl	8003820 <CODEC_IO_Write>
 800250c:	4603      	mov	r3, r0
 800250e:	461a      	mov	r2, r3
 8002510:	69fb      	ldr	r3, [r7, #28]
 8002512:	4413      	add	r3, r2
 8002514:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8002516:	89fb      	ldrh	r3, [r7, #14]
 8002518:	b2db      	uxtb	r3, r3
 800251a:	2201      	movs	r2, #1
 800251c:	f240 6101 	movw	r1, #1537	; 0x601
 8002520:	4618      	mov	r0, r3
 8002522:	f001 f97d 	bl	8003820 <CODEC_IO_Write>
 8002526:	4603      	mov	r3, r0
 8002528:	461a      	mov	r2, r3
 800252a:	69fb      	ldr	r3, [r7, #28]
 800252c:	4413      	add	r3, r2
 800252e:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8002530:	89fb      	ldrh	r3, [r7, #14]
 8002532:	b2db      	uxtb	r3, r3
 8002534:	2201      	movs	r2, #1
 8002536:	f240 6102 	movw	r1, #1538	; 0x602
 800253a:	4618      	mov	r0, r3
 800253c:	f001 f970 	bl	8003820 <CODEC_IO_Write>
 8002540:	4603      	mov	r3, r0
 8002542:	461a      	mov	r2, r3
 8002544:	69fb      	ldr	r3, [r7, #28]
 8002546:	4413      	add	r3, r2
 8002548:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 800254a:	89fb      	ldrh	r3, [r7, #14]
 800254c:	b2db      	uxtb	r3, r3
 800254e:	2200      	movs	r2, #0
 8002550:	f240 6104 	movw	r1, #1540	; 0x604
 8002554:	4618      	mov	r0, r3
 8002556:	f001 f963 	bl	8003820 <CODEC_IO_Write>
 800255a:	4603      	mov	r3, r0
 800255c:	461a      	mov	r2, r3
 800255e:	69fb      	ldr	r3, [r7, #28]
 8002560:	4413      	add	r3, r2
 8002562:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 8002564:	89fb      	ldrh	r3, [r7, #14]
 8002566:	b2db      	uxtb	r3, r3
 8002568:	2200      	movs	r2, #0
 800256a:	f240 6105 	movw	r1, #1541	; 0x605
 800256e:	4618      	mov	r0, r3
 8002570:	f001 f956 	bl	8003820 <CODEC_IO_Write>
 8002574:	4603      	mov	r3, r0
 8002576:	461a      	mov	r2, r3
 8002578:	69fb      	ldr	r3, [r7, #28]
 800257a:	4413      	add	r3, r2
 800257c:	61fb      	str	r3, [r7, #28]
      break;
 800257e:	e004      	b.n	800258a <wm8994_Init+0x39e>
 8002580:	2000713c 	.word	0x2000713c
    }
  }
  else
  {
    outputEnabled = 0;
 8002584:	4b99      	ldr	r3, [pc, #612]	; (80027ec <wm8994_Init+0x600>)
 8002586:	2200      	movs	r2, #0
 8002588:	601a      	str	r2, [r3, #0]
  }

  /* Path Configurations for input */
  if (input_device > 0)
 800258a:	8afb      	ldrh	r3, [r7, #22]
 800258c:	2b00      	cmp	r3, #0
 800258e:	f000 81ab 	beq.w	80028e8 <wm8994_Init+0x6fc>
  {
    inputEnabled = 1;
 8002592:	4b97      	ldr	r3, [pc, #604]	; (80027f0 <wm8994_Init+0x604>)
 8002594:	2201      	movs	r2, #1
 8002596:	601a      	str	r2, [r3, #0]
    switch (input_device)
 8002598:	8afb      	ldrh	r3, [r7, #22]
 800259a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800259e:	f000 8129 	beq.w	80027f4 <wm8994_Init+0x608>
 80025a2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80025a6:	f300 819b 	bgt.w	80028e0 <wm8994_Init+0x6f4>
 80025aa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80025ae:	d05a      	beq.n	8002666 <wm8994_Init+0x47a>
 80025b0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80025b4:	f300 8194 	bgt.w	80028e0 <wm8994_Init+0x6f4>
 80025b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80025bc:	f000 80c6 	beq.w	800274c <wm8994_Init+0x560>
 80025c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80025c4:	f040 818c 	bne.w	80028e0 <wm8994_Init+0x6f4>
    {
    case INPUT_DEVICE_DIGITAL_MICROPHONE_2 :
      /* Enable AIF1ADC2 (Left), Enable AIF1ADC2 (Right)
       * Enable DMICDAT2 (Left), Enable DMICDAT2 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0C30);
 80025c8:	89fb      	ldrh	r3, [r7, #14]
 80025ca:	b2db      	uxtb	r3, r3
 80025cc:	f44f 6243 	mov.w	r2, #3120	; 0xc30
 80025d0:	2104      	movs	r1, #4
 80025d2:	4618      	mov	r0, r3
 80025d4:	f001 f924 	bl	8003820 <CODEC_IO_Write>
 80025d8:	4603      	mov	r3, r0
 80025da:	461a      	mov	r2, r3
 80025dc:	69fb      	ldr	r3, [r7, #28]
 80025de:	4413      	add	r3, r2
 80025e0:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC2 Left/Right Timeslot 1 */
      counter += CODEC_IO_Write(DeviceAddr, 0x450, 0x00DB);
 80025e2:	89fb      	ldrh	r3, [r7, #14]
 80025e4:	b2db      	uxtb	r3, r3
 80025e6:	22db      	movs	r2, #219	; 0xdb
 80025e8:	f44f 618a 	mov.w	r1, #1104	; 0x450
 80025ec:	4618      	mov	r0, r3
 80025ee:	f001 f917 	bl	8003820 <CODEC_IO_Write>
 80025f2:	4603      	mov	r3, r0
 80025f4:	461a      	mov	r2, r3
 80025f6:	69fb      	ldr	r3, [r7, #28]
 80025f8:	4413      	add	r3, r2
 80025fa:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, IN2L, IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6000);
 80025fc:	89fb      	ldrh	r3, [r7, #14]
 80025fe:	b2db      	uxtb	r3, r3
 8002600:	f44f 42c0 	mov.w	r2, #24576	; 0x6000
 8002604:	2102      	movs	r1, #2
 8002606:	4618      	mov	r0, r3
 8002608:	f001 f90a 	bl	8003820 <CODEC_IO_Write>
 800260c:	4603      	mov	r3, r0
 800260e:	461a      	mov	r2, r3
 8002610:	69fb      	ldr	r3, [r7, #28]
 8002612:	4413      	add	r3, r2
 8002614:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x608, 0x0002);
 8002616:	89fb      	ldrh	r3, [r7, #14]
 8002618:	b2db      	uxtb	r3, r3
 800261a:	2202      	movs	r2, #2
 800261c:	f44f 61c1 	mov.w	r1, #1544	; 0x608
 8002620:	4618      	mov	r0, r3
 8002622:	f001 f8fd 	bl	8003820 <CODEC_IO_Write>
 8002626:	4603      	mov	r3, r0
 8002628:	461a      	mov	r2, r3
 800262a:	69fb      	ldr	r3, [r7, #28]
 800262c:	4413      	add	r3, r2
 800262e:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x609, 0x0002);
 8002630:	89fb      	ldrh	r3, [r7, #14]
 8002632:	b2db      	uxtb	r3, r3
 8002634:	2202      	movs	r2, #2
 8002636:	f240 6109 	movw	r1, #1545	; 0x609
 800263a:	4618      	mov	r0, r3
 800263c:	f001 f8f0 	bl	8003820 <CODEC_IO_Write>
 8002640:	4603      	mov	r3, r0
 8002642:	461a      	mov	r2, r3
 8002644:	69fb      	ldr	r3, [r7, #28]
 8002646:	4413      	add	r3, r2
 8002648:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC2 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000E);
 800264a:	89fb      	ldrh	r3, [r7, #14]
 800264c:	b2db      	uxtb	r3, r3
 800264e:	220e      	movs	r2, #14
 8002650:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8002654:	4618      	mov	r0, r3
 8002656:	f001 f8e3 	bl	8003820 <CODEC_IO_Write>
 800265a:	4603      	mov	r3, r0
 800265c:	461a      	mov	r2, r3
 800265e:	69fb      	ldr	r3, [r7, #28]
 8002660:	4413      	add	r3, r2
 8002662:	61fb      	str	r3, [r7, #28]
      break;
 8002664:	e143      	b.n	80028ee <wm8994_Init+0x702>

    case INPUT_DEVICE_INPUT_LINE_1 :
      /* IN1LN_TO_IN1L, IN1LP_TO_VMID, IN1RN_TO_IN1R, IN1RP_TO_VMID */
      counter += CODEC_IO_Write(DeviceAddr, 0x28, 0x0011);
 8002666:	89fb      	ldrh	r3, [r7, #14]
 8002668:	b2db      	uxtb	r3, r3
 800266a:	2211      	movs	r2, #17
 800266c:	2128      	movs	r1, #40	; 0x28
 800266e:	4618      	mov	r0, r3
 8002670:	f001 f8d6 	bl	8003820 <CODEC_IO_Write>
 8002674:	4603      	mov	r3, r0
 8002676:	461a      	mov	r2, r3
 8002678:	69fb      	ldr	r3, [r7, #28]
 800267a:	4413      	add	r3, r2
 800267c:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1L_TO_MIXINL and +30dB on IN1L PGA output */
      counter += CODEC_IO_Write(DeviceAddr, 0x29, 0x0035);
 800267e:	89fb      	ldrh	r3, [r7, #14]
 8002680:	b2db      	uxtb	r3, r3
 8002682:	2235      	movs	r2, #53	; 0x35
 8002684:	2129      	movs	r1, #41	; 0x29
 8002686:	4618      	mov	r0, r3
 8002688:	f001 f8ca 	bl	8003820 <CODEC_IO_Write>
 800268c:	4603      	mov	r3, r0
 800268e:	461a      	mov	r2, r3
 8002690:	69fb      	ldr	r3, [r7, #28]
 8002692:	4413      	add	r3, r2
 8002694:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1R_TO_MIXINL, Gain = +30dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x2A, 0x0035);
 8002696:	89fb      	ldrh	r3, [r7, #14]
 8002698:	b2db      	uxtb	r3, r3
 800269a:	2235      	movs	r2, #53	; 0x35
 800269c:	212a      	movs	r1, #42	; 0x2a
 800269e:	4618      	mov	r0, r3
 80026a0:	f001 f8be 	bl	8003820 <CODEC_IO_Write>
 80026a4:	4603      	mov	r3, r0
 80026a6:	461a      	mov	r2, r3
 80026a8:	69fb      	ldr	r3, [r7, #28]
 80026aa:	4413      	add	r3, r2
 80026ac:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0303);
 80026ae:	89fb      	ldrh	r3, [r7, #14]
 80026b0:	b2db      	uxtb	r3, r3
 80026b2:	f240 3203 	movw	r2, #771	; 0x303
 80026b6:	2104      	movs	r1, #4
 80026b8:	4618      	mov	r0, r3
 80026ba:	f001 f8b1 	bl	8003820 <CODEC_IO_Write>
 80026be:	4603      	mov	r3, r0
 80026c0:	461a      	mov	r2, r3
 80026c2:	69fb      	ldr	r3, [r7, #28]
 80026c4:	4413      	add	r3, r2
 80026c6:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC1 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 80026c8:	89fb      	ldrh	r3, [r7, #14]
 80026ca:	b2db      	uxtb	r3, r3
 80026cc:	22db      	movs	r2, #219	; 0xdb
 80026ce:	f44f 6188 	mov.w	r1, #1088	; 0x440
 80026d2:	4618      	mov	r0, r3
 80026d4:	f001 f8a4 	bl	8003820 <CODEC_IO_Write>
 80026d8:	4603      	mov	r3, r0
 80026da:	461a      	mov	r2, r3
 80026dc:	69fb      	ldr	r3, [r7, #28]
 80026de:	4413      	add	r3, r2
 80026e0:	61fb      	str	r3, [r7, #28]

      /* Enable IN1L and IN1R, Disable IN2L and IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6350);
 80026e2:	89fb      	ldrh	r3, [r7, #14]
 80026e4:	b2db      	uxtb	r3, r3
 80026e6:	f246 3250 	movw	r2, #25424	; 0x6350
 80026ea:	2102      	movs	r1, #2
 80026ec:	4618      	mov	r0, r3
 80026ee:	f001 f897 	bl	8003820 <CODEC_IO_Write>
 80026f2:	4603      	mov	r3, r0
 80026f4:	461a      	mov	r2, r3
 80026f6:	69fb      	ldr	r3, [r7, #28]
 80026f8:	4413      	add	r3, r2
 80026fa:	61fb      	str	r3, [r7, #28]

      /* Enable the ADCL(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 80026fc:	89fb      	ldrh	r3, [r7, #14]
 80026fe:	b2db      	uxtb	r3, r3
 8002700:	2202      	movs	r2, #2
 8002702:	f240 6106 	movw	r1, #1542	; 0x606
 8002706:	4618      	mov	r0, r3
 8002708:	f001 f88a 	bl	8003820 <CODEC_IO_Write>
 800270c:	4603      	mov	r3, r0
 800270e:	461a      	mov	r2, r3
 8002710:	69fb      	ldr	r3, [r7, #28]
 8002712:	4413      	add	r3, r2
 8002714:	61fb      	str	r3, [r7, #28]

      /* Enable the ADCR(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 8002716:	89fb      	ldrh	r3, [r7, #14]
 8002718:	b2db      	uxtb	r3, r3
 800271a:	2202      	movs	r2, #2
 800271c:	f240 6107 	movw	r1, #1543	; 0x607
 8002720:	4618      	mov	r0, r3
 8002722:	f001 f87d 	bl	8003820 <CODEC_IO_Write>
 8002726:	4603      	mov	r3, r0
 8002728:	461a      	mov	r2, r3
 800272a:	69fb      	ldr	r3, [r7, #28]
 800272c:	4413      	add	r3, r2
 800272e:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 8002730:	89fb      	ldrh	r3, [r7, #14]
 8002732:	b2db      	uxtb	r3, r3
 8002734:	220d      	movs	r2, #13
 8002736:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 800273a:	4618      	mov	r0, r3
 800273c:	f001 f870 	bl	8003820 <CODEC_IO_Write>
 8002740:	4603      	mov	r3, r0
 8002742:	461a      	mov	r2, r3
 8002744:	69fb      	ldr	r3, [r7, #28]
 8002746:	4413      	add	r3, r2
 8002748:	61fb      	str	r3, [r7, #28]
      break;
 800274a:	e0d0      	b.n	80028ee <wm8994_Init+0x702>

    case INPUT_DEVICE_DIGITAL_MICROPHONE_1 :
      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable DMICDAT1 (Left), Enable DMICDAT1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x030C);
 800274c:	89fb      	ldrh	r3, [r7, #14]
 800274e:	b2db      	uxtb	r3, r3
 8002750:	f44f 7243 	mov.w	r2, #780	; 0x30c
 8002754:	2104      	movs	r1, #4
 8002756:	4618      	mov	r0, r3
 8002758:	f001 f862 	bl	8003820 <CODEC_IO_Write>
 800275c:	4603      	mov	r3, r0
 800275e:	461a      	mov	r2, r3
 8002760:	69fb      	ldr	r3, [r7, #28]
 8002762:	4413      	add	r3, r2
 8002764:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 8002766:	89fb      	ldrh	r3, [r7, #14]
 8002768:	b2db      	uxtb	r3, r3
 800276a:	22db      	movs	r2, #219	; 0xdb
 800276c:	f44f 6188 	mov.w	r1, #1088	; 0x440
 8002770:	4618      	mov	r0, r3
 8002772:	f001 f855 	bl	8003820 <CODEC_IO_Write>
 8002776:	4603      	mov	r3, r0
 8002778:	461a      	mov	r2, r3
 800277a:	69fb      	ldr	r3, [r7, #28]
 800277c:	4413      	add	r3, r2
 800277e:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, IN2L, IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6350);
 8002780:	89fb      	ldrh	r3, [r7, #14]
 8002782:	b2db      	uxtb	r3, r3
 8002784:	f246 3250 	movw	r2, #25424	; 0x6350
 8002788:	2102      	movs	r1, #2
 800278a:	4618      	mov	r0, r3
 800278c:	f001 f848 	bl	8003820 <CODEC_IO_Write>
 8002790:	4603      	mov	r3, r0
 8002792:	461a      	mov	r2, r3
 8002794:	69fb      	ldr	r3, [r7, #28]
 8002796:	4413      	add	r3, r2
 8002798:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 800279a:	89fb      	ldrh	r3, [r7, #14]
 800279c:	b2db      	uxtb	r3, r3
 800279e:	2202      	movs	r2, #2
 80027a0:	f240 6106 	movw	r1, #1542	; 0x606
 80027a4:	4618      	mov	r0, r3
 80027a6:	f001 f83b 	bl	8003820 <CODEC_IO_Write>
 80027aa:	4603      	mov	r3, r0
 80027ac:	461a      	mov	r2, r3
 80027ae:	69fb      	ldr	r3, [r7, #28]
 80027b0:	4413      	add	r3, r2
 80027b2:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 80027b4:	89fb      	ldrh	r3, [r7, #14]
 80027b6:	b2db      	uxtb	r3, r3
 80027b8:	2202      	movs	r2, #2
 80027ba:	f240 6107 	movw	r1, #1543	; 0x607
 80027be:	4618      	mov	r0, r3
 80027c0:	f001 f82e 	bl	8003820 <CODEC_IO_Write>
 80027c4:	4603      	mov	r3, r0
 80027c6:	461a      	mov	r2, r3
 80027c8:	69fb      	ldr	r3, [r7, #28]
 80027ca:	4413      	add	r3, r2
 80027cc:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 80027ce:	89fb      	ldrh	r3, [r7, #14]
 80027d0:	b2db      	uxtb	r3, r3
 80027d2:	220d      	movs	r2, #13
 80027d4:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 80027d8:	4618      	mov	r0, r3
 80027da:	f001 f821 	bl	8003820 <CODEC_IO_Write>
 80027de:	4603      	mov	r3, r0
 80027e0:	461a      	mov	r2, r3
 80027e2:	69fb      	ldr	r3, [r7, #28]
 80027e4:	4413      	add	r3, r2
 80027e6:	61fb      	str	r3, [r7, #28]
      break; 
 80027e8:	e081      	b.n	80028ee <wm8994_Init+0x702>
 80027ea:	bf00      	nop
 80027ec:	2000713c 	.word	0x2000713c
 80027f0:	20007140 	.word	0x20007140
    case INPUT_DEVICE_DIGITAL_MIC1_MIC2 :
      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable DMICDAT1 (Left), Enable DMICDAT1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0F3C);
 80027f4:	89fb      	ldrh	r3, [r7, #14]
 80027f6:	b2db      	uxtb	r3, r3
 80027f8:	f640 723c 	movw	r2, #3900	; 0xf3c
 80027fc:	2104      	movs	r1, #4
 80027fe:	4618      	mov	r0, r3
 8002800:	f001 f80e 	bl	8003820 <CODEC_IO_Write>
 8002804:	4603      	mov	r3, r0
 8002806:	461a      	mov	r2, r3
 8002808:	69fb      	ldr	r3, [r7, #28]
 800280a:	4413      	add	r3, r2
 800280c:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC2 Left/Right Timeslot 1 */
      counter += CODEC_IO_Write(DeviceAddr, 0x450, 0x00DB);
 800280e:	89fb      	ldrh	r3, [r7, #14]
 8002810:	b2db      	uxtb	r3, r3
 8002812:	22db      	movs	r2, #219	; 0xdb
 8002814:	f44f 618a 	mov.w	r1, #1104	; 0x450
 8002818:	4618      	mov	r0, r3
 800281a:	f001 f801 	bl	8003820 <CODEC_IO_Write>
 800281e:	4603      	mov	r3, r0
 8002820:	461a      	mov	r2, r3
 8002822:	69fb      	ldr	r3, [r7, #28]
 8002824:	4413      	add	r3, r2
 8002826:	61fb      	str	r3, [r7, #28]
      
      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 8002828:	89fb      	ldrh	r3, [r7, #14]
 800282a:	b2db      	uxtb	r3, r3
 800282c:	22db      	movs	r2, #219	; 0xdb
 800282e:	f44f 6188 	mov.w	r1, #1088	; 0x440
 8002832:	4618      	mov	r0, r3
 8002834:	f000 fff4 	bl	8003820 <CODEC_IO_Write>
 8002838:	4603      	mov	r3, r0
 800283a:	461a      	mov	r2, r3
 800283c:	69fb      	ldr	r3, [r7, #28]
 800283e:	4413      	add	r3, r2
 8002840:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, Enable IN2L, IN2R, Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x63A0);
 8002842:	89fb      	ldrh	r3, [r7, #14]
 8002844:	b2db      	uxtb	r3, r3
 8002846:	f246 32a0 	movw	r2, #25504	; 0x63a0
 800284a:	2102      	movs	r1, #2
 800284c:	4618      	mov	r0, r3
 800284e:	f000 ffe7 	bl	8003820 <CODEC_IO_Write>
 8002852:	4603      	mov	r3, r0
 8002854:	461a      	mov	r2, r3
 8002856:	69fb      	ldr	r3, [r7, #28]
 8002858:	4413      	add	r3, r2
 800285a:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 800285c:	89fb      	ldrh	r3, [r7, #14]
 800285e:	b2db      	uxtb	r3, r3
 8002860:	2202      	movs	r2, #2
 8002862:	f240 6106 	movw	r1, #1542	; 0x606
 8002866:	4618      	mov	r0, r3
 8002868:	f000 ffda 	bl	8003820 <CODEC_IO_Write>
 800286c:	4603      	mov	r3, r0
 800286e:	461a      	mov	r2, r3
 8002870:	69fb      	ldr	r3, [r7, #28]
 8002872:	4413      	add	r3, r2
 8002874:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 8002876:	89fb      	ldrh	r3, [r7, #14]
 8002878:	b2db      	uxtb	r3, r3
 800287a:	2202      	movs	r2, #2
 800287c:	f240 6107 	movw	r1, #1543	; 0x607
 8002880:	4618      	mov	r0, r3
 8002882:	f000 ffcd 	bl	8003820 <CODEC_IO_Write>
 8002886:	4603      	mov	r3, r0
 8002888:	461a      	mov	r2, r3
 800288a:	69fb      	ldr	r3, [r7, #28]
 800288c:	4413      	add	r3, r2
 800288e:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x608, 0x0002);
 8002890:	89fb      	ldrh	r3, [r7, #14]
 8002892:	b2db      	uxtb	r3, r3
 8002894:	2202      	movs	r2, #2
 8002896:	f44f 61c1 	mov.w	r1, #1544	; 0x608
 800289a:	4618      	mov	r0, r3
 800289c:	f000 ffc0 	bl	8003820 <CODEC_IO_Write>
 80028a0:	4603      	mov	r3, r0
 80028a2:	461a      	mov	r2, r3
 80028a4:	69fb      	ldr	r3, [r7, #28]
 80028a6:	4413      	add	r3, r2
 80028a8:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x609, 0x0002);
 80028aa:	89fb      	ldrh	r3, [r7, #14]
 80028ac:	b2db      	uxtb	r3, r3
 80028ae:	2202      	movs	r2, #2
 80028b0:	f240 6109 	movw	r1, #1545	; 0x609
 80028b4:	4618      	mov	r0, r3
 80028b6:	f000 ffb3 	bl	8003820 <CODEC_IO_Write>
 80028ba:	4603      	mov	r3, r0
 80028bc:	461a      	mov	r2, r3
 80028be:	69fb      	ldr	r3, [r7, #28]
 80028c0:	4413      	add	r3, r2
 80028c2:	61fb      	str	r3, [r7, #28]
      
      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 80028c4:	89fb      	ldrh	r3, [r7, #14]
 80028c6:	b2db      	uxtb	r3, r3
 80028c8:	220d      	movs	r2, #13
 80028ca:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 80028ce:	4618      	mov	r0, r3
 80028d0:	f000 ffa6 	bl	8003820 <CODEC_IO_Write>
 80028d4:	4603      	mov	r3, r0
 80028d6:	461a      	mov	r2, r3
 80028d8:	69fb      	ldr	r3, [r7, #28]
 80028da:	4413      	add	r3, r2
 80028dc:	61fb      	str	r3, [r7, #28]
      break;    
 80028de:	e006      	b.n	80028ee <wm8994_Init+0x702>
    case INPUT_DEVICE_INPUT_LINE_2 :
    default:
      /* Actually, no other input devices supported */
      counter++;
 80028e0:	69fb      	ldr	r3, [r7, #28]
 80028e2:	3301      	adds	r3, #1
 80028e4:	61fb      	str	r3, [r7, #28]
      break;
 80028e6:	e002      	b.n	80028ee <wm8994_Init+0x702>
    }
  }
  else
  {
    inputEnabled = 0;
 80028e8:	4ba4      	ldr	r3, [pc, #656]	; (8002b7c <wm8994_Init+0x990>)
 80028ea:	2200      	movs	r2, #0
 80028ec:	601a      	str	r2, [r3, #0]
  }
  
  /*  Clock Configurations */
  switch (AudioFreq)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	4aa3      	ldr	r2, [pc, #652]	; (8002b80 <wm8994_Init+0x994>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d079      	beq.n	80029ea <wm8994_Init+0x7fe>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	4aa1      	ldr	r2, [pc, #644]	; (8002b80 <wm8994_Init+0x994>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	f200 80ad 	bhi.w	8002a5a <wm8994_Init+0x86e>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8002906:	4293      	cmp	r3, r2
 8002908:	d061      	beq.n	80029ce <wm8994_Init+0x7e2>
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8002910:	4293      	cmp	r3, r2
 8002912:	f200 80a2 	bhi.w	8002a5a <wm8994_Init+0x86e>
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	f64a 4244 	movw	r2, #44100	; 0xac44
 800291c:	4293      	cmp	r3, r2
 800291e:	f000 808e 	beq.w	8002a3e <wm8994_Init+0x852>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	f64a 4244 	movw	r2, #44100	; 0xac44
 8002928:	4293      	cmp	r3, r2
 800292a:	f200 8096 	bhi.w	8002a5a <wm8994_Init+0x86e>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 8002934:	d03d      	beq.n	80029b2 <wm8994_Init+0x7c6>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 800293c:	f200 808d 	bhi.w	8002a5a <wm8994_Init+0x86e>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	f245 6222 	movw	r2, #22050	; 0x5622
 8002946:	4293      	cmp	r3, r2
 8002948:	d06b      	beq.n	8002a22 <wm8994_Init+0x836>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	f245 6222 	movw	r2, #22050	; 0x5622
 8002950:	4293      	cmp	r3, r2
 8002952:	f200 8082 	bhi.w	8002a5a <wm8994_Init+0x86e>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 800295c:	d01b      	beq.n	8002996 <wm8994_Init+0x7aa>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 8002964:	d879      	bhi.n	8002a5a <wm8994_Init+0x86e>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 800296c:	d005      	beq.n	800297a <wm8994_Init+0x78e>
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	f642 3211 	movw	r2, #11025	; 0x2b11
 8002974:	4293      	cmp	r3, r2
 8002976:	d046      	beq.n	8002a06 <wm8994_Init+0x81a>
 8002978:	e06f      	b.n	8002a5a <wm8994_Init+0x86e>
  {
  case  AUDIO_FREQUENCY_8K:
    /* AIF1 Sample Rate = 8 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0003);
 800297a:	89fb      	ldrh	r3, [r7, #14]
 800297c:	b2db      	uxtb	r3, r3
 800297e:	2203      	movs	r2, #3
 8002980:	f44f 7104 	mov.w	r1, #528	; 0x210
 8002984:	4618      	mov	r0, r3
 8002986:	f000 ff4b 	bl	8003820 <CODEC_IO_Write>
 800298a:	4603      	mov	r3, r0
 800298c:	461a      	mov	r2, r3
 800298e:	69fb      	ldr	r3, [r7, #28]
 8002990:	4413      	add	r3, r2
 8002992:	61fb      	str	r3, [r7, #28]
    break;
 8002994:	e06f      	b.n	8002a76 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_16K:
    /* AIF1 Sample Rate = 16 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0033);
 8002996:	89fb      	ldrh	r3, [r7, #14]
 8002998:	b2db      	uxtb	r3, r3
 800299a:	2233      	movs	r2, #51	; 0x33
 800299c:	f44f 7104 	mov.w	r1, #528	; 0x210
 80029a0:	4618      	mov	r0, r3
 80029a2:	f000 ff3d 	bl	8003820 <CODEC_IO_Write>
 80029a6:	4603      	mov	r3, r0
 80029a8:	461a      	mov	r2, r3
 80029aa:	69fb      	ldr	r3, [r7, #28]
 80029ac:	4413      	add	r3, r2
 80029ae:	61fb      	str	r3, [r7, #28]
    break;
 80029b0:	e061      	b.n	8002a76 <wm8994_Init+0x88a>

  case  AUDIO_FREQUENCY_32K:
    /* AIF1 Sample Rate = 32 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0063);
 80029b2:	89fb      	ldrh	r3, [r7, #14]
 80029b4:	b2db      	uxtb	r3, r3
 80029b6:	2263      	movs	r2, #99	; 0x63
 80029b8:	f44f 7104 	mov.w	r1, #528	; 0x210
 80029bc:	4618      	mov	r0, r3
 80029be:	f000 ff2f 	bl	8003820 <CODEC_IO_Write>
 80029c2:	4603      	mov	r3, r0
 80029c4:	461a      	mov	r2, r3
 80029c6:	69fb      	ldr	r3, [r7, #28]
 80029c8:	4413      	add	r3, r2
 80029ca:	61fb      	str	r3, [r7, #28]
    break;
 80029cc:	e053      	b.n	8002a76 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_48K:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 80029ce:	89fb      	ldrh	r3, [r7, #14]
 80029d0:	b2db      	uxtb	r3, r3
 80029d2:	2283      	movs	r2, #131	; 0x83
 80029d4:	f44f 7104 	mov.w	r1, #528	; 0x210
 80029d8:	4618      	mov	r0, r3
 80029da:	f000 ff21 	bl	8003820 <CODEC_IO_Write>
 80029de:	4603      	mov	r3, r0
 80029e0:	461a      	mov	r2, r3
 80029e2:	69fb      	ldr	r3, [r7, #28]
 80029e4:	4413      	add	r3, r2
 80029e6:	61fb      	str	r3, [r7, #28]
    break;
 80029e8:	e045      	b.n	8002a76 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_96K:
    /* AIF1 Sample Rate = 96 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x00A3);
 80029ea:	89fb      	ldrh	r3, [r7, #14]
 80029ec:	b2db      	uxtb	r3, r3
 80029ee:	22a3      	movs	r2, #163	; 0xa3
 80029f0:	f44f 7104 	mov.w	r1, #528	; 0x210
 80029f4:	4618      	mov	r0, r3
 80029f6:	f000 ff13 	bl	8003820 <CODEC_IO_Write>
 80029fa:	4603      	mov	r3, r0
 80029fc:	461a      	mov	r2, r3
 80029fe:	69fb      	ldr	r3, [r7, #28]
 8002a00:	4413      	add	r3, r2
 8002a02:	61fb      	str	r3, [r7, #28]
    break;
 8002a04:	e037      	b.n	8002a76 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_11K:
    /* AIF1 Sample Rate = 11.025 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0013);
 8002a06:	89fb      	ldrh	r3, [r7, #14]
 8002a08:	b2db      	uxtb	r3, r3
 8002a0a:	2213      	movs	r2, #19
 8002a0c:	f44f 7104 	mov.w	r1, #528	; 0x210
 8002a10:	4618      	mov	r0, r3
 8002a12:	f000 ff05 	bl	8003820 <CODEC_IO_Write>
 8002a16:	4603      	mov	r3, r0
 8002a18:	461a      	mov	r2, r3
 8002a1a:	69fb      	ldr	r3, [r7, #28]
 8002a1c:	4413      	add	r3, r2
 8002a1e:	61fb      	str	r3, [r7, #28]
    break;
 8002a20:	e029      	b.n	8002a76 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_22K:
    /* AIF1 Sample Rate = 22.050 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0043);
 8002a22:	89fb      	ldrh	r3, [r7, #14]
 8002a24:	b2db      	uxtb	r3, r3
 8002a26:	2243      	movs	r2, #67	; 0x43
 8002a28:	f44f 7104 	mov.w	r1, #528	; 0x210
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	f000 fef7 	bl	8003820 <CODEC_IO_Write>
 8002a32:	4603      	mov	r3, r0
 8002a34:	461a      	mov	r2, r3
 8002a36:	69fb      	ldr	r3, [r7, #28]
 8002a38:	4413      	add	r3, r2
 8002a3a:	61fb      	str	r3, [r7, #28]
    break;
 8002a3c:	e01b      	b.n	8002a76 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_44K:
    /* AIF1 Sample Rate = 44.1 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0073);
 8002a3e:	89fb      	ldrh	r3, [r7, #14]
 8002a40:	b2db      	uxtb	r3, r3
 8002a42:	2273      	movs	r2, #115	; 0x73
 8002a44:	f44f 7104 	mov.w	r1, #528	; 0x210
 8002a48:	4618      	mov	r0, r3
 8002a4a:	f000 fee9 	bl	8003820 <CODEC_IO_Write>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	461a      	mov	r2, r3
 8002a52:	69fb      	ldr	r3, [r7, #28]
 8002a54:	4413      	add	r3, r2
 8002a56:	61fb      	str	r3, [r7, #28]
    break; 
 8002a58:	e00d      	b.n	8002a76 <wm8994_Init+0x88a>
    
  default:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 8002a5a:	89fb      	ldrh	r3, [r7, #14]
 8002a5c:	b2db      	uxtb	r3, r3
 8002a5e:	2283      	movs	r2, #131	; 0x83
 8002a60:	f44f 7104 	mov.w	r1, #528	; 0x210
 8002a64:	4618      	mov	r0, r3
 8002a66:	f000 fedb 	bl	8003820 <CODEC_IO_Write>
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	461a      	mov	r2, r3
 8002a6e:	69fb      	ldr	r3, [r7, #28]
 8002a70:	4413      	add	r3, r2
 8002a72:	61fb      	str	r3, [r7, #28]
    break; 
 8002a74:	bf00      	nop
  }

  if(input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8002a76:	8afb      	ldrh	r3, [r7, #22]
 8002a78:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002a7c:	d10e      	bne.n	8002a9c <wm8994_Init+0x8b0>
  {
  /* AIF1 Word Length = 16-bits, AIF1 Format = DSP mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x300, 0x4018);    
 8002a7e:	89fb      	ldrh	r3, [r7, #14]
 8002a80:	b2db      	uxtb	r3, r3
 8002a82:	f244 0218 	movw	r2, #16408	; 0x4018
 8002a86:	f44f 7140 	mov.w	r1, #768	; 0x300
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f000 fec8 	bl	8003820 <CODEC_IO_Write>
 8002a90:	4603      	mov	r3, r0
 8002a92:	461a      	mov	r2, r3
 8002a94:	69fb      	ldr	r3, [r7, #28]
 8002a96:	4413      	add	r3, r2
 8002a98:	61fb      	str	r3, [r7, #28]
 8002a9a:	e00d      	b.n	8002ab8 <wm8994_Init+0x8cc>
  }
  else
  {
  /* AIF1 Word Length = 16-bits, AIF1 Format = I2S (Default Register Value) */
  counter += CODEC_IO_Write(DeviceAddr, 0x300, 0x4010);
 8002a9c:	89fb      	ldrh	r3, [r7, #14]
 8002a9e:	b2db      	uxtb	r3, r3
 8002aa0:	f244 0210 	movw	r2, #16400	; 0x4010
 8002aa4:	f44f 7140 	mov.w	r1, #768	; 0x300
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	f000 feb9 	bl	8003820 <CODEC_IO_Write>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	461a      	mov	r2, r3
 8002ab2:	69fb      	ldr	r3, [r7, #28]
 8002ab4:	4413      	add	r3, r2
 8002ab6:	61fb      	str	r3, [r7, #28]
  }
  
  /* slave mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x302, 0x0000);
 8002ab8:	89fb      	ldrh	r3, [r7, #14]
 8002aba:	b2db      	uxtb	r3, r3
 8002abc:	2200      	movs	r2, #0
 8002abe:	f240 3102 	movw	r1, #770	; 0x302
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	f000 feac 	bl	8003820 <CODEC_IO_Write>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	461a      	mov	r2, r3
 8002acc:	69fb      	ldr	r3, [r7, #28]
 8002ace:	4413      	add	r3, r2
 8002ad0:	61fb      	str	r3, [r7, #28]
  
  /* Enable the DSP processing clock for AIF1, Enable the core clock */
  counter += CODEC_IO_Write(DeviceAddr, 0x208, 0x000A);
 8002ad2:	89fb      	ldrh	r3, [r7, #14]
 8002ad4:	b2db      	uxtb	r3, r3
 8002ad6:	220a      	movs	r2, #10
 8002ad8:	f44f 7102 	mov.w	r1, #520	; 0x208
 8002adc:	4618      	mov	r0, r3
 8002ade:	f000 fe9f 	bl	8003820 <CODEC_IO_Write>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	461a      	mov	r2, r3
 8002ae6:	69fb      	ldr	r3, [r7, #28]
 8002ae8:	4413      	add	r3, r2
 8002aea:	61fb      	str	r3, [r7, #28]
  
  /* Enable AIF1 Clock, AIF1 Clock Source = MCLK1 pin */
  counter += CODEC_IO_Write(DeviceAddr, 0x200, 0x0001);
 8002aec:	89fb      	ldrh	r3, [r7, #14]
 8002aee:	b2db      	uxtb	r3, r3
 8002af0:	2201      	movs	r2, #1
 8002af2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002af6:	4618      	mov	r0, r3
 8002af8:	f000 fe92 	bl	8003820 <CODEC_IO_Write>
 8002afc:	4603      	mov	r3, r0
 8002afe:	461a      	mov	r2, r3
 8002b00:	69fb      	ldr	r3, [r7, #28]
 8002b02:	4413      	add	r3, r2
 8002b04:	61fb      	str	r3, [r7, #28]

  if (output_device > 0)  /* Audio output selected */
 8002b06:	8b3b      	ldrh	r3, [r7, #24]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	f000 817b 	beq.w	8002e04 <wm8994_Init+0xc18>
  {
    if (output_device == OUTPUT_DEVICE_HEADPHONE)
 8002b0e:	8b3b      	ldrh	r3, [r7, #24]
 8002b10:	2b02      	cmp	r3, #2
 8002b12:	d157      	bne.n	8002bc4 <wm8994_Init+0x9d8>
    {      
      /* Select DAC1 (Left) to Left Headphone Output PGA (HPOUT1LVOL) path */
      counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0100);
 8002b14:	89fb      	ldrh	r3, [r7, #14]
 8002b16:	b2db      	uxtb	r3, r3
 8002b18:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002b1c:	212d      	movs	r1, #45	; 0x2d
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f000 fe7e 	bl	8003820 <CODEC_IO_Write>
 8002b24:	4603      	mov	r3, r0
 8002b26:	461a      	mov	r2, r3
 8002b28:	69fb      	ldr	r3, [r7, #28]
 8002b2a:	4413      	add	r3, r2
 8002b2c:	61fb      	str	r3, [r7, #28]
      
      /* Select DAC1 (Right) to Right Headphone Output PGA (HPOUT1RVOL) path */
      counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0100);    
 8002b2e:	89fb      	ldrh	r3, [r7, #14]
 8002b30:	b2db      	uxtb	r3, r3
 8002b32:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002b36:	212e      	movs	r1, #46	; 0x2e
 8002b38:	4618      	mov	r0, r3
 8002b3a:	f000 fe71 	bl	8003820 <CODEC_IO_Write>
 8002b3e:	4603      	mov	r3, r0
 8002b40:	461a      	mov	r2, r3
 8002b42:	69fb      	ldr	r3, [r7, #28]
 8002b44:	4413      	add	r3, r2
 8002b46:	61fb      	str	r3, [r7, #28]
            
      /* Startup sequence for Headphone */
      if(ColdStartup)
 8002b48:	4b0e      	ldr	r3, [pc, #56]	; (8002b84 <wm8994_Init+0x998>)
 8002b4a:	781b      	ldrb	r3, [r3, #0]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d01b      	beq.n	8002b88 <wm8994_Init+0x99c>
      {
        counter += CODEC_IO_Write(DeviceAddr,0x110,0x8100);
 8002b50:	89fb      	ldrh	r3, [r7, #14]
 8002b52:	b2db      	uxtb	r3, r3
 8002b54:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8002b58:	f44f 7188 	mov.w	r1, #272	; 0x110
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	f000 fe5f 	bl	8003820 <CODEC_IO_Write>
 8002b62:	4603      	mov	r3, r0
 8002b64:	461a      	mov	r2, r3
 8002b66:	69fb      	ldr	r3, [r7, #28]
 8002b68:	4413      	add	r3, r2
 8002b6a:	61fb      	str	r3, [r7, #28]
        
        ColdStartup=0;
 8002b6c:	4b05      	ldr	r3, [pc, #20]	; (8002b84 <wm8994_Init+0x998>)
 8002b6e:	2200      	movs	r2, #0
 8002b70:	701a      	strb	r2, [r3, #0]
        /* Add Delay */
        AUDIO_IO_Delay(300);
 8002b72:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002b76:	f001 f829 	bl	8003bcc <AUDIO_IO_Delay>
 8002b7a:	e016      	b.n	8002baa <wm8994_Init+0x9be>
 8002b7c:	20007140 	.word	0x20007140
 8002b80:	00017700 	.word	0x00017700
 8002b84:	20000034 	.word	0x20000034
      }
      else /* Headphone Warm Start-Up */
      { 
        counter += CODEC_IO_Write(DeviceAddr,0x110,0x8108);
 8002b88:	89fb      	ldrh	r3, [r7, #14]
 8002b8a:	b2db      	uxtb	r3, r3
 8002b8c:	f248 1208 	movw	r2, #33032	; 0x8108
 8002b90:	f44f 7188 	mov.w	r1, #272	; 0x110
 8002b94:	4618      	mov	r0, r3
 8002b96:	f000 fe43 	bl	8003820 <CODEC_IO_Write>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	461a      	mov	r2, r3
 8002b9e:	69fb      	ldr	r3, [r7, #28]
 8002ba0:	4413      	add	r3, r2
 8002ba2:	61fb      	str	r3, [r7, #28]
        /* Add Delay */
        AUDIO_IO_Delay(50);
 8002ba4:	2032      	movs	r0, #50	; 0x32
 8002ba6:	f001 f811 	bl	8003bcc <AUDIO_IO_Delay>
      }

      /* Soft un-Mute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0000);
 8002baa:	89fb      	ldrh	r3, [r7, #14]
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	2200      	movs	r2, #0
 8002bb0:	f44f 6184 	mov.w	r1, #1056	; 0x420
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	f000 fe33 	bl	8003820 <CODEC_IO_Write>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	461a      	mov	r2, r3
 8002bbe:	69fb      	ldr	r3, [r7, #28]
 8002bc0:	4413      	add	r3, r2
 8002bc2:	61fb      	str	r3, [r7, #28]
    }
    /* Analog Output Configuration */

    /* Enable SPKRVOL PGA, Enable SPKMIXR, Enable SPKLVOL PGA, Enable SPKMIXL */
    counter += CODEC_IO_Write(DeviceAddr, 0x03, 0x0300);
 8002bc4:	89fb      	ldrh	r3, [r7, #14]
 8002bc6:	b2db      	uxtb	r3, r3
 8002bc8:	f44f 7240 	mov.w	r2, #768	; 0x300
 8002bcc:	2103      	movs	r1, #3
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f000 fe26 	bl	8003820 <CODEC_IO_Write>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	461a      	mov	r2, r3
 8002bd8:	69fb      	ldr	r3, [r7, #28]
 8002bda:	4413      	add	r3, r2
 8002bdc:	61fb      	str	r3, [r7, #28]

    /* Left Speaker Mixer Volume = 0dB */
    counter += CODEC_IO_Write(DeviceAddr, 0x22, 0x0000);
 8002bde:	89fb      	ldrh	r3, [r7, #14]
 8002be0:	b2db      	uxtb	r3, r3
 8002be2:	2200      	movs	r2, #0
 8002be4:	2122      	movs	r1, #34	; 0x22
 8002be6:	4618      	mov	r0, r3
 8002be8:	f000 fe1a 	bl	8003820 <CODEC_IO_Write>
 8002bec:	4603      	mov	r3, r0
 8002bee:	461a      	mov	r2, r3
 8002bf0:	69fb      	ldr	r3, [r7, #28]
 8002bf2:	4413      	add	r3, r2
 8002bf4:	61fb      	str	r3, [r7, #28]

    /* Speaker output mode = Class D, Right Speaker Mixer Volume = 0dB ((0x23, 0x0100) = class AB)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x23, 0x0000);
 8002bf6:	89fb      	ldrh	r3, [r7, #14]
 8002bf8:	b2db      	uxtb	r3, r3
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	2123      	movs	r1, #35	; 0x23
 8002bfe:	4618      	mov	r0, r3
 8002c00:	f000 fe0e 	bl	8003820 <CODEC_IO_Write>
 8002c04:	4603      	mov	r3, r0
 8002c06:	461a      	mov	r2, r3
 8002c08:	69fb      	ldr	r3, [r7, #28]
 8002c0a:	4413      	add	r3, r2
 8002c0c:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC2 (Left) to Left Speaker Mixer (SPKMIXL) path,
    Unmute DAC2 (Right) to Right Speaker Mixer (SPKMIXR) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x36, 0x0300);
 8002c0e:	89fb      	ldrh	r3, [r7, #14]
 8002c10:	b2db      	uxtb	r3, r3
 8002c12:	f44f 7240 	mov.w	r2, #768	; 0x300
 8002c16:	2136      	movs	r1, #54	; 0x36
 8002c18:	4618      	mov	r0, r3
 8002c1a:	f000 fe01 	bl	8003820 <CODEC_IO_Write>
 8002c1e:	4603      	mov	r3, r0
 8002c20:	461a      	mov	r2, r3
 8002c22:	69fb      	ldr	r3, [r7, #28]
 8002c24:	4413      	add	r3, r2
 8002c26:	61fb      	str	r3, [r7, #28]

    /* Enable bias generator, Enable VMID, Enable SPKOUTL, Enable SPKOUTR */
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x3003);
 8002c28:	89fb      	ldrh	r3, [r7, #14]
 8002c2a:	b2db      	uxtb	r3, r3
 8002c2c:	f243 0203 	movw	r2, #12291	; 0x3003
 8002c30:	2101      	movs	r1, #1
 8002c32:	4618      	mov	r0, r3
 8002c34:	f000 fdf4 	bl	8003820 <CODEC_IO_Write>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	461a      	mov	r2, r3
 8002c3c:	69fb      	ldr	r3, [r7, #28]
 8002c3e:	4413      	add	r3, r2
 8002c40:	61fb      	str	r3, [r7, #28]

    /* Headphone/Speaker Enable */

    if (input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8002c42:	8afb      	ldrh	r3, [r7, #22]
 8002c44:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002c48:	d10d      	bne.n	8002c66 <wm8994_Init+0xa7a>
    {
    /* Enable Class W, Class W Envelope Tracking = AIF1 Timeslots 0 and 1 */
    counter += CODEC_IO_Write(DeviceAddr, 0x51, 0x0205);
 8002c4a:	89fb      	ldrh	r3, [r7, #14]
 8002c4c:	b2db      	uxtb	r3, r3
 8002c4e:	f240 2205 	movw	r2, #517	; 0x205
 8002c52:	2151      	movs	r1, #81	; 0x51
 8002c54:	4618      	mov	r0, r3
 8002c56:	f000 fde3 	bl	8003820 <CODEC_IO_Write>
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	461a      	mov	r2, r3
 8002c5e:	69fb      	ldr	r3, [r7, #28]
 8002c60:	4413      	add	r3, r2
 8002c62:	61fb      	str	r3, [r7, #28]
 8002c64:	e00b      	b.n	8002c7e <wm8994_Init+0xa92>
    }
    else
    {
    /* Enable Class W, Class W Envelope Tracking = AIF1 Timeslot 0 */
    counter += CODEC_IO_Write(DeviceAddr, 0x51, 0x0005);      
 8002c66:	89fb      	ldrh	r3, [r7, #14]
 8002c68:	b2db      	uxtb	r3, r3
 8002c6a:	2205      	movs	r2, #5
 8002c6c:	2151      	movs	r1, #81	; 0x51
 8002c6e:	4618      	mov	r0, r3
 8002c70:	f000 fdd6 	bl	8003820 <CODEC_IO_Write>
 8002c74:	4603      	mov	r3, r0
 8002c76:	461a      	mov	r2, r3
 8002c78:	69fb      	ldr	r3, [r7, #28]
 8002c7a:	4413      	add	r3, r2
 8002c7c:	61fb      	str	r3, [r7, #28]
    }

    /* Enable bias generator, Enable VMID, Enable HPOUT1 (Left) and Enable HPOUT1 (Right) input stages */
    /* idem for Speaker */
    power_mgnt_reg_1 |= 0x0303 | 0x3003;
 8002c7e:	8b7b      	ldrh	r3, [r7, #26]
 8002c80:	f443 534c 	orr.w	r3, r3, #13056	; 0x3300
 8002c84:	f043 0303 	orr.w	r3, r3, #3
 8002c88:	837b      	strh	r3, [r7, #26]
    counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 8002c8a:	89fb      	ldrh	r3, [r7, #14]
 8002c8c:	b2db      	uxtb	r3, r3
 8002c8e:	8b7a      	ldrh	r2, [r7, #26]
 8002c90:	2101      	movs	r1, #1
 8002c92:	4618      	mov	r0, r3
 8002c94:	f000 fdc4 	bl	8003820 <CODEC_IO_Write>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	461a      	mov	r2, r3
 8002c9c:	69fb      	ldr	r3, [r7, #28]
 8002c9e:	4413      	add	r3, r2
 8002ca0:	61fb      	str	r3, [r7, #28]

    /* Enable HPOUT1 (Left) and HPOUT1 (Right) intermediate stages */
    counter += CODEC_IO_Write(DeviceAddr, 0x60, 0x0022);
 8002ca2:	89fb      	ldrh	r3, [r7, #14]
 8002ca4:	b2db      	uxtb	r3, r3
 8002ca6:	2222      	movs	r2, #34	; 0x22
 8002ca8:	2160      	movs	r1, #96	; 0x60
 8002caa:	4618      	mov	r0, r3
 8002cac:	f000 fdb8 	bl	8003820 <CODEC_IO_Write>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	461a      	mov	r2, r3
 8002cb4:	69fb      	ldr	r3, [r7, #28]
 8002cb6:	4413      	add	r3, r2
 8002cb8:	61fb      	str	r3, [r7, #28]

    /* Enable Charge Pump */
    counter += CODEC_IO_Write(DeviceAddr, 0x4C, 0x9F25);
 8002cba:	89fb      	ldrh	r3, [r7, #14]
 8002cbc:	b2db      	uxtb	r3, r3
 8002cbe:	f649 7225 	movw	r2, #40741	; 0x9f25
 8002cc2:	214c      	movs	r1, #76	; 0x4c
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	f000 fdab 	bl	8003820 <CODEC_IO_Write>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	461a      	mov	r2, r3
 8002cce:	69fb      	ldr	r3, [r7, #28]
 8002cd0:	4413      	add	r3, r2
 8002cd2:	61fb      	str	r3, [r7, #28]

    /* Add Delay */
    AUDIO_IO_Delay(15);
 8002cd4:	200f      	movs	r0, #15
 8002cd6:	f000 ff79 	bl	8003bcc <AUDIO_IO_Delay>

    /* Select DAC1 (Left) to Left Headphone Output PGA (HPOUT1LVOL) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0001);
 8002cda:	89fb      	ldrh	r3, [r7, #14]
 8002cdc:	b2db      	uxtb	r3, r3
 8002cde:	2201      	movs	r2, #1
 8002ce0:	212d      	movs	r1, #45	; 0x2d
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f000 fd9c 	bl	8003820 <CODEC_IO_Write>
 8002ce8:	4603      	mov	r3, r0
 8002cea:	461a      	mov	r2, r3
 8002cec:	69fb      	ldr	r3, [r7, #28]
 8002cee:	4413      	add	r3, r2
 8002cf0:	61fb      	str	r3, [r7, #28]

    /* Select DAC1 (Right) to Right Headphone Output PGA (HPOUT1RVOL) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0001);
 8002cf2:	89fb      	ldrh	r3, [r7, #14]
 8002cf4:	b2db      	uxtb	r3, r3
 8002cf6:	2201      	movs	r2, #1
 8002cf8:	212e      	movs	r1, #46	; 0x2e
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	f000 fd90 	bl	8003820 <CODEC_IO_Write>
 8002d00:	4603      	mov	r3, r0
 8002d02:	461a      	mov	r2, r3
 8002d04:	69fb      	ldr	r3, [r7, #28]
 8002d06:	4413      	add	r3, r2
 8002d08:	61fb      	str	r3, [r7, #28]

    /* Enable Left Output Mixer (MIXOUTL), Enable Right Output Mixer (MIXOUTR) */
    /* idem for SPKOUTL and SPKOUTR */
    counter += CODEC_IO_Write(DeviceAddr, 0x03, 0x0030 | 0x0300);
 8002d0a:	89fb      	ldrh	r3, [r7, #14]
 8002d0c:	b2db      	uxtb	r3, r3
 8002d0e:	f44f 724c 	mov.w	r2, #816	; 0x330
 8002d12:	2103      	movs	r1, #3
 8002d14:	4618      	mov	r0, r3
 8002d16:	f000 fd83 	bl	8003820 <CODEC_IO_Write>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	461a      	mov	r2, r3
 8002d1e:	69fb      	ldr	r3, [r7, #28]
 8002d20:	4413      	add	r3, r2
 8002d22:	61fb      	str	r3, [r7, #28]

    /* Enable DC Servo and trigger start-up mode on left and right channels */
    counter += CODEC_IO_Write(DeviceAddr, 0x54, 0x0033);
 8002d24:	89fb      	ldrh	r3, [r7, #14]
 8002d26:	b2db      	uxtb	r3, r3
 8002d28:	2233      	movs	r2, #51	; 0x33
 8002d2a:	2154      	movs	r1, #84	; 0x54
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	f000 fd77 	bl	8003820 <CODEC_IO_Write>
 8002d32:	4603      	mov	r3, r0
 8002d34:	461a      	mov	r2, r3
 8002d36:	69fb      	ldr	r3, [r7, #28]
 8002d38:	4413      	add	r3, r2
 8002d3a:	61fb      	str	r3, [r7, #28]

    /* Add Delay */
    AUDIO_IO_Delay(257);
 8002d3c:	f240 1001 	movw	r0, #257	; 0x101
 8002d40:	f000 ff44 	bl	8003bcc <AUDIO_IO_Delay>

    /* Enable HPOUT1 (Left) and HPOUT1 (Right) intermediate and output stages. Remove clamps */
    counter += CODEC_IO_Write(DeviceAddr, 0x60, 0x00EE);
 8002d44:	89fb      	ldrh	r3, [r7, #14]
 8002d46:	b2db      	uxtb	r3, r3
 8002d48:	22ee      	movs	r2, #238	; 0xee
 8002d4a:	2160      	movs	r1, #96	; 0x60
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	f000 fd67 	bl	8003820 <CODEC_IO_Write>
 8002d52:	4603      	mov	r3, r0
 8002d54:	461a      	mov	r2, r3
 8002d56:	69fb      	ldr	r3, [r7, #28]
 8002d58:	4413      	add	r3, r2
 8002d5a:	61fb      	str	r3, [r7, #28]

    /* Unmutes */

    /* Unmute DAC 1 (Left) */
    counter += CODEC_IO_Write(DeviceAddr, 0x610, 0x00C0);
 8002d5c:	89fb      	ldrh	r3, [r7, #14]
 8002d5e:	b2db      	uxtb	r3, r3
 8002d60:	22c0      	movs	r2, #192	; 0xc0
 8002d62:	f44f 61c2 	mov.w	r1, #1552	; 0x610
 8002d66:	4618      	mov	r0, r3
 8002d68:	f000 fd5a 	bl	8003820 <CODEC_IO_Write>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	461a      	mov	r2, r3
 8002d70:	69fb      	ldr	r3, [r7, #28]
 8002d72:	4413      	add	r3, r2
 8002d74:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 1 (Right) */
    counter += CODEC_IO_Write(DeviceAddr, 0x611, 0x00C0);
 8002d76:	89fb      	ldrh	r3, [r7, #14]
 8002d78:	b2db      	uxtb	r3, r3
 8002d7a:	22c0      	movs	r2, #192	; 0xc0
 8002d7c:	f240 6111 	movw	r1, #1553	; 0x611
 8002d80:	4618      	mov	r0, r3
 8002d82:	f000 fd4d 	bl	8003820 <CODEC_IO_Write>
 8002d86:	4603      	mov	r3, r0
 8002d88:	461a      	mov	r2, r3
 8002d8a:	69fb      	ldr	r3, [r7, #28]
 8002d8c:	4413      	add	r3, r2
 8002d8e:	61fb      	str	r3, [r7, #28]

    /* Unmute the AIF1 Timeslot 0 DAC path */
    counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0010);
 8002d90:	89fb      	ldrh	r3, [r7, #14]
 8002d92:	b2db      	uxtb	r3, r3
 8002d94:	2210      	movs	r2, #16
 8002d96:	f44f 6184 	mov.w	r1, #1056	; 0x420
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	f000 fd40 	bl	8003820 <CODEC_IO_Write>
 8002da0:	4603      	mov	r3, r0
 8002da2:	461a      	mov	r2, r3
 8002da4:	69fb      	ldr	r3, [r7, #28]
 8002da6:	4413      	add	r3, r2
 8002da8:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 2 (Left) */
    counter += CODEC_IO_Write(DeviceAddr, 0x612, 0x00C0);
 8002daa:	89fb      	ldrh	r3, [r7, #14]
 8002dac:	b2db      	uxtb	r3, r3
 8002dae:	22c0      	movs	r2, #192	; 0xc0
 8002db0:	f240 6112 	movw	r1, #1554	; 0x612
 8002db4:	4618      	mov	r0, r3
 8002db6:	f000 fd33 	bl	8003820 <CODEC_IO_Write>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	461a      	mov	r2, r3
 8002dbe:	69fb      	ldr	r3, [r7, #28]
 8002dc0:	4413      	add	r3, r2
 8002dc2:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 2 (Right) */
    counter += CODEC_IO_Write(DeviceAddr, 0x613, 0x00C0);
 8002dc4:	89fb      	ldrh	r3, [r7, #14]
 8002dc6:	b2db      	uxtb	r3, r3
 8002dc8:	22c0      	movs	r2, #192	; 0xc0
 8002dca:	f240 6113 	movw	r1, #1555	; 0x613
 8002dce:	4618      	mov	r0, r3
 8002dd0:	f000 fd26 	bl	8003820 <CODEC_IO_Write>
 8002dd4:	4603      	mov	r3, r0
 8002dd6:	461a      	mov	r2, r3
 8002dd8:	69fb      	ldr	r3, [r7, #28]
 8002dda:	4413      	add	r3, r2
 8002ddc:	61fb      	str	r3, [r7, #28]

    /* Unmute the AIF1 Timeslot 1 DAC2 path */
    counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0010);
 8002dde:	89fb      	ldrh	r3, [r7, #14]
 8002de0:	b2db      	uxtb	r3, r3
 8002de2:	2210      	movs	r2, #16
 8002de4:	f240 4122 	movw	r1, #1058	; 0x422
 8002de8:	4618      	mov	r0, r3
 8002dea:	f000 fd19 	bl	8003820 <CODEC_IO_Write>
 8002dee:	4603      	mov	r3, r0
 8002df0:	461a      	mov	r2, r3
 8002df2:	69fb      	ldr	r3, [r7, #28]
 8002df4:	4413      	add	r3, r2
 8002df6:	61fb      	str	r3, [r7, #28]
    
    /* Volume Control */
    wm8994_SetVolume(DeviceAddr, Volume);
 8002df8:	7afa      	ldrb	r2, [r7, #11]
 8002dfa:	89fb      	ldrh	r3, [r7, #14]
 8002dfc:	4611      	mov	r1, r2
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f000 f984 	bl	800310c <wm8994_SetVolume>
  }

  if (input_device > 0) /* Audio input selected */
 8002e04:	8afb      	ldrh	r3, [r7, #22]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	f000 80a6 	beq.w	8002f58 <wm8994_Init+0xd6c>
  {
    if ((input_device == INPUT_DEVICE_DIGITAL_MICROPHONE_1) || (input_device == INPUT_DEVICE_DIGITAL_MICROPHONE_2))
 8002e0c:	8afb      	ldrh	r3, [r7, #22]
 8002e0e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e12:	d003      	beq.n	8002e1c <wm8994_Init+0xc30>
 8002e14:	8afb      	ldrh	r3, [r7, #22]
 8002e16:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002e1a:	d12b      	bne.n	8002e74 <wm8994_Init+0xc88>
    {
      /* Enable Microphone bias 1 generator, Enable VMID */
      power_mgnt_reg_1 |= 0x0013;
 8002e1c:	8b7b      	ldrh	r3, [r7, #26]
 8002e1e:	f043 0313 	orr.w	r3, r3, #19
 8002e22:	837b      	strh	r3, [r7, #26]
      counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 8002e24:	89fb      	ldrh	r3, [r7, #14]
 8002e26:	b2db      	uxtb	r3, r3
 8002e28:	8b7a      	ldrh	r2, [r7, #26]
 8002e2a:	2101      	movs	r1, #1
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	f000 fcf7 	bl	8003820 <CODEC_IO_Write>
 8002e32:	4603      	mov	r3, r0
 8002e34:	461a      	mov	r2, r3
 8002e36:	69fb      	ldr	r3, [r7, #28]
 8002e38:	4413      	add	r3, r2
 8002e3a:	61fb      	str	r3, [r7, #28]

      /* ADC oversample enable */
      counter += CODEC_IO_Write(DeviceAddr, 0x620, 0x0002);
 8002e3c:	89fb      	ldrh	r3, [r7, #14]
 8002e3e:	b2db      	uxtb	r3, r3
 8002e40:	2202      	movs	r2, #2
 8002e42:	f44f 61c4 	mov.w	r1, #1568	; 0x620
 8002e46:	4618      	mov	r0, r3
 8002e48:	f000 fcea 	bl	8003820 <CODEC_IO_Write>
 8002e4c:	4603      	mov	r3, r0
 8002e4e:	461a      	mov	r2, r3
 8002e50:	69fb      	ldr	r3, [r7, #28]
 8002e52:	4413      	add	r3, r2
 8002e54:	61fb      	str	r3, [r7, #28]

      /* AIF ADC2 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x411, 0x3800);
 8002e56:	89fb      	ldrh	r3, [r7, #14]
 8002e58:	b2db      	uxtb	r3, r3
 8002e5a:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002e5e:	f240 4111 	movw	r1, #1041	; 0x411
 8002e62:	4618      	mov	r0, r3
 8002e64:	f000 fcdc 	bl	8003820 <CODEC_IO_Write>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	461a      	mov	r2, r3
 8002e6c:	69fb      	ldr	r3, [r7, #28]
 8002e6e:	4413      	add	r3, r2
 8002e70:	61fb      	str	r3, [r7, #28]
 8002e72:	e06b      	b.n	8002f4c <wm8994_Init+0xd60>
    }
    else if(input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8002e74:	8afb      	ldrh	r3, [r7, #22]
 8002e76:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002e7a:	d139      	bne.n	8002ef0 <wm8994_Init+0xd04>
    {
      /* Enable Microphone bias 1 generator, Enable VMID */
      power_mgnt_reg_1 |= 0x0013;
 8002e7c:	8b7b      	ldrh	r3, [r7, #26]
 8002e7e:	f043 0313 	orr.w	r3, r3, #19
 8002e82:	837b      	strh	r3, [r7, #26]
      counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 8002e84:	89fb      	ldrh	r3, [r7, #14]
 8002e86:	b2db      	uxtb	r3, r3
 8002e88:	8b7a      	ldrh	r2, [r7, #26]
 8002e8a:	2101      	movs	r1, #1
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	f000 fcc7 	bl	8003820 <CODEC_IO_Write>
 8002e92:	4603      	mov	r3, r0
 8002e94:	461a      	mov	r2, r3
 8002e96:	69fb      	ldr	r3, [r7, #28]
 8002e98:	4413      	add	r3, r2
 8002e9a:	61fb      	str	r3, [r7, #28]

      /* ADC oversample enable */
      counter += CODEC_IO_Write(DeviceAddr, 0x620, 0x0002);
 8002e9c:	89fb      	ldrh	r3, [r7, #14]
 8002e9e:	b2db      	uxtb	r3, r3
 8002ea0:	2202      	movs	r2, #2
 8002ea2:	f44f 61c4 	mov.w	r1, #1568	; 0x620
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	f000 fcba 	bl	8003820 <CODEC_IO_Write>
 8002eac:	4603      	mov	r3, r0
 8002eae:	461a      	mov	r2, r3
 8002eb0:	69fb      	ldr	r3, [r7, #28]
 8002eb2:	4413      	add	r3, r2
 8002eb4:	61fb      	str	r3, [r7, #28]
    
      /* AIF ADC1 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x410, 0x1800);
 8002eb6:	89fb      	ldrh	r3, [r7, #14]
 8002eb8:	b2db      	uxtb	r3, r3
 8002eba:	f44f 52c0 	mov.w	r2, #6144	; 0x1800
 8002ebe:	f44f 6182 	mov.w	r1, #1040	; 0x410
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	f000 fcac 	bl	8003820 <CODEC_IO_Write>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	461a      	mov	r2, r3
 8002ecc:	69fb      	ldr	r3, [r7, #28]
 8002ece:	4413      	add	r3, r2
 8002ed0:	61fb      	str	r3, [r7, #28]
      
      /* AIF ADC2 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x411, 0x1800);      
 8002ed2:	89fb      	ldrh	r3, [r7, #14]
 8002ed4:	b2db      	uxtb	r3, r3
 8002ed6:	f44f 52c0 	mov.w	r2, #6144	; 0x1800
 8002eda:	f240 4111 	movw	r1, #1041	; 0x411
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f000 fc9e 	bl	8003820 <CODEC_IO_Write>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	461a      	mov	r2, r3
 8002ee8:	69fb      	ldr	r3, [r7, #28]
 8002eea:	4413      	add	r3, r2
 8002eec:	61fb      	str	r3, [r7, #28]
 8002eee:	e02d      	b.n	8002f4c <wm8994_Init+0xd60>
    }    
    else if ((input_device == INPUT_DEVICE_INPUT_LINE_1) || (input_device == INPUT_DEVICE_INPUT_LINE_2))
 8002ef0:	8afb      	ldrh	r3, [r7, #22]
 8002ef2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002ef6:	d003      	beq.n	8002f00 <wm8994_Init+0xd14>
 8002ef8:	8afb      	ldrh	r3, [r7, #22]
 8002efa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002efe:	d125      	bne.n	8002f4c <wm8994_Init+0xd60>
    {

      /* Disable mute on IN1L, IN1L Volume = +0dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x18, 0x000B);
 8002f00:	89fb      	ldrh	r3, [r7, #14]
 8002f02:	b2db      	uxtb	r3, r3
 8002f04:	220b      	movs	r2, #11
 8002f06:	2118      	movs	r1, #24
 8002f08:	4618      	mov	r0, r3
 8002f0a:	f000 fc89 	bl	8003820 <CODEC_IO_Write>
 8002f0e:	4603      	mov	r3, r0
 8002f10:	461a      	mov	r2, r3
 8002f12:	69fb      	ldr	r3, [r7, #28]
 8002f14:	4413      	add	r3, r2
 8002f16:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1R, IN1R Volume = +0dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x1A, 0x000B);
 8002f18:	89fb      	ldrh	r3, [r7, #14]
 8002f1a:	b2db      	uxtb	r3, r3
 8002f1c:	220b      	movs	r2, #11
 8002f1e:	211a      	movs	r1, #26
 8002f20:	4618      	mov	r0, r3
 8002f22:	f000 fc7d 	bl	8003820 <CODEC_IO_Write>
 8002f26:	4603      	mov	r3, r0
 8002f28:	461a      	mov	r2, r3
 8002f2a:	69fb      	ldr	r3, [r7, #28]
 8002f2c:	4413      	add	r3, r2
 8002f2e:	61fb      	str	r3, [r7, #28]

      /* AIF ADC1 HPF enable, HPF cut = hifi mode fc=4Hz at fs=48kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x410, 0x1800);
 8002f30:	89fb      	ldrh	r3, [r7, #14]
 8002f32:	b2db      	uxtb	r3, r3
 8002f34:	f44f 52c0 	mov.w	r2, #6144	; 0x1800
 8002f38:	f44f 6182 	mov.w	r1, #1040	; 0x410
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	f000 fc6f 	bl	8003820 <CODEC_IO_Write>
 8002f42:	4603      	mov	r3, r0
 8002f44:	461a      	mov	r2, r3
 8002f46:	69fb      	ldr	r3, [r7, #28]
 8002f48:	4413      	add	r3, r2
 8002f4a:	61fb      	str	r3, [r7, #28]
    }
    /* Volume Control */
    wm8994_SetVolume(DeviceAddr, Volume);
 8002f4c:	7afa      	ldrb	r2, [r7, #11]
 8002f4e:	89fb      	ldrh	r3, [r7, #14]
 8002f50:	4611      	mov	r1, r2
 8002f52:	4618      	mov	r0, r3
 8002f54:	f000 f8da 	bl	800310c <wm8994_SetVolume>
  }
  /* Return communication control value */
  return counter;  
 8002f58:	69fb      	ldr	r3, [r7, #28]
}
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	3720      	adds	r7, #32
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}
 8002f62:	bf00      	nop

08002f64 <wm8994_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void wm8994_DeInit(void)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 8002f68:	f000 fdd2 	bl	8003b10 <AUDIO_IO_DeInit>
}
 8002f6c:	bf00      	nop
 8002f6e:	bd80      	pop	{r7, pc}

08002f70 <wm8994_ReadID>:
  * @brief  Get the WM8994 ID.
  * @param DeviceAddr: Device address on communication Bus.
  * @retval The WM8994 ID 
  */
uint32_t wm8994_ReadID(uint16_t DeviceAddr)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b082      	sub	sp, #8
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	4603      	mov	r3, r0
 8002f78:	80fb      	strh	r3, [r7, #6]
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();
 8002f7a:	f000 fdbf 	bl	8003afc <AUDIO_IO_Init>

  return ((uint32_t)AUDIO_IO_Read(DeviceAddr, WM8994_CHIPID_ADDR));
 8002f7e:	88fb      	ldrh	r3, [r7, #6]
 8002f80:	b2db      	uxtb	r3, r3
 8002f82:	2100      	movs	r1, #0
 8002f84:	4618      	mov	r0, r3
 8002f86:	f000 fdf5 	bl	8003b74 <AUDIO_IO_Read>
 8002f8a:	4603      	mov	r3, r0
}
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	3708      	adds	r7, #8
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bd80      	pop	{r7, pc}

08002f94 <wm8994_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b084      	sub	sp, #16
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	6039      	str	r1, [r7, #0]
 8002f9e:	80fb      	strh	r3, [r7, #6]
 8002fa0:	4613      	mov	r3, r2
 8002fa2:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	60fb      	str	r3, [r7, #12]
 
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8002fa8:	88fb      	ldrh	r3, [r7, #6]
 8002faa:	2100      	movs	r1, #0
 8002fac:	4618      	mov	r0, r3
 8002fae:	f000 f9d1 	bl	8003354 <wm8994_SetMute>
 8002fb2:	4602      	mov	r2, r0
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	4413      	add	r3, r2
 8002fb8:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8002fba:	68fb      	ldr	r3, [r7, #12]
}
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	3710      	adds	r7, #16
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bd80      	pop	{r7, pc}

08002fc4 <wm8994_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Pause(uint16_t DeviceAddr)
{  
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b084      	sub	sp, #16
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	4603      	mov	r3, r0
 8002fcc:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8002fce:	2300      	movs	r3, #0
 8002fd0:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8002fd2:	88fb      	ldrh	r3, [r7, #6]
 8002fd4:	2101      	movs	r1, #1
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	f000 f9bc 	bl	8003354 <wm8994_SetMute>
 8002fdc:	4602      	mov	r2, r0
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	4413      	add	r3, r2
 8002fe2:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x01);
 8002fe4:	88fb      	ldrh	r3, [r7, #6]
 8002fe6:	b2db      	uxtb	r3, r3
 8002fe8:	2201      	movs	r2, #1
 8002fea:	2102      	movs	r1, #2
 8002fec:	4618      	mov	r0, r3
 8002fee:	f000 fc17 	bl	8003820 <CODEC_IO_Write>
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	461a      	mov	r2, r3
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	4413      	add	r3, r2
 8002ffa:	60fb      	str	r3, [r7, #12]
 
  return counter;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
}
 8002ffe:	4618      	mov	r0, r3
 8003000:	3710      	adds	r7, #16
 8003002:	46bd      	mov	sp, r7
 8003004:	bd80      	pop	{r7, pc}

08003006 <wm8994_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Resume(uint16_t DeviceAddr)
{
 8003006:	b580      	push	{r7, lr}
 8003008:	b084      	sub	sp, #16
 800300a:	af00      	add	r7, sp, #0
 800300c:	4603      	mov	r3, r0
 800300e:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8003010:	2300      	movs	r3, #0
 8003012:	60fb      	str	r3, [r7, #12]
 
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8003014:	88fb      	ldrh	r3, [r7, #6]
 8003016:	2100      	movs	r1, #0
 8003018:	4618      	mov	r0, r3
 800301a:	f000 f99b 	bl	8003354 <wm8994_SetMute>
 800301e:	4602      	mov	r2, r0
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	4413      	add	r3, r2
 8003024:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8003026:	68fb      	ldr	r3, [r7, #12]
}
 8003028:	4618      	mov	r0, r3
 800302a:	3710      	adds	r7, #16
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}

08003030 <wm8994_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b084      	sub	sp, #16
 8003034:	af00      	add	r7, sp, #0
 8003036:	4603      	mov	r3, r0
 8003038:	6039      	str	r1, [r7, #0]
 800303a:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800303c:	2300      	movs	r3, #0
 800303e:	60fb      	str	r3, [r7, #12]

  if (outputEnabled != 0)
 8003040:	4b31      	ldr	r3, [pc, #196]	; (8003108 <wm8994_Stop+0xd8>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	2b00      	cmp	r3, #0
 8003046:	d05a      	beq.n	80030fe <wm8994_Stop+0xce>
  {
    /* Mute the output first */
    counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8003048:	88fb      	ldrh	r3, [r7, #6]
 800304a:	2101      	movs	r1, #1
 800304c:	4618      	mov	r0, r3
 800304e:	f000 f981 	bl	8003354 <wm8994_SetMute>
 8003052:	4602      	mov	r2, r0
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	4413      	add	r3, r2
 8003058:	60fb      	str	r3, [r7, #12]

    if (CodecPdwnMode == CODEC_PDWN_SW)
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	2b02      	cmp	r3, #2
 800305e:	d04e      	beq.n	80030fe <wm8994_Stop+0xce>
      /* Only output mute required*/
    }
    else /* CODEC_PDWN_HW */
    {
      /* Mute the AIF1 Timeslot 0 DAC1 path */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0200);
 8003060:	88fb      	ldrh	r3, [r7, #6]
 8003062:	b2db      	uxtb	r3, r3
 8003064:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003068:	f44f 6184 	mov.w	r1, #1056	; 0x420
 800306c:	4618      	mov	r0, r3
 800306e:	f000 fbd7 	bl	8003820 <CODEC_IO_Write>
 8003072:	4603      	mov	r3, r0
 8003074:	461a      	mov	r2, r3
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	4413      	add	r3, r2
 800307a:	60fb      	str	r3, [r7, #12]

      /* Mute the AIF1 Timeslot 1 DAC2 path */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0200);
 800307c:	88fb      	ldrh	r3, [r7, #6]
 800307e:	b2db      	uxtb	r3, r3
 8003080:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003084:	f240 4122 	movw	r1, #1058	; 0x422
 8003088:	4618      	mov	r0, r3
 800308a:	f000 fbc9 	bl	8003820 <CODEC_IO_Write>
 800308e:	4603      	mov	r3, r0
 8003090:	461a      	mov	r2, r3
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	4413      	add	r3, r2
 8003096:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1L_TO_HPOUT1L */
      counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0000);
 8003098:	88fb      	ldrh	r3, [r7, #6]
 800309a:	b2db      	uxtb	r3, r3
 800309c:	2200      	movs	r2, #0
 800309e:	212d      	movs	r1, #45	; 0x2d
 80030a0:	4618      	mov	r0, r3
 80030a2:	f000 fbbd 	bl	8003820 <CODEC_IO_Write>
 80030a6:	4603      	mov	r3, r0
 80030a8:	461a      	mov	r2, r3
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	4413      	add	r3, r2
 80030ae:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1R_TO_HPOUT1R */
      counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0000);
 80030b0:	88fb      	ldrh	r3, [r7, #6]
 80030b2:	b2db      	uxtb	r3, r3
 80030b4:	2200      	movs	r2, #0
 80030b6:	212e      	movs	r1, #46	; 0x2e
 80030b8:	4618      	mov	r0, r3
 80030ba:	f000 fbb1 	bl	8003820 <CODEC_IO_Write>
 80030be:	4603      	mov	r3, r0
 80030c0:	461a      	mov	r2, r3
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	4413      	add	r3, r2
 80030c6:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1 and DAC2 */
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0000);
 80030c8:	88fb      	ldrh	r3, [r7, #6]
 80030ca:	b2db      	uxtb	r3, r3
 80030cc:	2200      	movs	r2, #0
 80030ce:	2105      	movs	r1, #5
 80030d0:	4618      	mov	r0, r3
 80030d2:	f000 fba5 	bl	8003820 <CODEC_IO_Write>
 80030d6:	4603      	mov	r3, r0
 80030d8:	461a      	mov	r2, r3
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	4413      	add	r3, r2
 80030de:	60fb      	str	r3, [r7, #12]

      /* Reset Codec by writing in 0x0000 address register */
      counter += CODEC_IO_Write(DeviceAddr, 0x0000, 0x0000);
 80030e0:	88fb      	ldrh	r3, [r7, #6]
 80030e2:	b2db      	uxtb	r3, r3
 80030e4:	2200      	movs	r2, #0
 80030e6:	2100      	movs	r1, #0
 80030e8:	4618      	mov	r0, r3
 80030ea:	f000 fb99 	bl	8003820 <CODEC_IO_Write>
 80030ee:	4603      	mov	r3, r0
 80030f0:	461a      	mov	r2, r3
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	4413      	add	r3, r2
 80030f6:	60fb      	str	r3, [r7, #12]

      outputEnabled = 0;
 80030f8:	4b03      	ldr	r3, [pc, #12]	; (8003108 <wm8994_Stop+0xd8>)
 80030fa:	2200      	movs	r2, #0
 80030fc:	601a      	str	r2, [r3, #0]
    }
  }
  return counter;
 80030fe:	68fb      	ldr	r3, [r7, #12]
}
 8003100:	4618      	mov	r0, r3
 8003102:	3710      	adds	r7, #16
 8003104:	46bd      	mov	sp, r7
 8003106:	bd80      	pop	{r7, pc}
 8003108:	2000713c 	.word	0x2000713c

0800310c <wm8994_SetVolume>:
  * @param Volume: a byte value from 0 to 255 (refer to codec registers 
  *         description for more details).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b084      	sub	sp, #16
 8003110:	af00      	add	r7, sp, #0
 8003112:	4603      	mov	r3, r0
 8003114:	460a      	mov	r2, r1
 8003116:	80fb      	strh	r3, [r7, #6]
 8003118:	4613      	mov	r3, r2
 800311a:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 800311c:	2300      	movs	r3, #0
 800311e:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 8003120:	797b      	ldrb	r3, [r7, #5]
 8003122:	2b64      	cmp	r3, #100	; 0x64
 8003124:	d80b      	bhi.n	800313e <wm8994_SetVolume+0x32>
 8003126:	797a      	ldrb	r2, [r7, #5]
 8003128:	4613      	mov	r3, r2
 800312a:	019b      	lsls	r3, r3, #6
 800312c:	1a9b      	subs	r3, r3, r2
 800312e:	4a86      	ldr	r2, [pc, #536]	; (8003348 <wm8994_SetVolume+0x23c>)
 8003130:	fb82 1203 	smull	r1, r2, r2, r3
 8003134:	1152      	asrs	r2, r2, #5
 8003136:	17db      	asrs	r3, r3, #31
 8003138:	1ad3      	subs	r3, r2, r3
 800313a:	b2db      	uxtb	r3, r3
 800313c:	e000      	b.n	8003140 <wm8994_SetVolume+0x34>
 800313e:	2364      	movs	r3, #100	; 0x64
 8003140:	72fb      	strb	r3, [r7, #11]

  /* Output volume */
  if (outputEnabled != 0)
 8003142:	4b82      	ldr	r3, [pc, #520]	; (800334c <wm8994_SetVolume+0x240>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	2b00      	cmp	r3, #0
 8003148:	f000 809b 	beq.w	8003282 <wm8994_SetVolume+0x176>
  {
    if(convertedvol > 0x3E)
 800314c:	7afb      	ldrb	r3, [r7, #11]
 800314e:	2b3e      	cmp	r3, #62	; 0x3e
 8003150:	d93d      	bls.n	80031ce <wm8994_SetVolume+0xc2>
    {
      /* Unmute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8003152:	88fb      	ldrh	r3, [r7, #6]
 8003154:	2100      	movs	r1, #0
 8003156:	4618      	mov	r0, r3
 8003158:	f000 f8fc 	bl	8003354 <wm8994_SetMute>
 800315c:	4602      	mov	r2, r0
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	4413      	add	r3, r2
 8003162:	60fb      	str	r3, [r7, #12]

      /* Left Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1C, 0x3F | 0x140);
 8003164:	88fb      	ldrh	r3, [r7, #6]
 8003166:	b2db      	uxtb	r3, r3
 8003168:	f240 127f 	movw	r2, #383	; 0x17f
 800316c:	211c      	movs	r1, #28
 800316e:	4618      	mov	r0, r3
 8003170:	f000 fb56 	bl	8003820 <CODEC_IO_Write>
 8003174:	4603      	mov	r3, r0
 8003176:	461a      	mov	r2, r3
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	4413      	add	r3, r2
 800317c:	60fb      	str	r3, [r7, #12]

      /* Right Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1D, 0x3F | 0x140);
 800317e:	88fb      	ldrh	r3, [r7, #6]
 8003180:	b2db      	uxtb	r3, r3
 8003182:	f240 127f 	movw	r2, #383	; 0x17f
 8003186:	211d      	movs	r1, #29
 8003188:	4618      	mov	r0, r3
 800318a:	f000 fb49 	bl	8003820 <CODEC_IO_Write>
 800318e:	4603      	mov	r3, r0
 8003190:	461a      	mov	r2, r3
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	4413      	add	r3, r2
 8003196:	60fb      	str	r3, [r7, #12]

      /* Left Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x26, 0x3F | 0x140);
 8003198:	88fb      	ldrh	r3, [r7, #6]
 800319a:	b2db      	uxtb	r3, r3
 800319c:	f240 127f 	movw	r2, #383	; 0x17f
 80031a0:	2126      	movs	r1, #38	; 0x26
 80031a2:	4618      	mov	r0, r3
 80031a4:	f000 fb3c 	bl	8003820 <CODEC_IO_Write>
 80031a8:	4603      	mov	r3, r0
 80031aa:	461a      	mov	r2, r3
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	4413      	add	r3, r2
 80031b0:	60fb      	str	r3, [r7, #12]

      /* Right Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x27, 0x3F | 0x140);
 80031b2:	88fb      	ldrh	r3, [r7, #6]
 80031b4:	b2db      	uxtb	r3, r3
 80031b6:	f240 127f 	movw	r2, #383	; 0x17f
 80031ba:	2127      	movs	r1, #39	; 0x27
 80031bc:	4618      	mov	r0, r3
 80031be:	f000 fb2f 	bl	8003820 <CODEC_IO_Write>
 80031c2:	4603      	mov	r3, r0
 80031c4:	461a      	mov	r2, r3
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	4413      	add	r3, r2
 80031ca:	60fb      	str	r3, [r7, #12]
 80031cc:	e059      	b.n	8003282 <wm8994_SetVolume+0x176>
    }
    else if (Volume == 0)
 80031ce:	797b      	ldrb	r3, [r7, #5]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d109      	bne.n	80031e8 <wm8994_SetVolume+0xdc>
    {
      /* Mute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 80031d4:	88fb      	ldrh	r3, [r7, #6]
 80031d6:	2101      	movs	r1, #1
 80031d8:	4618      	mov	r0, r3
 80031da:	f000 f8bb 	bl	8003354 <wm8994_SetMute>
 80031de:	4602      	mov	r2, r0
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	4413      	add	r3, r2
 80031e4:	60fb      	str	r3, [r7, #12]
 80031e6:	e04c      	b.n	8003282 <wm8994_SetVolume+0x176>
    }
    else
    {
      /* Unmute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 80031e8:	88fb      	ldrh	r3, [r7, #6]
 80031ea:	2100      	movs	r1, #0
 80031ec:	4618      	mov	r0, r3
 80031ee:	f000 f8b1 	bl	8003354 <wm8994_SetMute>
 80031f2:	4602      	mov	r2, r0
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	4413      	add	r3, r2
 80031f8:	60fb      	str	r3, [r7, #12]

      /* Left Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1C, convertedvol | 0x140);
 80031fa:	88fb      	ldrh	r3, [r7, #6]
 80031fc:	b2d8      	uxtb	r0, r3
 80031fe:	7afb      	ldrb	r3, [r7, #11]
 8003200:	b21b      	sxth	r3, r3
 8003202:	f443 73a0 	orr.w	r3, r3, #320	; 0x140
 8003206:	b21b      	sxth	r3, r3
 8003208:	b29b      	uxth	r3, r3
 800320a:	461a      	mov	r2, r3
 800320c:	211c      	movs	r1, #28
 800320e:	f000 fb07 	bl	8003820 <CODEC_IO_Write>
 8003212:	4603      	mov	r3, r0
 8003214:	461a      	mov	r2, r3
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	4413      	add	r3, r2
 800321a:	60fb      	str	r3, [r7, #12]

      /* Right Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1D, convertedvol | 0x140);
 800321c:	88fb      	ldrh	r3, [r7, #6]
 800321e:	b2d8      	uxtb	r0, r3
 8003220:	7afb      	ldrb	r3, [r7, #11]
 8003222:	b21b      	sxth	r3, r3
 8003224:	f443 73a0 	orr.w	r3, r3, #320	; 0x140
 8003228:	b21b      	sxth	r3, r3
 800322a:	b29b      	uxth	r3, r3
 800322c:	461a      	mov	r2, r3
 800322e:	211d      	movs	r1, #29
 8003230:	f000 faf6 	bl	8003820 <CODEC_IO_Write>
 8003234:	4603      	mov	r3, r0
 8003236:	461a      	mov	r2, r3
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	4413      	add	r3, r2
 800323c:	60fb      	str	r3, [r7, #12]

      /* Left Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x26, convertedvol | 0x140);
 800323e:	88fb      	ldrh	r3, [r7, #6]
 8003240:	b2d8      	uxtb	r0, r3
 8003242:	7afb      	ldrb	r3, [r7, #11]
 8003244:	b21b      	sxth	r3, r3
 8003246:	f443 73a0 	orr.w	r3, r3, #320	; 0x140
 800324a:	b21b      	sxth	r3, r3
 800324c:	b29b      	uxth	r3, r3
 800324e:	461a      	mov	r2, r3
 8003250:	2126      	movs	r1, #38	; 0x26
 8003252:	f000 fae5 	bl	8003820 <CODEC_IO_Write>
 8003256:	4603      	mov	r3, r0
 8003258:	461a      	mov	r2, r3
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	4413      	add	r3, r2
 800325e:	60fb      	str	r3, [r7, #12]

      /* Right Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x27, convertedvol | 0x140);
 8003260:	88fb      	ldrh	r3, [r7, #6]
 8003262:	b2d8      	uxtb	r0, r3
 8003264:	7afb      	ldrb	r3, [r7, #11]
 8003266:	b21b      	sxth	r3, r3
 8003268:	f443 73a0 	orr.w	r3, r3, #320	; 0x140
 800326c:	b21b      	sxth	r3, r3
 800326e:	b29b      	uxth	r3, r3
 8003270:	461a      	mov	r2, r3
 8003272:	2127      	movs	r1, #39	; 0x27
 8003274:	f000 fad4 	bl	8003820 <CODEC_IO_Write>
 8003278:	4603      	mov	r3, r0
 800327a:	461a      	mov	r2, r3
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	4413      	add	r3, r2
 8003280:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Input volume */
  if (inputEnabled != 0)
 8003282:	4b33      	ldr	r3, [pc, #204]	; (8003350 <wm8994_SetVolume+0x244>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d059      	beq.n	800333e <wm8994_SetVolume+0x232>
  {
    convertedvol = VOLUME_IN_CONVERT(Volume);
 800328a:	797b      	ldrb	r3, [r7, #5]
 800328c:	2b63      	cmp	r3, #99	; 0x63
 800328e:	d80c      	bhi.n	80032aa <wm8994_SetVolume+0x19e>
 8003290:	797a      	ldrb	r2, [r7, #5]
 8003292:	4613      	mov	r3, r2
 8003294:	011b      	lsls	r3, r3, #4
 8003296:	1a9b      	subs	r3, r3, r2
 8003298:	011b      	lsls	r3, r3, #4
 800329a:	4a2b      	ldr	r2, [pc, #172]	; (8003348 <wm8994_SetVolume+0x23c>)
 800329c:	fb82 1203 	smull	r1, r2, r2, r3
 80032a0:	1152      	asrs	r2, r2, #5
 80032a2:	17db      	asrs	r3, r3, #31
 80032a4:	1ad3      	subs	r3, r2, r3
 80032a6:	b2db      	uxtb	r3, r3
 80032a8:	e000      	b.n	80032ac <wm8994_SetVolume+0x1a0>
 80032aa:	23ef      	movs	r3, #239	; 0xef
 80032ac:	72fb      	strb	r3, [r7, #11]

    /* Left AIF1 ADC1 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x400, convertedvol | 0x100);
 80032ae:	88fb      	ldrh	r3, [r7, #6]
 80032b0:	b2d8      	uxtb	r0, r3
 80032b2:	7afb      	ldrb	r3, [r7, #11]
 80032b4:	b21b      	sxth	r3, r3
 80032b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032ba:	b21b      	sxth	r3, r3
 80032bc:	b29b      	uxth	r3, r3
 80032be:	461a      	mov	r2, r3
 80032c0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80032c4:	f000 faac 	bl	8003820 <CODEC_IO_Write>
 80032c8:	4603      	mov	r3, r0
 80032ca:	461a      	mov	r2, r3
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	4413      	add	r3, r2
 80032d0:	60fb      	str	r3, [r7, #12]

    /* Right AIF1 ADC1 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x401, convertedvol | 0x100);
 80032d2:	88fb      	ldrh	r3, [r7, #6]
 80032d4:	b2d8      	uxtb	r0, r3
 80032d6:	7afb      	ldrb	r3, [r7, #11]
 80032d8:	b21b      	sxth	r3, r3
 80032da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032de:	b21b      	sxth	r3, r3
 80032e0:	b29b      	uxth	r3, r3
 80032e2:	461a      	mov	r2, r3
 80032e4:	f240 4101 	movw	r1, #1025	; 0x401
 80032e8:	f000 fa9a 	bl	8003820 <CODEC_IO_Write>
 80032ec:	4603      	mov	r3, r0
 80032ee:	461a      	mov	r2, r3
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	4413      	add	r3, r2
 80032f4:	60fb      	str	r3, [r7, #12]

    /* Left AIF1 ADC2 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x404, convertedvol | 0x100);
 80032f6:	88fb      	ldrh	r3, [r7, #6]
 80032f8:	b2d8      	uxtb	r0, r3
 80032fa:	7afb      	ldrb	r3, [r7, #11]
 80032fc:	b21b      	sxth	r3, r3
 80032fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003302:	b21b      	sxth	r3, r3
 8003304:	b29b      	uxth	r3, r3
 8003306:	461a      	mov	r2, r3
 8003308:	f240 4104 	movw	r1, #1028	; 0x404
 800330c:	f000 fa88 	bl	8003820 <CODEC_IO_Write>
 8003310:	4603      	mov	r3, r0
 8003312:	461a      	mov	r2, r3
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	4413      	add	r3, r2
 8003318:	60fb      	str	r3, [r7, #12]

    /* Right AIF1 ADC2 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x405, convertedvol | 0x100);
 800331a:	88fb      	ldrh	r3, [r7, #6]
 800331c:	b2d8      	uxtb	r0, r3
 800331e:	7afb      	ldrb	r3, [r7, #11]
 8003320:	b21b      	sxth	r3, r3
 8003322:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003326:	b21b      	sxth	r3, r3
 8003328:	b29b      	uxth	r3, r3
 800332a:	461a      	mov	r2, r3
 800332c:	f240 4105 	movw	r1, #1029	; 0x405
 8003330:	f000 fa76 	bl	8003820 <CODEC_IO_Write>
 8003334:	4603      	mov	r3, r0
 8003336:	461a      	mov	r2, r3
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	4413      	add	r3, r2
 800333c:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 800333e:	68fb      	ldr	r3, [r7, #12]
}
 8003340:	4618      	mov	r0, r3
 8003342:	3710      	adds	r7, #16
 8003344:	46bd      	mov	sp, r7
 8003346:	bd80      	pop	{r7, pc}
 8003348:	51eb851f 	.word	0x51eb851f
 800334c:	2000713c 	.word	0x2000713c
 8003350:	20007140 	.word	0x20007140

08003354 <wm8994_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b084      	sub	sp, #16
 8003358:	af00      	add	r7, sp, #0
 800335a:	4603      	mov	r3, r0
 800335c:	6039      	str	r1, [r7, #0]
 800335e:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8003360:	2300      	movs	r3, #0
 8003362:	60fb      	str	r3, [r7, #12]
  
  if (outputEnabled != 0)
 8003364:	4b21      	ldr	r3, [pc, #132]	; (80033ec <wm8994_SetMute+0x98>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d039      	beq.n	80033e0 <wm8994_SetMute+0x8c>
  {
    /* Set the Mute mode */
    if(Cmd == AUDIO_MUTE_ON)
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	2b01      	cmp	r3, #1
 8003370:	d11c      	bne.n	80033ac <wm8994_SetMute+0x58>
    {
      /* Soft Mute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0200);
 8003372:	88fb      	ldrh	r3, [r7, #6]
 8003374:	b2db      	uxtb	r3, r3
 8003376:	f44f 7200 	mov.w	r2, #512	; 0x200
 800337a:	f44f 6184 	mov.w	r1, #1056	; 0x420
 800337e:	4618      	mov	r0, r3
 8003380:	f000 fa4e 	bl	8003820 <CODEC_IO_Write>
 8003384:	4603      	mov	r3, r0
 8003386:	461a      	mov	r2, r3
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	4413      	add	r3, r2
 800338c:	60fb      	str	r3, [r7, #12]

      /* Soft Mute the AIF1 Timeslot 1 DAC2 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0200);
 800338e:	88fb      	ldrh	r3, [r7, #6]
 8003390:	b2db      	uxtb	r3, r3
 8003392:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003396:	f240 4122 	movw	r1, #1058	; 0x422
 800339a:	4618      	mov	r0, r3
 800339c:	f000 fa40 	bl	8003820 <CODEC_IO_Write>
 80033a0:	4603      	mov	r3, r0
 80033a2:	461a      	mov	r2, r3
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	4413      	add	r3, r2
 80033a8:	60fb      	str	r3, [r7, #12]
 80033aa:	e019      	b.n	80033e0 <wm8994_SetMute+0x8c>
    }
    else /* AUDIO_MUTE_OFF Disable the Mute */
    {
      /* Unmute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0010);
 80033ac:	88fb      	ldrh	r3, [r7, #6]
 80033ae:	b2db      	uxtb	r3, r3
 80033b0:	2210      	movs	r2, #16
 80033b2:	f44f 6184 	mov.w	r1, #1056	; 0x420
 80033b6:	4618      	mov	r0, r3
 80033b8:	f000 fa32 	bl	8003820 <CODEC_IO_Write>
 80033bc:	4603      	mov	r3, r0
 80033be:	461a      	mov	r2, r3
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	4413      	add	r3, r2
 80033c4:	60fb      	str	r3, [r7, #12]

      /* Unmute the AIF1 Timeslot 1 DAC2 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0010);
 80033c6:	88fb      	ldrh	r3, [r7, #6]
 80033c8:	b2db      	uxtb	r3, r3
 80033ca:	2210      	movs	r2, #16
 80033cc:	f240 4122 	movw	r1, #1058	; 0x422
 80033d0:	4618      	mov	r0, r3
 80033d2:	f000 fa25 	bl	8003820 <CODEC_IO_Write>
 80033d6:	4603      	mov	r3, r0
 80033d8:	461a      	mov	r2, r3
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	4413      	add	r3, r2
 80033de:	60fb      	str	r3, [r7, #12]
    }
  }
  return counter;
 80033e0:	68fb      	ldr	r3, [r7, #12]
}
 80033e2:	4618      	mov	r0, r3
 80033e4:	3710      	adds	r7, #16
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}
 80033ea:	bf00      	nop
 80033ec:	2000713c 	.word	0x2000713c

080033f0 <wm8994_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b084      	sub	sp, #16
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	4603      	mov	r3, r0
 80033f8:	460a      	mov	r2, r1
 80033fa:	80fb      	strh	r3, [r7, #6]
 80033fc:	4613      	mov	r3, r2
 80033fe:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 8003400:	2300      	movs	r3, #0
 8003402:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 8003404:	797b      	ldrb	r3, [r7, #5]
 8003406:	2b03      	cmp	r3, #3
 8003408:	f000 808c 	beq.w	8003524 <wm8994_SetOutputMode+0x134>
 800340c:	2b03      	cmp	r3, #3
 800340e:	f300 80cb 	bgt.w	80035a8 <wm8994_SetOutputMode+0x1b8>
 8003412:	2b01      	cmp	r3, #1
 8003414:	d002      	beq.n	800341c <wm8994_SetOutputMode+0x2c>
 8003416:	2b02      	cmp	r3, #2
 8003418:	d042      	beq.n	80034a0 <wm8994_SetOutputMode+0xb0>
 800341a:	e0c5      	b.n	80035a8 <wm8994_SetOutputMode+0x1b8>
  {
  case OUTPUT_DEVICE_SPEAKER:
    /* Enable DAC1 (Left), Enable DAC1 (Right), 
    Disable DAC2 (Left), Disable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0C0C);
 800341c:	88fb      	ldrh	r3, [r7, #6]
 800341e:	b2db      	uxtb	r3, r3
 8003420:	f640 420c 	movw	r2, #3084	; 0xc0c
 8003424:	2105      	movs	r1, #5
 8003426:	4618      	mov	r0, r3
 8003428:	f000 f9fa 	bl	8003820 <CODEC_IO_Write>
 800342c:	4603      	mov	r3, r0
 800342e:	461a      	mov	r2, r3
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	4413      	add	r3, r2
 8003434:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0000);
 8003436:	88fb      	ldrh	r3, [r7, #6]
 8003438:	b2db      	uxtb	r3, r3
 800343a:	2200      	movs	r2, #0
 800343c:	f240 6101 	movw	r1, #1537	; 0x601
 8003440:	4618      	mov	r0, r3
 8003442:	f000 f9ed 	bl	8003820 <CODEC_IO_Write>
 8003446:	4603      	mov	r3, r0
 8003448:	461a      	mov	r2, r3
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	4413      	add	r3, r2
 800344e:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0000);
 8003450:	88fb      	ldrh	r3, [r7, #6]
 8003452:	b2db      	uxtb	r3, r3
 8003454:	2200      	movs	r2, #0
 8003456:	f240 6102 	movw	r1, #1538	; 0x602
 800345a:	4618      	mov	r0, r3
 800345c:	f000 f9e0 	bl	8003820 <CODEC_IO_Write>
 8003460:	4603      	mov	r3, r0
 8003462:	461a      	mov	r2, r3
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	4413      	add	r3, r2
 8003468:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 800346a:	88fb      	ldrh	r3, [r7, #6]
 800346c:	b2db      	uxtb	r3, r3
 800346e:	2202      	movs	r2, #2
 8003470:	f240 6104 	movw	r1, #1540	; 0x604
 8003474:	4618      	mov	r0, r3
 8003476:	f000 f9d3 	bl	8003820 <CODEC_IO_Write>
 800347a:	4603      	mov	r3, r0
 800347c:	461a      	mov	r2, r3
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	4413      	add	r3, r2
 8003482:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 8003484:	88fb      	ldrh	r3, [r7, #6]
 8003486:	b2db      	uxtb	r3, r3
 8003488:	2202      	movs	r2, #2
 800348a:	f240 6105 	movw	r1, #1541	; 0x605
 800348e:	4618      	mov	r0, r3
 8003490:	f000 f9c6 	bl	8003820 <CODEC_IO_Write>
 8003494:	4603      	mov	r3, r0
 8003496:	461a      	mov	r2, r3
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	4413      	add	r3, r2
 800349c:	60fb      	str	r3, [r7, #12]
    break;
 800349e:	e0c5      	b.n	800362c <wm8994_SetOutputMode+0x23c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    /* Disable DAC1 (Left), Disable DAC1 (Right), 
    Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 80034a0:	88fb      	ldrh	r3, [r7, #6]
 80034a2:	b2db      	uxtb	r3, r3
 80034a4:	f240 3203 	movw	r2, #771	; 0x303
 80034a8:	2105      	movs	r1, #5
 80034aa:	4618      	mov	r0, r3
 80034ac:	f000 f9b8 	bl	8003820 <CODEC_IO_Write>
 80034b0:	4603      	mov	r3, r0
 80034b2:	461a      	mov	r2, r3
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	4413      	add	r3, r2
 80034b8:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 80034ba:	88fb      	ldrh	r3, [r7, #6]
 80034bc:	b2db      	uxtb	r3, r3
 80034be:	2201      	movs	r2, #1
 80034c0:	f240 6101 	movw	r1, #1537	; 0x601
 80034c4:	4618      	mov	r0, r3
 80034c6:	f000 f9ab 	bl	8003820 <CODEC_IO_Write>
 80034ca:	4603      	mov	r3, r0
 80034cc:	461a      	mov	r2, r3
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	4413      	add	r3, r2
 80034d2:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 80034d4:	88fb      	ldrh	r3, [r7, #6]
 80034d6:	b2db      	uxtb	r3, r3
 80034d8:	2201      	movs	r2, #1
 80034da:	f240 6102 	movw	r1, #1538	; 0x602
 80034de:	4618      	mov	r0, r3
 80034e0:	f000 f99e 	bl	8003820 <CODEC_IO_Write>
 80034e4:	4603      	mov	r3, r0
 80034e6:	461a      	mov	r2, r3
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	4413      	add	r3, r2
 80034ec:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 80034ee:	88fb      	ldrh	r3, [r7, #6]
 80034f0:	b2db      	uxtb	r3, r3
 80034f2:	2200      	movs	r2, #0
 80034f4:	f240 6104 	movw	r1, #1540	; 0x604
 80034f8:	4618      	mov	r0, r3
 80034fa:	f000 f991 	bl	8003820 <CODEC_IO_Write>
 80034fe:	4603      	mov	r3, r0
 8003500:	461a      	mov	r2, r3
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	4413      	add	r3, r2
 8003506:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 8003508:	88fb      	ldrh	r3, [r7, #6]
 800350a:	b2db      	uxtb	r3, r3
 800350c:	2200      	movs	r2, #0
 800350e:	f240 6105 	movw	r1, #1541	; 0x605
 8003512:	4618      	mov	r0, r3
 8003514:	f000 f984 	bl	8003820 <CODEC_IO_Write>
 8003518:	4603      	mov	r3, r0
 800351a:	461a      	mov	r2, r3
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	4413      	add	r3, r2
 8003520:	60fb      	str	r3, [r7, #12]
    break;
 8003522:	e083      	b.n	800362c <wm8994_SetOutputMode+0x23c>
    
  case OUTPUT_DEVICE_BOTH:
    /* Enable DAC1 (Left), Enable DAC1 (Right), 
    also Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 8003524:	88fb      	ldrh	r3, [r7, #6]
 8003526:	b2db      	uxtb	r3, r3
 8003528:	f640 720f 	movw	r2, #3855	; 0xf0f
 800352c:	2105      	movs	r1, #5
 800352e:	4618      	mov	r0, r3
 8003530:	f000 f976 	bl	8003820 <CODEC_IO_Write>
 8003534:	4603      	mov	r3, r0
 8003536:	461a      	mov	r2, r3
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	4413      	add	r3, r2
 800353c:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 800353e:	88fb      	ldrh	r3, [r7, #6]
 8003540:	b2db      	uxtb	r3, r3
 8003542:	2201      	movs	r2, #1
 8003544:	f240 6101 	movw	r1, #1537	; 0x601
 8003548:	4618      	mov	r0, r3
 800354a:	f000 f969 	bl	8003820 <CODEC_IO_Write>
 800354e:	4603      	mov	r3, r0
 8003550:	461a      	mov	r2, r3
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	4413      	add	r3, r2
 8003556:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8003558:	88fb      	ldrh	r3, [r7, #6]
 800355a:	b2db      	uxtb	r3, r3
 800355c:	2201      	movs	r2, #1
 800355e:	f240 6102 	movw	r1, #1538	; 0x602
 8003562:	4618      	mov	r0, r3
 8003564:	f000 f95c 	bl	8003820 <CODEC_IO_Write>
 8003568:	4603      	mov	r3, r0
 800356a:	461a      	mov	r2, r3
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	4413      	add	r3, r2
 8003570:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 8003572:	88fb      	ldrh	r3, [r7, #6]
 8003574:	b2db      	uxtb	r3, r3
 8003576:	2202      	movs	r2, #2
 8003578:	f240 6104 	movw	r1, #1540	; 0x604
 800357c:	4618      	mov	r0, r3
 800357e:	f000 f94f 	bl	8003820 <CODEC_IO_Write>
 8003582:	4603      	mov	r3, r0
 8003584:	461a      	mov	r2, r3
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	4413      	add	r3, r2
 800358a:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 800358c:	88fb      	ldrh	r3, [r7, #6]
 800358e:	b2db      	uxtb	r3, r3
 8003590:	2202      	movs	r2, #2
 8003592:	f240 6105 	movw	r1, #1541	; 0x605
 8003596:	4618      	mov	r0, r3
 8003598:	f000 f942 	bl	8003820 <CODEC_IO_Write>
 800359c:	4603      	mov	r3, r0
 800359e:	461a      	mov	r2, r3
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	4413      	add	r3, r2
 80035a4:	60fb      	str	r3, [r7, #12]
    break;
 80035a6:	e041      	b.n	800362c <wm8994_SetOutputMode+0x23c>
    
  default:
    /* Disable DAC1 (Left), Disable DAC1 (Right), 
    Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 80035a8:	88fb      	ldrh	r3, [r7, #6]
 80035aa:	b2db      	uxtb	r3, r3
 80035ac:	f240 3203 	movw	r2, #771	; 0x303
 80035b0:	2105      	movs	r1, #5
 80035b2:	4618      	mov	r0, r3
 80035b4:	f000 f934 	bl	8003820 <CODEC_IO_Write>
 80035b8:	4603      	mov	r3, r0
 80035ba:	461a      	mov	r2, r3
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	4413      	add	r3, r2
 80035c0:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 80035c2:	88fb      	ldrh	r3, [r7, #6]
 80035c4:	b2db      	uxtb	r3, r3
 80035c6:	2201      	movs	r2, #1
 80035c8:	f240 6101 	movw	r1, #1537	; 0x601
 80035cc:	4618      	mov	r0, r3
 80035ce:	f000 f927 	bl	8003820 <CODEC_IO_Write>
 80035d2:	4603      	mov	r3, r0
 80035d4:	461a      	mov	r2, r3
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	4413      	add	r3, r2
 80035da:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 80035dc:	88fb      	ldrh	r3, [r7, #6]
 80035de:	b2db      	uxtb	r3, r3
 80035e0:	2201      	movs	r2, #1
 80035e2:	f240 6102 	movw	r1, #1538	; 0x602
 80035e6:	4618      	mov	r0, r3
 80035e8:	f000 f91a 	bl	8003820 <CODEC_IO_Write>
 80035ec:	4603      	mov	r3, r0
 80035ee:	461a      	mov	r2, r3
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	4413      	add	r3, r2
 80035f4:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 80035f6:	88fb      	ldrh	r3, [r7, #6]
 80035f8:	b2db      	uxtb	r3, r3
 80035fa:	2200      	movs	r2, #0
 80035fc:	f240 6104 	movw	r1, #1540	; 0x604
 8003600:	4618      	mov	r0, r3
 8003602:	f000 f90d 	bl	8003820 <CODEC_IO_Write>
 8003606:	4603      	mov	r3, r0
 8003608:	461a      	mov	r2, r3
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	4413      	add	r3, r2
 800360e:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 8003610:	88fb      	ldrh	r3, [r7, #6]
 8003612:	b2db      	uxtb	r3, r3
 8003614:	2200      	movs	r2, #0
 8003616:	f240 6105 	movw	r1, #1541	; 0x605
 800361a:	4618      	mov	r0, r3
 800361c:	f000 f900 	bl	8003820 <CODEC_IO_Write>
 8003620:	4603      	mov	r3, r0
 8003622:	461a      	mov	r2, r3
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	4413      	add	r3, r2
 8003628:	60fb      	str	r3, [r7, #12]
    break;    
 800362a:	bf00      	nop
  }  
  return counter;
 800362c:	68fb      	ldr	r3, [r7, #12]
}
 800362e:	4618      	mov	r0, r3
 8003630:	3710      	adds	r7, #16
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}
	...

08003638 <wm8994_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b084      	sub	sp, #16
 800363c:	af00      	add	r7, sp, #0
 800363e:	4603      	mov	r3, r0
 8003640:	6039      	str	r1, [r7, #0]
 8003642:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8003644:	2300      	movs	r3, #0
 8003646:	60fb      	str	r3, [r7, #12]
 
  /*  Clock Configurations */
  switch (AudioFreq)
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	4a64      	ldr	r2, [pc, #400]	; (80037dc <wm8994_SetFrequency+0x1a4>)
 800364c:	4293      	cmp	r3, r2
 800364e:	d079      	beq.n	8003744 <wm8994_SetFrequency+0x10c>
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	4a62      	ldr	r2, [pc, #392]	; (80037dc <wm8994_SetFrequency+0x1a4>)
 8003654:	4293      	cmp	r3, r2
 8003656:	f200 80ad 	bhi.w	80037b4 <wm8994_SetFrequency+0x17c>
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8003660:	4293      	cmp	r3, r2
 8003662:	d061      	beq.n	8003728 <wm8994_SetFrequency+0xf0>
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	f64b 3280 	movw	r2, #48000	; 0xbb80
 800366a:	4293      	cmp	r3, r2
 800366c:	f200 80a2 	bhi.w	80037b4 <wm8994_SetFrequency+0x17c>
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	f64a 4244 	movw	r2, #44100	; 0xac44
 8003676:	4293      	cmp	r3, r2
 8003678:	f000 808e 	beq.w	8003798 <wm8994_SetFrequency+0x160>
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	f64a 4244 	movw	r2, #44100	; 0xac44
 8003682:	4293      	cmp	r3, r2
 8003684:	f200 8096 	bhi.w	80037b4 <wm8994_SetFrequency+0x17c>
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 800368e:	d03d      	beq.n	800370c <wm8994_SetFrequency+0xd4>
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 8003696:	f200 808d 	bhi.w	80037b4 <wm8994_SetFrequency+0x17c>
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	f245 6222 	movw	r2, #22050	; 0x5622
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d06b      	beq.n	800377c <wm8994_SetFrequency+0x144>
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	f245 6222 	movw	r2, #22050	; 0x5622
 80036aa:	4293      	cmp	r3, r2
 80036ac:	f200 8082 	bhi.w	80037b4 <wm8994_SetFrequency+0x17c>
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 80036b6:	d01b      	beq.n	80036f0 <wm8994_SetFrequency+0xb8>
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 80036be:	d879      	bhi.n	80037b4 <wm8994_SetFrequency+0x17c>
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 80036c6:	d005      	beq.n	80036d4 <wm8994_SetFrequency+0x9c>
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	f642 3211 	movw	r2, #11025	; 0x2b11
 80036ce:	4293      	cmp	r3, r2
 80036d0:	d046      	beq.n	8003760 <wm8994_SetFrequency+0x128>
 80036d2:	e06f      	b.n	80037b4 <wm8994_SetFrequency+0x17c>
  {
  case  AUDIO_FREQUENCY_8K:
    /* AIF1 Sample Rate = 8 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0003);
 80036d4:	88fb      	ldrh	r3, [r7, #6]
 80036d6:	b2db      	uxtb	r3, r3
 80036d8:	2203      	movs	r2, #3
 80036da:	f44f 7104 	mov.w	r1, #528	; 0x210
 80036de:	4618      	mov	r0, r3
 80036e0:	f000 f89e 	bl	8003820 <CODEC_IO_Write>
 80036e4:	4603      	mov	r3, r0
 80036e6:	461a      	mov	r2, r3
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	4413      	add	r3, r2
 80036ec:	60fb      	str	r3, [r7, #12]
    break;
 80036ee:	e06f      	b.n	80037d0 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_16K:
    /* AIF1 Sample Rate = 16 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0033);
 80036f0:	88fb      	ldrh	r3, [r7, #6]
 80036f2:	b2db      	uxtb	r3, r3
 80036f4:	2233      	movs	r2, #51	; 0x33
 80036f6:	f44f 7104 	mov.w	r1, #528	; 0x210
 80036fa:	4618      	mov	r0, r3
 80036fc:	f000 f890 	bl	8003820 <CODEC_IO_Write>
 8003700:	4603      	mov	r3, r0
 8003702:	461a      	mov	r2, r3
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	4413      	add	r3, r2
 8003708:	60fb      	str	r3, [r7, #12]
    break;
 800370a:	e061      	b.n	80037d0 <wm8994_SetFrequency+0x198>

  case  AUDIO_FREQUENCY_32K:
    /* AIF1 Sample Rate = 32 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0063);
 800370c:	88fb      	ldrh	r3, [r7, #6]
 800370e:	b2db      	uxtb	r3, r3
 8003710:	2263      	movs	r2, #99	; 0x63
 8003712:	f44f 7104 	mov.w	r1, #528	; 0x210
 8003716:	4618      	mov	r0, r3
 8003718:	f000 f882 	bl	8003820 <CODEC_IO_Write>
 800371c:	4603      	mov	r3, r0
 800371e:	461a      	mov	r2, r3
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	4413      	add	r3, r2
 8003724:	60fb      	str	r3, [r7, #12]
    break;
 8003726:	e053      	b.n	80037d0 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_48K:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 8003728:	88fb      	ldrh	r3, [r7, #6]
 800372a:	b2db      	uxtb	r3, r3
 800372c:	2283      	movs	r2, #131	; 0x83
 800372e:	f44f 7104 	mov.w	r1, #528	; 0x210
 8003732:	4618      	mov	r0, r3
 8003734:	f000 f874 	bl	8003820 <CODEC_IO_Write>
 8003738:	4603      	mov	r3, r0
 800373a:	461a      	mov	r2, r3
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	4413      	add	r3, r2
 8003740:	60fb      	str	r3, [r7, #12]
    break;
 8003742:	e045      	b.n	80037d0 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_96K:
    /* AIF1 Sample Rate = 96 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x00A3);
 8003744:	88fb      	ldrh	r3, [r7, #6]
 8003746:	b2db      	uxtb	r3, r3
 8003748:	22a3      	movs	r2, #163	; 0xa3
 800374a:	f44f 7104 	mov.w	r1, #528	; 0x210
 800374e:	4618      	mov	r0, r3
 8003750:	f000 f866 	bl	8003820 <CODEC_IO_Write>
 8003754:	4603      	mov	r3, r0
 8003756:	461a      	mov	r2, r3
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	4413      	add	r3, r2
 800375c:	60fb      	str	r3, [r7, #12]
    break;
 800375e:	e037      	b.n	80037d0 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_11K:
    /* AIF1 Sample Rate = 11.025 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0013);
 8003760:	88fb      	ldrh	r3, [r7, #6]
 8003762:	b2db      	uxtb	r3, r3
 8003764:	2213      	movs	r2, #19
 8003766:	f44f 7104 	mov.w	r1, #528	; 0x210
 800376a:	4618      	mov	r0, r3
 800376c:	f000 f858 	bl	8003820 <CODEC_IO_Write>
 8003770:	4603      	mov	r3, r0
 8003772:	461a      	mov	r2, r3
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	4413      	add	r3, r2
 8003778:	60fb      	str	r3, [r7, #12]
    break;
 800377a:	e029      	b.n	80037d0 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_22K:
    /* AIF1 Sample Rate = 22.050 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0043);
 800377c:	88fb      	ldrh	r3, [r7, #6]
 800377e:	b2db      	uxtb	r3, r3
 8003780:	2243      	movs	r2, #67	; 0x43
 8003782:	f44f 7104 	mov.w	r1, #528	; 0x210
 8003786:	4618      	mov	r0, r3
 8003788:	f000 f84a 	bl	8003820 <CODEC_IO_Write>
 800378c:	4603      	mov	r3, r0
 800378e:	461a      	mov	r2, r3
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	4413      	add	r3, r2
 8003794:	60fb      	str	r3, [r7, #12]
    break;
 8003796:	e01b      	b.n	80037d0 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_44K:
    /* AIF1 Sample Rate = 44.1 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0073);
 8003798:	88fb      	ldrh	r3, [r7, #6]
 800379a:	b2db      	uxtb	r3, r3
 800379c:	2273      	movs	r2, #115	; 0x73
 800379e:	f44f 7104 	mov.w	r1, #528	; 0x210
 80037a2:	4618      	mov	r0, r3
 80037a4:	f000 f83c 	bl	8003820 <CODEC_IO_Write>
 80037a8:	4603      	mov	r3, r0
 80037aa:	461a      	mov	r2, r3
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	4413      	add	r3, r2
 80037b0:	60fb      	str	r3, [r7, #12]
    break; 
 80037b2:	e00d      	b.n	80037d0 <wm8994_SetFrequency+0x198>
    
  default:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 80037b4:	88fb      	ldrh	r3, [r7, #6]
 80037b6:	b2db      	uxtb	r3, r3
 80037b8:	2283      	movs	r2, #131	; 0x83
 80037ba:	f44f 7104 	mov.w	r1, #528	; 0x210
 80037be:	4618      	mov	r0, r3
 80037c0:	f000 f82e 	bl	8003820 <CODEC_IO_Write>
 80037c4:	4603      	mov	r3, r0
 80037c6:	461a      	mov	r2, r3
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	4413      	add	r3, r2
 80037cc:	60fb      	str	r3, [r7, #12]
    break; 
 80037ce:	bf00      	nop
  }
  return counter;
 80037d0:	68fb      	ldr	r3, [r7, #12]
}
 80037d2:	4618      	mov	r0, r3
 80037d4:	3710      	adds	r7, #16
 80037d6:	46bd      	mov	sp, r7
 80037d8:	bd80      	pop	{r7, pc}
 80037da:	bf00      	nop
 80037dc:	00017700 	.word	0x00017700

080037e0 <wm8994_Reset>:
  * @brief Resets wm8994 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Reset(uint16_t DeviceAddr)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b084      	sub	sp, #16
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	4603      	mov	r3, r0
 80037e8:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80037ea:	2300      	movs	r3, #0
 80037ec:	60fb      	str	r3, [r7, #12]
  
  /* Reset Codec by writing in 0x0000 address register */
  counter = CODEC_IO_Write(DeviceAddr, 0x0000, 0x0000);
 80037ee:	88fb      	ldrh	r3, [r7, #6]
 80037f0:	b2db      	uxtb	r3, r3
 80037f2:	2200      	movs	r2, #0
 80037f4:	2100      	movs	r1, #0
 80037f6:	4618      	mov	r0, r3
 80037f8:	f000 f812 	bl	8003820 <CODEC_IO_Write>
 80037fc:	4603      	mov	r3, r0
 80037fe:	60fb      	str	r3, [r7, #12]
  outputEnabled = 0;
 8003800:	4b05      	ldr	r3, [pc, #20]	; (8003818 <wm8994_Reset+0x38>)
 8003802:	2200      	movs	r2, #0
 8003804:	601a      	str	r2, [r3, #0]
  inputEnabled=0;
 8003806:	4b05      	ldr	r3, [pc, #20]	; (800381c <wm8994_Reset+0x3c>)
 8003808:	2200      	movs	r2, #0
 800380a:	601a      	str	r2, [r3, #0]

  return counter;
 800380c:	68fb      	ldr	r3, [r7, #12]
}
 800380e:	4618      	mov	r0, r3
 8003810:	3710      	adds	r7, #16
 8003812:	46bd      	mov	sp, r7
 8003814:	bd80      	pop	{r7, pc}
 8003816:	bf00      	nop
 8003818:	2000713c 	.word	0x2000713c
 800381c:	20007140 	.word	0x20007140

08003820 <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint16_t Reg, uint16_t Value)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b084      	sub	sp, #16
 8003824:	af00      	add	r7, sp, #0
 8003826:	4603      	mov	r3, r0
 8003828:	71fb      	strb	r3, [r7, #7]
 800382a:	460b      	mov	r3, r1
 800382c:	80bb      	strh	r3, [r7, #4]
 800382e:	4613      	mov	r3, r2
 8003830:	807b      	strh	r3, [r7, #2]
  uint32_t result = 0;
 8003832:	2300      	movs	r3, #0
 8003834:	60fb      	str	r3, [r7, #12]
  
 AUDIO_IO_Write(Addr, Reg, Value);
 8003836:	887a      	ldrh	r2, [r7, #2]
 8003838:	88b9      	ldrh	r1, [r7, #4]
 800383a:	79fb      	ldrb	r3, [r7, #7]
 800383c:	4618      	mov	r0, r3
 800383e:	f000 f96f 	bl	8003b20 <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	b2db      	uxtb	r3, r3
}
 8003846:	4618      	mov	r0, r3
 8003848:	3710      	adds	r7, #16
 800384a:	46bd      	mov	sp, r7
 800384c:	bd80      	pop	{r7, pc}
	...

08003850 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b08c      	sub	sp, #48	; 0x30
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;
  
  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	4a51      	ldr	r2, [pc, #324]	; (80039a0 <I2Cx_MspInit+0x150>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d14d      	bne.n	80038fc <I2Cx_MspInit+0xac>
  {
    /* AUDIO and LCD I2C MSP init */

    /*** Configure the GPIOs ***/
    /* Enable GPIO clock */
    DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8003860:	4b50      	ldr	r3, [pc, #320]	; (80039a4 <I2Cx_MspInit+0x154>)
 8003862:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003864:	4a4f      	ldr	r2, [pc, #316]	; (80039a4 <I2Cx_MspInit+0x154>)
 8003866:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800386a:	6313      	str	r3, [r2, #48]	; 0x30
 800386c:	4b4d      	ldr	r3, [pc, #308]	; (80039a4 <I2Cx_MspInit+0x154>)
 800386e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003870:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003874:	61bb      	str	r3, [r7, #24]
 8003876:	69bb      	ldr	r3, [r7, #24]

    /* Configure I2C Tx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 8003878:	2380      	movs	r3, #128	; 0x80
 800387a:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 800387c:	2312      	movs	r3, #18
 800387e:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8003880:	2300      	movs	r3, #0
 8003882:	627b      	str	r3, [r7, #36]	; 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8003884:	2302      	movs	r3, #2
 8003886:	62bb      	str	r3, [r7, #40]	; 0x28
    gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_SDA_AF;
 8003888:	2304      	movs	r3, #4
 800388a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800388c:	f107 031c 	add.w	r3, r7, #28
 8003890:	4619      	mov	r1, r3
 8003892:	4845      	ldr	r0, [pc, #276]	; (80039a8 <I2Cx_MspInit+0x158>)
 8003894:	f001 fb20 	bl	8004ed8 <HAL_GPIO_Init>

    /* Configure I2C Rx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 8003898:	f44f 7380 	mov.w	r3, #256	; 0x100
 800389c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800389e:	f107 031c 	add.w	r3, r7, #28
 80038a2:	4619      	mov	r1, r3
 80038a4:	4840      	ldr	r0, [pc, #256]	; (80039a8 <I2Cx_MspInit+0x158>)
 80038a6:	f001 fb17 	bl	8004ed8 <HAL_GPIO_Init>

    /*** Configure the I2C peripheral ***/
    /* Enable I2C clock */
    DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 80038aa:	4b3e      	ldr	r3, [pc, #248]	; (80039a4 <I2Cx_MspInit+0x154>)
 80038ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ae:	4a3d      	ldr	r2, [pc, #244]	; (80039a4 <I2Cx_MspInit+0x154>)
 80038b0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80038b4:	6413      	str	r3, [r2, #64]	; 0x40
 80038b6:	4b3b      	ldr	r3, [pc, #236]	; (80039a4 <I2Cx_MspInit+0x154>)
 80038b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ba:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80038be:	617b      	str	r3, [r7, #20]
 80038c0:	697b      	ldr	r3, [r7, #20]

    /* Force the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 80038c2:	4b38      	ldr	r3, [pc, #224]	; (80039a4 <I2Cx_MspInit+0x154>)
 80038c4:	6a1b      	ldr	r3, [r3, #32]
 80038c6:	4a37      	ldr	r2, [pc, #220]	; (80039a4 <I2Cx_MspInit+0x154>)
 80038c8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80038cc:	6213      	str	r3, [r2, #32]

    /* Release the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 80038ce:	4b35      	ldr	r3, [pc, #212]	; (80039a4 <I2Cx_MspInit+0x154>)
 80038d0:	6a1b      	ldr	r3, [r3, #32]
 80038d2:	4a34      	ldr	r2, [pc, #208]	; (80039a4 <I2Cx_MspInit+0x154>)
 80038d4:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80038d8:	6213      	str	r3, [r2, #32]

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 80038da:	2200      	movs	r2, #0
 80038dc:	210f      	movs	r1, #15
 80038de:	2048      	movs	r0, #72	; 0x48
 80038e0:	f000 fe7d 	bl	80045de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 80038e4:	2048      	movs	r0, #72	; 0x48
 80038e6:	f000 fe96 	bl	8004616 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 80038ea:	2200      	movs	r2, #0
 80038ec:	210f      	movs	r1, #15
 80038ee:	2049      	movs	r0, #73	; 0x49
 80038f0:	f000 fe75 	bl	80045de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);
 80038f4:	2049      	movs	r0, #73	; 0x49
 80038f6:	f000 fe8e 	bl	8004616 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
  }
}
 80038fa:	e04d      	b.n	8003998 <I2Cx_MspInit+0x148>
    DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80038fc:	4b29      	ldr	r3, [pc, #164]	; (80039a4 <I2Cx_MspInit+0x154>)
 80038fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003900:	4a28      	ldr	r2, [pc, #160]	; (80039a4 <I2Cx_MspInit+0x154>)
 8003902:	f043 0302 	orr.w	r3, r3, #2
 8003906:	6313      	str	r3, [r2, #48]	; 0x30
 8003908:	4b26      	ldr	r3, [pc, #152]	; (80039a4 <I2Cx_MspInit+0x154>)
 800390a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800390c:	f003 0302 	and.w	r3, r3, #2
 8003910:	613b      	str	r3, [r7, #16]
 8003912:	693b      	ldr	r3, [r7, #16]
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 8003914:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003918:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 800391a:	2312      	movs	r3, #18
 800391c:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 800391e:	2300      	movs	r3, #0
 8003920:	627b      	str	r3, [r7, #36]	; 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8003922:	2302      	movs	r3, #2
 8003924:	62bb      	str	r3, [r7, #40]	; 0x28
    gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 8003926:	2304      	movs	r3, #4
 8003928:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800392a:	f107 031c 	add.w	r3, r7, #28
 800392e:	4619      	mov	r1, r3
 8003930:	481e      	ldr	r0, [pc, #120]	; (80039ac <I2Cx_MspInit+0x15c>)
 8003932:	f001 fad1 	bl	8004ed8 <HAL_GPIO_Init>
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 8003936:	f44f 7300 	mov.w	r3, #512	; 0x200
 800393a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800393c:	f107 031c 	add.w	r3, r7, #28
 8003940:	4619      	mov	r1, r3
 8003942:	481a      	ldr	r0, [pc, #104]	; (80039ac <I2Cx_MspInit+0x15c>)
 8003944:	f001 fac8 	bl	8004ed8 <HAL_GPIO_Init>
    DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 8003948:	4b16      	ldr	r3, [pc, #88]	; (80039a4 <I2Cx_MspInit+0x154>)
 800394a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800394c:	4a15      	ldr	r2, [pc, #84]	; (80039a4 <I2Cx_MspInit+0x154>)
 800394e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003952:	6413      	str	r3, [r2, #64]	; 0x40
 8003954:	4b13      	ldr	r3, [pc, #76]	; (80039a4 <I2Cx_MspInit+0x154>)
 8003956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003958:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800395c:	60fb      	str	r3, [r7, #12]
 800395e:	68fb      	ldr	r3, [r7, #12]
    DISCOVERY_EXT_I2Cx_FORCE_RESET();
 8003960:	4b10      	ldr	r3, [pc, #64]	; (80039a4 <I2Cx_MspInit+0x154>)
 8003962:	6a1b      	ldr	r3, [r3, #32]
 8003964:	4a0f      	ldr	r2, [pc, #60]	; (80039a4 <I2Cx_MspInit+0x154>)
 8003966:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800396a:	6213      	str	r3, [r2, #32]
    DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 800396c:	4b0d      	ldr	r3, [pc, #52]	; (80039a4 <I2Cx_MspInit+0x154>)
 800396e:	6a1b      	ldr	r3, [r3, #32]
 8003970:	4a0c      	ldr	r2, [pc, #48]	; (80039a4 <I2Cx_MspInit+0x154>)
 8003972:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003976:	6213      	str	r3, [r2, #32]
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 8003978:	2200      	movs	r2, #0
 800397a:	210f      	movs	r1, #15
 800397c:	201f      	movs	r0, #31
 800397e:	f000 fe2e 	bl	80045de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 8003982:	201f      	movs	r0, #31
 8003984:	f000 fe47 	bl	8004616 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 8003988:	2200      	movs	r2, #0
 800398a:	210f      	movs	r1, #15
 800398c:	2020      	movs	r0, #32
 800398e:	f000 fe26 	bl	80045de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 8003992:	2020      	movs	r0, #32
 8003994:	f000 fe3f 	bl	8004616 <HAL_NVIC_EnableIRQ>
}
 8003998:	bf00      	nop
 800399a:	3730      	adds	r7, #48	; 0x30
 800399c:	46bd      	mov	sp, r7
 800399e:	bd80      	pop	{r7, pc}
 80039a0:	20007144 	.word	0x20007144
 80039a4:	40023800 	.word	0x40023800
 80039a8:	40021c00 	.word	0x40021c00
 80039ac:	40020400 	.word	0x40020400

080039b0 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b082      	sub	sp, #8
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 80039b8:	6878      	ldr	r0, [r7, #4]
 80039ba:	f001 ff55 	bl	8005868 <HAL_I2C_GetState>
 80039be:	4603      	mov	r3, r0
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d125      	bne.n	8003a10 <I2Cx_Init+0x60>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	4a14      	ldr	r2, [pc, #80]	; (8003a18 <I2Cx_Init+0x68>)
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d103      	bne.n	80039d4 <I2Cx_Init+0x24>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	4a13      	ldr	r2, [pc, #76]	; (8003a1c <I2Cx_Init+0x6c>)
 80039d0:	601a      	str	r2, [r3, #0]
 80039d2:	e002      	b.n	80039da <I2Cx_Init+0x2a>
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	4a12      	ldr	r2, [pc, #72]	; (8003a20 <I2Cx_Init+0x70>)
 80039d8:	601a      	str	r2, [r3, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	4a11      	ldr	r2, [pc, #68]	; (8003a24 <I2Cx_Init+0x74>)
 80039de:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2200      	movs	r2, #0
 80039e4:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2201      	movs	r2, #1
 80039ea:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2200      	movs	r2, #0
 80039f0:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2200      	movs	r2, #0
 80039f6:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2200      	movs	r2, #0
 80039fc:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2200      	movs	r2, #0
 8003a02:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 8003a04:	6878      	ldr	r0, [r7, #4]
 8003a06:	f7ff ff23 	bl	8003850 <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 8003a0a:	6878      	ldr	r0, [r7, #4]
 8003a0c:	f001 fc2a 	bl	8005264 <HAL_I2C_Init>
  }
}
 8003a10:	bf00      	nop
 8003a12:	3708      	adds	r7, #8
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bd80      	pop	{r7, pc}
 8003a18:	20007144 	.word	0x20007144
 8003a1c:	40005c00 	.word	0x40005c00
 8003a20:	40005400 	.word	0x40005400
 8003a24:	40912732 	.word	0x40912732

08003a28 <I2Cx_ReadMultiple>:
                                           uint8_t Addr,
                                           uint16_t Reg,
                                           uint16_t MemAddress,
                                           uint8_t *Buffer,
                                           uint16_t Length)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b08a      	sub	sp, #40	; 0x28
 8003a2c:	af04      	add	r7, sp, #16
 8003a2e:	60f8      	str	r0, [r7, #12]
 8003a30:	4608      	mov	r0, r1
 8003a32:	4611      	mov	r1, r2
 8003a34:	461a      	mov	r2, r3
 8003a36:	4603      	mov	r3, r0
 8003a38:	72fb      	strb	r3, [r7, #11]
 8003a3a:	460b      	mov	r3, r1
 8003a3c:	813b      	strh	r3, [r7, #8]
 8003a3e:	4613      	mov	r3, r2
 8003a40:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8003a42:	2300      	movs	r3, #0
 8003a44:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8003a46:	7afb      	ldrb	r3, [r7, #11]
 8003a48:	b299      	uxth	r1, r3
 8003a4a:	88f8      	ldrh	r0, [r7, #6]
 8003a4c:	893a      	ldrh	r2, [r7, #8]
 8003a4e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003a52:	9302      	str	r3, [sp, #8]
 8003a54:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003a56:	9301      	str	r3, [sp, #4]
 8003a58:	6a3b      	ldr	r3, [r7, #32]
 8003a5a:	9300      	str	r3, [sp, #0]
 8003a5c:	4603      	mov	r3, r0
 8003a5e:	68f8      	ldr	r0, [r7, #12]
 8003a60:	f001 fde8 	bl	8005634 <HAL_I2C_Mem_Read>
 8003a64:	4603      	mov	r3, r0
 8003a66:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8003a68:	7dfb      	ldrb	r3, [r7, #23]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d004      	beq.n	8003a78 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8003a6e:	7afb      	ldrb	r3, [r7, #11]
 8003a70:	4619      	mov	r1, r3
 8003a72:	68f8      	ldr	r0, [r7, #12]
 8003a74:	f000 f832 	bl	8003adc <I2Cx_Error>
  }
  return status;    
 8003a78:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	3718      	adds	r7, #24
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	bd80      	pop	{r7, pc}

08003a82 <I2Cx_WriteMultiple>:
                                            uint8_t Addr,
                                            uint16_t Reg,
                                            uint16_t MemAddress,
                                            uint8_t *Buffer,
                                            uint16_t Length)
{
 8003a82:	b580      	push	{r7, lr}
 8003a84:	b08a      	sub	sp, #40	; 0x28
 8003a86:	af04      	add	r7, sp, #16
 8003a88:	60f8      	str	r0, [r7, #12]
 8003a8a:	4608      	mov	r0, r1
 8003a8c:	4611      	mov	r1, r2
 8003a8e:	461a      	mov	r2, r3
 8003a90:	4603      	mov	r3, r0
 8003a92:	72fb      	strb	r3, [r7, #11]
 8003a94:	460b      	mov	r3, r1
 8003a96:	813b      	strh	r3, [r7, #8]
 8003a98:	4613      	mov	r3, r2
 8003a9a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	75fb      	strb	r3, [r7, #23]
  
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8003aa0:	7afb      	ldrb	r3, [r7, #11]
 8003aa2:	b299      	uxth	r1, r3
 8003aa4:	88f8      	ldrh	r0, [r7, #6]
 8003aa6:	893a      	ldrh	r2, [r7, #8]
 8003aa8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003aac:	9302      	str	r3, [sp, #8]
 8003aae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003ab0:	9301      	str	r3, [sp, #4]
 8003ab2:	6a3b      	ldr	r3, [r7, #32]
 8003ab4:	9300      	str	r3, [sp, #0]
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	68f8      	ldr	r0, [r7, #12]
 8003aba:	f001 fca7 	bl	800540c <HAL_I2C_Mem_Write>
 8003abe:	4603      	mov	r3, r0
 8003ac0:	75fb      	strb	r3, [r7, #23]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8003ac2:	7dfb      	ldrb	r3, [r7, #23]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d004      	beq.n	8003ad2 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8003ac8:	7afb      	ldrb	r3, [r7, #11]
 8003aca:	4619      	mov	r1, r3
 8003acc:	68f8      	ldr	r0, [r7, #12]
 8003ace:	f000 f805 	bl	8003adc <I2Cx_Error>
  }
  return status;
 8003ad2:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	3718      	adds	r7, #24
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	bd80      	pop	{r7, pc}

08003adc <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b082      	sub	sp, #8
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
 8003ae4:	460b      	mov	r3, r1
 8003ae6:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8003ae8:	6878      	ldr	r0, [r7, #4]
 8003aea:	f001 fc4b 	bl	8005384 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8003aee:	6878      	ldr	r0, [r7, #4]
 8003af0:	f7ff ff5e 	bl	80039b0 <I2Cx_Init>
}
 8003af4:	bf00      	nop
 8003af6:	3708      	adds	r7, #8
 8003af8:	46bd      	mov	sp, r7
 8003afa:	bd80      	pop	{r7, pc}

08003afc <AUDIO_IO_Init>:
/**
  * @brief  Initializes Audio low level.
  * @retval None
  */
void AUDIO_IO_Init(void) 
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 8003b00:	4802      	ldr	r0, [pc, #8]	; (8003b0c <AUDIO_IO_Init+0x10>)
 8003b02:	f7ff ff55 	bl	80039b0 <I2Cx_Init>
}
 8003b06:	bf00      	nop
 8003b08:	bd80      	pop	{r7, pc}
 8003b0a:	bf00      	nop
 8003b0c:	20007144 	.word	0x20007144

08003b10 <AUDIO_IO_DeInit>:
/**
  * @brief  Deinitializes Audio low level.
  * @retval None
  */
void AUDIO_IO_DeInit(void)
{
 8003b10:	b480      	push	{r7}
 8003b12:	af00      	add	r7, sp, #0
}
 8003b14:	bf00      	nop
 8003b16:	46bd      	mov	sp, r7
 8003b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1c:	4770      	bx	lr
	...

08003b20 <AUDIO_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
void AUDIO_IO_Write(uint8_t Addr, uint16_t Reg, uint16_t Value)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b086      	sub	sp, #24
 8003b24:	af02      	add	r7, sp, #8
 8003b26:	4603      	mov	r3, r0
 8003b28:	71fb      	strb	r3, [r7, #7]
 8003b2a:	460b      	mov	r3, r1
 8003b2c:	80bb      	strh	r3, [r7, #4]
 8003b2e:	4613      	mov	r3, r2
 8003b30:	807b      	strh	r3, [r7, #2]
  uint16_t tmp = Value;
 8003b32:	887b      	ldrh	r3, [r7, #2]
 8003b34:	81fb      	strh	r3, [r7, #14]
  
  Value = ((uint16_t)(tmp >> 8) & 0x00FF);
 8003b36:	89fb      	ldrh	r3, [r7, #14]
 8003b38:	0a1b      	lsrs	r3, r3, #8
 8003b3a:	b29b      	uxth	r3, r3
 8003b3c:	807b      	strh	r3, [r7, #2]
  
  Value |= ((uint16_t)(tmp << 8)& 0xFF00);
 8003b3e:	89fb      	ldrh	r3, [r7, #14]
 8003b40:	021b      	lsls	r3, r3, #8
 8003b42:	b29b      	uxth	r3, r3
 8003b44:	b21a      	sxth	r2, r3
 8003b46:	887b      	ldrh	r3, [r7, #2]
 8003b48:	b21b      	sxth	r3, r3
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	b21b      	sxth	r3, r3
 8003b4e:	b29b      	uxth	r3, r3
 8003b50:	807b      	strh	r3, [r7, #2]
  
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_16BIT,(uint8_t*)&Value, 2);
 8003b52:	88ba      	ldrh	r2, [r7, #4]
 8003b54:	79f9      	ldrb	r1, [r7, #7]
 8003b56:	2302      	movs	r3, #2
 8003b58:	9301      	str	r3, [sp, #4]
 8003b5a:	1cbb      	adds	r3, r7, #2
 8003b5c:	9300      	str	r3, [sp, #0]
 8003b5e:	2302      	movs	r3, #2
 8003b60:	4803      	ldr	r0, [pc, #12]	; (8003b70 <AUDIO_IO_Write+0x50>)
 8003b62:	f7ff ff8e 	bl	8003a82 <I2Cx_WriteMultiple>
}
 8003b66:	bf00      	nop
 8003b68:	3710      	adds	r7, #16
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bd80      	pop	{r7, pc}
 8003b6e:	bf00      	nop
 8003b70:	20007144 	.word	0x20007144

08003b74 <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint16_t AUDIO_IO_Read(uint8_t Addr, uint16_t Reg)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b086      	sub	sp, #24
 8003b78:	af02      	add	r7, sp, #8
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	460a      	mov	r2, r1
 8003b7e:	71fb      	strb	r3, [r7, #7]
 8003b80:	4613      	mov	r3, r2
 8003b82:	80bb      	strh	r3, [r7, #4]
  uint16_t read_value = 0, tmp = 0;
 8003b84:	2300      	movs	r3, #0
 8003b86:	81bb      	strh	r3, [r7, #12]
 8003b88:	2300      	movs	r3, #0
 8003b8a:	81fb      	strh	r3, [r7, #14]
  
  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_16BIT, (uint8_t*)&read_value, 2);
 8003b8c:	88ba      	ldrh	r2, [r7, #4]
 8003b8e:	79f9      	ldrb	r1, [r7, #7]
 8003b90:	2302      	movs	r3, #2
 8003b92:	9301      	str	r3, [sp, #4]
 8003b94:	f107 030c 	add.w	r3, r7, #12
 8003b98:	9300      	str	r3, [sp, #0]
 8003b9a:	2302      	movs	r3, #2
 8003b9c:	480a      	ldr	r0, [pc, #40]	; (8003bc8 <AUDIO_IO_Read+0x54>)
 8003b9e:	f7ff ff43 	bl	8003a28 <I2Cx_ReadMultiple>
  
  tmp = ((uint16_t)(read_value >> 8) & 0x00FF);
 8003ba2:	89bb      	ldrh	r3, [r7, #12]
 8003ba4:	0a1b      	lsrs	r3, r3, #8
 8003ba6:	81fb      	strh	r3, [r7, #14]
  
  tmp |= ((uint16_t)(read_value << 8)& 0xFF00);
 8003ba8:	89bb      	ldrh	r3, [r7, #12]
 8003baa:	021b      	lsls	r3, r3, #8
 8003bac:	b29b      	uxth	r3, r3
 8003bae:	b21a      	sxth	r2, r3
 8003bb0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	b21b      	sxth	r3, r3
 8003bb8:	81fb      	strh	r3, [r7, #14]
  
  read_value = tmp;
 8003bba:	89fb      	ldrh	r3, [r7, #14]
 8003bbc:	81bb      	strh	r3, [r7, #12]
  
  return read_value;
 8003bbe:	89bb      	ldrh	r3, [r7, #12]
}
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	3710      	adds	r7, #16
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	bd80      	pop	{r7, pc}
 8003bc8:	20007144 	.word	0x20007144

08003bcc <AUDIO_IO_Delay>:
  * @brief  AUDIO Codec delay 
  * @param  Delay: Delay in ms
  * @retval None
  */
void AUDIO_IO_Delay(uint32_t Delay)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b082      	sub	sp, #8
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8003bd4:	6878      	ldr	r0, [r7, #4]
 8003bd6:	f000 fc03 	bl	80043e0 <HAL_Delay>
}
 8003bda:	bf00      	nop
 8003bdc:	3708      	adds	r7, #8
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}
	...

08003be4 <HAL_SAI_ErrorCallback>:
  * @brief  SAI error callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b084      	sub	sp, #16
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
  HAL_SAI_StateTypeDef audio_out_state;
  HAL_SAI_StateTypeDef audio_in_state;

  audio_out_state = HAL_SAI_GetState(&haudio_out_sai);
 8003bec:	480e      	ldr	r0, [pc, #56]	; (8003c28 <HAL_SAI_ErrorCallback+0x44>)
 8003bee:	f003 fe71 	bl	80078d4 <HAL_SAI_GetState>
 8003bf2:	4603      	mov	r3, r0
 8003bf4:	73fb      	strb	r3, [r7, #15]
  audio_in_state = HAL_SAI_GetState(&haudio_in_sai);
 8003bf6:	480d      	ldr	r0, [pc, #52]	; (8003c2c <HAL_SAI_ErrorCallback+0x48>)
 8003bf8:	f003 fe6c 	bl	80078d4 <HAL_SAI_GetState>
 8003bfc:	4603      	mov	r3, r0
 8003bfe:	73bb      	strb	r3, [r7, #14]

  /* Determines if it is an audio out or audio in error */
  if ((audio_out_state == HAL_SAI_STATE_BUSY) || (audio_out_state == HAL_SAI_STATE_BUSY_TX))
 8003c00:	7bfb      	ldrb	r3, [r7, #15]
 8003c02:	2b02      	cmp	r3, #2
 8003c04:	d002      	beq.n	8003c0c <HAL_SAI_ErrorCallback+0x28>
 8003c06:	7bfb      	ldrb	r3, [r7, #15]
 8003c08:	2b12      	cmp	r3, #18
 8003c0a:	d101      	bne.n	8003c10 <HAL_SAI_ErrorCallback+0x2c>
  {
    BSP_AUDIO_OUT_Error_CallBack();
 8003c0c:	f000 f810 	bl	8003c30 <BSP_AUDIO_OUT_Error_CallBack>
  }

  if ((audio_in_state == HAL_SAI_STATE_BUSY) || (audio_in_state == HAL_SAI_STATE_BUSY_RX))
 8003c10:	7bbb      	ldrb	r3, [r7, #14]
 8003c12:	2b02      	cmp	r3, #2
 8003c14:	d002      	beq.n	8003c1c <HAL_SAI_ErrorCallback+0x38>
 8003c16:	7bbb      	ldrb	r3, [r7, #14]
 8003c18:	2b22      	cmp	r3, #34	; 0x22
 8003c1a:	d101      	bne.n	8003c20 <HAL_SAI_ErrorCallback+0x3c>
  {
    BSP_AUDIO_IN_Error_CallBack();
 8003c1c:	f000 f9fd 	bl	800401a <BSP_AUDIO_IN_Error_CallBack>
  }
}
 8003c20:	bf00      	nop
 8003c22:	3710      	adds	r7, #16
 8003c24:	46bd      	mov	sp, r7
 8003c26:	bd80      	pop	{r7, pc}
 8003c28:	20007190 	.word	0x20007190
 8003c2c:	20007214 	.word	0x20007214

08003c30 <BSP_AUDIO_OUT_Error_CallBack>:
/**
  * @brief  Manages the DMA FIFO error event.
  * @retval None
  */
__weak void BSP_AUDIO_OUT_Error_CallBack(void)
{
 8003c30:	b480      	push	{r7}
 8003c32:	af00      	add	r7, sp, #0
}
 8003c34:	bf00      	nop
 8003c36:	46bd      	mov	sp, r7
 8003c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3c:	4770      	bx	lr
	...

08003c40 <BSP_AUDIO_OUT_MspInit>:
  * @param  hsai: SAI handle
  * @param  Params
  * @retval None
  */
__weak void BSP_AUDIO_OUT_MspInit(SAI_HandleTypeDef *hsai, void *Params)
{ 
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b08c      	sub	sp, #48	; 0x30
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
 8003c48:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_sai_tx;
  GPIO_InitTypeDef  gpio_init_structure;  

  /* Enable SAI clock */
  AUDIO_OUT_SAIx_CLK_ENABLE();
 8003c4a:	4b63      	ldr	r3, [pc, #396]	; (8003dd8 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003c4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c4e:	4a62      	ldr	r2, [pc, #392]	; (8003dd8 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003c50:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003c54:	6453      	str	r3, [r2, #68]	; 0x44
 8003c56:	4b60      	ldr	r3, [pc, #384]	; (8003dd8 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003c58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c5a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003c5e:	61bb      	str	r3, [r7, #24]
 8003c60:	69bb      	ldr	r3, [r7, #24]
  
  /* Enable GPIO clock */
  AUDIO_OUT_SAIx_MCLK_ENABLE();
 8003c62:	4b5d      	ldr	r3, [pc, #372]	; (8003dd8 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c66:	4a5c      	ldr	r2, [pc, #368]	; (8003dd8 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003c68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c6c:	6313      	str	r3, [r2, #48]	; 0x30
 8003c6e:	4b5a      	ldr	r3, [pc, #360]	; (8003dd8 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c76:	617b      	str	r3, [r7, #20]
 8003c78:	697b      	ldr	r3, [r7, #20]
  AUDIO_OUT_SAIx_SCK_SD_ENABLE();
 8003c7a:	4b57      	ldr	r3, [pc, #348]	; (8003dd8 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c7e:	4a56      	ldr	r2, [pc, #344]	; (8003dd8 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003c80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c84:	6313      	str	r3, [r2, #48]	; 0x30
 8003c86:	4b54      	ldr	r3, [pc, #336]	; (8003dd8 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c8e:	613b      	str	r3, [r7, #16]
 8003c90:	693b      	ldr	r3, [r7, #16]
  AUDIO_OUT_SAIx_FS_ENABLE();
 8003c92:	4b51      	ldr	r3, [pc, #324]	; (8003dd8 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c96:	4a50      	ldr	r2, [pc, #320]	; (8003dd8 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003c98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c9c:	6313      	str	r3, [r2, #48]	; 0x30
 8003c9e:	4b4e      	ldr	r3, [pc, #312]	; (8003dd8 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ca2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ca6:	60fb      	str	r3, [r7, #12]
 8003ca8:	68fb      	ldr	r3, [r7, #12]
  /* CODEC_SAI pins configuration: FS, SCK, MCK and SD pins ------------------*/
  gpio_init_structure.Pin = AUDIO_OUT_SAIx_FS_PIN;
 8003caa:	2380      	movs	r3, #128	; 0x80
 8003cac:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8003cae:	2302      	movs	r3, #2
 8003cb0:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	627b      	str	r3, [r7, #36]	; 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8003cb6:	2303      	movs	r3, #3
 8003cb8:	62bb      	str	r3, [r7, #40]	; 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 8003cba:	230a      	movs	r3, #10
 8003cbc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_FS_GPIO_PORT, &gpio_init_structure);
 8003cbe:	f107 031c 	add.w	r3, r7, #28
 8003cc2:	4619      	mov	r1, r3
 8003cc4:	4845      	ldr	r0, [pc, #276]	; (8003ddc <BSP_AUDIO_OUT_MspInit+0x19c>)
 8003cc6:	f001 f907 	bl	8004ed8 <HAL_GPIO_Init>

  gpio_init_structure.Pin = AUDIO_OUT_SAIx_SCK_PIN;
 8003cca:	2320      	movs	r3, #32
 8003ccc:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8003cce:	2302      	movs	r3, #2
 8003cd0:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	627b      	str	r3, [r7, #36]	; 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8003cd6:	2303      	movs	r3, #3
 8003cd8:	62bb      	str	r3, [r7, #40]	; 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_SCK_AF;
 8003cda:	230a      	movs	r3, #10
 8003cdc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_SCK_SD_GPIO_PORT, &gpio_init_structure);
 8003cde:	f107 031c 	add.w	r3, r7, #28
 8003ce2:	4619      	mov	r1, r3
 8003ce4:	483d      	ldr	r0, [pc, #244]	; (8003ddc <BSP_AUDIO_OUT_MspInit+0x19c>)
 8003ce6:	f001 f8f7 	bl	8004ed8 <HAL_GPIO_Init>

  gpio_init_structure.Pin =  AUDIO_OUT_SAIx_SD_PIN;
 8003cea:	2340      	movs	r3, #64	; 0x40
 8003cec:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8003cee:	2302      	movs	r3, #2
 8003cf0:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	627b      	str	r3, [r7, #36]	; 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8003cf6:	2303      	movs	r3, #3
 8003cf8:	62bb      	str	r3, [r7, #40]	; 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 8003cfa:	230a      	movs	r3, #10
 8003cfc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_SCK_SD_GPIO_PORT, &gpio_init_structure);
 8003cfe:	f107 031c 	add.w	r3, r7, #28
 8003d02:	4619      	mov	r1, r3
 8003d04:	4835      	ldr	r0, [pc, #212]	; (8003ddc <BSP_AUDIO_OUT_MspInit+0x19c>)
 8003d06:	f001 f8e7 	bl	8004ed8 <HAL_GPIO_Init>

  gpio_init_structure.Pin = AUDIO_OUT_SAIx_MCLK_PIN;
 8003d0a:	2310      	movs	r3, #16
 8003d0c:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8003d0e:	2302      	movs	r3, #2
 8003d10:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8003d12:	2300      	movs	r3, #0
 8003d14:	627b      	str	r3, [r7, #36]	; 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8003d16:	2303      	movs	r3, #3
 8003d18:	62bb      	str	r3, [r7, #40]	; 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 8003d1a:	230a      	movs	r3, #10
 8003d1c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_MCLK_GPIO_PORT, &gpio_init_structure);
 8003d1e:	f107 031c 	add.w	r3, r7, #28
 8003d22:	4619      	mov	r1, r3
 8003d24:	482d      	ldr	r0, [pc, #180]	; (8003ddc <BSP_AUDIO_OUT_MspInit+0x19c>)
 8003d26:	f001 f8d7 	bl	8004ed8 <HAL_GPIO_Init>

  /* Enable the DMA clock */
  AUDIO_OUT_SAIx_DMAx_CLK_ENABLE();
 8003d2a:	4b2b      	ldr	r3, [pc, #172]	; (8003dd8 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d2e:	4a2a      	ldr	r2, [pc, #168]	; (8003dd8 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003d30:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003d34:	6313      	str	r3, [r2, #48]	; 0x30
 8003d36:	4b28      	ldr	r3, [pc, #160]	; (8003dd8 <BSP_AUDIO_OUT_MspInit+0x198>)
 8003d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d3e:	60bb      	str	r3, [r7, #8]
 8003d40:	68bb      	ldr	r3, [r7, #8]
    
  if(hsai->Instance == AUDIO_OUT_SAIx)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4a26      	ldr	r2, [pc, #152]	; (8003de0 <BSP_AUDIO_OUT_MspInit+0x1a0>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d138      	bne.n	8003dbe <BSP_AUDIO_OUT_MspInit+0x17e>
  {
    /* Configure the hdma_saiTx handle parameters */   
    hdma_sai_tx.Init.Channel             = AUDIO_OUT_SAIx_DMAx_CHANNEL;
 8003d4c:	4b25      	ldr	r3, [pc, #148]	; (8003de4 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003d4e:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8003d52:	605a      	str	r2, [r3, #4]
    hdma_sai_tx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 8003d54:	4b23      	ldr	r3, [pc, #140]	; (8003de4 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003d56:	2240      	movs	r2, #64	; 0x40
 8003d58:	609a      	str	r2, [r3, #8]
    hdma_sai_tx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8003d5a:	4b22      	ldr	r3, [pc, #136]	; (8003de4 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	60da      	str	r2, [r3, #12]
    hdma_sai_tx.Init.MemInc              = DMA_MINC_ENABLE;
 8003d60:	4b20      	ldr	r3, [pc, #128]	; (8003de4 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003d62:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003d66:	611a      	str	r2, [r3, #16]
    hdma_sai_tx.Init.PeriphDataAlignment = AUDIO_OUT_SAIx_DMAx_PERIPH_DATA_SIZE;
 8003d68:	4b1e      	ldr	r3, [pc, #120]	; (8003de4 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003d6a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003d6e:	615a      	str	r2, [r3, #20]
    hdma_sai_tx.Init.MemDataAlignment    = AUDIO_OUT_SAIx_DMAx_MEM_DATA_SIZE;
 8003d70:	4b1c      	ldr	r3, [pc, #112]	; (8003de4 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003d72:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003d76:	619a      	str	r2, [r3, #24]
    hdma_sai_tx.Init.Mode                = DMA_CIRCULAR;
 8003d78:	4b1a      	ldr	r3, [pc, #104]	; (8003de4 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003d7a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003d7e:	61da      	str	r2, [r3, #28]
    hdma_sai_tx.Init.Priority            = DMA_PRIORITY_HIGH;
 8003d80:	4b18      	ldr	r3, [pc, #96]	; (8003de4 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003d82:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003d86:	621a      	str	r2, [r3, #32]
    hdma_sai_tx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 8003d88:	4b16      	ldr	r3, [pc, #88]	; (8003de4 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003d8a:	2204      	movs	r2, #4
 8003d8c:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sai_tx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8003d8e:	4b15      	ldr	r3, [pc, #84]	; (8003de4 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003d90:	2203      	movs	r2, #3
 8003d92:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sai_tx.Init.MemBurst            = DMA_MBURST_SINGLE;
 8003d94:	4b13      	ldr	r3, [pc, #76]	; (8003de4 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003d96:	2200      	movs	r2, #0
 8003d98:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sai_tx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8003d9a:	4b12      	ldr	r3, [pc, #72]	; (8003de4 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	631a      	str	r2, [r3, #48]	; 0x30
    
    hdma_sai_tx.Instance = AUDIO_OUT_SAIx_DMAx_STREAM;
 8003da0:	4b10      	ldr	r3, [pc, #64]	; (8003de4 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003da2:	4a11      	ldr	r2, [pc, #68]	; (8003de8 <BSP_AUDIO_OUT_MspInit+0x1a8>)
 8003da4:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hsai, hdmatx, hdma_sai_tx);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	4a0e      	ldr	r2, [pc, #56]	; (8003de4 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003daa:	66da      	str	r2, [r3, #108]	; 0x6c
 8003dac:	4a0d      	ldr	r2, [pc, #52]	; (8003de4 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6393      	str	r3, [r2, #56]	; 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_sai_tx);
 8003db2:	480c      	ldr	r0, [pc, #48]	; (8003de4 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003db4:	f000 fcf8 	bl	80047a8 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_sai_tx);      
 8003db8:	480a      	ldr	r0, [pc, #40]	; (8003de4 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8003dba:	f000 fc47 	bl	800464c <HAL_DMA_Init>
  }
  
  /* SAI DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_OUT_SAIx_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	210e      	movs	r1, #14
 8003dc2:	203c      	movs	r0, #60	; 0x3c
 8003dc4:	f000 fc0b 	bl	80045de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_OUT_SAIx_DMAx_IRQ); 
 8003dc8:	203c      	movs	r0, #60	; 0x3c
 8003dca:	f000 fc24 	bl	8004616 <HAL_NVIC_EnableIRQ>
}
 8003dce:	bf00      	nop
 8003dd0:	3730      	adds	r7, #48	; 0x30
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	bd80      	pop	{r7, pc}
 8003dd6:	bf00      	nop
 8003dd8:	40023800 	.word	0x40023800
 8003ddc:	40022000 	.word	0x40022000
 8003de0:	40015c04 	.word	0x40015c04
 8003de4:	20007298 	.word	0x20007298
 8003de8:	40026470 	.word	0x40026470

08003dec <BSP_AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @retval None
  */
__weak void BSP_AUDIO_OUT_ClockConfig(SAI_HandleTypeDef *hsai, uint32_t AudioFreq, void *Params)
{ 
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b0a6      	sub	sp, #152	; 0x98
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	60f8      	str	r0, [r7, #12]
 8003df4:	60b9      	str	r1, [r7, #8]
 8003df6:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rcc_ex_clk_init_struct;

  HAL_RCCEx_GetPeriphCLKConfig(&rcc_ex_clk_init_struct);
 8003df8:	f107 0314 	add.w	r3, r7, #20
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	f003 f851 	bl	8006ea4 <HAL_RCCEx_GetPeriphCLKConfig>
  
  /* Set the PLL configuration according to the audio frequency */
  if((AudioFreq == AUDIO_FREQUENCY_11K) || (AudioFreq == AUDIO_FREQUENCY_22K) || (AudioFreq == AUDIO_FREQUENCY_44K))
 8003e02:	68bb      	ldr	r3, [r7, #8]
 8003e04:	f642 3211 	movw	r2, #11025	; 0x2b11
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d009      	beq.n	8003e20 <BSP_AUDIO_OUT_ClockConfig+0x34>
 8003e0c:	68bb      	ldr	r3, [r7, #8]
 8003e0e:	f245 6222 	movw	r2, #22050	; 0x5622
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d004      	beq.n	8003e20 <BSP_AUDIO_OUT_ClockConfig+0x34>
 8003e16:	68bb      	ldr	r3, [r7, #8]
 8003e18:	f64a 4244 	movw	r2, #44100	; 0xac44
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d112      	bne.n	8003e46 <BSP_AUDIO_OUT_ClockConfig+0x5a>
  {
    /* Configure PLLI2S prescalers */
    /* PLLI2S_VCO: VCO_429M
    I2S_CLK(first level) = PLLI2S_VCO/PLLI2SQ = 429/2 = 214.5 Mhz
    I2S_CLK_x = I2S_CLK(first level)/PLLI2SDIVQ = 214.5/19 = 11.289 Mhz */
    rcc_ex_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 8003e20:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003e24:	617b      	str	r3, [r7, #20]
    rcc_ex_clk_init_struct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLI2S;
 8003e26:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003e2a:	657b      	str	r3, [r7, #84]	; 0x54
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SN = 429;
 8003e2c:	f240 13ad 	movw	r3, #429	; 0x1ad
 8003e30:	61bb      	str	r3, [r7, #24]
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SQ = 2;
 8003e32:	2302      	movs	r3, #2
 8003e34:	623b      	str	r3, [r7, #32]
    rcc_ex_clk_init_struct.PLLI2SDivQ = 19;
 8003e36:	2313      	movs	r3, #19
 8003e38:	63bb      	str	r3, [r7, #56]	; 0x38
    
    HAL_RCCEx_PeriphCLKConfig(&rcc_ex_clk_init_struct);
 8003e3a:	f107 0314 	add.w	r3, r7, #20
 8003e3e:	4618      	mov	r0, r3
 8003e40:	f002 fc40 	bl	80066c4 <HAL_RCCEx_PeriphCLKConfig>
 8003e44:	e012      	b.n	8003e6c <BSP_AUDIO_OUT_ClockConfig+0x80>
  {
    /* I2S clock config
    PLLI2S_VCO: VCO_344M
    I2S_CLK(first level) = PLLI2S_VCO/PLLI2SQ = 344/7 = 49.142 Mhz
    I2S_CLK_x = I2S_CLK(first level)/PLLI2SDIVQ = 49.142/1 = 49.142 Mhz */
    rcc_ex_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 8003e46:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003e4a:	617b      	str	r3, [r7, #20]
    rcc_ex_clk_init_struct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLI2S;
 8003e4c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003e50:	657b      	str	r3, [r7, #84]	; 0x54
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SN = 344;
 8003e52:	f44f 73ac 	mov.w	r3, #344	; 0x158
 8003e56:	61bb      	str	r3, [r7, #24]
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SQ = 7;
 8003e58:	2307      	movs	r3, #7
 8003e5a:	623b      	str	r3, [r7, #32]
    rcc_ex_clk_init_struct.PLLI2SDivQ = 1;
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	63bb      	str	r3, [r7, #56]	; 0x38
    
    HAL_RCCEx_PeriphCLKConfig(&rcc_ex_clk_init_struct);
 8003e60:	f107 0314 	add.w	r3, r7, #20
 8003e64:	4618      	mov	r0, r3
 8003e66:	f002 fc2d 	bl	80066c4 <HAL_RCCEx_PeriphCLKConfig>
  }
}
 8003e6a:	bf00      	nop
 8003e6c:	bf00      	nop
 8003e6e:	3798      	adds	r7, #152	; 0x98
 8003e70:	46bd      	mov	sp, r7
 8003e72:	bd80      	pop	{r7, pc}

08003e74 <BSP_AUDIO_IN_Init>:
  * @param  BitRes: Audio frequency to be configured.
  * @param  ChnlNbr: Channel number.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_IN_Init(uint32_t AudioFreq, uint32_t BitRes, uint32_t ChnlNbr)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b084      	sub	sp, #16
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	60f8      	str	r0, [r7, #12]
 8003e7c:	60b9      	str	r1, [r7, #8]
 8003e7e:	607a      	str	r2, [r7, #4]
  return BSP_AUDIO_IN_InitEx(INPUT_DEVICE_DIGITAL_MICROPHONE_2, AudioFreq, BitRes, ChnlNbr); 
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	68ba      	ldr	r2, [r7, #8]
 8003e84:	68f9      	ldr	r1, [r7, #12]
 8003e86:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003e8a:	f000 f805 	bl	8003e98 <BSP_AUDIO_IN_InitEx>
 8003e8e:	4603      	mov	r3, r0
}
 8003e90:	4618      	mov	r0, r3
 8003e92:	3710      	adds	r7, #16
 8003e94:	46bd      	mov	sp, r7
 8003e96:	bd80      	pop	{r7, pc}

08003e98 <BSP_AUDIO_IN_InitEx>:
  * @param  BitRes: Audio frequency to be configured.
  * @param  ChnlNbr: Channel number.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_IN_InitEx(uint16_t InputDevice, uint32_t AudioFreq, uint32_t BitRes, uint32_t ChnlNbr)
{
 8003e98:	b590      	push	{r4, r7, lr}
 8003e9a:	b089      	sub	sp, #36	; 0x24
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	60b9      	str	r1, [r7, #8]
 8003ea0:	607a      	str	r2, [r7, #4]
 8003ea2:	603b      	str	r3, [r7, #0]
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	81fb      	strh	r3, [r7, #14]
  uint8_t ret = AUDIO_ERROR;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	77fb      	strb	r3, [r7, #31]
  uint32_t deviceid = 0x00;
 8003eac:	2300      	movs	r3, #0
 8003eae:	617b      	str	r3, [r7, #20]
  uint32_t slot_active;

  if ((InputDevice != INPUT_DEVICE_INPUT_LINE_1) &&       /* Only INPUT_LINE_1 and MICROPHONE_2 inputs supported */
 8003eb0:	89fb      	ldrh	r3, [r7, #14]
 8003eb2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003eb6:	d006      	beq.n	8003ec6 <BSP_AUDIO_IN_InitEx+0x2e>
 8003eb8:	89fb      	ldrh	r3, [r7, #14]
 8003eba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003ebe:	d002      	beq.n	8003ec6 <BSP_AUDIO_IN_InitEx+0x2e>
      (InputDevice != INPUT_DEVICE_DIGITAL_MICROPHONE_2))
  {
    ret = AUDIO_ERROR;
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	77fb      	strb	r3, [r7, #31]
 8003ec4:	e046      	b.n	8003f54 <BSP_AUDIO_IN_InitEx+0xbc>
  }
  else
  {
    /* Disable SAI */
    SAIx_In_DeInit();
 8003ec6:	f000 fa17 	bl	80042f8 <SAIx_In_DeInit>

    /* PLL clock is set depending on the AudioFreq (44.1khz vs 48khz groups) */
    BSP_AUDIO_OUT_ClockConfig(&haudio_in_sai, AudioFreq, NULL); /* Clock config is shared between AUDIO IN and OUT */
 8003eca:	2200      	movs	r2, #0
 8003ecc:	68b9      	ldr	r1, [r7, #8]
 8003ece:	4824      	ldr	r0, [pc, #144]	; (8003f60 <BSP_AUDIO_IN_InitEx+0xc8>)
 8003ed0:	f7ff ff8c 	bl	8003dec <BSP_AUDIO_OUT_ClockConfig>

    /* SAI data transfer preparation:
    Prepare the Media to be used for the audio transfer from SAI peripheral to memory */
    haudio_in_sai.Instance = AUDIO_IN_SAIx;
 8003ed4:	4b22      	ldr	r3, [pc, #136]	; (8003f60 <BSP_AUDIO_IN_InitEx+0xc8>)
 8003ed6:	4a23      	ldr	r2, [pc, #140]	; (8003f64 <BSP_AUDIO_IN_InitEx+0xcc>)
 8003ed8:	601a      	str	r2, [r3, #0]
    if(HAL_SAI_GetState(&haudio_in_sai) == HAL_SAI_STATE_RESET)
 8003eda:	4821      	ldr	r0, [pc, #132]	; (8003f60 <BSP_AUDIO_IN_InitEx+0xc8>)
 8003edc:	f003 fcfa 	bl	80078d4 <HAL_SAI_GetState>
 8003ee0:	4603      	mov	r3, r0
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d107      	bne.n	8003ef6 <BSP_AUDIO_IN_InitEx+0x5e>
    {
      /* Init the SAI MSP: this __weak function can be redefined by the application*/
      BSP_AUDIO_OUT_MspInit(&haudio_in_sai, NULL);  /* Initialize GPIOs for SAI2 block A Master signals */
 8003ee6:	2100      	movs	r1, #0
 8003ee8:	481d      	ldr	r0, [pc, #116]	; (8003f60 <BSP_AUDIO_IN_InitEx+0xc8>)
 8003eea:	f7ff fea9 	bl	8003c40 <BSP_AUDIO_OUT_MspInit>
      BSP_AUDIO_IN_MspInit(&haudio_in_sai, NULL);
 8003eee:	2100      	movs	r1, #0
 8003ef0:	481b      	ldr	r0, [pc, #108]	; (8003f60 <BSP_AUDIO_IN_InitEx+0xc8>)
 8003ef2:	f000 f899 	bl	8004028 <BSP_AUDIO_IN_MspInit>

    /* Configure SAI in master RX mode :
     *   - SAI2_block_A in master RX mode
     *   - SAI2_block_B in slave RX mode synchronous from SAI2_block_A
     */
    if (InputDevice == INPUT_DEVICE_DIGITAL_MICROPHONE_2)
 8003ef6:	89fb      	ldrh	r3, [r7, #14]
 8003ef8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003efc:	d102      	bne.n	8003f04 <BSP_AUDIO_IN_InitEx+0x6c>
    {
      slot_active = CODEC_AUDIOFRAME_SLOT_13;
 8003efe:	230a      	movs	r3, #10
 8003f00:	61bb      	str	r3, [r7, #24]
 8003f02:	e001      	b.n	8003f08 <BSP_AUDIO_IN_InitEx+0x70>
    }
    else
    {
      slot_active = CODEC_AUDIOFRAME_SLOT_02;
 8003f04:	2305      	movs	r3, #5
 8003f06:	61bb      	str	r3, [r7, #24]
    }
    SAIx_In_Init(SAI_MODEMASTER_RX, slot_active, AudioFreq);
 8003f08:	68ba      	ldr	r2, [r7, #8]
 8003f0a:	69b9      	ldr	r1, [r7, #24]
 8003f0c:	2001      	movs	r0, #1
 8003f0e:	f000 f93d 	bl	800418c <SAIx_In_Init>

    /* wm8994 codec initialization */
    deviceid = wm8994_drv.ReadID(AUDIO_I2C_ADDRESS);
 8003f12:	4b15      	ldr	r3, [pc, #84]	; (8003f68 <BSP_AUDIO_IN_InitEx+0xd0>)
 8003f14:	689b      	ldr	r3, [r3, #8]
 8003f16:	2034      	movs	r0, #52	; 0x34
 8003f18:	4798      	blx	r3
 8003f1a:	6178      	str	r0, [r7, #20]

    if((deviceid) == WM8994_ID)
 8003f1c:	697b      	ldr	r3, [r7, #20]
 8003f1e:	f648 1294 	movw	r2, #35220	; 0x8994
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d109      	bne.n	8003f3a <BSP_AUDIO_IN_InitEx+0xa2>
    {
      /* Reset the Codec Registers */
      wm8994_drv.Reset(AUDIO_I2C_ADDRESS);
 8003f26:	4b10      	ldr	r3, [pc, #64]	; (8003f68 <BSP_AUDIO_IN_InitEx+0xd0>)
 8003f28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f2a:	2034      	movs	r0, #52	; 0x34
 8003f2c:	4798      	blx	r3
      /* Initialize the audio driver structure */
      audio_drv = &wm8994_drv;
 8003f2e:	4b0f      	ldr	r3, [pc, #60]	; (8003f6c <BSP_AUDIO_IN_InitEx+0xd4>)
 8003f30:	4a0d      	ldr	r2, [pc, #52]	; (8003f68 <BSP_AUDIO_IN_InitEx+0xd0>)
 8003f32:	601a      	str	r2, [r3, #0]
      ret = AUDIO_OK;
 8003f34:	2300      	movs	r3, #0
 8003f36:	77fb      	strb	r3, [r7, #31]
 8003f38:	e001      	b.n	8003f3e <BSP_AUDIO_IN_InitEx+0xa6>
    }
    else
    {
      ret = AUDIO_ERROR;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	77fb      	strb	r3, [r7, #31]
    }

    if(ret == AUDIO_OK)
 8003f3e:	7ffb      	ldrb	r3, [r7, #31]
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d107      	bne.n	8003f54 <BSP_AUDIO_IN_InitEx+0xbc>
    {
      /* Initialize the codec internal registers */
      audio_drv->Init(AUDIO_I2C_ADDRESS, InputDevice, 100, AudioFreq);
 8003f44:	4b09      	ldr	r3, [pc, #36]	; (8003f6c <BSP_AUDIO_IN_InitEx+0xd4>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	681c      	ldr	r4, [r3, #0]
 8003f4a:	89f9      	ldrh	r1, [r7, #14]
 8003f4c:	68bb      	ldr	r3, [r7, #8]
 8003f4e:	2264      	movs	r2, #100	; 0x64
 8003f50:	2034      	movs	r0, #52	; 0x34
 8003f52:	47a0      	blx	r4
    }
  }
  return ret;
 8003f54:	7ffb      	ldrb	r3, [r7, #31]
}
 8003f56:	4618      	mov	r0, r3
 8003f58:	3724      	adds	r7, #36	; 0x24
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bd90      	pop	{r4, r7, pc}
 8003f5e:	bf00      	nop
 8003f60:	20007214 	.word	0x20007214
 8003f64:	40015c24 	.word	0x40015c24
 8003f68:	20000004 	.word	0x20000004
 8003f6c:	200151b8 	.word	0x200151b8

08003f70 <BSP_AUDIO_IN_Record>:
  * @param  size: size of the recorded buffer in number of elements (typically number of half-words)
  *               Be careful that it is not the same unit than BSP_AUDIO_OUT_Play function
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t  BSP_AUDIO_IN_Record(uint16_t* pbuf, uint32_t size)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b084      	sub	sp, #16
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
 8003f78:	6039      	str	r1, [r7, #0]
  uint32_t ret = AUDIO_ERROR;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	60fb      	str	r3, [r7, #12]
  
  /* Start the process receive DMA */
  HAL_SAI_Receive_DMA(&haudio_in_sai, (uint8_t*)pbuf, size);
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	b29b      	uxth	r3, r3
 8003f82:	461a      	mov	r2, r3
 8003f84:	6879      	ldr	r1, [r7, #4]
 8003f86:	4805      	ldr	r0, [pc, #20]	; (8003f9c <BSP_AUDIO_IN_Record+0x2c>)
 8003f88:	f003 fc16 	bl	80077b8 <HAL_SAI_Receive_DMA>
  
  /* Return AUDIO_OK when all operations are correctly done */
  ret = AUDIO_OK;
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	60fb      	str	r3, [r7, #12]
  
  return ret;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	b2db      	uxtb	r3, r3
}
 8003f94:	4618      	mov	r0, r3
 8003f96:	3710      	adds	r7, #16
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	bd80      	pop	{r7, pc}
 8003f9c:	20007214 	.word	0x20007214

08003fa0 <BSP_AUDIO_IN_Stop>:
  *           - CODEC_PDWN_HW: completely shut down the codec (physically).
  *                            Then need to reconfigure the Codec after power on.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_IN_Stop(uint32_t Option)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b082      	sub	sp, #8
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
  /* Call the Media layer stop function */
  HAL_SAI_DMAStop(&haudio_in_sai);
 8003fa8:	480c      	ldr	r0, [pc, #48]	; (8003fdc <BSP_AUDIO_IN_Stop+0x3c>)
 8003faa:	f003 fb92 	bl	80076d2 <HAL_SAI_DMAStop>
  
  /* Call Audio Codec Stop function */
  if(audio_drv->Stop(AUDIO_I2C_ADDRESS, Option) != 0)
 8003fae:	4b0c      	ldr	r3, [pc, #48]	; (8003fe0 <BSP_AUDIO_IN_Stop+0x40>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	699b      	ldr	r3, [r3, #24]
 8003fb4:	6879      	ldr	r1, [r7, #4]
 8003fb6:	2034      	movs	r0, #52	; 0x34
 8003fb8:	4798      	blx	r3
 8003fba:	4603      	mov	r3, r0
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d001      	beq.n	8003fc4 <BSP_AUDIO_IN_Stop+0x24>
  {
    return AUDIO_ERROR;
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	e006      	b.n	8003fd2 <BSP_AUDIO_IN_Stop+0x32>
  }
  else
  {
    if(Option == CODEC_PDWN_HW)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2b01      	cmp	r3, #1
 8003fc8:	d102      	bne.n	8003fd0 <BSP_AUDIO_IN_Stop+0x30>
    {
      /* Wait at least 100us */
      HAL_Delay(1);
 8003fca:	2001      	movs	r0, #1
 8003fcc:	f000 fa08 	bl	80043e0 <HAL_Delay>
    }
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 8003fd0:	2300      	movs	r3, #0
  }
}
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	3708      	adds	r7, #8
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	bd80      	pop	{r7, pc}
 8003fda:	bf00      	nop
 8003fdc:	20007214 	.word	0x20007214
 8003fe0:	200151b8 	.word	0x200151b8

08003fe4 <HAL_SAI_RxCpltCallback>:
  * @brief  Rx Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b082      	sub	sp, #8
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
  /* Call the record update function to get the next buffer to fill and its size (size is ignored) */
  BSP_AUDIO_IN_TransferComplete_CallBack();
 8003fec:	f7fd f9ac 	bl	8001348 <BSP_AUDIO_IN_TransferComplete_CallBack>
}
 8003ff0:	bf00      	nop
 8003ff2:	3708      	adds	r7, #8
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	bd80      	pop	{r7, pc}

08003ff8 <HAL_SAI_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b082      	sub	sp, #8
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
  /* Manage the remaining file size and new address offset: This function 
     should be coded by user (its prototype is already declared in stm32746g_discovery_audio.h) */
  BSP_AUDIO_IN_HalfTransfer_CallBack();
 8004000:	f000 f804 	bl	800400c <BSP_AUDIO_IN_HalfTransfer_CallBack>
}
 8004004:	bf00      	nop
 8004006:	3708      	adds	r7, #8
 8004008:	46bd      	mov	sp, r7
 800400a:	bd80      	pop	{r7, pc}

0800400c <BSP_AUDIO_IN_HalfTransfer_CallBack>:
/**
  * @brief  Manages the DMA Half Transfer complete event.
  * @retval None
  */
__weak void BSP_AUDIO_IN_HalfTransfer_CallBack(void)
{ 
 800400c:	b480      	push	{r7}
 800400e:	af00      	add	r7, sp, #0
  /* This function should be implemented by the user application.
     It is called into this driver when the current buffer is filled
     to prepare the next buffer pointer and its size. */
}
 8004010:	bf00      	nop
 8004012:	46bd      	mov	sp, r7
 8004014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004018:	4770      	bx	lr

0800401a <BSP_AUDIO_IN_Error_CallBack>:
/**
  * @brief  Audio IN Error callback function.
  * @retval None
  */
__weak void BSP_AUDIO_IN_Error_CallBack(void)
{   
 800401a:	b480      	push	{r7}
 800401c:	af00      	add	r7, sp, #0
  /* This function is called when an Interrupt due to transfer error on or peripheral
     error occurs. */
}
 800401e:	bf00      	nop
 8004020:	46bd      	mov	sp, r7
 8004022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004026:	4770      	bx	lr

08004028 <BSP_AUDIO_IN_MspInit>:
  * @param  hsai: SAI handle
  * @param  Params
  * @retval None
  */
__weak void BSP_AUDIO_IN_MspInit(SAI_HandleTypeDef *hsai, void *Params)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b08c      	sub	sp, #48	; 0x30
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
 8004030:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_sai_rx;
  GPIO_InitTypeDef  gpio_init_structure;  

  /* Enable SAI clock */
  AUDIO_IN_SAIx_CLK_ENABLE();
 8004032:	4b50      	ldr	r3, [pc, #320]	; (8004174 <BSP_AUDIO_IN_MspInit+0x14c>)
 8004034:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004036:	4a4f      	ldr	r2, [pc, #316]	; (8004174 <BSP_AUDIO_IN_MspInit+0x14c>)
 8004038:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800403c:	6453      	str	r3, [r2, #68]	; 0x44
 800403e:	4b4d      	ldr	r3, [pc, #308]	; (8004174 <BSP_AUDIO_IN_MspInit+0x14c>)
 8004040:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004042:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004046:	61bb      	str	r3, [r7, #24]
 8004048:	69bb      	ldr	r3, [r7, #24]
  
  /* Enable SD GPIO clock */
  AUDIO_IN_SAIx_SD_ENABLE();
 800404a:	4b4a      	ldr	r3, [pc, #296]	; (8004174 <BSP_AUDIO_IN_MspInit+0x14c>)
 800404c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800404e:	4a49      	ldr	r2, [pc, #292]	; (8004174 <BSP_AUDIO_IN_MspInit+0x14c>)
 8004050:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004054:	6313      	str	r3, [r2, #48]	; 0x30
 8004056:	4b47      	ldr	r3, [pc, #284]	; (8004174 <BSP_AUDIO_IN_MspInit+0x14c>)
 8004058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800405a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800405e:	617b      	str	r3, [r7, #20]
 8004060:	697b      	ldr	r3, [r7, #20]
  /* CODEC_SAI pin configuration: SD pin */
  gpio_init_structure.Pin = AUDIO_IN_SAIx_SD_PIN;
 8004062:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004066:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8004068:	2302      	movs	r3, #2
 800406a:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 800406c:	2300      	movs	r3, #0
 800406e:	627b      	str	r3, [r7, #36]	; 0x24
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8004070:	2302      	movs	r3, #2
 8004072:	62bb      	str	r3, [r7, #40]	; 0x28
  gpio_init_structure.Alternate = AUDIO_IN_SAIx_SD_AF;
 8004074:	230a      	movs	r3, #10
 8004076:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(AUDIO_IN_SAIx_SD_GPIO_PORT, &gpio_init_structure);
 8004078:	f107 031c 	add.w	r3, r7, #28
 800407c:	4619      	mov	r1, r3
 800407e:	483e      	ldr	r0, [pc, #248]	; (8004178 <BSP_AUDIO_IN_MspInit+0x150>)
 8004080:	f000 ff2a 	bl	8004ed8 <HAL_GPIO_Init>

  /* Enable Audio INT GPIO clock */
  AUDIO_IN_INT_GPIO_ENABLE();
 8004084:	4b3b      	ldr	r3, [pc, #236]	; (8004174 <BSP_AUDIO_IN_MspInit+0x14c>)
 8004086:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004088:	4a3a      	ldr	r2, [pc, #232]	; (8004174 <BSP_AUDIO_IN_MspInit+0x14c>)
 800408a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800408e:	6313      	str	r3, [r2, #48]	; 0x30
 8004090:	4b38      	ldr	r3, [pc, #224]	; (8004174 <BSP_AUDIO_IN_MspInit+0x14c>)
 8004092:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004094:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004098:	613b      	str	r3, [r7, #16]
 800409a:	693b      	ldr	r3, [r7, #16]
  /* Audio INT pin configuration: input */
  gpio_init_structure.Pin = AUDIO_IN_INT_GPIO_PIN;
 800409c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80040a0:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_INPUT;
 80040a2:	2300      	movs	r3, #0
 80040a4:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 80040a6:	2300      	movs	r3, #0
 80040a8:	627b      	str	r3, [r7, #36]	; 0x24
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 80040aa:	2302      	movs	r3, #2
 80040ac:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(AUDIO_IN_INT_GPIO_PORT, &gpio_init_structure);
 80040ae:	f107 031c 	add.w	r3, r7, #28
 80040b2:	4619      	mov	r1, r3
 80040b4:	4831      	ldr	r0, [pc, #196]	; (800417c <BSP_AUDIO_IN_MspInit+0x154>)
 80040b6:	f000 ff0f 	bl	8004ed8 <HAL_GPIO_Init>

  /* Enable the DMA clock */
  AUDIO_IN_SAIx_DMAx_CLK_ENABLE();
 80040ba:	4b2e      	ldr	r3, [pc, #184]	; (8004174 <BSP_AUDIO_IN_MspInit+0x14c>)
 80040bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040be:	4a2d      	ldr	r2, [pc, #180]	; (8004174 <BSP_AUDIO_IN_MspInit+0x14c>)
 80040c0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80040c4:	6313      	str	r3, [r2, #48]	; 0x30
 80040c6:	4b2b      	ldr	r3, [pc, #172]	; (8004174 <BSP_AUDIO_IN_MspInit+0x14c>)
 80040c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80040ce:	60fb      	str	r3, [r7, #12]
 80040d0:	68fb      	ldr	r3, [r7, #12]
    
  if(hsai->Instance == AUDIO_IN_SAIx)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	4a2a      	ldr	r2, [pc, #168]	; (8004180 <BSP_AUDIO_IN_MspInit+0x158>)
 80040d8:	4293      	cmp	r3, r2
 80040da:	d137      	bne.n	800414c <BSP_AUDIO_IN_MspInit+0x124>
  {
    /* Configure the hdma_sai_rx handle parameters */
    hdma_sai_rx.Init.Channel             = AUDIO_IN_SAIx_DMAx_CHANNEL;
 80040dc:	4b29      	ldr	r3, [pc, #164]	; (8004184 <BSP_AUDIO_IN_MspInit+0x15c>)
 80040de:	2200      	movs	r2, #0
 80040e0:	605a      	str	r2, [r3, #4]
    hdma_sai_rx.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 80040e2:	4b28      	ldr	r3, [pc, #160]	; (8004184 <BSP_AUDIO_IN_MspInit+0x15c>)
 80040e4:	2200      	movs	r2, #0
 80040e6:	609a      	str	r2, [r3, #8]
    hdma_sai_rx.Init.PeriphInc           = DMA_PINC_DISABLE;
 80040e8:	4b26      	ldr	r3, [pc, #152]	; (8004184 <BSP_AUDIO_IN_MspInit+0x15c>)
 80040ea:	2200      	movs	r2, #0
 80040ec:	60da      	str	r2, [r3, #12]
    hdma_sai_rx.Init.MemInc              = DMA_MINC_ENABLE;
 80040ee:	4b25      	ldr	r3, [pc, #148]	; (8004184 <BSP_AUDIO_IN_MspInit+0x15c>)
 80040f0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80040f4:	611a      	str	r2, [r3, #16]
    hdma_sai_rx.Init.PeriphDataAlignment = AUDIO_IN_SAIx_DMAx_PERIPH_DATA_SIZE;
 80040f6:	4b23      	ldr	r3, [pc, #140]	; (8004184 <BSP_AUDIO_IN_MspInit+0x15c>)
 80040f8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80040fc:	615a      	str	r2, [r3, #20]
    hdma_sai_rx.Init.MemDataAlignment    = AUDIO_IN_SAIx_DMAx_MEM_DATA_SIZE;
 80040fe:	4b21      	ldr	r3, [pc, #132]	; (8004184 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004100:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004104:	619a      	str	r2, [r3, #24]
    hdma_sai_rx.Init.Mode                = DMA_CIRCULAR;
 8004106:	4b1f      	ldr	r3, [pc, #124]	; (8004184 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004108:	f44f 7280 	mov.w	r2, #256	; 0x100
 800410c:	61da      	str	r2, [r3, #28]
    hdma_sai_rx.Init.Priority            = DMA_PRIORITY_HIGH;
 800410e:	4b1d      	ldr	r3, [pc, #116]	; (8004184 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004110:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004114:	621a      	str	r2, [r3, #32]
    hdma_sai_rx.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8004116:	4b1b      	ldr	r3, [pc, #108]	; (8004184 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004118:	2200      	movs	r2, #0
 800411a:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sai_rx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 800411c:	4b19      	ldr	r3, [pc, #100]	; (8004184 <BSP_AUDIO_IN_MspInit+0x15c>)
 800411e:	2203      	movs	r2, #3
 8004120:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sai_rx.Init.MemBurst            = DMA_MBURST_SINGLE;
 8004122:	4b18      	ldr	r3, [pc, #96]	; (8004184 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004124:	2200      	movs	r2, #0
 8004126:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sai_rx.Init.PeriphBurst         = DMA_MBURST_SINGLE;
 8004128:	4b16      	ldr	r3, [pc, #88]	; (8004184 <BSP_AUDIO_IN_MspInit+0x15c>)
 800412a:	2200      	movs	r2, #0
 800412c:	631a      	str	r2, [r3, #48]	; 0x30
    
    hdma_sai_rx.Instance = AUDIO_IN_SAIx_DMAx_STREAM;
 800412e:	4b15      	ldr	r3, [pc, #84]	; (8004184 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004130:	4a15      	ldr	r2, [pc, #84]	; (8004188 <BSP_AUDIO_IN_MspInit+0x160>)
 8004132:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hsai, hdmarx, hdma_sai_rx);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	4a13      	ldr	r2, [pc, #76]	; (8004184 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004138:	671a      	str	r2, [r3, #112]	; 0x70
 800413a:	4a12      	ldr	r2, [pc, #72]	; (8004184 <BSP_AUDIO_IN_MspInit+0x15c>)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6393      	str	r3, [r2, #56]	; 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_sai_rx);
 8004140:	4810      	ldr	r0, [pc, #64]	; (8004184 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004142:	f000 fb31 	bl	80047a8 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_sai_rx);
 8004146:	480f      	ldr	r0, [pc, #60]	; (8004184 <BSP_AUDIO_IN_MspInit+0x15c>)
 8004148:	f000 fa80 	bl	800464c <HAL_DMA_Init>
  }
  
  /* SAI DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_IN_SAIx_DMAx_IRQ, AUDIO_IN_IRQ_PREPRIO, 0);
 800414c:	2200      	movs	r2, #0
 800414e:	210f      	movs	r1, #15
 8004150:	2046      	movs	r0, #70	; 0x46
 8004152:	f000 fa44 	bl	80045de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_IN_SAIx_DMAx_IRQ);
 8004156:	2046      	movs	r0, #70	; 0x46
 8004158:	f000 fa5d 	bl	8004616 <HAL_NVIC_EnableIRQ>

  /* Audio INT IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_IN_INT_IRQ, AUDIO_IN_IRQ_PREPRIO, 0);
 800415c:	2200      	movs	r2, #0
 800415e:	210f      	movs	r1, #15
 8004160:	2028      	movs	r0, #40	; 0x28
 8004162:	f000 fa3c 	bl	80045de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_IN_INT_IRQ);
 8004166:	2028      	movs	r0, #40	; 0x28
 8004168:	f000 fa55 	bl	8004616 <HAL_NVIC_EnableIRQ>
}
 800416c:	bf00      	nop
 800416e:	3730      	adds	r7, #48	; 0x30
 8004170:	46bd      	mov	sp, r7
 8004172:	bd80      	pop	{r7, pc}
 8004174:	40023800 	.word	0x40023800
 8004178:	40021800 	.word	0x40021800
 800417c:	40021c00 	.word	0x40021c00
 8004180:	40015c24 	.word	0x40015c24
 8004184:	200072f8 	.word	0x200072f8
 8004188:	400264b8 	.word	0x400264b8

0800418c <SAIx_In_Init>:
  * @param  SlotActive: CODEC_AUDIOFRAME_SLOT_02 or CODEC_AUDIOFRAME_SLOT_13
  * @param  AudioFreq: Audio frequency to be configured for the SAI peripheral.
  * @retval None
  */
static void SAIx_In_Init(uint32_t SaiOutMode, uint32_t SlotActive, uint32_t AudioFreq)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b084      	sub	sp, #16
 8004190:	af00      	add	r7, sp, #0
 8004192:	60f8      	str	r0, [r7, #12]
 8004194:	60b9      	str	r1, [r7, #8]
 8004196:	607a      	str	r2, [r7, #4]
  /* Initialize SAI2 block A in MASTER RX */
  /* Initialize the haudio_out_sai Instance parameter */
  haudio_out_sai.Instance = AUDIO_OUT_SAIx;
 8004198:	4b53      	ldr	r3, [pc, #332]	; (80042e8 <SAIx_In_Init+0x15c>)
 800419a:	4a54      	ldr	r2, [pc, #336]	; (80042ec <SAIx_In_Init+0x160>)
 800419c:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(&haudio_out_sai);
 800419e:	4b52      	ldr	r3, [pc, #328]	; (80042e8 <SAIx_In_Init+0x15c>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	681a      	ldr	r2, [r3, #0]
 80041a4:	4b50      	ldr	r3, [pc, #320]	; (80042e8 <SAIx_In_Init+0x15c>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80041ac:	601a      	str	r2, [r3, #0]

  /* Configure SAI_Block_x
  LSBFirst: Disabled
  DataSize: 16 */
  haudio_out_sai.Init.AudioFrequency = AudioFreq;
 80041ae:	4a4e      	ldr	r2, [pc, #312]	; (80042e8 <SAIx_In_Init+0x15c>)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	61d3      	str	r3, [r2, #28]
  haudio_out_sai.Init.AudioMode = SaiOutMode;
 80041b4:	4a4c      	ldr	r2, [pc, #304]	; (80042e8 <SAIx_In_Init+0x15c>)
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	6053      	str	r3, [r2, #4]
  haudio_out_sai.Init.NoDivider = SAI_MASTERDIVIDER_ENABLED;
 80041ba:	4b4b      	ldr	r3, [pc, #300]	; (80042e8 <SAIx_In_Init+0x15c>)
 80041bc:	2200      	movs	r2, #0
 80041be:	615a      	str	r2, [r3, #20]
  haudio_out_sai.Init.Protocol = SAI_FREE_PROTOCOL;
 80041c0:	4b49      	ldr	r3, [pc, #292]	; (80042e8 <SAIx_In_Init+0x15c>)
 80041c2:	2200      	movs	r2, #0
 80041c4:	631a      	str	r2, [r3, #48]	; 0x30
  haudio_out_sai.Init.DataSize = SAI_DATASIZE_16;
 80041c6:	4b48      	ldr	r3, [pc, #288]	; (80042e8 <SAIx_In_Init+0x15c>)
 80041c8:	2280      	movs	r2, #128	; 0x80
 80041ca:	635a      	str	r2, [r3, #52]	; 0x34
  haudio_out_sai.Init.FirstBit = SAI_FIRSTBIT_MSB;
 80041cc:	4b46      	ldr	r3, [pc, #280]	; (80042e8 <SAIx_In_Init+0x15c>)
 80041ce:	2200      	movs	r2, #0
 80041d0:	639a      	str	r2, [r3, #56]	; 0x38
  haudio_out_sai.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 80041d2:	4b45      	ldr	r3, [pc, #276]	; (80042e8 <SAIx_In_Init+0x15c>)
 80041d4:	2201      	movs	r2, #1
 80041d6:	63da      	str	r2, [r3, #60]	; 0x3c
  haudio_out_sai.Init.Synchro = SAI_ASYNCHRONOUS;
 80041d8:	4b43      	ldr	r3, [pc, #268]	; (80042e8 <SAIx_In_Init+0x15c>)
 80041da:	2200      	movs	r2, #0
 80041dc:	609a      	str	r2, [r3, #8]
  haudio_out_sai.Init.OutputDrive = SAI_OUTPUTDRIVE_ENABLED;
 80041de:	4b42      	ldr	r3, [pc, #264]	; (80042e8 <SAIx_In_Init+0x15c>)
 80041e0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80041e4:	611a      	str	r2, [r3, #16]
  haudio_out_sai.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 80041e6:	4b40      	ldr	r3, [pc, #256]	; (80042e8 <SAIx_In_Init+0x15c>)
 80041e8:	2201      	movs	r2, #1
 80041ea:	619a      	str	r2, [r3, #24]
  Frame Length: 64
  Frame active Length: 32
  FS Definition: Start frame + Channel Side identification
  FS Polarity: FS active Low
  FS Offset: FS asserted one bit before the first bit of slot 0 */
  haudio_out_sai.FrameInit.FrameLength = 64;
 80041ec:	4b3e      	ldr	r3, [pc, #248]	; (80042e8 <SAIx_In_Init+0x15c>)
 80041ee:	2240      	movs	r2, #64	; 0x40
 80041f0:	641a      	str	r2, [r3, #64]	; 0x40
  haudio_out_sai.FrameInit.ActiveFrameLength = 32;
 80041f2:	4b3d      	ldr	r3, [pc, #244]	; (80042e8 <SAIx_In_Init+0x15c>)
 80041f4:	2220      	movs	r2, #32
 80041f6:	645a      	str	r2, [r3, #68]	; 0x44
  haudio_out_sai.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 80041f8:	4b3b      	ldr	r3, [pc, #236]	; (80042e8 <SAIx_In_Init+0x15c>)
 80041fa:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80041fe:	649a      	str	r2, [r3, #72]	; 0x48
  haudio_out_sai.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8004200:	4b39      	ldr	r3, [pc, #228]	; (80042e8 <SAIx_In_Init+0x15c>)
 8004202:	2200      	movs	r2, #0
 8004204:	64da      	str	r2, [r3, #76]	; 0x4c
  haudio_out_sai.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 8004206:	4b38      	ldr	r3, [pc, #224]	; (80042e8 <SAIx_In_Init+0x15c>)
 8004208:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800420c:	651a      	str	r2, [r3, #80]	; 0x50
  /* Configure SAI Block_x Slot
  Slot First Bit Offset: 0
  Slot Size  : 16
  Slot Number: 4
  Slot Active: All slot actives */
  haudio_out_sai.SlotInit.FirstBitOffset = 0;
 800420e:	4b36      	ldr	r3, [pc, #216]	; (80042e8 <SAIx_In_Init+0x15c>)
 8004210:	2200      	movs	r2, #0
 8004212:	655a      	str	r2, [r3, #84]	; 0x54
  haudio_out_sai.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8004214:	4b34      	ldr	r3, [pc, #208]	; (80042e8 <SAIx_In_Init+0x15c>)
 8004216:	2200      	movs	r2, #0
 8004218:	659a      	str	r2, [r3, #88]	; 0x58
  haudio_out_sai.SlotInit.SlotNumber = 4;
 800421a:	4b33      	ldr	r3, [pc, #204]	; (80042e8 <SAIx_In_Init+0x15c>)
 800421c:	2204      	movs	r2, #4
 800421e:	65da      	str	r2, [r3, #92]	; 0x5c
  haudio_out_sai.SlotInit.SlotActive = SlotActive;
 8004220:	4a31      	ldr	r2, [pc, #196]	; (80042e8 <SAIx_In_Init+0x15c>)
 8004222:	68bb      	ldr	r3, [r7, #8]
 8004224:	6613      	str	r3, [r2, #96]	; 0x60

  HAL_SAI_Init(&haudio_out_sai);
 8004226:	4830      	ldr	r0, [pc, #192]	; (80042e8 <SAIx_In_Init+0x15c>)
 8004228:	f003 f88c 	bl	8007344 <HAL_SAI_Init>

  /* Initialize SAI2 block B in SLAVE RX synchronous from SAI2 block A */
  /* Initialize the haudio_in_sai Instance parameter */
  haudio_in_sai.Instance = AUDIO_IN_SAIx;
 800422c:	4b30      	ldr	r3, [pc, #192]	; (80042f0 <SAIx_In_Init+0x164>)
 800422e:	4a31      	ldr	r2, [pc, #196]	; (80042f4 <SAIx_In_Init+0x168>)
 8004230:	601a      	str	r2, [r3, #0]
  
  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(&haudio_in_sai);
 8004232:	4b2f      	ldr	r3, [pc, #188]	; (80042f0 <SAIx_In_Init+0x164>)
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	681a      	ldr	r2, [r3, #0]
 8004238:	4b2d      	ldr	r3, [pc, #180]	; (80042f0 <SAIx_In_Init+0x164>)
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004240:	601a      	str	r2, [r3, #0]
  
  /* Configure SAI_Block_x
  LSBFirst: Disabled
  DataSize: 16 */
  haudio_in_sai.Init.AudioFrequency = AudioFreq;
 8004242:	4a2b      	ldr	r2, [pc, #172]	; (80042f0 <SAIx_In_Init+0x164>)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	61d3      	str	r3, [r2, #28]
  haudio_in_sai.Init.AudioMode = SAI_MODESLAVE_RX;
 8004248:	4b29      	ldr	r3, [pc, #164]	; (80042f0 <SAIx_In_Init+0x164>)
 800424a:	2203      	movs	r2, #3
 800424c:	605a      	str	r2, [r3, #4]
  haudio_in_sai.Init.NoDivider = SAI_MASTERDIVIDER_ENABLED;
 800424e:	4b28      	ldr	r3, [pc, #160]	; (80042f0 <SAIx_In_Init+0x164>)
 8004250:	2200      	movs	r2, #0
 8004252:	615a      	str	r2, [r3, #20]
  haudio_in_sai.Init.Protocol = SAI_FREE_PROTOCOL;
 8004254:	4b26      	ldr	r3, [pc, #152]	; (80042f0 <SAIx_In_Init+0x164>)
 8004256:	2200      	movs	r2, #0
 8004258:	631a      	str	r2, [r3, #48]	; 0x30
  haudio_in_sai.Init.DataSize = SAI_DATASIZE_16;
 800425a:	4b25      	ldr	r3, [pc, #148]	; (80042f0 <SAIx_In_Init+0x164>)
 800425c:	2280      	movs	r2, #128	; 0x80
 800425e:	635a      	str	r2, [r3, #52]	; 0x34
  haudio_in_sai.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8004260:	4b23      	ldr	r3, [pc, #140]	; (80042f0 <SAIx_In_Init+0x164>)
 8004262:	2200      	movs	r2, #0
 8004264:	639a      	str	r2, [r3, #56]	; 0x38
  haudio_in_sai.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 8004266:	4b22      	ldr	r3, [pc, #136]	; (80042f0 <SAIx_In_Init+0x164>)
 8004268:	2201      	movs	r2, #1
 800426a:	63da      	str	r2, [r3, #60]	; 0x3c
  haudio_in_sai.Init.Synchro = SAI_SYNCHRONOUS;
 800426c:	4b20      	ldr	r3, [pc, #128]	; (80042f0 <SAIx_In_Init+0x164>)
 800426e:	2201      	movs	r2, #1
 8004270:	609a      	str	r2, [r3, #8]
  haudio_in_sai.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLED;
 8004272:	4b1f      	ldr	r3, [pc, #124]	; (80042f0 <SAIx_In_Init+0x164>)
 8004274:	2200      	movs	r2, #0
 8004276:	611a      	str	r2, [r3, #16]
  haudio_in_sai.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8004278:	4b1d      	ldr	r3, [pc, #116]	; (80042f0 <SAIx_In_Init+0x164>)
 800427a:	2201      	movs	r2, #1
 800427c:	619a      	str	r2, [r3, #24]
  Frame Length: 64
  Frame active Length: 32
  FS Definition: Start frame + Channel Side identification
  FS Polarity: FS active Low
  FS Offset: FS asserted one bit before the first bit of slot 0 */
  haudio_in_sai.FrameInit.FrameLength = 64;
 800427e:	4b1c      	ldr	r3, [pc, #112]	; (80042f0 <SAIx_In_Init+0x164>)
 8004280:	2240      	movs	r2, #64	; 0x40
 8004282:	641a      	str	r2, [r3, #64]	; 0x40
  haudio_in_sai.FrameInit.ActiveFrameLength = 32;
 8004284:	4b1a      	ldr	r3, [pc, #104]	; (80042f0 <SAIx_In_Init+0x164>)
 8004286:	2220      	movs	r2, #32
 8004288:	645a      	str	r2, [r3, #68]	; 0x44
  haudio_in_sai.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 800428a:	4b19      	ldr	r3, [pc, #100]	; (80042f0 <SAIx_In_Init+0x164>)
 800428c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004290:	649a      	str	r2, [r3, #72]	; 0x48
  haudio_in_sai.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8004292:	4b17      	ldr	r3, [pc, #92]	; (80042f0 <SAIx_In_Init+0x164>)
 8004294:	2200      	movs	r2, #0
 8004296:	64da      	str	r2, [r3, #76]	; 0x4c
  haudio_in_sai.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 8004298:	4b15      	ldr	r3, [pc, #84]	; (80042f0 <SAIx_In_Init+0x164>)
 800429a:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800429e:	651a      	str	r2, [r3, #80]	; 0x50
  /* Configure SAI Block_x Slot
  Slot First Bit Offset: 0
  Slot Size  : 16
  Slot Number: 4
  Slot Active: All slot active */
  haudio_in_sai.SlotInit.FirstBitOffset = 0;
 80042a0:	4b13      	ldr	r3, [pc, #76]	; (80042f0 <SAIx_In_Init+0x164>)
 80042a2:	2200      	movs	r2, #0
 80042a4:	655a      	str	r2, [r3, #84]	; 0x54
  haudio_in_sai.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 80042a6:	4b12      	ldr	r3, [pc, #72]	; (80042f0 <SAIx_In_Init+0x164>)
 80042a8:	2200      	movs	r2, #0
 80042aa:	659a      	str	r2, [r3, #88]	; 0x58
  haudio_in_sai.SlotInit.SlotNumber = 4;
 80042ac:	4b10      	ldr	r3, [pc, #64]	; (80042f0 <SAIx_In_Init+0x164>)
 80042ae:	2204      	movs	r2, #4
 80042b0:	65da      	str	r2, [r3, #92]	; 0x5c
  haudio_in_sai.SlotInit.SlotActive = SlotActive;
 80042b2:	4a0f      	ldr	r2, [pc, #60]	; (80042f0 <SAIx_In_Init+0x164>)
 80042b4:	68bb      	ldr	r3, [r7, #8]
 80042b6:	6613      	str	r3, [r2, #96]	; 0x60

  HAL_SAI_Init(&haudio_in_sai);
 80042b8:	480d      	ldr	r0, [pc, #52]	; (80042f0 <SAIx_In_Init+0x164>)
 80042ba:	f003 f843 	bl	8007344 <HAL_SAI_Init>

  /* Enable SAI peripheral to generate MCLK */
  __HAL_SAI_ENABLE(&haudio_out_sai);
 80042be:	4b0a      	ldr	r3, [pc, #40]	; (80042e8 <SAIx_In_Init+0x15c>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	681a      	ldr	r2, [r3, #0]
 80042c4:	4b08      	ldr	r3, [pc, #32]	; (80042e8 <SAIx_In_Init+0x15c>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80042cc:	601a      	str	r2, [r3, #0]

  /* Enable SAI peripheral */
  __HAL_SAI_ENABLE(&haudio_in_sai);
 80042ce:	4b08      	ldr	r3, [pc, #32]	; (80042f0 <SAIx_In_Init+0x164>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	681a      	ldr	r2, [r3, #0]
 80042d4:	4b06      	ldr	r3, [pc, #24]	; (80042f0 <SAIx_In_Init+0x164>)
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80042dc:	601a      	str	r2, [r3, #0]
}
 80042de:	bf00      	nop
 80042e0:	3710      	adds	r7, #16
 80042e2:	46bd      	mov	sp, r7
 80042e4:	bd80      	pop	{r7, pc}
 80042e6:	bf00      	nop
 80042e8:	20007190 	.word	0x20007190
 80042ec:	40015c04 	.word	0x40015c04
 80042f0:	20007214 	.word	0x20007214
 80042f4:	40015c24 	.word	0x40015c24

080042f8 <SAIx_In_DeInit>:
/**
  * @brief  Deinitializes the output Audio Codec audio interface (SAI).
  * @retval None
  */
static void SAIx_In_DeInit(void)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	af00      	add	r7, sp, #0
  /* Initialize the haudio_in_sai Instance parameter */
  haudio_in_sai.Instance = AUDIO_IN_SAIx;
 80042fc:	4b07      	ldr	r3, [pc, #28]	; (800431c <SAIx_In_DeInit+0x24>)
 80042fe:	4a08      	ldr	r2, [pc, #32]	; (8004320 <SAIx_In_DeInit+0x28>)
 8004300:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  __HAL_SAI_DISABLE(&haudio_in_sai);
 8004302:	4b06      	ldr	r3, [pc, #24]	; (800431c <SAIx_In_DeInit+0x24>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	681a      	ldr	r2, [r3, #0]
 8004308:	4b04      	ldr	r3, [pc, #16]	; (800431c <SAIx_In_DeInit+0x24>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004310:	601a      	str	r2, [r3, #0]

  HAL_SAI_DeInit(&haudio_in_sai);
 8004312:	4802      	ldr	r0, [pc, #8]	; (800431c <SAIx_In_DeInit+0x24>)
 8004314:	f003 f994 	bl	8007640 <HAL_SAI_DeInit>
}
 8004318:	bf00      	nop
 800431a:	bd80      	pop	{r7, pc}
 800431c:	20007214 	.word	0x20007214
 8004320:	40015c24 	.word	0x40015c24

08004324 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004328:	2003      	movs	r0, #3
 800432a:	f000 f94d 	bl	80045c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800432e:	2000      	movs	r0, #0
 8004330:	f000 f806 	bl	8004340 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004334:	f7fd fe4e 	bl	8001fd4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004338:	2300      	movs	r3, #0
}
 800433a:	4618      	mov	r0, r3
 800433c:	bd80      	pop	{r7, pc}
	...

08004340 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b082      	sub	sp, #8
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004348:	4b12      	ldr	r3, [pc, #72]	; (8004394 <HAL_InitTick+0x54>)
 800434a:	681a      	ldr	r2, [r3, #0]
 800434c:	4b12      	ldr	r3, [pc, #72]	; (8004398 <HAL_InitTick+0x58>)
 800434e:	781b      	ldrb	r3, [r3, #0]
 8004350:	4619      	mov	r1, r3
 8004352:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004356:	fbb3 f3f1 	udiv	r3, r3, r1
 800435a:	fbb2 f3f3 	udiv	r3, r2, r3
 800435e:	4618      	mov	r0, r3
 8004360:	f000 f967 	bl	8004632 <HAL_SYSTICK_Config>
 8004364:	4603      	mov	r3, r0
 8004366:	2b00      	cmp	r3, #0
 8004368:	d001      	beq.n	800436e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800436a:	2301      	movs	r3, #1
 800436c:	e00e      	b.n	800438c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	2b0f      	cmp	r3, #15
 8004372:	d80a      	bhi.n	800438a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004374:	2200      	movs	r2, #0
 8004376:	6879      	ldr	r1, [r7, #4]
 8004378:	f04f 30ff 	mov.w	r0, #4294967295
 800437c:	f000 f92f 	bl	80045de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004380:	4a06      	ldr	r2, [pc, #24]	; (800439c <HAL_InitTick+0x5c>)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004386:	2300      	movs	r3, #0
 8004388:	e000      	b.n	800438c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800438a:	2301      	movs	r3, #1
}
 800438c:	4618      	mov	r0, r3
 800438e:	3708      	adds	r7, #8
 8004390:	46bd      	mov	sp, r7
 8004392:	bd80      	pop	{r7, pc}
 8004394:	20000000 	.word	0x20000000
 8004398:	2000003c 	.word	0x2000003c
 800439c:	20000038 	.word	0x20000038

080043a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80043a0:	b480      	push	{r7}
 80043a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80043a4:	4b06      	ldr	r3, [pc, #24]	; (80043c0 <HAL_IncTick+0x20>)
 80043a6:	781b      	ldrb	r3, [r3, #0]
 80043a8:	461a      	mov	r2, r3
 80043aa:	4b06      	ldr	r3, [pc, #24]	; (80043c4 <HAL_IncTick+0x24>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	4413      	add	r3, r2
 80043b0:	4a04      	ldr	r2, [pc, #16]	; (80043c4 <HAL_IncTick+0x24>)
 80043b2:	6013      	str	r3, [r2, #0]
}
 80043b4:	bf00      	nop
 80043b6:	46bd      	mov	sp, r7
 80043b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043bc:	4770      	bx	lr
 80043be:	bf00      	nop
 80043c0:	2000003c 	.word	0x2000003c
 80043c4:	200151bc 	.word	0x200151bc

080043c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80043c8:	b480      	push	{r7}
 80043ca:	af00      	add	r7, sp, #0
  return uwTick;
 80043cc:	4b03      	ldr	r3, [pc, #12]	; (80043dc <HAL_GetTick+0x14>)
 80043ce:	681b      	ldr	r3, [r3, #0]
}
 80043d0:	4618      	mov	r0, r3
 80043d2:	46bd      	mov	sp, r7
 80043d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d8:	4770      	bx	lr
 80043da:	bf00      	nop
 80043dc:	200151bc 	.word	0x200151bc

080043e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b084      	sub	sp, #16
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80043e8:	f7ff ffee 	bl	80043c8 <HAL_GetTick>
 80043ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043f8:	d005      	beq.n	8004406 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80043fa:	4b0a      	ldr	r3, [pc, #40]	; (8004424 <HAL_Delay+0x44>)
 80043fc:	781b      	ldrb	r3, [r3, #0]
 80043fe:	461a      	mov	r2, r3
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	4413      	add	r3, r2
 8004404:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004406:	bf00      	nop
 8004408:	f7ff ffde 	bl	80043c8 <HAL_GetTick>
 800440c:	4602      	mov	r2, r0
 800440e:	68bb      	ldr	r3, [r7, #8]
 8004410:	1ad3      	subs	r3, r2, r3
 8004412:	68fa      	ldr	r2, [r7, #12]
 8004414:	429a      	cmp	r2, r3
 8004416:	d8f7      	bhi.n	8004408 <HAL_Delay+0x28>
  {
  }
}
 8004418:	bf00      	nop
 800441a:	bf00      	nop
 800441c:	3710      	adds	r7, #16
 800441e:	46bd      	mov	sp, r7
 8004420:	bd80      	pop	{r7, pc}
 8004422:	bf00      	nop
 8004424:	2000003c 	.word	0x2000003c

08004428 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004428:	b480      	push	{r7}
 800442a:	b085      	sub	sp, #20
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	f003 0307 	and.w	r3, r3, #7
 8004436:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004438:	4b0b      	ldr	r3, [pc, #44]	; (8004468 <__NVIC_SetPriorityGrouping+0x40>)
 800443a:	68db      	ldr	r3, [r3, #12]
 800443c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800443e:	68ba      	ldr	r2, [r7, #8]
 8004440:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004444:	4013      	ands	r3, r2
 8004446:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800444c:	68bb      	ldr	r3, [r7, #8]
 800444e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004450:	4b06      	ldr	r3, [pc, #24]	; (800446c <__NVIC_SetPriorityGrouping+0x44>)
 8004452:	4313      	orrs	r3, r2
 8004454:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004456:	4a04      	ldr	r2, [pc, #16]	; (8004468 <__NVIC_SetPriorityGrouping+0x40>)
 8004458:	68bb      	ldr	r3, [r7, #8]
 800445a:	60d3      	str	r3, [r2, #12]
}
 800445c:	bf00      	nop
 800445e:	3714      	adds	r7, #20
 8004460:	46bd      	mov	sp, r7
 8004462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004466:	4770      	bx	lr
 8004468:	e000ed00 	.word	0xe000ed00
 800446c:	05fa0000 	.word	0x05fa0000

08004470 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004470:	b480      	push	{r7}
 8004472:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004474:	4b04      	ldr	r3, [pc, #16]	; (8004488 <__NVIC_GetPriorityGrouping+0x18>)
 8004476:	68db      	ldr	r3, [r3, #12]
 8004478:	0a1b      	lsrs	r3, r3, #8
 800447a:	f003 0307 	and.w	r3, r3, #7
}
 800447e:	4618      	mov	r0, r3
 8004480:	46bd      	mov	sp, r7
 8004482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004486:	4770      	bx	lr
 8004488:	e000ed00 	.word	0xe000ed00

0800448c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800448c:	b480      	push	{r7}
 800448e:	b083      	sub	sp, #12
 8004490:	af00      	add	r7, sp, #0
 8004492:	4603      	mov	r3, r0
 8004494:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004496:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800449a:	2b00      	cmp	r3, #0
 800449c:	db0b      	blt.n	80044b6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800449e:	79fb      	ldrb	r3, [r7, #7]
 80044a0:	f003 021f 	and.w	r2, r3, #31
 80044a4:	4907      	ldr	r1, [pc, #28]	; (80044c4 <__NVIC_EnableIRQ+0x38>)
 80044a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044aa:	095b      	lsrs	r3, r3, #5
 80044ac:	2001      	movs	r0, #1
 80044ae:	fa00 f202 	lsl.w	r2, r0, r2
 80044b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80044b6:	bf00      	nop
 80044b8:	370c      	adds	r7, #12
 80044ba:	46bd      	mov	sp, r7
 80044bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c0:	4770      	bx	lr
 80044c2:	bf00      	nop
 80044c4:	e000e100 	.word	0xe000e100

080044c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80044c8:	b480      	push	{r7}
 80044ca:	b083      	sub	sp, #12
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	4603      	mov	r3, r0
 80044d0:	6039      	str	r1, [r7, #0]
 80044d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80044d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	db0a      	blt.n	80044f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	b2da      	uxtb	r2, r3
 80044e0:	490c      	ldr	r1, [pc, #48]	; (8004514 <__NVIC_SetPriority+0x4c>)
 80044e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044e6:	0112      	lsls	r2, r2, #4
 80044e8:	b2d2      	uxtb	r2, r2
 80044ea:	440b      	add	r3, r1
 80044ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80044f0:	e00a      	b.n	8004508 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	b2da      	uxtb	r2, r3
 80044f6:	4908      	ldr	r1, [pc, #32]	; (8004518 <__NVIC_SetPriority+0x50>)
 80044f8:	79fb      	ldrb	r3, [r7, #7]
 80044fa:	f003 030f 	and.w	r3, r3, #15
 80044fe:	3b04      	subs	r3, #4
 8004500:	0112      	lsls	r2, r2, #4
 8004502:	b2d2      	uxtb	r2, r2
 8004504:	440b      	add	r3, r1
 8004506:	761a      	strb	r2, [r3, #24]
}
 8004508:	bf00      	nop
 800450a:	370c      	adds	r7, #12
 800450c:	46bd      	mov	sp, r7
 800450e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004512:	4770      	bx	lr
 8004514:	e000e100 	.word	0xe000e100
 8004518:	e000ed00 	.word	0xe000ed00

0800451c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800451c:	b480      	push	{r7}
 800451e:	b089      	sub	sp, #36	; 0x24
 8004520:	af00      	add	r7, sp, #0
 8004522:	60f8      	str	r0, [r7, #12]
 8004524:	60b9      	str	r1, [r7, #8]
 8004526:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	f003 0307 	and.w	r3, r3, #7
 800452e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004530:	69fb      	ldr	r3, [r7, #28]
 8004532:	f1c3 0307 	rsb	r3, r3, #7
 8004536:	2b04      	cmp	r3, #4
 8004538:	bf28      	it	cs
 800453a:	2304      	movcs	r3, #4
 800453c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800453e:	69fb      	ldr	r3, [r7, #28]
 8004540:	3304      	adds	r3, #4
 8004542:	2b06      	cmp	r3, #6
 8004544:	d902      	bls.n	800454c <NVIC_EncodePriority+0x30>
 8004546:	69fb      	ldr	r3, [r7, #28]
 8004548:	3b03      	subs	r3, #3
 800454a:	e000      	b.n	800454e <NVIC_EncodePriority+0x32>
 800454c:	2300      	movs	r3, #0
 800454e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004550:	f04f 32ff 	mov.w	r2, #4294967295
 8004554:	69bb      	ldr	r3, [r7, #24]
 8004556:	fa02 f303 	lsl.w	r3, r2, r3
 800455a:	43da      	mvns	r2, r3
 800455c:	68bb      	ldr	r3, [r7, #8]
 800455e:	401a      	ands	r2, r3
 8004560:	697b      	ldr	r3, [r7, #20]
 8004562:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004564:	f04f 31ff 	mov.w	r1, #4294967295
 8004568:	697b      	ldr	r3, [r7, #20]
 800456a:	fa01 f303 	lsl.w	r3, r1, r3
 800456e:	43d9      	mvns	r1, r3
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004574:	4313      	orrs	r3, r2
         );
}
 8004576:	4618      	mov	r0, r3
 8004578:	3724      	adds	r7, #36	; 0x24
 800457a:	46bd      	mov	sp, r7
 800457c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004580:	4770      	bx	lr
	...

08004584 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b082      	sub	sp, #8
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	3b01      	subs	r3, #1
 8004590:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004594:	d301      	bcc.n	800459a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004596:	2301      	movs	r3, #1
 8004598:	e00f      	b.n	80045ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800459a:	4a0a      	ldr	r2, [pc, #40]	; (80045c4 <SysTick_Config+0x40>)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	3b01      	subs	r3, #1
 80045a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80045a2:	210f      	movs	r1, #15
 80045a4:	f04f 30ff 	mov.w	r0, #4294967295
 80045a8:	f7ff ff8e 	bl	80044c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80045ac:	4b05      	ldr	r3, [pc, #20]	; (80045c4 <SysTick_Config+0x40>)
 80045ae:	2200      	movs	r2, #0
 80045b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80045b2:	4b04      	ldr	r3, [pc, #16]	; (80045c4 <SysTick_Config+0x40>)
 80045b4:	2207      	movs	r2, #7
 80045b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80045b8:	2300      	movs	r3, #0
}
 80045ba:	4618      	mov	r0, r3
 80045bc:	3708      	adds	r7, #8
 80045be:	46bd      	mov	sp, r7
 80045c0:	bd80      	pop	{r7, pc}
 80045c2:	bf00      	nop
 80045c4:	e000e010 	.word	0xe000e010

080045c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b082      	sub	sp, #8
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80045d0:	6878      	ldr	r0, [r7, #4]
 80045d2:	f7ff ff29 	bl	8004428 <__NVIC_SetPriorityGrouping>
}
 80045d6:	bf00      	nop
 80045d8:	3708      	adds	r7, #8
 80045da:	46bd      	mov	sp, r7
 80045dc:	bd80      	pop	{r7, pc}

080045de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80045de:	b580      	push	{r7, lr}
 80045e0:	b086      	sub	sp, #24
 80045e2:	af00      	add	r7, sp, #0
 80045e4:	4603      	mov	r3, r0
 80045e6:	60b9      	str	r1, [r7, #8]
 80045e8:	607a      	str	r2, [r7, #4]
 80045ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80045ec:	2300      	movs	r3, #0
 80045ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80045f0:	f7ff ff3e 	bl	8004470 <__NVIC_GetPriorityGrouping>
 80045f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80045f6:	687a      	ldr	r2, [r7, #4]
 80045f8:	68b9      	ldr	r1, [r7, #8]
 80045fa:	6978      	ldr	r0, [r7, #20]
 80045fc:	f7ff ff8e 	bl	800451c <NVIC_EncodePriority>
 8004600:	4602      	mov	r2, r0
 8004602:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004606:	4611      	mov	r1, r2
 8004608:	4618      	mov	r0, r3
 800460a:	f7ff ff5d 	bl	80044c8 <__NVIC_SetPriority>
}
 800460e:	bf00      	nop
 8004610:	3718      	adds	r7, #24
 8004612:	46bd      	mov	sp, r7
 8004614:	bd80      	pop	{r7, pc}

08004616 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004616:	b580      	push	{r7, lr}
 8004618:	b082      	sub	sp, #8
 800461a:	af00      	add	r7, sp, #0
 800461c:	4603      	mov	r3, r0
 800461e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004620:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004624:	4618      	mov	r0, r3
 8004626:	f7ff ff31 	bl	800448c <__NVIC_EnableIRQ>
}
 800462a:	bf00      	nop
 800462c:	3708      	adds	r7, #8
 800462e:	46bd      	mov	sp, r7
 8004630:	bd80      	pop	{r7, pc}

08004632 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004632:	b580      	push	{r7, lr}
 8004634:	b082      	sub	sp, #8
 8004636:	af00      	add	r7, sp, #0
 8004638:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800463a:	6878      	ldr	r0, [r7, #4]
 800463c:	f7ff ffa2 	bl	8004584 <SysTick_Config>
 8004640:	4603      	mov	r3, r0
}
 8004642:	4618      	mov	r0, r3
 8004644:	3708      	adds	r7, #8
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}
	...

0800464c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b086      	sub	sp, #24
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004654:	2300      	movs	r3, #0
 8004656:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004658:	f7ff feb6 	bl	80043c8 <HAL_GetTick>
 800465c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2b00      	cmp	r3, #0
 8004662:	d101      	bne.n	8004668 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004664:	2301      	movs	r3, #1
 8004666:	e099      	b.n	800479c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2202      	movs	r2, #2
 800466c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2200      	movs	r2, #0
 8004674:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	681a      	ldr	r2, [r3, #0]
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f022 0201 	bic.w	r2, r2, #1
 8004686:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004688:	e00f      	b.n	80046aa <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800468a:	f7ff fe9d 	bl	80043c8 <HAL_GetTick>
 800468e:	4602      	mov	r2, r0
 8004690:	693b      	ldr	r3, [r7, #16]
 8004692:	1ad3      	subs	r3, r2, r3
 8004694:	2b05      	cmp	r3, #5
 8004696:	d908      	bls.n	80046aa <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2220      	movs	r2, #32
 800469c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2203      	movs	r2, #3
 80046a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80046a6:	2303      	movs	r3, #3
 80046a8:	e078      	b.n	800479c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f003 0301 	and.w	r3, r3, #1
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d1e8      	bne.n	800468a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80046c0:	697a      	ldr	r2, [r7, #20]
 80046c2:	4b38      	ldr	r3, [pc, #224]	; (80047a4 <HAL_DMA_Init+0x158>)
 80046c4:	4013      	ands	r3, r2
 80046c6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	685a      	ldr	r2, [r3, #4]
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	689b      	ldr	r3, [r3, #8]
 80046d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80046d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	691b      	ldr	r3, [r3, #16]
 80046dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80046e2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	699b      	ldr	r3, [r3, #24]
 80046e8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80046ee:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6a1b      	ldr	r3, [r3, #32]
 80046f4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80046f6:	697a      	ldr	r2, [r7, #20]
 80046f8:	4313      	orrs	r3, r2
 80046fa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004700:	2b04      	cmp	r3, #4
 8004702:	d107      	bne.n	8004714 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800470c:	4313      	orrs	r3, r2
 800470e:	697a      	ldr	r2, [r7, #20]
 8004710:	4313      	orrs	r3, r2
 8004712:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	697a      	ldr	r2, [r7, #20]
 800471a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	695b      	ldr	r3, [r3, #20]
 8004722:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004724:	697b      	ldr	r3, [r7, #20]
 8004726:	f023 0307 	bic.w	r3, r3, #7
 800472a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004730:	697a      	ldr	r2, [r7, #20]
 8004732:	4313      	orrs	r3, r2
 8004734:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800473a:	2b04      	cmp	r3, #4
 800473c:	d117      	bne.n	800476e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004742:	697a      	ldr	r2, [r7, #20]
 8004744:	4313      	orrs	r3, r2
 8004746:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800474c:	2b00      	cmp	r3, #0
 800474e:	d00e      	beq.n	800476e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004750:	6878      	ldr	r0, [r7, #4]
 8004752:	f000 fb45 	bl	8004de0 <DMA_CheckFifoParam>
 8004756:	4603      	mov	r3, r0
 8004758:	2b00      	cmp	r3, #0
 800475a:	d008      	beq.n	800476e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2240      	movs	r2, #64	; 0x40
 8004760:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	2201      	movs	r2, #1
 8004766:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800476a:	2301      	movs	r3, #1
 800476c:	e016      	b.n	800479c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	697a      	ldr	r2, [r7, #20]
 8004774:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004776:	6878      	ldr	r0, [r7, #4]
 8004778:	f000 fafc 	bl	8004d74 <DMA_CalcBaseAndBitshift>
 800477c:	4603      	mov	r3, r0
 800477e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004784:	223f      	movs	r2, #63	; 0x3f
 8004786:	409a      	lsls	r2, r3
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2200      	movs	r2, #0
 8004790:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2201      	movs	r2, #1
 8004796:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800479a:	2300      	movs	r3, #0
}
 800479c:	4618      	mov	r0, r3
 800479e:	3718      	adds	r7, #24
 80047a0:	46bd      	mov	sp, r7
 80047a2:	bd80      	pop	{r7, pc}
 80047a4:	f010803f 	.word	0xf010803f

080047a8 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b084      	sub	sp, #16
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d101      	bne.n	80047ba <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80047b6:	2301      	movs	r3, #1
 80047b8:	e050      	b.n	800485c <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80047c0:	b2db      	uxtb	r3, r3
 80047c2:	2b02      	cmp	r3, #2
 80047c4:	d101      	bne.n	80047ca <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80047c6:	2302      	movs	r3, #2
 80047c8:	e048      	b.n	800485c <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	681a      	ldr	r2, [r3, #0]
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f022 0201 	bic.w	r2, r2, #1
 80047d8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	2200      	movs	r2, #0
 80047e0:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	2200      	movs	r2, #0
 80047e8:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	2200      	movs	r2, #0
 80047f0:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	2200      	movs	r2, #0
 80047f8:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	2200      	movs	r2, #0
 8004800:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	2221      	movs	r2, #33	; 0x21
 8004808:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800480a:	6878      	ldr	r0, [r7, #4]
 800480c:	f000 fab2 	bl	8004d74 <DMA_CalcBaseAndBitshift>
 8004810:	4603      	mov	r3, r0
 8004812:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004818:	223f      	movs	r2, #63	; 0x3f
 800481a:	409a      	lsls	r2, r3
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2200      	movs	r2, #0
 8004824:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2200      	movs	r2, #0
 800482a:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2200      	movs	r2, #0
 8004830:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2200      	movs	r2, #0
 8004836:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2200      	movs	r2, #0
 800483c:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;  
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2200      	movs	r2, #0
 8004842:	651a      	str	r2, [r3, #80]	; 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2200      	movs	r2, #0
 8004848:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2200      	movs	r2, #0
 800484e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2200      	movs	r2, #0
 8004856:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800485a:	2300      	movs	r3, #0
}
 800485c:	4618      	mov	r0, r3
 800485e:	3710      	adds	r7, #16
 8004860:	46bd      	mov	sp, r7
 8004862:	bd80      	pop	{r7, pc}

08004864 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b086      	sub	sp, #24
 8004868:	af00      	add	r7, sp, #0
 800486a:	60f8      	str	r0, [r7, #12]
 800486c:	60b9      	str	r1, [r7, #8]
 800486e:	607a      	str	r2, [r7, #4]
 8004870:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004872:	2300      	movs	r3, #0
 8004874:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800487a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004882:	2b01      	cmp	r3, #1
 8004884:	d101      	bne.n	800488a <HAL_DMA_Start_IT+0x26>
 8004886:	2302      	movs	r3, #2
 8004888:	e048      	b.n	800491c <HAL_DMA_Start_IT+0xb8>
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	2201      	movs	r2, #1
 800488e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004898:	b2db      	uxtb	r3, r3
 800489a:	2b01      	cmp	r3, #1
 800489c:	d137      	bne.n	800490e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	2202      	movs	r2, #2
 80048a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	2200      	movs	r2, #0
 80048aa:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	687a      	ldr	r2, [r7, #4]
 80048b0:	68b9      	ldr	r1, [r7, #8]
 80048b2:	68f8      	ldr	r0, [r7, #12]
 80048b4:	f000 fa30 	bl	8004d18 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048bc:	223f      	movs	r2, #63	; 0x3f
 80048be:	409a      	lsls	r2, r3
 80048c0:	693b      	ldr	r3, [r7, #16]
 80048c2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	681a      	ldr	r2, [r3, #0]
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f042 0216 	orr.w	r2, r2, #22
 80048d2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	695a      	ldr	r2, [r3, #20]
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80048e2:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d007      	beq.n	80048fc <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	681a      	ldr	r2, [r3, #0]
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f042 0208 	orr.w	r2, r2, #8
 80048fa:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	681a      	ldr	r2, [r3, #0]
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f042 0201 	orr.w	r2, r2, #1
 800490a:	601a      	str	r2, [r3, #0]
 800490c:	e005      	b.n	800491a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	2200      	movs	r2, #0
 8004912:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004916:	2302      	movs	r3, #2
 8004918:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800491a:	7dfb      	ldrb	r3, [r7, #23]
}
 800491c:	4618      	mov	r0, r3
 800491e:	3718      	adds	r7, #24
 8004920:	46bd      	mov	sp, r7
 8004922:	bd80      	pop	{r7, pc}

08004924 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004924:	b580      	push	{r7, lr}
 8004926:	b084      	sub	sp, #16
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004930:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004932:	f7ff fd49 	bl	80043c8 <HAL_GetTick>
 8004936:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800493e:	b2db      	uxtb	r3, r3
 8004940:	2b02      	cmp	r3, #2
 8004942:	d008      	beq.n	8004956 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2280      	movs	r2, #128	; 0x80
 8004948:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2200      	movs	r2, #0
 800494e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004952:	2301      	movs	r3, #1
 8004954:	e052      	b.n	80049fc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	681a      	ldr	r2, [r3, #0]
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f022 0216 	bic.w	r2, r2, #22
 8004964:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	695a      	ldr	r2, [r3, #20]
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004974:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800497a:	2b00      	cmp	r3, #0
 800497c:	d103      	bne.n	8004986 <HAL_DMA_Abort+0x62>
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004982:	2b00      	cmp	r3, #0
 8004984:	d007      	beq.n	8004996 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	681a      	ldr	r2, [r3, #0]
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f022 0208 	bic.w	r2, r2, #8
 8004994:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	681a      	ldr	r2, [r3, #0]
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f022 0201 	bic.w	r2, r2, #1
 80049a4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80049a6:	e013      	b.n	80049d0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80049a8:	f7ff fd0e 	bl	80043c8 <HAL_GetTick>
 80049ac:	4602      	mov	r2, r0
 80049ae:	68bb      	ldr	r3, [r7, #8]
 80049b0:	1ad3      	subs	r3, r2, r3
 80049b2:	2b05      	cmp	r3, #5
 80049b4:	d90c      	bls.n	80049d0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2220      	movs	r2, #32
 80049ba:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2203      	movs	r2, #3
 80049c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2200      	movs	r2, #0
 80049c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 80049cc:	2303      	movs	r3, #3
 80049ce:	e015      	b.n	80049fc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f003 0301 	and.w	r3, r3, #1
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d1e4      	bne.n	80049a8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049e2:	223f      	movs	r2, #63	; 0x3f
 80049e4:	409a      	lsls	r2, r3
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2201      	movs	r2, #1
 80049ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2200      	movs	r2, #0
 80049f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 80049fa:	2300      	movs	r3, #0
}
 80049fc:	4618      	mov	r0, r3
 80049fe:	3710      	adds	r7, #16
 8004a00:	46bd      	mov	sp, r7
 8004a02:	bd80      	pop	{r7, pc}

08004a04 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b086      	sub	sp, #24
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8004a10:	4b92      	ldr	r3, [pc, #584]	; (8004c5c <HAL_DMA_IRQHandler+0x258>)
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	4a92      	ldr	r2, [pc, #584]	; (8004c60 <HAL_DMA_IRQHandler+0x25c>)
 8004a16:	fba2 2303 	umull	r2, r3, r2, r3
 8004a1a:	0a9b      	lsrs	r3, r3, #10
 8004a1c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a22:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004a24:	693b      	ldr	r3, [r7, #16]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a2e:	2208      	movs	r2, #8
 8004a30:	409a      	lsls	r2, r3
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	4013      	ands	r3, r2
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d01a      	beq.n	8004a70 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f003 0304 	and.w	r3, r3, #4
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d013      	beq.n	8004a70 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	681a      	ldr	r2, [r3, #0]
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f022 0204 	bic.w	r2, r2, #4
 8004a56:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a5c:	2208      	movs	r2, #8
 8004a5e:	409a      	lsls	r2, r3
 8004a60:	693b      	ldr	r3, [r7, #16]
 8004a62:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a68:	f043 0201 	orr.w	r2, r3, #1
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a74:	2201      	movs	r2, #1
 8004a76:	409a      	lsls	r2, r3
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	4013      	ands	r3, r2
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d012      	beq.n	8004aa6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	695b      	ldr	r3, [r3, #20]
 8004a86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d00b      	beq.n	8004aa6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a92:	2201      	movs	r2, #1
 8004a94:	409a      	lsls	r2, r3
 8004a96:	693b      	ldr	r3, [r7, #16]
 8004a98:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a9e:	f043 0202 	orr.w	r2, r3, #2
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004aaa:	2204      	movs	r2, #4
 8004aac:	409a      	lsls	r2, r3
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	4013      	ands	r3, r2
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d012      	beq.n	8004adc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f003 0302 	and.w	r3, r3, #2
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d00b      	beq.n	8004adc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ac8:	2204      	movs	r2, #4
 8004aca:	409a      	lsls	r2, r3
 8004acc:	693b      	ldr	r3, [r7, #16]
 8004ace:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ad4:	f043 0204 	orr.w	r2, r3, #4
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ae0:	2210      	movs	r2, #16
 8004ae2:	409a      	lsls	r2, r3
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	4013      	ands	r3, r2
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d043      	beq.n	8004b74 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f003 0308 	and.w	r3, r3, #8
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d03c      	beq.n	8004b74 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004afe:	2210      	movs	r2, #16
 8004b00:	409a      	lsls	r2, r3
 8004b02:	693b      	ldr	r3, [r7, #16]
 8004b04:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d018      	beq.n	8004b46 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d108      	bne.n	8004b34 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d024      	beq.n	8004b74 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b2e:	6878      	ldr	r0, [r7, #4]
 8004b30:	4798      	blx	r3
 8004b32:	e01f      	b.n	8004b74 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d01b      	beq.n	8004b74 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b40:	6878      	ldr	r0, [r7, #4]
 8004b42:	4798      	blx	r3
 8004b44:	e016      	b.n	8004b74 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d107      	bne.n	8004b64 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	681a      	ldr	r2, [r3, #0]
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f022 0208 	bic.w	r2, r2, #8
 8004b62:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d003      	beq.n	8004b74 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b70:	6878      	ldr	r0, [r7, #4]
 8004b72:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b78:	2220      	movs	r2, #32
 8004b7a:	409a      	lsls	r2, r3
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	4013      	ands	r3, r2
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	f000 808e 	beq.w	8004ca2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f003 0310 	and.w	r3, r3, #16
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	f000 8086 	beq.w	8004ca2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b9a:	2220      	movs	r2, #32
 8004b9c:	409a      	lsls	r2, r3
 8004b9e:	693b      	ldr	r3, [r7, #16]
 8004ba0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004ba8:	b2db      	uxtb	r3, r3
 8004baa:	2b05      	cmp	r3, #5
 8004bac:	d136      	bne.n	8004c1c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	681a      	ldr	r2, [r3, #0]
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f022 0216 	bic.w	r2, r2, #22
 8004bbc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	695a      	ldr	r2, [r3, #20]
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004bcc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d103      	bne.n	8004bde <HAL_DMA_IRQHandler+0x1da>
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d007      	beq.n	8004bee <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	681a      	ldr	r2, [r3, #0]
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f022 0208 	bic.w	r2, r2, #8
 8004bec:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bf2:	223f      	movs	r2, #63	; 0x3f
 8004bf4:	409a      	lsls	r2, r3
 8004bf6:	693b      	ldr	r3, [r7, #16]
 8004bf8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2201      	movs	r2, #1
 8004bfe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2200      	movs	r2, #0
 8004c06:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d07d      	beq.n	8004d0e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c16:	6878      	ldr	r0, [r7, #4]
 8004c18:	4798      	blx	r3
        }
        return;
 8004c1a:	e078      	b.n	8004d0e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d01c      	beq.n	8004c64 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d108      	bne.n	8004c4a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d030      	beq.n	8004ca2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c44:	6878      	ldr	r0, [r7, #4]
 8004c46:	4798      	blx	r3
 8004c48:	e02b      	b.n	8004ca2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d027      	beq.n	8004ca2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c56:	6878      	ldr	r0, [r7, #4]
 8004c58:	4798      	blx	r3
 8004c5a:	e022      	b.n	8004ca2 <HAL_DMA_IRQHandler+0x29e>
 8004c5c:	20000000 	.word	0x20000000
 8004c60:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d10f      	bne.n	8004c92 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	681a      	ldr	r2, [r3, #0]
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f022 0210 	bic.w	r2, r2, #16
 8004c80:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	2201      	movs	r2, #1
 8004c86:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d003      	beq.n	8004ca2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c9e:	6878      	ldr	r0, [r7, #4]
 8004ca0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d032      	beq.n	8004d10 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cae:	f003 0301 	and.w	r3, r3, #1
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d022      	beq.n	8004cfc <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2205      	movs	r2, #5
 8004cba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	681a      	ldr	r2, [r3, #0]
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f022 0201 	bic.w	r2, r2, #1
 8004ccc:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004cce:	68bb      	ldr	r3, [r7, #8]
 8004cd0:	3301      	adds	r3, #1
 8004cd2:	60bb      	str	r3, [r7, #8]
 8004cd4:	697a      	ldr	r2, [r7, #20]
 8004cd6:	429a      	cmp	r2, r3
 8004cd8:	d307      	bcc.n	8004cea <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f003 0301 	and.w	r3, r3, #1
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d1f2      	bne.n	8004cce <HAL_DMA_IRQHandler+0x2ca>
 8004ce8:	e000      	b.n	8004cec <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004cea:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2201      	movs	r2, #1
 8004cf0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d005      	beq.n	8004d10 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d08:	6878      	ldr	r0, [r7, #4]
 8004d0a:	4798      	blx	r3
 8004d0c:	e000      	b.n	8004d10 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004d0e:	bf00      	nop
    }
  }
}
 8004d10:	3718      	adds	r7, #24
 8004d12:	46bd      	mov	sp, r7
 8004d14:	bd80      	pop	{r7, pc}
 8004d16:	bf00      	nop

08004d18 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004d18:	b480      	push	{r7}
 8004d1a:	b085      	sub	sp, #20
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	60f8      	str	r0, [r7, #12]
 8004d20:	60b9      	str	r1, [r7, #8]
 8004d22:	607a      	str	r2, [r7, #4]
 8004d24:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	681a      	ldr	r2, [r3, #0]
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004d34:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	683a      	ldr	r2, [r7, #0]
 8004d3c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	689b      	ldr	r3, [r3, #8]
 8004d42:	2b40      	cmp	r3, #64	; 0x40
 8004d44:	d108      	bne.n	8004d58 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	687a      	ldr	r2, [r7, #4]
 8004d4c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	68ba      	ldr	r2, [r7, #8]
 8004d54:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004d56:	e007      	b.n	8004d68 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	68ba      	ldr	r2, [r7, #8]
 8004d5e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	687a      	ldr	r2, [r7, #4]
 8004d66:	60da      	str	r2, [r3, #12]
}
 8004d68:	bf00      	nop
 8004d6a:	3714      	adds	r7, #20
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d72:	4770      	bx	lr

08004d74 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004d74:	b480      	push	{r7}
 8004d76:	b085      	sub	sp, #20
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	b2db      	uxtb	r3, r3
 8004d82:	3b10      	subs	r3, #16
 8004d84:	4a13      	ldr	r2, [pc, #76]	; (8004dd4 <DMA_CalcBaseAndBitshift+0x60>)
 8004d86:	fba2 2303 	umull	r2, r3, r2, r3
 8004d8a:	091b      	lsrs	r3, r3, #4
 8004d8c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004d8e:	4a12      	ldr	r2, [pc, #72]	; (8004dd8 <DMA_CalcBaseAndBitshift+0x64>)
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	4413      	add	r3, r2
 8004d94:	781b      	ldrb	r3, [r3, #0]
 8004d96:	461a      	mov	r2, r3
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	2b03      	cmp	r3, #3
 8004da0:	d908      	bls.n	8004db4 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	461a      	mov	r2, r3
 8004da8:	4b0c      	ldr	r3, [pc, #48]	; (8004ddc <DMA_CalcBaseAndBitshift+0x68>)
 8004daa:	4013      	ands	r3, r2
 8004dac:	1d1a      	adds	r2, r3, #4
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	659a      	str	r2, [r3, #88]	; 0x58
 8004db2:	e006      	b.n	8004dc2 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	461a      	mov	r2, r3
 8004dba:	4b08      	ldr	r3, [pc, #32]	; (8004ddc <DMA_CalcBaseAndBitshift+0x68>)
 8004dbc:	4013      	ands	r3, r2
 8004dbe:	687a      	ldr	r2, [r7, #4]
 8004dc0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	3714      	adds	r7, #20
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd0:	4770      	bx	lr
 8004dd2:	bf00      	nop
 8004dd4:	aaaaaaab 	.word	0xaaaaaaab
 8004dd8:	0800a510 	.word	0x0800a510
 8004ddc:	fffffc00 	.word	0xfffffc00

08004de0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004de0:	b480      	push	{r7}
 8004de2:	b085      	sub	sp, #20
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004de8:	2300      	movs	r3, #0
 8004dea:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004df0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	699b      	ldr	r3, [r3, #24]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d11f      	bne.n	8004e3a <DMA_CheckFifoParam+0x5a>
 8004dfa:	68bb      	ldr	r3, [r7, #8]
 8004dfc:	2b03      	cmp	r3, #3
 8004dfe:	d856      	bhi.n	8004eae <DMA_CheckFifoParam+0xce>
 8004e00:	a201      	add	r2, pc, #4	; (adr r2, 8004e08 <DMA_CheckFifoParam+0x28>)
 8004e02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e06:	bf00      	nop
 8004e08:	08004e19 	.word	0x08004e19
 8004e0c:	08004e2b 	.word	0x08004e2b
 8004e10:	08004e19 	.word	0x08004e19
 8004e14:	08004eaf 	.word	0x08004eaf
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e1c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d046      	beq.n	8004eb2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004e24:	2301      	movs	r3, #1
 8004e26:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e28:	e043      	b.n	8004eb2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e2e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004e32:	d140      	bne.n	8004eb6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004e34:	2301      	movs	r3, #1
 8004e36:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e38:	e03d      	b.n	8004eb6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	699b      	ldr	r3, [r3, #24]
 8004e3e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e42:	d121      	bne.n	8004e88 <DMA_CheckFifoParam+0xa8>
 8004e44:	68bb      	ldr	r3, [r7, #8]
 8004e46:	2b03      	cmp	r3, #3
 8004e48:	d837      	bhi.n	8004eba <DMA_CheckFifoParam+0xda>
 8004e4a:	a201      	add	r2, pc, #4	; (adr r2, 8004e50 <DMA_CheckFifoParam+0x70>)
 8004e4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e50:	08004e61 	.word	0x08004e61
 8004e54:	08004e67 	.word	0x08004e67
 8004e58:	08004e61 	.word	0x08004e61
 8004e5c:	08004e79 	.word	0x08004e79
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004e60:	2301      	movs	r3, #1
 8004e62:	73fb      	strb	r3, [r7, #15]
      break;
 8004e64:	e030      	b.n	8004ec8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e6a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d025      	beq.n	8004ebe <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004e72:	2301      	movs	r3, #1
 8004e74:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e76:	e022      	b.n	8004ebe <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e7c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004e80:	d11f      	bne.n	8004ec2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004e82:	2301      	movs	r3, #1
 8004e84:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004e86:	e01c      	b.n	8004ec2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004e88:	68bb      	ldr	r3, [r7, #8]
 8004e8a:	2b02      	cmp	r3, #2
 8004e8c:	d903      	bls.n	8004e96 <DMA_CheckFifoParam+0xb6>
 8004e8e:	68bb      	ldr	r3, [r7, #8]
 8004e90:	2b03      	cmp	r3, #3
 8004e92:	d003      	beq.n	8004e9c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004e94:	e018      	b.n	8004ec8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004e96:	2301      	movs	r3, #1
 8004e98:	73fb      	strb	r3, [r7, #15]
      break;
 8004e9a:	e015      	b.n	8004ec8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ea0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d00e      	beq.n	8004ec6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	73fb      	strb	r3, [r7, #15]
      break;
 8004eac:	e00b      	b.n	8004ec6 <DMA_CheckFifoParam+0xe6>
      break;
 8004eae:	bf00      	nop
 8004eb0:	e00a      	b.n	8004ec8 <DMA_CheckFifoParam+0xe8>
      break;
 8004eb2:	bf00      	nop
 8004eb4:	e008      	b.n	8004ec8 <DMA_CheckFifoParam+0xe8>
      break;
 8004eb6:	bf00      	nop
 8004eb8:	e006      	b.n	8004ec8 <DMA_CheckFifoParam+0xe8>
      break;
 8004eba:	bf00      	nop
 8004ebc:	e004      	b.n	8004ec8 <DMA_CheckFifoParam+0xe8>
      break;
 8004ebe:	bf00      	nop
 8004ec0:	e002      	b.n	8004ec8 <DMA_CheckFifoParam+0xe8>
      break;   
 8004ec2:	bf00      	nop
 8004ec4:	e000      	b.n	8004ec8 <DMA_CheckFifoParam+0xe8>
      break;
 8004ec6:	bf00      	nop
    }
  } 
  
  return status; 
 8004ec8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004eca:	4618      	mov	r0, r3
 8004ecc:	3714      	adds	r7, #20
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed4:	4770      	bx	lr
 8004ed6:	bf00      	nop

08004ed8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004ed8:	b480      	push	{r7}
 8004eda:	b089      	sub	sp, #36	; 0x24
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
 8004ee0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8004eea:	2300      	movs	r3, #0
 8004eec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8004eee:	2300      	movs	r3, #0
 8004ef0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	61fb      	str	r3, [r7, #28]
 8004ef6:	e175      	b.n	80051e4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004ef8:	2201      	movs	r2, #1
 8004efa:	69fb      	ldr	r3, [r7, #28]
 8004efc:	fa02 f303 	lsl.w	r3, r2, r3
 8004f00:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	697a      	ldr	r2, [r7, #20]
 8004f08:	4013      	ands	r3, r2
 8004f0a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004f0c:	693a      	ldr	r2, [r7, #16]
 8004f0e:	697b      	ldr	r3, [r7, #20]
 8004f10:	429a      	cmp	r2, r3
 8004f12:	f040 8164 	bne.w	80051de <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	685b      	ldr	r3, [r3, #4]
 8004f1a:	f003 0303 	and.w	r3, r3, #3
 8004f1e:	2b01      	cmp	r3, #1
 8004f20:	d005      	beq.n	8004f2e <HAL_GPIO_Init+0x56>
 8004f22:	683b      	ldr	r3, [r7, #0]
 8004f24:	685b      	ldr	r3, [r3, #4]
 8004f26:	f003 0303 	and.w	r3, r3, #3
 8004f2a:	2b02      	cmp	r3, #2
 8004f2c:	d130      	bne.n	8004f90 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	689b      	ldr	r3, [r3, #8]
 8004f32:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004f34:	69fb      	ldr	r3, [r7, #28]
 8004f36:	005b      	lsls	r3, r3, #1
 8004f38:	2203      	movs	r2, #3
 8004f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8004f3e:	43db      	mvns	r3, r3
 8004f40:	69ba      	ldr	r2, [r7, #24]
 8004f42:	4013      	ands	r3, r2
 8004f44:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	68da      	ldr	r2, [r3, #12]
 8004f4a:	69fb      	ldr	r3, [r7, #28]
 8004f4c:	005b      	lsls	r3, r3, #1
 8004f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8004f52:	69ba      	ldr	r2, [r7, #24]
 8004f54:	4313      	orrs	r3, r2
 8004f56:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	69ba      	ldr	r2, [r7, #24]
 8004f5c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	685b      	ldr	r3, [r3, #4]
 8004f62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004f64:	2201      	movs	r2, #1
 8004f66:	69fb      	ldr	r3, [r7, #28]
 8004f68:	fa02 f303 	lsl.w	r3, r2, r3
 8004f6c:	43db      	mvns	r3, r3
 8004f6e:	69ba      	ldr	r2, [r7, #24]
 8004f70:	4013      	ands	r3, r2
 8004f72:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004f74:	683b      	ldr	r3, [r7, #0]
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	091b      	lsrs	r3, r3, #4
 8004f7a:	f003 0201 	and.w	r2, r3, #1
 8004f7e:	69fb      	ldr	r3, [r7, #28]
 8004f80:	fa02 f303 	lsl.w	r3, r2, r3
 8004f84:	69ba      	ldr	r2, [r7, #24]
 8004f86:	4313      	orrs	r3, r2
 8004f88:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	69ba      	ldr	r2, [r7, #24]
 8004f8e:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	f003 0303 	and.w	r3, r3, #3
 8004f98:	2b03      	cmp	r3, #3
 8004f9a:	d017      	beq.n	8004fcc <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	68db      	ldr	r3, [r3, #12]
 8004fa0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8004fa2:	69fb      	ldr	r3, [r7, #28]
 8004fa4:	005b      	lsls	r3, r3, #1
 8004fa6:	2203      	movs	r2, #3
 8004fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8004fac:	43db      	mvns	r3, r3
 8004fae:	69ba      	ldr	r2, [r7, #24]
 8004fb0:	4013      	ands	r3, r2
 8004fb2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	689a      	ldr	r2, [r3, #8]
 8004fb8:	69fb      	ldr	r3, [r7, #28]
 8004fba:	005b      	lsls	r3, r3, #1
 8004fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8004fc0:	69ba      	ldr	r2, [r7, #24]
 8004fc2:	4313      	orrs	r3, r2
 8004fc4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	69ba      	ldr	r2, [r7, #24]
 8004fca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	f003 0303 	and.w	r3, r3, #3
 8004fd4:	2b02      	cmp	r3, #2
 8004fd6:	d123      	bne.n	8005020 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8004fd8:	69fb      	ldr	r3, [r7, #28]
 8004fda:	08da      	lsrs	r2, r3, #3
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	3208      	adds	r2, #8
 8004fe0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004fe4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8004fe6:	69fb      	ldr	r3, [r7, #28]
 8004fe8:	f003 0307 	and.w	r3, r3, #7
 8004fec:	009b      	lsls	r3, r3, #2
 8004fee:	220f      	movs	r2, #15
 8004ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ff4:	43db      	mvns	r3, r3
 8004ff6:	69ba      	ldr	r2, [r7, #24]
 8004ff8:	4013      	ands	r3, r2
 8004ffa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	691a      	ldr	r2, [r3, #16]
 8005000:	69fb      	ldr	r3, [r7, #28]
 8005002:	f003 0307 	and.w	r3, r3, #7
 8005006:	009b      	lsls	r3, r3, #2
 8005008:	fa02 f303 	lsl.w	r3, r2, r3
 800500c:	69ba      	ldr	r2, [r7, #24]
 800500e:	4313      	orrs	r3, r2
 8005010:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8005012:	69fb      	ldr	r3, [r7, #28]
 8005014:	08da      	lsrs	r2, r3, #3
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	3208      	adds	r2, #8
 800501a:	69b9      	ldr	r1, [r7, #24]
 800501c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8005026:	69fb      	ldr	r3, [r7, #28]
 8005028:	005b      	lsls	r3, r3, #1
 800502a:	2203      	movs	r2, #3
 800502c:	fa02 f303 	lsl.w	r3, r2, r3
 8005030:	43db      	mvns	r3, r3
 8005032:	69ba      	ldr	r2, [r7, #24]
 8005034:	4013      	ands	r3, r2
 8005036:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	685b      	ldr	r3, [r3, #4]
 800503c:	f003 0203 	and.w	r2, r3, #3
 8005040:	69fb      	ldr	r3, [r7, #28]
 8005042:	005b      	lsls	r3, r3, #1
 8005044:	fa02 f303 	lsl.w	r3, r2, r3
 8005048:	69ba      	ldr	r2, [r7, #24]
 800504a:	4313      	orrs	r3, r2
 800504c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	69ba      	ldr	r2, [r7, #24]
 8005052:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	685b      	ldr	r3, [r3, #4]
 8005058:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800505c:	2b00      	cmp	r3, #0
 800505e:	f000 80be 	beq.w	80051de <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005062:	4b66      	ldr	r3, [pc, #408]	; (80051fc <HAL_GPIO_Init+0x324>)
 8005064:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005066:	4a65      	ldr	r2, [pc, #404]	; (80051fc <HAL_GPIO_Init+0x324>)
 8005068:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800506c:	6453      	str	r3, [r2, #68]	; 0x44
 800506e:	4b63      	ldr	r3, [pc, #396]	; (80051fc <HAL_GPIO_Init+0x324>)
 8005070:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005072:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005076:	60fb      	str	r3, [r7, #12]
 8005078:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800507a:	4a61      	ldr	r2, [pc, #388]	; (8005200 <HAL_GPIO_Init+0x328>)
 800507c:	69fb      	ldr	r3, [r7, #28]
 800507e:	089b      	lsrs	r3, r3, #2
 8005080:	3302      	adds	r3, #2
 8005082:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005086:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8005088:	69fb      	ldr	r3, [r7, #28]
 800508a:	f003 0303 	and.w	r3, r3, #3
 800508e:	009b      	lsls	r3, r3, #2
 8005090:	220f      	movs	r2, #15
 8005092:	fa02 f303 	lsl.w	r3, r2, r3
 8005096:	43db      	mvns	r3, r3
 8005098:	69ba      	ldr	r2, [r7, #24]
 800509a:	4013      	ands	r3, r2
 800509c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	4a58      	ldr	r2, [pc, #352]	; (8005204 <HAL_GPIO_Init+0x32c>)
 80050a2:	4293      	cmp	r3, r2
 80050a4:	d037      	beq.n	8005116 <HAL_GPIO_Init+0x23e>
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	4a57      	ldr	r2, [pc, #348]	; (8005208 <HAL_GPIO_Init+0x330>)
 80050aa:	4293      	cmp	r3, r2
 80050ac:	d031      	beq.n	8005112 <HAL_GPIO_Init+0x23a>
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	4a56      	ldr	r2, [pc, #344]	; (800520c <HAL_GPIO_Init+0x334>)
 80050b2:	4293      	cmp	r3, r2
 80050b4:	d02b      	beq.n	800510e <HAL_GPIO_Init+0x236>
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	4a55      	ldr	r2, [pc, #340]	; (8005210 <HAL_GPIO_Init+0x338>)
 80050ba:	4293      	cmp	r3, r2
 80050bc:	d025      	beq.n	800510a <HAL_GPIO_Init+0x232>
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	4a54      	ldr	r2, [pc, #336]	; (8005214 <HAL_GPIO_Init+0x33c>)
 80050c2:	4293      	cmp	r3, r2
 80050c4:	d01f      	beq.n	8005106 <HAL_GPIO_Init+0x22e>
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	4a53      	ldr	r2, [pc, #332]	; (8005218 <HAL_GPIO_Init+0x340>)
 80050ca:	4293      	cmp	r3, r2
 80050cc:	d019      	beq.n	8005102 <HAL_GPIO_Init+0x22a>
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	4a52      	ldr	r2, [pc, #328]	; (800521c <HAL_GPIO_Init+0x344>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d013      	beq.n	80050fe <HAL_GPIO_Init+0x226>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	4a51      	ldr	r2, [pc, #324]	; (8005220 <HAL_GPIO_Init+0x348>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d00d      	beq.n	80050fa <HAL_GPIO_Init+0x222>
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	4a50      	ldr	r2, [pc, #320]	; (8005224 <HAL_GPIO_Init+0x34c>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d007      	beq.n	80050f6 <HAL_GPIO_Init+0x21e>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	4a4f      	ldr	r2, [pc, #316]	; (8005228 <HAL_GPIO_Init+0x350>)
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d101      	bne.n	80050f2 <HAL_GPIO_Init+0x21a>
 80050ee:	2309      	movs	r3, #9
 80050f0:	e012      	b.n	8005118 <HAL_GPIO_Init+0x240>
 80050f2:	230a      	movs	r3, #10
 80050f4:	e010      	b.n	8005118 <HAL_GPIO_Init+0x240>
 80050f6:	2308      	movs	r3, #8
 80050f8:	e00e      	b.n	8005118 <HAL_GPIO_Init+0x240>
 80050fa:	2307      	movs	r3, #7
 80050fc:	e00c      	b.n	8005118 <HAL_GPIO_Init+0x240>
 80050fe:	2306      	movs	r3, #6
 8005100:	e00a      	b.n	8005118 <HAL_GPIO_Init+0x240>
 8005102:	2305      	movs	r3, #5
 8005104:	e008      	b.n	8005118 <HAL_GPIO_Init+0x240>
 8005106:	2304      	movs	r3, #4
 8005108:	e006      	b.n	8005118 <HAL_GPIO_Init+0x240>
 800510a:	2303      	movs	r3, #3
 800510c:	e004      	b.n	8005118 <HAL_GPIO_Init+0x240>
 800510e:	2302      	movs	r3, #2
 8005110:	e002      	b.n	8005118 <HAL_GPIO_Init+0x240>
 8005112:	2301      	movs	r3, #1
 8005114:	e000      	b.n	8005118 <HAL_GPIO_Init+0x240>
 8005116:	2300      	movs	r3, #0
 8005118:	69fa      	ldr	r2, [r7, #28]
 800511a:	f002 0203 	and.w	r2, r2, #3
 800511e:	0092      	lsls	r2, r2, #2
 8005120:	4093      	lsls	r3, r2
 8005122:	69ba      	ldr	r2, [r7, #24]
 8005124:	4313      	orrs	r3, r2
 8005126:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8005128:	4935      	ldr	r1, [pc, #212]	; (8005200 <HAL_GPIO_Init+0x328>)
 800512a:	69fb      	ldr	r3, [r7, #28]
 800512c:	089b      	lsrs	r3, r3, #2
 800512e:	3302      	adds	r3, #2
 8005130:	69ba      	ldr	r2, [r7, #24]
 8005132:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005136:	4b3d      	ldr	r3, [pc, #244]	; (800522c <HAL_GPIO_Init+0x354>)
 8005138:	689b      	ldr	r3, [r3, #8]
 800513a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800513c:	693b      	ldr	r3, [r7, #16]
 800513e:	43db      	mvns	r3, r3
 8005140:	69ba      	ldr	r2, [r7, #24]
 8005142:	4013      	ands	r3, r2
 8005144:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005146:	683b      	ldr	r3, [r7, #0]
 8005148:	685b      	ldr	r3, [r3, #4]
 800514a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800514e:	2b00      	cmp	r3, #0
 8005150:	d003      	beq.n	800515a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8005152:	69ba      	ldr	r2, [r7, #24]
 8005154:	693b      	ldr	r3, [r7, #16]
 8005156:	4313      	orrs	r3, r2
 8005158:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800515a:	4a34      	ldr	r2, [pc, #208]	; (800522c <HAL_GPIO_Init+0x354>)
 800515c:	69bb      	ldr	r3, [r7, #24]
 800515e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005160:	4b32      	ldr	r3, [pc, #200]	; (800522c <HAL_GPIO_Init+0x354>)
 8005162:	68db      	ldr	r3, [r3, #12]
 8005164:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005166:	693b      	ldr	r3, [r7, #16]
 8005168:	43db      	mvns	r3, r3
 800516a:	69ba      	ldr	r2, [r7, #24]
 800516c:	4013      	ands	r3, r2
 800516e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	685b      	ldr	r3, [r3, #4]
 8005174:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005178:	2b00      	cmp	r3, #0
 800517a:	d003      	beq.n	8005184 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800517c:	69ba      	ldr	r2, [r7, #24]
 800517e:	693b      	ldr	r3, [r7, #16]
 8005180:	4313      	orrs	r3, r2
 8005182:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005184:	4a29      	ldr	r2, [pc, #164]	; (800522c <HAL_GPIO_Init+0x354>)
 8005186:	69bb      	ldr	r3, [r7, #24]
 8005188:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800518a:	4b28      	ldr	r3, [pc, #160]	; (800522c <HAL_GPIO_Init+0x354>)
 800518c:	685b      	ldr	r3, [r3, #4]
 800518e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005190:	693b      	ldr	r3, [r7, #16]
 8005192:	43db      	mvns	r3, r3
 8005194:	69ba      	ldr	r2, [r7, #24]
 8005196:	4013      	ands	r3, r2
 8005198:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	685b      	ldr	r3, [r3, #4]
 800519e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d003      	beq.n	80051ae <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80051a6:	69ba      	ldr	r2, [r7, #24]
 80051a8:	693b      	ldr	r3, [r7, #16]
 80051aa:	4313      	orrs	r3, r2
 80051ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80051ae:	4a1f      	ldr	r2, [pc, #124]	; (800522c <HAL_GPIO_Init+0x354>)
 80051b0:	69bb      	ldr	r3, [r7, #24]
 80051b2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80051b4:	4b1d      	ldr	r3, [pc, #116]	; (800522c <HAL_GPIO_Init+0x354>)
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80051ba:	693b      	ldr	r3, [r7, #16]
 80051bc:	43db      	mvns	r3, r3
 80051be:	69ba      	ldr	r2, [r7, #24]
 80051c0:	4013      	ands	r3, r2
 80051c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	685b      	ldr	r3, [r3, #4]
 80051c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d003      	beq.n	80051d8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80051d0:	69ba      	ldr	r2, [r7, #24]
 80051d2:	693b      	ldr	r3, [r7, #16]
 80051d4:	4313      	orrs	r3, r2
 80051d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80051d8:	4a14      	ldr	r2, [pc, #80]	; (800522c <HAL_GPIO_Init+0x354>)
 80051da:	69bb      	ldr	r3, [r7, #24]
 80051dc:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80051de:	69fb      	ldr	r3, [r7, #28]
 80051e0:	3301      	adds	r3, #1
 80051e2:	61fb      	str	r3, [r7, #28]
 80051e4:	69fb      	ldr	r3, [r7, #28]
 80051e6:	2b0f      	cmp	r3, #15
 80051e8:	f67f ae86 	bls.w	8004ef8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80051ec:	bf00      	nop
 80051ee:	bf00      	nop
 80051f0:	3724      	adds	r7, #36	; 0x24
 80051f2:	46bd      	mov	sp, r7
 80051f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f8:	4770      	bx	lr
 80051fa:	bf00      	nop
 80051fc:	40023800 	.word	0x40023800
 8005200:	40013800 	.word	0x40013800
 8005204:	40020000 	.word	0x40020000
 8005208:	40020400 	.word	0x40020400
 800520c:	40020800 	.word	0x40020800
 8005210:	40020c00 	.word	0x40020c00
 8005214:	40021000 	.word	0x40021000
 8005218:	40021400 	.word	0x40021400
 800521c:	40021800 	.word	0x40021800
 8005220:	40021c00 	.word	0x40021c00
 8005224:	40022000 	.word	0x40022000
 8005228:	40022400 	.word	0x40022400
 800522c:	40013c00 	.word	0x40013c00

08005230 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005230:	b480      	push	{r7}
 8005232:	b083      	sub	sp, #12
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
 8005238:	460b      	mov	r3, r1
 800523a:	807b      	strh	r3, [r7, #2]
 800523c:	4613      	mov	r3, r2
 800523e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005240:	787b      	ldrb	r3, [r7, #1]
 8005242:	2b00      	cmp	r3, #0
 8005244:	d003      	beq.n	800524e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005246:	887a      	ldrh	r2, [r7, #2]
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800524c:	e003      	b.n	8005256 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800524e:	887b      	ldrh	r3, [r7, #2]
 8005250:	041a      	lsls	r2, r3, #16
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	619a      	str	r2, [r3, #24]
}
 8005256:	bf00      	nop
 8005258:	370c      	adds	r7, #12
 800525a:	46bd      	mov	sp, r7
 800525c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005260:	4770      	bx	lr
	...

08005264 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b082      	sub	sp, #8
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d101      	bne.n	8005276 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005272:	2301      	movs	r3, #1
 8005274:	e07f      	b.n	8005376 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800527c:	b2db      	uxtb	r3, r3
 800527e:	2b00      	cmp	r3, #0
 8005280:	d106      	bne.n	8005290 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	2200      	movs	r2, #0
 8005286:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800528a:	6878      	ldr	r0, [r7, #4]
 800528c:	f000 f8a9 	bl	80053e2 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2224      	movs	r2, #36	; 0x24
 8005294:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	681a      	ldr	r2, [r3, #0]
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f022 0201 	bic.w	r2, r2, #1
 80052a6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	685a      	ldr	r2, [r3, #4]
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80052b4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	689a      	ldr	r2, [r3, #8]
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80052c4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	68db      	ldr	r3, [r3, #12]
 80052ca:	2b01      	cmp	r3, #1
 80052cc:	d107      	bne.n	80052de <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	689a      	ldr	r2, [r3, #8]
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80052da:	609a      	str	r2, [r3, #8]
 80052dc:	e006      	b.n	80052ec <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	689a      	ldr	r2, [r3, #8]
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80052ea:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	68db      	ldr	r3, [r3, #12]
 80052f0:	2b02      	cmp	r3, #2
 80052f2:	d104      	bne.n	80052fe <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80052fc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	6859      	ldr	r1, [r3, #4]
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681a      	ldr	r2, [r3, #0]
 8005308:	4b1d      	ldr	r3, [pc, #116]	; (8005380 <HAL_I2C_Init+0x11c>)
 800530a:	430b      	orrs	r3, r1
 800530c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	68da      	ldr	r2, [r3, #12]
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800531c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	691a      	ldr	r2, [r3, #16]
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	695b      	ldr	r3, [r3, #20]
 8005326:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	699b      	ldr	r3, [r3, #24]
 800532e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	430a      	orrs	r2, r1
 8005336:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	69d9      	ldr	r1, [r3, #28]
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6a1a      	ldr	r2, [r3, #32]
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	430a      	orrs	r2, r1
 8005346:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	681a      	ldr	r2, [r3, #0]
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f042 0201 	orr.w	r2, r2, #1
 8005356:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2200      	movs	r2, #0
 800535c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2220      	movs	r2, #32
 8005362:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2200      	movs	r2, #0
 800536a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2200      	movs	r2, #0
 8005370:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8005374:	2300      	movs	r3, #0
}
 8005376:	4618      	mov	r0, r3
 8005378:	3708      	adds	r7, #8
 800537a:	46bd      	mov	sp, r7
 800537c:	bd80      	pop	{r7, pc}
 800537e:	bf00      	nop
 8005380:	02008000 	.word	0x02008000

08005384 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b082      	sub	sp, #8
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d101      	bne.n	8005396 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8005392:	2301      	movs	r3, #1
 8005394:	e021      	b.n	80053da <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2224      	movs	r2, #36	; 0x24
 800539a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	681a      	ldr	r2, [r3, #0]
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f022 0201 	bic.w	r2, r2, #1
 80053ac:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80053ae:	6878      	ldr	r0, [r7, #4]
 80053b0:	f000 f821 	bl	80053f6 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2200      	movs	r2, #0
 80053b8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2200      	movs	r2, #0
 80053be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2200      	movs	r2, #0
 80053c6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2200      	movs	r2, #0
 80053cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2200      	movs	r2, #0
 80053d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80053d8:	2300      	movs	r3, #0
}
 80053da:	4618      	mov	r0, r3
 80053dc:	3708      	adds	r7, #8
 80053de:	46bd      	mov	sp, r7
 80053e0:	bd80      	pop	{r7, pc}

080053e2 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 80053e2:	b480      	push	{r7}
 80053e4:	b083      	sub	sp, #12
 80053e6:	af00      	add	r7, sp, #0
 80053e8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 80053ea:	bf00      	nop
 80053ec:	370c      	adds	r7, #12
 80053ee:	46bd      	mov	sp, r7
 80053f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f4:	4770      	bx	lr

080053f6 <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 80053f6:	b480      	push	{r7}
 80053f8:	b083      	sub	sp, #12
 80053fa:	af00      	add	r7, sp, #0
 80053fc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 80053fe:	bf00      	nop
 8005400:	370c      	adds	r7, #12
 8005402:	46bd      	mov	sp, r7
 8005404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005408:	4770      	bx	lr
	...

0800540c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800540c:	b580      	push	{r7, lr}
 800540e:	b088      	sub	sp, #32
 8005410:	af02      	add	r7, sp, #8
 8005412:	60f8      	str	r0, [r7, #12]
 8005414:	4608      	mov	r0, r1
 8005416:	4611      	mov	r1, r2
 8005418:	461a      	mov	r2, r3
 800541a:	4603      	mov	r3, r0
 800541c:	817b      	strh	r3, [r7, #10]
 800541e:	460b      	mov	r3, r1
 8005420:	813b      	strh	r3, [r7, #8]
 8005422:	4613      	mov	r3, r2
 8005424:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800542c:	b2db      	uxtb	r3, r3
 800542e:	2b20      	cmp	r3, #32
 8005430:	f040 80f9 	bne.w	8005626 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005434:	6a3b      	ldr	r3, [r7, #32]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d002      	beq.n	8005440 <HAL_I2C_Mem_Write+0x34>
 800543a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800543c:	2b00      	cmp	r3, #0
 800543e:	d105      	bne.n	800544c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005446:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8005448:	2301      	movs	r3, #1
 800544a:	e0ed      	b.n	8005628 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005452:	2b01      	cmp	r3, #1
 8005454:	d101      	bne.n	800545a <HAL_I2C_Mem_Write+0x4e>
 8005456:	2302      	movs	r3, #2
 8005458:	e0e6      	b.n	8005628 <HAL_I2C_Mem_Write+0x21c>
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	2201      	movs	r2, #1
 800545e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005462:	f7fe ffb1 	bl	80043c8 <HAL_GetTick>
 8005466:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005468:	697b      	ldr	r3, [r7, #20]
 800546a:	9300      	str	r3, [sp, #0]
 800546c:	2319      	movs	r3, #25
 800546e:	2201      	movs	r2, #1
 8005470:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005474:	68f8      	ldr	r0, [r7, #12]
 8005476:	f000 fad1 	bl	8005a1c <I2C_WaitOnFlagUntilTimeout>
 800547a:	4603      	mov	r3, r0
 800547c:	2b00      	cmp	r3, #0
 800547e:	d001      	beq.n	8005484 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8005480:	2301      	movs	r3, #1
 8005482:	e0d1      	b.n	8005628 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	2221      	movs	r2, #33	; 0x21
 8005488:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	2240      	movs	r2, #64	; 0x40
 8005490:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	2200      	movs	r2, #0
 8005498:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	6a3a      	ldr	r2, [r7, #32]
 800549e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80054a4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	2200      	movs	r2, #0
 80054aa:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80054ac:	88f8      	ldrh	r0, [r7, #6]
 80054ae:	893a      	ldrh	r2, [r7, #8]
 80054b0:	8979      	ldrh	r1, [r7, #10]
 80054b2:	697b      	ldr	r3, [r7, #20]
 80054b4:	9301      	str	r3, [sp, #4]
 80054b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054b8:	9300      	str	r3, [sp, #0]
 80054ba:	4603      	mov	r3, r0
 80054bc:	68f8      	ldr	r0, [r7, #12]
 80054be:	f000 f9e1 	bl	8005884 <I2C_RequestMemoryWrite>
 80054c2:	4603      	mov	r3, r0
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d005      	beq.n	80054d4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	2200      	movs	r2, #0
 80054cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80054d0:	2301      	movs	r3, #1
 80054d2:	e0a9      	b.n	8005628 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054d8:	b29b      	uxth	r3, r3
 80054da:	2bff      	cmp	r3, #255	; 0xff
 80054dc:	d90e      	bls.n	80054fc <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	22ff      	movs	r2, #255	; 0xff
 80054e2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054e8:	b2da      	uxtb	r2, r3
 80054ea:	8979      	ldrh	r1, [r7, #10]
 80054ec:	2300      	movs	r3, #0
 80054ee:	9300      	str	r3, [sp, #0]
 80054f0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80054f4:	68f8      	ldr	r0, [r7, #12]
 80054f6:	f000 fc39 	bl	8005d6c <I2C_TransferConfig>
 80054fa:	e00f      	b.n	800551c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005500:	b29a      	uxth	r2, r3
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800550a:	b2da      	uxtb	r2, r3
 800550c:	8979      	ldrh	r1, [r7, #10]
 800550e:	2300      	movs	r3, #0
 8005510:	9300      	str	r3, [sp, #0]
 8005512:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005516:	68f8      	ldr	r0, [r7, #12]
 8005518:	f000 fc28 	bl	8005d6c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800551c:	697a      	ldr	r2, [r7, #20]
 800551e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005520:	68f8      	ldr	r0, [r7, #12]
 8005522:	f000 fabb 	bl	8005a9c <I2C_WaitOnTXISFlagUntilTimeout>
 8005526:	4603      	mov	r3, r0
 8005528:	2b00      	cmp	r3, #0
 800552a:	d001      	beq.n	8005530 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800552c:	2301      	movs	r3, #1
 800552e:	e07b      	b.n	8005628 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005534:	781a      	ldrb	r2, [r3, #0]
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005540:	1c5a      	adds	r2, r3, #1
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800554a:	b29b      	uxth	r3, r3
 800554c:	3b01      	subs	r3, #1
 800554e:	b29a      	uxth	r2, r3
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005558:	3b01      	subs	r3, #1
 800555a:	b29a      	uxth	r2, r3
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005564:	b29b      	uxth	r3, r3
 8005566:	2b00      	cmp	r3, #0
 8005568:	d034      	beq.n	80055d4 <HAL_I2C_Mem_Write+0x1c8>
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800556e:	2b00      	cmp	r3, #0
 8005570:	d130      	bne.n	80055d4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005572:	697b      	ldr	r3, [r7, #20]
 8005574:	9300      	str	r3, [sp, #0]
 8005576:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005578:	2200      	movs	r2, #0
 800557a:	2180      	movs	r1, #128	; 0x80
 800557c:	68f8      	ldr	r0, [r7, #12]
 800557e:	f000 fa4d 	bl	8005a1c <I2C_WaitOnFlagUntilTimeout>
 8005582:	4603      	mov	r3, r0
 8005584:	2b00      	cmp	r3, #0
 8005586:	d001      	beq.n	800558c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8005588:	2301      	movs	r3, #1
 800558a:	e04d      	b.n	8005628 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005590:	b29b      	uxth	r3, r3
 8005592:	2bff      	cmp	r3, #255	; 0xff
 8005594:	d90e      	bls.n	80055b4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	22ff      	movs	r2, #255	; 0xff
 800559a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055a0:	b2da      	uxtb	r2, r3
 80055a2:	8979      	ldrh	r1, [r7, #10]
 80055a4:	2300      	movs	r3, #0
 80055a6:	9300      	str	r3, [sp, #0]
 80055a8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80055ac:	68f8      	ldr	r0, [r7, #12]
 80055ae:	f000 fbdd 	bl	8005d6c <I2C_TransferConfig>
 80055b2:	e00f      	b.n	80055d4 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055b8:	b29a      	uxth	r2, r3
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055c2:	b2da      	uxtb	r2, r3
 80055c4:	8979      	ldrh	r1, [r7, #10]
 80055c6:	2300      	movs	r3, #0
 80055c8:	9300      	str	r3, [sp, #0]
 80055ca:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80055ce:	68f8      	ldr	r0, [r7, #12]
 80055d0:	f000 fbcc 	bl	8005d6c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055d8:	b29b      	uxth	r3, r3
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d19e      	bne.n	800551c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80055de:	697a      	ldr	r2, [r7, #20]
 80055e0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80055e2:	68f8      	ldr	r0, [r7, #12]
 80055e4:	f000 fa9a 	bl	8005b1c <I2C_WaitOnSTOPFlagUntilTimeout>
 80055e8:	4603      	mov	r3, r0
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d001      	beq.n	80055f2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80055ee:	2301      	movs	r3, #1
 80055f0:	e01a      	b.n	8005628 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	2220      	movs	r2, #32
 80055f8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	6859      	ldr	r1, [r3, #4]
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	681a      	ldr	r2, [r3, #0]
 8005604:	4b0a      	ldr	r3, [pc, #40]	; (8005630 <HAL_I2C_Mem_Write+0x224>)
 8005606:	400b      	ands	r3, r1
 8005608:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	2220      	movs	r2, #32
 800560e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	2200      	movs	r2, #0
 8005616:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	2200      	movs	r2, #0
 800561e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005622:	2300      	movs	r3, #0
 8005624:	e000      	b.n	8005628 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8005626:	2302      	movs	r3, #2
  }
}
 8005628:	4618      	mov	r0, r3
 800562a:	3718      	adds	r7, #24
 800562c:	46bd      	mov	sp, r7
 800562e:	bd80      	pop	{r7, pc}
 8005630:	fe00e800 	.word	0xfe00e800

08005634 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b088      	sub	sp, #32
 8005638:	af02      	add	r7, sp, #8
 800563a:	60f8      	str	r0, [r7, #12]
 800563c:	4608      	mov	r0, r1
 800563e:	4611      	mov	r1, r2
 8005640:	461a      	mov	r2, r3
 8005642:	4603      	mov	r3, r0
 8005644:	817b      	strh	r3, [r7, #10]
 8005646:	460b      	mov	r3, r1
 8005648:	813b      	strh	r3, [r7, #8]
 800564a:	4613      	mov	r3, r2
 800564c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005654:	b2db      	uxtb	r3, r3
 8005656:	2b20      	cmp	r3, #32
 8005658:	f040 80fd 	bne.w	8005856 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800565c:	6a3b      	ldr	r3, [r7, #32]
 800565e:	2b00      	cmp	r3, #0
 8005660:	d002      	beq.n	8005668 <HAL_I2C_Mem_Read+0x34>
 8005662:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005664:	2b00      	cmp	r3, #0
 8005666:	d105      	bne.n	8005674 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800566e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8005670:	2301      	movs	r3, #1
 8005672:	e0f1      	b.n	8005858 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800567a:	2b01      	cmp	r3, #1
 800567c:	d101      	bne.n	8005682 <HAL_I2C_Mem_Read+0x4e>
 800567e:	2302      	movs	r3, #2
 8005680:	e0ea      	b.n	8005858 <HAL_I2C_Mem_Read+0x224>
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	2201      	movs	r2, #1
 8005686:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800568a:	f7fe fe9d 	bl	80043c8 <HAL_GetTick>
 800568e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005690:	697b      	ldr	r3, [r7, #20]
 8005692:	9300      	str	r3, [sp, #0]
 8005694:	2319      	movs	r3, #25
 8005696:	2201      	movs	r2, #1
 8005698:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800569c:	68f8      	ldr	r0, [r7, #12]
 800569e:	f000 f9bd 	bl	8005a1c <I2C_WaitOnFlagUntilTimeout>
 80056a2:	4603      	mov	r3, r0
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d001      	beq.n	80056ac <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80056a8:	2301      	movs	r3, #1
 80056aa:	e0d5      	b.n	8005858 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	2222      	movs	r2, #34	; 0x22
 80056b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	2240      	movs	r2, #64	; 0x40
 80056b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	2200      	movs	r2, #0
 80056c0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	6a3a      	ldr	r2, [r7, #32]
 80056c6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80056cc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	2200      	movs	r2, #0
 80056d2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80056d4:	88f8      	ldrh	r0, [r7, #6]
 80056d6:	893a      	ldrh	r2, [r7, #8]
 80056d8:	8979      	ldrh	r1, [r7, #10]
 80056da:	697b      	ldr	r3, [r7, #20]
 80056dc:	9301      	str	r3, [sp, #4]
 80056de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056e0:	9300      	str	r3, [sp, #0]
 80056e2:	4603      	mov	r3, r0
 80056e4:	68f8      	ldr	r0, [r7, #12]
 80056e6:	f000 f921 	bl	800592c <I2C_RequestMemoryRead>
 80056ea:	4603      	mov	r3, r0
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d005      	beq.n	80056fc <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	2200      	movs	r2, #0
 80056f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80056f8:	2301      	movs	r3, #1
 80056fa:	e0ad      	b.n	8005858 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005700:	b29b      	uxth	r3, r3
 8005702:	2bff      	cmp	r3, #255	; 0xff
 8005704:	d90e      	bls.n	8005724 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	22ff      	movs	r2, #255	; 0xff
 800570a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005710:	b2da      	uxtb	r2, r3
 8005712:	8979      	ldrh	r1, [r7, #10]
 8005714:	4b52      	ldr	r3, [pc, #328]	; (8005860 <HAL_I2C_Mem_Read+0x22c>)
 8005716:	9300      	str	r3, [sp, #0]
 8005718:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800571c:	68f8      	ldr	r0, [r7, #12]
 800571e:	f000 fb25 	bl	8005d6c <I2C_TransferConfig>
 8005722:	e00f      	b.n	8005744 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005728:	b29a      	uxth	r2, r3
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005732:	b2da      	uxtb	r2, r3
 8005734:	8979      	ldrh	r1, [r7, #10]
 8005736:	4b4a      	ldr	r3, [pc, #296]	; (8005860 <HAL_I2C_Mem_Read+0x22c>)
 8005738:	9300      	str	r3, [sp, #0]
 800573a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800573e:	68f8      	ldr	r0, [r7, #12]
 8005740:	f000 fb14 	bl	8005d6c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8005744:	697b      	ldr	r3, [r7, #20]
 8005746:	9300      	str	r3, [sp, #0]
 8005748:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800574a:	2200      	movs	r2, #0
 800574c:	2104      	movs	r1, #4
 800574e:	68f8      	ldr	r0, [r7, #12]
 8005750:	f000 f964 	bl	8005a1c <I2C_WaitOnFlagUntilTimeout>
 8005754:	4603      	mov	r3, r0
 8005756:	2b00      	cmp	r3, #0
 8005758:	d001      	beq.n	800575e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800575a:	2301      	movs	r3, #1
 800575c:	e07c      	b.n	8005858 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005768:	b2d2      	uxtb	r2, r2
 800576a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005770:	1c5a      	adds	r2, r3, #1
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800577a:	3b01      	subs	r3, #1
 800577c:	b29a      	uxth	r2, r3
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005786:	b29b      	uxth	r3, r3
 8005788:	3b01      	subs	r3, #1
 800578a:	b29a      	uxth	r2, r3
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005794:	b29b      	uxth	r3, r3
 8005796:	2b00      	cmp	r3, #0
 8005798:	d034      	beq.n	8005804 <HAL_I2C_Mem_Read+0x1d0>
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d130      	bne.n	8005804 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80057a2:	697b      	ldr	r3, [r7, #20]
 80057a4:	9300      	str	r3, [sp, #0]
 80057a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057a8:	2200      	movs	r2, #0
 80057aa:	2180      	movs	r1, #128	; 0x80
 80057ac:	68f8      	ldr	r0, [r7, #12]
 80057ae:	f000 f935 	bl	8005a1c <I2C_WaitOnFlagUntilTimeout>
 80057b2:	4603      	mov	r3, r0
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d001      	beq.n	80057bc <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80057b8:	2301      	movs	r3, #1
 80057ba:	e04d      	b.n	8005858 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057c0:	b29b      	uxth	r3, r3
 80057c2:	2bff      	cmp	r3, #255	; 0xff
 80057c4:	d90e      	bls.n	80057e4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	22ff      	movs	r2, #255	; 0xff
 80057ca:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057d0:	b2da      	uxtb	r2, r3
 80057d2:	8979      	ldrh	r1, [r7, #10]
 80057d4:	2300      	movs	r3, #0
 80057d6:	9300      	str	r3, [sp, #0]
 80057d8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80057dc:	68f8      	ldr	r0, [r7, #12]
 80057de:	f000 fac5 	bl	8005d6c <I2C_TransferConfig>
 80057e2:	e00f      	b.n	8005804 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057e8:	b29a      	uxth	r2, r3
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057f2:	b2da      	uxtb	r2, r3
 80057f4:	8979      	ldrh	r1, [r7, #10]
 80057f6:	2300      	movs	r3, #0
 80057f8:	9300      	str	r3, [sp, #0]
 80057fa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80057fe:	68f8      	ldr	r0, [r7, #12]
 8005800:	f000 fab4 	bl	8005d6c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005808:	b29b      	uxth	r3, r3
 800580a:	2b00      	cmp	r3, #0
 800580c:	d19a      	bne.n	8005744 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800580e:	697a      	ldr	r2, [r7, #20]
 8005810:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005812:	68f8      	ldr	r0, [r7, #12]
 8005814:	f000 f982 	bl	8005b1c <I2C_WaitOnSTOPFlagUntilTimeout>
 8005818:	4603      	mov	r3, r0
 800581a:	2b00      	cmp	r3, #0
 800581c:	d001      	beq.n	8005822 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800581e:	2301      	movs	r3, #1
 8005820:	e01a      	b.n	8005858 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	2220      	movs	r2, #32
 8005828:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	6859      	ldr	r1, [r3, #4]
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681a      	ldr	r2, [r3, #0]
 8005834:	4b0b      	ldr	r3, [pc, #44]	; (8005864 <HAL_I2C_Mem_Read+0x230>)
 8005836:	400b      	ands	r3, r1
 8005838:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	2220      	movs	r2, #32
 800583e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	2200      	movs	r2, #0
 8005846:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	2200      	movs	r2, #0
 800584e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005852:	2300      	movs	r3, #0
 8005854:	e000      	b.n	8005858 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8005856:	2302      	movs	r3, #2
  }
}
 8005858:	4618      	mov	r0, r3
 800585a:	3718      	adds	r7, #24
 800585c:	46bd      	mov	sp, r7
 800585e:	bd80      	pop	{r7, pc}
 8005860:	80002400 	.word	0x80002400
 8005864:	fe00e800 	.word	0xfe00e800

08005868 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8005868:	b480      	push	{r7}
 800586a:	b083      	sub	sp, #12
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005876:	b2db      	uxtb	r3, r3
}
 8005878:	4618      	mov	r0, r3
 800587a:	370c      	adds	r7, #12
 800587c:	46bd      	mov	sp, r7
 800587e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005882:	4770      	bx	lr

08005884 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8005884:	b580      	push	{r7, lr}
 8005886:	b086      	sub	sp, #24
 8005888:	af02      	add	r7, sp, #8
 800588a:	60f8      	str	r0, [r7, #12]
 800588c:	4608      	mov	r0, r1
 800588e:	4611      	mov	r1, r2
 8005890:	461a      	mov	r2, r3
 8005892:	4603      	mov	r3, r0
 8005894:	817b      	strh	r3, [r7, #10]
 8005896:	460b      	mov	r3, r1
 8005898:	813b      	strh	r3, [r7, #8]
 800589a:	4613      	mov	r3, r2
 800589c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800589e:	88fb      	ldrh	r3, [r7, #6]
 80058a0:	b2da      	uxtb	r2, r3
 80058a2:	8979      	ldrh	r1, [r7, #10]
 80058a4:	4b20      	ldr	r3, [pc, #128]	; (8005928 <I2C_RequestMemoryWrite+0xa4>)
 80058a6:	9300      	str	r3, [sp, #0]
 80058a8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80058ac:	68f8      	ldr	r0, [r7, #12]
 80058ae:	f000 fa5d 	bl	8005d6c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80058b2:	69fa      	ldr	r2, [r7, #28]
 80058b4:	69b9      	ldr	r1, [r7, #24]
 80058b6:	68f8      	ldr	r0, [r7, #12]
 80058b8:	f000 f8f0 	bl	8005a9c <I2C_WaitOnTXISFlagUntilTimeout>
 80058bc:	4603      	mov	r3, r0
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d001      	beq.n	80058c6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80058c2:	2301      	movs	r3, #1
 80058c4:	e02c      	b.n	8005920 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80058c6:	88fb      	ldrh	r3, [r7, #6]
 80058c8:	2b01      	cmp	r3, #1
 80058ca:	d105      	bne.n	80058d8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80058cc:	893b      	ldrh	r3, [r7, #8]
 80058ce:	b2da      	uxtb	r2, r3
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	629a      	str	r2, [r3, #40]	; 0x28
 80058d6:	e015      	b.n	8005904 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80058d8:	893b      	ldrh	r3, [r7, #8]
 80058da:	0a1b      	lsrs	r3, r3, #8
 80058dc:	b29b      	uxth	r3, r3
 80058de:	b2da      	uxtb	r2, r3
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80058e6:	69fa      	ldr	r2, [r7, #28]
 80058e8:	69b9      	ldr	r1, [r7, #24]
 80058ea:	68f8      	ldr	r0, [r7, #12]
 80058ec:	f000 f8d6 	bl	8005a9c <I2C_WaitOnTXISFlagUntilTimeout>
 80058f0:	4603      	mov	r3, r0
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d001      	beq.n	80058fa <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80058f6:	2301      	movs	r3, #1
 80058f8:	e012      	b.n	8005920 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80058fa:	893b      	ldrh	r3, [r7, #8]
 80058fc:	b2da      	uxtb	r2, r3
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8005904:	69fb      	ldr	r3, [r7, #28]
 8005906:	9300      	str	r3, [sp, #0]
 8005908:	69bb      	ldr	r3, [r7, #24]
 800590a:	2200      	movs	r2, #0
 800590c:	2180      	movs	r1, #128	; 0x80
 800590e:	68f8      	ldr	r0, [r7, #12]
 8005910:	f000 f884 	bl	8005a1c <I2C_WaitOnFlagUntilTimeout>
 8005914:	4603      	mov	r3, r0
 8005916:	2b00      	cmp	r3, #0
 8005918:	d001      	beq.n	800591e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800591a:	2301      	movs	r3, #1
 800591c:	e000      	b.n	8005920 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800591e:	2300      	movs	r3, #0
}
 8005920:	4618      	mov	r0, r3
 8005922:	3710      	adds	r7, #16
 8005924:	46bd      	mov	sp, r7
 8005926:	bd80      	pop	{r7, pc}
 8005928:	80002000 	.word	0x80002000

0800592c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b086      	sub	sp, #24
 8005930:	af02      	add	r7, sp, #8
 8005932:	60f8      	str	r0, [r7, #12]
 8005934:	4608      	mov	r0, r1
 8005936:	4611      	mov	r1, r2
 8005938:	461a      	mov	r2, r3
 800593a:	4603      	mov	r3, r0
 800593c:	817b      	strh	r3, [r7, #10]
 800593e:	460b      	mov	r3, r1
 8005940:	813b      	strh	r3, [r7, #8]
 8005942:	4613      	mov	r3, r2
 8005944:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8005946:	88fb      	ldrh	r3, [r7, #6]
 8005948:	b2da      	uxtb	r2, r3
 800594a:	8979      	ldrh	r1, [r7, #10]
 800594c:	4b20      	ldr	r3, [pc, #128]	; (80059d0 <I2C_RequestMemoryRead+0xa4>)
 800594e:	9300      	str	r3, [sp, #0]
 8005950:	2300      	movs	r3, #0
 8005952:	68f8      	ldr	r0, [r7, #12]
 8005954:	f000 fa0a 	bl	8005d6c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005958:	69fa      	ldr	r2, [r7, #28]
 800595a:	69b9      	ldr	r1, [r7, #24]
 800595c:	68f8      	ldr	r0, [r7, #12]
 800595e:	f000 f89d 	bl	8005a9c <I2C_WaitOnTXISFlagUntilTimeout>
 8005962:	4603      	mov	r3, r0
 8005964:	2b00      	cmp	r3, #0
 8005966:	d001      	beq.n	800596c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8005968:	2301      	movs	r3, #1
 800596a:	e02c      	b.n	80059c6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800596c:	88fb      	ldrh	r3, [r7, #6]
 800596e:	2b01      	cmp	r3, #1
 8005970:	d105      	bne.n	800597e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005972:	893b      	ldrh	r3, [r7, #8]
 8005974:	b2da      	uxtb	r2, r3
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	629a      	str	r2, [r3, #40]	; 0x28
 800597c:	e015      	b.n	80059aa <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800597e:	893b      	ldrh	r3, [r7, #8]
 8005980:	0a1b      	lsrs	r3, r3, #8
 8005982:	b29b      	uxth	r3, r3
 8005984:	b2da      	uxtb	r2, r3
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800598c:	69fa      	ldr	r2, [r7, #28]
 800598e:	69b9      	ldr	r1, [r7, #24]
 8005990:	68f8      	ldr	r0, [r7, #12]
 8005992:	f000 f883 	bl	8005a9c <I2C_WaitOnTXISFlagUntilTimeout>
 8005996:	4603      	mov	r3, r0
 8005998:	2b00      	cmp	r3, #0
 800599a:	d001      	beq.n	80059a0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800599c:	2301      	movs	r3, #1
 800599e:	e012      	b.n	80059c6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80059a0:	893b      	ldrh	r3, [r7, #8]
 80059a2:	b2da      	uxtb	r2, r3
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80059aa:	69fb      	ldr	r3, [r7, #28]
 80059ac:	9300      	str	r3, [sp, #0]
 80059ae:	69bb      	ldr	r3, [r7, #24]
 80059b0:	2200      	movs	r2, #0
 80059b2:	2140      	movs	r1, #64	; 0x40
 80059b4:	68f8      	ldr	r0, [r7, #12]
 80059b6:	f000 f831 	bl	8005a1c <I2C_WaitOnFlagUntilTimeout>
 80059ba:	4603      	mov	r3, r0
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d001      	beq.n	80059c4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80059c0:	2301      	movs	r3, #1
 80059c2:	e000      	b.n	80059c6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80059c4:	2300      	movs	r3, #0
}
 80059c6:	4618      	mov	r0, r3
 80059c8:	3710      	adds	r7, #16
 80059ca:	46bd      	mov	sp, r7
 80059cc:	bd80      	pop	{r7, pc}
 80059ce:	bf00      	nop
 80059d0:	80002000 	.word	0x80002000

080059d4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80059d4:	b480      	push	{r7}
 80059d6:	b083      	sub	sp, #12
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	699b      	ldr	r3, [r3, #24]
 80059e2:	f003 0302 	and.w	r3, r3, #2
 80059e6:	2b02      	cmp	r3, #2
 80059e8:	d103      	bne.n	80059f2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	2200      	movs	r2, #0
 80059f0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	699b      	ldr	r3, [r3, #24]
 80059f8:	f003 0301 	and.w	r3, r3, #1
 80059fc:	2b01      	cmp	r3, #1
 80059fe:	d007      	beq.n	8005a10 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	699a      	ldr	r2, [r3, #24]
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f042 0201 	orr.w	r2, r2, #1
 8005a0e:	619a      	str	r2, [r3, #24]
  }
}
 8005a10:	bf00      	nop
 8005a12:	370c      	adds	r7, #12
 8005a14:	46bd      	mov	sp, r7
 8005a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1a:	4770      	bx	lr

08005a1c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	b084      	sub	sp, #16
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	60f8      	str	r0, [r7, #12]
 8005a24:	60b9      	str	r1, [r7, #8]
 8005a26:	603b      	str	r3, [r7, #0]
 8005a28:	4613      	mov	r3, r2
 8005a2a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005a2c:	e022      	b.n	8005a74 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a34:	d01e      	beq.n	8005a74 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a36:	f7fe fcc7 	bl	80043c8 <HAL_GetTick>
 8005a3a:	4602      	mov	r2, r0
 8005a3c:	69bb      	ldr	r3, [r7, #24]
 8005a3e:	1ad3      	subs	r3, r2, r3
 8005a40:	683a      	ldr	r2, [r7, #0]
 8005a42:	429a      	cmp	r2, r3
 8005a44:	d302      	bcc.n	8005a4c <I2C_WaitOnFlagUntilTimeout+0x30>
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d113      	bne.n	8005a74 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a50:	f043 0220 	orr.w	r2, r3, #32
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	2220      	movs	r2, #32
 8005a5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	2200      	movs	r2, #0
 8005a64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8005a70:	2301      	movs	r3, #1
 8005a72:	e00f      	b.n	8005a94 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	699a      	ldr	r2, [r3, #24]
 8005a7a:	68bb      	ldr	r3, [r7, #8]
 8005a7c:	4013      	ands	r3, r2
 8005a7e:	68ba      	ldr	r2, [r7, #8]
 8005a80:	429a      	cmp	r2, r3
 8005a82:	bf0c      	ite	eq
 8005a84:	2301      	moveq	r3, #1
 8005a86:	2300      	movne	r3, #0
 8005a88:	b2db      	uxtb	r3, r3
 8005a8a:	461a      	mov	r2, r3
 8005a8c:	79fb      	ldrb	r3, [r7, #7]
 8005a8e:	429a      	cmp	r2, r3
 8005a90:	d0cd      	beq.n	8005a2e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005a92:	2300      	movs	r3, #0
}
 8005a94:	4618      	mov	r0, r3
 8005a96:	3710      	adds	r7, #16
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	bd80      	pop	{r7, pc}

08005a9c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005a9c:	b580      	push	{r7, lr}
 8005a9e:	b084      	sub	sp, #16
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	60f8      	str	r0, [r7, #12]
 8005aa4:	60b9      	str	r1, [r7, #8]
 8005aa6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005aa8:	e02c      	b.n	8005b04 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005aaa:	687a      	ldr	r2, [r7, #4]
 8005aac:	68b9      	ldr	r1, [r7, #8]
 8005aae:	68f8      	ldr	r0, [r7, #12]
 8005ab0:	f000 f870 	bl	8005b94 <I2C_IsErrorOccurred>
 8005ab4:	4603      	mov	r3, r0
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d001      	beq.n	8005abe <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005aba:	2301      	movs	r3, #1
 8005abc:	e02a      	b.n	8005b14 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005abe:	68bb      	ldr	r3, [r7, #8]
 8005ac0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ac4:	d01e      	beq.n	8005b04 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ac6:	f7fe fc7f 	bl	80043c8 <HAL_GetTick>
 8005aca:	4602      	mov	r2, r0
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	1ad3      	subs	r3, r2, r3
 8005ad0:	68ba      	ldr	r2, [r7, #8]
 8005ad2:	429a      	cmp	r2, r3
 8005ad4:	d302      	bcc.n	8005adc <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005ad6:	68bb      	ldr	r3, [r7, #8]
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d113      	bne.n	8005b04 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ae0:	f043 0220 	orr.w	r2, r3, #32
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	2220      	movs	r2, #32
 8005aec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	2200      	movs	r2, #0
 8005af4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	2200      	movs	r2, #0
 8005afc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8005b00:	2301      	movs	r3, #1
 8005b02:	e007      	b.n	8005b14 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	699b      	ldr	r3, [r3, #24]
 8005b0a:	f003 0302 	and.w	r3, r3, #2
 8005b0e:	2b02      	cmp	r3, #2
 8005b10:	d1cb      	bne.n	8005aaa <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005b12:	2300      	movs	r3, #0
}
 8005b14:	4618      	mov	r0, r3
 8005b16:	3710      	adds	r7, #16
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	bd80      	pop	{r7, pc}

08005b1c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005b1c:	b580      	push	{r7, lr}
 8005b1e:	b084      	sub	sp, #16
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	60f8      	str	r0, [r7, #12]
 8005b24:	60b9      	str	r1, [r7, #8]
 8005b26:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005b28:	e028      	b.n	8005b7c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005b2a:	687a      	ldr	r2, [r7, #4]
 8005b2c:	68b9      	ldr	r1, [r7, #8]
 8005b2e:	68f8      	ldr	r0, [r7, #12]
 8005b30:	f000 f830 	bl	8005b94 <I2C_IsErrorOccurred>
 8005b34:	4603      	mov	r3, r0
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d001      	beq.n	8005b3e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005b3a:	2301      	movs	r3, #1
 8005b3c:	e026      	b.n	8005b8c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b3e:	f7fe fc43 	bl	80043c8 <HAL_GetTick>
 8005b42:	4602      	mov	r2, r0
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	1ad3      	subs	r3, r2, r3
 8005b48:	68ba      	ldr	r2, [r7, #8]
 8005b4a:	429a      	cmp	r2, r3
 8005b4c:	d302      	bcc.n	8005b54 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005b4e:	68bb      	ldr	r3, [r7, #8]
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d113      	bne.n	8005b7c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b58:	f043 0220 	orr.w	r2, r3, #32
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	2220      	movs	r2, #32
 8005b64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	2200      	movs	r2, #0
 8005b74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8005b78:	2301      	movs	r3, #1
 8005b7a:	e007      	b.n	8005b8c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	699b      	ldr	r3, [r3, #24]
 8005b82:	f003 0320 	and.w	r3, r3, #32
 8005b86:	2b20      	cmp	r3, #32
 8005b88:	d1cf      	bne.n	8005b2a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005b8a:	2300      	movs	r3, #0
}
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	3710      	adds	r7, #16
 8005b90:	46bd      	mov	sp, r7
 8005b92:	bd80      	pop	{r7, pc}

08005b94 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b08a      	sub	sp, #40	; 0x28
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	60f8      	str	r0, [r7, #12]
 8005b9c:	60b9      	str	r1, [r7, #8]
 8005b9e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005ba0:	2300      	movs	r3, #0
 8005ba2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	699b      	ldr	r3, [r3, #24]
 8005bac:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8005bae:	2300      	movs	r3, #0
 8005bb0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005bb6:	69bb      	ldr	r3, [r7, #24]
 8005bb8:	f003 0310 	and.w	r3, r3, #16
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d075      	beq.n	8005cac <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	2210      	movs	r2, #16
 8005bc6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005bc8:	e056      	b.n	8005c78 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005bca:	68bb      	ldr	r3, [r7, #8]
 8005bcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bd0:	d052      	beq.n	8005c78 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005bd2:	f7fe fbf9 	bl	80043c8 <HAL_GetTick>
 8005bd6:	4602      	mov	r2, r0
 8005bd8:	69fb      	ldr	r3, [r7, #28]
 8005bda:	1ad3      	subs	r3, r2, r3
 8005bdc:	68ba      	ldr	r2, [r7, #8]
 8005bde:	429a      	cmp	r2, r3
 8005be0:	d302      	bcc.n	8005be8 <I2C_IsErrorOccurred+0x54>
 8005be2:	68bb      	ldr	r3, [r7, #8]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d147      	bne.n	8005c78 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	685b      	ldr	r3, [r3, #4]
 8005bee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005bf2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005bfa:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	699b      	ldr	r3, [r3, #24]
 8005c02:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005c06:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005c0a:	d12e      	bne.n	8005c6a <I2C_IsErrorOccurred+0xd6>
 8005c0c:	697b      	ldr	r3, [r7, #20]
 8005c0e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005c12:	d02a      	beq.n	8005c6a <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8005c14:	7cfb      	ldrb	r3, [r7, #19]
 8005c16:	2b20      	cmp	r3, #32
 8005c18:	d027      	beq.n	8005c6a <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	685a      	ldr	r2, [r3, #4]
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005c28:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005c2a:	f7fe fbcd 	bl	80043c8 <HAL_GetTick>
 8005c2e:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005c30:	e01b      	b.n	8005c6a <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005c32:	f7fe fbc9 	bl	80043c8 <HAL_GetTick>
 8005c36:	4602      	mov	r2, r0
 8005c38:	69fb      	ldr	r3, [r7, #28]
 8005c3a:	1ad3      	subs	r3, r2, r3
 8005c3c:	2b19      	cmp	r3, #25
 8005c3e:	d914      	bls.n	8005c6a <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c44:	f043 0220 	orr.w	r2, r3, #32
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	2220      	movs	r2, #32
 8005c50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	2200      	movs	r2, #0
 8005c58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	2200      	movs	r2, #0
 8005c60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 8005c64:	2301      	movs	r3, #1
 8005c66:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	699b      	ldr	r3, [r3, #24]
 8005c70:	f003 0320 	and.w	r3, r3, #32
 8005c74:	2b20      	cmp	r3, #32
 8005c76:	d1dc      	bne.n	8005c32 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	699b      	ldr	r3, [r3, #24]
 8005c7e:	f003 0320 	and.w	r3, r3, #32
 8005c82:	2b20      	cmp	r3, #32
 8005c84:	d003      	beq.n	8005c8e <I2C_IsErrorOccurred+0xfa>
 8005c86:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d09d      	beq.n	8005bca <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005c8e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d103      	bne.n	8005c9e <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	2220      	movs	r2, #32
 8005c9c:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005c9e:	6a3b      	ldr	r3, [r7, #32]
 8005ca0:	f043 0304 	orr.w	r3, r3, #4
 8005ca4:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005ca6:	2301      	movs	r3, #1
 8005ca8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	699b      	ldr	r3, [r3, #24]
 8005cb2:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005cb4:	69bb      	ldr	r3, [r7, #24]
 8005cb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d00b      	beq.n	8005cd6 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005cbe:	6a3b      	ldr	r3, [r7, #32]
 8005cc0:	f043 0301 	orr.w	r3, r3, #1
 8005cc4:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005cce:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005cd0:	2301      	movs	r3, #1
 8005cd2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005cd6:	69bb      	ldr	r3, [r7, #24]
 8005cd8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d00b      	beq.n	8005cf8 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005ce0:	6a3b      	ldr	r3, [r7, #32]
 8005ce2:	f043 0308 	orr.w	r3, r3, #8
 8005ce6:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005cf0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005cf2:	2301      	movs	r3, #1
 8005cf4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005cf8:	69bb      	ldr	r3, [r7, #24]
 8005cfa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d00b      	beq.n	8005d1a <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005d02:	6a3b      	ldr	r3, [r7, #32]
 8005d04:	f043 0302 	orr.w	r3, r3, #2
 8005d08:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005d12:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005d14:	2301      	movs	r3, #1
 8005d16:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8005d1a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d01c      	beq.n	8005d5c <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005d22:	68f8      	ldr	r0, [r7, #12]
 8005d24:	f7ff fe56 	bl	80059d4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	6859      	ldr	r1, [r3, #4]
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681a      	ldr	r2, [r3, #0]
 8005d32:	4b0d      	ldr	r3, [pc, #52]	; (8005d68 <I2C_IsErrorOccurred+0x1d4>)
 8005d34:	400b      	ands	r3, r1
 8005d36:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005d3c:	6a3b      	ldr	r3, [r7, #32]
 8005d3e:	431a      	orrs	r2, r3
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	2220      	movs	r2, #32
 8005d48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	2200      	movs	r2, #0
 8005d50:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	2200      	movs	r2, #0
 8005d58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8005d5c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8005d60:	4618      	mov	r0, r3
 8005d62:	3728      	adds	r7, #40	; 0x28
 8005d64:	46bd      	mov	sp, r7
 8005d66:	bd80      	pop	{r7, pc}
 8005d68:	fe00e800 	.word	0xfe00e800

08005d6c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005d6c:	b480      	push	{r7}
 8005d6e:	b087      	sub	sp, #28
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	60f8      	str	r0, [r7, #12]
 8005d74:	607b      	str	r3, [r7, #4]
 8005d76:	460b      	mov	r3, r1
 8005d78:	817b      	strh	r3, [r7, #10]
 8005d7a:	4613      	mov	r3, r2
 8005d7c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005d7e:	897b      	ldrh	r3, [r7, #10]
 8005d80:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005d84:	7a7b      	ldrb	r3, [r7, #9]
 8005d86:	041b      	lsls	r3, r3, #16
 8005d88:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005d8c:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005d92:	6a3b      	ldr	r3, [r7, #32]
 8005d94:	4313      	orrs	r3, r2
 8005d96:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005d9a:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	685a      	ldr	r2, [r3, #4]
 8005da2:	6a3b      	ldr	r3, [r7, #32]
 8005da4:	0d5b      	lsrs	r3, r3, #21
 8005da6:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8005daa:	4b08      	ldr	r3, [pc, #32]	; (8005dcc <I2C_TransferConfig+0x60>)
 8005dac:	430b      	orrs	r3, r1
 8005dae:	43db      	mvns	r3, r3
 8005db0:	ea02 0103 	and.w	r1, r2, r3
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	697a      	ldr	r2, [r7, #20]
 8005dba:	430a      	orrs	r2, r1
 8005dbc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005dbe:	bf00      	nop
 8005dc0:	371c      	adds	r7, #28
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc8:	4770      	bx	lr
 8005dca:	bf00      	nop
 8005dcc:	03ff63ff 	.word	0x03ff63ff

08005dd0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005dd0:	b580      	push	{r7, lr}
 8005dd2:	b086      	sub	sp, #24
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8005dd8:	2300      	movs	r3, #0
 8005dda:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d101      	bne.n	8005de6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8005de2:	2301      	movs	r3, #1
 8005de4:	e291      	b.n	800630a <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f003 0301 	and.w	r3, r3, #1
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	f000 8087 	beq.w	8005f02 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005df4:	4b96      	ldr	r3, [pc, #600]	; (8006050 <HAL_RCC_OscConfig+0x280>)
 8005df6:	689b      	ldr	r3, [r3, #8]
 8005df8:	f003 030c 	and.w	r3, r3, #12
 8005dfc:	2b04      	cmp	r3, #4
 8005dfe:	d00c      	beq.n	8005e1a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005e00:	4b93      	ldr	r3, [pc, #588]	; (8006050 <HAL_RCC_OscConfig+0x280>)
 8005e02:	689b      	ldr	r3, [r3, #8]
 8005e04:	f003 030c 	and.w	r3, r3, #12
 8005e08:	2b08      	cmp	r3, #8
 8005e0a:	d112      	bne.n	8005e32 <HAL_RCC_OscConfig+0x62>
 8005e0c:	4b90      	ldr	r3, [pc, #576]	; (8006050 <HAL_RCC_OscConfig+0x280>)
 8005e0e:	685b      	ldr	r3, [r3, #4]
 8005e10:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005e14:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005e18:	d10b      	bne.n	8005e32 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e1a:	4b8d      	ldr	r3, [pc, #564]	; (8006050 <HAL_RCC_OscConfig+0x280>)
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d06c      	beq.n	8005f00 <HAL_RCC_OscConfig+0x130>
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	685b      	ldr	r3, [r3, #4]
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d168      	bne.n	8005f00 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005e2e:	2301      	movs	r3, #1
 8005e30:	e26b      	b.n	800630a <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	685b      	ldr	r3, [r3, #4]
 8005e36:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005e3a:	d106      	bne.n	8005e4a <HAL_RCC_OscConfig+0x7a>
 8005e3c:	4b84      	ldr	r3, [pc, #528]	; (8006050 <HAL_RCC_OscConfig+0x280>)
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	4a83      	ldr	r2, [pc, #524]	; (8006050 <HAL_RCC_OscConfig+0x280>)
 8005e42:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005e46:	6013      	str	r3, [r2, #0]
 8005e48:	e02e      	b.n	8005ea8 <HAL_RCC_OscConfig+0xd8>
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	685b      	ldr	r3, [r3, #4]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d10c      	bne.n	8005e6c <HAL_RCC_OscConfig+0x9c>
 8005e52:	4b7f      	ldr	r3, [pc, #508]	; (8006050 <HAL_RCC_OscConfig+0x280>)
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	4a7e      	ldr	r2, [pc, #504]	; (8006050 <HAL_RCC_OscConfig+0x280>)
 8005e58:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005e5c:	6013      	str	r3, [r2, #0]
 8005e5e:	4b7c      	ldr	r3, [pc, #496]	; (8006050 <HAL_RCC_OscConfig+0x280>)
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	4a7b      	ldr	r2, [pc, #492]	; (8006050 <HAL_RCC_OscConfig+0x280>)
 8005e64:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005e68:	6013      	str	r3, [r2, #0]
 8005e6a:	e01d      	b.n	8005ea8 <HAL_RCC_OscConfig+0xd8>
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	685b      	ldr	r3, [r3, #4]
 8005e70:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005e74:	d10c      	bne.n	8005e90 <HAL_RCC_OscConfig+0xc0>
 8005e76:	4b76      	ldr	r3, [pc, #472]	; (8006050 <HAL_RCC_OscConfig+0x280>)
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	4a75      	ldr	r2, [pc, #468]	; (8006050 <HAL_RCC_OscConfig+0x280>)
 8005e7c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005e80:	6013      	str	r3, [r2, #0]
 8005e82:	4b73      	ldr	r3, [pc, #460]	; (8006050 <HAL_RCC_OscConfig+0x280>)
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	4a72      	ldr	r2, [pc, #456]	; (8006050 <HAL_RCC_OscConfig+0x280>)
 8005e88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005e8c:	6013      	str	r3, [r2, #0]
 8005e8e:	e00b      	b.n	8005ea8 <HAL_RCC_OscConfig+0xd8>
 8005e90:	4b6f      	ldr	r3, [pc, #444]	; (8006050 <HAL_RCC_OscConfig+0x280>)
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	4a6e      	ldr	r2, [pc, #440]	; (8006050 <HAL_RCC_OscConfig+0x280>)
 8005e96:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005e9a:	6013      	str	r3, [r2, #0]
 8005e9c:	4b6c      	ldr	r3, [pc, #432]	; (8006050 <HAL_RCC_OscConfig+0x280>)
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	4a6b      	ldr	r2, [pc, #428]	; (8006050 <HAL_RCC_OscConfig+0x280>)
 8005ea2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005ea6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	685b      	ldr	r3, [r3, #4]
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d013      	beq.n	8005ed8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005eb0:	f7fe fa8a 	bl	80043c8 <HAL_GetTick>
 8005eb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005eb6:	e008      	b.n	8005eca <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005eb8:	f7fe fa86 	bl	80043c8 <HAL_GetTick>
 8005ebc:	4602      	mov	r2, r0
 8005ebe:	693b      	ldr	r3, [r7, #16]
 8005ec0:	1ad3      	subs	r3, r2, r3
 8005ec2:	2b64      	cmp	r3, #100	; 0x64
 8005ec4:	d901      	bls.n	8005eca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005ec6:	2303      	movs	r3, #3
 8005ec8:	e21f      	b.n	800630a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005eca:	4b61      	ldr	r3, [pc, #388]	; (8006050 <HAL_RCC_OscConfig+0x280>)
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d0f0      	beq.n	8005eb8 <HAL_RCC_OscConfig+0xe8>
 8005ed6:	e014      	b.n	8005f02 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ed8:	f7fe fa76 	bl	80043c8 <HAL_GetTick>
 8005edc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005ede:	e008      	b.n	8005ef2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005ee0:	f7fe fa72 	bl	80043c8 <HAL_GetTick>
 8005ee4:	4602      	mov	r2, r0
 8005ee6:	693b      	ldr	r3, [r7, #16]
 8005ee8:	1ad3      	subs	r3, r2, r3
 8005eea:	2b64      	cmp	r3, #100	; 0x64
 8005eec:	d901      	bls.n	8005ef2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005eee:	2303      	movs	r3, #3
 8005ef0:	e20b      	b.n	800630a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005ef2:	4b57      	ldr	r3, [pc, #348]	; (8006050 <HAL_RCC_OscConfig+0x280>)
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d1f0      	bne.n	8005ee0 <HAL_RCC_OscConfig+0x110>
 8005efe:	e000      	b.n	8005f02 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005f00:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f003 0302 	and.w	r3, r3, #2
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d069      	beq.n	8005fe2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005f0e:	4b50      	ldr	r3, [pc, #320]	; (8006050 <HAL_RCC_OscConfig+0x280>)
 8005f10:	689b      	ldr	r3, [r3, #8]
 8005f12:	f003 030c 	and.w	r3, r3, #12
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d00b      	beq.n	8005f32 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005f1a:	4b4d      	ldr	r3, [pc, #308]	; (8006050 <HAL_RCC_OscConfig+0x280>)
 8005f1c:	689b      	ldr	r3, [r3, #8]
 8005f1e:	f003 030c 	and.w	r3, r3, #12
 8005f22:	2b08      	cmp	r3, #8
 8005f24:	d11c      	bne.n	8005f60 <HAL_RCC_OscConfig+0x190>
 8005f26:	4b4a      	ldr	r3, [pc, #296]	; (8006050 <HAL_RCC_OscConfig+0x280>)
 8005f28:	685b      	ldr	r3, [r3, #4]
 8005f2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d116      	bne.n	8005f60 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005f32:	4b47      	ldr	r3, [pc, #284]	; (8006050 <HAL_RCC_OscConfig+0x280>)
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f003 0302 	and.w	r3, r3, #2
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d005      	beq.n	8005f4a <HAL_RCC_OscConfig+0x17a>
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	68db      	ldr	r3, [r3, #12]
 8005f42:	2b01      	cmp	r3, #1
 8005f44:	d001      	beq.n	8005f4a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8005f46:	2301      	movs	r3, #1
 8005f48:	e1df      	b.n	800630a <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f4a:	4b41      	ldr	r3, [pc, #260]	; (8006050 <HAL_RCC_OscConfig+0x280>)
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	691b      	ldr	r3, [r3, #16]
 8005f56:	00db      	lsls	r3, r3, #3
 8005f58:	493d      	ldr	r1, [pc, #244]	; (8006050 <HAL_RCC_OscConfig+0x280>)
 8005f5a:	4313      	orrs	r3, r2
 8005f5c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005f5e:	e040      	b.n	8005fe2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	68db      	ldr	r3, [r3, #12]
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d023      	beq.n	8005fb0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005f68:	4b39      	ldr	r3, [pc, #228]	; (8006050 <HAL_RCC_OscConfig+0x280>)
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	4a38      	ldr	r2, [pc, #224]	; (8006050 <HAL_RCC_OscConfig+0x280>)
 8005f6e:	f043 0301 	orr.w	r3, r3, #1
 8005f72:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f74:	f7fe fa28 	bl	80043c8 <HAL_GetTick>
 8005f78:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f7a:	e008      	b.n	8005f8e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005f7c:	f7fe fa24 	bl	80043c8 <HAL_GetTick>
 8005f80:	4602      	mov	r2, r0
 8005f82:	693b      	ldr	r3, [r7, #16]
 8005f84:	1ad3      	subs	r3, r2, r3
 8005f86:	2b02      	cmp	r3, #2
 8005f88:	d901      	bls.n	8005f8e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8005f8a:	2303      	movs	r3, #3
 8005f8c:	e1bd      	b.n	800630a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f8e:	4b30      	ldr	r3, [pc, #192]	; (8006050 <HAL_RCC_OscConfig+0x280>)
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f003 0302 	and.w	r3, r3, #2
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d0f0      	beq.n	8005f7c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f9a:	4b2d      	ldr	r3, [pc, #180]	; (8006050 <HAL_RCC_OscConfig+0x280>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	691b      	ldr	r3, [r3, #16]
 8005fa6:	00db      	lsls	r3, r3, #3
 8005fa8:	4929      	ldr	r1, [pc, #164]	; (8006050 <HAL_RCC_OscConfig+0x280>)
 8005faa:	4313      	orrs	r3, r2
 8005fac:	600b      	str	r3, [r1, #0]
 8005fae:	e018      	b.n	8005fe2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005fb0:	4b27      	ldr	r3, [pc, #156]	; (8006050 <HAL_RCC_OscConfig+0x280>)
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	4a26      	ldr	r2, [pc, #152]	; (8006050 <HAL_RCC_OscConfig+0x280>)
 8005fb6:	f023 0301 	bic.w	r3, r3, #1
 8005fba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fbc:	f7fe fa04 	bl	80043c8 <HAL_GetTick>
 8005fc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005fc2:	e008      	b.n	8005fd6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005fc4:	f7fe fa00 	bl	80043c8 <HAL_GetTick>
 8005fc8:	4602      	mov	r2, r0
 8005fca:	693b      	ldr	r3, [r7, #16]
 8005fcc:	1ad3      	subs	r3, r2, r3
 8005fce:	2b02      	cmp	r3, #2
 8005fd0:	d901      	bls.n	8005fd6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005fd2:	2303      	movs	r3, #3
 8005fd4:	e199      	b.n	800630a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005fd6:	4b1e      	ldr	r3, [pc, #120]	; (8006050 <HAL_RCC_OscConfig+0x280>)
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f003 0302 	and.w	r3, r3, #2
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d1f0      	bne.n	8005fc4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f003 0308 	and.w	r3, r3, #8
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d038      	beq.n	8006060 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	695b      	ldr	r3, [r3, #20]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d019      	beq.n	800602a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005ff6:	4b16      	ldr	r3, [pc, #88]	; (8006050 <HAL_RCC_OscConfig+0x280>)
 8005ff8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ffa:	4a15      	ldr	r2, [pc, #84]	; (8006050 <HAL_RCC_OscConfig+0x280>)
 8005ffc:	f043 0301 	orr.w	r3, r3, #1
 8006000:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006002:	f7fe f9e1 	bl	80043c8 <HAL_GetTick>
 8006006:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006008:	e008      	b.n	800601c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800600a:	f7fe f9dd 	bl	80043c8 <HAL_GetTick>
 800600e:	4602      	mov	r2, r0
 8006010:	693b      	ldr	r3, [r7, #16]
 8006012:	1ad3      	subs	r3, r2, r3
 8006014:	2b02      	cmp	r3, #2
 8006016:	d901      	bls.n	800601c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006018:	2303      	movs	r3, #3
 800601a:	e176      	b.n	800630a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800601c:	4b0c      	ldr	r3, [pc, #48]	; (8006050 <HAL_RCC_OscConfig+0x280>)
 800601e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006020:	f003 0302 	and.w	r3, r3, #2
 8006024:	2b00      	cmp	r3, #0
 8006026:	d0f0      	beq.n	800600a <HAL_RCC_OscConfig+0x23a>
 8006028:	e01a      	b.n	8006060 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800602a:	4b09      	ldr	r3, [pc, #36]	; (8006050 <HAL_RCC_OscConfig+0x280>)
 800602c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800602e:	4a08      	ldr	r2, [pc, #32]	; (8006050 <HAL_RCC_OscConfig+0x280>)
 8006030:	f023 0301 	bic.w	r3, r3, #1
 8006034:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006036:	f7fe f9c7 	bl	80043c8 <HAL_GetTick>
 800603a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800603c:	e00a      	b.n	8006054 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800603e:	f7fe f9c3 	bl	80043c8 <HAL_GetTick>
 8006042:	4602      	mov	r2, r0
 8006044:	693b      	ldr	r3, [r7, #16]
 8006046:	1ad3      	subs	r3, r2, r3
 8006048:	2b02      	cmp	r3, #2
 800604a:	d903      	bls.n	8006054 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800604c:	2303      	movs	r3, #3
 800604e:	e15c      	b.n	800630a <HAL_RCC_OscConfig+0x53a>
 8006050:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006054:	4b91      	ldr	r3, [pc, #580]	; (800629c <HAL_RCC_OscConfig+0x4cc>)
 8006056:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006058:	f003 0302 	and.w	r3, r3, #2
 800605c:	2b00      	cmp	r3, #0
 800605e:	d1ee      	bne.n	800603e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f003 0304 	and.w	r3, r3, #4
 8006068:	2b00      	cmp	r3, #0
 800606a:	f000 80a4 	beq.w	80061b6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800606e:	4b8b      	ldr	r3, [pc, #556]	; (800629c <HAL_RCC_OscConfig+0x4cc>)
 8006070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006072:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006076:	2b00      	cmp	r3, #0
 8006078:	d10d      	bne.n	8006096 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800607a:	4b88      	ldr	r3, [pc, #544]	; (800629c <HAL_RCC_OscConfig+0x4cc>)
 800607c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800607e:	4a87      	ldr	r2, [pc, #540]	; (800629c <HAL_RCC_OscConfig+0x4cc>)
 8006080:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006084:	6413      	str	r3, [r2, #64]	; 0x40
 8006086:	4b85      	ldr	r3, [pc, #532]	; (800629c <HAL_RCC_OscConfig+0x4cc>)
 8006088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800608a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800608e:	60bb      	str	r3, [r7, #8]
 8006090:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006092:	2301      	movs	r3, #1
 8006094:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006096:	4b82      	ldr	r3, [pc, #520]	; (80062a0 <HAL_RCC_OscConfig+0x4d0>)
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d118      	bne.n	80060d4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80060a2:	4b7f      	ldr	r3, [pc, #508]	; (80062a0 <HAL_RCC_OscConfig+0x4d0>)
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	4a7e      	ldr	r2, [pc, #504]	; (80062a0 <HAL_RCC_OscConfig+0x4d0>)
 80060a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80060ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80060ae:	f7fe f98b 	bl	80043c8 <HAL_GetTick>
 80060b2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80060b4:	e008      	b.n	80060c8 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80060b6:	f7fe f987 	bl	80043c8 <HAL_GetTick>
 80060ba:	4602      	mov	r2, r0
 80060bc:	693b      	ldr	r3, [r7, #16]
 80060be:	1ad3      	subs	r3, r2, r3
 80060c0:	2b64      	cmp	r3, #100	; 0x64
 80060c2:	d901      	bls.n	80060c8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80060c4:	2303      	movs	r3, #3
 80060c6:	e120      	b.n	800630a <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80060c8:	4b75      	ldr	r3, [pc, #468]	; (80062a0 <HAL_RCC_OscConfig+0x4d0>)
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d0f0      	beq.n	80060b6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	689b      	ldr	r3, [r3, #8]
 80060d8:	2b01      	cmp	r3, #1
 80060da:	d106      	bne.n	80060ea <HAL_RCC_OscConfig+0x31a>
 80060dc:	4b6f      	ldr	r3, [pc, #444]	; (800629c <HAL_RCC_OscConfig+0x4cc>)
 80060de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060e0:	4a6e      	ldr	r2, [pc, #440]	; (800629c <HAL_RCC_OscConfig+0x4cc>)
 80060e2:	f043 0301 	orr.w	r3, r3, #1
 80060e6:	6713      	str	r3, [r2, #112]	; 0x70
 80060e8:	e02d      	b.n	8006146 <HAL_RCC_OscConfig+0x376>
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	689b      	ldr	r3, [r3, #8]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d10c      	bne.n	800610c <HAL_RCC_OscConfig+0x33c>
 80060f2:	4b6a      	ldr	r3, [pc, #424]	; (800629c <HAL_RCC_OscConfig+0x4cc>)
 80060f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060f6:	4a69      	ldr	r2, [pc, #420]	; (800629c <HAL_RCC_OscConfig+0x4cc>)
 80060f8:	f023 0301 	bic.w	r3, r3, #1
 80060fc:	6713      	str	r3, [r2, #112]	; 0x70
 80060fe:	4b67      	ldr	r3, [pc, #412]	; (800629c <HAL_RCC_OscConfig+0x4cc>)
 8006100:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006102:	4a66      	ldr	r2, [pc, #408]	; (800629c <HAL_RCC_OscConfig+0x4cc>)
 8006104:	f023 0304 	bic.w	r3, r3, #4
 8006108:	6713      	str	r3, [r2, #112]	; 0x70
 800610a:	e01c      	b.n	8006146 <HAL_RCC_OscConfig+0x376>
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	689b      	ldr	r3, [r3, #8]
 8006110:	2b05      	cmp	r3, #5
 8006112:	d10c      	bne.n	800612e <HAL_RCC_OscConfig+0x35e>
 8006114:	4b61      	ldr	r3, [pc, #388]	; (800629c <HAL_RCC_OscConfig+0x4cc>)
 8006116:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006118:	4a60      	ldr	r2, [pc, #384]	; (800629c <HAL_RCC_OscConfig+0x4cc>)
 800611a:	f043 0304 	orr.w	r3, r3, #4
 800611e:	6713      	str	r3, [r2, #112]	; 0x70
 8006120:	4b5e      	ldr	r3, [pc, #376]	; (800629c <HAL_RCC_OscConfig+0x4cc>)
 8006122:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006124:	4a5d      	ldr	r2, [pc, #372]	; (800629c <HAL_RCC_OscConfig+0x4cc>)
 8006126:	f043 0301 	orr.w	r3, r3, #1
 800612a:	6713      	str	r3, [r2, #112]	; 0x70
 800612c:	e00b      	b.n	8006146 <HAL_RCC_OscConfig+0x376>
 800612e:	4b5b      	ldr	r3, [pc, #364]	; (800629c <HAL_RCC_OscConfig+0x4cc>)
 8006130:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006132:	4a5a      	ldr	r2, [pc, #360]	; (800629c <HAL_RCC_OscConfig+0x4cc>)
 8006134:	f023 0301 	bic.w	r3, r3, #1
 8006138:	6713      	str	r3, [r2, #112]	; 0x70
 800613a:	4b58      	ldr	r3, [pc, #352]	; (800629c <HAL_RCC_OscConfig+0x4cc>)
 800613c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800613e:	4a57      	ldr	r2, [pc, #348]	; (800629c <HAL_RCC_OscConfig+0x4cc>)
 8006140:	f023 0304 	bic.w	r3, r3, #4
 8006144:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	689b      	ldr	r3, [r3, #8]
 800614a:	2b00      	cmp	r3, #0
 800614c:	d015      	beq.n	800617a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800614e:	f7fe f93b 	bl	80043c8 <HAL_GetTick>
 8006152:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006154:	e00a      	b.n	800616c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006156:	f7fe f937 	bl	80043c8 <HAL_GetTick>
 800615a:	4602      	mov	r2, r0
 800615c:	693b      	ldr	r3, [r7, #16]
 800615e:	1ad3      	subs	r3, r2, r3
 8006160:	f241 3288 	movw	r2, #5000	; 0x1388
 8006164:	4293      	cmp	r3, r2
 8006166:	d901      	bls.n	800616c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8006168:	2303      	movs	r3, #3
 800616a:	e0ce      	b.n	800630a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800616c:	4b4b      	ldr	r3, [pc, #300]	; (800629c <HAL_RCC_OscConfig+0x4cc>)
 800616e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006170:	f003 0302 	and.w	r3, r3, #2
 8006174:	2b00      	cmp	r3, #0
 8006176:	d0ee      	beq.n	8006156 <HAL_RCC_OscConfig+0x386>
 8006178:	e014      	b.n	80061a4 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800617a:	f7fe f925 	bl	80043c8 <HAL_GetTick>
 800617e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006180:	e00a      	b.n	8006198 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006182:	f7fe f921 	bl	80043c8 <HAL_GetTick>
 8006186:	4602      	mov	r2, r0
 8006188:	693b      	ldr	r3, [r7, #16]
 800618a:	1ad3      	subs	r3, r2, r3
 800618c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006190:	4293      	cmp	r3, r2
 8006192:	d901      	bls.n	8006198 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8006194:	2303      	movs	r3, #3
 8006196:	e0b8      	b.n	800630a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006198:	4b40      	ldr	r3, [pc, #256]	; (800629c <HAL_RCC_OscConfig+0x4cc>)
 800619a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800619c:	f003 0302 	and.w	r3, r3, #2
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d1ee      	bne.n	8006182 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80061a4:	7dfb      	ldrb	r3, [r7, #23]
 80061a6:	2b01      	cmp	r3, #1
 80061a8:	d105      	bne.n	80061b6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80061aa:	4b3c      	ldr	r3, [pc, #240]	; (800629c <HAL_RCC_OscConfig+0x4cc>)
 80061ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061ae:	4a3b      	ldr	r2, [pc, #236]	; (800629c <HAL_RCC_OscConfig+0x4cc>)
 80061b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80061b4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	699b      	ldr	r3, [r3, #24]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	f000 80a4 	beq.w	8006308 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80061c0:	4b36      	ldr	r3, [pc, #216]	; (800629c <HAL_RCC_OscConfig+0x4cc>)
 80061c2:	689b      	ldr	r3, [r3, #8]
 80061c4:	f003 030c 	and.w	r3, r3, #12
 80061c8:	2b08      	cmp	r3, #8
 80061ca:	d06b      	beq.n	80062a4 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	699b      	ldr	r3, [r3, #24]
 80061d0:	2b02      	cmp	r3, #2
 80061d2:	d149      	bne.n	8006268 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80061d4:	4b31      	ldr	r3, [pc, #196]	; (800629c <HAL_RCC_OscConfig+0x4cc>)
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	4a30      	ldr	r2, [pc, #192]	; (800629c <HAL_RCC_OscConfig+0x4cc>)
 80061da:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80061de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061e0:	f7fe f8f2 	bl	80043c8 <HAL_GetTick>
 80061e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80061e6:	e008      	b.n	80061fa <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80061e8:	f7fe f8ee 	bl	80043c8 <HAL_GetTick>
 80061ec:	4602      	mov	r2, r0
 80061ee:	693b      	ldr	r3, [r7, #16]
 80061f0:	1ad3      	subs	r3, r2, r3
 80061f2:	2b02      	cmp	r3, #2
 80061f4:	d901      	bls.n	80061fa <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80061f6:	2303      	movs	r3, #3
 80061f8:	e087      	b.n	800630a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80061fa:	4b28      	ldr	r3, [pc, #160]	; (800629c <HAL_RCC_OscConfig+0x4cc>)
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006202:	2b00      	cmp	r3, #0
 8006204:	d1f0      	bne.n	80061e8 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	69da      	ldr	r2, [r3, #28]
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	6a1b      	ldr	r3, [r3, #32]
 800620e:	431a      	orrs	r2, r3
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006214:	019b      	lsls	r3, r3, #6
 8006216:	431a      	orrs	r2, r3
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800621c:	085b      	lsrs	r3, r3, #1
 800621e:	3b01      	subs	r3, #1
 8006220:	041b      	lsls	r3, r3, #16
 8006222:	431a      	orrs	r2, r3
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006228:	061b      	lsls	r3, r3, #24
 800622a:	4313      	orrs	r3, r2
 800622c:	4a1b      	ldr	r2, [pc, #108]	; (800629c <HAL_RCC_OscConfig+0x4cc>)
 800622e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006232:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006234:	4b19      	ldr	r3, [pc, #100]	; (800629c <HAL_RCC_OscConfig+0x4cc>)
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	4a18      	ldr	r2, [pc, #96]	; (800629c <HAL_RCC_OscConfig+0x4cc>)
 800623a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800623e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006240:	f7fe f8c2 	bl	80043c8 <HAL_GetTick>
 8006244:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006246:	e008      	b.n	800625a <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006248:	f7fe f8be 	bl	80043c8 <HAL_GetTick>
 800624c:	4602      	mov	r2, r0
 800624e:	693b      	ldr	r3, [r7, #16]
 8006250:	1ad3      	subs	r3, r2, r3
 8006252:	2b02      	cmp	r3, #2
 8006254:	d901      	bls.n	800625a <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8006256:	2303      	movs	r3, #3
 8006258:	e057      	b.n	800630a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800625a:	4b10      	ldr	r3, [pc, #64]	; (800629c <HAL_RCC_OscConfig+0x4cc>)
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006262:	2b00      	cmp	r3, #0
 8006264:	d0f0      	beq.n	8006248 <HAL_RCC_OscConfig+0x478>
 8006266:	e04f      	b.n	8006308 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006268:	4b0c      	ldr	r3, [pc, #48]	; (800629c <HAL_RCC_OscConfig+0x4cc>)
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	4a0b      	ldr	r2, [pc, #44]	; (800629c <HAL_RCC_OscConfig+0x4cc>)
 800626e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006272:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006274:	f7fe f8a8 	bl	80043c8 <HAL_GetTick>
 8006278:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800627a:	e008      	b.n	800628e <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800627c:	f7fe f8a4 	bl	80043c8 <HAL_GetTick>
 8006280:	4602      	mov	r2, r0
 8006282:	693b      	ldr	r3, [r7, #16]
 8006284:	1ad3      	subs	r3, r2, r3
 8006286:	2b02      	cmp	r3, #2
 8006288:	d901      	bls.n	800628e <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800628a:	2303      	movs	r3, #3
 800628c:	e03d      	b.n	800630a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800628e:	4b03      	ldr	r3, [pc, #12]	; (800629c <HAL_RCC_OscConfig+0x4cc>)
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006296:	2b00      	cmp	r3, #0
 8006298:	d1f0      	bne.n	800627c <HAL_RCC_OscConfig+0x4ac>
 800629a:	e035      	b.n	8006308 <HAL_RCC_OscConfig+0x538>
 800629c:	40023800 	.word	0x40023800
 80062a0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80062a4:	4b1b      	ldr	r3, [pc, #108]	; (8006314 <HAL_RCC_OscConfig+0x544>)
 80062a6:	685b      	ldr	r3, [r3, #4]
 80062a8:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	699b      	ldr	r3, [r3, #24]
 80062ae:	2b01      	cmp	r3, #1
 80062b0:	d028      	beq.n	8006304 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80062bc:	429a      	cmp	r2, r3
 80062be:	d121      	bne.n	8006304 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80062ca:	429a      	cmp	r2, r3
 80062cc:	d11a      	bne.n	8006304 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80062ce:	68fa      	ldr	r2, [r7, #12]
 80062d0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80062d4:	4013      	ands	r3, r2
 80062d6:	687a      	ldr	r2, [r7, #4]
 80062d8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80062da:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80062dc:	4293      	cmp	r3, r2
 80062de:	d111      	bne.n	8006304 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062ea:	085b      	lsrs	r3, r3, #1
 80062ec:	3b01      	subs	r3, #1
 80062ee:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80062f0:	429a      	cmp	r2, r3
 80062f2:	d107      	bne.n	8006304 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062fe:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8006300:	429a      	cmp	r2, r3
 8006302:	d001      	beq.n	8006308 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8006304:	2301      	movs	r3, #1
 8006306:	e000      	b.n	800630a <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8006308:	2300      	movs	r3, #0
}
 800630a:	4618      	mov	r0, r3
 800630c:	3718      	adds	r7, #24
 800630e:	46bd      	mov	sp, r7
 8006310:	bd80      	pop	{r7, pc}
 8006312:	bf00      	nop
 8006314:	40023800 	.word	0x40023800

08006318 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006318:	b580      	push	{r7, lr}
 800631a:	b084      	sub	sp, #16
 800631c:	af00      	add	r7, sp, #0
 800631e:	6078      	str	r0, [r7, #4]
 8006320:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8006322:	2300      	movs	r3, #0
 8006324:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	2b00      	cmp	r3, #0
 800632a:	d101      	bne.n	8006330 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800632c:	2301      	movs	r3, #1
 800632e:	e0d0      	b.n	80064d2 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006330:	4b6a      	ldr	r3, [pc, #424]	; (80064dc <HAL_RCC_ClockConfig+0x1c4>)
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	f003 030f 	and.w	r3, r3, #15
 8006338:	683a      	ldr	r2, [r7, #0]
 800633a:	429a      	cmp	r2, r3
 800633c:	d910      	bls.n	8006360 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800633e:	4b67      	ldr	r3, [pc, #412]	; (80064dc <HAL_RCC_ClockConfig+0x1c4>)
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f023 020f 	bic.w	r2, r3, #15
 8006346:	4965      	ldr	r1, [pc, #404]	; (80064dc <HAL_RCC_ClockConfig+0x1c4>)
 8006348:	683b      	ldr	r3, [r7, #0]
 800634a:	4313      	orrs	r3, r2
 800634c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800634e:	4b63      	ldr	r3, [pc, #396]	; (80064dc <HAL_RCC_ClockConfig+0x1c4>)
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f003 030f 	and.w	r3, r3, #15
 8006356:	683a      	ldr	r2, [r7, #0]
 8006358:	429a      	cmp	r2, r3
 800635a:	d001      	beq.n	8006360 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800635c:	2301      	movs	r3, #1
 800635e:	e0b8      	b.n	80064d2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	f003 0302 	and.w	r3, r3, #2
 8006368:	2b00      	cmp	r3, #0
 800636a:	d020      	beq.n	80063ae <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f003 0304 	and.w	r3, r3, #4
 8006374:	2b00      	cmp	r3, #0
 8006376:	d005      	beq.n	8006384 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006378:	4b59      	ldr	r3, [pc, #356]	; (80064e0 <HAL_RCC_ClockConfig+0x1c8>)
 800637a:	689b      	ldr	r3, [r3, #8]
 800637c:	4a58      	ldr	r2, [pc, #352]	; (80064e0 <HAL_RCC_ClockConfig+0x1c8>)
 800637e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006382:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f003 0308 	and.w	r3, r3, #8
 800638c:	2b00      	cmp	r3, #0
 800638e:	d005      	beq.n	800639c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006390:	4b53      	ldr	r3, [pc, #332]	; (80064e0 <HAL_RCC_ClockConfig+0x1c8>)
 8006392:	689b      	ldr	r3, [r3, #8]
 8006394:	4a52      	ldr	r2, [pc, #328]	; (80064e0 <HAL_RCC_ClockConfig+0x1c8>)
 8006396:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800639a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800639c:	4b50      	ldr	r3, [pc, #320]	; (80064e0 <HAL_RCC_ClockConfig+0x1c8>)
 800639e:	689b      	ldr	r3, [r3, #8]
 80063a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	689b      	ldr	r3, [r3, #8]
 80063a8:	494d      	ldr	r1, [pc, #308]	; (80064e0 <HAL_RCC_ClockConfig+0x1c8>)
 80063aa:	4313      	orrs	r3, r2
 80063ac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f003 0301 	and.w	r3, r3, #1
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d040      	beq.n	800643c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	685b      	ldr	r3, [r3, #4]
 80063be:	2b01      	cmp	r3, #1
 80063c0:	d107      	bne.n	80063d2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80063c2:	4b47      	ldr	r3, [pc, #284]	; (80064e0 <HAL_RCC_ClockConfig+0x1c8>)
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d115      	bne.n	80063fa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80063ce:	2301      	movs	r3, #1
 80063d0:	e07f      	b.n	80064d2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	685b      	ldr	r3, [r3, #4]
 80063d6:	2b02      	cmp	r3, #2
 80063d8:	d107      	bne.n	80063ea <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80063da:	4b41      	ldr	r3, [pc, #260]	; (80064e0 <HAL_RCC_ClockConfig+0x1c8>)
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d109      	bne.n	80063fa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80063e6:	2301      	movs	r3, #1
 80063e8:	e073      	b.n	80064d2 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80063ea:	4b3d      	ldr	r3, [pc, #244]	; (80064e0 <HAL_RCC_ClockConfig+0x1c8>)
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f003 0302 	and.w	r3, r3, #2
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d101      	bne.n	80063fa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80063f6:	2301      	movs	r3, #1
 80063f8:	e06b      	b.n	80064d2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80063fa:	4b39      	ldr	r3, [pc, #228]	; (80064e0 <HAL_RCC_ClockConfig+0x1c8>)
 80063fc:	689b      	ldr	r3, [r3, #8]
 80063fe:	f023 0203 	bic.w	r2, r3, #3
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	685b      	ldr	r3, [r3, #4]
 8006406:	4936      	ldr	r1, [pc, #216]	; (80064e0 <HAL_RCC_ClockConfig+0x1c8>)
 8006408:	4313      	orrs	r3, r2
 800640a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800640c:	f7fd ffdc 	bl	80043c8 <HAL_GetTick>
 8006410:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006412:	e00a      	b.n	800642a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006414:	f7fd ffd8 	bl	80043c8 <HAL_GetTick>
 8006418:	4602      	mov	r2, r0
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	1ad3      	subs	r3, r2, r3
 800641e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006422:	4293      	cmp	r3, r2
 8006424:	d901      	bls.n	800642a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8006426:	2303      	movs	r3, #3
 8006428:	e053      	b.n	80064d2 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800642a:	4b2d      	ldr	r3, [pc, #180]	; (80064e0 <HAL_RCC_ClockConfig+0x1c8>)
 800642c:	689b      	ldr	r3, [r3, #8]
 800642e:	f003 020c 	and.w	r2, r3, #12
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	685b      	ldr	r3, [r3, #4]
 8006436:	009b      	lsls	r3, r3, #2
 8006438:	429a      	cmp	r2, r3
 800643a:	d1eb      	bne.n	8006414 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800643c:	4b27      	ldr	r3, [pc, #156]	; (80064dc <HAL_RCC_ClockConfig+0x1c4>)
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f003 030f 	and.w	r3, r3, #15
 8006444:	683a      	ldr	r2, [r7, #0]
 8006446:	429a      	cmp	r2, r3
 8006448:	d210      	bcs.n	800646c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800644a:	4b24      	ldr	r3, [pc, #144]	; (80064dc <HAL_RCC_ClockConfig+0x1c4>)
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f023 020f 	bic.w	r2, r3, #15
 8006452:	4922      	ldr	r1, [pc, #136]	; (80064dc <HAL_RCC_ClockConfig+0x1c4>)
 8006454:	683b      	ldr	r3, [r7, #0]
 8006456:	4313      	orrs	r3, r2
 8006458:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800645a:	4b20      	ldr	r3, [pc, #128]	; (80064dc <HAL_RCC_ClockConfig+0x1c4>)
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f003 030f 	and.w	r3, r3, #15
 8006462:	683a      	ldr	r2, [r7, #0]
 8006464:	429a      	cmp	r2, r3
 8006466:	d001      	beq.n	800646c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8006468:	2301      	movs	r3, #1
 800646a:	e032      	b.n	80064d2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f003 0304 	and.w	r3, r3, #4
 8006474:	2b00      	cmp	r3, #0
 8006476:	d008      	beq.n	800648a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006478:	4b19      	ldr	r3, [pc, #100]	; (80064e0 <HAL_RCC_ClockConfig+0x1c8>)
 800647a:	689b      	ldr	r3, [r3, #8]
 800647c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	68db      	ldr	r3, [r3, #12]
 8006484:	4916      	ldr	r1, [pc, #88]	; (80064e0 <HAL_RCC_ClockConfig+0x1c8>)
 8006486:	4313      	orrs	r3, r2
 8006488:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f003 0308 	and.w	r3, r3, #8
 8006492:	2b00      	cmp	r3, #0
 8006494:	d009      	beq.n	80064aa <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006496:	4b12      	ldr	r3, [pc, #72]	; (80064e0 <HAL_RCC_ClockConfig+0x1c8>)
 8006498:	689b      	ldr	r3, [r3, #8]
 800649a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	691b      	ldr	r3, [r3, #16]
 80064a2:	00db      	lsls	r3, r3, #3
 80064a4:	490e      	ldr	r1, [pc, #56]	; (80064e0 <HAL_RCC_ClockConfig+0x1c8>)
 80064a6:	4313      	orrs	r3, r2
 80064a8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80064aa:	f000 f821 	bl	80064f0 <HAL_RCC_GetSysClockFreq>
 80064ae:	4602      	mov	r2, r0
 80064b0:	4b0b      	ldr	r3, [pc, #44]	; (80064e0 <HAL_RCC_ClockConfig+0x1c8>)
 80064b2:	689b      	ldr	r3, [r3, #8]
 80064b4:	091b      	lsrs	r3, r3, #4
 80064b6:	f003 030f 	and.w	r3, r3, #15
 80064ba:	490a      	ldr	r1, [pc, #40]	; (80064e4 <HAL_RCC_ClockConfig+0x1cc>)
 80064bc:	5ccb      	ldrb	r3, [r1, r3]
 80064be:	fa22 f303 	lsr.w	r3, r2, r3
 80064c2:	4a09      	ldr	r2, [pc, #36]	; (80064e8 <HAL_RCC_ClockConfig+0x1d0>)
 80064c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80064c6:	4b09      	ldr	r3, [pc, #36]	; (80064ec <HAL_RCC_ClockConfig+0x1d4>)
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	4618      	mov	r0, r3
 80064cc:	f7fd ff38 	bl	8004340 <HAL_InitTick>

  return HAL_OK;
 80064d0:	2300      	movs	r3, #0
}
 80064d2:	4618      	mov	r0, r3
 80064d4:	3710      	adds	r7, #16
 80064d6:	46bd      	mov	sp, r7
 80064d8:	bd80      	pop	{r7, pc}
 80064da:	bf00      	nop
 80064dc:	40023c00 	.word	0x40023c00
 80064e0:	40023800 	.word	0x40023800
 80064e4:	0800a4f8 	.word	0x0800a4f8
 80064e8:	20000000 	.word	0x20000000
 80064ec:	20000038 	.word	0x20000038

080064f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80064f0:	b5b0      	push	{r4, r5, r7, lr}
 80064f2:	b084      	sub	sp, #16
 80064f4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80064f6:	2100      	movs	r1, #0
 80064f8:	6079      	str	r1, [r7, #4]
 80064fa:	2100      	movs	r1, #0
 80064fc:	60f9      	str	r1, [r7, #12]
 80064fe:	2100      	movs	r1, #0
 8006500:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0;
 8006502:	2100      	movs	r1, #0
 8006504:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006506:	4952      	ldr	r1, [pc, #328]	; (8006650 <HAL_RCC_GetSysClockFreq+0x160>)
 8006508:	6889      	ldr	r1, [r1, #8]
 800650a:	f001 010c 	and.w	r1, r1, #12
 800650e:	2908      	cmp	r1, #8
 8006510:	d00d      	beq.n	800652e <HAL_RCC_GetSysClockFreq+0x3e>
 8006512:	2908      	cmp	r1, #8
 8006514:	f200 8094 	bhi.w	8006640 <HAL_RCC_GetSysClockFreq+0x150>
 8006518:	2900      	cmp	r1, #0
 800651a:	d002      	beq.n	8006522 <HAL_RCC_GetSysClockFreq+0x32>
 800651c:	2904      	cmp	r1, #4
 800651e:	d003      	beq.n	8006528 <HAL_RCC_GetSysClockFreq+0x38>
 8006520:	e08e      	b.n	8006640 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006522:	4b4c      	ldr	r3, [pc, #304]	; (8006654 <HAL_RCC_GetSysClockFreq+0x164>)
 8006524:	60bb      	str	r3, [r7, #8]
      break;
 8006526:	e08e      	b.n	8006646 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006528:	4b4b      	ldr	r3, [pc, #300]	; (8006658 <HAL_RCC_GetSysClockFreq+0x168>)
 800652a:	60bb      	str	r3, [r7, #8]
      break;
 800652c:	e08b      	b.n	8006646 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800652e:	4948      	ldr	r1, [pc, #288]	; (8006650 <HAL_RCC_GetSysClockFreq+0x160>)
 8006530:	6849      	ldr	r1, [r1, #4]
 8006532:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8006536:	6079      	str	r1, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8006538:	4945      	ldr	r1, [pc, #276]	; (8006650 <HAL_RCC_GetSysClockFreq+0x160>)
 800653a:	6849      	ldr	r1, [r1, #4]
 800653c:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8006540:	2900      	cmp	r1, #0
 8006542:	d024      	beq.n	800658e <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006544:	4942      	ldr	r1, [pc, #264]	; (8006650 <HAL_RCC_GetSysClockFreq+0x160>)
 8006546:	6849      	ldr	r1, [r1, #4]
 8006548:	0989      	lsrs	r1, r1, #6
 800654a:	4608      	mov	r0, r1
 800654c:	f04f 0100 	mov.w	r1, #0
 8006550:	f240 14ff 	movw	r4, #511	; 0x1ff
 8006554:	f04f 0500 	mov.w	r5, #0
 8006558:	ea00 0204 	and.w	r2, r0, r4
 800655c:	ea01 0305 	and.w	r3, r1, r5
 8006560:	493d      	ldr	r1, [pc, #244]	; (8006658 <HAL_RCC_GetSysClockFreq+0x168>)
 8006562:	fb01 f003 	mul.w	r0, r1, r3
 8006566:	2100      	movs	r1, #0
 8006568:	fb01 f102 	mul.w	r1, r1, r2
 800656c:	1844      	adds	r4, r0, r1
 800656e:	493a      	ldr	r1, [pc, #232]	; (8006658 <HAL_RCC_GetSysClockFreq+0x168>)
 8006570:	fba2 0101 	umull	r0, r1, r2, r1
 8006574:	1863      	adds	r3, r4, r1
 8006576:	4619      	mov	r1, r3
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	461a      	mov	r2, r3
 800657c:	f04f 0300 	mov.w	r3, #0
 8006580:	f7fa fae8 	bl	8000b54 <__aeabi_uldivmod>
 8006584:	4602      	mov	r2, r0
 8006586:	460b      	mov	r3, r1
 8006588:	4613      	mov	r3, r2
 800658a:	60fb      	str	r3, [r7, #12]
 800658c:	e04a      	b.n	8006624 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800658e:	4b30      	ldr	r3, [pc, #192]	; (8006650 <HAL_RCC_GetSysClockFreq+0x160>)
 8006590:	685b      	ldr	r3, [r3, #4]
 8006592:	099b      	lsrs	r3, r3, #6
 8006594:	461a      	mov	r2, r3
 8006596:	f04f 0300 	mov.w	r3, #0
 800659a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800659e:	f04f 0100 	mov.w	r1, #0
 80065a2:	ea02 0400 	and.w	r4, r2, r0
 80065a6:	ea03 0501 	and.w	r5, r3, r1
 80065aa:	4620      	mov	r0, r4
 80065ac:	4629      	mov	r1, r5
 80065ae:	f04f 0200 	mov.w	r2, #0
 80065b2:	f04f 0300 	mov.w	r3, #0
 80065b6:	014b      	lsls	r3, r1, #5
 80065b8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80065bc:	0142      	lsls	r2, r0, #5
 80065be:	4610      	mov	r0, r2
 80065c0:	4619      	mov	r1, r3
 80065c2:	1b00      	subs	r0, r0, r4
 80065c4:	eb61 0105 	sbc.w	r1, r1, r5
 80065c8:	f04f 0200 	mov.w	r2, #0
 80065cc:	f04f 0300 	mov.w	r3, #0
 80065d0:	018b      	lsls	r3, r1, #6
 80065d2:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80065d6:	0182      	lsls	r2, r0, #6
 80065d8:	1a12      	subs	r2, r2, r0
 80065da:	eb63 0301 	sbc.w	r3, r3, r1
 80065de:	f04f 0000 	mov.w	r0, #0
 80065e2:	f04f 0100 	mov.w	r1, #0
 80065e6:	00d9      	lsls	r1, r3, #3
 80065e8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80065ec:	00d0      	lsls	r0, r2, #3
 80065ee:	4602      	mov	r2, r0
 80065f0:	460b      	mov	r3, r1
 80065f2:	1912      	adds	r2, r2, r4
 80065f4:	eb45 0303 	adc.w	r3, r5, r3
 80065f8:	f04f 0000 	mov.w	r0, #0
 80065fc:	f04f 0100 	mov.w	r1, #0
 8006600:	0299      	lsls	r1, r3, #10
 8006602:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8006606:	0290      	lsls	r0, r2, #10
 8006608:	4602      	mov	r2, r0
 800660a:	460b      	mov	r3, r1
 800660c:	4610      	mov	r0, r2
 800660e:	4619      	mov	r1, r3
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	461a      	mov	r2, r3
 8006614:	f04f 0300 	mov.w	r3, #0
 8006618:	f7fa fa9c 	bl	8000b54 <__aeabi_uldivmod>
 800661c:	4602      	mov	r2, r0
 800661e:	460b      	mov	r3, r1
 8006620:	4613      	mov	r3, r2
 8006622:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8006624:	4b0a      	ldr	r3, [pc, #40]	; (8006650 <HAL_RCC_GetSysClockFreq+0x160>)
 8006626:	685b      	ldr	r3, [r3, #4]
 8006628:	0c1b      	lsrs	r3, r3, #16
 800662a:	f003 0303 	and.w	r3, r3, #3
 800662e:	3301      	adds	r3, #1
 8006630:	005b      	lsls	r3, r3, #1
 8006632:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8006634:	68fa      	ldr	r2, [r7, #12]
 8006636:	683b      	ldr	r3, [r7, #0]
 8006638:	fbb2 f3f3 	udiv	r3, r2, r3
 800663c:	60bb      	str	r3, [r7, #8]
      break;
 800663e:	e002      	b.n	8006646 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006640:	4b04      	ldr	r3, [pc, #16]	; (8006654 <HAL_RCC_GetSysClockFreq+0x164>)
 8006642:	60bb      	str	r3, [r7, #8]
      break;
 8006644:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006646:	68bb      	ldr	r3, [r7, #8]
}
 8006648:	4618      	mov	r0, r3
 800664a:	3710      	adds	r7, #16
 800664c:	46bd      	mov	sp, r7
 800664e:	bdb0      	pop	{r4, r5, r7, pc}
 8006650:	40023800 	.word	0x40023800
 8006654:	00f42400 	.word	0x00f42400
 8006658:	017d7840 	.word	0x017d7840

0800665c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800665c:	b480      	push	{r7}
 800665e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006660:	4b03      	ldr	r3, [pc, #12]	; (8006670 <HAL_RCC_GetHCLKFreq+0x14>)
 8006662:	681b      	ldr	r3, [r3, #0]
}
 8006664:	4618      	mov	r0, r3
 8006666:	46bd      	mov	sp, r7
 8006668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666c:	4770      	bx	lr
 800666e:	bf00      	nop
 8006670:	20000000 	.word	0x20000000

08006674 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006674:	b580      	push	{r7, lr}
 8006676:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006678:	f7ff fff0 	bl	800665c <HAL_RCC_GetHCLKFreq>
 800667c:	4602      	mov	r2, r0
 800667e:	4b05      	ldr	r3, [pc, #20]	; (8006694 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006680:	689b      	ldr	r3, [r3, #8]
 8006682:	0a9b      	lsrs	r3, r3, #10
 8006684:	f003 0307 	and.w	r3, r3, #7
 8006688:	4903      	ldr	r1, [pc, #12]	; (8006698 <HAL_RCC_GetPCLK1Freq+0x24>)
 800668a:	5ccb      	ldrb	r3, [r1, r3]
 800668c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006690:	4618      	mov	r0, r3
 8006692:	bd80      	pop	{r7, pc}
 8006694:	40023800 	.word	0x40023800
 8006698:	0800a508 	.word	0x0800a508

0800669c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800669c:	b580      	push	{r7, lr}
 800669e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80066a0:	f7ff ffdc 	bl	800665c <HAL_RCC_GetHCLKFreq>
 80066a4:	4602      	mov	r2, r0
 80066a6:	4b05      	ldr	r3, [pc, #20]	; (80066bc <HAL_RCC_GetPCLK2Freq+0x20>)
 80066a8:	689b      	ldr	r3, [r3, #8]
 80066aa:	0b5b      	lsrs	r3, r3, #13
 80066ac:	f003 0307 	and.w	r3, r3, #7
 80066b0:	4903      	ldr	r1, [pc, #12]	; (80066c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80066b2:	5ccb      	ldrb	r3, [r1, r3]
 80066b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80066b8:	4618      	mov	r0, r3
 80066ba:	bd80      	pop	{r7, pc}
 80066bc:	40023800 	.word	0x40023800
 80066c0:	0800a508 	.word	0x0800a508

080066c4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b088      	sub	sp, #32
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80066cc:	2300      	movs	r3, #0
 80066ce:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80066d0:	2300      	movs	r3, #0
 80066d2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80066d4:	2300      	movs	r3, #0
 80066d6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80066d8:	2300      	movs	r3, #0
 80066da:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80066dc:	2300      	movs	r3, #0
 80066de:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f003 0301 	and.w	r3, r3, #1
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d012      	beq.n	8006712 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80066ec:	4b69      	ldr	r3, [pc, #420]	; (8006894 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80066ee:	689b      	ldr	r3, [r3, #8]
 80066f0:	4a68      	ldr	r2, [pc, #416]	; (8006894 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80066f2:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80066f6:	6093      	str	r3, [r2, #8]
 80066f8:	4b66      	ldr	r3, [pc, #408]	; (8006894 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80066fa:	689a      	ldr	r2, [r3, #8]
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006700:	4964      	ldr	r1, [pc, #400]	; (8006894 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006702:	4313      	orrs	r3, r2
 8006704:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800670a:	2b00      	cmp	r3, #0
 800670c:	d101      	bne.n	8006712 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800670e:	2301      	movs	r3, #1
 8006710:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800671a:	2b00      	cmp	r3, #0
 800671c:	d017      	beq.n	800674e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800671e:	4b5d      	ldr	r3, [pc, #372]	; (8006894 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006720:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006724:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800672c:	4959      	ldr	r1, [pc, #356]	; (8006894 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800672e:	4313      	orrs	r3, r2
 8006730:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006738:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800673c:	d101      	bne.n	8006742 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800673e:	2301      	movs	r3, #1
 8006740:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006746:	2b00      	cmp	r3, #0
 8006748:	d101      	bne.n	800674e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800674a:	2301      	movs	r3, #1
 800674c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006756:	2b00      	cmp	r3, #0
 8006758:	d017      	beq.n	800678a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800675a:	4b4e      	ldr	r3, [pc, #312]	; (8006894 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800675c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006760:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006768:	494a      	ldr	r1, [pc, #296]	; (8006894 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800676a:	4313      	orrs	r3, r2
 800676c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006774:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006778:	d101      	bne.n	800677e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800677a:	2301      	movs	r3, #1
 800677c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006782:	2b00      	cmp	r3, #0
 8006784:	d101      	bne.n	800678a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8006786:	2301      	movs	r3, #1
 8006788:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006792:	2b00      	cmp	r3, #0
 8006794:	d001      	beq.n	800679a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8006796:	2301      	movs	r3, #1
 8006798:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f003 0320 	and.w	r3, r3, #32
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	f000 808b 	beq.w	80068be <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80067a8:	4b3a      	ldr	r3, [pc, #232]	; (8006894 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80067aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067ac:	4a39      	ldr	r2, [pc, #228]	; (8006894 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80067ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80067b2:	6413      	str	r3, [r2, #64]	; 0x40
 80067b4:	4b37      	ldr	r3, [pc, #220]	; (8006894 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80067b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80067bc:	60bb      	str	r3, [r7, #8]
 80067be:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80067c0:	4b35      	ldr	r3, [pc, #212]	; (8006898 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	4a34      	ldr	r2, [pc, #208]	; (8006898 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80067c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80067ca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80067cc:	f7fd fdfc 	bl	80043c8 <HAL_GetTick>
 80067d0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80067d2:	e008      	b.n	80067e6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80067d4:	f7fd fdf8 	bl	80043c8 <HAL_GetTick>
 80067d8:	4602      	mov	r2, r0
 80067da:	697b      	ldr	r3, [r7, #20]
 80067dc:	1ad3      	subs	r3, r2, r3
 80067de:	2b64      	cmp	r3, #100	; 0x64
 80067e0:	d901      	bls.n	80067e6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80067e2:	2303      	movs	r3, #3
 80067e4:	e357      	b.n	8006e96 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80067e6:	4b2c      	ldr	r3, [pc, #176]	; (8006898 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d0f0      	beq.n	80067d4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80067f2:	4b28      	ldr	r3, [pc, #160]	; (8006894 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80067f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80067fa:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80067fc:	693b      	ldr	r3, [r7, #16]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d035      	beq.n	800686e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006806:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800680a:	693a      	ldr	r2, [r7, #16]
 800680c:	429a      	cmp	r2, r3
 800680e:	d02e      	beq.n	800686e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006810:	4b20      	ldr	r3, [pc, #128]	; (8006894 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006812:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006814:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006818:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800681a:	4b1e      	ldr	r3, [pc, #120]	; (8006894 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800681c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800681e:	4a1d      	ldr	r2, [pc, #116]	; (8006894 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006820:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006824:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006826:	4b1b      	ldr	r3, [pc, #108]	; (8006894 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006828:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800682a:	4a1a      	ldr	r2, [pc, #104]	; (8006894 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800682c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006830:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8006832:	4a18      	ldr	r2, [pc, #96]	; (8006894 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006834:	693b      	ldr	r3, [r7, #16]
 8006836:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006838:	4b16      	ldr	r3, [pc, #88]	; (8006894 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800683a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800683c:	f003 0301 	and.w	r3, r3, #1
 8006840:	2b01      	cmp	r3, #1
 8006842:	d114      	bne.n	800686e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006844:	f7fd fdc0 	bl	80043c8 <HAL_GetTick>
 8006848:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800684a:	e00a      	b.n	8006862 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800684c:	f7fd fdbc 	bl	80043c8 <HAL_GetTick>
 8006850:	4602      	mov	r2, r0
 8006852:	697b      	ldr	r3, [r7, #20]
 8006854:	1ad3      	subs	r3, r2, r3
 8006856:	f241 3288 	movw	r2, #5000	; 0x1388
 800685a:	4293      	cmp	r3, r2
 800685c:	d901      	bls.n	8006862 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800685e:	2303      	movs	r3, #3
 8006860:	e319      	b.n	8006e96 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006862:	4b0c      	ldr	r3, [pc, #48]	; (8006894 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006864:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006866:	f003 0302 	and.w	r3, r3, #2
 800686a:	2b00      	cmp	r3, #0
 800686c:	d0ee      	beq.n	800684c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006872:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006876:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800687a:	d111      	bne.n	80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800687c:	4b05      	ldr	r3, [pc, #20]	; (8006894 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800687e:	689b      	ldr	r3, [r3, #8]
 8006880:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006888:	4b04      	ldr	r3, [pc, #16]	; (800689c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800688a:	400b      	ands	r3, r1
 800688c:	4901      	ldr	r1, [pc, #4]	; (8006894 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800688e:	4313      	orrs	r3, r2
 8006890:	608b      	str	r3, [r1, #8]
 8006892:	e00b      	b.n	80068ac <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8006894:	40023800 	.word	0x40023800
 8006898:	40007000 	.word	0x40007000
 800689c:	0ffffcff 	.word	0x0ffffcff
 80068a0:	4bb1      	ldr	r3, [pc, #708]	; (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80068a2:	689b      	ldr	r3, [r3, #8]
 80068a4:	4ab0      	ldr	r2, [pc, #704]	; (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80068a6:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80068aa:	6093      	str	r3, [r2, #8]
 80068ac:	4bae      	ldr	r3, [pc, #696]	; (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80068ae:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80068b8:	49ab      	ldr	r1, [pc, #684]	; (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80068ba:	4313      	orrs	r3, r2
 80068bc:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f003 0310 	and.w	r3, r3, #16
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d010      	beq.n	80068ec <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80068ca:	4ba7      	ldr	r3, [pc, #668]	; (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80068cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80068d0:	4aa5      	ldr	r2, [pc, #660]	; (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80068d2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80068d6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80068da:	4ba3      	ldr	r3, [pc, #652]	; (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80068dc:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068e4:	49a0      	ldr	r1, [pc, #640]	; (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80068e6:	4313      	orrs	r3, r2
 80068e8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d00a      	beq.n	800690e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80068f8:	4b9b      	ldr	r3, [pc, #620]	; (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80068fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80068fe:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006906:	4998      	ldr	r1, [pc, #608]	; (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006908:	4313      	orrs	r3, r2
 800690a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006916:	2b00      	cmp	r3, #0
 8006918:	d00a      	beq.n	8006930 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800691a:	4b93      	ldr	r3, [pc, #588]	; (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800691c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006920:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006928:	498f      	ldr	r1, [pc, #572]	; (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800692a:	4313      	orrs	r3, r2
 800692c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006938:	2b00      	cmp	r3, #0
 800693a:	d00a      	beq.n	8006952 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800693c:	4b8a      	ldr	r3, [pc, #552]	; (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800693e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006942:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800694a:	4987      	ldr	r1, [pc, #540]	; (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800694c:	4313      	orrs	r3, r2
 800694e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800695a:	2b00      	cmp	r3, #0
 800695c:	d00a      	beq.n	8006974 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800695e:	4b82      	ldr	r3, [pc, #520]	; (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006960:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006964:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800696c:	497e      	ldr	r1, [pc, #504]	; (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800696e:	4313      	orrs	r3, r2
 8006970:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800697c:	2b00      	cmp	r3, #0
 800697e:	d00a      	beq.n	8006996 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006980:	4b79      	ldr	r3, [pc, #484]	; (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006982:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006986:	f023 0203 	bic.w	r2, r3, #3
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800698e:	4976      	ldr	r1, [pc, #472]	; (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006990:	4313      	orrs	r3, r2
 8006992:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d00a      	beq.n	80069b8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80069a2:	4b71      	ldr	r3, [pc, #452]	; (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80069a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80069a8:	f023 020c 	bic.w	r2, r3, #12
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80069b0:	496d      	ldr	r1, [pc, #436]	; (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80069b2:	4313      	orrs	r3, r2
 80069b4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d00a      	beq.n	80069da <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80069c4:	4b68      	ldr	r3, [pc, #416]	; (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80069c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80069ca:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069d2:	4965      	ldr	r1, [pc, #404]	; (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80069d4:	4313      	orrs	r3, r2
 80069d6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d00a      	beq.n	80069fc <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80069e6:	4b60      	ldr	r3, [pc, #384]	; (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80069e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80069ec:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80069f4:	495c      	ldr	r1, [pc, #368]	; (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80069f6:	4313      	orrs	r3, r2
 80069f8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d00a      	beq.n	8006a1e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006a08:	4b57      	ldr	r3, [pc, #348]	; (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006a0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a0e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a16:	4954      	ldr	r1, [pc, #336]	; (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006a18:	4313      	orrs	r3, r2
 8006a1a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d00a      	beq.n	8006a40 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8006a2a:	4b4f      	ldr	r3, [pc, #316]	; (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006a2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a30:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a38:	494b      	ldr	r1, [pc, #300]	; (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006a3a:	4313      	orrs	r3, r2
 8006a3c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d00a      	beq.n	8006a62 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8006a4c:	4b46      	ldr	r3, [pc, #280]	; (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006a4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a52:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006a5a:	4943      	ldr	r1, [pc, #268]	; (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006a5c:	4313      	orrs	r3, r2
 8006a5e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d00a      	beq.n	8006a84 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8006a6e:	4b3e      	ldr	r3, [pc, #248]	; (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006a70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a74:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006a7c:	493a      	ldr	r1, [pc, #232]	; (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006a7e:	4313      	orrs	r3, r2
 8006a80:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d00a      	beq.n	8006aa6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006a90:	4b35      	ldr	r3, [pc, #212]	; (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006a92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a96:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006a9e:	4932      	ldr	r1, [pc, #200]	; (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006aa0:	4313      	orrs	r3, r2
 8006aa2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d011      	beq.n	8006ad6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8006ab2:	4b2d      	ldr	r3, [pc, #180]	; (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006ab4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ab8:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006ac0:	4929      	ldr	r1, [pc, #164]	; (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006ac2:	4313      	orrs	r3, r2
 8006ac4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006acc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006ad0:	d101      	bne.n	8006ad6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8006ad2:	2301      	movs	r3, #1
 8006ad4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f003 0308 	and.w	r3, r3, #8
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d001      	beq.n	8006ae6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8006ae2:	2301      	movs	r3, #1
 8006ae4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d00a      	beq.n	8006b08 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006af2:	4b1d      	ldr	r3, [pc, #116]	; (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006af4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006af8:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006b00:	4919      	ldr	r1, [pc, #100]	; (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006b02:	4313      	orrs	r3, r2
 8006b04:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d00b      	beq.n	8006b2c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006b14:	4b14      	ldr	r3, [pc, #80]	; (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006b16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b1a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006b24:	4910      	ldr	r1, [pc, #64]	; (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006b26:	4313      	orrs	r3, r2
 8006b28:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006b2c:	69fb      	ldr	r3, [r7, #28]
 8006b2e:	2b01      	cmp	r3, #1
 8006b30:	d006      	beq.n	8006b40 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	f000 80d9 	beq.w	8006cf2 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006b40:	4b09      	ldr	r3, [pc, #36]	; (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	4a08      	ldr	r2, [pc, #32]	; (8006b68 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006b46:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006b4a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006b4c:	f7fd fc3c 	bl	80043c8 <HAL_GetTick>
 8006b50:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006b52:	e00b      	b.n	8006b6c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006b54:	f7fd fc38 	bl	80043c8 <HAL_GetTick>
 8006b58:	4602      	mov	r2, r0
 8006b5a:	697b      	ldr	r3, [r7, #20]
 8006b5c:	1ad3      	subs	r3, r2, r3
 8006b5e:	2b64      	cmp	r3, #100	; 0x64
 8006b60:	d904      	bls.n	8006b6c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006b62:	2303      	movs	r3, #3
 8006b64:	e197      	b.n	8006e96 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8006b66:	bf00      	nop
 8006b68:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006b6c:	4b6c      	ldr	r3, [pc, #432]	; (8006d20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d1ed      	bne.n	8006b54 <HAL_RCCEx_PeriphCLKConfig+0x490>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	f003 0301 	and.w	r3, r3, #1
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d021      	beq.n	8006bc8 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d11d      	bne.n	8006bc8 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006b8c:	4b64      	ldr	r3, [pc, #400]	; (8006d20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006b8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006b92:	0c1b      	lsrs	r3, r3, #16
 8006b94:	f003 0303 	and.w	r3, r3, #3
 8006b98:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006b9a:	4b61      	ldr	r3, [pc, #388]	; (8006d20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006b9c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006ba0:	0e1b      	lsrs	r3, r3, #24
 8006ba2:	f003 030f 	and.w	r3, r3, #15
 8006ba6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	685b      	ldr	r3, [r3, #4]
 8006bac:	019a      	lsls	r2, r3, #6
 8006bae:	693b      	ldr	r3, [r7, #16]
 8006bb0:	041b      	lsls	r3, r3, #16
 8006bb2:	431a      	orrs	r2, r3
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	061b      	lsls	r3, r3, #24
 8006bb8:	431a      	orrs	r2, r3
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	689b      	ldr	r3, [r3, #8]
 8006bbe:	071b      	lsls	r3, r3, #28
 8006bc0:	4957      	ldr	r1, [pc, #348]	; (8006d20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006bc2:	4313      	orrs	r3, r2
 8006bc4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d004      	beq.n	8006bde <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006bd8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006bdc:	d00a      	beq.n	8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d02e      	beq.n	8006c48 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006bf2:	d129      	bne.n	8006c48 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006bf4:	4b4a      	ldr	r3, [pc, #296]	; (8006d20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006bf6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006bfa:	0c1b      	lsrs	r3, r3, #16
 8006bfc:	f003 0303 	and.w	r3, r3, #3
 8006c00:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006c02:	4b47      	ldr	r3, [pc, #284]	; (8006d20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006c04:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006c08:	0f1b      	lsrs	r3, r3, #28
 8006c0a:	f003 0307 	and.w	r3, r3, #7
 8006c0e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	685b      	ldr	r3, [r3, #4]
 8006c14:	019a      	lsls	r2, r3, #6
 8006c16:	693b      	ldr	r3, [r7, #16]
 8006c18:	041b      	lsls	r3, r3, #16
 8006c1a:	431a      	orrs	r2, r3
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	68db      	ldr	r3, [r3, #12]
 8006c20:	061b      	lsls	r3, r3, #24
 8006c22:	431a      	orrs	r2, r3
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	071b      	lsls	r3, r3, #28
 8006c28:	493d      	ldr	r1, [pc, #244]	; (8006d20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006c2a:	4313      	orrs	r3, r2
 8006c2c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006c30:	4b3b      	ldr	r3, [pc, #236]	; (8006d20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006c32:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006c36:	f023 021f 	bic.w	r2, r3, #31
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c3e:	3b01      	subs	r3, #1
 8006c40:	4937      	ldr	r1, [pc, #220]	; (8006d20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006c42:	4313      	orrs	r3, r2
 8006c44:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d01d      	beq.n	8006c90 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006c54:	4b32      	ldr	r3, [pc, #200]	; (8006d20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006c56:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006c5a:	0e1b      	lsrs	r3, r3, #24
 8006c5c:	f003 030f 	and.w	r3, r3, #15
 8006c60:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006c62:	4b2f      	ldr	r3, [pc, #188]	; (8006d20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006c64:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006c68:	0f1b      	lsrs	r3, r3, #28
 8006c6a:	f003 0307 	and.w	r3, r3, #7
 8006c6e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	685b      	ldr	r3, [r3, #4]
 8006c74:	019a      	lsls	r2, r3, #6
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	691b      	ldr	r3, [r3, #16]
 8006c7a:	041b      	lsls	r3, r3, #16
 8006c7c:	431a      	orrs	r2, r3
 8006c7e:	693b      	ldr	r3, [r7, #16]
 8006c80:	061b      	lsls	r3, r3, #24
 8006c82:	431a      	orrs	r2, r3
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	071b      	lsls	r3, r3, #28
 8006c88:	4925      	ldr	r1, [pc, #148]	; (8006d20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006c8a:	4313      	orrs	r3, r2
 8006c8c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d011      	beq.n	8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	685b      	ldr	r3, [r3, #4]
 8006ca0:	019a      	lsls	r2, r3, #6
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	691b      	ldr	r3, [r3, #16]
 8006ca6:	041b      	lsls	r3, r3, #16
 8006ca8:	431a      	orrs	r2, r3
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	68db      	ldr	r3, [r3, #12]
 8006cae:	061b      	lsls	r3, r3, #24
 8006cb0:	431a      	orrs	r2, r3
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	689b      	ldr	r3, [r3, #8]
 8006cb6:	071b      	lsls	r3, r3, #28
 8006cb8:	4919      	ldr	r1, [pc, #100]	; (8006d20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006cba:	4313      	orrs	r3, r2
 8006cbc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006cc0:	4b17      	ldr	r3, [pc, #92]	; (8006d20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	4a16      	ldr	r2, [pc, #88]	; (8006d20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006cc6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006cca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006ccc:	f7fd fb7c 	bl	80043c8 <HAL_GetTick>
 8006cd0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006cd2:	e008      	b.n	8006ce6 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006cd4:	f7fd fb78 	bl	80043c8 <HAL_GetTick>
 8006cd8:	4602      	mov	r2, r0
 8006cda:	697b      	ldr	r3, [r7, #20]
 8006cdc:	1ad3      	subs	r3, r2, r3
 8006cde:	2b64      	cmp	r3, #100	; 0x64
 8006ce0:	d901      	bls.n	8006ce6 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006ce2:	2303      	movs	r3, #3
 8006ce4:	e0d7      	b.n	8006e96 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006ce6:	4b0e      	ldr	r3, [pc, #56]	; (8006d20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d0f0      	beq.n	8006cd4 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8006cf2:	69bb      	ldr	r3, [r7, #24]
 8006cf4:	2b01      	cmp	r3, #1
 8006cf6:	f040 80cd 	bne.w	8006e94 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006cfa:	4b09      	ldr	r3, [pc, #36]	; (8006d20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	4a08      	ldr	r2, [pc, #32]	; (8006d20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006d00:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006d04:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006d06:	f7fd fb5f 	bl	80043c8 <HAL_GetTick>
 8006d0a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006d0c:	e00a      	b.n	8006d24 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006d0e:	f7fd fb5b 	bl	80043c8 <HAL_GetTick>
 8006d12:	4602      	mov	r2, r0
 8006d14:	697b      	ldr	r3, [r7, #20]
 8006d16:	1ad3      	subs	r3, r2, r3
 8006d18:	2b64      	cmp	r3, #100	; 0x64
 8006d1a:	d903      	bls.n	8006d24 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006d1c:	2303      	movs	r3, #3
 8006d1e:	e0ba      	b.n	8006e96 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8006d20:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006d24:	4b5e      	ldr	r3, [pc, #376]	; (8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006d2c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006d30:	d0ed      	beq.n	8006d0e <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d003      	beq.n	8006d46 <HAL_RCCEx_PeriphCLKConfig+0x682>
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d009      	beq.n	8006d5a <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d02e      	beq.n	8006db0 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d12a      	bne.n	8006db0 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006d5a:	4b51      	ldr	r3, [pc, #324]	; (8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006d5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d60:	0c1b      	lsrs	r3, r3, #16
 8006d62:	f003 0303 	and.w	r3, r3, #3
 8006d66:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006d68:	4b4d      	ldr	r3, [pc, #308]	; (8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006d6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d6e:	0f1b      	lsrs	r3, r3, #28
 8006d70:	f003 0307 	and.w	r3, r3, #7
 8006d74:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	695b      	ldr	r3, [r3, #20]
 8006d7a:	019a      	lsls	r2, r3, #6
 8006d7c:	693b      	ldr	r3, [r7, #16]
 8006d7e:	041b      	lsls	r3, r3, #16
 8006d80:	431a      	orrs	r2, r3
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	699b      	ldr	r3, [r3, #24]
 8006d86:	061b      	lsls	r3, r3, #24
 8006d88:	431a      	orrs	r2, r3
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	071b      	lsls	r3, r3, #28
 8006d8e:	4944      	ldr	r1, [pc, #272]	; (8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006d90:	4313      	orrs	r3, r2
 8006d92:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006d96:	4b42      	ldr	r3, [pc, #264]	; (8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006d98:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006d9c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006da4:	3b01      	subs	r3, #1
 8006da6:	021b      	lsls	r3, r3, #8
 8006da8:	493d      	ldr	r1, [pc, #244]	; (8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006daa:	4313      	orrs	r3, r2
 8006dac:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d022      	beq.n	8006e02 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006dc0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006dc4:	d11d      	bne.n	8006e02 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006dc6:	4b36      	ldr	r3, [pc, #216]	; (8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006dc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006dcc:	0e1b      	lsrs	r3, r3, #24
 8006dce:	f003 030f 	and.w	r3, r3, #15
 8006dd2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006dd4:	4b32      	ldr	r3, [pc, #200]	; (8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006dd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006dda:	0f1b      	lsrs	r3, r3, #28
 8006ddc:	f003 0307 	and.w	r3, r3, #7
 8006de0:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	695b      	ldr	r3, [r3, #20]
 8006de6:	019a      	lsls	r2, r3, #6
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	6a1b      	ldr	r3, [r3, #32]
 8006dec:	041b      	lsls	r3, r3, #16
 8006dee:	431a      	orrs	r2, r3
 8006df0:	693b      	ldr	r3, [r7, #16]
 8006df2:	061b      	lsls	r3, r3, #24
 8006df4:	431a      	orrs	r2, r3
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	071b      	lsls	r3, r3, #28
 8006dfa:	4929      	ldr	r1, [pc, #164]	; (8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006dfc:	4313      	orrs	r3, r2
 8006dfe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	f003 0308 	and.w	r3, r3, #8
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d028      	beq.n	8006e60 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006e0e:	4b24      	ldr	r3, [pc, #144]	; (8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006e10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e14:	0e1b      	lsrs	r3, r3, #24
 8006e16:	f003 030f 	and.w	r3, r3, #15
 8006e1a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006e1c:	4b20      	ldr	r3, [pc, #128]	; (8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006e1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e22:	0c1b      	lsrs	r3, r3, #16
 8006e24:	f003 0303 	and.w	r3, r3, #3
 8006e28:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	695b      	ldr	r3, [r3, #20]
 8006e2e:	019a      	lsls	r2, r3, #6
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	041b      	lsls	r3, r3, #16
 8006e34:	431a      	orrs	r2, r3
 8006e36:	693b      	ldr	r3, [r7, #16]
 8006e38:	061b      	lsls	r3, r3, #24
 8006e3a:	431a      	orrs	r2, r3
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	69db      	ldr	r3, [r3, #28]
 8006e40:	071b      	lsls	r3, r3, #28
 8006e42:	4917      	ldr	r1, [pc, #92]	; (8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006e44:	4313      	orrs	r3, r2
 8006e46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006e4a:	4b15      	ldr	r3, [pc, #84]	; (8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006e4c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006e50:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e58:	4911      	ldr	r1, [pc, #68]	; (8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006e5a:	4313      	orrs	r3, r2
 8006e5c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006e60:	4b0f      	ldr	r3, [pc, #60]	; (8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	4a0e      	ldr	r2, [pc, #56]	; (8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006e66:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006e6a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006e6c:	f7fd faac 	bl	80043c8 <HAL_GetTick>
 8006e70:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006e72:	e008      	b.n	8006e86 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006e74:	f7fd faa8 	bl	80043c8 <HAL_GetTick>
 8006e78:	4602      	mov	r2, r0
 8006e7a:	697b      	ldr	r3, [r7, #20]
 8006e7c:	1ad3      	subs	r3, r2, r3
 8006e7e:	2b64      	cmp	r3, #100	; 0x64
 8006e80:	d901      	bls.n	8006e86 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006e82:	2303      	movs	r3, #3
 8006e84:	e007      	b.n	8006e96 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006e86:	4b06      	ldr	r3, [pc, #24]	; (8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006e8e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006e92:	d1ef      	bne.n	8006e74 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8006e94:	2300      	movs	r3, #0
}
 8006e96:	4618      	mov	r0, r3
 8006e98:	3720      	adds	r7, #32
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	bd80      	pop	{r7, pc}
 8006e9e:	bf00      	nop
 8006ea0:	40023800 	.word	0x40023800

08006ea4 <HAL_RCCEx_GetPeriphCLKConfig>:
  *         RCC configuration registers.
  * @param  PeriphClkInit pointer to the configured RCC_PeriphCLKInitTypeDef structure
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006ea4:	b480      	push	{r7}
 8006ea6:	b085      	sub	sp, #20
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	6078      	str	r0, [r7, #4]
  uint32_t tempreg = 0;
 8006eac:	2300      	movs	r3, #0
 8006eae:	60fb      	str	r3, [r7, #12]
                                        RCC_PERIPHCLK_USART6   | RCC_PERIPHCLK_UART7    |\
                                        RCC_PERIPHCLK_UART8    | RCC_PERIPHCLK_SDMMC1   |\
                                        RCC_PERIPHCLK_CLK48    | RCC_PERIPHCLK_SDMMC2   |\
                                        RCC_PERIPHCLK_DFSDM1   | RCC_PERIPHCLK_DFSDM1_AUDIO;
#else
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S      | RCC_PERIPHCLK_LPTIM1   |\
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	4a80      	ldr	r2, [pc, #512]	; (80070b4 <HAL_RCCEx_GetPeriphCLKConfig+0x210>)
 8006eb4:	601a      	str	r2, [r3, #0]
                                        RCC_PERIPHCLK_UART8    | RCC_PERIPHCLK_SDMMC1   |\
                                        RCC_PERIPHCLK_CLK48;
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /* Get the PLLI2S Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 8006eb6:	4b80      	ldr	r3, [pc, #512]	; (80070b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8006eb8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006ebc:	099b      	lsrs	r3, r3, #6
 8006ebe:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SP = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006ec6:	4b7c      	ldr	r3, [pc, #496]	; (80070b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8006ec8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006ecc:	0c1b      	lsrs	r3, r3, #16
 8006ece:	f003 0203 	and.w	r2, r3, #3
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	611a      	str	r2, [r3, #16]
  PeriphClkInit->PLLI2S.PLLI2SQ = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006ed6:	4b78      	ldr	r3, [pc, #480]	; (80070b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8006ed8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006edc:	0e1b      	lsrs	r3, r3, #24
 8006ede:	f003 020f 	and.w	r2, r3, #15
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	60da      	str	r2, [r3, #12]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006ee6:	4b74      	ldr	r3, [pc, #464]	; (80070b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8006ee8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006eec:	0f1b      	lsrs	r3, r3, #28
 8006eee:	f003 0207 	and.w	r2, r3, #7
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	609a      	str	r2, [r3, #8]

  /* Get the PLLSAI Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLLSAI.PLLSAIN = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> RCC_PLLSAICFGR_PLLSAIN_Pos);
 8006ef6:	4b70      	ldr	r3, [pc, #448]	; (80070b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8006ef8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006efc:	099b      	lsrs	r3, r3, #6
 8006efe:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	615a      	str	r2, [r3, #20]
  PeriphClkInit->PLLSAI.PLLSAIP = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006f06:	4b6c      	ldr	r3, [pc, #432]	; (80070b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8006f08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f0c:	0c1b      	lsrs	r3, r3, #16
 8006f0e:	f003 0203 	and.w	r2, r3, #3
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	621a      	str	r2, [r3, #32]
  PeriphClkInit->PLLSAI.PLLSAIQ = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006f16:	4b68      	ldr	r3, [pc, #416]	; (80070b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8006f18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f1c:	0e1b      	lsrs	r3, r3, #24
 8006f1e:	f003 020f 	and.w	r2, r3, #15
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	619a      	str	r2, [r3, #24]
  PeriphClkInit->PLLSAI.PLLSAIR = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006f26:	4b64      	ldr	r3, [pc, #400]	; (80070b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8006f28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f2c:	0f1b      	lsrs	r3, r3, #28
 8006f2e:	f003 0207 	and.w	r2, r3, #7
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	61da      	str	r2, [r3, #28]

  /* Get the PLLSAI/PLLI2S division factors -------------------------------------------*/
  PeriphClkInit->PLLI2SDivQ = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) >> RCC_DCKCFGR1_PLLI2SDIVQ_Pos);
 8006f36:	4b60      	ldr	r3, [pc, #384]	; (80070b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8006f38:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006f3c:	f003 021f 	and.w	r2, r3, #31
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	625a      	str	r2, [r3, #36]	; 0x24
  PeriphClkInit->PLLSAIDivQ = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> RCC_DCKCFGR1_PLLSAIDIVQ_Pos);
 8006f44:	4b5c      	ldr	r3, [pc, #368]	; (80070b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8006f46:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006f4a:	0a1b      	lsrs	r3, r3, #8
 8006f4c:	f003 021f 	and.w	r2, r3, #31
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	629a      	str	r2, [r3, #40]	; 0x28
  PeriphClkInit->PLLSAIDivR = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVR) >> RCC_DCKCFGR1_PLLSAIDIVR_Pos);
 8006f54:	4b58      	ldr	r3, [pc, #352]	; (80070b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8006f56:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006f5a:	0c1b      	lsrs	r3, r3, #16
 8006f5c:	f003 0203 	and.w	r2, r3, #3
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Get the SAI1 clock configuration ----------------------------------------------*/
  PeriphClkInit->Sai1ClockSelection = __HAL_RCC_GET_SAI1_SOURCE();
 8006f64:	4b54      	ldr	r3, [pc, #336]	; (80070b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8006f66:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006f6a:	f403 1240 	and.w	r2, r3, #3145728	; 0x300000
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Get the SAI2 clock configuration ----------------------------------------------*/
  PeriphClkInit->Sai2ClockSelection = __HAL_RCC_GET_SAI2_SOURCE();
 8006f72:	4b51      	ldr	r3, [pc, #324]	; (80070b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8006f74:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006f78:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Get the I2S clock configuration ------------------------------------------*/
  PeriphClkInit->I2sClockSelection = __HAL_RCC_GET_I2SCLKSOURCE();
 8006f80:	4b4d      	ldr	r3, [pc, #308]	; (80070b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8006f82:	689b      	ldr	r3, [r3, #8]
 8006f84:	f403 0200 	and.w	r2, r3, #8388608	; 0x800000
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Get the I2C1 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c1ClockSelection = __HAL_RCC_GET_I2C1_SOURCE();
 8006f8c:	4b4a      	ldr	r3, [pc, #296]	; (80070b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8006f8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f92:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	665a      	str	r2, [r3, #100]	; 0x64

  /* Get the I2C2 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c2ClockSelection = __HAL_RCC_GET_I2C2_SOURCE();
 8006f9a:	4b47      	ldr	r3, [pc, #284]	; (80070b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8006f9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006fa0:	f403 2240 	and.w	r2, r3, #786432	; 0xc0000
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	669a      	str	r2, [r3, #104]	; 0x68

  /* Get the I2C3 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c3ClockSelection = __HAL_RCC_GET_I2C3_SOURCE();
 8006fa8:	4b43      	ldr	r3, [pc, #268]	; (80070b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8006faa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006fae:	f403 1240 	and.w	r2, r3, #3145728	; 0x300000
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Get the I2C4 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c4ClockSelection = __HAL_RCC_GET_I2C4_SOURCE();
 8006fb6:	4b40      	ldr	r3, [pc, #256]	; (80070b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8006fb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006fbc:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	671a      	str	r2, [r3, #112]	; 0x70

  /* Get the USART1 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart1ClockSelection = __HAL_RCC_GET_USART1_SOURCE();
 8006fc4:	4b3c      	ldr	r3, [pc, #240]	; (80070b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8006fc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006fca:	f003 0203 	and.w	r2, r3, #3
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	645a      	str	r2, [r3, #68]	; 0x44

  /* Get the USART2 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart2ClockSelection = __HAL_RCC_GET_USART2_SOURCE();
 8006fd2:	4b39      	ldr	r3, [pc, #228]	; (80070b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8006fd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006fd8:	f003 020c 	and.w	r2, r3, #12
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	649a      	str	r2, [r3, #72]	; 0x48

  /* Get the USART3 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart3ClockSelection = __HAL_RCC_GET_USART3_SOURCE();
 8006fe0:	4b35      	ldr	r3, [pc, #212]	; (80070b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8006fe2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006fe6:	f003 0230 	and.w	r2, r3, #48	; 0x30
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get the UART4 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart4ClockSelection = __HAL_RCC_GET_UART4_SOURCE();
 8006fee:	4b32      	ldr	r3, [pc, #200]	; (80070b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8006ff0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ff4:	f003 02c0 	and.w	r2, r3, #192	; 0xc0
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	651a      	str	r2, [r3, #80]	; 0x50

  /* Get the UART5 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart5ClockSelection = __HAL_RCC_GET_UART5_SOURCE();
 8006ffc:	4b2e      	ldr	r3, [pc, #184]	; (80070b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8006ffe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007002:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	655a      	str	r2, [r3, #84]	; 0x54

  /* Get the USART6 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart6ClockSelection = __HAL_RCC_GET_USART6_SOURCE();
 800700a:	4b2b      	ldr	r3, [pc, #172]	; (80070b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800700c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007010:	f403 6240 	and.w	r2, r3, #3072	; 0xc00
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	659a      	str	r2, [r3, #88]	; 0x58

  /* Get the UART7 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart7ClockSelection = __HAL_RCC_GET_UART7_SOURCE();
 8007018:	4b27      	ldr	r3, [pc, #156]	; (80070b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800701a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800701e:	f403 5240 	and.w	r2, r3, #12288	; 0x3000
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Get the UART8 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart8ClockSelection = __HAL_RCC_GET_UART8_SOURCE();
 8007026:	4b24      	ldr	r3, [pc, #144]	; (80070b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007028:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800702c:	f403 4240 	and.w	r2, r3, #49152	; 0xc000
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	661a      	str	r2, [r3, #96]	; 0x60

  /* Get the LPTIM1 clock configuration ------------------------------------------*/
  PeriphClkInit->Lptim1ClockSelection = __HAL_RCC_GET_LPTIM1_SOURCE();
 8007034:	4b20      	ldr	r3, [pc, #128]	; (80070b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007036:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800703a:	f003 7240 	and.w	r2, r3, #50331648	; 0x3000000
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	675a      	str	r2, [r3, #116]	; 0x74

  /* Get the CEC clock configuration -----------------------------------------------*/
  PeriphClkInit->CecClockSelection = __HAL_RCC_GET_CEC_SOURCE();
 8007042:	4b1d      	ldr	r3, [pc, #116]	; (80070b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007044:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007048:	f003 6280 	and.w	r2, r3, #67108864	; 0x4000000
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	679a      	str	r2, [r3, #120]	; 0x78

  /* Get the CK48 clock configuration -----------------------------------------------*/
  PeriphClkInit->Clk48ClockSelection = __HAL_RCC_GET_CLK48_SOURCE();
 8007050:	4b19      	ldr	r3, [pc, #100]	; (80070b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007052:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007056:	f003 6200 	and.w	r2, r3, #134217728	; 0x8000000
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Get the SDMMC1 clock configuration -----------------------------------------------*/
  PeriphClkInit->Sdmmc1ClockSelection = __HAL_RCC_GET_SDMMC1_SOURCE();
 800705e:	4b16      	ldr	r3, [pc, #88]	; (80070b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007060:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007064:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  /* Get the DFSDM AUDIO clock configuration -----------------------------------------------*/
  PeriphClkInit->Dfsdm1AudioClockSelection = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /* Get the RTC Clock configuration -----------------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 800706e:	4b12      	ldr	r3, [pc, #72]	; (80070b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 8007070:	689b      	ldr	r3, [r3, #8]
 8007072:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 8007076:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 8007078:	4b0f      	ldr	r3, [pc, #60]	; (80070b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800707a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800707c:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	431a      	orrs	r2, r3
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	631a      	str	r2, [r3, #48]	; 0x30

  /* Get the TIM Prescaler configuration --------------------------------------------*/
  if ((RCC->DCKCFGR1 & RCC_DCKCFGR1_TIMPRE) == RESET)
 8007088:	4b0b      	ldr	r3, [pc, #44]	; (80070b8 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800708a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800708e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007092:	2b00      	cmp	r3, #0
 8007094:	d103      	bne.n	800709e <HAL_RCCEx_GetPeriphCLKConfig+0x1fa>
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	2200      	movs	r2, #0
 800709a:	639a      	str	r2, [r3, #56]	; 0x38
  }
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
}
 800709c:	e003      	b.n	80070a6 <HAL_RCCEx_GetPeriphCLKConfig+0x202>
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80070a4:	639a      	str	r2, [r3, #56]	; 0x38
}
 80070a6:	bf00      	nop
 80070a8:	3714      	adds	r7, #20
 80070aa:	46bd      	mov	sp, r7
 80070ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b0:	4770      	bx	lr
 80070b2:	bf00      	nop
 80070b4:	00fffff1 	.word	0x00fffff1
 80070b8:	40023800 	.word	0x40023800

080070bc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_SAI1: SAI1 peripheral clock
  *            @arg RCC_PERIPHCLK_SAI2: SAI2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80070bc:	b480      	push	{r7}
 80070be:	b087      	sub	sp, #28
 80070c0:	af00      	add	r7, sp, #0
 80070c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80070c4:	2300      	movs	r3, #0
 80070c6:	60fb      	str	r3, [r7, #12]
  /* This variable is used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0;
 80070c8:	2300      	movs	r3, #0
 80070ca:	617b      	str	r3, [r7, #20]
  /* This variable is used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0;
 80070cc:	2300      	movs	r3, #0
 80070ce:	613b      	str	r3, [r7, #16]
  /* This variable is used to store the SAI clock source */
  uint32_t saiclocksource = 0;
 80070d0:	2300      	movs	r3, #0
 80070d2:	60bb      	str	r3, [r7, #8]

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80070da:	f040 808c 	bne.w	80071f6 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
  {
    saiclocksource = RCC->DCKCFGR1;
 80070de:	4b95      	ldr	r3, [pc, #596]	; (8007334 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 80070e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80070e4:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI1SEL;
 80070e6:	68bb      	ldr	r3, [r7, #8]
 80070e8:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80070ec:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 80070ee:	68bb      	ldr	r3, [r7, #8]
 80070f0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80070f4:	d07c      	beq.n	80071f0 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 80070f6:	68bb      	ldr	r3, [r7, #8]
 80070f8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80070fc:	d87d      	bhi.n	80071fa <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 80070fe:	68bb      	ldr	r3, [r7, #8]
 8007100:	2b00      	cmp	r3, #0
 8007102:	d004      	beq.n	800710e <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 8007104:	68bb      	ldr	r3, [r7, #8]
 8007106:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800710a:	d039      	beq.n	8007180 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 800710c:	e075      	b.n	80071fa <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800710e:	4b89      	ldr	r3, [pc, #548]	; (8007334 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8007110:	685b      	ldr	r3, [r3, #4]
 8007112:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007116:	2b00      	cmp	r3, #0
 8007118:	d108      	bne.n	800712c <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800711a:	4b86      	ldr	r3, [pc, #536]	; (8007334 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800711c:	685b      	ldr	r3, [r3, #4]
 800711e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007122:	4a85      	ldr	r2, [pc, #532]	; (8007338 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 8007124:	fbb2 f3f3 	udiv	r3, r2, r3
 8007128:	613b      	str	r3, [r7, #16]
 800712a:	e007      	b.n	800713c <HAL_RCCEx_GetPeriphCLKFreq+0x80>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800712c:	4b81      	ldr	r3, [pc, #516]	; (8007334 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800712e:	685b      	ldr	r3, [r3, #4]
 8007130:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007134:	4a81      	ldr	r2, [pc, #516]	; (800733c <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8007136:	fbb2 f3f3 	udiv	r3, r2, r3
 800713a:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 800713c:	4b7d      	ldr	r3, [pc, #500]	; (8007334 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800713e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007142:	0e1b      	lsrs	r3, r3, #24
 8007144:	f003 030f 	and.w	r3, r3, #15
 8007148:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 800714a:	4b7a      	ldr	r3, [pc, #488]	; (8007334 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800714c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007150:	099b      	lsrs	r3, r3, #6
 8007152:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007156:	693a      	ldr	r2, [r7, #16]
 8007158:	fb02 f203 	mul.w	r2, r2, r3
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007162:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 8007164:	4b73      	ldr	r3, [pc, #460]	; (8007334 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8007166:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800716a:	0a1b      	lsrs	r3, r3, #8
 800716c:	f003 031f 	and.w	r3, r3, #31
 8007170:	3301      	adds	r3, #1
 8007172:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 8007174:	697a      	ldr	r2, [r7, #20]
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	fbb2 f3f3 	udiv	r3, r2, r3
 800717c:	617b      	str	r3, [r7, #20]
        break;
 800717e:	e03d      	b.n	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x140>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8007180:	4b6c      	ldr	r3, [pc, #432]	; (8007334 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8007182:	685b      	ldr	r3, [r3, #4]
 8007184:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007188:	2b00      	cmp	r3, #0
 800718a:	d108      	bne.n	800719e <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800718c:	4b69      	ldr	r3, [pc, #420]	; (8007334 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800718e:	685b      	ldr	r3, [r3, #4]
 8007190:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007194:	4a68      	ldr	r2, [pc, #416]	; (8007338 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 8007196:	fbb2 f3f3 	udiv	r3, r2, r3
 800719a:	613b      	str	r3, [r7, #16]
 800719c:	e007      	b.n	80071ae <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800719e:	4b65      	ldr	r3, [pc, #404]	; (8007334 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 80071a0:	685b      	ldr	r3, [r3, #4]
 80071a2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80071a6:	4a65      	ldr	r2, [pc, #404]	; (800733c <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 80071a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80071ac:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 80071ae:	4b61      	ldr	r3, [pc, #388]	; (8007334 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 80071b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80071b4:	0e1b      	lsrs	r3, r3, #24
 80071b6:	f003 030f 	and.w	r3, r3, #15
 80071ba:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 80071bc:	4b5d      	ldr	r3, [pc, #372]	; (8007334 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 80071be:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80071c2:	099b      	lsrs	r3, r3, #6
 80071c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80071c8:	693a      	ldr	r2, [r7, #16]
 80071ca:	fb02 f203 	mul.w	r2, r2, r3
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80071d4:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 80071d6:	4b57      	ldr	r3, [pc, #348]	; (8007334 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 80071d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80071dc:	f003 031f 	and.w	r3, r3, #31
 80071e0:	3301      	adds	r3, #1
 80071e2:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 80071e4:	697a      	ldr	r2, [r7, #20]
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80071ec:	617b      	str	r3, [r7, #20]
        break;
 80071ee:	e005      	b.n	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x140>
        frequency = EXTERNAL_CLOCK_VALUE;
 80071f0:	4b53      	ldr	r3, [pc, #332]	; (8007340 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80071f2:	617b      	str	r3, [r7, #20]
        break;
 80071f4:	e002      	b.n	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      }
    }
  }
 80071f6:	bf00      	nop
 80071f8:	e000      	b.n	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x140>
        break;
 80071fa:	bf00      	nop

  if (PeriphClk == RCC_PERIPHCLK_SAI2)
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007202:	f040 808c 	bne.w	800731e <HAL_RCCEx_GetPeriphCLKFreq+0x262>
  {
    saiclocksource = RCC->DCKCFGR1;
 8007206:	4b4b      	ldr	r3, [pc, #300]	; (8007334 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8007208:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800720c:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI2SEL;
 800720e:	68bb      	ldr	r3, [r7, #8]
 8007210:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8007214:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 8007216:	68bb      	ldr	r3, [r7, #8]
 8007218:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800721c:	d07c      	beq.n	8007318 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
 800721e:	68bb      	ldr	r3, [r7, #8]
 8007220:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007224:	d87d      	bhi.n	8007322 <HAL_RCCEx_GetPeriphCLKFreq+0x266>
 8007226:	68bb      	ldr	r3, [r7, #8]
 8007228:	2b00      	cmp	r3, #0
 800722a:	d004      	beq.n	8007236 <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
 800722c:	68bb      	ldr	r3, [r7, #8]
 800722e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007232:	d039      	beq.n	80072a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 8007234:	e075      	b.n	8007322 <HAL_RCCEx_GetPeriphCLKFreq+0x266>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8007236:	4b3f      	ldr	r3, [pc, #252]	; (8007334 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8007238:	685b      	ldr	r3, [r3, #4]
 800723a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800723e:	2b00      	cmp	r3, #0
 8007240:	d108      	bne.n	8007254 <HAL_RCCEx_GetPeriphCLKFreq+0x198>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8007242:	4b3c      	ldr	r3, [pc, #240]	; (8007334 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8007244:	685b      	ldr	r3, [r3, #4]
 8007246:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800724a:	4a3b      	ldr	r2, [pc, #236]	; (8007338 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800724c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007250:	613b      	str	r3, [r7, #16]
 8007252:	e007      	b.n	8007264 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8007254:	4b37      	ldr	r3, [pc, #220]	; (8007334 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8007256:	685b      	ldr	r3, [r3, #4]
 8007258:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800725c:	4a37      	ldr	r2, [pc, #220]	; (800733c <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 800725e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007262:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 8007264:	4b33      	ldr	r3, [pc, #204]	; (8007334 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8007266:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800726a:	0e1b      	lsrs	r3, r3, #24
 800726c:	f003 030f 	and.w	r3, r3, #15
 8007270:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 8007272:	4b30      	ldr	r3, [pc, #192]	; (8007334 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8007274:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007278:	099b      	lsrs	r3, r3, #6
 800727a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800727e:	693a      	ldr	r2, [r7, #16]
 8007280:	fb02 f203 	mul.w	r2, r2, r3
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	fbb2 f3f3 	udiv	r3, r2, r3
 800728a:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 800728c:	4b29      	ldr	r3, [pc, #164]	; (8007334 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800728e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007292:	0a1b      	lsrs	r3, r3, #8
 8007294:	f003 031f 	and.w	r3, r3, #31
 8007298:	3301      	adds	r3, #1
 800729a:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800729c:	697a      	ldr	r2, [r7, #20]
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80072a4:	617b      	str	r3, [r7, #20]
        break;
 80072a6:	e03d      	b.n	8007324 <HAL_RCCEx_GetPeriphCLKFreq+0x268>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 80072a8:	4b22      	ldr	r3, [pc, #136]	; (8007334 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 80072aa:	685b      	ldr	r3, [r3, #4]
 80072ac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d108      	bne.n	80072c6 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80072b4:	4b1f      	ldr	r3, [pc, #124]	; (8007334 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 80072b6:	685b      	ldr	r3, [r3, #4]
 80072b8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80072bc:	4a1e      	ldr	r2, [pc, #120]	; (8007338 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 80072be:	fbb2 f3f3 	udiv	r3, r2, r3
 80072c2:	613b      	str	r3, [r7, #16]
 80072c4:	e007      	b.n	80072d6 <HAL_RCCEx_GetPeriphCLKFreq+0x21a>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 80072c6:	4b1b      	ldr	r3, [pc, #108]	; (8007334 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 80072c8:	685b      	ldr	r3, [r3, #4]
 80072ca:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80072ce:	4a1b      	ldr	r2, [pc, #108]	; (800733c <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 80072d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80072d4:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 80072d6:	4b17      	ldr	r3, [pc, #92]	; (8007334 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 80072d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80072dc:	0e1b      	lsrs	r3, r3, #24
 80072de:	f003 030f 	and.w	r3, r3, #15
 80072e2:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 80072e4:	4b13      	ldr	r3, [pc, #76]	; (8007334 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 80072e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80072ea:	099b      	lsrs	r3, r3, #6
 80072ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80072f0:	693a      	ldr	r2, [r7, #16]
 80072f2:	fb02 f203 	mul.w	r2, r2, r3
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80072fc:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 80072fe:	4b0d      	ldr	r3, [pc, #52]	; (8007334 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8007300:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007304:	f003 031f 	and.w	r3, r3, #31
 8007308:	3301      	adds	r3, #1
 800730a:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800730c:	697a      	ldr	r2, [r7, #20]
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	fbb2 f3f3 	udiv	r3, r2, r3
 8007314:	617b      	str	r3, [r7, #20]
        break;
 8007316:	e005      	b.n	8007324 <HAL_RCCEx_GetPeriphCLKFreq+0x268>
        frequency = EXTERNAL_CLOCK_VALUE;
 8007318:	4b09      	ldr	r3, [pc, #36]	; (8007340 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 800731a:	617b      	str	r3, [r7, #20]
        break;
 800731c:	e002      	b.n	8007324 <HAL_RCCEx_GetPeriphCLKFreq+0x268>
      }
    }
  }
 800731e:	bf00      	nop
 8007320:	e000      	b.n	8007324 <HAL_RCCEx_GetPeriphCLKFreq+0x268>
        break;
 8007322:	bf00      	nop

  return frequency;
 8007324:	697b      	ldr	r3, [r7, #20]
}
 8007326:	4618      	mov	r0, r3
 8007328:	371c      	adds	r7, #28
 800732a:	46bd      	mov	sp, r7
 800732c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007330:	4770      	bx	lr
 8007332:	bf00      	nop
 8007334:	40023800 	.word	0x40023800
 8007338:	00f42400 	.word	0x00f42400
 800733c:	017d7840 	.word	0x017d7840
 8007340:	00bb8000 	.word	0x00bb8000

08007344 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8007344:	b580      	push	{r7, lr}
 8007346:	b088      	sub	sp, #32
 8007348:	af00      	add	r7, sp, #0
 800734a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0;
 800734c:	2300      	movs	r3, #0
 800734e:	61fb      	str	r3, [r7, #28]
  uint32_t ckstr_bits = 0;
 8007350:	2300      	movs	r3, #0
 8007352:	61bb      	str	r3, [r7, #24]
  uint32_t syncen_bits = 0;
 8007354:	2300      	movs	r3, #0
 8007356:	617b      	str	r3, [r7, #20]

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2b00      	cmp	r3, #0
 800735c:	d101      	bne.n	8007362 <HAL_SAI_Init+0x1e>
  {
    return HAL_ERROR;
 800735e:	2301      	movs	r3, #1
 8007360:	e156      	b.n	8007610 <HAL_SAI_Init+0x2cc>
  assert_param(IS_SAI_BLOCK_FIRSTBIT_OFFSET(hsai->SlotInit.FirstBitOffset));
  assert_param(IS_SAI_BLOCK_SLOT_SIZE(hsai->SlotInit.SlotSize));
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  if (hsai->State == HAL_SAI_STATE_RESET)
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8007368:	b2db      	uxtb	r3, r3
 800736a:	2b00      	cmp	r3, #0
 800736c:	d106      	bne.n	800737c <HAL_SAI_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	2200      	movs	r2, #0
 8007372:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8007376:	6878      	ldr	r0, [r7, #4]
 8007378:	f000 f997 	bl	80076aa <HAL_SAI_MspInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2202      	movs	r2, #2
 8007380:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 8007384:	6878      	ldr	r0, [r7, #4]
 8007386:	f000 fae9 	bl	800795c <SAI_Disable>

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	68db      	ldr	r3, [r3, #12]
 800738e:	2b02      	cmp	r3, #2
 8007390:	d00c      	beq.n	80073ac <HAL_SAI_Init+0x68>
 8007392:	2b02      	cmp	r3, #2
 8007394:	d80d      	bhi.n	80073b2 <HAL_SAI_Init+0x6e>
 8007396:	2b00      	cmp	r3, #0
 8007398:	d002      	beq.n	80073a0 <HAL_SAI_Init+0x5c>
 800739a:	2b01      	cmp	r3, #1
 800739c:	d003      	beq.n	80073a6 <HAL_SAI_Init+0x62>
      break;
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
      break;
    default:
      break;
 800739e:	e008      	b.n	80073b2 <HAL_SAI_Init+0x6e>
      tmpregisterGCR = 0;
 80073a0:	2300      	movs	r3, #0
 80073a2:	61fb      	str	r3, [r7, #28]
      break;
 80073a4:	e006      	b.n	80073b4 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 80073a6:	2310      	movs	r3, #16
 80073a8:	61fb      	str	r3, [r7, #28]
      break;
 80073aa:	e003      	b.n	80073b4 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 80073ac:	2320      	movs	r3, #32
 80073ae:	61fb      	str	r3, [r7, #28]
      break;
 80073b0:	e000      	b.n	80073b4 <HAL_SAI_Init+0x70>
      break;
 80073b2:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	689b      	ldr	r3, [r3, #8]
 80073b8:	2b03      	cmp	r3, #3
 80073ba:	d81e      	bhi.n	80073fa <HAL_SAI_Init+0xb6>
 80073bc:	a201      	add	r2, pc, #4	; (adr r2, 80073c4 <HAL_SAI_Init+0x80>)
 80073be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073c2:	bf00      	nop
 80073c4:	080073d5 	.word	0x080073d5
 80073c8:	080073db 	.word	0x080073db
 80073cc:	080073e3 	.word	0x080073e3
 80073d0:	080073eb 	.word	0x080073eb
  {
    case SAI_ASYNCHRONOUS :
    {
      syncen_bits = 0;
 80073d4:	2300      	movs	r3, #0
 80073d6:	617b      	str	r3, [r7, #20]
    }
    break;
 80073d8:	e010      	b.n	80073fc <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
    {
      syncen_bits = SAI_xCR1_SYNCEN_0;
 80073da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80073de:	617b      	str	r3, [r7, #20]
    }
    break;
 80073e0:	e00c      	b.n	80073fc <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80073e2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80073e6:	617b      	str	r3, [r7, #20]
    }
    break;
 80073e8:	e008      	b.n	80073fc <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80073ea:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80073ee:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 80073f0:	69fb      	ldr	r3, [r7, #28]
 80073f2:	f043 0301 	orr.w	r3, r3, #1
 80073f6:	61fb      	str	r3, [r7, #28]
    }
    break;
 80073f8:	e000      	b.n	80073fc <HAL_SAI_Init+0xb8>
    default:
      break;
 80073fa:	bf00      	nop
  }

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	4a85      	ldr	r2, [pc, #532]	; (8007618 <HAL_SAI_Init+0x2d4>)
 8007402:	4293      	cmp	r3, r2
 8007404:	d004      	beq.n	8007410 <HAL_SAI_Init+0xcc>
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	4a84      	ldr	r2, [pc, #528]	; (800761c <HAL_SAI_Init+0x2d8>)
 800740c:	4293      	cmp	r3, r2
 800740e:	d103      	bne.n	8007418 <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 8007410:	4a83      	ldr	r2, [pc, #524]	; (8007620 <HAL_SAI_Init+0x2dc>)
 8007412:	69fb      	ldr	r3, [r7, #28]
 8007414:	6013      	str	r3, [r2, #0]
 8007416:	e002      	b.n	800741e <HAL_SAI_Init+0xda>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8007418:	4a82      	ldr	r2, [pc, #520]	; (8007624 <HAL_SAI_Init+0x2e0>)
 800741a:	69fb      	ldr	r3, [r7, #28]
 800741c:	6013      	str	r3, [r2, #0]
  }

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	69db      	ldr	r3, [r3, #28]
 8007422:	2b00      	cmp	r3, #0
 8007424:	d04c      	beq.n	80074c0 <HAL_SAI_Init+0x17c>
  {
    uint32_t freq = 0;
 8007426:	2300      	movs	r3, #0
 8007428:	613b      	str	r3, [r7, #16]
    uint32_t tmpval;

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	4a7a      	ldr	r2, [pc, #488]	; (8007618 <HAL_SAI_Init+0x2d4>)
 8007430:	4293      	cmp	r3, r2
 8007432:	d004      	beq.n	800743e <HAL_SAI_Init+0xfa>
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	4a78      	ldr	r2, [pc, #480]	; (800761c <HAL_SAI_Init+0x2d8>)
 800743a:	4293      	cmp	r3, r2
 800743c:	d104      	bne.n	8007448 <HAL_SAI_Init+0x104>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800743e:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8007442:	f7ff fe3b 	bl	80070bc <HAL_RCCEx_GetPeriphCLKFreq>
 8007446:	6138      	str	r0, [r7, #16]
    }
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	4a76      	ldr	r2, [pc, #472]	; (8007628 <HAL_SAI_Init+0x2e4>)
 800744e:	4293      	cmp	r3, r2
 8007450:	d004      	beq.n	800745c <HAL_SAI_Init+0x118>
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	4a75      	ldr	r2, [pc, #468]	; (800762c <HAL_SAI_Init+0x2e8>)
 8007458:	4293      	cmp	r3, r2
 800745a:	d104      	bne.n	8007466 <HAL_SAI_Init+0x122>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800745c:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8007460:	f7ff fe2c 	bl	80070bc <HAL_RCCEx_GetPeriphCLKFreq>
 8007464:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10) / (hsai->Init.AudioFrequency * 2 * 256);
 8007466:	693a      	ldr	r2, [r7, #16]
 8007468:	4613      	mov	r3, r2
 800746a:	009b      	lsls	r3, r3, #2
 800746c:	4413      	add	r3, r2
 800746e:	005b      	lsls	r3, r3, #1
 8007470:	461a      	mov	r2, r3
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	69db      	ldr	r3, [r3, #28]
 8007476:	025b      	lsls	r3, r3, #9
 8007478:	fbb2 f3f3 	udiv	r3, r2, r3
 800747c:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10;
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	4a6b      	ldr	r2, [pc, #428]	; (8007630 <HAL_SAI_Init+0x2ec>)
 8007482:	fba2 2303 	umull	r2, r3, r2, r3
 8007486:	08da      	lsrs	r2, r3, #3
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10) > 8)
 800748c:	68f9      	ldr	r1, [r7, #12]
 800748e:	4b68      	ldr	r3, [pc, #416]	; (8007630 <HAL_SAI_Init+0x2ec>)
 8007490:	fba3 2301 	umull	r2, r3, r3, r1
 8007494:	08da      	lsrs	r2, r3, #3
 8007496:	4613      	mov	r3, r2
 8007498:	009b      	lsls	r3, r3, #2
 800749a:	4413      	add	r3, r2
 800749c:	005b      	lsls	r3, r3, #1
 800749e:	1aca      	subs	r2, r1, r3
 80074a0:	2a08      	cmp	r2, #8
 80074a2:	d904      	bls.n	80074ae <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv += 1;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	6a1b      	ldr	r3, [r3, #32]
 80074a8:	1c5a      	adds	r2, r3, #1
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	621a      	str	r2, [r3, #32]
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074b2:	2b04      	cmp	r3, #4
 80074b4:	d104      	bne.n	80074c0 <HAL_SAI_Init+0x17c>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	6a1b      	ldr	r3, [r3, #32]
 80074ba:	085a      	lsrs	r2, r3, #1
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	685b      	ldr	r3, [r3, #4]
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d003      	beq.n	80074d0 <HAL_SAI_Init+0x18c>
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	685b      	ldr	r3, [r3, #4]
 80074cc:	2b02      	cmp	r3, #2
 80074ce:	d109      	bne.n	80074e4 <HAL_SAI_Init+0x1a0>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0 : SAI_xCR1_CKSTR;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80074d4:	2b01      	cmp	r3, #1
 80074d6:	d101      	bne.n	80074dc <HAL_SAI_Init+0x198>
 80074d8:	2300      	movs	r3, #0
 80074da:	e001      	b.n	80074e0 <HAL_SAI_Init+0x19c>
 80074dc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80074e0:	61bb      	str	r3, [r7, #24]
 80074e2:	e008      	b.n	80074f6 <HAL_SAI_Init+0x1b2>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80074e8:	2b01      	cmp	r3, #1
 80074ea:	d102      	bne.n	80074f2 <HAL_SAI_Init+0x1ae>
 80074ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80074f0:	e000      	b.n	80074f4 <HAL_SAI_Init+0x1b0>
 80074f2:	2300      	movs	r3, #0
 80074f4:	61bb      	str	r3, [r7, #24]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	6819      	ldr	r1, [r3, #0]
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681a      	ldr	r2, [r3, #0]
 8007500:	4b4c      	ldr	r3, [pc, #304]	; (8007634 <HAL_SAI_Init+0x2f0>)
 8007502:	400b      	ands	r3, r1
 8007504:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	6819      	ldr	r1, [r3, #0]
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	685a      	ldr	r2, [r3, #4]
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007514:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800751a:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007520:	431a      	orrs	r2, r3
 8007522:	69bb      	ldr	r3, [r7, #24]
 8007524:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                               \
 8007526:	697b      	ldr	r3, [r7, #20]
 8007528:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                          ckstr_bits | syncen_bits |                               \
 800752e:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	691b      	ldr	r3, [r3, #16]
 8007534:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800753a:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	6a1b      	ldr	r3, [r3, #32]
 8007540:	051b      	lsls	r3, r3, #20
 8007542:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	430a      	orrs	r2, r1
 800754a:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	6859      	ldr	r1, [r3, #4]
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681a      	ldr	r2, [r3, #0]
 8007556:	4b38      	ldr	r3, [pc, #224]	; (8007638 <HAL_SAI_Init+0x2f4>)
 8007558:	400b      	ands	r3, r1
 800755a:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	6859      	ldr	r1, [r3, #4]
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	699a      	ldr	r2, [r3, #24]
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800756a:	431a      	orrs	r2, r3
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007570:	431a      	orrs	r2, r3
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	430a      	orrs	r2, r1
 8007578:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	6899      	ldr	r1, [r3, #8]
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681a      	ldr	r2, [r3, #0]
 8007584:	4b2d      	ldr	r3, [pc, #180]	; (800763c <HAL_SAI_Init+0x2f8>)
 8007586:	400b      	ands	r3, r1
 8007588:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	6899      	ldr	r1, [r3, #8]
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007594:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800759a:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                           hsai->FrameInit.FSOffset |
 80075a0:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
                           hsai->FrameInit.FSDefinition |
 80075a6:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1) << 8));
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80075ac:	3b01      	subs	r3, #1
 80075ae:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 80075b0:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	430a      	orrs	r2, r1
 80075b8:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |            \
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	68d9      	ldr	r1, [r3, #12]
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681a      	ldr	r2, [r3, #0]
 80075c4:	f24f 0320 	movw	r3, #61472	; 0xf020
 80075c8:	400b      	ands	r3, r1
 80075ca:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	68d9      	ldr	r1, [r3, #12]
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80075da:	431a      	orrs	r2, r3
                            | (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1) <<  8);
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80075e0:	041b      	lsls	r3, r3, #16
 80075e2:	431a      	orrs	r2, r3
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80075e8:	3b01      	subs	r3, #1
 80075ea:	021b      	lsls	r3, r3, #8
 80075ec:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	430a      	orrs	r2, r1
 80075f4:	60da      	str	r2, [r3, #12]

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	2200      	movs	r2, #0
 80075fa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	2201      	movs	r2, #1
 8007602:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	2200      	movs	r2, #0
 800760a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800760e:	2300      	movs	r3, #0
}
 8007610:	4618      	mov	r0, r3
 8007612:	3720      	adds	r7, #32
 8007614:	46bd      	mov	sp, r7
 8007616:	bd80      	pop	{r7, pc}
 8007618:	40015804 	.word	0x40015804
 800761c:	40015824 	.word	0x40015824
 8007620:	40015800 	.word	0x40015800
 8007624:	40015c00 	.word	0x40015c00
 8007628:	40015c04 	.word	0x40015c04
 800762c:	40015c24 	.word	0x40015c24
 8007630:	cccccccd 	.word	0xcccccccd
 8007634:	ff05c010 	.word	0xff05c010
 8007638:	ffff1ff0 	.word	0xffff1ff0
 800763c:	fff88000 	.word	0xfff88000

08007640 <HAL_SAI_DeInit>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_DeInit(SAI_HandleTypeDef *hsai)
{
 8007640:	b580      	push	{r7, lr}
 8007642:	b082      	sub	sp, #8
 8007644:	af00      	add	r7, sp, #0
 8007646:	6078      	str	r0, [r7, #4]
  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	2b00      	cmp	r3, #0
 800764c:	d101      	bne.n	8007652 <HAL_SAI_DeInit+0x12>
  {
    return HAL_ERROR;
 800764e:	2301      	movs	r3, #1
 8007650:	e027      	b.n	80076a2 <HAL_SAI_DeInit+0x62>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	2202      	movs	r2, #2
 8007656:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	2200      	movs	r2, #0
 8007660:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	f04f 32ff 	mov.w	r2, #4294967295
 800766a:	619a      	str	r2, [r3, #24]

  /* Disable the SAI */
  SAI_Disable(hsai);
 800766c:	6878      	ldr	r0, [r7, #4]
 800766e:	f000 f975 	bl	800795c <SAI_Disable>

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	685a      	ldr	r2, [r3, #4]
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	f042 0208 	orr.w	r2, r2, #8
 8007680:	605a      	str	r2, [r3, #4]
  {
    hsai->MspDeInitCallback = HAL_SAI_MspDeInit;
  }
  hsai->MspDeInitCallback(hsai);
#else
  HAL_SAI_MspDeInit(hsai);
 8007682:	6878      	ldr	r0, [r7, #4]
 8007684:	f000 f81b 	bl	80076be <HAL_SAI_MspDeInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	2200      	movs	r2, #0
 800768c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_RESET;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	2200      	movs	r2, #0
 8007694:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	2200      	movs	r2, #0
 800769c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 80076a0:	2300      	movs	r3, #0
}
 80076a2:	4618      	mov	r0, r3
 80076a4:	3708      	adds	r7, #8
 80076a6:	46bd      	mov	sp, r7
 80076a8:	bd80      	pop	{r7, pc}

080076aa <HAL_SAI_MspInit>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_MspInit(SAI_HandleTypeDef *hsai)
{
 80076aa:	b480      	push	{r7}
 80076ac:	b083      	sub	sp, #12
 80076ae:	af00      	add	r7, sp, #0
 80076b0:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_MspInit could be implemented in the user file
   */
}
 80076b2:	bf00      	nop
 80076b4:	370c      	adds	r7, #12
 80076b6:	46bd      	mov	sp, r7
 80076b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076bc:	4770      	bx	lr

080076be <HAL_SAI_MspDeInit>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_MspDeInit(SAI_HandleTypeDef *hsai)
{
 80076be:	b480      	push	{r7}
 80076c0:	b083      	sub	sp, #12
 80076c2:	af00      	add	r7, sp, #0
 80076c4:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_MspDeInit could be implemented in the user file
   */
}
 80076c6:	bf00      	nop
 80076c8:	370c      	adds	r7, #12
 80076ca:	46bd      	mov	sp, r7
 80076cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d0:	4770      	bx	lr

080076d2 <HAL_SAI_DMAStop>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_DMAStop(SAI_HandleTypeDef *hsai)
{
 80076d2:	b580      	push	{r7, lr}
 80076d4:	b084      	sub	sp, #16
 80076d6:	af00      	add	r7, sp, #0
 80076d8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80076da:	2300      	movs	r3, #0
 80076dc:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80076e4:	2b01      	cmp	r3, #1
 80076e6:	d101      	bne.n	80076ec <HAL_SAI_DMAStop+0x1a>
 80076e8:	2302      	movs	r3, #2
 80076ea:	e061      	b.n	80077b0 <HAL_SAI_DMAStop+0xde>
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2201      	movs	r2, #1
 80076f0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  /* Disable the SAI DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	681a      	ldr	r2, [r3, #0]
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8007702:	601a      	str	r2, [r3, #0]

  /* Abort the SAI Tx DMA Stream */
  if ((hsai->hdmatx != NULL) && (hsai->State == HAL_SAI_STATE_BUSY_TX))
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007708:	2b00      	cmp	r3, #0
 800770a:	d01c      	beq.n	8007746 <HAL_SAI_DMAStop+0x74>
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8007712:	b2db      	uxtb	r3, r3
 8007714:	2b12      	cmp	r3, #18
 8007716:	d116      	bne.n	8007746 <HAL_SAI_DMAStop+0x74>
  {
    if (HAL_DMA_Abort(hsai->hdmatx) != HAL_OK)
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800771c:	4618      	mov	r0, r3
 800771e:	f7fd f901 	bl	8004924 <HAL_DMA_Abort>
 8007722:	4603      	mov	r3, r0
 8007724:	2b00      	cmp	r3, #0
 8007726:	d00e      	beq.n	8007746 <HAL_SAI_DMAStop+0x74>
    {
      /* If the DMA Tx errorCode is different from DMA No Transfer then return Error */
      if (hsai->hdmatx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800772c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800772e:	2b80      	cmp	r3, #128	; 0x80
 8007730:	d009      	beq.n	8007746 <HAL_SAI_DMAStop+0x74>
      {
        status = HAL_ERROR;
 8007732:	2301      	movs	r3, #1
 8007734:	73fb      	strb	r3, [r7, #15]
        hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800773c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
  }

  /* Abort the SAI Rx DMA Stream */
  if ((hsai->hdmarx != NULL) && (hsai->State == HAL_SAI_STATE_BUSY_RX))
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800774a:	2b00      	cmp	r3, #0
 800774c:	d01c      	beq.n	8007788 <HAL_SAI_DMAStop+0xb6>
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8007754:	b2db      	uxtb	r3, r3
 8007756:	2b22      	cmp	r3, #34	; 0x22
 8007758:	d116      	bne.n	8007788 <HAL_SAI_DMAStop+0xb6>
  {
    if (HAL_DMA_Abort(hsai->hdmarx) != HAL_OK)
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800775e:	4618      	mov	r0, r3
 8007760:	f7fd f8e0 	bl	8004924 <HAL_DMA_Abort>
 8007764:	4603      	mov	r3, r0
 8007766:	2b00      	cmp	r3, #0
 8007768:	d00e      	beq.n	8007788 <HAL_SAI_DMAStop+0xb6>
    {
      /* If the DMA Rx errorCode is different from DMA No Transfer then return Error */
      if (hsai->hdmarx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800776e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007770:	2b80      	cmp	r3, #128	; 0x80
 8007772:	d009      	beq.n	8007788 <HAL_SAI_DMAStop+0xb6>
      {
        status = HAL_ERROR;
 8007774:	2301      	movs	r3, #1
 8007776:	73fb      	strb	r3, [r7, #15]
        hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800777e:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
  }

  /* Disable SAI peripheral */
  SAI_Disable(hsai);
 8007788:	6878      	ldr	r0, [r7, #4]
 800778a:	f000 f8e7 	bl	800795c <SAI_Disable>

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	685a      	ldr	r2, [r3, #4]
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	f042 0208 	orr.w	r2, r2, #8
 800779c:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	2201      	movs	r2, #1
 80077a2:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	2200      	movs	r2, #0
 80077aa:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return status;
 80077ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80077b0:	4618      	mov	r0, r3
 80077b2:	3710      	adds	r7, #16
 80077b4:	46bd      	mov	sp, r7
 80077b6:	bd80      	pop	{r7, pc}

080077b8 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 80077b8:	b580      	push	{r7, lr}
 80077ba:	b084      	sub	sp, #16
 80077bc:	af00      	add	r7, sp, #0
 80077be:	60f8      	str	r0, [r7, #12]
 80077c0:	60b9      	str	r1, [r7, #8]
 80077c2:	4613      	mov	r3, r2
 80077c4:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0))
 80077c6:	68bb      	ldr	r3, [r7, #8]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d002      	beq.n	80077d2 <HAL_SAI_Receive_DMA+0x1a>
 80077cc:	88fb      	ldrh	r3, [r7, #6]
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d101      	bne.n	80077d6 <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 80077d2:	2301      	movs	r3, #1
 80077d4:	e074      	b.n	80078c0 <HAL_SAI_Receive_DMA+0x108>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 80077dc:	b2db      	uxtb	r3, r3
 80077de:	2b01      	cmp	r3, #1
 80077e0:	d16d      	bne.n	80078be <HAL_SAI_Receive_DMA+0x106>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80077e8:	2b01      	cmp	r3, #1
 80077ea:	d101      	bne.n	80077f0 <HAL_SAI_Receive_DMA+0x38>
 80077ec:	2302      	movs	r3, #2
 80077ee:	e067      	b.n	80078c0 <HAL_SAI_Receive_DMA+0x108>
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	2201      	movs	r2, #1
 80077f4:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    hsai->pBuffPtr = pData;
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	68ba      	ldr	r2, [r7, #8]
 80077fc:	665a      	str	r2, [r3, #100]	; 0x64
    hsai->XferSize = Size;
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	88fa      	ldrh	r2, [r7, #6]
 8007802:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    hsai->XferCount = Size;
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	88fa      	ldrh	r2, [r7, #6]
 800780a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	2200      	movs	r2, #0
 8007812:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	2222      	movs	r2, #34	; 0x22
 800781a:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007822:	4a29      	ldr	r2, [pc, #164]	; (80078c8 <HAL_SAI_Receive_DMA+0x110>)
 8007824:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800782a:	4a28      	ldr	r2, [pc, #160]	; (80078cc <HAL_SAI_Receive_DMA+0x114>)
 800782c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007832:	4a27      	ldr	r2, [pc, #156]	; (80078d0 <HAL_SAI_Receive_DMA+0x118>)
 8007834:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800783a:	2200      	movs	r2, #0
 800783c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	6f18      	ldr	r0, [r3, #112]	; 0x70
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	331c      	adds	r3, #28
 8007848:	4619      	mov	r1, r3
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800784e:	461a      	mov	r2, r3
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8007856:	f7fd f805 	bl	8004864 <HAL_DMA_Start_IT>
 800785a:	4603      	mov	r3, r0
 800785c:	2b00      	cmp	r3, #0
 800785e:	d005      	beq.n	800786c <HAL_SAI_Receive_DMA+0xb4>
    {
      __HAL_UNLOCK(hsai);
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	2200      	movs	r2, #0
 8007864:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
      return  HAL_ERROR;
 8007868:	2301      	movs	r3, #1
 800786a:	e029      	b.n	80078c0 <HAL_SAI_Receive_DMA+0x108>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800786c:	2100      	movs	r1, #0
 800786e:	68f8      	ldr	r0, [r7, #12]
 8007870:	f000 f83e 	bl	80078f0 <SAI_InterruptFlag>
 8007874:	4601      	mov	r1, r0
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	691a      	ldr	r2, [r3, #16]
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	430a      	orrs	r2, r1
 8007882:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	681a      	ldr	r2, [r3, #0]
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8007892:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == RESET)
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d107      	bne.n	80078b2 <HAL_SAI_Receive_DMA+0xfa>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	681a      	ldr	r2, [r3, #0]
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80078b0:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	2200      	movs	r2, #0
 80078b6:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80078ba:	2300      	movs	r3, #0
 80078bc:	e000      	b.n	80078c0 <HAL_SAI_Receive_DMA+0x108>
  }
  else
  {
    return HAL_BUSY;
 80078be:	2302      	movs	r3, #2
  }
}
 80078c0:	4618      	mov	r0, r3
 80078c2:	3710      	adds	r7, #16
 80078c4:	46bd      	mov	sp, r7
 80078c6:	bd80      	pop	{r7, pc}
 80078c8:	08007a2d 	.word	0x08007a2d
 80078cc:	080079cd 	.word	0x080079cd
 80078d0:	08007a49 	.word	0x08007a49

080078d4 <HAL_SAI_GetState>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL state
  */
HAL_SAI_StateTypeDef HAL_SAI_GetState(SAI_HandleTypeDef *hsai)
{
 80078d4:	b480      	push	{r7}
 80078d6:	b083      	sub	sp, #12
 80078d8:	af00      	add	r7, sp, #0
 80078da:	6078      	str	r0, [r7, #4]
  return hsai->State;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 80078e2:	b2db      	uxtb	r3, r3
}
 80078e4:	4618      	mov	r0, r3
 80078e6:	370c      	adds	r7, #12
 80078e8:	46bd      	mov	sp, r7
 80078ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ee:	4770      	bx	lr

080078f0 <SAI_InterruptFlag>:
  *                the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
 */
static uint32_t SAI_InterruptFlag(SAI_HandleTypeDef *hsai, uint32_t mode)
{
 80078f0:	b480      	push	{r7}
 80078f2:	b085      	sub	sp, #20
 80078f4:	af00      	add	r7, sp, #0
 80078f6:	6078      	str	r0, [r7, #4]
 80078f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 80078fa:	2301      	movs	r3, #1
 80078fc:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 80078fe:	683b      	ldr	r3, [r7, #0]
 8007900:	2b01      	cmp	r3, #1
 8007902:	d103      	bne.n	800790c <SAI_InterruptFlag+0x1c>
  {
    tmpIT |= SAI_IT_FREQ;
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	f043 0308 	orr.w	r3, r3, #8
 800790a:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007910:	2b08      	cmp	r3, #8
 8007912:	d10b      	bne.n	800792c <SAI_InterruptFlag+0x3c>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8007918:	2b03      	cmp	r3, #3
 800791a:	d003      	beq.n	8007924 <SAI_InterruptFlag+0x34>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	685b      	ldr	r3, [r3, #4]
 8007920:	2b01      	cmp	r3, #1
 8007922:	d103      	bne.n	800792c <SAI_InterruptFlag+0x3c>
  {
    tmpIT |= SAI_IT_CNRDY;
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	f043 0310 	orr.w	r3, r3, #16
 800792a:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	685b      	ldr	r3, [r3, #4]
 8007930:	2b03      	cmp	r3, #3
 8007932:	d003      	beq.n	800793c <SAI_InterruptFlag+0x4c>
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	685b      	ldr	r3, [r3, #4]
 8007938:	2b02      	cmp	r3, #2
 800793a:	d104      	bne.n	8007946 <SAI_InterruptFlag+0x56>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8007942:	60fb      	str	r3, [r7, #12]
 8007944:	e003      	b.n	800794e <SAI_InterruptFlag+0x5e>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	f043 0304 	orr.w	r3, r3, #4
 800794c:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 800794e:	68fb      	ldr	r3, [r7, #12]
}
 8007950:	4618      	mov	r0, r3
 8007952:	3714      	adds	r7, #20
 8007954:	46bd      	mov	sp, r7
 8007956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795a:	4770      	bx	lr

0800795c <SAI_Disable>:
  * @param  hsai  pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800795c:	b480      	push	{r7}
 800795e:	b085      	sub	sp, #20
 8007960:	af00      	add	r7, sp, #0
 8007962:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7 / 1000);
 8007964:	4b17      	ldr	r3, [pc, #92]	; (80079c4 <SAI_Disable+0x68>)
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	4a17      	ldr	r2, [pc, #92]	; (80079c8 <SAI_Disable+0x6c>)
 800796a:	fba2 2303 	umull	r2, r3, r2, r3
 800796e:	0b1b      	lsrs	r3, r3, #12
 8007970:	009b      	lsls	r3, r3, #2
 8007972:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8007974:	2300      	movs	r3, #0
 8007976:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	681a      	ldr	r2, [r3, #0]
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007986:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count-- == 0)
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	1e5a      	subs	r2, r3, #1
 800798c:	60fa      	str	r2, [r7, #12]
 800798e:	2b00      	cmp	r3, #0
 8007990:	d10a      	bne.n	80079a8 <SAI_Disable+0x4c>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007998:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      status = HAL_TIMEOUT;
 80079a2:	2303      	movs	r3, #3
 80079a4:	72fb      	strb	r3, [r7, #11]
      break;
 80079a6:	e006      	b.n	80079b6 <SAI_Disable+0x5a>
    }
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d1e8      	bne.n	8007988 <SAI_Disable+0x2c>

  return status;
 80079b6:	7afb      	ldrb	r3, [r7, #11]
}
 80079b8:	4618      	mov	r0, r3
 80079ba:	3714      	adds	r7, #20
 80079bc:	46bd      	mov	sp, r7
 80079be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c2:	4770      	bx	lr
 80079c4:	20000000 	.word	0x20000000
 80079c8:	95cbec1b 	.word	0x95cbec1b

080079cc <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 80079cc:	b580      	push	{r7, lr}
 80079ce:	b084      	sub	sp, #16
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079d8:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	69db      	ldr	r3, [r3, #28]
 80079de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80079e2:	d01c      	beq.n	8007a1e <SAI_DMARxCplt+0x52>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	681a      	ldr	r2, [r3, #0]
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80079f2:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	2200      	movs	r2, #0
 80079f8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 80079fc:	2100      	movs	r1, #0
 80079fe:	68f8      	ldr	r0, [r7, #12]
 8007a00:	f7ff ff76 	bl	80078f0 <SAI_InterruptFlag>
 8007a04:	4603      	mov	r3, r0
 8007a06:	43d9      	mvns	r1, r3
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	691a      	ldr	r2, [r3, #16]
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	400a      	ands	r2, r1
 8007a14:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	2201      	movs	r2, #1
 8007a1a:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 8007a1e:	68f8      	ldr	r0, [r7, #12]
 8007a20:	f7fc fae0 	bl	8003fe4 <HAL_SAI_RxCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 8007a24:	bf00      	nop
 8007a26:	3710      	adds	r7, #16
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	bd80      	pop	{r7, pc}

08007a2c <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007a2c:	b580      	push	{r7, lr}
 8007a2e:	b084      	sub	sp, #16
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a38:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 8007a3a:	68f8      	ldr	r0, [r7, #12]
 8007a3c:	f7fc fadc 	bl	8003ff8 <HAL_SAI_RxHalfCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 8007a40:	bf00      	nop
 8007a42:	3710      	adds	r7, #16
 8007a44:	46bd      	mov	sp, r7
 8007a46:	bd80      	pop	{r7, pc}

08007a48 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 8007a48:	b580      	push	{r7, lr}
 8007a4a:	b084      	sub	sp, #16
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a54:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007a5c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  if ((hsai->hdmatx->ErrorCode == HAL_DMA_ERROR_TE) || (hsai->hdmarx->ErrorCode == HAL_DMA_ERROR_TE))
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007a6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a6c:	2b01      	cmp	r3, #1
 8007a6e:	d004      	beq.n	8007a7a <SAI_DMAError+0x32>
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a76:	2b01      	cmp	r3, #1
 8007a78:	d112      	bne.n	8007aa0 <SAI_DMAError+0x58>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	681a      	ldr	r2, [r3, #0]
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8007a88:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    SAI_Disable(hsai);
 8007a8a:	68f8      	ldr	r0, [r7, #12]
 8007a8c:	f7ff ff66 	bl	800795c <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	2201      	movs	r2, #1
 8007a94:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	2200      	movs	r2, #0
 8007a9c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  }
  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 8007aa0:	68f8      	ldr	r0, [r7, #12]
 8007aa2:	f7fc f89f 	bl	8003be4 <HAL_SAI_ErrorCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 8007aa6:	bf00      	nop
 8007aa8:	3710      	adds	r7, #16
 8007aaa:	46bd      	mov	sp, r7
 8007aac:	bd80      	pop	{r7, pc}

08007aae <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007aae:	b580      	push	{r7, lr}
 8007ab0:	b082      	sub	sp, #8
 8007ab2:	af00      	add	r7, sp, #0
 8007ab4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d101      	bne.n	8007ac0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007abc:	2301      	movs	r3, #1
 8007abe:	e040      	b.n	8007b42 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d106      	bne.n	8007ad6 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	2200      	movs	r2, #0
 8007acc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007ad0:	6878      	ldr	r0, [r7, #4]
 8007ad2:	f7fa faa3 	bl	800201c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	2224      	movs	r2, #36	; 0x24
 8007ada:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	681a      	ldr	r2, [r3, #0]
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	f022 0201 	bic.w	r2, r2, #1
 8007aea:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007aec:	6878      	ldr	r0, [r7, #4]
 8007aee:	f000 f8bf 	bl	8007c70 <UART_SetConfig>
 8007af2:	4603      	mov	r3, r0
 8007af4:	2b01      	cmp	r3, #1
 8007af6:	d101      	bne.n	8007afc <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007af8:	2301      	movs	r3, #1
 8007afa:	e022      	b.n	8007b42 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d002      	beq.n	8007b0a <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007b04:	6878      	ldr	r0, [r7, #4]
 8007b06:	f000 fb15 	bl	8008134 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	685a      	ldr	r2, [r3, #4]
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007b18:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	689a      	ldr	r2, [r3, #8]
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007b28:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	681a      	ldr	r2, [r3, #0]
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	f042 0201 	orr.w	r2, r2, #1
 8007b38:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007b3a:	6878      	ldr	r0, [r7, #4]
 8007b3c:	f000 fb9c 	bl	8008278 <UART_CheckIdleState>
 8007b40:	4603      	mov	r3, r0
}
 8007b42:	4618      	mov	r0, r3
 8007b44:	3708      	adds	r7, #8
 8007b46:	46bd      	mov	sp, r7
 8007b48:	bd80      	pop	{r7, pc}

08007b4a <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007b4a:	b580      	push	{r7, lr}
 8007b4c:	b08a      	sub	sp, #40	; 0x28
 8007b4e:	af02      	add	r7, sp, #8
 8007b50:	60f8      	str	r0, [r7, #12]
 8007b52:	60b9      	str	r1, [r7, #8]
 8007b54:	603b      	str	r3, [r7, #0]
 8007b56:	4613      	mov	r3, r2
 8007b58:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007b5e:	2b20      	cmp	r3, #32
 8007b60:	f040 8081 	bne.w	8007c66 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007b64:	68bb      	ldr	r3, [r7, #8]
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d002      	beq.n	8007b70 <HAL_UART_Transmit+0x26>
 8007b6a:	88fb      	ldrh	r3, [r7, #6]
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d101      	bne.n	8007b74 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007b70:	2301      	movs	r3, #1
 8007b72:	e079      	b.n	8007c68 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8007b7a:	2b01      	cmp	r3, #1
 8007b7c:	d101      	bne.n	8007b82 <HAL_UART_Transmit+0x38>
 8007b7e:	2302      	movs	r3, #2
 8007b80:	e072      	b.n	8007c68 <HAL_UART_Transmit+0x11e>
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	2201      	movs	r2, #1
 8007b86:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	2200      	movs	r2, #0
 8007b8e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	2221      	movs	r2, #33	; 0x21
 8007b96:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007b98:	f7fc fc16 	bl	80043c8 <HAL_GetTick>
 8007b9c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	88fa      	ldrh	r2, [r7, #6]
 8007ba2:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	88fa      	ldrh	r2, [r7, #6]
 8007baa:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	689b      	ldr	r3, [r3, #8]
 8007bb2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007bb6:	d108      	bne.n	8007bca <HAL_UART_Transmit+0x80>
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	691b      	ldr	r3, [r3, #16]
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d104      	bne.n	8007bca <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8007bc0:	2300      	movs	r3, #0
 8007bc2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007bc4:	68bb      	ldr	r3, [r7, #8]
 8007bc6:	61bb      	str	r3, [r7, #24]
 8007bc8:	e003      	b.n	8007bd2 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8007bca:	68bb      	ldr	r3, [r7, #8]
 8007bcc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007bce:	2300      	movs	r3, #0
 8007bd0:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	2200      	movs	r2, #0
 8007bd6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8007bda:	e02c      	b.n	8007c36 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007bdc:	683b      	ldr	r3, [r7, #0]
 8007bde:	9300      	str	r3, [sp, #0]
 8007be0:	697b      	ldr	r3, [r7, #20]
 8007be2:	2200      	movs	r2, #0
 8007be4:	2180      	movs	r1, #128	; 0x80
 8007be6:	68f8      	ldr	r0, [r7, #12]
 8007be8:	f000 fb79 	bl	80082de <UART_WaitOnFlagUntilTimeout>
 8007bec:	4603      	mov	r3, r0
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d001      	beq.n	8007bf6 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8007bf2:	2303      	movs	r3, #3
 8007bf4:	e038      	b.n	8007c68 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8007bf6:	69fb      	ldr	r3, [r7, #28]
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d10b      	bne.n	8007c14 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007bfc:	69bb      	ldr	r3, [r7, #24]
 8007bfe:	881b      	ldrh	r3, [r3, #0]
 8007c00:	461a      	mov	r2, r3
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007c0a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007c0c:	69bb      	ldr	r3, [r7, #24]
 8007c0e:	3302      	adds	r3, #2
 8007c10:	61bb      	str	r3, [r7, #24]
 8007c12:	e007      	b.n	8007c24 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007c14:	69fb      	ldr	r3, [r7, #28]
 8007c16:	781a      	ldrb	r2, [r3, #0]
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007c1e:	69fb      	ldr	r3, [r7, #28]
 8007c20:	3301      	adds	r3, #1
 8007c22:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007c2a:	b29b      	uxth	r3, r3
 8007c2c:	3b01      	subs	r3, #1
 8007c2e:	b29a      	uxth	r2, r3
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007c3c:	b29b      	uxth	r3, r3
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d1cc      	bne.n	8007bdc <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007c42:	683b      	ldr	r3, [r7, #0]
 8007c44:	9300      	str	r3, [sp, #0]
 8007c46:	697b      	ldr	r3, [r7, #20]
 8007c48:	2200      	movs	r2, #0
 8007c4a:	2140      	movs	r1, #64	; 0x40
 8007c4c:	68f8      	ldr	r0, [r7, #12]
 8007c4e:	f000 fb46 	bl	80082de <UART_WaitOnFlagUntilTimeout>
 8007c52:	4603      	mov	r3, r0
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d001      	beq.n	8007c5c <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8007c58:	2303      	movs	r3, #3
 8007c5a:	e005      	b.n	8007c68 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	2220      	movs	r2, #32
 8007c60:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8007c62:	2300      	movs	r3, #0
 8007c64:	e000      	b.n	8007c68 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8007c66:	2302      	movs	r3, #2
  }
}
 8007c68:	4618      	mov	r0, r3
 8007c6a:	3720      	adds	r7, #32
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	bd80      	pop	{r7, pc}

08007c70 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007c70:	b580      	push	{r7, lr}
 8007c72:	b088      	sub	sp, #32
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007c78:	2300      	movs	r3, #0
 8007c7a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	689a      	ldr	r2, [r3, #8]
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	691b      	ldr	r3, [r3, #16]
 8007c84:	431a      	orrs	r2, r3
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	695b      	ldr	r3, [r3, #20]
 8007c8a:	431a      	orrs	r2, r3
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	69db      	ldr	r3, [r3, #28]
 8007c90:	4313      	orrs	r3, r2
 8007c92:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	681a      	ldr	r2, [r3, #0]
 8007c9a:	4ba7      	ldr	r3, [pc, #668]	; (8007f38 <UART_SetConfig+0x2c8>)
 8007c9c:	4013      	ands	r3, r2
 8007c9e:	687a      	ldr	r2, [r7, #4]
 8007ca0:	6812      	ldr	r2, [r2, #0]
 8007ca2:	6979      	ldr	r1, [r7, #20]
 8007ca4:	430b      	orrs	r3, r1
 8007ca6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	685b      	ldr	r3, [r3, #4]
 8007cae:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	68da      	ldr	r2, [r3, #12]
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	430a      	orrs	r2, r1
 8007cbc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	699b      	ldr	r3, [r3, #24]
 8007cc2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	6a1b      	ldr	r3, [r3, #32]
 8007cc8:	697a      	ldr	r2, [r7, #20]
 8007cca:	4313      	orrs	r3, r2
 8007ccc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	689b      	ldr	r3, [r3, #8]
 8007cd4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	697a      	ldr	r2, [r7, #20]
 8007cde:	430a      	orrs	r2, r1
 8007ce0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	4a95      	ldr	r2, [pc, #596]	; (8007f3c <UART_SetConfig+0x2cc>)
 8007ce8:	4293      	cmp	r3, r2
 8007cea:	d120      	bne.n	8007d2e <UART_SetConfig+0xbe>
 8007cec:	4b94      	ldr	r3, [pc, #592]	; (8007f40 <UART_SetConfig+0x2d0>)
 8007cee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007cf2:	f003 0303 	and.w	r3, r3, #3
 8007cf6:	2b03      	cmp	r3, #3
 8007cf8:	d816      	bhi.n	8007d28 <UART_SetConfig+0xb8>
 8007cfa:	a201      	add	r2, pc, #4	; (adr r2, 8007d00 <UART_SetConfig+0x90>)
 8007cfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d00:	08007d11 	.word	0x08007d11
 8007d04:	08007d1d 	.word	0x08007d1d
 8007d08:	08007d17 	.word	0x08007d17
 8007d0c:	08007d23 	.word	0x08007d23
 8007d10:	2301      	movs	r3, #1
 8007d12:	77fb      	strb	r3, [r7, #31]
 8007d14:	e14f      	b.n	8007fb6 <UART_SetConfig+0x346>
 8007d16:	2302      	movs	r3, #2
 8007d18:	77fb      	strb	r3, [r7, #31]
 8007d1a:	e14c      	b.n	8007fb6 <UART_SetConfig+0x346>
 8007d1c:	2304      	movs	r3, #4
 8007d1e:	77fb      	strb	r3, [r7, #31]
 8007d20:	e149      	b.n	8007fb6 <UART_SetConfig+0x346>
 8007d22:	2308      	movs	r3, #8
 8007d24:	77fb      	strb	r3, [r7, #31]
 8007d26:	e146      	b.n	8007fb6 <UART_SetConfig+0x346>
 8007d28:	2310      	movs	r3, #16
 8007d2a:	77fb      	strb	r3, [r7, #31]
 8007d2c:	e143      	b.n	8007fb6 <UART_SetConfig+0x346>
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	4a84      	ldr	r2, [pc, #528]	; (8007f44 <UART_SetConfig+0x2d4>)
 8007d34:	4293      	cmp	r3, r2
 8007d36:	d132      	bne.n	8007d9e <UART_SetConfig+0x12e>
 8007d38:	4b81      	ldr	r3, [pc, #516]	; (8007f40 <UART_SetConfig+0x2d0>)
 8007d3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d3e:	f003 030c 	and.w	r3, r3, #12
 8007d42:	2b0c      	cmp	r3, #12
 8007d44:	d828      	bhi.n	8007d98 <UART_SetConfig+0x128>
 8007d46:	a201      	add	r2, pc, #4	; (adr r2, 8007d4c <UART_SetConfig+0xdc>)
 8007d48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d4c:	08007d81 	.word	0x08007d81
 8007d50:	08007d99 	.word	0x08007d99
 8007d54:	08007d99 	.word	0x08007d99
 8007d58:	08007d99 	.word	0x08007d99
 8007d5c:	08007d8d 	.word	0x08007d8d
 8007d60:	08007d99 	.word	0x08007d99
 8007d64:	08007d99 	.word	0x08007d99
 8007d68:	08007d99 	.word	0x08007d99
 8007d6c:	08007d87 	.word	0x08007d87
 8007d70:	08007d99 	.word	0x08007d99
 8007d74:	08007d99 	.word	0x08007d99
 8007d78:	08007d99 	.word	0x08007d99
 8007d7c:	08007d93 	.word	0x08007d93
 8007d80:	2300      	movs	r3, #0
 8007d82:	77fb      	strb	r3, [r7, #31]
 8007d84:	e117      	b.n	8007fb6 <UART_SetConfig+0x346>
 8007d86:	2302      	movs	r3, #2
 8007d88:	77fb      	strb	r3, [r7, #31]
 8007d8a:	e114      	b.n	8007fb6 <UART_SetConfig+0x346>
 8007d8c:	2304      	movs	r3, #4
 8007d8e:	77fb      	strb	r3, [r7, #31]
 8007d90:	e111      	b.n	8007fb6 <UART_SetConfig+0x346>
 8007d92:	2308      	movs	r3, #8
 8007d94:	77fb      	strb	r3, [r7, #31]
 8007d96:	e10e      	b.n	8007fb6 <UART_SetConfig+0x346>
 8007d98:	2310      	movs	r3, #16
 8007d9a:	77fb      	strb	r3, [r7, #31]
 8007d9c:	e10b      	b.n	8007fb6 <UART_SetConfig+0x346>
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	4a69      	ldr	r2, [pc, #420]	; (8007f48 <UART_SetConfig+0x2d8>)
 8007da4:	4293      	cmp	r3, r2
 8007da6:	d120      	bne.n	8007dea <UART_SetConfig+0x17a>
 8007da8:	4b65      	ldr	r3, [pc, #404]	; (8007f40 <UART_SetConfig+0x2d0>)
 8007daa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007dae:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007db2:	2b30      	cmp	r3, #48	; 0x30
 8007db4:	d013      	beq.n	8007dde <UART_SetConfig+0x16e>
 8007db6:	2b30      	cmp	r3, #48	; 0x30
 8007db8:	d814      	bhi.n	8007de4 <UART_SetConfig+0x174>
 8007dba:	2b20      	cmp	r3, #32
 8007dbc:	d009      	beq.n	8007dd2 <UART_SetConfig+0x162>
 8007dbe:	2b20      	cmp	r3, #32
 8007dc0:	d810      	bhi.n	8007de4 <UART_SetConfig+0x174>
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d002      	beq.n	8007dcc <UART_SetConfig+0x15c>
 8007dc6:	2b10      	cmp	r3, #16
 8007dc8:	d006      	beq.n	8007dd8 <UART_SetConfig+0x168>
 8007dca:	e00b      	b.n	8007de4 <UART_SetConfig+0x174>
 8007dcc:	2300      	movs	r3, #0
 8007dce:	77fb      	strb	r3, [r7, #31]
 8007dd0:	e0f1      	b.n	8007fb6 <UART_SetConfig+0x346>
 8007dd2:	2302      	movs	r3, #2
 8007dd4:	77fb      	strb	r3, [r7, #31]
 8007dd6:	e0ee      	b.n	8007fb6 <UART_SetConfig+0x346>
 8007dd8:	2304      	movs	r3, #4
 8007dda:	77fb      	strb	r3, [r7, #31]
 8007ddc:	e0eb      	b.n	8007fb6 <UART_SetConfig+0x346>
 8007dde:	2308      	movs	r3, #8
 8007de0:	77fb      	strb	r3, [r7, #31]
 8007de2:	e0e8      	b.n	8007fb6 <UART_SetConfig+0x346>
 8007de4:	2310      	movs	r3, #16
 8007de6:	77fb      	strb	r3, [r7, #31]
 8007de8:	e0e5      	b.n	8007fb6 <UART_SetConfig+0x346>
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	4a57      	ldr	r2, [pc, #348]	; (8007f4c <UART_SetConfig+0x2dc>)
 8007df0:	4293      	cmp	r3, r2
 8007df2:	d120      	bne.n	8007e36 <UART_SetConfig+0x1c6>
 8007df4:	4b52      	ldr	r3, [pc, #328]	; (8007f40 <UART_SetConfig+0x2d0>)
 8007df6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007dfa:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007dfe:	2bc0      	cmp	r3, #192	; 0xc0
 8007e00:	d013      	beq.n	8007e2a <UART_SetConfig+0x1ba>
 8007e02:	2bc0      	cmp	r3, #192	; 0xc0
 8007e04:	d814      	bhi.n	8007e30 <UART_SetConfig+0x1c0>
 8007e06:	2b80      	cmp	r3, #128	; 0x80
 8007e08:	d009      	beq.n	8007e1e <UART_SetConfig+0x1ae>
 8007e0a:	2b80      	cmp	r3, #128	; 0x80
 8007e0c:	d810      	bhi.n	8007e30 <UART_SetConfig+0x1c0>
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d002      	beq.n	8007e18 <UART_SetConfig+0x1a8>
 8007e12:	2b40      	cmp	r3, #64	; 0x40
 8007e14:	d006      	beq.n	8007e24 <UART_SetConfig+0x1b4>
 8007e16:	e00b      	b.n	8007e30 <UART_SetConfig+0x1c0>
 8007e18:	2300      	movs	r3, #0
 8007e1a:	77fb      	strb	r3, [r7, #31]
 8007e1c:	e0cb      	b.n	8007fb6 <UART_SetConfig+0x346>
 8007e1e:	2302      	movs	r3, #2
 8007e20:	77fb      	strb	r3, [r7, #31]
 8007e22:	e0c8      	b.n	8007fb6 <UART_SetConfig+0x346>
 8007e24:	2304      	movs	r3, #4
 8007e26:	77fb      	strb	r3, [r7, #31]
 8007e28:	e0c5      	b.n	8007fb6 <UART_SetConfig+0x346>
 8007e2a:	2308      	movs	r3, #8
 8007e2c:	77fb      	strb	r3, [r7, #31]
 8007e2e:	e0c2      	b.n	8007fb6 <UART_SetConfig+0x346>
 8007e30:	2310      	movs	r3, #16
 8007e32:	77fb      	strb	r3, [r7, #31]
 8007e34:	e0bf      	b.n	8007fb6 <UART_SetConfig+0x346>
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	4a45      	ldr	r2, [pc, #276]	; (8007f50 <UART_SetConfig+0x2e0>)
 8007e3c:	4293      	cmp	r3, r2
 8007e3e:	d125      	bne.n	8007e8c <UART_SetConfig+0x21c>
 8007e40:	4b3f      	ldr	r3, [pc, #252]	; (8007f40 <UART_SetConfig+0x2d0>)
 8007e42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007e4a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007e4e:	d017      	beq.n	8007e80 <UART_SetConfig+0x210>
 8007e50:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007e54:	d817      	bhi.n	8007e86 <UART_SetConfig+0x216>
 8007e56:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007e5a:	d00b      	beq.n	8007e74 <UART_SetConfig+0x204>
 8007e5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007e60:	d811      	bhi.n	8007e86 <UART_SetConfig+0x216>
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d003      	beq.n	8007e6e <UART_SetConfig+0x1fe>
 8007e66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007e6a:	d006      	beq.n	8007e7a <UART_SetConfig+0x20a>
 8007e6c:	e00b      	b.n	8007e86 <UART_SetConfig+0x216>
 8007e6e:	2300      	movs	r3, #0
 8007e70:	77fb      	strb	r3, [r7, #31]
 8007e72:	e0a0      	b.n	8007fb6 <UART_SetConfig+0x346>
 8007e74:	2302      	movs	r3, #2
 8007e76:	77fb      	strb	r3, [r7, #31]
 8007e78:	e09d      	b.n	8007fb6 <UART_SetConfig+0x346>
 8007e7a:	2304      	movs	r3, #4
 8007e7c:	77fb      	strb	r3, [r7, #31]
 8007e7e:	e09a      	b.n	8007fb6 <UART_SetConfig+0x346>
 8007e80:	2308      	movs	r3, #8
 8007e82:	77fb      	strb	r3, [r7, #31]
 8007e84:	e097      	b.n	8007fb6 <UART_SetConfig+0x346>
 8007e86:	2310      	movs	r3, #16
 8007e88:	77fb      	strb	r3, [r7, #31]
 8007e8a:	e094      	b.n	8007fb6 <UART_SetConfig+0x346>
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	4a30      	ldr	r2, [pc, #192]	; (8007f54 <UART_SetConfig+0x2e4>)
 8007e92:	4293      	cmp	r3, r2
 8007e94:	d125      	bne.n	8007ee2 <UART_SetConfig+0x272>
 8007e96:	4b2a      	ldr	r3, [pc, #168]	; (8007f40 <UART_SetConfig+0x2d0>)
 8007e98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e9c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007ea0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007ea4:	d017      	beq.n	8007ed6 <UART_SetConfig+0x266>
 8007ea6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007eaa:	d817      	bhi.n	8007edc <UART_SetConfig+0x26c>
 8007eac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007eb0:	d00b      	beq.n	8007eca <UART_SetConfig+0x25a>
 8007eb2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007eb6:	d811      	bhi.n	8007edc <UART_SetConfig+0x26c>
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d003      	beq.n	8007ec4 <UART_SetConfig+0x254>
 8007ebc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007ec0:	d006      	beq.n	8007ed0 <UART_SetConfig+0x260>
 8007ec2:	e00b      	b.n	8007edc <UART_SetConfig+0x26c>
 8007ec4:	2301      	movs	r3, #1
 8007ec6:	77fb      	strb	r3, [r7, #31]
 8007ec8:	e075      	b.n	8007fb6 <UART_SetConfig+0x346>
 8007eca:	2302      	movs	r3, #2
 8007ecc:	77fb      	strb	r3, [r7, #31]
 8007ece:	e072      	b.n	8007fb6 <UART_SetConfig+0x346>
 8007ed0:	2304      	movs	r3, #4
 8007ed2:	77fb      	strb	r3, [r7, #31]
 8007ed4:	e06f      	b.n	8007fb6 <UART_SetConfig+0x346>
 8007ed6:	2308      	movs	r3, #8
 8007ed8:	77fb      	strb	r3, [r7, #31]
 8007eda:	e06c      	b.n	8007fb6 <UART_SetConfig+0x346>
 8007edc:	2310      	movs	r3, #16
 8007ede:	77fb      	strb	r3, [r7, #31]
 8007ee0:	e069      	b.n	8007fb6 <UART_SetConfig+0x346>
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	4a1c      	ldr	r2, [pc, #112]	; (8007f58 <UART_SetConfig+0x2e8>)
 8007ee8:	4293      	cmp	r3, r2
 8007eea:	d137      	bne.n	8007f5c <UART_SetConfig+0x2ec>
 8007eec:	4b14      	ldr	r3, [pc, #80]	; (8007f40 <UART_SetConfig+0x2d0>)
 8007eee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ef2:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8007ef6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007efa:	d017      	beq.n	8007f2c <UART_SetConfig+0x2bc>
 8007efc:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007f00:	d817      	bhi.n	8007f32 <UART_SetConfig+0x2c2>
 8007f02:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007f06:	d00b      	beq.n	8007f20 <UART_SetConfig+0x2b0>
 8007f08:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007f0c:	d811      	bhi.n	8007f32 <UART_SetConfig+0x2c2>
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d003      	beq.n	8007f1a <UART_SetConfig+0x2aa>
 8007f12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f16:	d006      	beq.n	8007f26 <UART_SetConfig+0x2b6>
 8007f18:	e00b      	b.n	8007f32 <UART_SetConfig+0x2c2>
 8007f1a:	2300      	movs	r3, #0
 8007f1c:	77fb      	strb	r3, [r7, #31]
 8007f1e:	e04a      	b.n	8007fb6 <UART_SetConfig+0x346>
 8007f20:	2302      	movs	r3, #2
 8007f22:	77fb      	strb	r3, [r7, #31]
 8007f24:	e047      	b.n	8007fb6 <UART_SetConfig+0x346>
 8007f26:	2304      	movs	r3, #4
 8007f28:	77fb      	strb	r3, [r7, #31]
 8007f2a:	e044      	b.n	8007fb6 <UART_SetConfig+0x346>
 8007f2c:	2308      	movs	r3, #8
 8007f2e:	77fb      	strb	r3, [r7, #31]
 8007f30:	e041      	b.n	8007fb6 <UART_SetConfig+0x346>
 8007f32:	2310      	movs	r3, #16
 8007f34:	77fb      	strb	r3, [r7, #31]
 8007f36:	e03e      	b.n	8007fb6 <UART_SetConfig+0x346>
 8007f38:	efff69f3 	.word	0xefff69f3
 8007f3c:	40011000 	.word	0x40011000
 8007f40:	40023800 	.word	0x40023800
 8007f44:	40004400 	.word	0x40004400
 8007f48:	40004800 	.word	0x40004800
 8007f4c:	40004c00 	.word	0x40004c00
 8007f50:	40005000 	.word	0x40005000
 8007f54:	40011400 	.word	0x40011400
 8007f58:	40007800 	.word	0x40007800
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	4a71      	ldr	r2, [pc, #452]	; (8008128 <UART_SetConfig+0x4b8>)
 8007f62:	4293      	cmp	r3, r2
 8007f64:	d125      	bne.n	8007fb2 <UART_SetConfig+0x342>
 8007f66:	4b71      	ldr	r3, [pc, #452]	; (800812c <UART_SetConfig+0x4bc>)
 8007f68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f6c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8007f70:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007f74:	d017      	beq.n	8007fa6 <UART_SetConfig+0x336>
 8007f76:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007f7a:	d817      	bhi.n	8007fac <UART_SetConfig+0x33c>
 8007f7c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007f80:	d00b      	beq.n	8007f9a <UART_SetConfig+0x32a>
 8007f82:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007f86:	d811      	bhi.n	8007fac <UART_SetConfig+0x33c>
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d003      	beq.n	8007f94 <UART_SetConfig+0x324>
 8007f8c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007f90:	d006      	beq.n	8007fa0 <UART_SetConfig+0x330>
 8007f92:	e00b      	b.n	8007fac <UART_SetConfig+0x33c>
 8007f94:	2300      	movs	r3, #0
 8007f96:	77fb      	strb	r3, [r7, #31]
 8007f98:	e00d      	b.n	8007fb6 <UART_SetConfig+0x346>
 8007f9a:	2302      	movs	r3, #2
 8007f9c:	77fb      	strb	r3, [r7, #31]
 8007f9e:	e00a      	b.n	8007fb6 <UART_SetConfig+0x346>
 8007fa0:	2304      	movs	r3, #4
 8007fa2:	77fb      	strb	r3, [r7, #31]
 8007fa4:	e007      	b.n	8007fb6 <UART_SetConfig+0x346>
 8007fa6:	2308      	movs	r3, #8
 8007fa8:	77fb      	strb	r3, [r7, #31]
 8007faa:	e004      	b.n	8007fb6 <UART_SetConfig+0x346>
 8007fac:	2310      	movs	r3, #16
 8007fae:	77fb      	strb	r3, [r7, #31]
 8007fb0:	e001      	b.n	8007fb6 <UART_SetConfig+0x346>
 8007fb2:	2310      	movs	r3, #16
 8007fb4:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	69db      	ldr	r3, [r3, #28]
 8007fba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007fbe:	d15a      	bne.n	8008076 <UART_SetConfig+0x406>
  {
    switch (clocksource)
 8007fc0:	7ffb      	ldrb	r3, [r7, #31]
 8007fc2:	2b08      	cmp	r3, #8
 8007fc4:	d827      	bhi.n	8008016 <UART_SetConfig+0x3a6>
 8007fc6:	a201      	add	r2, pc, #4	; (adr r2, 8007fcc <UART_SetConfig+0x35c>)
 8007fc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fcc:	08007ff1 	.word	0x08007ff1
 8007fd0:	08007ff9 	.word	0x08007ff9
 8007fd4:	08008001 	.word	0x08008001
 8007fd8:	08008017 	.word	0x08008017
 8007fdc:	08008007 	.word	0x08008007
 8007fe0:	08008017 	.word	0x08008017
 8007fe4:	08008017 	.word	0x08008017
 8007fe8:	08008017 	.word	0x08008017
 8007fec:	0800800f 	.word	0x0800800f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007ff0:	f7fe fb40 	bl	8006674 <HAL_RCC_GetPCLK1Freq>
 8007ff4:	61b8      	str	r0, [r7, #24]
        break;
 8007ff6:	e013      	b.n	8008020 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007ff8:	f7fe fb50 	bl	800669c <HAL_RCC_GetPCLK2Freq>
 8007ffc:	61b8      	str	r0, [r7, #24]
        break;
 8007ffe:	e00f      	b.n	8008020 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008000:	4b4b      	ldr	r3, [pc, #300]	; (8008130 <UART_SetConfig+0x4c0>)
 8008002:	61bb      	str	r3, [r7, #24]
        break;
 8008004:	e00c      	b.n	8008020 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008006:	f7fe fa73 	bl	80064f0 <HAL_RCC_GetSysClockFreq>
 800800a:	61b8      	str	r0, [r7, #24]
        break;
 800800c:	e008      	b.n	8008020 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800800e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008012:	61bb      	str	r3, [r7, #24]
        break;
 8008014:	e004      	b.n	8008020 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 8008016:	2300      	movs	r3, #0
 8008018:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800801a:	2301      	movs	r3, #1
 800801c:	77bb      	strb	r3, [r7, #30]
        break;
 800801e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008020:	69bb      	ldr	r3, [r7, #24]
 8008022:	2b00      	cmp	r3, #0
 8008024:	d074      	beq.n	8008110 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008026:	69bb      	ldr	r3, [r7, #24]
 8008028:	005a      	lsls	r2, r3, #1
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	685b      	ldr	r3, [r3, #4]
 800802e:	085b      	lsrs	r3, r3, #1
 8008030:	441a      	add	r2, r3
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	685b      	ldr	r3, [r3, #4]
 8008036:	fbb2 f3f3 	udiv	r3, r2, r3
 800803a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800803c:	693b      	ldr	r3, [r7, #16]
 800803e:	2b0f      	cmp	r3, #15
 8008040:	d916      	bls.n	8008070 <UART_SetConfig+0x400>
 8008042:	693b      	ldr	r3, [r7, #16]
 8008044:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008048:	d212      	bcs.n	8008070 <UART_SetConfig+0x400>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800804a:	693b      	ldr	r3, [r7, #16]
 800804c:	b29b      	uxth	r3, r3
 800804e:	f023 030f 	bic.w	r3, r3, #15
 8008052:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008054:	693b      	ldr	r3, [r7, #16]
 8008056:	085b      	lsrs	r3, r3, #1
 8008058:	b29b      	uxth	r3, r3
 800805a:	f003 0307 	and.w	r3, r3, #7
 800805e:	b29a      	uxth	r2, r3
 8008060:	89fb      	ldrh	r3, [r7, #14]
 8008062:	4313      	orrs	r3, r2
 8008064:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	89fa      	ldrh	r2, [r7, #14]
 800806c:	60da      	str	r2, [r3, #12]
 800806e:	e04f      	b.n	8008110 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8008070:	2301      	movs	r3, #1
 8008072:	77bb      	strb	r3, [r7, #30]
 8008074:	e04c      	b.n	8008110 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008076:	7ffb      	ldrb	r3, [r7, #31]
 8008078:	2b08      	cmp	r3, #8
 800807a:	d828      	bhi.n	80080ce <UART_SetConfig+0x45e>
 800807c:	a201      	add	r2, pc, #4	; (adr r2, 8008084 <UART_SetConfig+0x414>)
 800807e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008082:	bf00      	nop
 8008084:	080080a9 	.word	0x080080a9
 8008088:	080080b1 	.word	0x080080b1
 800808c:	080080b9 	.word	0x080080b9
 8008090:	080080cf 	.word	0x080080cf
 8008094:	080080bf 	.word	0x080080bf
 8008098:	080080cf 	.word	0x080080cf
 800809c:	080080cf 	.word	0x080080cf
 80080a0:	080080cf 	.word	0x080080cf
 80080a4:	080080c7 	.word	0x080080c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80080a8:	f7fe fae4 	bl	8006674 <HAL_RCC_GetPCLK1Freq>
 80080ac:	61b8      	str	r0, [r7, #24]
        break;
 80080ae:	e013      	b.n	80080d8 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80080b0:	f7fe faf4 	bl	800669c <HAL_RCC_GetPCLK2Freq>
 80080b4:	61b8      	str	r0, [r7, #24]
        break;
 80080b6:	e00f      	b.n	80080d8 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80080b8:	4b1d      	ldr	r3, [pc, #116]	; (8008130 <UART_SetConfig+0x4c0>)
 80080ba:	61bb      	str	r3, [r7, #24]
        break;
 80080bc:	e00c      	b.n	80080d8 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80080be:	f7fe fa17 	bl	80064f0 <HAL_RCC_GetSysClockFreq>
 80080c2:	61b8      	str	r0, [r7, #24]
        break;
 80080c4:	e008      	b.n	80080d8 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80080c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80080ca:	61bb      	str	r3, [r7, #24]
        break;
 80080cc:	e004      	b.n	80080d8 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 80080ce:	2300      	movs	r3, #0
 80080d0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80080d2:	2301      	movs	r3, #1
 80080d4:	77bb      	strb	r3, [r7, #30]
        break;
 80080d6:	bf00      	nop
    }

    if (pclk != 0U)
 80080d8:	69bb      	ldr	r3, [r7, #24]
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d018      	beq.n	8008110 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	685b      	ldr	r3, [r3, #4]
 80080e2:	085a      	lsrs	r2, r3, #1
 80080e4:	69bb      	ldr	r3, [r7, #24]
 80080e6:	441a      	add	r2, r3
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	685b      	ldr	r3, [r3, #4]
 80080ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80080f0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80080f2:	693b      	ldr	r3, [r7, #16]
 80080f4:	2b0f      	cmp	r3, #15
 80080f6:	d909      	bls.n	800810c <UART_SetConfig+0x49c>
 80080f8:	693b      	ldr	r3, [r7, #16]
 80080fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80080fe:	d205      	bcs.n	800810c <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008100:	693b      	ldr	r3, [r7, #16]
 8008102:	b29a      	uxth	r2, r3
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	60da      	str	r2, [r3, #12]
 800810a:	e001      	b.n	8008110 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 800810c:	2301      	movs	r3, #1
 800810e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	2200      	movs	r2, #0
 8008114:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	2200      	movs	r2, #0
 800811a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800811c:	7fbb      	ldrb	r3, [r7, #30]
}
 800811e:	4618      	mov	r0, r3
 8008120:	3720      	adds	r7, #32
 8008122:	46bd      	mov	sp, r7
 8008124:	bd80      	pop	{r7, pc}
 8008126:	bf00      	nop
 8008128:	40007c00 	.word	0x40007c00
 800812c:	40023800 	.word	0x40023800
 8008130:	00f42400 	.word	0x00f42400

08008134 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008134:	b480      	push	{r7}
 8008136:	b083      	sub	sp, #12
 8008138:	af00      	add	r7, sp, #0
 800813a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008140:	f003 0301 	and.w	r3, r3, #1
 8008144:	2b00      	cmp	r3, #0
 8008146:	d00a      	beq.n	800815e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	685b      	ldr	r3, [r3, #4]
 800814e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	430a      	orrs	r2, r1
 800815c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008162:	f003 0302 	and.w	r3, r3, #2
 8008166:	2b00      	cmp	r3, #0
 8008168:	d00a      	beq.n	8008180 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	685b      	ldr	r3, [r3, #4]
 8008170:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	430a      	orrs	r2, r1
 800817e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008184:	f003 0304 	and.w	r3, r3, #4
 8008188:	2b00      	cmp	r3, #0
 800818a:	d00a      	beq.n	80081a2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	685b      	ldr	r3, [r3, #4]
 8008192:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	430a      	orrs	r2, r1
 80081a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081a6:	f003 0308 	and.w	r3, r3, #8
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d00a      	beq.n	80081c4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	685b      	ldr	r3, [r3, #4]
 80081b4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	430a      	orrs	r2, r1
 80081c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081c8:	f003 0310 	and.w	r3, r3, #16
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d00a      	beq.n	80081e6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	689b      	ldr	r3, [r3, #8]
 80081d6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	430a      	orrs	r2, r1
 80081e4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081ea:	f003 0320 	and.w	r3, r3, #32
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d00a      	beq.n	8008208 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	689b      	ldr	r3, [r3, #8]
 80081f8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	430a      	orrs	r2, r1
 8008206:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800820c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008210:	2b00      	cmp	r3, #0
 8008212:	d01a      	beq.n	800824a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	685b      	ldr	r3, [r3, #4]
 800821a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	430a      	orrs	r2, r1
 8008228:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800822e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008232:	d10a      	bne.n	800824a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	685b      	ldr	r3, [r3, #4]
 800823a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	430a      	orrs	r2, r1
 8008248:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800824e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008252:	2b00      	cmp	r3, #0
 8008254:	d00a      	beq.n	800826c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	685b      	ldr	r3, [r3, #4]
 800825c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	430a      	orrs	r2, r1
 800826a:	605a      	str	r2, [r3, #4]
  }
}
 800826c:	bf00      	nop
 800826e:	370c      	adds	r7, #12
 8008270:	46bd      	mov	sp, r7
 8008272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008276:	4770      	bx	lr

08008278 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008278:	b580      	push	{r7, lr}
 800827a:	b086      	sub	sp, #24
 800827c:	af02      	add	r7, sp, #8
 800827e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	2200      	movs	r2, #0
 8008284:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008288:	f7fc f89e 	bl	80043c8 <HAL_GetTick>
 800828c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	f003 0308 	and.w	r3, r3, #8
 8008298:	2b08      	cmp	r3, #8
 800829a:	d10e      	bne.n	80082ba <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800829c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80082a0:	9300      	str	r3, [sp, #0]
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	2200      	movs	r2, #0
 80082a6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80082aa:	6878      	ldr	r0, [r7, #4]
 80082ac:	f000 f817 	bl	80082de <UART_WaitOnFlagUntilTimeout>
 80082b0:	4603      	mov	r3, r0
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d001      	beq.n	80082ba <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80082b6:	2303      	movs	r3, #3
 80082b8:	e00d      	b.n	80082d6 <UART_CheckIdleState+0x5e>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	2220      	movs	r2, #32
 80082be:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	2220      	movs	r2, #32
 80082c4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	2200      	movs	r2, #0
 80082ca:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	2200      	movs	r2, #0
 80082d0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80082d4:	2300      	movs	r3, #0
}
 80082d6:	4618      	mov	r0, r3
 80082d8:	3710      	adds	r7, #16
 80082da:	46bd      	mov	sp, r7
 80082dc:	bd80      	pop	{r7, pc}

080082de <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80082de:	b580      	push	{r7, lr}
 80082e0:	b09c      	sub	sp, #112	; 0x70
 80082e2:	af00      	add	r7, sp, #0
 80082e4:	60f8      	str	r0, [r7, #12]
 80082e6:	60b9      	str	r1, [r7, #8]
 80082e8:	603b      	str	r3, [r7, #0]
 80082ea:	4613      	mov	r3, r2
 80082ec:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80082ee:	e0a5      	b.n	800843c <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80082f0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80082f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082f6:	f000 80a1 	beq.w	800843c <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80082fa:	f7fc f865 	bl	80043c8 <HAL_GetTick>
 80082fe:	4602      	mov	r2, r0
 8008300:	683b      	ldr	r3, [r7, #0]
 8008302:	1ad3      	subs	r3, r2, r3
 8008304:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8008306:	429a      	cmp	r2, r3
 8008308:	d302      	bcc.n	8008310 <UART_WaitOnFlagUntilTimeout+0x32>
 800830a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800830c:	2b00      	cmp	r3, #0
 800830e:	d13e      	bne.n	800838e <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008316:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008318:	e853 3f00 	ldrex	r3, [r3]
 800831c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800831e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008320:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008324:	667b      	str	r3, [r7, #100]	; 0x64
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	461a      	mov	r2, r3
 800832c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800832e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008330:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008332:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008334:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008336:	e841 2300 	strex	r3, r2, [r1]
 800833a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800833c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800833e:	2b00      	cmp	r3, #0
 8008340:	d1e6      	bne.n	8008310 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	3308      	adds	r3, #8
 8008348:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800834a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800834c:	e853 3f00 	ldrex	r3, [r3]
 8008350:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008352:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008354:	f023 0301 	bic.w	r3, r3, #1
 8008358:	663b      	str	r3, [r7, #96]	; 0x60
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	3308      	adds	r3, #8
 8008360:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008362:	64ba      	str	r2, [r7, #72]	; 0x48
 8008364:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008366:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008368:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800836a:	e841 2300 	strex	r3, r2, [r1]
 800836e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008370:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008372:	2b00      	cmp	r3, #0
 8008374:	d1e5      	bne.n	8008342 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	2220      	movs	r2, #32
 800837a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	2220      	movs	r2, #32
 8008380:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	2200      	movs	r2, #0
 8008386:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800838a:	2303      	movs	r3, #3
 800838c:	e067      	b.n	800845e <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	f003 0304 	and.w	r3, r3, #4
 8008398:	2b00      	cmp	r3, #0
 800839a:	d04f      	beq.n	800843c <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	69db      	ldr	r3, [r3, #28]
 80083a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80083a6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80083aa:	d147      	bne.n	800843c <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80083b4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083be:	e853 3f00 	ldrex	r3, [r3]
 80083c2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80083c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083c6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80083ca:	66fb      	str	r3, [r7, #108]	; 0x6c
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	461a      	mov	r2, r3
 80083d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80083d4:	637b      	str	r3, [r7, #52]	; 0x34
 80083d6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083d8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80083da:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80083dc:	e841 2300 	strex	r3, r2, [r1]
 80083e0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80083e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d1e6      	bne.n	80083b6 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	3308      	adds	r3, #8
 80083ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083f0:	697b      	ldr	r3, [r7, #20]
 80083f2:	e853 3f00 	ldrex	r3, [r3]
 80083f6:	613b      	str	r3, [r7, #16]
   return(result);
 80083f8:	693b      	ldr	r3, [r7, #16]
 80083fa:	f023 0301 	bic.w	r3, r3, #1
 80083fe:	66bb      	str	r3, [r7, #104]	; 0x68
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	3308      	adds	r3, #8
 8008406:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008408:	623a      	str	r2, [r7, #32]
 800840a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800840c:	69f9      	ldr	r1, [r7, #28]
 800840e:	6a3a      	ldr	r2, [r7, #32]
 8008410:	e841 2300 	strex	r3, r2, [r1]
 8008414:	61bb      	str	r3, [r7, #24]
   return(result);
 8008416:	69bb      	ldr	r3, [r7, #24]
 8008418:	2b00      	cmp	r3, #0
 800841a:	d1e5      	bne.n	80083e8 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	2220      	movs	r2, #32
 8008420:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	2220      	movs	r2, #32
 8008426:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	2220      	movs	r2, #32
 800842c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	2200      	movs	r2, #0
 8008434:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8008438:	2303      	movs	r3, #3
 800843a:	e010      	b.n	800845e <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	69da      	ldr	r2, [r3, #28]
 8008442:	68bb      	ldr	r3, [r7, #8]
 8008444:	4013      	ands	r3, r2
 8008446:	68ba      	ldr	r2, [r7, #8]
 8008448:	429a      	cmp	r2, r3
 800844a:	bf0c      	ite	eq
 800844c:	2301      	moveq	r3, #1
 800844e:	2300      	movne	r3, #0
 8008450:	b2db      	uxtb	r3, r3
 8008452:	461a      	mov	r2, r3
 8008454:	79fb      	ldrb	r3, [r7, #7]
 8008456:	429a      	cmp	r2, r3
 8008458:	f43f af4a 	beq.w	80082f0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800845c:	2300      	movs	r3, #0
}
 800845e:	4618      	mov	r0, r3
 8008460:	3770      	adds	r7, #112	; 0x70
 8008462:	46bd      	mov	sp, r7
 8008464:	bd80      	pop	{r7, pc}
	...

08008468 <arm_cos_f32>:
  int32_t n;
  float32_t findex;

  /* input x is in radians */
  /* Scale input to [0 1] range from [0 2*PI] , divide input by 2*pi, add 0.25 (pi/2) to read sine table */
  in = x * 0.159154943092f + 0.25f;
 8008468:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 800846c:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 80084e0 <arm_cos_f32+0x78>

  /* fractional value calculation */
  fract = findex - (float32_t) index;

  /* Read two nearest values of input value from the cos table */
  a = sinTable_f32[index];
 8008470:	4a1c      	ldr	r2, [pc, #112]	; (80084e4 <arm_cos_f32+0x7c>)
  in = x * 0.159154943092f + 0.25f;
 8008472:	eee0 7a07 	vfma.f32	s15, s0, s14
  findex = (float32_t)FAST_MATH_TABLE_SIZE * in;
 8008476:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 80084e8 <arm_cos_f32+0x80>
  if (in < 0.0f)
 800847a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
  n = (int32_t) in;
 800847e:	eebd 0ae7 	vcvt.s32.f32	s0, s15
  if (in < 0.0f)
 8008482:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    n--;
 8008486:	bf42      	ittt	mi
 8008488:	ee10 3a10 	vmovmi	r3, s0
 800848c:	f103 33ff 	addmi.w	r3, r3, #4294967295
 8008490:	ee00 3a10 	vmovmi	s0, r3
  in = in - (float32_t) n;
 8008494:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 8008498:	ee37 0ac0 	vsub.f32	s0, s15, s0
  findex = (float32_t)FAST_MATH_TABLE_SIZE * in;
 800849c:	ee20 0a07 	vmul.f32	s0, s0, s14
  index = (uint16_t)findex;
 80084a0:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 80084a4:	ee17 3a90 	vmov	r3, s15
 80084a8:	b29b      	uxth	r3, r3
  if (index >= FAST_MATH_TABLE_SIZE) {
 80084aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    index = 0;
 80084ae:	bf24      	itt	cs
 80084b0:	2300      	movcs	r3, #0
    findex -= (float32_t)FAST_MATH_TABLE_SIZE;
 80084b2:	ee30 0a47 	vsubcs.f32	s0, s0, s14
  fract = findex - (float32_t) index;
 80084b6:	ee07 3a90 	vmov	s15, r3
  a = sinTable_f32[index];
 80084ba:	eb02 0183 	add.w	r1, r2, r3, lsl #2
  fract = findex - (float32_t) index;
 80084be:	eef8 7a67 	vcvt.f32.u32	s15, s15
  b = sinTable_f32[index+1];

  /* Linear interpolation process */
  cosVal = (1.0f - fract) * a + fract * b;
 80084c2:	ed91 7a01 	vldr	s14, [r1, #4]
  fract = findex - (float32_t) index;
 80084c6:	ee30 0a67 	vsub.f32	s0, s0, s15
  cosVal = (1.0f - fract) * a + fract * b;
 80084ca:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80084ce:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80084d2:	ee20 0a07 	vmul.f32	s0, s0, s14
 80084d6:	ed91 7a00 	vldr	s14, [r1]

  /* Return output value */
  return (cosVal);
}
 80084da:	eea7 0a87 	vfma.f32	s0, s15, s14
 80084de:	4770      	bx	lr
 80084e0:	3e22f983 	.word	0x3e22f983
 80084e4:	0800a8a8 	.word	0x0800a8a8
 80084e8:	44000000 	.word	0x44000000

080084ec <arm_vlog_f32>:

void arm_vlog_f32(
  const float32_t * pSrc,
        float32_t * pDst,
        uint32_t blockSize)
{
 80084ec:	b570      	push	{r4, r5, r6, lr}
 80084ee:	4605      	mov	r5, r0
 80084f0:	460e      	mov	r6, r1
 80084f2:	4614      	mov	r4, r2
#else
   blkCnt = blockSize;
#endif
#endif

   while (blkCnt > 0U)
 80084f4:	b904      	cbnz	r4, 80084f8 <arm_vlog_f32+0xc>
      *pDst++ = logf(*pSrc++);
  
      /* Decrement loop counter */
      blkCnt--;
   }
}
 80084f6:	bd70      	pop	{r4, r5, r6, pc}
      *pDst++ = logf(*pSrc++);
 80084f8:	ecb5 0a01 	vldmia	r5!, {s0}
      blkCnt--;
 80084fc:	3c01      	subs	r4, #1
      *pDst++ = logf(*pSrc++);
 80084fe:	f001 f995 	bl	800982c <logf>
 8008502:	eca6 0a01 	vstmia	r6!, {s0}
      blkCnt--;
 8008506:	e7f5      	b.n	80084f4 <arm_vlog_f32+0x8>

08008508 <arm_absmax_f32>:

  /* Initialise index value to zero. */
  outIndex = 0U;

  /* Load first input value that act as reference value for comparision */
  out = fabsf(*pSrc++);
 8008508:	ecf0 7a01 	vldmia	r0!, {s15}
 800850c:	eef0 7ae7 	vabs.f32	s15, s15
{
 8008510:	b530      	push	{r4, r5, lr}

  /* Initialize blkCnt with number of samples */
  blkCnt = (blockSize - 1U);
 8008512:	1e4c      	subs	r4, r1, #1
  outIndex = 0U;
 8008514:	2500      	movs	r5, #0


  while (blkCnt > 0U)
 8008516:	b91c      	cbnz	r4, 8008520 <arm_absmax_f32+0x18>
    /* Decrement loop counter */
    blkCnt--;
  }

  /* Store the maximum value and it's index into destination pointers */
  *pResult = out;
 8008518:	edc2 7a00 	vstr	s15, [r2]
  *pIndex = outIndex;
 800851c:	601d      	str	r5, [r3, #0]
}
 800851e:	bd30      	pop	{r4, r5, pc}
    maxVal = fabsf(*pSrc++);
 8008520:	ecb0 7a01 	vldmia	r0!, {s14}
 8008524:	eeb0 7ac7 	vabs.f32	s14, s14
    if (out < maxVal)
 8008528:	eef4 7ac7 	vcmpe.f32	s15, s14
 800852c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
      outIndex = blockSize - blkCnt;
 8008530:	bf44      	itt	mi
 8008532:	1b0d      	submi	r5, r1, r4
      out = maxVal;
 8008534:	eef0 7a47 	vmovmi.f32	s15, s14
    blkCnt--;
 8008538:	3c01      	subs	r4, #1
 800853a:	e7ec      	b.n	8008516 <arm_absmax_f32+0xe>

0800853c <arm_absmax_q15>:
void arm_absmax_q15(
  const q15_t * pSrc,
        uint32_t blockSize,
        q15_t * pResult,
        uint32_t * pIndex)
{
 800853c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
        uint32_t index;                                /* index of maximum value */                         \
                                                                                                            \
  /* Initialize index value to zero. */                                                                     \
  outIndex = 0U;                                                                                            \
  /* Load first input value that act as reference value for comparision */                                  \
  out = *pSrc++;                                                                                            \
 8008540:	f9b0 4000 	ldrsh.w	r4, [r0]
  out = (out > 0) ? out : (q15_t)__QSUB16(0, out);                                                                           \
 8008544:	2c00      	cmp	r4, #0
 8008546:	dc03      	bgt.n	8008550 <arm_absmax_q15+0x14>

__STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8008548:	2500      	movs	r5, #0
 800854a:	fad5 f414 	qsub16	r4, r5, r4
 800854e:	b224      	sxth	r4, r4
  /* Initialize index of extrema value. */                                                                  \
  index = 0U;                                                                                               \
                                                                                                            \
  /* Loop unrolling: Compute 4 outputs at a time */                                                         \
  blkCnt = (blockSize - 1U) >> 2U;                                                                          \
 8008550:	1e4e      	subs	r6, r1, #1
  index = 0U;                                                                                               \
 8008552:	2500      	movs	r5, #0
 8008554:	f100 0e0a 	add.w	lr, r0, #10
  blkCnt = (blockSize - 1U) >> 2U;                                                                          \
 8008558:	ea4f 0996 	mov.w	r9, r6, lsr #2
                                                                                                            \
  while (blkCnt > 0U)                                                                                       \
 800855c:	f026 0a03 	bic.w	sl, r6, #3
  outIndex = 0U;                                                                                            \
 8008560:	46ac      	mov	ip, r5
 8008562:	46a8      	mov	r8, r5
  while (blkCnt > 0U)                                                                                       \
 8008564:	4555      	cmp	r5, sl
 8008566:	d10c      	bne.n	8008582 <arm_absmax_q15+0x46>
 8008568:	eb00 00c9 	add.w	r0, r0, r9, lsl #3
    /* Decrement loop counter */                                                                            \
    blkCnt--;                                                                                               \
  }                                                                                                         \
                                                                                                            \
  /* Loop unrolling: Compute remaining outputs */                                                           \
  blkCnt = (blockSize - 1U) % 4U;                                                                           \
 800856c:	f006 0503 	and.w	r5, r6, #3
 8008570:	2700      	movs	r7, #0
 8008572:	3002      	adds	r0, #2
                                                                                                            \
                                                                                                            \
  while (blkCnt > 0U)                                                                                       \
 8008574:	2d00      	cmp	r5, #0
 8008576:	d13c      	bne.n	80085f2 <arm_absmax_q15+0xb6>
    /* Decrement loop counter */                                                                            \
    blkCnt--;                                                                                               \
  }                                                                                                         \
                                                                                                            \
  /* Store the extrema value and it's index into destination pointers */                                    \
  *pResult = out;                                                                                           \
 8008578:	8014      	strh	r4, [r2, #0]
  *pIndex = outIndex;  
 800857a:	f8c3 c000 	str.w	ip, [r3]
}
 800857e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    cur_absmax = *pSrc++;                                                                                     \
 8008582:	f93e 7c08 	ldrsh.w	r7, [lr, #-8]
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                \
 8008586:	2f00      	cmp	r7, #0
 8008588:	dc02      	bgt.n	8008590 <arm_absmax_q15+0x54>
 800858a:	fad8 f717 	qsub16	r7, r8, r7
 800858e:	b23f      	sxth	r7, r7
    if (cur_absmax > out)                                                                         \
 8008590:	42bc      	cmp	r4, r7
 8008592:	bfb8      	it	lt
 8008594:	463c      	movlt	r4, r7
    cur_absmax = *pSrc++;                                                                                     \
 8008596:	f93e 7c06 	ldrsh.w	r7, [lr, #-6]
 800859a:	bfb8      	it	lt
 800859c:	f105 0c01 	addlt.w	ip, r5, #1
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                \
 80085a0:	2f00      	cmp	r7, #0
 80085a2:	dc02      	bgt.n	80085aa <arm_absmax_q15+0x6e>
 80085a4:	fad8 f717 	qsub16	r7, r8, r7
 80085a8:	b23f      	sxth	r7, r7
    if (cur_absmax > out)                                                                         \
 80085aa:	42bc      	cmp	r4, r7
 80085ac:	bfb8      	it	lt
 80085ae:	463c      	movlt	r4, r7
    cur_absmax = *pSrc++;                                                                                     \
 80085b0:	f93e 7c04 	ldrsh.w	r7, [lr, #-4]
 80085b4:	bfb8      	it	lt
 80085b6:	f105 0c02 	addlt.w	ip, r5, #2
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                \
 80085ba:	2f00      	cmp	r7, #0
 80085bc:	dc02      	bgt.n	80085c4 <arm_absmax_q15+0x88>
 80085be:	fad8 f717 	qsub16	r7, r8, r7
 80085c2:	b23f      	sxth	r7, r7
    if (cur_absmax > out)                                                                          \
 80085c4:	42bc      	cmp	r4, r7
 80085c6:	bfb8      	it	lt
 80085c8:	463c      	movlt	r4, r7
    cur_absmax = *pSrc++;                                                                                     \
 80085ca:	f93e 7c02 	ldrsh.w	r7, [lr, #-2]
 80085ce:	bfb8      	it	lt
 80085d0:	f105 0c03 	addlt.w	ip, r5, #3
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                 \
 80085d4:	2f00      	cmp	r7, #0
 80085d6:	dc02      	bgt.n	80085de <arm_absmax_q15+0xa2>
 80085d8:	fad8 f717 	qsub16	r7, r8, r7
 80085dc:	b23f      	sxth	r7, r7
    if (cur_absmax > out)                                                                          \
 80085de:	42bc      	cmp	r4, r7
 80085e0:	f105 0504 	add.w	r5, r5, #4
 80085e4:	f10e 0e08 	add.w	lr, lr, #8
 80085e8:	bfac      	ite	ge
 80085ea:	4627      	movge	r7, r4
      outIndex = index + 4U;                                                                                \
 80085ec:	46ac      	movlt	ip, r5
  outIndex = 0U;                                                                                            \
 80085ee:	463c      	mov	r4, r7
 80085f0:	e7b8      	b.n	8008564 <arm_absmax_q15+0x28>
    cur_absmax = *pSrc++;                                                                                     \
 80085f2:	f930 6b02 	ldrsh.w	r6, [r0], #2
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                 \
 80085f6:	2e00      	cmp	r6, #0
 80085f8:	dc02      	bgt.n	8008600 <arm_absmax_q15+0xc4>
 80085fa:	fad7 f616 	qsub16	r6, r7, r6
 80085fe:	b236      	sxth	r6, r6
    if (cur_absmax > out)                                                                         \
 8008600:	42b4      	cmp	r4, r6
      outIndex = blockSize - blkCnt;                                                                        \
 8008602:	bfbc      	itt	lt
 8008604:	eba1 0c05 	sublt.w	ip, r1, r5
    if (cur_absmax > out)                                                                         \
 8008608:	4634      	movlt	r4, r6
    blkCnt--;                                                                                               \
 800860a:	3d01      	subs	r5, #1
 800860c:	e7b2      	b.n	8008574 <arm_absmax_q15+0x38>

0800860e <arm_bitreversal_32>:

void arm_bitreversal_32(
        uint32_t *pSrc,
  const uint16_t bitRevLen,
  const uint16_t *pBitRevTab)
{
 800860e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t a, b, i, tmp;

  for (i = 0; i < bitRevLen; )
 8008612:	2300      	movs	r3, #0
{
 8008614:	4688      	mov	r8, r1
  {
     a = pBitRevTab[i    ] >> 2;
     b = pBitRevTab[i + 1] >> 2;
 8008616:	f102 0c02 	add.w	ip, r2, #2
  for (i = 0; i < bitRevLen; )
 800861a:	4598      	cmp	r8, r3
 800861c:	d801      	bhi.n	8008622 <arm_bitreversal_32+0x14>
     pSrc[a+1] = pSrc[b+1];
     pSrc[b+1] = tmp;

    i += 2;
  }
}
 800861e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     a = pBitRevTab[i    ] >> 2;
 8008622:	f832 5013 	ldrh.w	r5, [r2, r3, lsl #1]
     b = pBitRevTab[i + 1] >> 2;
 8008626:	f83c 4013 	ldrh.w	r4, [ip, r3, lsl #1]
    i += 2;
 800862a:	3302      	adds	r3, #2
     a = pBitRevTab[i    ] >> 2;
 800862c:	08ad      	lsrs	r5, r5, #2
     b = pBitRevTab[i + 1] >> 2;
 800862e:	08a4      	lsrs	r4, r4, #2
     tmp = pSrc[a];
 8008630:	f850 e025 	ldr.w	lr, [r0, r5, lsl #2]
 8008634:	00af      	lsls	r7, r5, #2
     pSrc[a] = pSrc[b];
 8008636:	f850 1024 	ldr.w	r1, [r0, r4, lsl #2]
 800863a:	00a6      	lsls	r6, r4, #2
 800863c:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
     tmp = pSrc[a+1];
 8008640:	1d3d      	adds	r5, r7, #4
     pSrc[b] = tmp;
 8008642:	f840 e024 	str.w	lr, [r0, r4, lsl #2]
     pSrc[a+1] = pSrc[b+1];
 8008646:	1d34      	adds	r4, r6, #4
     tmp = pSrc[a+1];
 8008648:	5947      	ldr	r7, [r0, r5]
     pSrc[a+1] = pSrc[b+1];
 800864a:	5906      	ldr	r6, [r0, r4]
 800864c:	5146      	str	r6, [r0, r5]
     pSrc[b+1] = tmp;
 800864e:	5107      	str	r7, [r0, r4]
    i += 2;
 8008650:	e7e3      	b.n	800861a <arm_bitreversal_32+0xc>
	...

08008654 <arm_cfft_init_512_f32>:

  @par          Use of this function is mandatory only for the MVE version of the FFT.
                Other versions can still initialize directly the data structure using 
                variables declared in arm_const_structs.h
 */
CFFTINIT_F32(512,256)
 8008654:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008658:	8003      	strh	r3, [r0, #0]
 800865a:	4b04      	ldr	r3, [pc, #16]	; (800866c <arm_cfft_init_512_f32+0x18>)
 800865c:	899a      	ldrh	r2, [r3, #12]
 800865e:	8182      	strh	r2, [r0, #12]
 8008660:	689a      	ldr	r2, [r3, #8]
 8008662:	685b      	ldr	r3, [r3, #4]
 8008664:	6082      	str	r2, [r0, #8]
 8008666:	6043      	str	r3, [r0, #4]
 8008668:	2000      	movs	r0, #0
 800866a:	4770      	bx	lr
 800866c:	0800a898 	.word	0x0800a898

08008670 <arm_radix8_butterfly_f32>:
         pSrc[2 * i7 + 1] = t2 + r3;
         r1 = (r6 - r8) * C81;
         r6 = (r6 + r8) * C81;
         r2 = (s6 - s8) * C81;
         s6 = (s6 + s8) * C81;
         t1 = r5 - r1;
 8008670:	eddf 5ab7 	vldr	s11, [pc, #732]	; 8008950 <arm_radix8_butterfly_f32+0x2e0>
 8008674:	eeb0 5a65 	vmov.f32	s10, s11
{
 8008678:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800867c:	ed2d 8b10 	vpush	{d8-d15}
 8008680:	b08f      	sub	sp, #60	; 0x3c
 8008682:	9001      	str	r0, [sp, #4]
 8008684:	9103      	str	r1, [sp, #12]
 8008686:	920d      	str	r2, [sp, #52]	; 0x34
 8008688:	9304      	str	r3, [sp, #16]
   n2 = fftLen;
 800868a:	9102      	str	r1, [sp, #8]
      n2 = n2 >> 3;
 800868c:	9b02      	ldr	r3, [sp, #8]
 800868e:	2018      	movs	r0, #24
      i1 = 0;
 8008690:	f04f 0900 	mov.w	r9, #0
      n2 = n2 >> 3;
 8008694:	08d9      	lsrs	r1, r3, #3
      i1 = 0;
 8008696:	00da      	lsls	r2, r3, #3
 8008698:	014b      	lsls	r3, r1, #5
 800869a:	fb00 f401 	mul.w	r4, r0, r1
 800869e:	2028      	movs	r0, #40	; 0x28
 80086a0:	ea4f 1b01 	mov.w	fp, r1, lsl #4
 80086a4:	9308      	str	r3, [sp, #32]
 80086a6:	9b01      	ldr	r3, [sp, #4]
 80086a8:	940c      	str	r4, [sp, #48]	; 0x30
 80086aa:	eb03 1c41 	add.w	ip, r3, r1, lsl #5
 80086ae:	fb00 f401 	mul.w	r4, r0, r1
 80086b2:	00cb      	lsls	r3, r1, #3
 80086b4:	2030      	movs	r0, #48	; 0x30
 80086b6:	9406      	str	r4, [sp, #24]
 80086b8:	9307      	str	r3, [sp, #28]
 80086ba:	f06f 0317 	mvn.w	r3, #23
 80086be:	fb00 f401 	mul.w	r4, r0, r1
 80086c2:	2038      	movs	r0, #56	; 0x38
 80086c4:	434b      	muls	r3, r1
 80086c6:	9405      	str	r4, [sp, #20]
 80086c8:	eb0c 0703 	add.w	r7, ip, r3
 80086cc:	fb00 fa01 	mul.w	sl, r0, r1
 80086d0:	9801      	ldr	r0, [sp, #4]
 80086d2:	eb07 1641 	add.w	r6, r7, r1, lsl #5
 80086d6:	f100 0e04 	add.w	lr, r0, #4
 80086da:	18f5      	adds	r5, r6, r3
 80086dc:	eb05 1441 	add.w	r4, r5, r1, lsl #5
 80086e0:	4423      	add	r3, r4
 80086e2:	eb03 1841 	add.w	r8, r3, r1, lsl #5
         r1 = pSrc[2 * i1] + pSrc[2 * i5];
 80086e6:	eddc 7a00 	vldr	s15, [ip]
 80086ea:	ed1e 7a01 	vldr	s14, [lr, #-4]
         r2 = pSrc[2 * i2] + pSrc[2 * i6];
 80086ee:	edd7 3a00 	vldr	s7, [r7]
         r1 = pSrc[2 * i1] + pSrc[2 * i5];
 80086f2:	ee77 6a27 	vadd.f32	s13, s14, s15
         r3 = pSrc[2 * i3] + pSrc[2 * i7];
 80086f6:	edd5 4a00 	vldr	s9, [r5]
         r5 = pSrc[2 * i1] - pSrc[2 * i5];
 80086fa:	ee37 7a67 	vsub.f32	s14, s14, s15
         r2 = pSrc[2 * i2] + pSrc[2 * i6];
 80086fe:	edd6 7a00 	vldr	s15, [r6]
         r4 = pSrc[2 * i4] + pSrc[2 * i8];
 8008702:	ed98 3a00 	vldr	s6, [r8]
 8008706:	edd3 2a00 	vldr	s5, [r3]
         r2 = pSrc[2 * i2] + pSrc[2 * i6];
 800870a:	ee33 6aa7 	vadd.f32	s12, s7, s15
         r6 = pSrc[2 * i2] - pSrc[2 * i6];
 800870e:	ee73 3ae7 	vsub.f32	s7, s7, s15
         r3 = pSrc[2 * i3] + pSrc[2 * i7];
 8008712:	edd4 7a00 	vldr	s15, [r4]
 8008716:	ee34 4aa7 	vadd.f32	s8, s9, s15
         r7 = pSrc[2 * i3] - pSrc[2 * i7];
 800871a:	ee74 7ae7 	vsub.f32	s15, s9, s15
         r4 = pSrc[2 * i4] + pSrc[2 * i8];
 800871e:	ee72 4a83 	vadd.f32	s9, s5, s6
         t1 = r1 - r3;
 8008722:	ee36 8ac4 	vsub.f32	s16, s13, s8
         r1 = r1 + r3;
 8008726:	ee76 6a84 	vadd.f32	s13, s13, s8
         r3 = r2 - r4;
 800872a:	ee36 0a64 	vsub.f32	s0, s12, s9
         r2 = r2 + r4;
 800872e:	ee36 6a24 	vadd.f32	s12, s12, s9
         r8 = pSrc[2 * i4] - pSrc[2 * i8];
 8008732:	ee72 2ac3 	vsub.f32	s5, s5, s6
         pSrc[2 * i1] = r1 + r2;
 8008736:	ee76 4a86 	vadd.f32	s9, s13, s12
         pSrc[2 * i5] = r1 - r2;
 800873a:	ee76 6ac6 	vsub.f32	s13, s13, s12
         pSrc[2 * i1] = r1 + r2;
 800873e:	ed4e 4a01 	vstr	s9, [lr, #-4]
         pSrc[2 * i5] = r1 - r2;
 8008742:	edcc 6a00 	vstr	s13, [ip]
         r1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 8008746:	ed9c 6a01 	vldr	s12, [ip, #4]
 800874a:	edde 4a00 	vldr	s9, [lr]
         r2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 800874e:	ed97 4a01 	vldr	s8, [r7, #4]
         r1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 8008752:	ee74 6a86 	vadd.f32	s13, s9, s12
         s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 8008756:	ed95 3a01 	vldr	s6, [r5, #4]
         s5 = pSrc[2 * i1 + 1] - pSrc[2 * i5 + 1];
 800875a:	ee34 6ac6 	vsub.f32	s12, s9, s12
         r2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 800875e:	edd6 4a01 	vldr	s9, [r6, #4]
         r4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 8008762:	edd8 1a01 	vldr	s3, [r8, #4]
         r2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 8008766:	ee34 2a24 	vadd.f32	s4, s8, s9
         s6 = pSrc[2 * i2 + 1] - pSrc[2 * i6 + 1];
 800876a:	ee34 4a64 	vsub.f32	s8, s8, s9
         s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 800876e:	edd4 4a01 	vldr	s9, [r4, #4]
 8008772:	ee33 1a24 	vadd.f32	s2, s6, s9
         s7 = pSrc[2 * i3 + 1] - pSrc[2 * i7 + 1];
 8008776:	ee73 4a64 	vsub.f32	s9, s6, s9
         r4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 800877a:	ed93 3a01 	vldr	s6, [r3, #4]
 800877e:	ee73 0a21 	vadd.f32	s1, s6, s3
         s8 = pSrc[2 * i4 + 1] - pSrc[2 * i8 + 1];
 8008782:	ee33 3a61 	vsub.f32	s6, s6, s3
         t2 = r1 - s3;
 8008786:	ee76 1ac1 	vsub.f32	s3, s13, s2
         r1 = r1 + s3;
 800878a:	ee76 6a81 	vadd.f32	s13, s13, s2
         s3 = r2 - r4;
 800878e:	ee32 1a60 	vsub.f32	s2, s4, s1
         r2 = r2 + r4;
 8008792:	ee32 2a20 	vadd.f32	s4, s4, s1
         pSrc[2 * i1 + 1] = r1 + r2;
 8008796:	ee76 0a82 	vadd.f32	s1, s13, s4
         pSrc[2 * i5 + 1] = r1 - r2;
 800879a:	ee76 6ac2 	vsub.f32	s13, s13, s4
         pSrc[2 * i7]     = t1 - s3;
 800879e:	ee38 2a41 	vsub.f32	s4, s16, s2
         pSrc[2 * i1 + 1] = r1 + r2;
 80087a2:	edce 0a00 	vstr	s1, [lr]
         pSrc[2 * i5 + 1] = r1 - r2;
 80087a6:	4496      	add	lr, r2
 80087a8:	edcc 6a01 	vstr	s13, [ip, #4]
         pSrc[2 * i3]     = t1 + s3;
 80087ac:	ee78 6a01 	vadd.f32	s13, s16, s2
 80087b0:	4494      	add	ip, r2
 80087b2:	edc5 6a00 	vstr	s13, [r5]
         pSrc[2 * i3 + 1] = t2 - r3;
 80087b6:	ee71 6ac0 	vsub.f32	s13, s3, s0
         pSrc[2 * i7]     = t1 - s3;
 80087ba:	ed84 2a00 	vstr	s4, [r4]
         r2 = (s6 - s8) * C81;
 80087be:	ee34 2a43 	vsub.f32	s4, s8, s6
         s6 = (s6 + s8) * C81;
 80087c2:	ee34 4a03 	vadd.f32	s8, s8, s6
         pSrc[2 * i3 + 1] = t2 - r3;
 80087c6:	edc5 6a01 	vstr	s13, [r5, #4]
         pSrc[2 * i7 + 1] = t2 + r3;
 80087ca:	ee70 6a21 	vadd.f32	s13, s0, s3
         r1 = (r6 - r8) * C81;
 80087ce:	ee73 1ae2 	vsub.f32	s3, s7, s5
 80087d2:	4415      	add	r5, r2
         t1 = r5 - r1;
 80087d4:	eeb0 3a47 	vmov.f32	s6, s14
         pSrc[2 * i7 + 1] = t2 + r3;
 80087d8:	edc4 6a01 	vstr	s13, [r4, #4]
         r6 = (r6 + r8) * C81;
 80087dc:	ee73 6aa2 	vadd.f32	s13, s7, s5
         r5 = r5 + r1;
         r8 = r7 - r6;
 80087e0:	eef0 3a67 	vmov.f32	s7, s15
 80087e4:	4414      	add	r4, r2
         r7 = r7 + r6;
         t2 = s5 - r2;
 80087e6:	eef0 2a46 	vmov.f32	s5, s12
         r7 = r7 + r6;
 80087ea:	eee6 7aa5 	vfma.f32	s15, s13, s11
         r8 = r7 - r6;
 80087ee:	eee6 3ae5 	vfms.f32	s7, s13, s11
         s5 = s5 + r2;
 80087f2:	eef0 6a46 	vmov.f32	s13, s12
         s8 = s7 - s6;
         s7 = s7 + s6;
 80087f6:	eeb0 6a64 	vmov.f32	s12, s9
         t2 = s5 - r2;
 80087fa:	eee2 2a65 	vfms.f32	s5, s4, s11
         s5 = s5 + r2;
 80087fe:	eee2 6a25 	vfma.f32	s13, s4, s11
         r5 = r5 + r1;
 8008802:	eea1 7aa5 	vfma.f32	s14, s3, s11
         s7 = s7 + s6;
 8008806:	eea4 6a25 	vfma.f32	s12, s8, s11
         s8 = s7 - s6;
 800880a:	eeb0 2a64 	vmov.f32	s4, s9
         t1 = r5 - r1;
 800880e:	eea1 3ae5 	vfms.f32	s6, s3, s11
         s8 = s7 - s6;
 8008812:	eea4 2a65 	vfms.f32	s4, s8, s11
         pSrc[2 * i2]     = r5 + s7;
 8008816:	ee77 4a06 	vadd.f32	s9, s14, s12
         pSrc[2 * i8]     = r5 - s7;
 800881a:	ee37 7a46 	vsub.f32	s14, s14, s12
         pSrc[2 * i2]     = r5 + s7;
 800881e:	edc7 4a00 	vstr	s9, [r7]
         pSrc[2 * i8]     = r5 - s7;
 8008822:	ed88 7a00 	vstr	s14, [r8]
         pSrc[2 * i6]     = t1 + s8;
 8008826:	ee33 7a02 	vadd.f32	s14, s6, s4
         pSrc[2 * i4]     = t1 - s8;
 800882a:	ee33 3a42 	vsub.f32	s6, s6, s4
         pSrc[2 * i6]     = t1 + s8;
 800882e:	ed86 7a00 	vstr	s14, [r6]
         pSrc[2 * i2 + 1] = s5 - r7;
 8008832:	ee36 7ae7 	vsub.f32	s14, s13, s15
         pSrc[2 * i8 + 1] = s5 + r7;
 8008836:	ee77 7aa6 	vadd.f32	s15, s15, s13
         pSrc[2 * i4]     = t1 - s8;
 800883a:	ed83 3a00 	vstr	s6, [r3]
         pSrc[2 * i2 + 1] = s5 - r7;
 800883e:	ed87 7a01 	vstr	s14, [r7, #4]
         pSrc[2 * i8 + 1] = s5 + r7;
 8008842:	4417      	add	r7, r2
 8008844:	edc8 7a01 	vstr	s15, [r8, #4]
         pSrc[2 * i6 + 1] = t2 - r8;
 8008848:	ee72 7ae3 	vsub.f32	s15, s5, s7
         pSrc[2 * i4 + 1] = t2 + r8;
 800884c:	ee73 3aa2 	vadd.f32	s7, s7, s5
 8008850:	4490      	add	r8, r2
         pSrc[2 * i6 + 1] = t2 - r8;
 8008852:	edc6 7a01 	vstr	s15, [r6, #4]
         pSrc[2 * i4 + 1] = t2 + r8;
 8008856:	4416      	add	r6, r2
 8008858:	edc3 3a01 	vstr	s7, [r3, #4]

         i1 += n1;
 800885c:	4413      	add	r3, r2
 800885e:	9802      	ldr	r0, [sp, #8]
 8008860:	4481      	add	r9, r0
      } while (i1 < fftLen);
 8008862:	9803      	ldr	r0, [sp, #12]
 8008864:	4548      	cmp	r0, r9
 8008866:	f63f af3e 	bhi.w	80086e6 <arm_radix8_butterfly_f32+0x76>

      if (n2 < 8)
 800886a:	2907      	cmp	r1, #7
 800886c:	f240 8174 	bls.w	8008b58 <arm_radix8_butterfly_f32+0x4e8>
 8008870:	9801      	ldr	r0, [sp, #4]
         break;

      ia1 = 0;
      j = 1;
 8008872:	2401      	movs	r4, #1
 8008874:	9b08      	ldr	r3, [sp, #32]
 8008876:	4403      	add	r3, r0
 8008878:	930b      	str	r3, [sp, #44]	; 0x2c
 800887a:	9b07      	ldr	r3, [sp, #28]
 800887c:	4403      	add	r3, r0
 800887e:	930a      	str	r3, [sp, #40]	; 0x28
 8008880:	9b06      	ldr	r3, [sp, #24]
 8008882:	4403      	add	r3, r0
 8008884:	9309      	str	r3, [sp, #36]	; 0x24
 8008886:	eb0b 0300 	add.w	r3, fp, r0
 800888a:	9308      	str	r3, [sp, #32]
 800888c:	9b05      	ldr	r3, [sp, #20]
 800888e:	4403      	add	r3, r0
 8008890:	9307      	str	r3, [sp, #28]
 8008892:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008894:	4403      	add	r3, r0
 8008896:	9306      	str	r3, [sp, #24]
 8008898:	eb0a 0300 	add.w	r3, sl, r0
 800889c:	9305      	str	r3, [sp, #20]
      ia1 = 0;
 800889e:	2300      	movs	r3, #0

      do
      {
         /*  index calculation for the coefficients */
         id  = ia1 + twidCoefModifier;
 80088a0:	9804      	ldr	r0, [sp, #16]
         si5 = pCoef[2 * ia4 + 1];
         si6 = pCoef[2 * ia5 + 1];
         si7 = pCoef[2 * ia6 + 1];
         si8 = pCoef[2 * ia7 + 1];

         i1 = j;
 80088a2:	46a3      	mov	fp, r4
         id  = ia1 + twidCoefModifier;
 80088a4:	4403      	add	r3, r0
         co2 = pCoef[2 * ia1];
 80088a6:	980d      	ldr	r0, [sp, #52]	; 0x34
 80088a8:	eb00 05c3 	add.w	r5, r0, r3, lsl #3
 80088ac:	f06f 002f 	mvn.w	r0, #47	; 0x2f
 80088b0:	edd5 1a00 	vldr	s3, [r5]
         co3 = pCoef[2 * ia2];
 80088b4:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 80088b8:	ed95 8a00 	vldr	s16, [r5]
         co4 = pCoef[2 * ia3];
 80088bc:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 80088c0:	edd5 4a00 	vldr	s9, [r5]
         co5 = pCoef[2 * ia4];
 80088c4:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 80088c8:	ed95 9a00 	vldr	s18, [r5]
         co6 = pCoef[2 * ia5];
 80088cc:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 80088d0:	edd5 3a00 	vldr	s7, [r5]
         co7 = pCoef[2 * ia6];
 80088d4:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 80088d8:	edd5 0a00 	vldr	s1, [r5]
         co8 = pCoef[2 * ia7];
 80088dc:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 80088e0:	edd5 2a00 	vldr	s5, [r5]
         si2 = pCoef[2 * ia1 + 1];
 80088e4:	fb00 5503 	mla	r5, r0, r3, r5
 80088e8:	9801      	ldr	r0, [sp, #4]
 80088ea:	ed95 1a01 	vldr	s2, [r5, #4]
         si3 = pCoef[2 * ia2 + 1];
 80088ee:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 80088f2:	eb00 0ac4 	add.w	sl, r0, r4, lsl #3
 80088f6:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80088f8:	edd5 8a01 	vldr	s17, [r5, #4]
         si4 = pCoef[2 * ia3 + 1];
 80088fc:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8008900:	eb00 09c4 	add.w	r9, r0, r4, lsl #3
 8008904:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008906:	ed95 4a01 	vldr	s8, [r5, #4]
         si5 = pCoef[2 * ia4 + 1];
 800890a:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 800890e:	eb00 08c4 	add.w	r8, r0, r4, lsl #3
 8008912:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008914:	edd5 9a01 	vldr	s19, [r5, #4]
         si6 = pCoef[2 * ia5 + 1];
 8008918:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 800891c:	eb00 0ec4 	add.w	lr, r0, r4, lsl #3
 8008920:	9808      	ldr	r0, [sp, #32]
 8008922:	ed95 3a01 	vldr	s6, [r5, #4]
         si7 = pCoef[2 * ia6 + 1];
 8008926:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 800892a:	eb00 0cc4 	add.w	ip, r0, r4, lsl #3
 800892e:	9807      	ldr	r0, [sp, #28]
 8008930:	ed95 0a01 	vldr	s0, [r5, #4]
         si8 = pCoef[2 * ia7 + 1];
 8008934:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8008938:	eb00 07c4 	add.w	r7, r0, r4, lsl #3
 800893c:	9806      	ldr	r0, [sp, #24]
 800893e:	ed95 2a01 	vldr	s4, [r5, #4]
         i1 = j;
 8008942:	eb00 06c4 	add.w	r6, r0, r4, lsl #3
 8008946:	9805      	ldr	r0, [sp, #20]
 8008948:	eb00 05c4 	add.w	r5, r0, r4, lsl #3
 800894c:	e002      	b.n	8008954 <arm_radix8_butterfly_f32+0x2e4>
 800894e:	bf00      	nop
 8008950:	3f3504f3 	.word	0x3f3504f3
            i4 = i3 + n2;
            i5 = i4 + n2;
            i6 = i5 + n2;
            i7 = i6 + n2;
            i8 = i7 + n2;
            r1 = pSrc[2 * i1] + pSrc[2 * i5];
 8008954:	edd9 7a00 	vldr	s15, [r9]
            r5 = pSrc[2 * i1] - pSrc[2 * i5];
            r2 = pSrc[2 * i2] + pSrc[2 * i6];
 8008958:	edd8 6a00 	vldr	s13, [r8]
 800895c:	ed9e 7a00 	vldr	s14, [lr]
            r1 = pSrc[2 * i1] + pSrc[2 * i5];
 8008960:	ed9a aa00 	vldr	s20, [sl]
            r6 = pSrc[2 * i2] - pSrc[2 * i6];
            r3 = pSrc[2 * i3] + pSrc[2 * i7];
 8008964:	ed9c ba00 	vldr	s22, [ip]
            r6 = pSrc[2 * i2] - pSrc[2 * i6];
 8008968:	ee36 dac7 	vsub.f32	s26, s13, s14
            r1 = pSrc[2 * i1] + pSrc[2 * i5];
 800896c:	ee3a 6a27 	vadd.f32	s12, s20, s15
            r7 = pSrc[2 * i3] - pSrc[2 * i7];
            r4 = pSrc[2 * i4] + pSrc[2 * i8];
 8008970:	ed96 ea00 	vldr	s28, [r6]
            r5 = pSrc[2 * i1] - pSrc[2 * i5];
 8008974:	ee3a aa67 	vsub.f32	s20, s20, s15
            r2 = pSrc[2 * i2] + pSrc[2 * i6];
 8008978:	ee76 7a87 	vadd.f32	s15, s13, s14
            r3 = pSrc[2 * i3] + pSrc[2 * i7];
 800897c:	edd7 6a00 	vldr	s13, [r7]
 8008980:	ee3b 7a26 	vadd.f32	s14, s22, s13
            r7 = pSrc[2 * i3] - pSrc[2 * i7];
 8008984:	ee3b ba66 	vsub.f32	s22, s22, s13
            r4 = pSrc[2 * i4] + pSrc[2 * i8];
 8008988:	edd5 6a00 	vldr	s13, [r5]
 800898c:	ee7e aa26 	vadd.f32	s21, s28, s13
            r8 = pSrc[2 * i4] - pSrc[2 * i8];
            t1 = r1 - r3;
 8008990:	ee36 fa47 	vsub.f32	s30, s12, s14
            r1 = r1 + r3;
 8008994:	ee36 6a07 	vadd.f32	s12, s12, s14
            r3 = r2 - r4;
 8008998:	ee77 eaea 	vsub.f32	s29, s15, s21
            r2 = r2 + r4;
 800899c:	ee77 7aaa 	vadd.f32	s15, s15, s21
            r8 = pSrc[2 * i4] - pSrc[2 * i8];
 80089a0:	ee3e ea66 	vsub.f32	s28, s28, s13
            pSrc[2 * i1] = r1 + r2;
 80089a4:	ee36 7a27 	vadd.f32	s14, s12, s15
            r2 = r1 - r2;
 80089a8:	ee76 aa67 	vsub.f32	s21, s12, s15
            s1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 80089ac:	ed9a 6a01 	vldr	s12, [sl, #4]
            pSrc[2 * i1] = r1 + r2;
 80089b0:	ed8a 7a00 	vstr	s14, [sl]
            s1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 80089b4:	edd9 7a01 	vldr	s15, [r9, #4]
            s5 = pSrc[2 * i1 + 1] - pSrc[2 * i5 + 1];
            s2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 80089b8:	edd8 ca01 	vldr	s25, [r8, #4]
            s1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 80089bc:	ee36 7a27 	vadd.f32	s14, s12, s15
            s6 = pSrc[2 * i2 + 1] - pSrc[2 * i6 + 1];
            s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 80089c0:	eddc 6a01 	vldr	s13, [ip, #4]
            s5 = pSrc[2 * i1 + 1] - pSrc[2 * i5 + 1];
 80089c4:	ee76 ba67 	vsub.f32	s23, s12, s15
            s2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 80089c8:	edde 7a01 	vldr	s15, [lr, #4]
            s7 = pSrc[2 * i3 + 1] - pSrc[2 * i7 + 1];
            s4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 80089cc:	edd6 fa01 	vldr	s31, [r6, #4]
 80089d0:	edd5 da01 	vldr	s27, [r5, #4]
            s2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 80089d4:	ee3c 6aa7 	vadd.f32	s12, s25, s15
            s6 = pSrc[2 * i2 + 1] - pSrc[2 * i6 + 1];
 80089d8:	ee7c cae7 	vsub.f32	s25, s25, s15
            s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 80089dc:	edd7 7a01 	vldr	s15, [r7, #4]
 80089e0:	ee36 caa7 	vadd.f32	s24, s13, s15
            s7 = pSrc[2 * i3 + 1] - pSrc[2 * i7 + 1];
 80089e4:	ee76 7ae7 	vsub.f32	s15, s13, s15
            s4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 80089e8:	ee7f 6aad 	vadd.f32	s13, s31, s27
            s8 = pSrc[2 * i4 + 1] - pSrc[2 * i8 + 1];
 80089ec:	ee7f daed 	vsub.f32	s27, s31, s27
            t2 = s1 - s3;
 80089f0:	ee77 fa4c 	vsub.f32	s31, s14, s24
            s1 = s1 + s3;
 80089f4:	ee37 ca0c 	vadd.f32	s24, s14, s24
            s3 = s2 - s4;
 80089f8:	ee36 7a66 	vsub.f32	s14, s12, s13
            s2 = s2 + s4;
 80089fc:	ee36 6a26 	vadd.f32	s12, s12, s13
            r1 = t1 + s3;
 8008a00:	ee7f 6a07 	vadd.f32	s13, s30, s14
            t1 = t1 - s3;
 8008a04:	ee3f 7a47 	vsub.f32	s14, s30, s14
            pSrc[2 * i1 + 1] = s1 + s2;
 8008a08:	ee3c fa06 	vadd.f32	s30, s24, s12
            s2 = s1 - s2;
 8008a0c:	ee3c ca46 	vsub.f32	s24, s24, s12
            pSrc[2 * i1 + 1] = s1 + s2;
 8008a10:	ed8a fa01 	vstr	s30, [sl, #4]
            s1 = t2 - r3;
 8008a14:	ee3f faee 	vsub.f32	s30, s31, s29
            t2 = t2 + r3;
            p1 = co5 * r2;
            p2 = si5 * s2;
 8008a18:	ee29 6a8c 	vmul.f32	s12, s19, s24
 8008a1c:	4492      	add	sl, r2
            t2 = t2 + r3;
 8008a1e:	ee7e eaaf 	vadd.f32	s29, s29, s31
            p3 = co5 * s2;
            p4 = si5 * r2;
            pSrc[2 * i5]     = p1 + p2;
 8008a22:	eea9 6a2a 	vfma.f32	s12, s18, s21
 8008a26:	ed89 6a00 	vstr	s12, [r9]
            pSrc[2 * i5 + 1] = p3 - p4;
 8008a2a:	ee2a 6ae9 	vnmul.f32	s12, s21, s19
            p2 = si7 * t2;
            p3 = co7 * t2;
            p4 = si7 * t1;
            pSrc[2 * i7]     = p1 + p2;
            pSrc[2 * i7 + 1] = p3 - p4;
            r1 = (r6 - r8) * C81;
 8008a2e:	ee7d aa4e 	vsub.f32	s21, s26, s28
            pSrc[2 * i5 + 1] = p3 - p4;
 8008a32:	eea9 6a0c 	vfma.f32	s12, s18, s24
            r6 = (r6 + r8) * C81;
            s1 = (s6 - s8) * C81;
            s6 = (s6 + s8) * C81;
            t1 = r5 - r1;
 8008a36:	eeb0 ca4a 	vmov.f32	s24, s20
            r5 = r5 + r1;
 8008a3a:	eeaa aa85 	vfma.f32	s20, s21, s10
            t1 = r5 - r1;
 8008a3e:	eeaa cac5 	vfms.f32	s24, s21, s10
            r8 = r7 - r6;
 8008a42:	eef0 aa4b 	vmov.f32	s21, s22
            pSrc[2 * i5 + 1] = p3 - p4;
 8008a46:	ed89 6a01 	vstr	s12, [r9, #4]
            p2 = si3 * s1;
 8008a4a:	ee28 6a8f 	vmul.f32	s12, s17, s30
 8008a4e:	4491      	add	r9, r2
            pSrc[2 * i3]     = p1 + p2;
 8008a50:	eea8 6a26 	vfma.f32	s12, s16, s13
            pSrc[2 * i3 + 1] = p3 - p4;
 8008a54:	ee66 6ae8 	vnmul.f32	s13, s13, s17
 8008a58:	eee8 6a0f 	vfma.f32	s13, s16, s30
            pSrc[2 * i3]     = p1 + p2;
 8008a5c:	ed8c 6a00 	vstr	s12, [ip]
            s1 = (s6 - s8) * C81;
 8008a60:	ee3c 6aed 	vsub.f32	s12, s25, s27
            pSrc[2 * i3 + 1] = p3 - p4;
 8008a64:	edcc 6a01 	vstr	s13, [ip, #4]
            p2 = si7 * t2;
 8008a68:	ee60 6a2e 	vmul.f32	s13, s0, s29
 8008a6c:	4494      	add	ip, r2
            pSrc[2 * i7]     = p1 + p2;
 8008a6e:	eee0 6a87 	vfma.f32	s13, s1, s14
            pSrc[2 * i7 + 1] = p3 - p4;
 8008a72:	ee27 7a40 	vnmul.f32	s14, s14, s0
 8008a76:	eea0 7aae 	vfma.f32	s14, s1, s29
            pSrc[2 * i7]     = p1 + p2;
 8008a7a:	edc7 6a00 	vstr	s13, [r7]
            r6 = (r6 + r8) * C81;
 8008a7e:	ee7d 6a0e 	vadd.f32	s13, s26, s28
            r7 = r7 + r6;
 8008a82:	eea6 ba85 	vfma.f32	s22, s13, s10
            pSrc[2 * i7 + 1] = p3 - p4;
 8008a86:	ed87 7a01 	vstr	s14, [r7, #4]
            s6 = (s6 + s8) * C81;
 8008a8a:	ee3c 7aad 	vadd.f32	s14, s25, s27
            t2 = s5 - s1;
 8008a8e:	eef0 ca6b 	vmov.f32	s25, s23
 8008a92:	4417      	add	r7, r2
            s5 = s5 + s1;
 8008a94:	eee6 ba05 	vfma.f32	s23, s12, s10
            r8 = r7 - r6;
 8008a98:	eee6 aac5 	vfms.f32	s21, s13, s10
            t2 = s5 - s1;
 8008a9c:	eee6 ca45 	vfms.f32	s25, s12, s10
            s5 = s5 + s1;
 8008aa0:	eeb0 6a6b 	vmov.f32	s12, s23
            s8 = s7 - s6;
 8008aa4:	eef0 ba67 	vmov.f32	s23, s15
            s7 = s7 + s6;
 8008aa8:	eee7 7a05 	vfma.f32	s15, s14, s10
            s8 = s7 - s6;
 8008aac:	eee7 ba45 	vfms.f32	s23, s14, s10
            r1 = r5 + s7;
 8008ab0:	ee7a 6a27 	vadd.f32	s13, s20, s15
            r5 = r5 - s7;
 8008ab4:	ee7a 7a67 	vsub.f32	s15, s20, s15
            r6 = t1 + s8;
 8008ab8:	ee3c 7a2b 	vadd.f32	s14, s24, s23
            t1 = t1 - s8;
 8008abc:	ee3c aa6b 	vsub.f32	s20, s24, s23
            s1 = s5 - r7;
 8008ac0:	ee36 ca4b 	vsub.f32	s24, s12, s22
            s5 = s5 + r7;
 8008ac4:	ee3b 6a06 	vadd.f32	s12, s22, s12
            s6 = t2 - r8;
 8008ac8:	ee3c baea 	vsub.f32	s22, s25, s21
            t2 = t2 + r8;
            p1 = co2 * r1;
            p2 = si2 * s1;
 8008acc:	ee61 ba0c 	vmul.f32	s23, s2, s24
            t2 = t2 + r8;
 8008ad0:	ee7a aaac 	vadd.f32	s21, s21, s25
            p3 = co2 * s1;
            p4 = si2 * r1;
            pSrc[2 * i2]     = p1 + p2;
 8008ad4:	eee1 baa6 	vfma.f32	s23, s3, s13
            pSrc[2 * i2 + 1] = p3 - p4;
 8008ad8:	ee66 6ac1 	vnmul.f32	s13, s13, s2
 8008adc:	eee1 6a8c 	vfma.f32	s13, s3, s24
            pSrc[2 * i2]     = p1 + p2;
 8008ae0:	edc8 ba00 	vstr	s23, [r8]
            pSrc[2 * i2 + 1] = p3 - p4;
 8008ae4:	edc8 6a01 	vstr	s13, [r8, #4]
            p1 = co8 * r5;
            p2 = si8 * s5;
 8008ae8:	ee62 6a06 	vmul.f32	s13, s4, s12
 8008aec:	4490      	add	r8, r2
            p3 = co8 * s5;
            p4 = si8 * r5;
            pSrc[2 * i8]     = p1 + p2;
 8008aee:	eee2 6aa7 	vfma.f32	s13, s5, s15
 8008af2:	edc5 6a00 	vstr	s13, [r5]
            pSrc[2 * i8 + 1] = p3 - p4;
 8008af6:	ee67 6ac2 	vnmul.f32	s13, s15, s4
            p1 = co6 * r6;
            p2 = si6 * s6;
 8008afa:	ee63 7a0b 	vmul.f32	s15, s6, s22
            pSrc[2 * i8 + 1] = p3 - p4;
 8008afe:	eee2 6a86 	vfma.f32	s13, s5, s12
            p3 = co6 * s6;
            p4 = si6 * r6;
            pSrc[2 * i6]     = p1 + p2;
 8008b02:	eee3 7a87 	vfma.f32	s15, s7, s14
            pSrc[2 * i6 + 1] = p3 - p4;
 8008b06:	ee27 7a43 	vnmul.f32	s14, s14, s6
 8008b0a:	eea3 7a8b 	vfma.f32	s14, s7, s22
            pSrc[2 * i8 + 1] = p3 - p4;
 8008b0e:	edc5 6a01 	vstr	s13, [r5, #4]
            pSrc[2 * i6]     = p1 + p2;
 8008b12:	4415      	add	r5, r2
 8008b14:	edce 7a00 	vstr	s15, [lr]
            p1 = co4 * t1;
            p2 = si4 * t2;
 8008b18:	ee64 7a2a 	vmul.f32	s15, s8, s21
            p3 = co4 * t2;
            p4 = si4 * t1;
            pSrc[2 * i4]     = p1 + p2;
 8008b1c:	eee4 7a8a 	vfma.f32	s15, s9, s20
            pSrc[2 * i6 + 1] = p3 - p4;
 8008b20:	ed8e 7a01 	vstr	s14, [lr, #4]
            pSrc[2 * i4]     = p1 + p2;
 8008b24:	4496      	add	lr, r2
 8008b26:	edc6 7a00 	vstr	s15, [r6]
            pSrc[2 * i4 + 1] = p3 - p4;
 8008b2a:	ee6a 7a44 	vnmul.f32	s15, s20, s8
 8008b2e:	eee4 7aaa 	vfma.f32	s15, s9, s21
 8008b32:	edc6 7a01 	vstr	s15, [r6, #4]

            i1 += n1;
 8008b36:	4416      	add	r6, r2
 8008b38:	9802      	ldr	r0, [sp, #8]
 8008b3a:	4483      	add	fp, r0
         } while (i1 < fftLen);
 8008b3c:	9803      	ldr	r0, [sp, #12]
 8008b3e:	4558      	cmp	r0, fp
 8008b40:	f63f af08 	bhi.w	8008954 <arm_radix8_butterfly_f32+0x2e4>

         j++;
 8008b44:	3401      	adds	r4, #1
      } while (j < n2);
 8008b46:	42a1      	cmp	r1, r4
 8008b48:	f47f aeaa 	bne.w	80088a0 <arm_radix8_butterfly_f32+0x230>

      twidCoefModifier <<= 3;
 8008b4c:	9b04      	ldr	r3, [sp, #16]
 8008b4e:	9102      	str	r1, [sp, #8]
 8008b50:	00db      	lsls	r3, r3, #3
 8008b52:	b29b      	uxth	r3, r3
 8008b54:	9304      	str	r3, [sp, #16]
   } while (n2 > 7);
 8008b56:	e599      	b.n	800868c <arm_radix8_butterfly_f32+0x1c>
}
 8008b58:	b00f      	add	sp, #60	; 0x3c
 8008b5a:	ecbd 8b10 	vpop	{d8-d15}
 8008b5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b62:	bf00      	nop

08008b64 <arm_cfft_radix8by2_f32>:
  @endcode

 */

void arm_cfft_radix8by2_f32 (arm_cfft_instance_f32 * S, float32_t * p1)
{
 8008b64:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008b68:	4680      	mov	r8, r0
 8008b6a:	4608      	mov	r0, r1
  uint32_t    L  = S->fftLen;
 8008b6c:	f8b8 7000 	ldrh.w	r7, [r8]
  float32_t * pCol1, * pCol2, * pMid1, * pMid2;
  float32_t * p2 = p1 + L;
 8008b70:	4606      	mov	r6, r0
  const float32_t * tw = (float32_t *) S->pTwiddle;
 8008b72:	f8d8 2004 	ldr.w	r2, [r8, #4]
  float32_t * p2 = p1 + L;
 8008b76:	eb01 0987 	add.w	r9, r1, r7, lsl #2

  pCol1 = p1;
  pCol2 = p2;

  /* Define new length */
  L >>= 1;
 8008b7a:	0879      	lsrs	r1, r7, #1
  const float32_t * tw = (float32_t *) S->pTwiddle;
 8008b7c:	4694      	mov	ip, r2
  /* Initialize mid pointers */
  pMid1 = p1 + L;
  pMid2 = p2 + L;

  /* do two dot Fourier transform */
  for (l = L >> 2; l > 0; l-- )
 8008b7e:	08ff      	lsrs	r7, r7, #3
 8008b80:	464b      	mov	r3, r9
  pMid1 = p1 + L;
 8008b82:	eb00 0581 	add.w	r5, r0, r1, lsl #2
  pMid2 = p2 + L;
 8008b86:	eb09 0481 	add.w	r4, r9, r1, lsl #2
 8008b8a:	eb02 1707 	add.w	r7, r2, r7, lsl #4
{
 8008b8e:	ed2d 8b02 	vpush	{d8}
 8008b92:	b083      	sub	sp, #12
  for (l = L >> 2; l > 0; l-- )
 8008b94:	45bc      	cmp	ip, r7
 8008b96:	f106 0610 	add.w	r6, r6, #16
 8008b9a:	f105 0510 	add.w	r5, r5, #16
 8008b9e:	f104 0410 	add.w	r4, r4, #16
 8008ba2:	f103 0310 	add.w	r3, r3, #16
 8008ba6:	d110      	bne.n	8008bca <arm_cfft_radix8by2_f32+0x66>
    *pMid2++ = m0 - m1;
    *pMid2++ = m2 + m3;
  }

  /* first col */
  arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 2U);
 8008ba8:	b289      	uxth	r1, r1
 8008baa:	2302      	movs	r3, #2
 8008bac:	9101      	str	r1, [sp, #4]
 8008bae:	f7ff fd5f 	bl	8008670 <arm_radix8_butterfly_f32>

  /* second col */
  arm_radix8_butterfly_f32 (pCol2, L, (float32_t *) S->pTwiddle, 2U);
 8008bb2:	2302      	movs	r3, #2
 8008bb4:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8008bb8:	9901      	ldr	r1, [sp, #4]
 8008bba:	4648      	mov	r0, r9
}
 8008bbc:	b003      	add	sp, #12
 8008bbe:	ecbd 8b02 	vpop	{d8}
 8008bc2:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
  arm_radix8_butterfly_f32 (pCol2, L, (float32_t *) S->pTwiddle, 2U);
 8008bc6:	f7ff bd53 	b.w	8008670 <arm_radix8_butterfly_f32>
    t2[0] = p2[0];
 8008bca:	ed13 0a04 	vldr	s0, [r3, #-16]
 8008bce:	f10c 0c10 	add.w	ip, ip, #16
    t1[0] = p1[0];
 8008bd2:	ed16 7a04 	vldr	s14, [r6, #-16]
    t2[1] = p2[1];
 8008bd6:	ed53 0a03 	vldr	s1, [r3, #-12]
    *p1++ = t1[0] + t2[0];
 8008bda:	ee37 8a00 	vadd.f32	s16, s14, s0
    t1[1] = p1[1];
 8008bde:	ed56 3a03 	vldr	s7, [r6, #-12]
    t4[0] = pMid2[0];
 8008be2:	ed14 4a04 	vldr	s8, [r4, #-16]
    t2[0] = t1[0] - t2[0];
 8008be6:	ee37 7a40 	vsub.f32	s14, s14, s0
    t4[1] = pMid2[1];
 8008bea:	ed54 4a03 	vldr	s9, [r4, #-12]
    t2[2] = p2[2];
 8008bee:	ed53 7a02 	vldr	s15, [r3, #-8]
    t2[3] = p2[3];
 8008bf2:	ed13 5a01 	vldr	s10, [r3, #-4]
    t3[1] = pMid1[1];
 8008bf6:	ed55 2a03 	vldr	s5, [r5, #-12]
    t3[2] = pMid1[2];
 8008bfa:	ed15 3a02 	vldr	s6, [r5, #-8]
    t3[3] = pMid1[3];
 8008bfe:	ed55 6a01 	vldr	s13, [r5, #-4]
    t4[2] = pMid2[2];
 8008c02:	ed54 5a02 	vldr	s11, [r4, #-8]
    t4[3] = pMid2[3];
 8008c06:	ed14 6a01 	vldr	s12, [r4, #-4]
    t3[0] = pMid1[0];
 8008c0a:	ed15 2a04 	vldr	s4, [r5, #-16]
    *p1++ = t1[0] + t2[0];
 8008c0e:	ed06 8a04 	vstr	s16, [r6, #-16]
    *p1++ = t1[1] + t2[1];
 8008c12:	ee33 8aa0 	vadd.f32	s16, s7, s1
    t1[2] = p1[2];
 8008c16:	ed16 1a02 	vldr	s2, [r6, #-8]
    t2[1] = t1[1] - t2[1];
 8008c1a:	ee73 3ae0 	vsub.f32	s7, s7, s1
    t1[3] = p1[3];
 8008c1e:	ed56 1a01 	vldr	s3, [r6, #-4]
    *p1++ = t1[1] + t2[1];
 8008c22:	ed06 8a03 	vstr	s16, [r6, #-12]
    *p1++ = t1[2] + t2[2];
 8008c26:	ee31 8a27 	vadd.f32	s16, s2, s15
    t2[2] = t1[2] - t2[2];
 8008c2a:	ee71 7a67 	vsub.f32	s15, s2, s15
    *p1++ = t1[2] + t2[2];
 8008c2e:	ed06 8a02 	vstr	s16, [r6, #-8]
    *p1++ = t1[3] + t2[3];    /* col 1 */
 8008c32:	ee31 8a85 	vadd.f32	s16, s3, s10
    t2[3] = t1[3] - t2[3];    /* for col 2 */
 8008c36:	ee31 5ac5 	vsub.f32	s10, s3, s10
    *pMid1++ = t3[0] + t4[0];
 8008c3a:	ee72 1a04 	vadd.f32	s3, s4, s8
    *p1++ = t1[3] + t2[3];    /* col 1 */
 8008c3e:	ed06 8a01 	vstr	s16, [r6, #-4]
    t4[0] = t4[0] - t3[0];
 8008c42:	ee34 4a42 	vsub.f32	s8, s8, s4
    *pMid1++ = t3[0] + t4[0];
 8008c46:	ed45 1a04 	vstr	s3, [r5, #-16]
    *pMid1++ = t3[1] + t4[1];
 8008c4a:	ee72 1aa4 	vadd.f32	s3, s5, s9
    t4[1] = t4[1] - t3[1];
 8008c4e:	ee74 4ae2 	vsub.f32	s9, s9, s5
    *pMid1++ = t3[1] + t4[1];
 8008c52:	ed45 1a03 	vstr	s3, [r5, #-12]
    *pMid1++ = t3[2] + t4[2];
 8008c56:	ee73 1a25 	vadd.f32	s3, s6, s11
    t4[2] = t4[2] - t3[2];
 8008c5a:	ee75 5ac3 	vsub.f32	s11, s11, s6
    *pMid1++ = t3[2] + t4[2];
 8008c5e:	ed45 1a02 	vstr	s3, [r5, #-8]
    *pMid1++ = t3[3] + t4[3]; /* col 1 */
 8008c62:	ee76 1a86 	vadd.f32	s3, s13, s12
    t4[3] = t4[3] - t3[3];    /* for col 2 */
 8008c66:	ee36 6a66 	vsub.f32	s12, s12, s13
    *pMid1++ = t3[3] + t4[3]; /* col 1 */
 8008c6a:	ed45 1a01 	vstr	s3, [r5, #-4]
    twI = *tw++;
 8008c6e:	ed1c 3a03 	vldr	s6, [ip, #-12]
    twR = *tw++;
 8008c72:	ed5c 6a04 	vldr	s13, [ip, #-16]
    m1 = t2[1] * twI;
 8008c76:	ee63 2a83 	vmul.f32	s5, s7, s6
    *p2++ = m0 + m1;
 8008c7a:	eee7 2a26 	vfma.f32	s5, s14, s13
    *p2++ = m2 - m3;
 8008c7e:	ee23 7a47 	vnmul.f32	s14, s6, s14
 8008c82:	eea3 7aa6 	vfma.f32	s14, s7, s13
    *p2++ = m0 + m1;
 8008c86:	ed43 2a04 	vstr	s5, [r3, #-16]
    *p2++ = m2 - m3;
 8008c8a:	ed03 7a03 	vstr	s14, [r3, #-12]
    m3 = t4[0] * twR;
 8008c8e:	ee24 7a26 	vmul.f32	s14, s8, s13
    *pMid2++ = m0 - m1;
 8008c92:	ee66 6ae4 	vnmul.f32	s13, s13, s9
    *pMid2++ = m2 + m3;
 8008c96:	eea4 7a83 	vfma.f32	s14, s9, s6
    *pMid2++ = m0 - m1;
 8008c9a:	eee4 6a03 	vfma.f32	s13, s8, s6
    *pMid2++ = m2 + m3;
 8008c9e:	ed04 7a03 	vstr	s14, [r4, #-12]
    *pMid2++ = m0 - m1;
 8008ca2:	ed44 6a04 	vstr	s13, [r4, #-16]
    twR = *tw++;
 8008ca6:	ed1c 7a02 	vldr	s14, [ip, #-8]
    twI = *tw++;
 8008caa:	ed5c 6a01 	vldr	s13, [ip, #-4]
    m1 = t2[3] * twI;
 8008cae:	ee65 4a26 	vmul.f32	s9, s10, s13
    *p2++ = m0 + m1;
 8008cb2:	eee7 4a87 	vfma.f32	s9, s15, s14
    *p2++ = m2 - m3;
 8008cb6:	ee66 7ae7 	vnmul.f32	s15, s13, s15
 8008cba:	eee5 7a07 	vfma.f32	s15, s10, s14
    *p2++ = m0 + m1;
 8008cbe:	ed43 4a02 	vstr	s9, [r3, #-8]
    *p2++ = m2 - m3;
 8008cc2:	ed43 7a01 	vstr	s15, [r3, #-4]
    m3 = t4[2] * twR;
 8008cc6:	ee65 7a87 	vmul.f32	s15, s11, s14
    *pMid2++ = m0 - m1;
 8008cca:	ee27 7a46 	vnmul.f32	s14, s14, s12
    *pMid2++ = m2 + m3;
 8008cce:	eee6 7a26 	vfma.f32	s15, s12, s13
    *pMid2++ = m0 - m1;
 8008cd2:	eea5 7aa6 	vfma.f32	s14, s11, s13
    *pMid2++ = m2 + m3;
 8008cd6:	ed44 7a01 	vstr	s15, [r4, #-4]
    *pMid2++ = m0 - m1;
 8008cda:	ed04 7a02 	vstr	s14, [r4, #-8]
  for (l = L >> 2; l > 0; l-- )
 8008cde:	e759      	b.n	8008b94 <arm_cfft_radix8by2_f32+0x30>

08008ce0 <arm_cfft_radix8by4_f32>:

void arm_cfft_radix8by4_f32 (arm_cfft_instance_f32 * S, float32_t * p1)
{
    uint32_t    L  = S->fftLen >> 1;
 8008ce0:	8803      	ldrh	r3, [r0, #0]
    twMod2 = 2;
    twMod3 = 4;
    twMod4 = 6;

    /* TOP */
    p1ap3_0 = p1[0] + p3[0];
 8008ce2:	edd1 7a00 	vldr	s15, [r1]
    uint32_t    L  = S->fftLen >> 1;
 8008ce6:	085b      	lsrs	r3, r3, #1
    tw2 = tw3 = tw4 = (float32_t *) S->pTwiddle;
 8008ce8:	6842      	ldr	r2, [r0, #4]
{
 8008cea:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    float32_t * p3 = p2 + L;
 8008cee:	eb01 05c3 	add.w	r5, r1, r3, lsl #3
{
 8008cf2:	4683      	mov	fp, r0
    float32_t * p2 = p1 + L;
 8008cf4:	eb01 0683 	add.w	r6, r1, r3, lsl #2
    p1ap3_0 = p1[0] + p3[0];
 8008cf8:	ed95 7a00 	vldr	s14, [r5]
    float32_t * p4 = p3 + L;
 8008cfc:	eb05 0483 	add.w	r4, r5, r3, lsl #2
    p1sp3_0 = p1[0] - p3[0];
    p1ap3_1 = p1[1] + p3[1];
 8008d00:	edd5 5a01 	vldr	s11, [r5, #4]
    pEnd1 = p2 - 1;     /* points to imaginary values by default */
 8008d04:	f1a6 0904 	sub.w	r9, r6, #4
    p1ap3_0 = p1[0] + p3[0];
 8008d08:	ee37 6a87 	vadd.f32	s12, s15, s14
    p1sp3_1 = p1[1] - p3[1];

    /* col 2 */
    t2[0] = p1sp3_0 + p2[1] - p4[1];
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8008d0c:	edd4 4a00 	vldr	s9, [r4]
    p1sp3_0 = p1[0] - p3[0];
 8008d10:	ee77 7ac7 	vsub.f32	s15, s15, s14
    p1ap3_1 = p1[1] + p3[1];
 8008d14:	ed91 7a01 	vldr	s14, [r1, #4]
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8008d18:	edd6 3a01 	vldr	s7, [r6, #4]
 8008d1c:	f1a4 0a04 	sub.w	sl, r4, #4
    p1ap3_1 = p1[1] + p3[1];
 8008d20:	ee77 6a25 	vadd.f32	s13, s14, s11
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8008d24:	ed94 4a01 	vldr	s8, [r4, #4]
    p1sp3_1 = p1[1] - p3[1];
 8008d28:	ee77 5a65 	vsub.f32	s11, s14, s11
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8008d2c:	ed96 7a00 	vldr	s14, [r6]
    pEnd2 = p3 - 1;
 8008d30:	1f2f      	subs	r7, r5, #4
 8008d32:	f105 0c10 	add.w	ip, r5, #16
    t3[1] = p1ap3_1 - p2[1] - p4[1];
    /* col 4 */
    t4[0] = p1sp3_0 - p2[1] + p4[1];
    t4[1] = p1sp3_1 + p2[0] - p4[0];
    /* col 1 */
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8008d36:	ee37 5a06 	vadd.f32	s10, s14, s12
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 8008d3a:	ee36 6a47 	vsub.f32	s12, s12, s14
{
 8008d3e:	ed2d 8b04 	vpush	{d8-d9}
 8008d42:	b08f      	sub	sp, #60	; 0x3c
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8008d44:	ee35 5a24 	vadd.f32	s10, s10, s9
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 8008d48:	ee36 6a64 	vsub.f32	s12, s12, s9
    tw2 = tw3 = tw4 = (float32_t *) S->pTwiddle;
 8008d4c:	9202      	str	r2, [sp, #8]
    L >>= 1;
 8008d4e:	085a      	lsrs	r2, r3, #1
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8008d50:	ed81 5a00 	vstr	s10, [r1]
    L >>= 1;
 8008d54:	920a      	str	r2, [sp, #40]	; 0x28
    p1ap3_0 = p1[0] + p3[0];
 8008d56:	460a      	mov	r2, r1
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8008d58:	ed96 5a01 	vldr	s10, [r6, #4]
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8008d5c:	3208      	adds	r2, #8
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8008d5e:	ed94 3a01 	vldr	s6, [r4, #4]
 8008d62:	ee36 5a85 	vadd.f32	s10, s13, s10
{
 8008d66:	9100      	str	r1, [sp, #0]
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8008d68:	9206      	str	r2, [sp, #24]

    /* Twiddle factors are ones */
    *p2++ = t2[0];
 8008d6a:	4632      	mov	r2, r6
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 8008d6c:	ee76 6ae3 	vsub.f32	s13, s13, s7
    *p2++ = t2[0];
 8008d70:	3208      	adds	r2, #8
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8008d72:	ee35 5a03 	vadd.f32	s10, s10, s6
    *p2++ = t2[0];
 8008d76:	920b      	str	r2, [sp, #44]	; 0x2c
    *p2++ = t2[1];
    *p3++ = t3[0];
 8008d78:	462a      	mov	r2, r5
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8008d7a:	ed81 5a01 	vstr	s10, [r1, #4]
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8008d7e:	ee33 5aa7 	vadd.f32	s10, s7, s15
    *p3++ = t3[0];
 8008d82:	3208      	adds	r2, #8
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 8008d84:	ee77 7ae3 	vsub.f32	s15, s15, s7
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 8008d88:	ee76 6ac4 	vsub.f32	s13, s13, s8
 8008d8c:	f106 0110 	add.w	r1, r6, #16
    *p3++ = t3[0];
 8008d90:	920c      	str	r2, [sp, #48]	; 0x30
    *p3++ = t3[1];
    *p4++ = t4[0];
 8008d92:	4622      	mov	r2, r4
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8008d94:	ee35 5a44 	vsub.f32	s10, s10, s8
    *p4++ = t4[0];
 8008d98:	3208      	adds	r2, #8
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 8008d9a:	ee77 7a84 	vadd.f32	s15, s15, s8
    *p4++ = t4[0];
 8008d9e:	920d      	str	r2, [sp, #52]	; 0x34
    *p4++ = t4[1];

    tw2 += twMod2;
 8008da0:	9a02      	ldr	r2, [sp, #8]
    *p2++ = t2[0];
 8008da2:	ed86 5a00 	vstr	s10, [r6]
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8008da6:	ee35 5ac7 	vsub.f32	s10, s11, s14
    tw2 += twMod2;
 8008daa:	3208      	adds	r2, #8
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 8008dac:	ee37 7a25 	vadd.f32	s14, s14, s11
    tw2 += twMod2;
 8008db0:	9207      	str	r2, [sp, #28]
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8008db2:	ee35 5a24 	vadd.f32	s10, s10, s9
    tw3 += twMod3;
 8008db6:	9a02      	ldr	r2, [sp, #8]
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 8008db8:	ee37 7a64 	vsub.f32	s14, s14, s9
    tw3 += twMod3;
 8008dbc:	3210      	adds	r2, #16
    *p2++ = t2[1];
 8008dbe:	ed86 5a01 	vstr	s10, [r6, #4]
    *p3++ = t3[0];
 8008dc2:	ed85 6a00 	vstr	s12, [r5]
    *p3++ = t3[1];
 8008dc6:	edc5 6a01 	vstr	s13, [r5, #4]
    *p4++ = t4[0];
 8008dca:	edc4 7a00 	vstr	s15, [r4]
    *p4++ = t4[1];
 8008dce:	ed84 7a01 	vstr	s14, [r4, #4]
    tw3 += twMod3;
 8008dd2:	9208      	str	r2, [sp, #32]
    tw4 += twMod4;
 8008dd4:	9a02      	ldr	r2, [sp, #8]
 8008dd6:	3218      	adds	r2, #24
 8008dd8:	9209      	str	r2, [sp, #36]	; 0x24

    for (l = (L - 2) >> 1; l > 0; l-- )
 8008dda:	085a      	lsrs	r2, r3, #1
    pEnd4 = pEnd3 + L;
 8008ddc:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
    for (l = (L - 2) >> 1; l > 0; l-- )
 8008de0:	3a02      	subs	r2, #2
 8008de2:	ea4f 0852 	mov.w	r8, r2, lsr #1
 8008de6:	9a07      	ldr	r2, [sp, #28]
 8008de8:	9204      	str	r2, [sp, #16]
 8008dea:	9a08      	ldr	r2, [sp, #32]
 8008dec:	f8cd 8014 	str.w	r8, [sp, #20]
 8008df0:	9203      	str	r2, [sp, #12]
 8008df2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008df4:	9201      	str	r2, [sp, #4]
 8008df6:	9a00      	ldr	r2, [sp, #0]
 8008df8:	f102 0e10 	add.w	lr, r2, #16
 8008dfc:	f104 0210 	add.w	r2, r4, #16
 8008e00:	9804      	ldr	r0, [sp, #16]
 8008e02:	f1a9 0908 	sub.w	r9, r9, #8
 8008e06:	ed1c 7a02 	vldr	s14, [ip, #-8]
 8008e0a:	3f08      	subs	r7, #8
 8008e0c:	3008      	adds	r0, #8
 8008e0e:	ed5c 3a01 	vldr	s7, [ip, #-4]
 8008e12:	ed5e 4a02 	vldr	s9, [lr, #-8]
 8008e16:	f1aa 0a08 	sub.w	sl, sl, #8
 8008e1a:	9004      	str	r0, [sp, #16]
 8008e1c:	3b08      	subs	r3, #8
 8008e1e:	9803      	ldr	r0, [sp, #12]
 8008e20:	ee74 2ac7 	vsub.f32	s5, s9, s14
 8008e24:	ed1e 6a01 	vldr	s12, [lr, #-4]
 8008e28:	ee74 4a87 	vadd.f32	s9, s9, s14
 8008e2c:	3010      	adds	r0, #16
 8008e2e:	ed51 5a02 	vldr	s11, [r1, #-8]
 8008e32:	ee36 5a63 	vsub.f32	s10, s12, s7
 8008e36:	ed51 7a01 	vldr	s15, [r1, #-4]
 8008e3a:	ee36 6a23 	vadd.f32	s12, s12, s7
 8008e3e:	9003      	str	r0, [sp, #12]
 8008e40:	9801      	ldr	r0, [sp, #4]
 8008e42:	ee77 6aa2 	vadd.f32	s13, s15, s5
 8008e46:	ee35 3a65 	vsub.f32	s6, s10, s11
 8008e4a:	ed12 4a02 	vldr	s8, [r2, #-8]
 8008e4e:	3018      	adds	r0, #24
 8008e50:	ee34 7ae5 	vsub.f32	s14, s9, s11
 8008e54:	ee76 3a67 	vsub.f32	s7, s12, s15
 8008e58:	ed12 2a01 	vldr	s4, [r2, #-4]
 8008e5c:	ee35 5a85 	vadd.f32	s10, s11, s10
 8008e60:	9001      	str	r0, [sp, #4]
 8008e62:	ee72 7ae7 	vsub.f32	s15, s5, s15
 8008e66:	9805      	ldr	r0, [sp, #20]
 8008e68:	ee75 5aa4 	vadd.f32	s11, s11, s9
 8008e6c:	f10e 0e08 	add.w	lr, lr, #8
 8008e70:	ee76 6ac2 	vsub.f32	s13, s13, s4
 8008e74:	3108      	adds	r1, #8
 8008e76:	ee33 3a04 	vadd.f32	s6, s6, s8
 8008e7a:	f10c 0c08 	add.w	ip, ip, #8
 8008e7e:	ee37 7a44 	vsub.f32	s14, s14, s8
 8008e82:	3208      	adds	r2, #8
 8008e84:	ee73 3ac2 	vsub.f32	s7, s7, s4
 8008e88:	ee77 7a82 	vadd.f32	s15, s15, s4
 8008e8c:	ee35 5a44 	vsub.f32	s10, s10, s8
 8008e90:	ee75 5a84 	vadd.f32	s11, s11, s8
 8008e94:	2800      	cmp	r0, #0
 8008e96:	d174      	bne.n	8008f82 <arm_cfft_radix8by4_f32+0x2a2>
 8008e98:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008e9a:	2718      	movs	r7, #24
 8008e9c:	9b06      	ldr	r3, [sp, #24]
 8008e9e:	fb07 0708 	mla	r7, r7, r8, r0
 8008ea2:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8008ea4:	eb03 02c8 	add.w	r2, r3, r8, lsl #3
 8008ea8:	9b07      	ldr	r3, [sp, #28]
 8008eaa:	eb00 0cc8 	add.w	ip, r0, r8, lsl #3
 8008eae:	980c      	ldr	r0, [sp, #48]	; 0x30
 8008eb0:	eb03 01c8 	add.w	r1, r3, r8, lsl #3
 8008eb4:	9b08      	ldr	r3, [sp, #32]
 8008eb6:	eb00 0ec8 	add.w	lr, r0, r8, lsl #3
 8008eba:	980d      	ldr	r0, [sp, #52]	; 0x34
    t3[1] = p1ap3_1 - p2[1] - p4[1];
    /* col 4 */
    t4[0] = p1sp3_0 - p2[1] + p4[1];
    t4[1] = p1sp3_1 + p2[0] - p4[0];
    /* col 1 - Top */
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8008ebc:	edc2 5a00 	vstr	s11, [r2]
 8008ec0:	eb03 1308 	add.w	r3, r3, r8, lsl #4
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8008ec4:	eddc 5a01 	vldr	s11, [ip, #4]
 8008ec8:	eb00 08c8 	add.w	r8, r0, r8, lsl #3

    *p4++ = m0 + m1;
    *p4++ = m2 - m3;

    /* first col */
    arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 4U);
 8008ecc:	9800      	ldr	r0, [sp, #0]
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8008ece:	ee36 6a25 	vadd.f32	s12, s12, s11
 8008ed2:	edd8 5a01 	vldr	s11, [r8, #4]
 8008ed6:	ee36 6a25 	vadd.f32	s12, s12, s11
 8008eda:	ed82 6a01 	vstr	s12, [r2, #4]
    twI = tw2[1];
 8008ede:	edd1 4a01 	vldr	s9, [r1, #4]
    twR = tw2[0];
 8008ee2:	edd1 5a00 	vldr	s11, [r1]
    m1 = t2[1] * twI;
 8008ee6:	ee24 6a83 	vmul.f32	s12, s9, s6
    arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 4U);
 8008eea:	f8bd 1028 	ldrh.w	r1, [sp, #40]	; 0x28
 8008eee:	9a02      	ldr	r2, [sp, #8]
 8008ef0:	9101      	str	r1, [sp, #4]
    *p2++ = m0 + m1;
 8008ef2:	eea5 6aa6 	vfma.f32	s12, s11, s13
    *p2++ = m2 - m3;
 8008ef6:	ee66 6ae4 	vnmul.f32	s13, s13, s9
 8008efa:	eee5 6a83 	vfma.f32	s13, s11, s6
    *p2++ = m0 + m1;
 8008efe:	ed8c 6a00 	vstr	s12, [ip]
    *p2++ = m2 - m3;
 8008f02:	edcc 6a01 	vstr	s13, [ip, #4]
    twI = tw3[1];
 8008f06:	edd3 5a01 	vldr	s11, [r3, #4]
    twR = tw3[0];
 8008f0a:	ed93 6a00 	vldr	s12, [r3]
    arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 4U);
 8008f0e:	2304      	movs	r3, #4
    m1 = t3[1] * twI;
 8008f10:	ee65 6aa3 	vmul.f32	s13, s11, s7
    *p3++ = m0 + m1;
 8008f14:	eee6 6a07 	vfma.f32	s13, s12, s14
    *p3++ = m2 - m3;
 8008f18:	ee27 7a65 	vnmul.f32	s14, s14, s11
 8008f1c:	eea6 7a23 	vfma.f32	s14, s12, s7
    *p3++ = m0 + m1;
 8008f20:	edce 6a00 	vstr	s13, [lr]
    *p3++ = m2 - m3;
 8008f24:	ed8e 7a01 	vstr	s14, [lr, #4]
    twI = tw4[1];
 8008f28:	ed97 6a01 	vldr	s12, [r7, #4]
    twR = tw4[0];
 8008f2c:	edd7 6a00 	vldr	s13, [r7]
    m1 = t4[1] * twI;
 8008f30:	ee26 7a05 	vmul.f32	s14, s12, s10
    *p4++ = m0 + m1;
 8008f34:	eea6 7aa7 	vfma.f32	s14, s13, s15
    *p4++ = m2 - m3;
 8008f38:	ee67 7ac6 	vnmul.f32	s15, s15, s12
 8008f3c:	eee6 7a85 	vfma.f32	s15, s13, s10
    *p4++ = m0 + m1;
 8008f40:	ed88 7a00 	vstr	s14, [r8]
    *p4++ = m2 - m3;
 8008f44:	edc8 7a01 	vstr	s15, [r8, #4]
    arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 4U);
 8008f48:	f7ff fb92 	bl	8008670 <arm_radix8_butterfly_f32>

    /* second col */
    arm_radix8_butterfly_f32 (pCol2, L, (float32_t *) S->pTwiddle, 4U);
 8008f4c:	9901      	ldr	r1, [sp, #4]
 8008f4e:	f8db 2004 	ldr.w	r2, [fp, #4]
 8008f52:	4630      	mov	r0, r6
 8008f54:	2304      	movs	r3, #4
 8008f56:	9100      	str	r1, [sp, #0]
 8008f58:	f7ff fb8a 	bl	8008670 <arm_radix8_butterfly_f32>

    /* third col */
    arm_radix8_butterfly_f32 (pCol3, L, (float32_t *) S->pTwiddle, 4U);
 8008f5c:	f8db 2004 	ldr.w	r2, [fp, #4]
 8008f60:	9900      	ldr	r1, [sp, #0]
 8008f62:	4628      	mov	r0, r5
 8008f64:	2304      	movs	r3, #4
 8008f66:	f7ff fb83 	bl	8008670 <arm_radix8_butterfly_f32>

    /* fourth col */
    arm_radix8_butterfly_f32 (pCol4, L, (float32_t *) S->pTwiddle, 4U);
 8008f6a:	2304      	movs	r3, #4
 8008f6c:	f8db 2004 	ldr.w	r2, [fp, #4]
 8008f70:	4620      	mov	r0, r4
 8008f72:	9900      	ldr	r1, [sp, #0]
}
 8008f74:	b00f      	add	sp, #60	; 0x3c
 8008f76:	ecbd 8b04 	vpop	{d8-d9}
 8008f7a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    arm_radix8_butterfly_f32 (pCol4, L, (float32_t *) S->pTwiddle, 4U);
 8008f7e:	f7ff bb77 	b.w	8008670 <arm_radix8_butterfly_f32>
      *p1++ = p1ap3_0 + p2[0] + p4[0];
 8008f82:	ed4e 5a04 	vstr	s11, [lr, #-16]
      *p1++ = p1ap3_1 + p2[1] + p4[1];
 8008f86:	ed51 5a03 	vldr	s11, [r1, #-12]
      twR = *tw2++;
 8008f8a:	9804      	ldr	r0, [sp, #16]
      *p1++ = p1ap3_1 + p2[1] + p4[1];
 8008f8c:	ee36 6a25 	vadd.f32	s12, s12, s11
 8008f90:	ed52 5a03 	vldr	s11, [r2, #-12]
 8008f94:	ee36 6a25 	vadd.f32	s12, s12, s11
 8008f98:	ed0e 6a03 	vstr	s12, [lr, #-12]
      p1ap3_1 = pEnd1[-1] + pEnd3[-1];
 8008f9c:	ed9a 6a01 	vldr	s12, [sl, #4]
 8008fa0:	edd9 2a01 	vldr	s5, [r9, #4]
      p1ap3_0 = pEnd1[ 0] + pEnd3[0];
 8008fa4:	edd9 4a02 	vldr	s9, [r9, #8]
      p1ap3_1 = pEnd1[-1] + pEnd3[-1];
 8008fa8:	ee72 5a86 	vadd.f32	s11, s5, s12
      t2[2] = pEnd2[0] - pEnd4[0] + p1sp3_1;
 8008fac:	edd3 0a02 	vldr	s1, [r3, #8]
      p1sp3_1 = pEnd1[-1] - pEnd3[-1];
 8008fb0:	ee72 2ac6 	vsub.f32	s5, s5, s12
      p1ap3_0 = pEnd1[ 0] + pEnd3[0];
 8008fb4:	ed9a 6a02 	vldr	s12, [sl, #8]
      t2[3] = pEnd1[0] - pEnd3[0] - pEnd2[-1] + pEnd4[-1];
 8008fb8:	ed93 4a01 	vldr	s8, [r3, #4]
      p1ap3_0 = pEnd1[ 0] + pEnd3[0];
 8008fbc:	ee74 8a86 	vadd.f32	s17, s9, s12
      t2[3] = pEnd1[0] - pEnd3[0] - pEnd2[-1] + pEnd4[-1];
 8008fc0:	ed97 8a01 	vldr	s16, [r7, #4]
      p1sp3_0 = pEnd1[ 0] - pEnd3[0];
 8008fc4:	ee74 4ac6 	vsub.f32	s9, s9, s12
      t2[2] = pEnd2[0] - pEnd4[0] + p1sp3_1;
 8008fc8:	ed97 6a02 	vldr	s12, [r7, #8]
      t3[2] = p1ap3_1 - pEnd2[-1] - pEnd4[-1];
 8008fcc:	ee35 2ac8 	vsub.f32	s4, s11, s16
      t2[2] = pEnd2[0] - pEnd4[0] + p1sp3_1;
 8008fd0:	ee36 9a60 	vsub.f32	s18, s12, s1
      t3[3] = p1ap3_0 - pEnd2[ 0] - pEnd4[ 0];
 8008fd4:	ee78 1ac6 	vsub.f32	s3, s17, s12
      *pEnd1-- = p1ap3_0 + pEnd2[ 0] + pEnd4[ 0];
 8008fd8:	ee36 6a28 	vadd.f32	s12, s12, s17
      t2[3] = pEnd1[0] - pEnd3[0] - pEnd2[-1] + pEnd4[-1];
 8008fdc:	ee34 1ac8 	vsub.f32	s2, s9, s16
      t3[2] = p1ap3_1 - pEnd2[-1] - pEnd4[-1];
 8008fe0:	ee32 2a44 	vsub.f32	s4, s4, s8
      *pEnd1-- = p1ap3_0 + pEnd2[ 0] + pEnd4[ 0];
 8008fe4:	ee36 6a20 	vadd.f32	s12, s12, s1
      t2[3] = pEnd1[0] - pEnd3[0] - pEnd2[-1] + pEnd4[-1];
 8008fe8:	ee31 1a04 	vadd.f32	s2, s2, s8
      t4[3] = pEnd4[-1] - pEnd2[-1] - p1sp3_0;
 8008fec:	ee34 4a48 	vsub.f32	s8, s8, s16
      *pEnd1-- = p1ap3_0 + pEnd2[ 0] + pEnd4[ 0];
 8008ff0:	ed89 6a02 	vstr	s12, [r9, #8]
      t2[2] = pEnd2[0] - pEnd4[0] + p1sp3_1;
 8008ff4:	ee39 0a22 	vadd.f32	s0, s18, s5
      *pEnd1-- = p1ap3_1 + pEnd2[-1] + pEnd4[-1];
 8008ff8:	ed97 6a01 	vldr	s12, [r7, #4]
      t3[3] = p1ap3_0 - pEnd2[ 0] - pEnd4[ 0];
 8008ffc:	ee71 1ae0 	vsub.f32	s3, s3, s1
      t4[3] = pEnd4[-1] - pEnd2[-1] - p1sp3_0;
 8009000:	ee74 4a64 	vsub.f32	s9, s8, s9
      *pEnd1-- = p1ap3_1 + pEnd2[-1] + pEnd4[-1];
 8009004:	ee75 5a86 	vadd.f32	s11, s11, s12
 8009008:	ed93 6a01 	vldr	s12, [r3, #4]
      t4[2] = pEnd2[ 0] - pEnd4[ 0] - p1sp3_1;
 800900c:	ee79 2a62 	vsub.f32	s5, s18, s5
      *pEnd1-- = p1ap3_1 + pEnd2[-1] + pEnd4[-1];
 8009010:	ee75 5a86 	vadd.f32	s11, s11, s12
 8009014:	edc9 5a01 	vstr	s11, [r9, #4]
      twI = *tw2++;
 8009018:	ed50 5a01 	vldr	s11, [r0, #-4]
      twR = *tw2++;
 800901c:	ed10 6a02 	vldr	s12, [r0, #-8]
      m1 = t2[1] * twI;
 8009020:	ee25 4a83 	vmul.f32	s8, s11, s6
      twR = tw3[0];
 8009024:	9803      	ldr	r0, [sp, #12]
      *p2++ = m0 + m1;
 8009026:	eea6 4a26 	vfma.f32	s8, s12, s13
      *p2++ = m2 - m3;
 800902a:	ee66 6ae5 	vnmul.f32	s13, s13, s11
 800902e:	eee6 6a03 	vfma.f32	s13, s12, s6
      *p2++ = m0 + m1;
 8009032:	ed01 4a04 	vstr	s8, [r1, #-16]
      *p2++ = m2 - m3;
 8009036:	ed41 6a03 	vstr	s13, [r1, #-12]
      m3 = t2[3] * twR;
 800903a:	ee61 6a06 	vmul.f32	s13, s2, s12
      *pEnd2-- = m0 - m1;
 800903e:	ee26 6a40 	vnmul.f32	s12, s12, s0
      *pEnd2-- = m2 + m3;
 8009042:	eee0 6a25 	vfma.f32	s13, s0, s11
      *pEnd2-- = m0 - m1;
 8009046:	eea1 6a25 	vfma.f32	s12, s2, s11
      *pEnd2-- = m2 + m3;
 800904a:	edc7 6a01 	vstr	s13, [r7, #4]
      *pEnd2-- = m0 - m1;
 800904e:	ed87 6a02 	vstr	s12, [r7, #8]
      twI = tw3[1];
 8009052:	ed50 6a03 	vldr	s13, [r0, #-12]
      twR = tw3[0];
 8009056:	ed10 6a04 	vldr	s12, [r0, #-16]
      m1 = t3[1] * twI;
 800905a:	ee66 5aa3 	vmul.f32	s11, s13, s7
      twR = tw4[0];
 800905e:	9801      	ldr	r0, [sp, #4]
      *p3++ = m0 + m1;
 8009060:	eee6 5a07 	vfma.f32	s11, s12, s14
      *p3++ = m2 - m3;
 8009064:	ee27 7a66 	vnmul.f32	s14, s14, s13
 8009068:	eea6 7a23 	vfma.f32	s14, s12, s7
      *p3++ = m0 + m1;
 800906c:	ed4c 5a04 	vstr	s11, [ip, #-16]
      *p3++ = m2 - m3;
 8009070:	ed0c 7a03 	vstr	s14, [ip, #-12]
      m3 =  t3[3] * twI;
 8009074:	ee21 7aa6 	vmul.f32	s14, s3, s13
      *pEnd3-- = m0 - m1;
 8009078:	ee66 6ac2 	vnmul.f32	s13, s13, s4
      *pEnd3-- = m3 - m2;
 800907c:	eea2 7a46 	vfms.f32	s14, s4, s12
      *pEnd3-- = m0 - m1;
 8009080:	eee1 6ac6 	vfms.f32	s13, s3, s12
      *pEnd3-- = m3 - m2;
 8009084:	ed8a 7a01 	vstr	s14, [sl, #4]
      *pEnd3-- = m0 - m1;
 8009088:	edca 6a02 	vstr	s13, [sl, #8]
      twR = tw4[0];
 800908c:	ed10 7a06 	vldr	s14, [r0, #-24]	; 0xffffffe8
      twI = tw4[1];
 8009090:	ed50 6a05 	vldr	s13, [r0, #-20]	; 0xffffffec
    for (l = (L - 2) >> 1; l > 0; l-- )
 8009094:	9805      	ldr	r0, [sp, #20]
      m1 = t4[1] * twI;
 8009096:	ee26 6a85 	vmul.f32	s12, s13, s10
    for (l = (L - 2) >> 1; l > 0; l-- )
 800909a:	3801      	subs	r0, #1
      *p4++ = m0 + m1;
 800909c:	eea7 6a27 	vfma.f32	s12, s14, s15
    for (l = (L - 2) >> 1; l > 0; l-- )
 80090a0:	9005      	str	r0, [sp, #20]
      *p4++ = m2 - m3;
 80090a2:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80090a6:	eee7 7a05 	vfma.f32	s15, s14, s10
      *p4++ = m0 + m1;
 80090aa:	ed02 6a04 	vstr	s12, [r2, #-16]
      *p4++ = m2 - m3;
 80090ae:	ed42 7a03 	vstr	s15, [r2, #-12]
      m3 = t4[3] * twR;
 80090b2:	ee64 7a87 	vmul.f32	s15, s9, s14
      *pEnd4-- = m0 - m1;
 80090b6:	ee27 7a62 	vnmul.f32	s14, s14, s5
      *pEnd4-- = m2 + m3;
 80090ba:	eee2 7aa6 	vfma.f32	s15, s5, s13
      *pEnd4-- = m0 - m1;
 80090be:	eea4 7aa6 	vfma.f32	s14, s9, s13
      *pEnd4-- = m2 + m3;
 80090c2:	edc3 7a01 	vstr	s15, [r3, #4]
      *pEnd4-- = m0 - m1;
 80090c6:	ed83 7a02 	vstr	s14, [r3, #8]
    for (l = (L - 2) >> 1; l > 0; l-- )
 80090ca:	e699      	b.n	8008e00 <arm_cfft_radix8by4_f32+0x120>

080090cc <arm_cfft_f32>:
        uint8_t bitReverseFlag)
{
  uint32_t  L = S->fftLen, l;
  float32_t invL, * pSrc;

  if (ifftFlag == 1U)
 80090cc:	2a01      	cmp	r2, #1
{
 80090ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80090d2:	4606      	mov	r6, r0
 80090d4:	460c      	mov	r4, r1
 80090d6:	4617      	mov	r7, r2
 80090d8:	4698      	mov	r8, r3
  uint32_t  L = S->fftLen, l;
 80090da:	8805      	ldrh	r5, [r0, #0]
  if (ifftFlag == 1U)
 80090dc:	d03e      	beq.n	800915c <arm_cfft_f32+0x90>
      *pSrc = -*pSrc;
      pSrc += 2;
    }
  }

  switch (L)
 80090de:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 80090e2:	d049      	beq.n	8009178 <arm_cfft_f32+0xac>
 80090e4:	d826      	bhi.n	8009134 <arm_cfft_f32+0x68>
 80090e6:	2d40      	cmp	r5, #64	; 0x40
 80090e8:	d031      	beq.n	800914e <arm_cfft_f32+0x82>
 80090ea:	d81c      	bhi.n	8009126 <arm_cfft_f32+0x5a>
 80090ec:	2d10      	cmp	r5, #16
 80090ee:	d01c      	beq.n	800912a <arm_cfft_f32+0x5e>
 80090f0:	2d20      	cmp	r5, #32
 80090f2:	d041      	beq.n	8009178 <arm_cfft_f32+0xac>
  case 4096:
    arm_radix8_butterfly_f32 ( p1, L, (float32_t *) S->pTwiddle, 1);
    break;
  }

  if ( bitReverseFlag )
 80090f4:	f1b8 0f00 	cmp.w	r8, #0
 80090f8:	d004      	beq.n	8009104 <arm_cfft_f32+0x38>
    arm_bitreversal_32 ((uint32_t*) p1, S->bitRevLength, S->pBitRevTable);
 80090fa:	68b2      	ldr	r2, [r6, #8]
 80090fc:	4620      	mov	r0, r4
 80090fe:	89b1      	ldrh	r1, [r6, #12]
 8009100:	f7ff fa85 	bl	800860e <arm_bitreversal_32>

  if (ifftFlag == 1U)
 8009104:	2f01      	cmp	r7, #1
 8009106:	d10c      	bne.n	8009122 <arm_cfft_f32+0x56>
  {
    invL = 1.0f / (float32_t)L;
 8009108:	ee07 5a90 	vmov	s15, r5
 800910c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0

    /* Conjugate and scale output data */
    pSrc = p1;
    for (l= 0; l < L; l++)
 8009110:	2300      	movs	r3, #0
    invL = 1.0f / (float32_t)L;
 8009112:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009116:	ee86 7aa7 	vdiv.f32	s14, s13, s15
    for (l= 0; l < L; l++)
 800911a:	42ab      	cmp	r3, r5
 800911c:	f104 0408 	add.w	r4, r4, #8
 8009120:	d32f      	bcc.n	8009182 <arm_cfft_f32+0xb6>
      *pSrc++ *=   invL ;
      *pSrc    = -(*pSrc) * invL;
      pSrc++;
    }
  }
}
 8009122:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  switch (L)
 8009126:	2d80      	cmp	r5, #128	; 0x80
 8009128:	d1e4      	bne.n	80090f4 <arm_cfft_f32+0x28>
    arm_cfft_radix8by2_f32 ( (arm_cfft_instance_f32 *) S, p1);
 800912a:	4621      	mov	r1, r4
 800912c:	4630      	mov	r0, r6
 800912e:	f7ff fd19 	bl	8008b64 <arm_cfft_radix8by2_f32>
    break;
 8009132:	e7df      	b.n	80090f4 <arm_cfft_f32+0x28>
  switch (L)
 8009134:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 8009138:	d01e      	beq.n	8009178 <arm_cfft_f32+0xac>
 800913a:	d805      	bhi.n	8009148 <arm_cfft_f32+0x7c>
 800913c:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 8009140:	d005      	beq.n	800914e <arm_cfft_f32+0x82>
 8009142:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8009146:	e7ef      	b.n	8009128 <arm_cfft_f32+0x5c>
 8009148:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 800914c:	d1d2      	bne.n	80090f4 <arm_cfft_f32+0x28>
    arm_radix8_butterfly_f32 ( p1, L, (float32_t *) S->pTwiddle, 1);
 800914e:	2301      	movs	r3, #1
 8009150:	6872      	ldr	r2, [r6, #4]
 8009152:	4629      	mov	r1, r5
 8009154:	4620      	mov	r0, r4
 8009156:	f7ff fa8b 	bl	8008670 <arm_radix8_butterfly_f32>
    break;
 800915a:	e7cb      	b.n	80090f4 <arm_cfft_f32+0x28>
    pSrc = p1 + 1;
 800915c:	1d0a      	adds	r2, r1, #4
    for (l = 0; l < L; l++)
 800915e:	2300      	movs	r3, #0
 8009160:	42ab      	cmp	r3, r5
 8009162:	f102 0208 	add.w	r2, r2, #8
 8009166:	d2ba      	bcs.n	80090de <arm_cfft_f32+0x12>
      *pSrc = -*pSrc;
 8009168:	ed52 7a02 	vldr	s15, [r2, #-8]
    for (l = 0; l < L; l++)
 800916c:	3301      	adds	r3, #1
      *pSrc = -*pSrc;
 800916e:	eef1 7a67 	vneg.f32	s15, s15
 8009172:	ed42 7a02 	vstr	s15, [r2, #-8]
    for (l = 0; l < L; l++)
 8009176:	e7f3      	b.n	8009160 <arm_cfft_f32+0x94>
    arm_cfft_radix8by4_f32 ( (arm_cfft_instance_f32 *) S, p1);
 8009178:	4621      	mov	r1, r4
 800917a:	4630      	mov	r0, r6
 800917c:	f7ff fdb0 	bl	8008ce0 <arm_cfft_radix8by4_f32>
    break;
 8009180:	e7b8      	b.n	80090f4 <arm_cfft_f32+0x28>
      *pSrc++ *=   invL ;
 8009182:	ed54 7a02 	vldr	s15, [r4, #-8]
    for (l= 0; l < L; l++)
 8009186:	3301      	adds	r3, #1
      *pSrc++ *=   invL ;
 8009188:	ee67 7a87 	vmul.f32	s15, s15, s14
 800918c:	ed44 7a02 	vstr	s15, [r4, #-8]
      *pSrc    = -(*pSrc) * invL;
 8009190:	ed54 7a01 	vldr	s15, [r4, #-4]
 8009194:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 8009198:	ed44 7a01 	vstr	s15, [r4, #-4]
    for (l= 0; l < L; l++)
 800919c:	e7bd      	b.n	800911a <arm_cfft_f32+0x4e>

0800919e <stage_rfft_f32>:

   // U1 = XA(1) + XB(1); % It is real
   t1a = xBR + xAR  ;

   // U2 = XB(1) - XA(1); % It is imaginary
   t1b = xBI + xAI  ;
 800919e:	edd1 7a01 	vldr	s15, [r1, #4]

   // real(tw * (xB - xA)) = twR * (xBR - xAR) - twI * (xBI - xAI);
   // imag(tw * (xB - xA)) = twI * (xBR - xAR) + twR * (xBI - xAI);
   *pOut++ = 0.5f * ( t1a + t1b );
 80091a2:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
   xBR = pB[0];
 80091a6:	edd1 5a00 	vldr	s11, [r1]
   *pOut++ = 0.5f * ( t1a + t1b );
 80091aa:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
   t1b = xBI + xAI  ;
 80091ae:	ee77 7aa7 	vadd.f32	s15, s15, s15
   k = (S->Sint).fftLen - 1;
 80091b2:	8803      	ldrh	r3, [r0, #0]
 80091b4:	3210      	adds	r2, #16
 80091b6:	3b01      	subs	r3, #1
   *pOut++ = 0.5f * ( t1a + t1b );
 80091b8:	eef0 6a67 	vmov.f32	s13, s15
   *pOut++ = 0.5f * ( t1a - t1b );
 80091bc:	eed5 7a86 	vfnms.f32	s15, s11, s12
   *pOut++ = 0.5f * ( t1a + t1b );
 80091c0:	eee5 6a86 	vfma.f32	s13, s11, s12
{
 80091c4:	b510      	push	{r4, lr}
  const float32_t * pCoeff = S->pTwiddleRFFT;       /* Points to RFFT Twiddle factors */
 80091c6:	6944      	ldr	r4, [r0, #20]
   *pOut++ = 0.5f * ( t1a - t1b );
 80091c8:	ee67 7a87 	vmul.f32	s15, s15, s14
   *pOut++ = 0.5f * ( t1a + t1b );
 80091cc:	ee66 6a87 	vmul.f32	s13, s13, s14
 80091d0:	f104 0010 	add.w	r0, r4, #16
 80091d4:	f101 0410 	add.w	r4, r1, #16
 80091d8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
   *pOut++ = 0.5f * ( t1a - t1b );
 80091dc:	ed42 7a03 	vstr	s15, [r2, #-12]
   *pOut++ = 0.5f * ( t1a + t1b );
 80091e0:	ed42 6a04 	vstr	s13, [r2, #-16]

   // XA(1) = 1/2*( U1 - imag(U2) +  i*( U1 +imag(U2) ));
   pB  = p + 2*k;
   pA += 2;
 80091e4:	eef0 6a47 	vmov.f32	s13, s14
 80091e8:	3908      	subs	r1, #8
         end
         XA(1) = 1/2* (XA(1) + XB(1) + TW(1) * (XB(1) - XA(1))) + i*( 1/2*( XA(1) + XB(1) + i*( XA(1) - XB(1))));
         X = XA;
      */

      xBI = pB[1];
 80091ea:	ed91 4a03 	vldr	s8, [r1, #12]
      *pOut++ = 0.5f * (xAI - xBI + p1 - p2 ); //xAI


      pA += 2;
      pB -= 2;
      k--;
 80091ee:	3b01      	subs	r3, #1
      xBR = pB[0];
 80091f0:	ed91 7a02 	vldr	s14, [r1, #8]
      xAR = pA[0];
 80091f4:	3008      	adds	r0, #8
 80091f6:	ed54 3a02 	vldr	s7, [r4, #-8]
   } while (k > 0);
 80091fa:	2b00      	cmp	r3, #0
      xAI = pA[1];
 80091fc:	ed54 7a01 	vldr	s15, [r4, #-4]
      twR = *pCoeff++;
 8009200:	f102 0208 	add.w	r2, r2, #8
      t1a = xBR - xAR ;
 8009204:	ee37 5a63 	vsub.f32	s10, s14, s7
      twR = *pCoeff++;
 8009208:	ed50 5a04 	vldr	s11, [r0, #-16]
      t1b = xBI + xAI ;
 800920c:	ee34 6a27 	vadd.f32	s12, s8, s15
      twI = *pCoeff++;
 8009210:	ed50 4a03 	vldr	s9, [r0, #-12]
      *pOut++ = 0.5f * (xAR + xBR + p0 + p3 ); //xAR
 8009214:	ee37 7a23 	vadd.f32	s14, s14, s7
 8009218:	f104 0408 	add.w	r4, r4, #8
      *pOut++ = 0.5f * (xAI - xBI + p1 - p2 ); //xAI
 800921c:	ee77 7ac4 	vsub.f32	s15, s15, s8
 8009220:	f1a1 0108 	sub.w	r1, r1, #8
      *pOut++ = 0.5f * (xAR + xBR + p0 + p3 ); //xAR
 8009224:	eea5 7a85 	vfma.f32	s14, s11, s10
      *pOut++ = 0.5f * (xAI - xBI + p1 - p2 ); //xAI
 8009228:	eee4 7a85 	vfma.f32	s15, s9, s10
      *pOut++ = 0.5f * (xAR + xBR + p0 + p3 ); //xAR
 800922c:	eea4 7a86 	vfma.f32	s14, s9, s12
      *pOut++ = 0.5f * (xAI - xBI + p1 - p2 ); //xAI
 8009230:	eee5 7ac6 	vfms.f32	s15, s11, s12
      *pOut++ = 0.5f * (xAR + xBR + p0 + p3 ); //xAR
 8009234:	ee27 7a26 	vmul.f32	s14, s14, s13
      *pOut++ = 0.5f * (xAI - xBI + p1 - p2 ); //xAI
 8009238:	ee67 7aa6 	vmul.f32	s15, s15, s13
      *pOut++ = 0.5f * (xAR + xBR + p0 + p3 ); //xAR
 800923c:	ed02 7a04 	vstr	s14, [r2, #-16]
      *pOut++ = 0.5f * (xAI - xBI + p1 - p2 ); //xAI
 8009240:	ed42 7a03 	vstr	s15, [r2, #-12]
   } while (k > 0);
 8009244:	dcd1      	bgt.n	80091ea <stage_rfft_f32+0x4c>
}
 8009246:	bd10      	pop	{r4, pc}

08009248 <merge_rfft_f32>:
        float32_t xAR, xAI, xBR, xBI;               /* temporary variables */
        float32_t t1a, t1b, r, s, t, u;             /* temporary variables */

   k = (S->Sint).fftLen - 1;

   xAR = pA[0];
 8009248:	ed91 7a00 	vldr	s14, [r1]
   xAI = pA[1];

   pCoeff += 2 ;

   *pOut++ = 0.5f * ( xAR + xAI );
 800924c:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
   xAI = pA[1];
 8009250:	ed91 6a01 	vldr	s12, [r1, #4]
 8009254:	3208      	adds	r2, #8
   k = (S->Sint).fftLen - 1;
 8009256:	8803      	ldrh	r3, [r0, #0]
   *pOut++ = 0.5f * ( xAR + xAI );
 8009258:	ee77 6a06 	vadd.f32	s13, s14, s12
   *pOut++ = 0.5f * ( xAR - xAI );
 800925c:	ee37 7a46 	vsub.f32	s14, s14, s12
   k = (S->Sint).fftLen - 1;
 8009260:	3b01      	subs	r3, #1
   *pOut++ = 0.5f * ( xAR + xAI );
 8009262:	ee66 6aa7 	vmul.f32	s13, s13, s15
   *pOut++ = 0.5f * ( xAR - xAI );
 8009266:	ee27 7a27 	vmul.f32	s14, s14, s15
{
 800926a:	b510      	push	{r4, lr}
  const float32_t *pCoeff = S->pTwiddleRFFT;        /* Points to RFFT Twiddle factors */
 800926c:	6944      	ldr	r4, [r0, #20]
   *pOut++ = 0.5f * ( xAR + xAI );
 800926e:	ed42 6a02 	vstr	s13, [r2, #-8]
   *pOut++ = 0.5f * ( xAR - xAI );
 8009272:	eef0 6a67 	vmov.f32	s13, s15
   pCoeff += 2 ;
 8009276:	f104 0008 	add.w	r0, r4, #8

   pB  =  p + 2*k ;
   pA +=  2	   ;
 800927a:	f101 0408 	add.w	r4, r1, #8
   pB  =  p + 2*k ;
 800927e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
   *pOut++ = 0.5f * ( xAR - xAI );
 8009282:	ed02 7a01 	vstr	s14, [r2, #-4]

   while (k > 0)
 8009286:	2b00      	cmp	r3, #0
 8009288:	f102 0208 	add.w	r2, r2, #8
 800928c:	f100 0008 	add.w	r0, r0, #8
 8009290:	f104 0408 	add.w	r4, r4, #8
 8009294:	f1a1 0108 	sub.w	r1, r1, #8
 8009298:	dc00      	bgt.n	800929c <merge_rfft_f32+0x54>
      pA += 2;
      pB -= 2;
      k--;
   }

}
 800929a:	bd10      	pop	{r4, pc}
      xBI =   pB[1]    ;
 800929c:	ed91 4a03 	vldr	s8, [r1, #12]
      k--;
 80092a0:	3b01      	subs	r3, #1
      xBR =   pB[0]    ;
 80092a2:	ed91 7a02 	vldr	s14, [r1, #8]
      xAR =  pA[0];
 80092a6:	ed54 3a02 	vldr	s7, [r4, #-8]
      xAI =  pA[1];
 80092aa:	ed54 7a01 	vldr	s15, [r4, #-4]
      t1a = xAR - xBR ;
 80092ae:	ee33 5ac7 	vsub.f32	s10, s7, s14
      twR = *pCoeff++;
 80092b2:	ed50 5a02 	vldr	s11, [r0, #-8]
      t1b = xAI + xBI ;
 80092b6:	ee34 6a27 	vadd.f32	s12, s8, s15
      twI = *pCoeff++;
 80092ba:	ed50 4a01 	vldr	s9, [r0, #-4]
      *pOut++ = 0.5f * (xAR + xBR - r - s ); //xAR
 80092be:	ee37 7a23 	vadd.f32	s14, s14, s7
      *pOut++ = 0.5f * (xAI - xBI + t - u ); //xAI
 80092c2:	ee77 7ac4 	vsub.f32	s15, s15, s8
      *pOut++ = 0.5f * (xAR + xBR - r - s ); //xAR
 80092c6:	eea5 7ac5 	vfms.f32	s14, s11, s10
      *pOut++ = 0.5f * (xAI - xBI + t - u ); //xAI
 80092ca:	eee4 7a85 	vfma.f32	s15, s9, s10
      *pOut++ = 0.5f * (xAR + xBR - r - s ); //xAR
 80092ce:	eea4 7ac6 	vfms.f32	s14, s9, s12
      *pOut++ = 0.5f * (xAI - xBI + t - u ); //xAI
 80092d2:	eee5 7ac6 	vfms.f32	s15, s11, s12
      *pOut++ = 0.5f * (xAR + xBR - r - s ); //xAR
 80092d6:	ee27 7a26 	vmul.f32	s14, s14, s13
      *pOut++ = 0.5f * (xAI - xBI + t - u ); //xAI
 80092da:	ee67 7aa6 	vmul.f32	s15, s15, s13
      *pOut++ = 0.5f * (xAR + xBR - r - s ); //xAR
 80092de:	ed02 7a02 	vstr	s14, [r2, #-8]
      *pOut++ = 0.5f * (xAI - xBI + t - u ); //xAI
 80092e2:	ed42 7a01 	vstr	s15, [r2, #-4]
      k--;
 80092e6:	e7ce      	b.n	8009286 <merge_rfft_f32+0x3e>

080092e8 <arm_rfft_fast_f32>:
void arm_rfft_fast_f32(
  const arm_rfft_fast_instance_f32 * S,
  float32_t * p,
  float32_t * pOut,
  uint8_t ifftFlag)
{
 80092e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092ec:	4605      	mov	r5, r0
 80092ee:	460f      	mov	r7, r1
 80092f0:	4616      	mov	r6, r2
   const arm_cfft_instance_f32 * Sint = &(S->Sint);

   /* Calculation of Real FFT */
   if (ifftFlag)
 80092f2:	461c      	mov	r4, r3
 80092f4:	b14b      	cbz	r3, 800930a <arm_rfft_fast_f32+0x22>
   {
      /*  Real FFT compression */
      merge_rfft_f32(S, p, pOut);
 80092f6:	f7ff ffa7 	bl	8009248 <merge_rfft_f32>
      /* Complex radix-4 IFFT process */
      arm_cfft_f32( Sint, pOut, ifftFlag, 1);
 80092fa:	4622      	mov	r2, r4
 80092fc:	4631      	mov	r1, r6
 80092fe:	4628      	mov	r0, r5
 8009300:	2301      	movs	r3, #1
      arm_cfft_f32( Sint, p, ifftFlag, 1);

      /*  Real FFT extraction */
      stage_rfft_f32(S, p, pOut);
   }
}
 8009302:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      arm_cfft_f32( Sint, pOut, ifftFlag, 1);
 8009306:	f7ff bee1 	b.w	80090cc <arm_cfft_f32>
      arm_cfft_f32( Sint, p, ifftFlag, 1);
 800930a:	4622      	mov	r2, r4
 800930c:	2301      	movs	r3, #1
 800930e:	f7ff fedd 	bl	80090cc <arm_cfft_f32>
      stage_rfft_f32(S, p, pOut);
 8009312:	4632      	mov	r2, r6
 8009314:	4639      	mov	r1, r7
 8009316:	4628      	mov	r0, r5
}
 8009318:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      stage_rfft_f32(S, p, pOut);
 800931c:	f7ff bf3f 	b.w	800919e <stage_rfft_f32>

08009320 <arm_rfft_fast_init_1024_f32>:

arm_status arm_rfft_fast_init_1024_f32( arm_rfft_fast_instance_f32 * S ) {

  arm_status status;

  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 8009320:	4601      	mov	r1, r0
arm_status arm_rfft_fast_init_1024_f32( arm_rfft_fast_instance_f32 * S ) {
 8009322:	b508      	push	{r3, lr}
  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 8009324:	b140      	cbz	r0, 8009338 <arm_rfft_fast_init_1024_f32+0x18>

  status=arm_cfft_init_512_f32(&(S->Sint));
 8009326:	f7ff f995 	bl	8008654 <arm_cfft_init_512_f32>
  if (status != ARM_MATH_SUCCESS)
 800932a:	b920      	cbnz	r0, 8009336 <arm_rfft_fast_init_1024_f32+0x16>
  {
    return(status);
  }
  S->fftLenRFFT = 1024U;
 800932c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009330:	820b      	strh	r3, [r1, #16]

  S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_1024;
 8009332:	4b03      	ldr	r3, [pc, #12]	; (8009340 <arm_rfft_fast_init_1024_f32+0x20>)
 8009334:	614b      	str	r3, [r1, #20]

  return ARM_MATH_SUCCESS;
}
 8009336:	bd08      	pop	{r3, pc}
  if( !S ) return ARM_MATH_ARGUMENT_ERROR;
 8009338:	f04f 30ff 	mov.w	r0, #4294967295
 800933c:	e7fb      	b.n	8009336 <arm_rfft_fast_init_1024_f32+0x16>
 800933e:	bf00      	nop
 8009340:	0800c0ac 	.word	0x0800c0ac

08009344 <arm_mfcc_init_1024_f32>:
                   The array has the same size as the FFT length.

                   The folder Scripts is containing a Python script which can be used
                   to generate the filter, dct and window arrays.
 */
MFCC_INIT_F32(1024)
 8009344:	b410      	push	{r4}
 8009346:	6003      	str	r3, [r0, #0]
 8009348:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800934c:	9b01      	ldr	r3, [sp, #4]
 800934e:	61c2      	str	r2, [r0, #28]
 8009350:	60c3      	str	r3, [r0, #12]
 8009352:	9b02      	ldr	r3, [sp, #8]
 8009354:	6103      	str	r3, [r0, #16]
 8009356:	9b03      	ldr	r3, [sp, #12]
 8009358:	6043      	str	r3, [r0, #4]
 800935a:	9b04      	ldr	r3, [sp, #16]
 800935c:	e9c0 4105 	strd	r4, r1, [r0, #20]
 8009360:	6083      	str	r3, [r0, #8]
 8009362:	3020      	adds	r0, #32
 8009364:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009368:	f7ff bfda 	b.w	8009320 <arm_rfft_fast_init_1024_f32>

0800936c <arm_mfcc_f32>:
  const arm_mfcc_instance_f32 * S,
  float32_t *pSrc,
  float32_t *pDst,
  float32_t *pTmp
  )
{
 800936c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009370:	460e      	mov	r6, r1
 8009372:	b086      	sub	sp, #24
  float32_t maxValue;
  uint32_t  index; 
  uint32_t i;
  float32_t result;
  const float32_t *coefs=S->filterCoefs;
 8009374:	f8d0 9004 	ldr.w	r9, [r0, #4]
{
 8009378:	4604      	mov	r4, r0
  arm_matrix_instance_f32 pDctMat;

  /* Normalize */
  arm_absmax_f32(pSrc,S->fftLen,&maxValue,&index);
 800937a:	6941      	ldr	r1, [r0, #20]
{
 800937c:	4690      	mov	r8, r2
 800937e:	461d      	mov	r5, r3
  arm_absmax_f32(pSrc,S->fftLen,&maxValue,&index);
 8009380:	aa01      	add	r2, sp, #4
 8009382:	ab02      	add	r3, sp, #8
 8009384:	4630      	mov	r0, r6
 8009386:	f7ff f8bf 	bl	8008508 <arm_absmax_f32>

  if (maxValue != 0.0f)
 800938a:	eddd 7a01 	vldr	s15, [sp, #4]
 800938e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8009392:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009396:	d008      	beq.n	80093aa <arm_mfcc_f32+0x3e>
  {
     arm_scale_f32(pSrc,1.0f/maxValue,pSrc,S->fftLen);
 8009398:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800939c:	6962      	ldr	r2, [r4, #20]
 800939e:	4631      	mov	r1, r6
 80093a0:	4630      	mov	r0, r6
 80093a2:	ee80 0a27 	vdiv.f32	s0, s0, s15
 80093a6:	f000 f8b5 	bl	8009514 <arm_scale_f32>
  }

  /* Multiply by window */
  arm_mult_f32(pSrc,S->windowCoefs,pSrc,S->fftLen);
 80093aa:	6963      	ldr	r3, [r4, #20]
 80093ac:	4632      	mov	r2, r6
 80093ae:	68a1      	ldr	r1, [r4, #8]
 80093b0:	4630      	mov	r0, r6
 80093b2:	f000 f899 	bl	80094e8 <arm_mult_f32>
    pTmp[2*i+1] = 0.0f;
  }
  arm_cfft_f32(&(S->cfft),pTmp,0,1);
#else
  /* Default RFFT based implementation */
  arm_rfft_fast_f32(&(S->rfft),pSrc,pTmp,0);
 80093b6:	2300      	movs	r3, #0
 80093b8:	462a      	mov	r2, r5
 80093ba:	4631      	mov	r1, r6
 80093bc:	f104 0020 	add.w	r0, r4, #32
 80093c0:	f7ff ff92 	bl	80092e8 <arm_rfft_fast_f32>
  /* Unpack real values */
  pTmp[S->fftLen]=pTmp[1];
 80093c4:	6962      	ldr	r2, [r4, #20]
 80093c6:	686b      	ldr	r3, [r5, #4]
  pTmp[S->fftLen+1]=0.0f;
  pTmp[1]=0.0f;
#endif
  arm_cmplx_mag_f32(pTmp,pSrc,S->fftLen);
 80093c8:	4628      	mov	r0, r5
  pTmp[S->fftLen]=pTmp[1];
 80093ca:	eb05 0182 	add.w	r1, r5, r2, lsl #2
 80093ce:	600b      	str	r3, [r1, #0]
  pTmp[S->fftLen+1]=0.0f;
 80093d0:	2300      	movs	r3, #0
 80093d2:	604b      	str	r3, [r1, #4]
  arm_cmplx_mag_f32(pTmp,pSrc,S->fftLen);
 80093d4:	4631      	mov	r1, r6
  pTmp[1]=0.0f;
 80093d6:	606b      	str	r3, [r5, #4]
  arm_cmplx_mag_f32(pTmp,pSrc,S->fftLen);
 80093d8:	f000 f8a6 	bl	8009528 <arm_cmplx_mag_f32>
  if (maxValue != 0.0f)
 80093dc:	ed9d 0a01 	vldr	s0, [sp, #4]
 80093e0:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80093e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093e8:	d004      	beq.n	80093f4 <arm_mfcc_f32+0x88>
  {
     arm_scale_f32(pSrc,maxValue,pSrc,S->fftLen);
 80093ea:	6962      	ldr	r2, [r4, #20]
 80093ec:	4631      	mov	r1, r6
 80093ee:	4630      	mov	r0, r6
 80093f0:	f000 f890 	bl	8009514 <arm_scale_f32>
 80093f4:	46aa      	mov	sl, r5
{
 80093f6:	2700      	movs	r7, #0
  }

  /* Apply MEL filters */
  for(i=0; i<S->nbMelFilters; i++)
 80093f8:	69a2      	ldr	r2, [r4, #24]
 80093fa:	42ba      	cmp	r2, r7
 80093fc:	d81a      	bhi.n	8009434 <arm_mfcc_f32+0xc8>
      pTmp[i] = result;

  }

  /* Compute the log */
  arm_offset_f32(pTmp,1.0e-6f,pTmp,S->nbMelFilters);
 80093fe:	ed9f 0a18 	vldr	s0, [pc, #96]	; 8009460 <arm_mfcc_f32+0xf4>
 8009402:	4629      	mov	r1, r5
 8009404:	4628      	mov	r0, r5
 8009406:	f000 f87b 	bl	8009500 <arm_offset_f32>
  arm_vlog_f32(pTmp,pTmp,S->nbMelFilters);
 800940a:	69a2      	ldr	r2, [r4, #24]
 800940c:	4629      	mov	r1, r5
 800940e:	4628      	mov	r0, r5
 8009410:	f7ff f86c 	bl	80084ec <arm_vlog_f32>

  /* Multiply with the DCT matrix */

  pDctMat.numRows=S->nbDctOutputs;
 8009414:	69e3      	ldr	r3, [r4, #28]
  pDctMat.numCols=S->nbMelFilters;
  pDctMat.pData=(float32_t*)S->dctCoefs;

  arm_mat_vec_mult_f32(&pDctMat, pTmp, pDst);
 8009416:	4642      	mov	r2, r8
 8009418:	4629      	mov	r1, r5
  pDctMat.numRows=S->nbDctOutputs;
 800941a:	f8ad 3010 	strh.w	r3, [sp, #16]
  arm_mat_vec_mult_f32(&pDctMat, pTmp, pDst);
 800941e:	a804      	add	r0, sp, #16
  pDctMat.numCols=S->nbMelFilters;
 8009420:	69a3      	ldr	r3, [r4, #24]
 8009422:	f8ad 3012 	strh.w	r3, [sp, #18]
  pDctMat.pData=(float32_t*)S->dctCoefs;
 8009426:	6823      	ldr	r3, [r4, #0]
 8009428:	9305      	str	r3, [sp, #20]
  arm_mat_vec_mult_f32(&pDctMat, pTmp, pDst);
 800942a:	f000 f89b 	bl	8009564 <arm_mat_vec_mult_f32>
      

}
 800942e:	b006      	add	sp, #24
 8009430:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      arm_dot_prod_f32(pSrc+S->filterPos[i],
 8009434:	e9d4 3203 	ldrd	r3, r2, [r4, #12]
 8009438:	4649      	mov	r1, r9
 800943a:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800943e:	ab03      	add	r3, sp, #12
 8009440:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8009444:	eb06 0080 	add.w	r0, r6, r0, lsl #2
 8009448:	f000 f83e 	bl	80094c8 <arm_dot_prod_f32>
      coefs += S->filterLengths[i];
 800944c:	6923      	ldr	r3, [r4, #16]
 800944e:	f853 3027 	ldr.w	r3, [r3, r7, lsl #2]
  for(i=0; i<S->nbMelFilters; i++)
 8009452:	3701      	adds	r7, #1
      coefs += S->filterLengths[i];
 8009454:	eb09 0983 	add.w	r9, r9, r3, lsl #2
      pTmp[i] = result;
 8009458:	9b03      	ldr	r3, [sp, #12]
 800945a:	f84a 3b04 	str.w	r3, [sl], #4
  for(i=0; i<S->nbMelFilters; i++)
 800945e:	e7cb      	b.n	80093f8 <arm_mfcc_f32+0x8c>
 8009460:	358637bd 	.word	0x358637bd

08009464 <arm_hamming_f32>:

void arm_hamming_f32(
        float32_t * pDst,
        uint32_t blockSize)
{
   float32_t k = 2.0f / ((float32_t) blockSize);
 8009464:	ee07 1a90 	vmov	s15, r1
 8009468:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800946c:	eef8 7a67 	vcvt.f32.u32	s15, s15
{
 8009470:	b570      	push	{r4, r5, r6, lr}
 8009472:	ed2d 8b04 	vpush	{d8-d9}
   float32_t k = 2.0f / ((float32_t) blockSize);
 8009476:	ee87 8a27 	vdiv.f32	s16, s14, s15
{
 800947a:	460c      	mov	r4, r1
 800947c:	4606      	mov	r6, r0
   float32_t w;

   for(uint32_t i=0;i<blockSize;i++)
 800947e:	2500      	movs	r5, #0
   {
     w = 0.54f - 0.46f * cosf (PI * i * k);
 8009480:	eddf 8a0e 	vldr	s17, [pc, #56]	; 80094bc <arm_hamming_f32+0x58>
 8009484:	ed9f 9a0e 	vldr	s18, [pc, #56]	; 80094c0 <arm_hamming_f32+0x5c>
 8009488:	eddf 9a0e 	vldr	s19, [pc, #56]	; 80094c4 <arm_hamming_f32+0x60>
   for(uint32_t i=0;i<blockSize;i++)
 800948c:	42a5      	cmp	r5, r4
 800948e:	d102      	bne.n	8009496 <arm_hamming_f32+0x32>
     pDst[i] = w;
   }
}
 8009490:	ecbd 8b04 	vpop	{d8-d9}
 8009494:	bd70      	pop	{r4, r5, r6, pc}
     w = 0.54f - 0.46f * cosf (PI * i * k);
 8009496:	ee07 5a90 	vmov	s15, r5
   for(uint32_t i=0;i<blockSize;i++)
 800949a:	3501      	adds	r5, #1
     w = 0.54f - 0.46f * cosf (PI * i * k);
 800949c:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 80094a0:	ee20 0a28 	vmul.f32	s0, s0, s17
 80094a4:	ee20 0a08 	vmul.f32	s0, s0, s16
 80094a8:	f000 f92e 	bl	8009708 <cosf>
 80094ac:	eef0 7a69 	vmov.f32	s15, s19
 80094b0:	eee0 7a49 	vfms.f32	s15, s0, s18
     pDst[i] = w;
 80094b4:	ece6 7a01 	vstmia	r6!, {s15}
   for(uint32_t i=0;i<blockSize;i++)
 80094b8:	e7e8      	b.n	800948c <arm_hamming_f32+0x28>
 80094ba:	bf00      	nop
 80094bc:	40490fdb 	.word	0x40490fdb
 80094c0:	3eeb851f 	.word	0x3eeb851f
 80094c4:	3f0a3d71 	.word	0x3f0a3d71

080094c8 <arm_dot_prod_f32>:
  const float32_t * pSrcB,
        uint32_t blockSize,
        float32_t * result)
{
        uint32_t blkCnt;                               /* Loop counter */
        float32_t sum = 0.0f;                          /* Temporary return variable */
 80094c8:	eddf 7a06 	vldr	s15, [pc, #24]	; 80094e4 <arm_dot_prod_f32+0x1c>
  blkCnt = blockSize;

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
#endif /* #if defined(ARM_MATH_NEON) */

  while (blkCnt > 0U)
 80094cc:	b912      	cbnz	r2, 80094d4 <arm_dot_prod_f32+0xc>
    /* Decrement loop counter */
    blkCnt--;
  }

  /* Store result in destination buffer */
  *result = sum;
 80094ce:	edc3 7a00 	vstr	s15, [r3]
}
 80094d2:	4770      	bx	lr
    sum += (*pSrcA++) * (*pSrcB++);
 80094d4:	ecf0 6a01 	vldmia	r0!, {s13}
    blkCnt--;
 80094d8:	3a01      	subs	r2, #1
    sum += (*pSrcA++) * (*pSrcB++);
 80094da:	ecb1 7a01 	vldmia	r1!, {s14}
 80094de:	eee6 7a87 	vfma.f32	s15, s13, s14
    blkCnt--;
 80094e2:	e7f3      	b.n	80094cc <arm_dot_prod_f32+0x4>
 80094e4:	00000000 	.word	0x00000000

080094e8 <arm_mult_f32>:
  blkCnt = blockSize;

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
#endif /* #if defined(ARM_MATH_NEON) */

  while (blkCnt > 0U)
 80094e8:	b903      	cbnz	r3, 80094ec <arm_mult_f32+0x4>

    /* Decrement loop counter */
    blkCnt--;
  }

}
 80094ea:	4770      	bx	lr
    *pDst++ = (*pSrcA++) * (*pSrcB++);
 80094ec:	ecf0 7a01 	vldmia	r0!, {s15}
    blkCnt--;
 80094f0:	3b01      	subs	r3, #1
    *pDst++ = (*pSrcA++) * (*pSrcB++);
 80094f2:	ecb1 7a01 	vldmia	r1!, {s14}
 80094f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80094fa:	ece2 7a01 	vstmia	r2!, {s15}
    blkCnt--;
 80094fe:	e7f3      	b.n	80094e8 <arm_mult_f32>

08009500 <arm_offset_f32>:
  blkCnt = blockSize;

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
#endif /* #if defined(ARM_MATH_NEON_EXPERIMENTAL) */

  while (blkCnt > 0U)
 8009500:	b902      	cbnz	r2, 8009504 <arm_offset_f32+0x4>

    /* Decrement loop counter */
    blkCnt--;
  }

}
 8009502:	4770      	bx	lr
    *pDst++ = (*pSrc++) + offset;
 8009504:	ecf0 7a01 	vldmia	r0!, {s15}
    blkCnt--;
 8009508:	3a01      	subs	r2, #1
    *pDst++ = (*pSrc++) + offset;
 800950a:	ee77 7a80 	vadd.f32	s15, s15, s0
 800950e:	ece1 7a01 	vstmia	r1!, {s15}
    blkCnt--;
 8009512:	e7f5      	b.n	8009500 <arm_offset_f32>

08009514 <arm_scale_f32>:
  blkCnt = blockSize;

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
#endif /* #if defined(ARM_MATH_NEON_EXPERIMENTAL) */

  while (blkCnt > 0U)
 8009514:	b902      	cbnz	r2, 8009518 <arm_scale_f32+0x4>

    /* Decrement loop counter */
    blkCnt--;
  }

}
 8009516:	4770      	bx	lr
    *pDst++ = (*pSrc++) * scale;
 8009518:	ecf0 7a01 	vldmia	r0!, {s15}
    blkCnt--;
 800951c:	3a01      	subs	r2, #1
    *pDst++ = (*pSrc++) * scale;
 800951e:	ee67 7a80 	vmul.f32	s15, s15, s0
 8009522:	ece1 7a01 	vstmia	r1!, {s15}
    blkCnt--;
 8009526:	e7f5      	b.n	8009514 <arm_scale_f32>

08009528 <arm_cmplx_mag_f32>:
#else
void arm_cmplx_mag_f32(
  const float32_t * pSrc,
        float32_t * pDst,
        uint32_t numSamples)
{
 8009528:	b510      	push	{r4, lr}
 800952a:	3008      	adds	r0, #8
 */
__STATIC_FORCEINLINE arm_status arm_sqrt_f32(
  const float32_t in,
  float32_t * pOut)
  {
    if (in >= 0.0f)
 800952c:	2400      	movs	r4, #0
  blkCnt = numSamples;

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
#endif /* #if defined(ARM_MATH_NEON) */

  while (blkCnt > 0U)
 800952e:	b902      	cbnz	r2, 8009532 <arm_cmplx_mag_f32+0xa>

    /* Decrement loop counter */
    blkCnt--;
  }

}
 8009530:	bd10      	pop	{r4, pc}
    imag = *pSrc++;
 8009532:	ed50 7a01 	vldr	s15, [r0, #-4]
    arm_sqrt_f32((real * real) + (imag * imag), pDst++);
 8009536:	1d0b      	adds	r3, r1, #4
    real = *pSrc++;
 8009538:	ed10 7a02 	vldr	s14, [r0, #-8]
    arm_sqrt_f32((real * real) + (imag * imag), pDst++);
 800953c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8009540:	eee7 7a07 	vfma.f32	s15, s14, s14
 8009544:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009548:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800954c:	db07      	blt.n	800955e <arm_cmplx_mag_f32+0x36>
      *pOut = _sqrtf(in);
#elif defined(__GNUC_PYTHON__)
      *pOut = sqrtf(in);
#elif defined ( __GNUC__ )
  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
      __ASM("VSQRT.F32 %0,%1" : "=t"(*pOut) : "t"(in));
 800954e:	eef1 7ae7 	vsqrt.f32	s15, s15
 8009552:	edc1 7a00 	vstr	s15, [r1]
    blkCnt--;
 8009556:	3a01      	subs	r2, #1
 8009558:	3008      	adds	r0, #8
    arm_sqrt_f32((real * real) + (imag * imag), pDst++);
 800955a:	4619      	mov	r1, r3
 800955c:	e7e7      	b.n	800952e <arm_cmplx_mag_f32+0x6>

      return (ARM_MATH_SUCCESS);
    }
    else
    {
      *pOut = 0.0f;
 800955e:	f843 4c04 	str.w	r4, [r3, #-4]
      return (ARM_MATH_ARGUMENT_ERROR);
 8009562:	e7f8      	b.n	8009556 <arm_cmplx_mag_f32+0x2e>

08009564 <arm_mat_vec_mult_f32>:
    }
}
#else

void arm_mat_vec_mult_f32(const arm_matrix_instance_f32 *pSrcMat, const float32_t *pVec, float32_t *pDst)
{
 8009564:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    uint32_t numRows = pSrcMat->numRows;
 8009568:	8804      	ldrh	r4, [r0, #0]
{
 800956a:	b087      	sub	sp, #28
    uint32_t numCols = pSrcMat->numCols;
 800956c:	8843      	ldrh	r3, [r0, #2]
    const float32_t *pSrcA = pSrcMat->pData;
 800956e:	f04f 0c0c 	mov.w	ip, #12
 8009572:	f8d0 8004 	ldr.w	r8, [r0, #4]
    uint16_t row, colCnt; /* loop counters */
    float32_t matData, matData2, vecData, vecData2;


    /* Process 4 rows at a time */
    row = numRows >> 2;
 8009576:	08a0      	lsrs	r0, r4, #2
{
 8009578:	9204      	str	r2, [sp, #16]
        /* Loop unrolling: process 2 columns per iteration */
        colCnt = numCols;

        /* Initialize pointers to the starting address of the column being processed */
        pInA1 = pSrcA + i;
        pInA2 = pInA1 + numCols;
 800957a:	ea4f 0e83 	mov.w	lr, r3, lsl #2
    row = numRows >> 2;
 800957e:	4606      	mov	r6, r0
 8009580:	9001      	str	r0, [sp, #4]
 8009582:	4647      	mov	r7, r8
 8009584:	f102 0010 	add.w	r0, r2, #16
 8009588:	eb08 05c3 	add.w	r5, r8, r3, lsl #3
 800958c:	fb0c fc03 	mul.w	ip, ip, r3
 8009590:	eb01 0283 	add.w	r2, r1, r3, lsl #2
 8009594:	9205      	str	r2, [sp, #20]
    while (row > 0) {
 8009596:	b9c6      	cbnz	r6, 80095ca <arm_mat_vec_mult_f32+0x66>
 8009598:	9804      	ldr	r0, [sp, #16]

        float32_t sum = 0.0f;
        pInVec = pVec;
        pInA1 = pSrcA + i;

        colCnt = numCols >> 1;
 800959a:	085e      	lsrs	r6, r3, #1
 800959c:	9a01      	ldr	r2, [sp, #4]
 800959e:	f004 0403 	and.w	r4, r4, #3
 80095a2:	4635      	mov	r5, r6
 80095a4:	ea4f 0cc6 	mov.w	ip, r6, lsl #3
 80095a8:	eb00 1202 	add.w	r2, r0, r2, lsl #4
    while (row > 0) {
 80095ac:	9801      	ldr	r0, [sp, #4]
 80095ae:	eb01 09c6 	add.w	r9, r1, r6, lsl #3
 80095b2:	4358      	muls	r0, r3
 80095b4:	eb02 0484 	add.w	r4, r2, r4, lsl #2
        }
        // process remainder of row
        colCnt = numCols & 1u;


        while (colCnt > 0) {
 80095b8:	f003 0301 	and.w	r3, r3, #1
 80095bc:	eb08 1800 	add.w	r8, r8, r0, lsl #4
    while (row > 0) {
 80095c0:	42a2      	cmp	r2, r4
 80095c2:	d13b      	bne.n	800963c <arm_mat_vec_mult_f32+0xd8>

        *px++ = sum;
        i = i + numCols;
        row--;
    }
}
 80095c4:	b007      	add	sp, #28
 80095c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        float32_t sum4 = 0.0f;
 80095ca:	eddf 7a2e 	vldr	s15, [pc, #184]	; 8009684 <arm_mat_vec_mult_f32+0x120>
 80095ce:	eb0e 0a05 	add.w	sl, lr, r5
 80095d2:	eb0e 0207 	add.w	r2, lr, r7
        pInVec = pVec;
 80095d6:	4689      	mov	r9, r1
        float32_t sum3 = 0.0f;
 80095d8:	eef0 6a67 	vmov.f32	s13, s15
 80095dc:	46d3      	mov	fp, sl
        float32_t sum2 = 0.0f;
 80095de:	eeb0 6a67 	vmov.f32	s12, s15
        float32_t sum1 = 0.0f;
 80095e2:	eef0 5a67 	vmov.f32	s11, s15
 80095e6:	e9cd 2202 	strd	r2, r2, [sp, #8]
        while (colCnt > 0u) {
 80095ea:	9a05      	ldr	r2, [sp, #20]
 80095ec:	4591      	cmp	r9, r2
 80095ee:	d110      	bne.n	8009612 <arm_mat_vec_mult_f32+0xae>
        *px++ = sum1;
 80095f0:	9a03      	ldr	r2, [sp, #12]
        row--;
 80095f2:	3e01      	subs	r6, #1
        *px++ = sum1;
 80095f4:	ed40 5a04 	vstr	s11, [r0, #-16]
        *px++ = sum2;
 80095f8:	eb0c 050a 	add.w	r5, ip, sl
 80095fc:	4462      	add	r2, ip
 80095fe:	ed00 6a03 	vstr	s12, [r0, #-12]
        *px++ = sum3;
 8009602:	ed40 6a02 	vstr	s13, [r0, #-8]
        row--;
 8009606:	b2b6      	uxth	r6, r6
        *px++ = sum4;
 8009608:	ed40 7a01 	vstr	s15, [r0, #-4]
        row--;
 800960c:	4617      	mov	r7, r2
 800960e:	3010      	adds	r0, #16
 8009610:	e7c1      	b.n	8009596 <arm_mat_vec_mult_f32+0x32>
            vecData = *(pInVec)++;
 8009612:	ecb9 7a01 	vldmia	r9!, {s14}
            sum1 += matData * vecData;
 8009616:	ecb7 5a01 	vldmia	r7!, {s10}
            sum2 += matData * vecData;
 800961a:	9a02      	ldr	r2, [sp, #8]
            sum1 += matData * vecData;
 800961c:	eee7 5a05 	vfma.f32	s11, s14, s10
            sum2 += matData * vecData;
 8009620:	ecb2 5a01 	vldmia	r2!, {s10}
 8009624:	eea7 6a05 	vfma.f32	s12, s14, s10
            sum3 += matData * vecData;
 8009628:	ecb5 5a01 	vldmia	r5!, {s10}
            sum2 += matData * vecData;
 800962c:	9202      	str	r2, [sp, #8]
            sum3 += matData * vecData;
 800962e:	eee7 6a05 	vfma.f32	s13, s14, s10
            sum4 += matData * vecData;
 8009632:	ecbb 5a01 	vldmia	fp!, {s10}
 8009636:	eee7 7a05 	vfma.f32	s15, s14, s10
            colCnt--;
 800963a:	e7d6      	b.n	80095ea <arm_mat_vec_mult_f32+0x86>
        while (colCnt > 0) {
 800963c:	460e      	mov	r6, r1
 800963e:	4647      	mov	r7, r8
        colCnt = numCols >> 1;
 8009640:	4628      	mov	r0, r5
        float32_t sum = 0.0f;
 8009642:	eddf 7a10 	vldr	s15, [pc, #64]	; 8009684 <arm_mat_vec_mult_f32+0x120>
        while (colCnt > 0) {
 8009646:	3708      	adds	r7, #8
 8009648:	3608      	adds	r6, #8
 800964a:	b960      	cbnz	r0, 8009666 <arm_mat_vec_mult_f32+0x102>
        while (colCnt > 0) {
 800964c:	b13b      	cbz	r3, 800965e <arm_mat_vec_mult_f32+0xfa>
            sum += *pInA1++ * *pInVec++;
 800964e:	eb08 000c 	add.w	r0, r8, ip
 8009652:	ed99 7a00 	vldr	s14, [r9]
 8009656:	edd0 6a00 	vldr	s13, [r0]
 800965a:	eee6 7a87 	vfma.f32	s15, s13, s14
        *px++ = sum;
 800965e:	44f0      	add	r8, lr
 8009660:	ece2 7a01 	vstmia	r2!, {s15}
        row--;
 8009664:	e7ac      	b.n	80095c0 <arm_mat_vec_mult_f32+0x5c>
            sum += matData * vecData;
 8009666:	ed56 6a02 	vldr	s13, [r6, #-8]
            colCnt--;
 800966a:	3801      	subs	r0, #1
            sum += matData * vecData;
 800966c:	ed17 7a02 	vldr	s14, [r7, #-8]
            colCnt--;
 8009670:	b280      	uxth	r0, r0
            sum += matData * vecData;
 8009672:	eee6 7a87 	vfma.f32	s15, s13, s14
            sum += matData2 * vecData2;
 8009676:	ed56 6a01 	vldr	s13, [r6, #-4]
 800967a:	ed17 7a01 	vldr	s14, [r7, #-4]
 800967e:	eee6 7a87 	vfma.f32	s15, s13, s14
            colCnt--;
 8009682:	e7e0      	b.n	8009646 <arm_mat_vec_mult_f32+0xe2>
 8009684:	00000000 	.word	0x00000000

08009688 <__errno>:
 8009688:	4b01      	ldr	r3, [pc, #4]	; (8009690 <__errno+0x8>)
 800968a:	6818      	ldr	r0, [r3, #0]
 800968c:	4770      	bx	lr
 800968e:	bf00      	nop
 8009690:	20000040 	.word	0x20000040

08009694 <__libc_init_array>:
 8009694:	b570      	push	{r4, r5, r6, lr}
 8009696:	4d0d      	ldr	r5, [pc, #52]	; (80096cc <__libc_init_array+0x38>)
 8009698:	4c0d      	ldr	r4, [pc, #52]	; (80096d0 <__libc_init_array+0x3c>)
 800969a:	1b64      	subs	r4, r4, r5
 800969c:	10a4      	asrs	r4, r4, #2
 800969e:	2600      	movs	r6, #0
 80096a0:	42a6      	cmp	r6, r4
 80096a2:	d109      	bne.n	80096b8 <__libc_init_array+0x24>
 80096a4:	4d0b      	ldr	r5, [pc, #44]	; (80096d4 <__libc_init_array+0x40>)
 80096a6:	4c0c      	ldr	r4, [pc, #48]	; (80096d8 <__libc_init_array+0x44>)
 80096a8:	f000 ff16 	bl	800a4d8 <_init>
 80096ac:	1b64      	subs	r4, r4, r5
 80096ae:	10a4      	asrs	r4, r4, #2
 80096b0:	2600      	movs	r6, #0
 80096b2:	42a6      	cmp	r6, r4
 80096b4:	d105      	bne.n	80096c2 <__libc_init_array+0x2e>
 80096b6:	bd70      	pop	{r4, r5, r6, pc}
 80096b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80096bc:	4798      	blx	r3
 80096be:	3601      	adds	r6, #1
 80096c0:	e7ee      	b.n	80096a0 <__libc_init_array+0xc>
 80096c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80096c6:	4798      	blx	r3
 80096c8:	3601      	adds	r6, #1
 80096ca:	e7f2      	b.n	80096b2 <__libc_init_array+0x1e>
 80096cc:	0800d488 	.word	0x0800d488
 80096d0:	0800d488 	.word	0x0800d488
 80096d4:	0800d488 	.word	0x0800d488
 80096d8:	0800d48c 	.word	0x0800d48c

080096dc <memcpy>:
 80096dc:	440a      	add	r2, r1
 80096de:	4291      	cmp	r1, r2
 80096e0:	f100 33ff 	add.w	r3, r0, #4294967295
 80096e4:	d100      	bne.n	80096e8 <memcpy+0xc>
 80096e6:	4770      	bx	lr
 80096e8:	b510      	push	{r4, lr}
 80096ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 80096ee:	f803 4f01 	strb.w	r4, [r3, #1]!
 80096f2:	4291      	cmp	r1, r2
 80096f4:	d1f9      	bne.n	80096ea <memcpy+0xe>
 80096f6:	bd10      	pop	{r4, pc}

080096f8 <memset>:
 80096f8:	4402      	add	r2, r0
 80096fa:	4603      	mov	r3, r0
 80096fc:	4293      	cmp	r3, r2
 80096fe:	d100      	bne.n	8009702 <memset+0xa>
 8009700:	4770      	bx	lr
 8009702:	f803 1b01 	strb.w	r1, [r3], #1
 8009706:	e7f9      	b.n	80096fc <memset+0x4>

08009708 <cosf>:
 8009708:	ee10 3a10 	vmov	r3, s0
 800970c:	b507      	push	{r0, r1, r2, lr}
 800970e:	4a1c      	ldr	r2, [pc, #112]	; (8009780 <cosf+0x78>)
 8009710:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009714:	4293      	cmp	r3, r2
 8009716:	dc04      	bgt.n	8009722 <cosf+0x1a>
 8009718:	eddf 0a1a 	vldr	s1, [pc, #104]	; 8009784 <cosf+0x7c>
 800971c:	f000 fae8 	bl	8009cf0 <__kernel_cosf>
 8009720:	e004      	b.n	800972c <cosf+0x24>
 8009722:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8009726:	db04      	blt.n	8009732 <cosf+0x2a>
 8009728:	ee30 0a40 	vsub.f32	s0, s0, s0
 800972c:	b003      	add	sp, #12
 800972e:	f85d fb04 	ldr.w	pc, [sp], #4
 8009732:	4668      	mov	r0, sp
 8009734:	f000 f9a0 	bl	8009a78 <__ieee754_rem_pio2f>
 8009738:	f000 0003 	and.w	r0, r0, #3
 800973c:	2801      	cmp	r0, #1
 800973e:	d007      	beq.n	8009750 <cosf+0x48>
 8009740:	2802      	cmp	r0, #2
 8009742:	d00e      	beq.n	8009762 <cosf+0x5a>
 8009744:	b9a0      	cbnz	r0, 8009770 <cosf+0x68>
 8009746:	eddd 0a01 	vldr	s1, [sp, #4]
 800974a:	ed9d 0a00 	vldr	s0, [sp]
 800974e:	e7e5      	b.n	800971c <cosf+0x14>
 8009750:	eddd 0a01 	vldr	s1, [sp, #4]
 8009754:	ed9d 0a00 	vldr	s0, [sp]
 8009758:	f000 fdb4 	bl	800a2c4 <__kernel_sinf>
 800975c:	eeb1 0a40 	vneg.f32	s0, s0
 8009760:	e7e4      	b.n	800972c <cosf+0x24>
 8009762:	eddd 0a01 	vldr	s1, [sp, #4]
 8009766:	ed9d 0a00 	vldr	s0, [sp]
 800976a:	f000 fac1 	bl	8009cf0 <__kernel_cosf>
 800976e:	e7f5      	b.n	800975c <cosf+0x54>
 8009770:	eddd 0a01 	vldr	s1, [sp, #4]
 8009774:	ed9d 0a00 	vldr	s0, [sp]
 8009778:	2001      	movs	r0, #1
 800977a:	f000 fda3 	bl	800a2c4 <__kernel_sinf>
 800977e:	e7d5      	b.n	800972c <cosf+0x24>
 8009780:	3f490fd8 	.word	0x3f490fd8
 8009784:	00000000 	.word	0x00000000

08009788 <fmaxf>:
 8009788:	b508      	push	{r3, lr}
 800978a:	ed2d 8b02 	vpush	{d8}
 800978e:	eeb0 8a40 	vmov.f32	s16, s0
 8009792:	eef0 8a60 	vmov.f32	s17, s1
 8009796:	f000 f82d 	bl	80097f4 <__fpclassifyf>
 800979a:	b148      	cbz	r0, 80097b0 <fmaxf+0x28>
 800979c:	eeb0 0a68 	vmov.f32	s0, s17
 80097a0:	f000 f828 	bl	80097f4 <__fpclassifyf>
 80097a4:	b130      	cbz	r0, 80097b4 <fmaxf+0x2c>
 80097a6:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80097aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097ae:	dc01      	bgt.n	80097b4 <fmaxf+0x2c>
 80097b0:	eeb0 8a68 	vmov.f32	s16, s17
 80097b4:	eeb0 0a48 	vmov.f32	s0, s16
 80097b8:	ecbd 8b02 	vpop	{d8}
 80097bc:	bd08      	pop	{r3, pc}

080097be <fminf>:
 80097be:	b508      	push	{r3, lr}
 80097c0:	ed2d 8b02 	vpush	{d8}
 80097c4:	eeb0 8a40 	vmov.f32	s16, s0
 80097c8:	eef0 8a60 	vmov.f32	s17, s1
 80097cc:	f000 f812 	bl	80097f4 <__fpclassifyf>
 80097d0:	b148      	cbz	r0, 80097e6 <fminf+0x28>
 80097d2:	eeb0 0a68 	vmov.f32	s0, s17
 80097d6:	f000 f80d 	bl	80097f4 <__fpclassifyf>
 80097da:	b130      	cbz	r0, 80097ea <fminf+0x2c>
 80097dc:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80097e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097e4:	d401      	bmi.n	80097ea <fminf+0x2c>
 80097e6:	eeb0 8a68 	vmov.f32	s16, s17
 80097ea:	eeb0 0a48 	vmov.f32	s0, s16
 80097ee:	ecbd 8b02 	vpop	{d8}
 80097f2:	bd08      	pop	{r3, pc}

080097f4 <__fpclassifyf>:
 80097f4:	ee10 3a10 	vmov	r3, s0
 80097f8:	f033 4000 	bics.w	r0, r3, #2147483648	; 0x80000000
 80097fc:	d00d      	beq.n	800981a <__fpclassifyf+0x26>
 80097fe:	f5a0 0300 	sub.w	r3, r0, #8388608	; 0x800000
 8009802:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 8009806:	d30a      	bcc.n	800981e <__fpclassifyf+0x2a>
 8009808:	4b07      	ldr	r3, [pc, #28]	; (8009828 <__fpclassifyf+0x34>)
 800980a:	1e42      	subs	r2, r0, #1
 800980c:	429a      	cmp	r2, r3
 800980e:	d908      	bls.n	8009822 <__fpclassifyf+0x2e>
 8009810:	f1a0 43ff 	sub.w	r3, r0, #2139095040	; 0x7f800000
 8009814:	4258      	negs	r0, r3
 8009816:	4158      	adcs	r0, r3
 8009818:	4770      	bx	lr
 800981a:	2002      	movs	r0, #2
 800981c:	4770      	bx	lr
 800981e:	2004      	movs	r0, #4
 8009820:	4770      	bx	lr
 8009822:	2003      	movs	r0, #3
 8009824:	4770      	bx	lr
 8009826:	bf00      	nop
 8009828:	007ffffe 	.word	0x007ffffe

0800982c <logf>:
 800982c:	b508      	push	{r3, lr}
 800982e:	ed2d 8b02 	vpush	{d8}
 8009832:	eeb0 8a40 	vmov.f32	s16, s0
 8009836:	f000 f82f 	bl	8009898 <__ieee754_logf>
 800983a:	4b14      	ldr	r3, [pc, #80]	; (800988c <logf+0x60>)
 800983c:	f993 3000 	ldrsb.w	r3, [r3]
 8009840:	3301      	adds	r3, #1
 8009842:	d014      	beq.n	800986e <logf+0x42>
 8009844:	eeb4 8a48 	vcmp.f32	s16, s16
 8009848:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800984c:	d60f      	bvs.n	800986e <logf+0x42>
 800984e:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8009852:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009856:	dc0a      	bgt.n	800986e <logf+0x42>
 8009858:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800985c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009860:	d108      	bne.n	8009874 <logf+0x48>
 8009862:	f7ff ff11 	bl	8009688 <__errno>
 8009866:	2322      	movs	r3, #34	; 0x22
 8009868:	ed9f 0a09 	vldr	s0, [pc, #36]	; 8009890 <logf+0x64>
 800986c:	6003      	str	r3, [r0, #0]
 800986e:	ecbd 8b02 	vpop	{d8}
 8009872:	bd08      	pop	{r3, pc}
 8009874:	f7ff ff08 	bl	8009688 <__errno>
 8009878:	ecbd 8b02 	vpop	{d8}
 800987c:	2321      	movs	r3, #33	; 0x21
 800987e:	6003      	str	r3, [r0, #0]
 8009880:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8009884:	4803      	ldr	r0, [pc, #12]	; (8009894 <logf+0x68>)
 8009886:	f000 bdaf 	b.w	800a3e8 <nanf>
 800988a:	bf00      	nop
 800988c:	200000a4 	.word	0x200000a4
 8009890:	ff800000 	.word	0xff800000
 8009894:	0800d0ac 	.word	0x0800d0ac

08009898 <__ieee754_logf>:
 8009898:	ee10 3a10 	vmov	r3, s0
 800989c:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 80098a0:	d106      	bne.n	80098b0 <__ieee754_logf+0x18>
 80098a2:	ed9f 7a65 	vldr	s14, [pc, #404]	; 8009a38 <__ieee754_logf+0x1a0>
 80098a6:	eddf 7a65 	vldr	s15, [pc, #404]	; 8009a3c <__ieee754_logf+0x1a4>
 80098aa:	ee87 0a27 	vdiv.f32	s0, s14, s15
 80098ae:	4770      	bx	lr
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	da02      	bge.n	80098ba <__ieee754_logf+0x22>
 80098b4:	ee30 7a40 	vsub.f32	s14, s0, s0
 80098b8:	e7f5      	b.n	80098a6 <__ieee754_logf+0xe>
 80098ba:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80098be:	db02      	blt.n	80098c6 <__ieee754_logf+0x2e>
 80098c0:	ee30 0a00 	vadd.f32	s0, s0, s0
 80098c4:	4770      	bx	lr
 80098c6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80098ca:	bfb8      	it	lt
 80098cc:	eddf 7a5c 	vldrlt	s15, [pc, #368]	; 8009a40 <__ieee754_logf+0x1a8>
 80098d0:	485c      	ldr	r0, [pc, #368]	; (8009a44 <__ieee754_logf+0x1ac>)
 80098d2:	bfbe      	ittt	lt
 80098d4:	ee60 7a27 	vmullt.f32	s15, s0, s15
 80098d8:	f06f 0118 	mvnlt.w	r1, #24
 80098dc:	ee17 3a90 	vmovlt	r3, s15
 80098e0:	ea4f 52e3 	mov.w	r2, r3, asr #23
 80098e4:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80098e8:	4418      	add	r0, r3
 80098ea:	bfa8      	it	ge
 80098ec:	2100      	movge	r1, #0
 80098ee:	3a7f      	subs	r2, #127	; 0x7f
 80098f0:	440a      	add	r2, r1
 80098f2:	f400 0100 	and.w	r1, r0, #8388608	; 0x800000
 80098f6:	f081 517e 	eor.w	r1, r1, #1065353216	; 0x3f800000
 80098fa:	4319      	orrs	r1, r3
 80098fc:	ee00 1a10 	vmov	s0, r1
 8009900:	4951      	ldr	r1, [pc, #324]	; (8009a48 <__ieee754_logf+0x1b0>)
 8009902:	eb02 52d0 	add.w	r2, r2, r0, lsr #23
 8009906:	f103 000f 	add.w	r0, r3, #15
 800990a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800990e:	4001      	ands	r1, r0
 8009910:	ee30 0a67 	vsub.f32	s0, s0, s15
 8009914:	bb89      	cbnz	r1, 800997a <__ieee754_logf+0xe2>
 8009916:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800991a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800991e:	d10f      	bne.n	8009940 <__ieee754_logf+0xa8>
 8009920:	2a00      	cmp	r2, #0
 8009922:	f000 8085 	beq.w	8009a30 <__ieee754_logf+0x198>
 8009926:	ee07 2a90 	vmov	s15, r2
 800992a:	ed9f 0a48 	vldr	s0, [pc, #288]	; 8009a4c <__ieee754_logf+0x1b4>
 800992e:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8009a50 <__ieee754_logf+0x1b8>
 8009932:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009936:	ee27 0a80 	vmul.f32	s0, s15, s0
 800993a:	eea7 0a87 	vfma.f32	s0, s15, s14
 800993e:	4770      	bx	lr
 8009940:	eddf 6a44 	vldr	s13, [pc, #272]	; 8009a54 <__ieee754_logf+0x1bc>
 8009944:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8009948:	eee0 7a66 	vfms.f32	s15, s0, s13
 800994c:	ee20 7a00 	vmul.f32	s14, s0, s0
 8009950:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009954:	b912      	cbnz	r2, 800995c <__ieee754_logf+0xc4>
 8009956:	ee30 0a47 	vsub.f32	s0, s0, s14
 800995a:	4770      	bx	lr
 800995c:	ee07 2a90 	vmov	s15, r2
 8009960:	eddf 6a3a 	vldr	s13, [pc, #232]	; 8009a4c <__ieee754_logf+0x1b4>
 8009964:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009968:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800996c:	ee37 0a40 	vsub.f32	s0, s14, s0
 8009970:	ed9f 7a37 	vldr	s14, [pc, #220]	; 8009a50 <__ieee754_logf+0x1b8>
 8009974:	ee97 0a87 	vfnms.f32	s0, s15, s14
 8009978:	4770      	bx	lr
 800997a:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 800997e:	ee70 7a27 	vadd.f32	s15, s0, s15
 8009982:	eddf 5a35 	vldr	s11, [pc, #212]	; 8009a58 <__ieee754_logf+0x1c0>
 8009986:	eddf 4a35 	vldr	s9, [pc, #212]	; 8009a5c <__ieee754_logf+0x1c4>
 800998a:	4935      	ldr	r1, [pc, #212]	; (8009a60 <__ieee754_logf+0x1c8>)
 800998c:	ee80 6a27 	vdiv.f32	s12, s0, s15
 8009990:	4419      	add	r1, r3
 8009992:	f5c3 1357 	rsb	r3, r3, #3522560	; 0x35c000
 8009996:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800999a:	430b      	orrs	r3, r1
 800999c:	2b00      	cmp	r3, #0
 800999e:	ee07 2a90 	vmov	s15, r2
 80099a2:	ee26 5a06 	vmul.f32	s10, s12, s12
 80099a6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80099aa:	ee25 7a05 	vmul.f32	s14, s10, s10
 80099ae:	eddf 7a2d 	vldr	s15, [pc, #180]	; 8009a64 <__ieee754_logf+0x1cc>
 80099b2:	eee7 7a25 	vfma.f32	s15, s14, s11
 80099b6:	eddf 5a2c 	vldr	s11, [pc, #176]	; 8009a68 <__ieee754_logf+0x1d0>
 80099ba:	eee7 5a87 	vfma.f32	s11, s15, s14
 80099be:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8009a6c <__ieee754_logf+0x1d4>
 80099c2:	eee7 7a24 	vfma.f32	s15, s14, s9
 80099c6:	eddf 4a2a 	vldr	s9, [pc, #168]	; 8009a70 <__ieee754_logf+0x1d8>
 80099ca:	eee7 4a87 	vfma.f32	s9, s15, s14
 80099ce:	eddf 7a29 	vldr	s15, [pc, #164]	; 8009a74 <__ieee754_logf+0x1dc>
 80099d2:	eee4 7a87 	vfma.f32	s15, s9, s14
 80099d6:	ee67 7a85 	vmul.f32	s15, s15, s10
 80099da:	eee5 7a87 	vfma.f32	s15, s11, s14
 80099de:	dd1c      	ble.n	8009a1a <__ieee754_logf+0x182>
 80099e0:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80099e4:	ee20 7a07 	vmul.f32	s14, s0, s14
 80099e8:	ee27 7a00 	vmul.f32	s14, s14, s0
 80099ec:	ee77 7a87 	vadd.f32	s15, s15, s14
 80099f0:	ee67 7a86 	vmul.f32	s15, s15, s12
 80099f4:	b922      	cbnz	r2, 8009a00 <__ieee754_logf+0x168>
 80099f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80099fa:	ee30 0a67 	vsub.f32	s0, s0, s15
 80099fe:	4770      	bx	lr
 8009a00:	ed9f 6a12 	vldr	s12, [pc, #72]	; 8009a4c <__ieee754_logf+0x1b4>
 8009a04:	eee6 7a86 	vfma.f32	s15, s13, s12
 8009a08:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009a0c:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8009a10:	eddf 7a0f 	vldr	s15, [pc, #60]	; 8009a50 <__ieee754_logf+0x1b8>
 8009a14:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 8009a18:	4770      	bx	lr
 8009a1a:	ee70 7a67 	vsub.f32	s15, s0, s15
 8009a1e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8009a22:	2a00      	cmp	r2, #0
 8009a24:	d0e9      	beq.n	80099fa <__ieee754_logf+0x162>
 8009a26:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8009a4c <__ieee754_logf+0x1b4>
 8009a2a:	eee6 7ac7 	vfms.f32	s15, s13, s14
 8009a2e:	e7ed      	b.n	8009a0c <__ieee754_logf+0x174>
 8009a30:	ed9f 0a02 	vldr	s0, [pc, #8]	; 8009a3c <__ieee754_logf+0x1a4>
 8009a34:	4770      	bx	lr
 8009a36:	bf00      	nop
 8009a38:	cc000000 	.word	0xcc000000
 8009a3c:	00000000 	.word	0x00000000
 8009a40:	4c000000 	.word	0x4c000000
 8009a44:	004afb20 	.word	0x004afb20
 8009a48:	007ffff0 	.word	0x007ffff0
 8009a4c:	3717f7d1 	.word	0x3717f7d1
 8009a50:	3f317180 	.word	0x3f317180
 8009a54:	3eaaaaab 	.word	0x3eaaaaab
 8009a58:	3e1cd04f 	.word	0x3e1cd04f
 8009a5c:	3e178897 	.word	0x3e178897
 8009a60:	ffcf5c30 	.word	0xffcf5c30
 8009a64:	3e638e29 	.word	0x3e638e29
 8009a68:	3ecccccd 	.word	0x3ecccccd
 8009a6c:	3e3a3325 	.word	0x3e3a3325
 8009a70:	3e924925 	.word	0x3e924925
 8009a74:	3f2aaaab 	.word	0x3f2aaaab

08009a78 <__ieee754_rem_pio2f>:
 8009a78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009a7a:	ee10 6a10 	vmov	r6, s0
 8009a7e:	4b8e      	ldr	r3, [pc, #568]	; (8009cb8 <__ieee754_rem_pio2f+0x240>)
 8009a80:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8009a84:	429d      	cmp	r5, r3
 8009a86:	b087      	sub	sp, #28
 8009a88:	eef0 7a40 	vmov.f32	s15, s0
 8009a8c:	4604      	mov	r4, r0
 8009a8e:	dc05      	bgt.n	8009a9c <__ieee754_rem_pio2f+0x24>
 8009a90:	2300      	movs	r3, #0
 8009a92:	ed80 0a00 	vstr	s0, [r0]
 8009a96:	6043      	str	r3, [r0, #4]
 8009a98:	2000      	movs	r0, #0
 8009a9a:	e01a      	b.n	8009ad2 <__ieee754_rem_pio2f+0x5a>
 8009a9c:	4b87      	ldr	r3, [pc, #540]	; (8009cbc <__ieee754_rem_pio2f+0x244>)
 8009a9e:	429d      	cmp	r5, r3
 8009aa0:	dc46      	bgt.n	8009b30 <__ieee754_rem_pio2f+0xb8>
 8009aa2:	2e00      	cmp	r6, #0
 8009aa4:	ed9f 0a86 	vldr	s0, [pc, #536]	; 8009cc0 <__ieee754_rem_pio2f+0x248>
 8009aa8:	4b86      	ldr	r3, [pc, #536]	; (8009cc4 <__ieee754_rem_pio2f+0x24c>)
 8009aaa:	f025 050f 	bic.w	r5, r5, #15
 8009aae:	dd1f      	ble.n	8009af0 <__ieee754_rem_pio2f+0x78>
 8009ab0:	429d      	cmp	r5, r3
 8009ab2:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8009ab6:	d00e      	beq.n	8009ad6 <__ieee754_rem_pio2f+0x5e>
 8009ab8:	ed9f 7a83 	vldr	s14, [pc, #524]	; 8009cc8 <__ieee754_rem_pio2f+0x250>
 8009abc:	ee37 0ac7 	vsub.f32	s0, s15, s14
 8009ac0:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8009ac4:	ed80 0a00 	vstr	s0, [r0]
 8009ac8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009acc:	2001      	movs	r0, #1
 8009ace:	edc4 7a01 	vstr	s15, [r4, #4]
 8009ad2:	b007      	add	sp, #28
 8009ad4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009ad6:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 8009ccc <__ieee754_rem_pio2f+0x254>
 8009ada:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 8009cd0 <__ieee754_rem_pio2f+0x258>
 8009ade:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8009ae2:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8009ae6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009aea:	edc0 6a00 	vstr	s13, [r0]
 8009aee:	e7eb      	b.n	8009ac8 <__ieee754_rem_pio2f+0x50>
 8009af0:	429d      	cmp	r5, r3
 8009af2:	ee77 7a80 	vadd.f32	s15, s15, s0
 8009af6:	d00e      	beq.n	8009b16 <__ieee754_rem_pio2f+0x9e>
 8009af8:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8009cc8 <__ieee754_rem_pio2f+0x250>
 8009afc:	ee37 0a87 	vadd.f32	s0, s15, s14
 8009b00:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8009b04:	ed80 0a00 	vstr	s0, [r0]
 8009b08:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009b0c:	f04f 30ff 	mov.w	r0, #4294967295
 8009b10:	edc4 7a01 	vstr	s15, [r4, #4]
 8009b14:	e7dd      	b.n	8009ad2 <__ieee754_rem_pio2f+0x5a>
 8009b16:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 8009ccc <__ieee754_rem_pio2f+0x254>
 8009b1a:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 8009cd0 <__ieee754_rem_pio2f+0x258>
 8009b1e:	ee77 7a80 	vadd.f32	s15, s15, s0
 8009b22:	ee77 6a87 	vadd.f32	s13, s15, s14
 8009b26:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009b2a:	edc0 6a00 	vstr	s13, [r0]
 8009b2e:	e7eb      	b.n	8009b08 <__ieee754_rem_pio2f+0x90>
 8009b30:	4b68      	ldr	r3, [pc, #416]	; (8009cd4 <__ieee754_rem_pio2f+0x25c>)
 8009b32:	429d      	cmp	r5, r3
 8009b34:	dc72      	bgt.n	8009c1c <__ieee754_rem_pio2f+0x1a4>
 8009b36:	f000 fc0d 	bl	800a354 <fabsf>
 8009b3a:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8009cd8 <__ieee754_rem_pio2f+0x260>
 8009b3e:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8009b42:	eee0 7a07 	vfma.f32	s15, s0, s14
 8009b46:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009b4a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009b4e:	ee17 0a90 	vmov	r0, s15
 8009b52:	eddf 7a5b 	vldr	s15, [pc, #364]	; 8009cc0 <__ieee754_rem_pio2f+0x248>
 8009b56:	eea7 0a67 	vfms.f32	s0, s14, s15
 8009b5a:	281f      	cmp	r0, #31
 8009b5c:	eddf 7a5a 	vldr	s15, [pc, #360]	; 8009cc8 <__ieee754_rem_pio2f+0x250>
 8009b60:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009b64:	eeb1 6a47 	vneg.f32	s12, s14
 8009b68:	ee70 6a67 	vsub.f32	s13, s0, s15
 8009b6c:	ee16 2a90 	vmov	r2, s13
 8009b70:	dc1c      	bgt.n	8009bac <__ieee754_rem_pio2f+0x134>
 8009b72:	495a      	ldr	r1, [pc, #360]	; (8009cdc <__ieee754_rem_pio2f+0x264>)
 8009b74:	1e47      	subs	r7, r0, #1
 8009b76:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 8009b7a:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 8009b7e:	428b      	cmp	r3, r1
 8009b80:	d014      	beq.n	8009bac <__ieee754_rem_pio2f+0x134>
 8009b82:	6022      	str	r2, [r4, #0]
 8009b84:	ed94 7a00 	vldr	s14, [r4]
 8009b88:	ee30 0a47 	vsub.f32	s0, s0, s14
 8009b8c:	2e00      	cmp	r6, #0
 8009b8e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8009b92:	ed84 0a01 	vstr	s0, [r4, #4]
 8009b96:	da9c      	bge.n	8009ad2 <__ieee754_rem_pio2f+0x5a>
 8009b98:	eeb1 7a47 	vneg.f32	s14, s14
 8009b9c:	eeb1 0a40 	vneg.f32	s0, s0
 8009ba0:	ed84 7a00 	vstr	s14, [r4]
 8009ba4:	ed84 0a01 	vstr	s0, [r4, #4]
 8009ba8:	4240      	negs	r0, r0
 8009baa:	e792      	b.n	8009ad2 <__ieee754_rem_pio2f+0x5a>
 8009bac:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8009bb0:	15eb      	asrs	r3, r5, #23
 8009bb2:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 8009bb6:	2d08      	cmp	r5, #8
 8009bb8:	dde3      	ble.n	8009b82 <__ieee754_rem_pio2f+0x10a>
 8009bba:	eddf 7a44 	vldr	s15, [pc, #272]	; 8009ccc <__ieee754_rem_pio2f+0x254>
 8009bbe:	eef0 6a40 	vmov.f32	s13, s0
 8009bc2:	eee6 6a27 	vfma.f32	s13, s12, s15
 8009bc6:	ee30 0a66 	vsub.f32	s0, s0, s13
 8009bca:	eea6 0a27 	vfma.f32	s0, s12, s15
 8009bce:	eddf 7a40 	vldr	s15, [pc, #256]	; 8009cd0 <__ieee754_rem_pio2f+0x258>
 8009bd2:	ee97 0a27 	vfnms.f32	s0, s14, s15
 8009bd6:	ee76 5ac0 	vsub.f32	s11, s13, s0
 8009bda:	eef0 7a40 	vmov.f32	s15, s0
 8009bde:	ee15 2a90 	vmov	r2, s11
 8009be2:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8009be6:	1a5b      	subs	r3, r3, r1
 8009be8:	2b19      	cmp	r3, #25
 8009bea:	dc04      	bgt.n	8009bf6 <__ieee754_rem_pio2f+0x17e>
 8009bec:	edc4 5a00 	vstr	s11, [r4]
 8009bf0:	eeb0 0a66 	vmov.f32	s0, s13
 8009bf4:	e7c6      	b.n	8009b84 <__ieee754_rem_pio2f+0x10c>
 8009bf6:	eddf 5a3a 	vldr	s11, [pc, #232]	; 8009ce0 <__ieee754_rem_pio2f+0x268>
 8009bfa:	eeb0 0a66 	vmov.f32	s0, s13
 8009bfe:	eea6 0a25 	vfma.f32	s0, s12, s11
 8009c02:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8009c06:	eddf 6a37 	vldr	s13, [pc, #220]	; 8009ce4 <__ieee754_rem_pio2f+0x26c>
 8009c0a:	eee6 7a25 	vfma.f32	s15, s12, s11
 8009c0e:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8009c12:	ee30 7a67 	vsub.f32	s14, s0, s15
 8009c16:	ed84 7a00 	vstr	s14, [r4]
 8009c1a:	e7b3      	b.n	8009b84 <__ieee754_rem_pio2f+0x10c>
 8009c1c:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8009c20:	db06      	blt.n	8009c30 <__ieee754_rem_pio2f+0x1b8>
 8009c22:	ee70 7a40 	vsub.f32	s15, s0, s0
 8009c26:	edc0 7a01 	vstr	s15, [r0, #4]
 8009c2a:	edc0 7a00 	vstr	s15, [r0]
 8009c2e:	e733      	b.n	8009a98 <__ieee754_rem_pio2f+0x20>
 8009c30:	15ea      	asrs	r2, r5, #23
 8009c32:	3a86      	subs	r2, #134	; 0x86
 8009c34:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8009c38:	ee07 3a90 	vmov	s15, r3
 8009c3c:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8009c40:	eddf 6a29 	vldr	s13, [pc, #164]	; 8009ce8 <__ieee754_rem_pio2f+0x270>
 8009c44:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009c48:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009c4c:	ed8d 7a03 	vstr	s14, [sp, #12]
 8009c50:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8009c54:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8009c58:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009c5c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009c60:	ed8d 7a04 	vstr	s14, [sp, #16]
 8009c64:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8009c68:	eef5 7a40 	vcmp.f32	s15, #0.0
 8009c6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c70:	edcd 7a05 	vstr	s15, [sp, #20]
 8009c74:	d11e      	bne.n	8009cb4 <__ieee754_rem_pio2f+0x23c>
 8009c76:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8009c7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c7e:	bf14      	ite	ne
 8009c80:	2302      	movne	r3, #2
 8009c82:	2301      	moveq	r3, #1
 8009c84:	4919      	ldr	r1, [pc, #100]	; (8009cec <__ieee754_rem_pio2f+0x274>)
 8009c86:	9101      	str	r1, [sp, #4]
 8009c88:	2102      	movs	r1, #2
 8009c8a:	9100      	str	r1, [sp, #0]
 8009c8c:	a803      	add	r0, sp, #12
 8009c8e:	4621      	mov	r1, r4
 8009c90:	f000 f88e 	bl	8009db0 <__kernel_rem_pio2f>
 8009c94:	2e00      	cmp	r6, #0
 8009c96:	f6bf af1c 	bge.w	8009ad2 <__ieee754_rem_pio2f+0x5a>
 8009c9a:	edd4 7a00 	vldr	s15, [r4]
 8009c9e:	eef1 7a67 	vneg.f32	s15, s15
 8009ca2:	edc4 7a00 	vstr	s15, [r4]
 8009ca6:	edd4 7a01 	vldr	s15, [r4, #4]
 8009caa:	eef1 7a67 	vneg.f32	s15, s15
 8009cae:	edc4 7a01 	vstr	s15, [r4, #4]
 8009cb2:	e779      	b.n	8009ba8 <__ieee754_rem_pio2f+0x130>
 8009cb4:	2303      	movs	r3, #3
 8009cb6:	e7e5      	b.n	8009c84 <__ieee754_rem_pio2f+0x20c>
 8009cb8:	3f490fd8 	.word	0x3f490fd8
 8009cbc:	4016cbe3 	.word	0x4016cbe3
 8009cc0:	3fc90f80 	.word	0x3fc90f80
 8009cc4:	3fc90fd0 	.word	0x3fc90fd0
 8009cc8:	37354443 	.word	0x37354443
 8009ccc:	37354400 	.word	0x37354400
 8009cd0:	2e85a308 	.word	0x2e85a308
 8009cd4:	43490f80 	.word	0x43490f80
 8009cd8:	3f22f984 	.word	0x3f22f984
 8009cdc:	0800d0b0 	.word	0x0800d0b0
 8009ce0:	2e85a300 	.word	0x2e85a300
 8009ce4:	248d3132 	.word	0x248d3132
 8009ce8:	43800000 	.word	0x43800000
 8009cec:	0800d130 	.word	0x0800d130

08009cf0 <__kernel_cosf>:
 8009cf0:	ee10 3a10 	vmov	r3, s0
 8009cf4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009cf8:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8009cfc:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8009d00:	da05      	bge.n	8009d0e <__kernel_cosf+0x1e>
 8009d02:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8009d06:	ee17 2a90 	vmov	r2, s15
 8009d0a:	2a00      	cmp	r2, #0
 8009d0c:	d03d      	beq.n	8009d8a <__kernel_cosf+0x9a>
 8009d0e:	ee60 5a00 	vmul.f32	s11, s0, s0
 8009d12:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8009d90 <__kernel_cosf+0xa0>
 8009d16:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8009d94 <__kernel_cosf+0xa4>
 8009d1a:	eddf 6a1f 	vldr	s13, [pc, #124]	; 8009d98 <__kernel_cosf+0xa8>
 8009d1e:	4a1f      	ldr	r2, [pc, #124]	; (8009d9c <__kernel_cosf+0xac>)
 8009d20:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8009d24:	4293      	cmp	r3, r2
 8009d26:	eddf 7a1e 	vldr	s15, [pc, #120]	; 8009da0 <__kernel_cosf+0xb0>
 8009d2a:	eee7 7a25 	vfma.f32	s15, s14, s11
 8009d2e:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8009da4 <__kernel_cosf+0xb4>
 8009d32:	eea7 7aa5 	vfma.f32	s14, s15, s11
 8009d36:	eddf 7a1c 	vldr	s15, [pc, #112]	; 8009da8 <__kernel_cosf+0xb8>
 8009d3a:	eee7 7a25 	vfma.f32	s15, s14, s11
 8009d3e:	eeb0 7a66 	vmov.f32	s14, s13
 8009d42:	eea7 7aa5 	vfma.f32	s14, s15, s11
 8009d46:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8009d4a:	ee65 7aa6 	vmul.f32	s15, s11, s13
 8009d4e:	ee67 6a25 	vmul.f32	s13, s14, s11
 8009d52:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 8009d56:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8009d5a:	dc04      	bgt.n	8009d66 <__kernel_cosf+0x76>
 8009d5c:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8009d60:	ee36 0a47 	vsub.f32	s0, s12, s14
 8009d64:	4770      	bx	lr
 8009d66:	4a11      	ldr	r2, [pc, #68]	; (8009dac <__kernel_cosf+0xbc>)
 8009d68:	4293      	cmp	r3, r2
 8009d6a:	bfda      	itte	le
 8009d6c:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 8009d70:	ee06 3a90 	vmovle	s13, r3
 8009d74:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 8009d78:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009d7c:	ee36 0a66 	vsub.f32	s0, s12, s13
 8009d80:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009d84:	ee30 0a67 	vsub.f32	s0, s0, s15
 8009d88:	4770      	bx	lr
 8009d8a:	eeb0 0a46 	vmov.f32	s0, s12
 8009d8e:	4770      	bx	lr
 8009d90:	ad47d74e 	.word	0xad47d74e
 8009d94:	310f74f6 	.word	0x310f74f6
 8009d98:	3d2aaaab 	.word	0x3d2aaaab
 8009d9c:	3e999999 	.word	0x3e999999
 8009da0:	b493f27c 	.word	0xb493f27c
 8009da4:	37d00d01 	.word	0x37d00d01
 8009da8:	bab60b61 	.word	0xbab60b61
 8009dac:	3f480000 	.word	0x3f480000

08009db0 <__kernel_rem_pio2f>:
 8009db0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009db4:	ed2d 8b04 	vpush	{d8-d9}
 8009db8:	b0d7      	sub	sp, #348	; 0x15c
 8009dba:	4616      	mov	r6, r2
 8009dbc:	4698      	mov	r8, r3
 8009dbe:	9a64      	ldr	r2, [sp, #400]	; 0x190
 8009dc0:	4bbb      	ldr	r3, [pc, #748]	; (800a0b0 <__kernel_rem_pio2f+0x300>)
 8009dc2:	9001      	str	r0, [sp, #4]
 8009dc4:	f853 7022 	ldr.w	r7, [r3, r2, lsl #2]
 8009dc8:	1d33      	adds	r3, r6, #4
 8009dca:	460d      	mov	r5, r1
 8009dcc:	f108 39ff 	add.w	r9, r8, #4294967295
 8009dd0:	db29      	blt.n	8009e26 <__kernel_rem_pio2f+0x76>
 8009dd2:	1ef1      	subs	r1, r6, #3
 8009dd4:	bf48      	it	mi
 8009dd6:	1d31      	addmi	r1, r6, #4
 8009dd8:	10c9      	asrs	r1, r1, #3
 8009dda:	1c4c      	adds	r4, r1, #1
 8009ddc:	00e3      	lsls	r3, r4, #3
 8009dde:	9302      	str	r3, [sp, #8]
 8009de0:	9b65      	ldr	r3, [sp, #404]	; 0x194
 8009de2:	ed9f 7ab7 	vldr	s14, [pc, #732]	; 800a0c0 <__kernel_rem_pio2f+0x310>
 8009de6:	eba1 0009 	sub.w	r0, r1, r9
 8009dea:	eb03 0e80 	add.w	lr, r3, r0, lsl #2
 8009dee:	eba6 04c4 	sub.w	r4, r6, r4, lsl #3
 8009df2:	eb07 0c09 	add.w	ip, r7, r9
 8009df6:	f10d 0a68 	add.w	sl, sp, #104	; 0x68
 8009dfa:	2300      	movs	r3, #0
 8009dfc:	4563      	cmp	r3, ip
 8009dfe:	dd14      	ble.n	8009e2a <__kernel_rem_pio2f+0x7a>
 8009e00:	ab1a      	add	r3, sp, #104	; 0x68
 8009e02:	eb03 0388 	add.w	r3, r3, r8, lsl #2
 8009e06:	46cc      	mov	ip, r9
 8009e08:	f50d 7a84 	add.w	sl, sp, #264	; 0x108
 8009e0c:	f1c8 0b01 	rsb	fp, r8, #1
 8009e10:	eb0b 020c 	add.w	r2, fp, ip
 8009e14:	4297      	cmp	r7, r2
 8009e16:	db27      	blt.n	8009e68 <__kernel_rem_pio2f+0xb8>
 8009e18:	f8dd e004 	ldr.w	lr, [sp, #4]
 8009e1c:	eddf 7aa8 	vldr	s15, [pc, #672]	; 800a0c0 <__kernel_rem_pio2f+0x310>
 8009e20:	4618      	mov	r0, r3
 8009e22:	2200      	movs	r2, #0
 8009e24:	e016      	b.n	8009e54 <__kernel_rem_pio2f+0xa4>
 8009e26:	2100      	movs	r1, #0
 8009e28:	e7d7      	b.n	8009dda <__kernel_rem_pio2f+0x2a>
 8009e2a:	42d8      	cmn	r0, r3
 8009e2c:	bf5d      	ittte	pl
 8009e2e:	f85e 2023 	ldrpl.w	r2, [lr, r3, lsl #2]
 8009e32:	ee07 2a90 	vmovpl	s15, r2
 8009e36:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8009e3a:	eef0 7a47 	vmovmi.f32	s15, s14
 8009e3e:	ecea 7a01 	vstmia	sl!, {s15}
 8009e42:	3301      	adds	r3, #1
 8009e44:	e7da      	b.n	8009dfc <__kernel_rem_pio2f+0x4c>
 8009e46:	ecfe 6a01 	vldmia	lr!, {s13}
 8009e4a:	ed90 7a00 	vldr	s14, [r0]
 8009e4e:	eee6 7a87 	vfma.f32	s15, s13, s14
 8009e52:	3201      	adds	r2, #1
 8009e54:	454a      	cmp	r2, r9
 8009e56:	f1a0 0004 	sub.w	r0, r0, #4
 8009e5a:	ddf4      	ble.n	8009e46 <__kernel_rem_pio2f+0x96>
 8009e5c:	ecea 7a01 	vstmia	sl!, {s15}
 8009e60:	3304      	adds	r3, #4
 8009e62:	f10c 0c01 	add.w	ip, ip, #1
 8009e66:	e7d3      	b.n	8009e10 <__kernel_rem_pio2f+0x60>
 8009e68:	ab06      	add	r3, sp, #24
 8009e6a:	eb03 0387 	add.w	r3, r3, r7, lsl #2
 8009e6e:	9304      	str	r3, [sp, #16]
 8009e70:	9b65      	ldr	r3, [sp, #404]	; 0x194
 8009e72:	eddf 8a92 	vldr	s17, [pc, #584]	; 800a0bc <__kernel_rem_pio2f+0x30c>
 8009e76:	ed9f 9a90 	vldr	s18, [pc, #576]	; 800a0b8 <__kernel_rem_pio2f+0x308>
 8009e7a:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8009e7e:	9303      	str	r3, [sp, #12]
 8009e80:	46ba      	mov	sl, r7
 8009e82:	ab56      	add	r3, sp, #344	; 0x158
 8009e84:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8009e88:	ed13 0a14 	vldr	s0, [r3, #-80]	; 0xffffffb0
 8009e8c:	ab06      	add	r3, sp, #24
 8009e8e:	4618      	mov	r0, r3
 8009e90:	4652      	mov	r2, sl
 8009e92:	2a00      	cmp	r2, #0
 8009e94:	dc51      	bgt.n	8009f3a <__kernel_rem_pio2f+0x18a>
 8009e96:	4620      	mov	r0, r4
 8009e98:	9305      	str	r3, [sp, #20]
 8009e9a:	f000 faab 	bl	800a3f4 <scalbnf>
 8009e9e:	eeb0 8a40 	vmov.f32	s16, s0
 8009ea2:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 8009ea6:	ee28 0a00 	vmul.f32	s0, s16, s0
 8009eaa:	f000 fa5b 	bl	800a364 <floorf>
 8009eae:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 8009eb2:	eea0 8a67 	vfms.f32	s16, s0, s15
 8009eb6:	2c00      	cmp	r4, #0
 8009eb8:	9b05      	ldr	r3, [sp, #20]
 8009eba:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8009ebe:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 8009ec2:	edcd 7a00 	vstr	s15, [sp]
 8009ec6:	ee38 8a40 	vsub.f32	s16, s16, s0
 8009eca:	dd4b      	ble.n	8009f64 <__kernel_rem_pio2f+0x1b4>
 8009ecc:	f10a 3cff 	add.w	ip, sl, #4294967295
 8009ed0:	aa06      	add	r2, sp, #24
 8009ed2:	f1c4 0e08 	rsb	lr, r4, #8
 8009ed6:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8009eda:	ee17 1a90 	vmov	r1, s15
 8009ede:	fa42 f00e 	asr.w	r0, r2, lr
 8009ee2:	4401      	add	r1, r0
 8009ee4:	9100      	str	r1, [sp, #0]
 8009ee6:	fa00 f00e 	lsl.w	r0, r0, lr
 8009eea:	a906      	add	r1, sp, #24
 8009eec:	1a12      	subs	r2, r2, r0
 8009eee:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8009ef2:	f1c4 0007 	rsb	r0, r4, #7
 8009ef6:	fa42 fb00 	asr.w	fp, r2, r0
 8009efa:	f1bb 0f00 	cmp.w	fp, #0
 8009efe:	dd43      	ble.n	8009f88 <__kernel_rem_pio2f+0x1d8>
 8009f00:	9a00      	ldr	r2, [sp, #0]
 8009f02:	f04f 0e00 	mov.w	lr, #0
 8009f06:	3201      	adds	r2, #1
 8009f08:	9200      	str	r2, [sp, #0]
 8009f0a:	4670      	mov	r0, lr
 8009f0c:	45f2      	cmp	sl, lr
 8009f0e:	dc6c      	bgt.n	8009fea <__kernel_rem_pio2f+0x23a>
 8009f10:	2c00      	cmp	r4, #0
 8009f12:	dd04      	ble.n	8009f1e <__kernel_rem_pio2f+0x16e>
 8009f14:	2c01      	cmp	r4, #1
 8009f16:	d079      	beq.n	800a00c <__kernel_rem_pio2f+0x25c>
 8009f18:	2c02      	cmp	r4, #2
 8009f1a:	f000 8082 	beq.w	800a022 <__kernel_rem_pio2f+0x272>
 8009f1e:	f1bb 0f02 	cmp.w	fp, #2
 8009f22:	d131      	bne.n	8009f88 <__kernel_rem_pio2f+0x1d8>
 8009f24:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8009f28:	ee30 8a48 	vsub.f32	s16, s0, s16
 8009f2c:	b360      	cbz	r0, 8009f88 <__kernel_rem_pio2f+0x1d8>
 8009f2e:	4620      	mov	r0, r4
 8009f30:	f000 fa60 	bl	800a3f4 <scalbnf>
 8009f34:	ee38 8a40 	vsub.f32	s16, s16, s0
 8009f38:	e026      	b.n	8009f88 <__kernel_rem_pio2f+0x1d8>
 8009f3a:	ee60 7a28 	vmul.f32	s15, s0, s17
 8009f3e:	3a01      	subs	r2, #1
 8009f40:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009f44:	a942      	add	r1, sp, #264	; 0x108
 8009f46:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009f4a:	eb01 0c82 	add.w	ip, r1, r2, lsl #2
 8009f4e:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8009f52:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8009f56:	eca0 0a01 	vstmia	r0!, {s0}
 8009f5a:	ed9c 0a00 	vldr	s0, [ip]
 8009f5e:	ee37 0a80 	vadd.f32	s0, s15, s0
 8009f62:	e796      	b.n	8009e92 <__kernel_rem_pio2f+0xe2>
 8009f64:	d107      	bne.n	8009f76 <__kernel_rem_pio2f+0x1c6>
 8009f66:	f10a 32ff 	add.w	r2, sl, #4294967295
 8009f6a:	a906      	add	r1, sp, #24
 8009f6c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8009f70:	ea4f 2b22 	mov.w	fp, r2, asr #8
 8009f74:	e7c1      	b.n	8009efa <__kernel_rem_pio2f+0x14a>
 8009f76:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8009f7a:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8009f7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f82:	da2f      	bge.n	8009fe4 <__kernel_rem_pio2f+0x234>
 8009f84:	f04f 0b00 	mov.w	fp, #0
 8009f88:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8009f8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f90:	f040 8098 	bne.w	800a0c4 <__kernel_rem_pio2f+0x314>
 8009f94:	f10a 33ff 	add.w	r3, sl, #4294967295
 8009f98:	469c      	mov	ip, r3
 8009f9a:	2200      	movs	r2, #0
 8009f9c:	45bc      	cmp	ip, r7
 8009f9e:	da48      	bge.n	800a032 <__kernel_rem_pio2f+0x282>
 8009fa0:	2a00      	cmp	r2, #0
 8009fa2:	d05f      	beq.n	800a064 <__kernel_rem_pio2f+0x2b4>
 8009fa4:	aa06      	add	r2, sp, #24
 8009fa6:	3c08      	subs	r4, #8
 8009fa8:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8009fac:	2900      	cmp	r1, #0
 8009fae:	d07d      	beq.n	800a0ac <__kernel_rem_pio2f+0x2fc>
 8009fb0:	4620      	mov	r0, r4
 8009fb2:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8009fb6:	9301      	str	r3, [sp, #4]
 8009fb8:	f000 fa1c 	bl	800a3f4 <scalbnf>
 8009fbc:	9b01      	ldr	r3, [sp, #4]
 8009fbe:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 800a0bc <__kernel_rem_pio2f+0x30c>
 8009fc2:	4619      	mov	r1, r3
 8009fc4:	2900      	cmp	r1, #0
 8009fc6:	f280 80af 	bge.w	800a128 <__kernel_rem_pio2f+0x378>
 8009fca:	4618      	mov	r0, r3
 8009fcc:	2400      	movs	r4, #0
 8009fce:	2800      	cmp	r0, #0
 8009fd0:	f2c0 80d0 	blt.w	800a174 <__kernel_rem_pio2f+0x3c4>
 8009fd4:	a942      	add	r1, sp, #264	; 0x108
 8009fd6:	eb01 0680 	add.w	r6, r1, r0, lsl #2
 8009fda:	4a36      	ldr	r2, [pc, #216]	; (800a0b4 <__kernel_rem_pio2f+0x304>)
 8009fdc:	eddf 7a38 	vldr	s15, [pc, #224]	; 800a0c0 <__kernel_rem_pio2f+0x310>
 8009fe0:	2100      	movs	r1, #0
 8009fe2:	e0bb      	b.n	800a15c <__kernel_rem_pio2f+0x3ac>
 8009fe4:	f04f 0b02 	mov.w	fp, #2
 8009fe8:	e78a      	b.n	8009f00 <__kernel_rem_pio2f+0x150>
 8009fea:	681a      	ldr	r2, [r3, #0]
 8009fec:	b948      	cbnz	r0, 800a002 <__kernel_rem_pio2f+0x252>
 8009fee:	b11a      	cbz	r2, 8009ff8 <__kernel_rem_pio2f+0x248>
 8009ff0:	f5c2 7280 	rsb	r2, r2, #256	; 0x100
 8009ff4:	601a      	str	r2, [r3, #0]
 8009ff6:	2201      	movs	r2, #1
 8009ff8:	f10e 0e01 	add.w	lr, lr, #1
 8009ffc:	3304      	adds	r3, #4
 8009ffe:	4610      	mov	r0, r2
 800a000:	e784      	b.n	8009f0c <__kernel_rem_pio2f+0x15c>
 800a002:	f1c2 02ff 	rsb	r2, r2, #255	; 0xff
 800a006:	601a      	str	r2, [r3, #0]
 800a008:	4602      	mov	r2, r0
 800a00a:	e7f5      	b.n	8009ff8 <__kernel_rem_pio2f+0x248>
 800a00c:	f10a 3cff 	add.w	ip, sl, #4294967295
 800a010:	ab06      	add	r3, sp, #24
 800a012:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 800a016:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a01a:	aa06      	add	r2, sp, #24
 800a01c:	f842 302c 	str.w	r3, [r2, ip, lsl #2]
 800a020:	e77d      	b.n	8009f1e <__kernel_rem_pio2f+0x16e>
 800a022:	f10a 3cff 	add.w	ip, sl, #4294967295
 800a026:	ab06      	add	r3, sp, #24
 800a028:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 800a02c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a030:	e7f3      	b.n	800a01a <__kernel_rem_pio2f+0x26a>
 800a032:	a906      	add	r1, sp, #24
 800a034:	f851 002c 	ldr.w	r0, [r1, ip, lsl #2]
 800a038:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a03c:	4302      	orrs	r2, r0
 800a03e:	e7ad      	b.n	8009f9c <__kernel_rem_pio2f+0x1ec>
 800a040:	3001      	adds	r0, #1
 800a042:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800a046:	2a00      	cmp	r2, #0
 800a048:	d0fa      	beq.n	800a040 <__kernel_rem_pio2f+0x290>
 800a04a:	a91a      	add	r1, sp, #104	; 0x68
 800a04c:	eb0a 0208 	add.w	r2, sl, r8
 800a050:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800a054:	f10a 0301 	add.w	r3, sl, #1
 800a058:	eb0a 0100 	add.w	r1, sl, r0
 800a05c:	4299      	cmp	r1, r3
 800a05e:	da04      	bge.n	800a06a <__kernel_rem_pio2f+0x2ba>
 800a060:	468a      	mov	sl, r1
 800a062:	e70e      	b.n	8009e82 <__kernel_rem_pio2f+0xd2>
 800a064:	9b04      	ldr	r3, [sp, #16]
 800a066:	2001      	movs	r0, #1
 800a068:	e7eb      	b.n	800a042 <__kernel_rem_pio2f+0x292>
 800a06a:	9803      	ldr	r0, [sp, #12]
 800a06c:	f8dd c004 	ldr.w	ip, [sp, #4]
 800a070:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800a074:	9000      	str	r0, [sp, #0]
 800a076:	ee07 0a90 	vmov	s15, r0
 800a07a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a07e:	2000      	movs	r0, #0
 800a080:	ece2 7a01 	vstmia	r2!, {s15}
 800a084:	eddf 7a0e 	vldr	s15, [pc, #56]	; 800a0c0 <__kernel_rem_pio2f+0x310>
 800a088:	4696      	mov	lr, r2
 800a08a:	4548      	cmp	r0, r9
 800a08c:	dd06      	ble.n	800a09c <__kernel_rem_pio2f+0x2ec>
 800a08e:	a842      	add	r0, sp, #264	; 0x108
 800a090:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 800a094:	edc0 7a00 	vstr	s15, [r0]
 800a098:	3301      	adds	r3, #1
 800a09a:	e7df      	b.n	800a05c <__kernel_rem_pio2f+0x2ac>
 800a09c:	ecfc 6a01 	vldmia	ip!, {s13}
 800a0a0:	ed3e 7a01 	vldmdb	lr!, {s14}
 800a0a4:	3001      	adds	r0, #1
 800a0a6:	eee6 7a87 	vfma.f32	s15, s13, s14
 800a0aa:	e7ee      	b.n	800a08a <__kernel_rem_pio2f+0x2da>
 800a0ac:	3b01      	subs	r3, #1
 800a0ae:	e779      	b.n	8009fa4 <__kernel_rem_pio2f+0x1f4>
 800a0b0:	0800d474 	.word	0x0800d474
 800a0b4:	0800d448 	.word	0x0800d448
 800a0b8:	43800000 	.word	0x43800000
 800a0bc:	3b800000 	.word	0x3b800000
 800a0c0:	00000000 	.word	0x00000000
 800a0c4:	9b02      	ldr	r3, [sp, #8]
 800a0c6:	eeb0 0a48 	vmov.f32	s0, s16
 800a0ca:	1b98      	subs	r0, r3, r6
 800a0cc:	f000 f992 	bl	800a3f4 <scalbnf>
 800a0d0:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 800a0b8 <__kernel_rem_pio2f+0x308>
 800a0d4:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800a0d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0dc:	db1b      	blt.n	800a116 <__kernel_rem_pio2f+0x366>
 800a0de:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 800a0bc <__kernel_rem_pio2f+0x30c>
 800a0e2:	ee60 7a27 	vmul.f32	s15, s0, s15
 800a0e6:	aa06      	add	r2, sp, #24
 800a0e8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a0ec:	a906      	add	r1, sp, #24
 800a0ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a0f2:	3408      	adds	r4, #8
 800a0f4:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800a0f8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a0fc:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800a100:	ee10 3a10 	vmov	r3, s0
 800a104:	f842 302a 	str.w	r3, [r2, sl, lsl #2]
 800a108:	ee17 2a90 	vmov	r2, s15
 800a10c:	f10a 0301 	add.w	r3, sl, #1
 800a110:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800a114:	e74c      	b.n	8009fb0 <__kernel_rem_pio2f+0x200>
 800a116:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800a11a:	aa06      	add	r2, sp, #24
 800a11c:	ee10 3a10 	vmov	r3, s0
 800a120:	f842 302a 	str.w	r3, [r2, sl, lsl #2]
 800a124:	4653      	mov	r3, sl
 800a126:	e743      	b.n	8009fb0 <__kernel_rem_pio2f+0x200>
 800a128:	aa42      	add	r2, sp, #264	; 0x108
 800a12a:	eb02 0081 	add.w	r0, r2, r1, lsl #2
 800a12e:	aa06      	add	r2, sp, #24
 800a130:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800a134:	9201      	str	r2, [sp, #4]
 800a136:	ee07 2a90 	vmov	s15, r2
 800a13a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a13e:	3901      	subs	r1, #1
 800a140:	ee67 7a80 	vmul.f32	s15, s15, s0
 800a144:	ee20 0a07 	vmul.f32	s0, s0, s14
 800a148:	edc0 7a00 	vstr	s15, [r0]
 800a14c:	e73a      	b.n	8009fc4 <__kernel_rem_pio2f+0x214>
 800a14e:	ecf2 6a01 	vldmia	r2!, {s13}
 800a152:	ecb6 7a01 	vldmia	r6!, {s14}
 800a156:	eee6 7a87 	vfma.f32	s15, s13, s14
 800a15a:	3101      	adds	r1, #1
 800a15c:	42b9      	cmp	r1, r7
 800a15e:	dc01      	bgt.n	800a164 <__kernel_rem_pio2f+0x3b4>
 800a160:	428c      	cmp	r4, r1
 800a162:	daf4      	bge.n	800a14e <__kernel_rem_pio2f+0x39e>
 800a164:	aa56      	add	r2, sp, #344	; 0x158
 800a166:	eb02 0184 	add.w	r1, r2, r4, lsl #2
 800a16a:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 800a16e:	3801      	subs	r0, #1
 800a170:	3401      	adds	r4, #1
 800a172:	e72c      	b.n	8009fce <__kernel_rem_pio2f+0x21e>
 800a174:	9a64      	ldr	r2, [sp, #400]	; 0x190
 800a176:	2a02      	cmp	r2, #2
 800a178:	dc0a      	bgt.n	800a190 <__kernel_rem_pio2f+0x3e0>
 800a17a:	2a00      	cmp	r2, #0
 800a17c:	dc61      	bgt.n	800a242 <__kernel_rem_pio2f+0x492>
 800a17e:	d03c      	beq.n	800a1fa <__kernel_rem_pio2f+0x44a>
 800a180:	9b00      	ldr	r3, [sp, #0]
 800a182:	f003 0007 	and.w	r0, r3, #7
 800a186:	b057      	add	sp, #348	; 0x15c
 800a188:	ecbd 8b04 	vpop	{d8-d9}
 800a18c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a190:	9a64      	ldr	r2, [sp, #400]	; 0x190
 800a192:	2a03      	cmp	r2, #3
 800a194:	d1f4      	bne.n	800a180 <__kernel_rem_pio2f+0x3d0>
 800a196:	aa2e      	add	r2, sp, #184	; 0xb8
 800a198:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 800a19c:	4608      	mov	r0, r1
 800a19e:	461c      	mov	r4, r3
 800a1a0:	2c00      	cmp	r4, #0
 800a1a2:	f1a0 0004 	sub.w	r0, r0, #4
 800a1a6:	dc59      	bgt.n	800a25c <__kernel_rem_pio2f+0x4ac>
 800a1a8:	4618      	mov	r0, r3
 800a1aa:	2801      	cmp	r0, #1
 800a1ac:	f1a1 0104 	sub.w	r1, r1, #4
 800a1b0:	dc64      	bgt.n	800a27c <__kernel_rem_pio2f+0x4cc>
 800a1b2:	ed5f 7a3d 	vldr	s15, [pc, #-244]	; 800a0c0 <__kernel_rem_pio2f+0x310>
 800a1b6:	2b01      	cmp	r3, #1
 800a1b8:	dc70      	bgt.n	800a29c <__kernel_rem_pio2f+0x4ec>
 800a1ba:	eddd 6a2e 	vldr	s13, [sp, #184]	; 0xb8
 800a1be:	ed9d 7a2f 	vldr	s14, [sp, #188]	; 0xbc
 800a1c2:	f1bb 0f00 	cmp.w	fp, #0
 800a1c6:	d172      	bne.n	800a2ae <__kernel_rem_pio2f+0x4fe>
 800a1c8:	edc5 6a00 	vstr	s13, [r5]
 800a1cc:	ed85 7a01 	vstr	s14, [r5, #4]
 800a1d0:	edc5 7a02 	vstr	s15, [r5, #8]
 800a1d4:	e7d4      	b.n	800a180 <__kernel_rem_pio2f+0x3d0>
 800a1d6:	aa2e      	add	r2, sp, #184	; 0xb8
 800a1d8:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 800a1dc:	ed91 7a00 	vldr	s14, [r1]
 800a1e0:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a1e4:	3b01      	subs	r3, #1
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	daf5      	bge.n	800a1d6 <__kernel_rem_pio2f+0x426>
 800a1ea:	f1bb 0f00 	cmp.w	fp, #0
 800a1ee:	d001      	beq.n	800a1f4 <__kernel_rem_pio2f+0x444>
 800a1f0:	eef1 7a67 	vneg.f32	s15, s15
 800a1f4:	edc5 7a00 	vstr	s15, [r5]
 800a1f8:	e7c2      	b.n	800a180 <__kernel_rem_pio2f+0x3d0>
 800a1fa:	ed5f 7a4f 	vldr	s15, [pc, #-316]	; 800a0c0 <__kernel_rem_pio2f+0x310>
 800a1fe:	e7f2      	b.n	800a1e6 <__kernel_rem_pio2f+0x436>
 800a200:	aa2e      	add	r2, sp, #184	; 0xb8
 800a202:	eb02 0081 	add.w	r0, r2, r1, lsl #2
 800a206:	edd0 7a00 	vldr	s15, [r0]
 800a20a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800a20e:	3901      	subs	r1, #1
 800a210:	2900      	cmp	r1, #0
 800a212:	daf5      	bge.n	800a200 <__kernel_rem_pio2f+0x450>
 800a214:	f1bb 0f00 	cmp.w	fp, #0
 800a218:	d017      	beq.n	800a24a <__kernel_rem_pio2f+0x49a>
 800a21a:	eef1 7a47 	vneg.f32	s15, s14
 800a21e:	edc5 7a00 	vstr	s15, [r5]
 800a222:	eddd 7a2e 	vldr	s15, [sp, #184]	; 0xb8
 800a226:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a22a:	a82f      	add	r0, sp, #188	; 0xbc
 800a22c:	2101      	movs	r1, #1
 800a22e:	428b      	cmp	r3, r1
 800a230:	da0e      	bge.n	800a250 <__kernel_rem_pio2f+0x4a0>
 800a232:	f1bb 0f00 	cmp.w	fp, #0
 800a236:	d001      	beq.n	800a23c <__kernel_rem_pio2f+0x48c>
 800a238:	eef1 7a67 	vneg.f32	s15, s15
 800a23c:	edc5 7a01 	vstr	s15, [r5, #4]
 800a240:	e79e      	b.n	800a180 <__kernel_rem_pio2f+0x3d0>
 800a242:	ed1f 7a61 	vldr	s14, [pc, #-388]	; 800a0c0 <__kernel_rem_pio2f+0x310>
 800a246:	4619      	mov	r1, r3
 800a248:	e7e2      	b.n	800a210 <__kernel_rem_pio2f+0x460>
 800a24a:	eef0 7a47 	vmov.f32	s15, s14
 800a24e:	e7e6      	b.n	800a21e <__kernel_rem_pio2f+0x46e>
 800a250:	ecb0 7a01 	vldmia	r0!, {s14}
 800a254:	3101      	adds	r1, #1
 800a256:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a25a:	e7e8      	b.n	800a22e <__kernel_rem_pio2f+0x47e>
 800a25c:	edd0 7a00 	vldr	s15, [r0]
 800a260:	edd0 6a01 	vldr	s13, [r0, #4]
 800a264:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800a268:	3c01      	subs	r4, #1
 800a26a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a26e:	ed80 7a00 	vstr	s14, [r0]
 800a272:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a276:	edc0 7a01 	vstr	s15, [r0, #4]
 800a27a:	e791      	b.n	800a1a0 <__kernel_rem_pio2f+0x3f0>
 800a27c:	edd1 7a00 	vldr	s15, [r1]
 800a280:	edd1 6a01 	vldr	s13, [r1, #4]
 800a284:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800a288:	3801      	subs	r0, #1
 800a28a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a28e:	ed81 7a00 	vstr	s14, [r1]
 800a292:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a296:	edc1 7a01 	vstr	s15, [r1, #4]
 800a29a:	e786      	b.n	800a1aa <__kernel_rem_pio2f+0x3fa>
 800a29c:	aa2e      	add	r2, sp, #184	; 0xb8
 800a29e:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 800a2a2:	ed91 7a00 	vldr	s14, [r1]
 800a2a6:	3b01      	subs	r3, #1
 800a2a8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a2ac:	e783      	b.n	800a1b6 <__kernel_rem_pio2f+0x406>
 800a2ae:	eef1 6a66 	vneg.f32	s13, s13
 800a2b2:	eeb1 7a47 	vneg.f32	s14, s14
 800a2b6:	edc5 6a00 	vstr	s13, [r5]
 800a2ba:	ed85 7a01 	vstr	s14, [r5, #4]
 800a2be:	eef1 7a67 	vneg.f32	s15, s15
 800a2c2:	e785      	b.n	800a1d0 <__kernel_rem_pio2f+0x420>

0800a2c4 <__kernel_sinf>:
 800a2c4:	ee10 3a10 	vmov	r3, s0
 800a2c8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a2cc:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800a2d0:	da04      	bge.n	800a2dc <__kernel_sinf+0x18>
 800a2d2:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800a2d6:	ee17 3a90 	vmov	r3, s15
 800a2da:	b35b      	cbz	r3, 800a334 <__kernel_sinf+0x70>
 800a2dc:	ee20 7a00 	vmul.f32	s14, s0, s0
 800a2e0:	eddf 7a15 	vldr	s15, [pc, #84]	; 800a338 <__kernel_sinf+0x74>
 800a2e4:	ed9f 6a15 	vldr	s12, [pc, #84]	; 800a33c <__kernel_sinf+0x78>
 800a2e8:	eea7 6a27 	vfma.f32	s12, s14, s15
 800a2ec:	eddf 7a14 	vldr	s15, [pc, #80]	; 800a340 <__kernel_sinf+0x7c>
 800a2f0:	eee6 7a07 	vfma.f32	s15, s12, s14
 800a2f4:	ed9f 6a13 	vldr	s12, [pc, #76]	; 800a344 <__kernel_sinf+0x80>
 800a2f8:	eea7 6a87 	vfma.f32	s12, s15, s14
 800a2fc:	eddf 7a12 	vldr	s15, [pc, #72]	; 800a348 <__kernel_sinf+0x84>
 800a300:	ee60 6a07 	vmul.f32	s13, s0, s14
 800a304:	eee6 7a07 	vfma.f32	s15, s12, s14
 800a308:	b930      	cbnz	r0, 800a318 <__kernel_sinf+0x54>
 800a30a:	ed9f 6a10 	vldr	s12, [pc, #64]	; 800a34c <__kernel_sinf+0x88>
 800a30e:	eea7 6a27 	vfma.f32	s12, s14, s15
 800a312:	eea6 0a26 	vfma.f32	s0, s12, s13
 800a316:	4770      	bx	lr
 800a318:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800a31c:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800a320:	eee0 7a86 	vfma.f32	s15, s1, s12
 800a324:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800a328:	eddf 7a09 	vldr	s15, [pc, #36]	; 800a350 <__kernel_sinf+0x8c>
 800a32c:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800a330:	ee30 0a60 	vsub.f32	s0, s0, s1
 800a334:	4770      	bx	lr
 800a336:	bf00      	nop
 800a338:	2f2ec9d3 	.word	0x2f2ec9d3
 800a33c:	b2d72f34 	.word	0xb2d72f34
 800a340:	3638ef1b 	.word	0x3638ef1b
 800a344:	b9500d01 	.word	0xb9500d01
 800a348:	3c088889 	.word	0x3c088889
 800a34c:	be2aaaab 	.word	0xbe2aaaab
 800a350:	3e2aaaab 	.word	0x3e2aaaab

0800a354 <fabsf>:
 800a354:	ee10 3a10 	vmov	r3, s0
 800a358:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a35c:	ee00 3a10 	vmov	s0, r3
 800a360:	4770      	bx	lr
	...

0800a364 <floorf>:
 800a364:	ee10 3a10 	vmov	r3, s0
 800a368:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800a36c:	3a7f      	subs	r2, #127	; 0x7f
 800a36e:	2a16      	cmp	r2, #22
 800a370:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800a374:	dc2a      	bgt.n	800a3cc <floorf+0x68>
 800a376:	2a00      	cmp	r2, #0
 800a378:	da11      	bge.n	800a39e <floorf+0x3a>
 800a37a:	eddf 7a18 	vldr	s15, [pc, #96]	; 800a3dc <floorf+0x78>
 800a37e:	ee30 0a27 	vadd.f32	s0, s0, s15
 800a382:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800a386:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a38a:	dd05      	ble.n	800a398 <floorf+0x34>
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	da23      	bge.n	800a3d8 <floorf+0x74>
 800a390:	4a13      	ldr	r2, [pc, #76]	; (800a3e0 <floorf+0x7c>)
 800a392:	2900      	cmp	r1, #0
 800a394:	bf18      	it	ne
 800a396:	4613      	movne	r3, r2
 800a398:	ee00 3a10 	vmov	s0, r3
 800a39c:	4770      	bx	lr
 800a39e:	4911      	ldr	r1, [pc, #68]	; (800a3e4 <floorf+0x80>)
 800a3a0:	4111      	asrs	r1, r2
 800a3a2:	420b      	tst	r3, r1
 800a3a4:	d0fa      	beq.n	800a39c <floorf+0x38>
 800a3a6:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800a3dc <floorf+0x78>
 800a3aa:	ee30 0a27 	vadd.f32	s0, s0, s15
 800a3ae:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800a3b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a3b6:	ddef      	ble.n	800a398 <floorf+0x34>
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	bfbe      	ittt	lt
 800a3bc:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 800a3c0:	fa40 f202 	asrlt.w	r2, r0, r2
 800a3c4:	189b      	addlt	r3, r3, r2
 800a3c6:	ea23 0301 	bic.w	r3, r3, r1
 800a3ca:	e7e5      	b.n	800a398 <floorf+0x34>
 800a3cc:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800a3d0:	d3e4      	bcc.n	800a39c <floorf+0x38>
 800a3d2:	ee30 0a00 	vadd.f32	s0, s0, s0
 800a3d6:	4770      	bx	lr
 800a3d8:	2300      	movs	r3, #0
 800a3da:	e7dd      	b.n	800a398 <floorf+0x34>
 800a3dc:	7149f2ca 	.word	0x7149f2ca
 800a3e0:	bf800000 	.word	0xbf800000
 800a3e4:	007fffff 	.word	0x007fffff

0800a3e8 <nanf>:
 800a3e8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800a3f0 <nanf+0x8>
 800a3ec:	4770      	bx	lr
 800a3ee:	bf00      	nop
 800a3f0:	7fc00000 	.word	0x7fc00000

0800a3f4 <scalbnf>:
 800a3f4:	ee10 3a10 	vmov	r3, s0
 800a3f8:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 800a3fc:	d025      	beq.n	800a44a <scalbnf+0x56>
 800a3fe:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800a402:	d302      	bcc.n	800a40a <scalbnf+0x16>
 800a404:	ee30 0a00 	vadd.f32	s0, s0, s0
 800a408:	4770      	bx	lr
 800a40a:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 800a40e:	d122      	bne.n	800a456 <scalbnf+0x62>
 800a410:	4b2a      	ldr	r3, [pc, #168]	; (800a4bc <scalbnf+0xc8>)
 800a412:	eddf 7a2b 	vldr	s15, [pc, #172]	; 800a4c0 <scalbnf+0xcc>
 800a416:	4298      	cmp	r0, r3
 800a418:	ee20 0a27 	vmul.f32	s0, s0, s15
 800a41c:	db16      	blt.n	800a44c <scalbnf+0x58>
 800a41e:	ee10 3a10 	vmov	r3, s0
 800a422:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800a426:	3a19      	subs	r2, #25
 800a428:	4402      	add	r2, r0
 800a42a:	2afe      	cmp	r2, #254	; 0xfe
 800a42c:	dd15      	ble.n	800a45a <scalbnf+0x66>
 800a42e:	ee10 3a10 	vmov	r3, s0
 800a432:	eddf 7a24 	vldr	s15, [pc, #144]	; 800a4c4 <scalbnf+0xd0>
 800a436:	eddf 6a24 	vldr	s13, [pc, #144]	; 800a4c8 <scalbnf+0xd4>
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	eeb0 7a67 	vmov.f32	s14, s15
 800a440:	bfb8      	it	lt
 800a442:	eef0 7a66 	vmovlt.f32	s15, s13
 800a446:	ee27 0a27 	vmul.f32	s0, s14, s15
 800a44a:	4770      	bx	lr
 800a44c:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800a4cc <scalbnf+0xd8>
 800a450:	ee20 0a27 	vmul.f32	s0, s0, s15
 800a454:	4770      	bx	lr
 800a456:	0dd2      	lsrs	r2, r2, #23
 800a458:	e7e6      	b.n	800a428 <scalbnf+0x34>
 800a45a:	2a00      	cmp	r2, #0
 800a45c:	dd06      	ble.n	800a46c <scalbnf+0x78>
 800a45e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a462:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800a466:	ee00 3a10 	vmov	s0, r3
 800a46a:	4770      	bx	lr
 800a46c:	f112 0f16 	cmn.w	r2, #22
 800a470:	da1a      	bge.n	800a4a8 <scalbnf+0xb4>
 800a472:	f24c 3350 	movw	r3, #50000	; 0xc350
 800a476:	4298      	cmp	r0, r3
 800a478:	ee10 3a10 	vmov	r3, s0
 800a47c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a480:	dd0a      	ble.n	800a498 <scalbnf+0xa4>
 800a482:	ed9f 0a10 	vldr	s0, [pc, #64]	; 800a4c4 <scalbnf+0xd0>
 800a486:	ed9f 7a10 	vldr	s14, [pc, #64]	; 800a4c8 <scalbnf+0xd4>
 800a48a:	eef0 7a40 	vmov.f32	s15, s0
 800a48e:	2b00      	cmp	r3, #0
 800a490:	bf18      	it	ne
 800a492:	eeb0 0a47 	vmovne.f32	s0, s14
 800a496:	e7db      	b.n	800a450 <scalbnf+0x5c>
 800a498:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 800a4cc <scalbnf+0xd8>
 800a49c:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 800a4d0 <scalbnf+0xdc>
 800a4a0:	eef0 7a40 	vmov.f32	s15, s0
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	e7f3      	b.n	800a490 <scalbnf+0x9c>
 800a4a8:	3219      	adds	r2, #25
 800a4aa:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a4ae:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800a4b2:	eddf 7a08 	vldr	s15, [pc, #32]	; 800a4d4 <scalbnf+0xe0>
 800a4b6:	ee07 3a10 	vmov	s14, r3
 800a4ba:	e7c4      	b.n	800a446 <scalbnf+0x52>
 800a4bc:	ffff3cb0 	.word	0xffff3cb0
 800a4c0:	4c000000 	.word	0x4c000000
 800a4c4:	7149f2ca 	.word	0x7149f2ca
 800a4c8:	f149f2ca 	.word	0xf149f2ca
 800a4cc:	0da24260 	.word	0x0da24260
 800a4d0:	8da24260 	.word	0x8da24260
 800a4d4:	33000000 	.word	0x33000000

0800a4d8 <_init>:
 800a4d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4da:	bf00      	nop
 800a4dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a4de:	bc08      	pop	{r3}
 800a4e0:	469e      	mov	lr, r3
 800a4e2:	4770      	bx	lr

0800a4e4 <_fini>:
 800a4e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4e6:	bf00      	nop
 800a4e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a4ea:	bc08      	pop	{r3}
 800a4ec:	469e      	mov	lr, r3
 800a4ee:	4770      	bx	lr
