0.6
2018.2
Jun 14 2018
20:41:02
E:/FYP/FPGA_XILINX 2/Basic_Moore_FSM_Picture/Basic_Moore_FSM_Picture.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
E:/FYP/FPGA_XILINX 2/Basic_Moore_FSM_Picture/Basic_Moore_FSM_Picture.srcs/sim_1/new/Basic_Moore_FSM_Picture_Tb.v,1692253576,verilog,,,,Basic_Moore_FSM_Picture_Tb,,,,,,,,
E:/FYP/FPGA_XILINX 2/Basic_Moore_FSM_Picture/Basic_Moore_FSM_Picture.srcs/sources_1/new/Basic_Moore_FSM_Picture.v,1692255548,verilog,,E:/FYP/FPGA_XILINX 2/Basic_Moore_FSM_Picture/Basic_Moore_FSM_Picture.srcs/sim_1/new/Basic_Moore_FSM_Picture_Tb.v,,Basic_Moore_FSM_Picture,,,,,,,,
