// Seed: 1669126435
macromodule module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    output tri0 id_2,
    output supply1 id_3,
    input tri1 id_4,
    output supply0 id_5,
    input supply0 id_6,
    input supply0 id_7,
    input uwire id_8,
    input supply1 id_9
);
  wire id_11;
  module_0(
      id_11, id_11
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = 1;
  module_0(
      id_4, id_3
  );
endmodule
