{
  "id": "FPGA-IC/common-lib",
  "title": "common-lib",
  "description": "clogb2(ceiling of the log base 2) -- 计算信号位宽 (same as the systemverilog build in function $clog2)",
  "source": "@site/docs/FPGA-IC/common-lib.md",
  "sourceDirName": "FPGA-IC",
  "slug": "/FPGA-IC/common-lib",
  "permalink": "/docs/FPGA-IC/common-lib",
  "draft": false,
  "unlisted": false,
  "editUrl": "https://github.com/facebook/docusaurus/tree/main/packages/create-docusaurus/templates/shared/docs/FPGA-IC/common-lib.md",
  "tags": [],
  "version": "current",
  "frontMatter": {},
  "sidebar": "tutorialSidebar",
  "previous": {
    "title": "Valid-Ready打拍-TODO：自己整理下",
    "permalink": "/docs/FPGA-IC/Valid-Ready打拍-TODO：自己整理下"
  },
  "next": {
    "title": "gotcha",
    "permalink": "/docs/FPGA-IC/gotcha"
  }
}