
*** Running vivado
    with args -log top_fpga.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_fpga.tcl


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_fpga.tcl -notrace
Command: synth_design -top top_fpga -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8334
WARNING: [Synth 8-1935] empty port in module declaration [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/pwm.v:17]
WARNING: [Synth 8-2306] macro IRQ_NR redefined [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/openmsp430_copy/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/chip_fpga/chip_fpga.srcs/sources_1/imports/suresh/Desktop/top_digital_fpga.v:170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2035.254 ; gain = 0.000 ; free physical = 896 ; free virtual = 4004
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_fpga' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/openmsp430_copy/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/chip_fpga/chip_fpga.srcs/sources_1/imports/suresh/Desktop/top_fpga.v:25]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.runs/synth_1/.Xil/Vivado-8286-iisclap-Inspiron-5537/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.runs/synth_1/.Xil/Vivado-8286-iisclap-Inspiron-5537/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'top_verilog' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/openmsp430_copy/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/chip_fpga/chip_fpga.srcs/sources_1/imports/suresh/Desktop/top_digital_fpga.v:5]
WARNING: [Synth 8-6104] Input port 'led_per_dout' has an internal driver [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/openmsp430_copy/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/chip_fpga/chip_fpga.srcs/sources_1/imports/suresh/Desktop/top_digital_fpga.v:151]
INFO: [Synth 8-6157] synthesizing module 'openMSP430' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/openMSP430.v:48]
	Parameter INST_NR bound to: 8'b00000000 
	Parameter TOTAL_NR bound to: 8'b00000000 
INFO: [Synth 8-6157] synthesizing module 'omsp_clock_module' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_clock_module.v:48]
	Parameter BASE_ADDR bound to: 15'b000000001010000 
	Parameter DEC_WD bound to: 4 - type: integer 
	Parameter BCSCTL1 bound to: 4'b0111 
	Parameter BCSCTL2 bound to: 4'b1000 
	Parameter DEC_SZ bound to: 16 - type: integer 
	Parameter BASE_REG bound to: 16'b0000000000000001 
	Parameter BCSCTL1_D bound to: 16'b0000000010000000 
	Parameter BCSCTL2_D bound to: 16'b0000000100000000 
INFO: [Synth 8-6157] synthesizing module 'omsp_and_gate' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_and_gate.v:44]
INFO: [Synth 8-6155] done synthesizing module 'omsp_and_gate' (2#1) [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_and_gate.v:44]
INFO: [Synth 8-6157] synthesizing module 'omsp_scan_mux' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_scan_mux.v:44]
INFO: [Synth 8-6155] done synthesizing module 'omsp_scan_mux' (3#1) [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_scan_mux.v:44]
INFO: [Synth 8-6157] synthesizing module 'omsp_sync_cell' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_sync_cell.v:44]
INFO: [Synth 8-6155] done synthesizing module 'omsp_sync_cell' (4#1) [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_sync_cell.v:44]
INFO: [Synth 8-6157] synthesizing module 'omsp_clock_gate' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_clock_gate.v:44]
INFO: [Synth 8-6155] done synthesizing module 'omsp_clock_gate' (5#1) [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_clock_gate.v:44]
INFO: [Synth 8-6157] synthesizing module 'omsp_sync_reset' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_sync_reset.v:44]
INFO: [Synth 8-6155] done synthesizing module 'omsp_sync_reset' (6#1) [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_sync_reset.v:44]
INFO: [Synth 8-6155] done synthesizing module 'omsp_clock_module' (7#1) [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_clock_module.v:48]
INFO: [Synth 8-6157] synthesizing module 'omsp_frontend' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_frontend.v:48]
	Parameter I_IRQ_FETCH bound to: 3'b000 
	Parameter I_IRQ_DONE bound to: 3'b001 
	Parameter I_DEC bound to: 3'b010 
	Parameter I_EXT1 bound to: 3'b011 
	Parameter I_EXT2 bound to: 3'b100 
	Parameter I_IDLE bound to: 3'b101 
	Parameter E_IRQ_0 bound to: 4'b0010 
	Parameter E_IRQ_1 bound to: 4'b0001 
	Parameter E_IRQ_2 bound to: 4'b0000 
	Parameter E_IRQ_3 bound to: 4'b0011 
	Parameter E_IRQ_4 bound to: 4'b0100 
	Parameter E_SRC_AD bound to: 4'b0101 
	Parameter E_SRC_RD bound to: 4'b0110 
	Parameter E_SRC_WR bound to: 4'b0111 
	Parameter E_DST_AD bound to: 4'b1000 
	Parameter E_DST_RD bound to: 4'b1001 
	Parameter E_DST_WR bound to: 4'b1010 
	Parameter E_EXEC bound to: 4'b1011 
	Parameter E_JUMP bound to: 4'b1100 
	Parameter E_IDLE bound to: 4'b1101 
INFO: [Synth 8-6155] done synthesizing module 'omsp_frontend' (8#1) [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_frontend.v:48]
INFO: [Synth 8-6157] synthesizing module 'omsp_execution_unit' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_execution_unit.v:48]
INFO: [Synth 8-6157] synthesizing module 'omsp_register_file' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_register_file.v:48]
INFO: [Synth 8-6155] done synthesizing module 'omsp_register_file' (9#1) [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_register_file.v:48]
INFO: [Synth 8-6157] synthesizing module 'omsp_alu' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_alu.v:48]
INFO: [Synth 8-6155] done synthesizing module 'omsp_alu' (10#1) [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_alu.v:48]
INFO: [Synth 8-6155] done synthesizing module 'omsp_execution_unit' (11#1) [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_execution_unit.v:48]
INFO: [Synth 8-6157] synthesizing module 'omsp_mem_backbone' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_mem_backbone.v:48]
	Parameter DMEM_END bound to: 2560 - type: integer 
	Parameter PMEM_OFFSET bound to: 49152 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'omsp_mem_backbone' (12#1) [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_mem_backbone.v:48]
INFO: [Synth 8-6157] synthesizing module 'omsp_sfr' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_sfr.v:49]
	Parameter BASE_ADDR bound to: 15'b000000000000000 
	Parameter DEC_WD bound to: 4 - type: integer 
	Parameter IE1 bound to: 4'b0000 
	Parameter IFG1 bound to: 4'b0010 
	Parameter CPU_ID_LO bound to: 4'b0100 
	Parameter CPU_ID_HI bound to: 4'b0110 
	Parameter CPU_NR bound to: 4'b1000 
	Parameter DEC_SZ bound to: 16 - type: integer 
	Parameter BASE_REG bound to: 16'b0000000000000001 
	Parameter IE1_D bound to: 16'b0000000000000001 
	Parameter IFG1_D bound to: 16'b0000000000000100 
	Parameter CPU_ID_LO_D bound to: 16'b0000000000010000 
	Parameter CPU_ID_HI_D bound to: 16'b0000000001000000 
	Parameter CPU_NR_D bound to: 16'b0000000100000000 
INFO: [Synth 8-6157] synthesizing module 'omsp_wakeup_cell' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_wakeup_cell.v:48]
INFO: [Synth 8-6155] done synthesizing module 'omsp_wakeup_cell' (13#1) [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_wakeup_cell.v:48]
INFO: [Synth 8-6155] done synthesizing module 'omsp_sfr' (14#1) [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_sfr.v:49]
INFO: [Synth 8-6157] synthesizing module 'omsp_watchdog' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_watchdog.v:48]
	Parameter BASE_ADDR bound to: 15'b000000100100000 
	Parameter DEC_WD bound to: 2 - type: integer 
	Parameter WDTCTL bound to: 2'b00 
	Parameter DEC_SZ bound to: 4 - type: integer 
	Parameter BASE_REG bound to: 4'b0001 
	Parameter WDTCTL_D bound to: 4'b0001 
	Parameter WDTNMIES_MASK bound to: 8'b01000000 
	Parameter WDTSSEL_MASK bound to: 8'b00000000 
	Parameter WDTCTL_MASK bound to: 8'b11010011 
	Parameter WDTNMI_RD_MASK bound to: 8'b00100000 
	Parameter WDTSSEL_RD_MASK bound to: 8'b00000000 
	Parameter WDTCTL_RD_MASK bound to: 8'b00100000 
INFO: [Synth 8-6155] done synthesizing module 'omsp_watchdog' (15#1) [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_watchdog.v:48]
INFO: [Synth 8-6157] synthesizing module 'omsp_multiplier' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_multiplier.v:48]
	Parameter BASE_ADDR bound to: 15'b000000100110000 
	Parameter DEC_WD bound to: 4 - type: integer 
	Parameter OP1_MPY bound to: 4'b0000 
	Parameter OP1_MPYS bound to: 4'b0010 
	Parameter OP1_MAC bound to: 4'b0100 
	Parameter OP1_MACS bound to: 4'b0110 
	Parameter OP2 bound to: 4'b1000 
	Parameter RESLO bound to: 4'b1010 
	Parameter RESHI bound to: 4'b1100 
	Parameter SUMEXT bound to: 4'b1110 
	Parameter DEC_SZ bound to: 16 - type: integer 
	Parameter BASE_REG bound to: 16'b0000000000000001 
	Parameter OP1_MPY_D bound to: 16'b0000000000000001 
	Parameter OP1_MPYS_D bound to: 16'b0000000000000100 
	Parameter OP1_MAC_D bound to: 16'b0000000000010000 
	Parameter OP1_MACS_D bound to: 16'b0000000001000000 
	Parameter OP2_D bound to: 16'b0000000100000000 
	Parameter RESLO_D bound to: 16'b0000010000000000 
	Parameter RESHI_D bound to: 16'b0001000000000000 
	Parameter SUMEXT_D bound to: 16'b0100000000000000 
INFO: [Synth 8-6155] done synthesizing module 'omsp_multiplier' (16#1) [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_multiplier.v:48]
INFO: [Synth 8-6157] synthesizing module 'omsp_dbg' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_dbg.v:48]
	Parameter NR_REG bound to: 25 - type: integer 
	Parameter CPU_ID_LO bound to: 6'b000000 
	Parameter CPU_ID_HI bound to: 6'b000001 
	Parameter CPU_CTL bound to: 6'b000010 
	Parameter CPU_STAT bound to: 6'b000011 
	Parameter MEM_CTL bound to: 6'b000100 
	Parameter MEM_ADDR bound to: 6'b000101 
	Parameter MEM_DATA bound to: 6'b000110 
	Parameter MEM_CNT bound to: 6'b000111 
	Parameter CPU_NR bound to: 6'b011000 
	Parameter BASE_D bound to: 25'b0000000000000000000000001 
	Parameter CPU_ID_LO_D bound to: 25'b0000000000000000000000001 
	Parameter CPU_ID_HI_D bound to: 25'b0000000000000000000000010 
	Parameter CPU_CTL_D bound to: 25'b0000000000000000000000100 
	Parameter CPU_STAT_D bound to: 25'b0000000000000000000001000 
	Parameter MEM_CTL_D bound to: 25'b0000000000000000000010000 
	Parameter MEM_ADDR_D bound to: 25'b0000000000000000000100000 
	Parameter MEM_DATA_D bound to: 25'b0000000000000000001000000 
	Parameter MEM_CNT_D bound to: 25'b0000000000000000010000000 
	Parameter CPU_NR_D bound to: 25'b1000000000000000000000000 
	Parameter M_IDLE bound to: 2'b00 
	Parameter M_SET_BRK bound to: 2'b01 
	Parameter M_ACCESS_BRK bound to: 2'b10 
	Parameter M_ACCESS bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_dbg.v:747]
INFO: [Synth 8-6157] synthesizing module 'omsp_dbg_uart' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_dbg_uart.v:48]
	Parameter RX_SYNC bound to: 3'b000 
	Parameter RX_CMD bound to: 3'b001 
	Parameter RX_DATA1 bound to: 3'b010 
	Parameter RX_DATA2 bound to: 3'b011 
	Parameter TX_DATA1 bound to: 3'b100 
	Parameter TX_DATA2 bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'omsp_dbg_uart' (17#1) [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_dbg_uart.v:48]
INFO: [Synth 8-6155] done synthesizing module 'omsp_dbg' (18#1) [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_dbg.v:48]
INFO: [Synth 8-6155] done synthesizing module 'openMSP430' (19#1) [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/openMSP430.v:48]
WARNING: [Synth 8-689] width (11) of port connection 'dmem_addr' does not match port width (10) of module 'openMSP430' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/openmsp430_copy/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/chip_fpga/chip_fpga.srcs/sources_1/imports/suresh/Desktop/top_digital_fpga.v:239]
WARNING: [Synth 8-689] width (14) of port connection 'pmem_addr' does not match port width (13) of module 'openMSP430' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/openmsp430_copy/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/chip_fpga/chip_fpga.srcs/sources_1/imports/suresh/Desktop/top_digital_fpga.v:254]
INFO: [Synth 8-6157] synthesizing module 'dmem' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/verilog_c2s/mem_data.v:42]
	Parameter ADDR_MSB bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 2048 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dmem' (20#1) [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/verilog_c2s/mem_data.v:42]
WARNING: [Synth 8-689] width (11) of port connection 'dmem_addr' does not match port width (10) of module 'dmem' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/openmsp430_copy/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/chip_fpga/chip_fpga.srcs/sources_1/imports/suresh/Desktop/top_digital_fpga.v:318]
WARNING: [Synth 8-7071] port 'dmem_cen' of module 'dmem' is unconnected for instance 'DATAMEM' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/openmsp430_copy/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/chip_fpga/chip_fpga.srcs/sources_1/imports/suresh/Desktop/top_digital_fpga.v:314]
WARNING: [Synth 8-7023] instance 'DATAMEM' of module 'dmem' has 6 connections declared, but only 5 given [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/openmsp430_copy/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/chip_fpga/chip_fpga.srcs/sources_1/imports/suresh/Desktop/top_digital_fpga.v:314]
INFO: [Synth 8-6157] synthesizing module 'pmem' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/verilog_c2s/mem_prog.v:42]
	Parameter ADDR_MSB bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 16384 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pmem' (21#1) [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/verilog_c2s/mem_prog.v:42]
WARNING: [Synth 8-689] width (14) of port connection 'pmem_addr' does not match port width (13) of module 'pmem' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/openmsp430_copy/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/chip_fpga/chip_fpga.srcs/sources_1/imports/suresh/Desktop/top_digital_fpga.v:355]
WARNING: [Synth 8-7071] port 'pmem_cen' of module 'pmem' is unconnected for instance 'PROGMEM' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/openmsp430_copy/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/chip_fpga/chip_fpga.srcs/sources_1/imports/suresh/Desktop/top_digital_fpga.v:351]
WARNING: [Synth 8-7023] instance 'PROGMEM' of module 'pmem' has 6 connections declared, but only 5 given [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/openmsp430_copy/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/chip_fpga/chip_fpga.srcs/sources_1/imports/suresh/Desktop/top_digital_fpga.v:351]
INFO: [Synth 8-6157] synthesizing module 'clock_top' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/clock_top.v:23]
	Parameter noclk bound to: 40 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_top' (22#1) [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/clock_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_top' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/top.v:6]
	Parameter uart_data_width bound to: 16 - type: integer 
	Parameter uart_addr_width bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_regs' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/uart_regs.v:9]
INFO: [Synth 8-6157] synthesizing module 'uart_transmitter' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/uart_transmitter.v:155]
	Parameter s_idle bound to: 3'b000 
	Parameter s_send_start bound to: 3'b001 
	Parameter s_send_byte bound to: 3'b010 
	Parameter s_send_parity bound to: 3'b011 
	Parameter s_send_stop bound to: 3'b100 
	Parameter s_pop_byte bound to: 3'b101 
INFO: [Synth 8-6157] synthesizing module 'uart_tfifo' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/uart_tfifo.v:146]
	Parameter fifo_width bound to: 8 - type: integer 
	Parameter fifo_depth bound to: 256 - type: integer 
	Parameter fifo_pointer_w bound to: 8 - type: integer 
	Parameter fifo_counter_w bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'raminfr' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/raminfr.v:84]
	Parameter addr_width bound to: 8 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter depth bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'raminfr' (23#1) [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/raminfr.v:84]
INFO: [Synth 8-6155] done synthesizing module 'uart_tfifo' (24#1) [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/uart_tfifo.v:146]
INFO: [Synth 8-226] default block is never used [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/uart_transmitter.v:278]
INFO: [Synth 8-226] default block is never used [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/uart_transmitter.v:345]
INFO: [Synth 8-6155] done synthesizing module 'uart_transmitter' (25#1) [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/uart_transmitter.v:155]
INFO: [Synth 8-6157] synthesizing module 'rs485_interface_module' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/rs485.v:5]
INFO: [Synth 8-6155] done synthesizing module 'rs485_interface_module' (26#1) [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/rs485.v:5]
INFO: [Synth 8-6157] synthesizing module 'uart_sync_flops' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/uart_sync_flops.v:71]
	Parameter width bound to: 1 - type: integer 
	Parameter init_value bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'uart_sync_flops' (27#1) [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/uart_sync_flops.v:71]
INFO: [Synth 8-6157] synthesizing module 'uart_receiver' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/uart_receiver.v:199]
	Parameter sr_idle bound to: 4'b0000 
	Parameter sr_rec_start bound to: 4'b0001 
	Parameter sr_rec_bit bound to: 4'b0010 
	Parameter sr_rec_parity bound to: 4'b0011 
	Parameter sr_rec_stop bound to: 4'b0100 
	Parameter sr_check_parity bound to: 4'b0101 
	Parameter sr_rec_prepare bound to: 4'b0110 
	Parameter sr_end_bit bound to: 4'b0111 
	Parameter sr_ca_lc_parity bound to: 4'b1000 
	Parameter sr_wait1 bound to: 4'b1001 
	Parameter sr_push bound to: 4'b1010 
INFO: [Synth 8-6157] synthesizing module 'uart_rfifo' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/uart_rfifo.v:152]
	Parameter fifo_width bound to: 11 - type: integer 
	Parameter fifo_depth bound to: 256 - type: integer 
	Parameter fifo_pointer_w bound to: 8 - type: integer 
	Parameter fifo_counter_w bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'raminfrRx' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/raminfrRx.v:84]
	Parameter addr_width bound to: 8 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter depth bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'raminfrRx' (28#1) [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/raminfrRx.v:84]
INFO: [Synth 8-6155] done synthesizing module 'uart_rfifo' (29#1) [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/uart_rfifo.v:152]
INFO: [Synth 8-226] default block is never used [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/uart_receiver.v:317]
INFO: [Synth 8-226] default block is never used [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/uart_receiver.v:460]
INFO: [Synth 8-6155] done synthesizing module 'uart_receiver' (30#1) [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/uart_receiver.v:199]
WARNING: [Synth 8-151] case item 14'b00000011010001 is unreachable [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/uart_regs.v:182]
INFO: [Synth 8-226] default block is never used [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/uart_regs.v:376]
INFO: [Synth 8-6155] done synthesizing module 'uart_regs' (31#1) [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/uart_regs.v:9]
INFO: [Synth 8-6155] done synthesizing module 'uart_top' (32#1) [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/top.v:6]
INFO: [Synth 8-6157] synthesizing module 'secded_program' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/secded_p.v:19]
	Parameter BASE_ADDR bound to: 15'b000000010010100 
	Parameter DEC_WD bound to: 2 - type: integer 
	Parameter CNTRL1 bound to: 2'b00 
	Parameter CNTRL2 bound to: 2'b10 
	Parameter DEC_SZ bound to: 4 - type: integer 
	Parameter BASE_REG bound to: 4'b0001 
	Parameter CNTRL1_D bound to: 4'b0001 
	Parameter CNTRL2_D bound to: 4'b0100 
INFO: [Synth 8-6155] done synthesizing module 'secded_program' (33#1) [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/secded_p.v:19]
WARNING: [Synth 8-689] width (14) of port connection 'pmem_addr' does not match port width (13) of module 'secded_program' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/openmsp430_copy/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/chip_fpga/chip_fpga.srcs/sources_1/imports/suresh/Desktop/top_digital_fpga.v:443]
INFO: [Synth 8-6157] synthesizing module 'secded_data' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/secded_d.v:19]
	Parameter BASE_ADDR bound to: 15'b000000010010000 
	Parameter DEC_WD bound to: 2 - type: integer 
	Parameter CNTRL1 bound to: 2'b00 
	Parameter CNTRL2 bound to: 2'b10 
	Parameter DEC_SZ bound to: 4 - type: integer 
	Parameter BASE_REG bound to: 4'b0001 
	Parameter CNTRL1_D bound to: 4'b0001 
	Parameter CNTRL2_D bound to: 4'b0100 
INFO: [Synth 8-6155] done synthesizing module 'secded_data' (34#1) [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/secded_d.v:19]
WARNING: [Synth 8-689] width (11) of port connection 'pmem_addr' does not match port width (10) of module 'secded_data' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/openmsp430_copy/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/chip_fpga/chip_fpga.srcs/sources_1/imports/suresh/Desktop/top_digital_fpga.v:468]
INFO: [Synth 8-6157] synthesizing module 'pwm' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/pwm.v:4]
	Parameter BASE_ADDR bound to: 15'b000000100000000 
	Parameter DEC_WD bound to: 2 - type: integer 
	Parameter CNTRL1 bound to: 2'b00 
	Parameter CNTRL2 bound to: 2'b10 
	Parameter DEC_SZ bound to: 4 - type: integer 
	Parameter BASE_REG bound to: 4'b0001 
	Parameter CNTRL1_D bound to: 4'b0001 
	Parameter CNTRL2_D bound to: 4'b0100 
WARNING: [Synth 8-308] ignoring empty port [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/pwm.v:19]
INFO: [Synth 8-6155] done synthesizing module 'pwm' (35#1) [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/pwm.v:4]
WARNING: [Synth 8-7023] instance 'PWM' of module 'pwm' has 10 connections declared, but only 9 given [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/openmsp430_copy/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/chip_fpga/chip_fpga.srcs/sources_1/imports/suresh/Desktop/top_digital_fpga.v:485]
INFO: [Synth 8-6157] synthesizing module 'mux' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/mux.v:2]
INFO: [Synth 8-6155] done synthesizing module 'mux' (36#1) [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/mux.v:2]
INFO: [Synth 8-6157] synthesizing module 'memorytest' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/memchk.v:4]
	Parameter init bound to: 32'sb00000000000000000000000000000000 
	Parameter dbg_setup bound to: 1 - type: integer 
	Parameter zero_fill_1 bound to: 2 - type: integer 
	Parameter zero_fill_2 bound to: 3 - type: integer 
	Parameter zero_fill_3 bound to: 4 - type: integer 
	Parameter zero_fill_4 bound to: 5 - type: integer 
	Parameter zero_fill_5 bound to: 6 - type: integer 
	Parameter zero_fill_6 bound to: 7 - type: integer 
	Parameter zero_fill_7 bound to: 8 - type: integer 
	Parameter zero_fill_8 bound to: 9 - type: integer 
	Parameter zero_fill_9 bound to: 10 - type: integer 
	Parameter zero_fill_10 bound to: 11 - type: integer 
	Parameter zero_fill_11 bound to: 12 - type: integer 
	Parameter zero_fill_12 bound to: 13 - type: integer 
	Parameter zero_fill_13 bound to: 14 - type: integer 
	Parameter zero_fill_14 bound to: 15 - type: integer 
	Parameter zero_fill_15 bound to: 16 - type: integer 
	Parameter zero_fill_16 bound to: 17 - type: integer 
	Parameter zero_fill_17 bound to: 18 - type: integer 
	Parameter zero_fill_18 bound to: 19 - type: integer 
	Parameter zero_fill_19 bound to: 20 - type: integer 
	Parameter zero_fill_20 bound to: 21 - type: integer 
	Parameter zero_fill_21 bound to: 22 - type: integer 
	Parameter zero_fill_22 bound to: 23 - type: integer 
	Parameter zero_fill_23 bound to: 24 - type: integer 
	Parameter zero_fill_24 bound to: 25 - type: integer 
	Parameter zero_fill_25 bound to: 26 - type: integer 
	Parameter zero_fill_26 bound to: 27 - type: integer 
	Parameter zero_fill_27 bound to: 28 - type: integer 
	Parameter zero_fill_28 bound to: 29 - type: integer 
	Parameter zero_fill_29 bound to: 30 - type: integer 
	Parameter zero_fill_30 bound to: 31 - type: integer 
	Parameter zero_fill_31 bound to: 32 - type: integer 
	Parameter zero_fill_32 bound to: 33 - type: integer 
	Parameter zero_fill_33 bound to: 34 - type: integer 
	Parameter zero_fill_34 bound to: 35 - type: integer 
	Parameter zero_fill_35 bound to: 36 - type: integer 
	Parameter zero_fill_36 bound to: 37 - type: integer 
	Parameter no_error bound to: 38 - type: integer 
	Parameter error_state bound to: 39 - type: integer 
	Parameter setup bound to: 40 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memorytest' (37#1) [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/memchk.v:4]
INFO: [Synth 8-6157] synthesizing module 'bootchip' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/openmsp430_copy/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/bootchip.v:7]
	Parameter init_state bound to: 5'b00000 
	Parameter reset_low_state bound to: 5'b00001 
	Parameter mem_selftest_state bound to: 5'b00010 
	Parameter dma_transfer_state_init bound to: 5'b00011 
	Parameter dma_transfer_state bound to: 5'b00100 
	Parameter program_transfer_state bound to: 5'b00101 
	Parameter program_write_state bound to: 5'b00110 
	Parameter data_transfer_state_init bound to: 5'b00111 
	Parameter dma_data_transfer_state bound to: 5'b01000 
	Parameter data_transfer_state bound to: 5'b01001 
	Parameter data_write_state bound to: 5'b01010 
	Parameter normal_state1 bound to: 5'b01011 
	Parameter normal_state2 bound to: 5'b01100 
	Parameter normal_state3 bound to: 5'b01101 
	Parameter mem_error_state bound to: 5'b01110 
	Parameter intermediate_state bound to: 5'b01111 
	Parameter flash_program_state1 bound to: 5'b10000 
	Parameter flash_program_state2 bound to: 5'b10001 
	Parameter flash_loading1_init bound to: 5'b10010 
	Parameter flash_loading1 bound to: 5'b10011 
	Parameter program_flash_transfer bound to: 5'b10100 
	Parameter program_flash_write bound to: 5'b10101 
	Parameter data_flash_state_init bound to: 5'b10110 
	Parameter data_flash_transfer bound to: 5'b10111 
	Parameter data_flash_write bound to: 5'b11000 
	Parameter dbg_sync_state bound to: 5'b11001 
	Parameter memerror_check_state bound to: 5'b11010 
	Parameter reset_high_state1 bound to: 5'b11011 
	Parameter reset_high_state2 bound to: 5'b11100 
	Parameter mem_cnt_addr bound to: 6'b111000 
	Parameter mem_addr_addr bound to: 6'b101000 
	Parameter mem_data_addr bound to: 6'b011000 
	Parameter mem_ctl_addr bound to: 6'b001000 
	Parameter addr_FMA_high bound to: 16'b0000100110000000 
	Parameter addr_FMA_low bound to: 16'b0100100110000000 
	Parameter addr_FMC bound to: 16'b0010100110000000 
	Parameter write_opcode bound to: 8'b01000000 
	Parameter read_opcode bound to: 8'b11000000 
	Parameter FMC_data_read bound to: 8'b01000100 
	Parameter FMC_data_write bound to: 8'b10000100 
	Parameter size bound to: 8'b11111110 
	Parameter addr_high bound to: 8'b00000000 
	Parameter write bound to: 1'b1 
	Parameter read bound to: 1'b0 
	Parameter bit8 bound to: 1'b1 
	Parameter bit16 bound to: 1'b0 
	Parameter memory bound to: 1'b0 
	Parameter regist bound to: 1'b1 
	Parameter start bound to: 1'b1 
	Parameter single_access bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'bootchip' (38#1) [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/openmsp430_copy/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/bootchip.v:7]
WARNING: [Synth 8-7071] port 'memory_error' of module 'bootchip' is unconnected for instance 'BOOT' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/openmsp430_copy/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/chip_fpga/chip_fpga.srcs/sources_1/imports/suresh/Desktop/top_digital_fpga.v:542]
WARNING: [Synth 8-7071] port 'flash_addr' of module 'bootchip' is unconnected for instance 'BOOT' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/openmsp430_copy/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/chip_fpga/chip_fpga.srcs/sources_1/imports/suresh/Desktop/top_digital_fpga.v:542]
WARNING: [Synth 8-7071] port 'flash_wen' of module 'bootchip' is unconnected for instance 'BOOT' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/openmsp430_copy/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/chip_fpga/chip_fpga.srcs/sources_1/imports/suresh/Desktop/top_digital_fpga.v:542]
WARNING: [Synth 8-7071] port 'flash_cen' of module 'bootchip' is unconnected for instance 'BOOT' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/openmsp430_copy/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/chip_fpga/chip_fpga.srcs/sources_1/imports/suresh/Desktop/top_digital_fpga.v:542]
WARNING: [Synth 8-7071] port 'flash_oen' of module 'bootchip' is unconnected for instance 'BOOT' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/openmsp430_copy/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/chip_fpga/chip_fpga.srcs/sources_1/imports/suresh/Desktop/top_digital_fpga.v:542]
WARNING: [Synth 8-7071] port 'flash_busy' of module 'bootchip' is unconnected for instance 'BOOT' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/openmsp430_copy/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/chip_fpga/chip_fpga.srcs/sources_1/imports/suresh/Desktop/top_digital_fpga.v:542]
WARNING: [Synth 8-7071] port 'done' of module 'bootchip' is unconnected for instance 'BOOT' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/openmsp430_copy/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/chip_fpga/chip_fpga.srcs/sources_1/imports/suresh/Desktop/top_digital_fpga.v:542]
WARNING: [Synth 8-7023] instance 'BOOT' of module 'bootchip' has 31 connections declared, but only 24 given [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/openmsp430_copy/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/chip_fpga/chip_fpga.srcs/sources_1/imports/suresh/Desktop/top_digital_fpga.v:542]
WARNING: [Synth 8-6104] Input port 'p1_din' has an internal driver [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/openmsp430_copy/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/chip_fpga/chip_fpga.srcs/sources_1/imports/suresh/Desktop/top_digital_fpga.v:623]
INFO: [Synth 8-6157] synthesizing module 'omsp_gpio' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/periph/omsp_gpio.v:44]
	Parameter P1_EN bound to: 1'b1 
	Parameter P2_EN bound to: 1'b1 
	Parameter P3_EN bound to: 1'b0 
	Parameter P4_EN bound to: 1'b0 
	Parameter P5_EN bound to: 1'b0 
	Parameter P6_EN bound to: 1'b0 
	Parameter P1_EN_MSK bound to: 8'b11111111 
	Parameter P2_EN_MSK bound to: 8'b11111111 
	Parameter P3_EN_MSK bound to: 8'b00000000 
	Parameter P4_EN_MSK bound to: 8'b00000000 
	Parameter P5_EN_MSK bound to: 8'b00000000 
	Parameter P6_EN_MSK bound to: 8'b00000000 
	Parameter BASE_ADDR bound to: 15'b000000000000000 
	Parameter DEC_WD bound to: 6 - type: integer 
	Parameter P1IN bound to: 6'b100000 
	Parameter P1OUT bound to: 6'b100001 
	Parameter P1DIR bound to: 6'b100010 
	Parameter P1IFG bound to: 6'b100011 
	Parameter P1IES bound to: 6'b100100 
	Parameter P1IE bound to: 6'b100101 
	Parameter P1SEL bound to: 6'b100110 
	Parameter P2IN bound to: 6'b101000 
	Parameter P2OUT bound to: 6'b101001 
	Parameter P2DIR bound to: 6'b101010 
	Parameter P2IFG bound to: 6'b101011 
	Parameter P2IES bound to: 6'b101100 
	Parameter P2IE bound to: 6'b101101 
	Parameter P2SEL bound to: 6'b101110 
	Parameter P3IN bound to: 6'b011000 
	Parameter P3OUT bound to: 6'b011001 
	Parameter P3DIR bound to: 6'b011010 
	Parameter P3SEL bound to: 6'b011011 
	Parameter P4IN bound to: 6'b011100 
	Parameter P4OUT bound to: 6'b011101 
	Parameter P4DIR bound to: 6'b011110 
	Parameter P4SEL bound to: 6'b011111 
	Parameter P5IN bound to: 6'b110000 
	Parameter P5OUT bound to: 6'b110001 
	Parameter P5DIR bound to: 6'b110010 
	Parameter P5SEL bound to: 6'b110011 
	Parameter P6IN bound to: 6'b110100 
	Parameter P6OUT bound to: 6'b110101 
	Parameter P6DIR bound to: 6'b110110 
	Parameter P6SEL bound to: 6'b110111 
	Parameter DEC_SZ bound to: 64 - type: integer 
	Parameter BASE_REG bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter P1IN_D bound to: 64'b0000000000000000000000000000000100000000000000000000000000000000 
	Parameter P1OUT_D bound to: 64'b0000000000000000000000000000001000000000000000000000000000000000 
	Parameter P1DIR_D bound to: 64'b0000000000000000000000000000010000000000000000000000000000000000 
	Parameter P1IFG_D bound to: 64'b0000000000000000000000000000100000000000000000000000000000000000 
	Parameter P1IES_D bound to: 64'b0000000000000000000000000001000000000000000000000000000000000000 
	Parameter P1IE_D bound to: 64'b0000000000000000000000000010000000000000000000000000000000000000 
	Parameter P1SEL_D bound to: 64'b0000000000000000000000000100000000000000000000000000000000000000 
	Parameter P2IN_D bound to: 64'b0000000000000000000000010000000000000000000000000000000000000000 
	Parameter P2OUT_D bound to: 64'b0000000000000000000000100000000000000000000000000000000000000000 
	Parameter P2DIR_D bound to: 64'b0000000000000000000001000000000000000000000000000000000000000000 
	Parameter P2IFG_D bound to: 64'b0000000000000000000010000000000000000000000000000000000000000000 
	Parameter P2IES_D bound to: 64'b0000000000000000000100000000000000000000000000000000000000000000 
	Parameter P2IE_D bound to: 64'b0000000000000000001000000000000000000000000000000000000000000000 
	Parameter P2SEL_D bound to: 64'b0000000000000000010000000000000000000000000000000000000000000000 
	Parameter P3IN_D bound to: 64'b0000000000000000000000000000000000000001000000000000000000000000 
	Parameter P3OUT_D bound to: 64'b0000000000000000000000000000000000000010000000000000000000000000 
	Parameter P3DIR_D bound to: 64'b0000000000000000000000000000000000000100000000000000000000000000 
	Parameter P3SEL_D bound to: 64'b0000000000000000000000000000000000001000000000000000000000000000 
	Parameter P4IN_D bound to: 64'b0000000000000000000000000000000000010000000000000000000000000000 
	Parameter P4OUT_D bound to: 64'b0000000000000000000000000000000000100000000000000000000000000000 
	Parameter P4DIR_D bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter P4SEL_D bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter P5IN_D bound to: 64'b0000000000000001000000000000000000000000000000000000000000000000 
	Parameter P5OUT_D bound to: 64'b0000000000000010000000000000000000000000000000000000000000000000 
	Parameter P5DIR_D bound to: 64'b0000000000000100000000000000000000000000000000000000000000000000 
	Parameter P5SEL_D bound to: 64'b0000000000001000000000000000000000000000000000000000000000000000 
	Parameter P6IN_D bound to: 64'b0000000000010000000000000000000000000000000000000000000000000000 
	Parameter P6OUT_D bound to: 64'b0000000000100000000000000000000000000000000000000000000000000000 
	Parameter P6DIR_D bound to: 64'b0000000001000000000000000000000000000000000000000000000000000000 
	Parameter P6SEL_D bound to: 64'b0000000010000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'omsp_gpio' (39#1) [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/periph/omsp_gpio.v:44]
INFO: [Synth 8-6155] done synthesizing module 'top_verilog' (40#1) [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/openmsp430_copy/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/chip_fpga/chip_fpga.srcs/sources_1/imports/suresh/Desktop/top_digital_fpga.v:5]
WARNING: [Synth 8-689] width (1) of port connection 'p1_dout_en' does not match port width (2) of module 'top_verilog' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/openmsp430_copy/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/chip_fpga/chip_fpga.srcs/sources_1/imports/suresh/Desktop/top_fpga.v:147]
WARNING: [Synth 8-7071] port 'led_per_wen' of module 'top_verilog' is unconnected for instance 'top_digital_inst' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/openmsp430_copy/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/chip_fpga/chip_fpga.srcs/sources_1/imports/suresh/Desktop/top_fpga.v:127]
WARNING: [Synth 8-7071] port 'led_per_addr' of module 'top_verilog' is unconnected for instance 'top_digital_inst' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/openmsp430_copy/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/chip_fpga/chip_fpga.srcs/sources_1/imports/suresh/Desktop/top_fpga.v:127]
WARNING: [Synth 8-7071] port 'led_per_din' of module 'top_verilog' is unconnected for instance 'top_digital_inst' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/openmsp430_copy/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/chip_fpga/chip_fpga.srcs/sources_1/imports/suresh/Desktop/top_fpga.v:127]
WARNING: [Synth 8-7071] port 'led_per_dout' of module 'top_verilog' is unconnected for instance 'top_digital_inst' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/openmsp430_copy/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/chip_fpga/chip_fpga.srcs/sources_1/imports/suresh/Desktop/top_fpga.v:127]
WARNING: [Synth 8-7071] port 'led_per_cen' of module 'top_verilog' is unconnected for instance 'top_digital_inst' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/openmsp430_copy/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/chip_fpga/chip_fpga.srcs/sources_1/imports/suresh/Desktop/top_fpga.v:127]
WARNING: [Synth 8-7023] instance 'top_digital_inst' of module 'top_verilog' has 29 connections declared, but only 24 given [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/openmsp430_copy/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/chip_fpga/chip_fpga.srcs/sources_1/imports/suresh/Desktop/top_fpga.v:127]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.runs/synth_1/.Xil/Vivado-8286-iisclap-Inspiron-5537/realtime/xadc_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (41#1) [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.runs/synth_1/.Xil/Vivado-8286-iisclap-Inspiron-5537/realtime/xadc_wiz_0_stub.v:5]
WARNING: [Synth 8-689] width (2) of port connection 'dwe_in' does not match port width (1) of module 'xadc_wiz_0' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/openmsp430_copy/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/chip_fpga/chip_fpga.srcs/sources_1/imports/suresh/Desktop/top_fpga.v:181]
INFO: [Synth 8-6155] done synthesizing module 'top_fpga' (42#1) [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/openmsp430_copy/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/chip_fpga/chip_fpga.srcs/sources_1/imports/suresh/Desktop/top_fpga.v:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2493.430 ; gain = 458.176 ; free physical = 614 ; free virtual = 3733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 2493.430 ; gain = 458.176 ; free physical = 656 ; free virtual = 3775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 2493.430 ; gain = 458.176 ; free physical = 656 ; free virtual = 3775
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2493.430 ; gain = 0.000 ; free physical = 639 ; free virtual = 3758
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'xadc_inst'
Finished Parsing XDC File [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'xadc_inst'
Parsing XDC File [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_fpga_generator'
WARNING: [Vivado 12-584] No ports matched ''. [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:4]
Finished Parsing XDC File [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_fpga_generator'
Parsing XDC File [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/constrs_1/imports/IIsc files/ZYBO.xdc]
Finished Parsing XDC File [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/constrs_1/imports/IIsc files/ZYBO.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/constrs_1/imports/IIsc files/ZYBO.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2548.258 ; gain = 0.000 ; free physical = 522 ; free virtual = 3643
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2548.258 ; gain = 0.000 ; free physical = 522 ; free virtual = 3643
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 2548.258 ; gain = 513.004 ; free physical = 642 ; free virtual = 3763
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 2548.258 ; gain = 513.004 ; free physical = 642 ; free virtual = 3763
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_in. (constraint file  /home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in. (constraint file  /home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for xadc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_fpga_generator. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 2548.258 ; gain = 513.004 ; free physical = 642 ; free virtual = 3763
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'i_state_reg' in module 'omsp_frontend'
INFO: [Synth 8-802] inferred FSM for state register 'e_state_reg' in module 'omsp_frontend'
INFO: [Synth 8-802] inferred FSM for state register 'uart_state_reg' in module 'omsp_dbg_uart'
INFO: [Synth 8-802] inferred FSM for state register 'mem_state_reg' in module 'omsp_dbg'
INFO: [Synth 8-802] inferred FSM for state register 'tstate_reg' in module 'uart_transmitter'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'uart_receiver'
INFO: [Synth 8-802] inferred FSM for state register 'mem_state_reg' in module 'memorytest'
INFO: [Synth 8-802] inferred FSM for state register 'core_state_reg' in module 'bootchip'
WARNING: [Synth 8-327] inferring latch for variable 'enable_latch_reg' [/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.srcs/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_clock_gate.v:78]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 E_IRQ_1 |                             1001 |                             0001
                 E_IRQ_2 |                             1101 |                             0000
                 E_IRQ_3 |                             0000 |                             0011
                 E_IRQ_4 |                             0001 |                             0100
                  E_EXEC |                             0010 |                             1011
                E_DST_WR |                             1011 |                             1010
                  E_JUMP |                             1010 |                             1100
                E_SRC_WR |                             1100 |                             0111
                  E_IDLE |                             0011 |                             1101
                 E_IRQ_0 |                             0100 |                             0010
                E_SRC_AD |                             0101 |                             0101
                E_SRC_RD |                             0110 |                             0110
                E_DST_AD |                             0111 |                             1000
                E_DST_RD |                             1000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'e_state_reg' using encoding 'sequential' in module 'omsp_frontend'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             I_IRQ_FETCH |                              000 |                              000
              I_IRQ_DONE |                              101 |                              001
                   I_DEC |                              010 |                              010
                  I_IDLE |                              100 |                              101
                  I_EXT1 |                              011 |                              011
                  I_EXT2 |                              001 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_state_reg' using encoding 'sequential' in module 'omsp_frontend'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RX_SYNC |                              101 |                              000
                  RX_CMD |                              000 |                              001
                RX_DATA1 |                              100 |                              010
                RX_DATA2 |                              011 |                              011
                TX_DATA1 |                              010 |                              100
                TX_DATA2 |                              001 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'uart_state_reg' using encoding 'sequential' in module 'omsp_dbg_uart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  M_IDLE |                             0010 |                               00
                M_ACCESS |                             0001 |                               11
               M_SET_BRK |                             1000 |                               01
            M_ACCESS_BRK |                             0100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mem_state_reg' using encoding 'one-hot' in module 'omsp_dbg'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                           000001 |                              000
              s_pop_byte |                           000010 |                              101
            s_send_start |                           000100 |                              001
             s_send_byte |                           001000 |                              010
           s_send_parity |                           010000 |                              011
             s_send_stop |                           100000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tstate_reg' using encoding 'one-hot' in module 'uart_transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sr_idle |                      00000000001 |                             0000
            sr_rec_start |                      00000000010 |                             0001
          sr_rec_prepare |                      00000000100 |                             0110
              sr_rec_bit |                      00000001000 |                             0010
              sr_end_bit |                      00000010000 |                             0111
           sr_rec_parity |                      00000100000 |                             0011
         sr_ca_lc_parity |                      00001000000 |                             1000
         sr_check_parity |                      00010000000 |                             0101
                sr_wait1 |                      00100000000 |                             1001
             sr_rec_stop |                      01000000000 |                             0100
                 sr_push |                      10000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'uart_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   setup |                           000000 |                           101000
                    init |                           000001 |                           000000
               dbg_setup |                           000010 |                           000001
             zero_fill_1 |                           000011 |                           000010
             zero_fill_2 |                           000100 |                           000011
             zero_fill_3 |                           000101 |                           000100
             zero_fill_4 |                           000110 |                           000101
             zero_fill_5 |                           000111 |                           000110
             zero_fill_6 |                           001000 |                           000111
             zero_fill_7 |                           001001 |                           001000
             zero_fill_8 |                           001010 |                           001001
             zero_fill_9 |                           001011 |                           001010
            zero_fill_10 |                           001100 |                           001011
            zero_fill_11 |                           001101 |                           001100
            zero_fill_12 |                           001110 |                           001101
            zero_fill_13 |                           001111 |                           001110
            zero_fill_14 |                           010000 |                           001111
            zero_fill_15 |                           010001 |                           010000
            zero_fill_16 |                           010010 |                           010001
            zero_fill_17 |                           010011 |                           010010
            zero_fill_18 |                           010100 |                           010011
            zero_fill_19 |                           010101 |                           010100
            zero_fill_20 |                           010110 |                           010101
            zero_fill_21 |                           010111 |                           010110
            zero_fill_22 |                           011000 |                           010111
            zero_fill_23 |                           011001 |                           011000
            zero_fill_24 |                           011010 |                           011001
            zero_fill_25 |                           011011 |                           011010
            zero_fill_26 |                           011100 |                           011011
            zero_fill_27 |                           011101 |                           011100
            zero_fill_28 |                           011110 |                           011101
            zero_fill_29 |                           011111 |                           011110
            zero_fill_30 |                           100000 |                           011111
            zero_fill_31 |                           100001 |                           100000
            zero_fill_32 |                           100010 |                           100001
            zero_fill_33 |                           100011 |                           100010
            zero_fill_34 |                           100100 |                           100011
            zero_fill_35 |                           100101 |                           100100
            zero_fill_36 |                           100110 |                           100101
                no_error |                           100111 |                           100110
             error_state |                           101000 |                           100111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mem_state_reg' using encoding 'sequential' in module 'memorytest'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              init_state |     0000000000000000010000000000 |                            00000
       reset_high_state1 |     0000000000001000000000000000 |                            11011
         reset_low_state |     0000000000010000000000000000 |                            00001
       reset_high_state2 |     0000000000000000000000000010 |                            11100
      mem_selftest_state |     0000000000000000000000000100 |                            00010
         mem_error_state |     0000000000000000000000000001 |                            01110
      intermediate_state |     0000000000000010000000000000 |                            01111
 dma_transfer_state_init |     0000000000000000000100000000 |                            00011
      dma_transfer_state |     0000000000000000001000000000 |                            00100
  program_transfer_state |     1000000000000000000000000000 |                            00101
data_transfer_state_init |     0000100000000000000000000000 |                            00111
 dma_data_transfer_state |     0001000000000000000000000000 |                            01000
     data_transfer_state |     0000010000000000000000000000 |                            01001
        data_write_state |     0000001000000000000000000000 |                            01010
     program_write_state |     0100000000000000000000000000 |                            00110
    flash_program_state1 |     0000000000000100000000000000 |                            10000
    flash_program_state2 |     0000000000000000100000000000 |                            10001
          dbg_sync_state |     0000000000000001000000000000 |                            11001
     flash_loading1_init |     0000000000000000000010000000 |                            10010
          flash_loading1 |     0000000000000000000000100000 |                            10011
  program_flash_transfer |     0000000000000000000001000000 |                            10100
   data_flash_state_init |     0000000010000000000000000000 |                            10110
     data_flash_transfer |     0000000000100000000000000000 |                            10111
           normal_state1 |     0000000001000000000000000000 |                            01011
           normal_state2 |     0000000000000000000000010000 |                            01100
           normal_state3 |     0000000000000000000000001000 |                            01101
        data_flash_write |     0000000100000000000000000000 |                            11000
     program_flash_write |     0010000000000000000000000000 |                            10101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'core_state_reg' using encoding 'one-hot' in module 'bootchip'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:08 ; elapsed = 00:01:22 . Memory (MB): peak = 2548.258 ; gain = 513.004 ; free physical = 563 ; free virtual = 3729
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'top_digital_inst/CORE/clock_module_0/and_dco_dis4' (omsp_and_gate) to 'top_digital_inst/CORE/clock_module_0/and_lfxt_dis4'
INFO: [Synth 8-223] decloning instance 'top_digital_inst/GPIO/sync_cell_p3in_0' (omsp_sync_cell) to 'top_digital_inst/GPIO/sync_cell_p3in_1'
INFO: [Synth 8-223] decloning instance 'top_digital_inst/GPIO/sync_cell_p3in_0' (omsp_sync_cell) to 'top_digital_inst/GPIO/sync_cell_p3in_2'
INFO: [Synth 8-223] decloning instance 'top_digital_inst/GPIO/sync_cell_p3in_0' (omsp_sync_cell) to 'top_digital_inst/GPIO/sync_cell_p3in_3'
INFO: [Synth 8-223] decloning instance 'top_digital_inst/GPIO/sync_cell_p3in_0' (omsp_sync_cell) to 'top_digital_inst/GPIO/sync_cell_p3in_4'
INFO: [Synth 8-223] decloning instance 'top_digital_inst/GPIO/sync_cell_p3in_0' (omsp_sync_cell) to 'top_digital_inst/GPIO/sync_cell_p3in_5'
INFO: [Synth 8-223] decloning instance 'top_digital_inst/GPIO/sync_cell_p3in_0' (omsp_sync_cell) to 'top_digital_inst/GPIO/sync_cell_p3in_6'
INFO: [Synth 8-223] decloning instance 'top_digital_inst/GPIO/sync_cell_p3in_0' (omsp_sync_cell) to 'top_digital_inst/GPIO/sync_cell_p3in_7'
INFO: [Synth 8-223] decloning instance 'top_digital_inst/GPIO/sync_cell_p3in_0' (omsp_sync_cell) to 'top_digital_inst/GPIO/sync_cell_p4in_0'
INFO: [Synth 8-223] decloning instance 'top_digital_inst/GPIO/sync_cell_p3in_0' (omsp_sync_cell) to 'top_digital_inst/GPIO/sync_cell_p4in_1'
INFO: [Synth 8-223] decloning instance 'top_digital_inst/GPIO/sync_cell_p3in_0' (omsp_sync_cell) to 'top_digital_inst/GPIO/sync_cell_p4in_2'
INFO: [Synth 8-223] decloning instance 'top_digital_inst/GPIO/sync_cell_p3in_0' (omsp_sync_cell) to 'top_digital_inst/GPIO/sync_cell_p4in_3'
INFO: [Synth 8-223] decloning instance 'top_digital_inst/GPIO/sync_cell_p3in_0' (omsp_sync_cell) to 'top_digital_inst/GPIO/sync_cell_p4in_4'
INFO: [Synth 8-223] decloning instance 'top_digital_inst/GPIO/sync_cell_p3in_0' (omsp_sync_cell) to 'top_digital_inst/GPIO/sync_cell_p4in_5'
INFO: [Synth 8-223] decloning instance 'top_digital_inst/GPIO/sync_cell_p3in_0' (omsp_sync_cell) to 'top_digital_inst/GPIO/sync_cell_p4in_6'
INFO: [Synth 8-223] decloning instance 'top_digital_inst/GPIO/sync_cell_p3in_0' (omsp_sync_cell) to 'top_digital_inst/GPIO/sync_cell_p4in_7'
INFO: [Synth 8-223] decloning instance 'top_digital_inst/GPIO/sync_cell_p3in_0' (omsp_sync_cell) to 'top_digital_inst/GPIO/sync_cell_p5in_0'
INFO: [Synth 8-223] decloning instance 'top_digital_inst/GPIO/sync_cell_p3in_0' (omsp_sync_cell) to 'top_digital_inst/GPIO/sync_cell_p5in_1'
INFO: [Synth 8-223] decloning instance 'top_digital_inst/GPIO/sync_cell_p3in_0' (omsp_sync_cell) to 'top_digital_inst/GPIO/sync_cell_p5in_2'
INFO: [Synth 8-223] decloning instance 'top_digital_inst/GPIO/sync_cell_p3in_0' (omsp_sync_cell) to 'top_digital_inst/GPIO/sync_cell_p5in_3'
INFO: [Synth 8-223] decloning instance 'top_digital_inst/GPIO/sync_cell_p3in_0' (omsp_sync_cell) to 'top_digital_inst/GPIO/sync_cell_p5in_4'
INFO: [Synth 8-223] decloning instance 'top_digital_inst/GPIO/sync_cell_p3in_0' (omsp_sync_cell) to 'top_digital_inst/GPIO/sync_cell_p5in_5'
INFO: [Synth 8-223] decloning instance 'top_digital_inst/GPIO/sync_cell_p3in_0' (omsp_sync_cell) to 'top_digital_inst/GPIO/sync_cell_p5in_6'
INFO: [Synth 8-223] decloning instance 'top_digital_inst/GPIO/sync_cell_p3in_0' (omsp_sync_cell) to 'top_digital_inst/GPIO/sync_cell_p5in_7'
INFO: [Synth 8-223] decloning instance 'top_digital_inst/GPIO/sync_cell_p3in_0' (omsp_sync_cell) to 'top_digital_inst/GPIO/sync_cell_p6in_0'
INFO: [Synth 8-223] decloning instance 'top_digital_inst/GPIO/sync_cell_p3in_0' (omsp_sync_cell) to 'top_digital_inst/GPIO/sync_cell_p6in_1'
INFO: [Synth 8-223] decloning instance 'top_digital_inst/GPIO/sync_cell_p3in_0' (omsp_sync_cell) to 'top_digital_inst/GPIO/sync_cell_p6in_2'
INFO: [Synth 8-223] decloning instance 'top_digital_inst/GPIO/sync_cell_p3in_0' (omsp_sync_cell) to 'top_digital_inst/GPIO/sync_cell_p6in_3'
INFO: [Synth 8-223] decloning instance 'top_digital_inst/GPIO/sync_cell_p3in_0' (omsp_sync_cell) to 'top_digital_inst/GPIO/sync_cell_p6in_4'
INFO: [Synth 8-223] decloning instance 'top_digital_inst/GPIO/sync_cell_p3in_0' (omsp_sync_cell) to 'top_digital_inst/GPIO/sync_cell_p6in_5'
INFO: [Synth 8-223] decloning instance 'top_digital_inst/GPIO/sync_cell_p3in_0' (omsp_sync_cell) to 'top_digital_inst/GPIO/sync_cell_p6in_6'
INFO: [Synth 8-223] decloning instance 'top_digital_inst/GPIO/sync_cell_p3in_0' (omsp_sync_cell) to 'top_digital_inst/GPIO/sync_cell_p6in_7'
RAM Pipeline Warning: Read Address Register Found For RAM mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 12    
	   2 Input   15 Bit       Adders := 3     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 10    
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
	   3 Input    5 Bit       Adders := 4     
	   4 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 5     
	   2 Input    3 Bit       Adders := 7     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input     21 Bit         XORs := 2     
	   2 Input     17 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 64    
	   7 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 6     
	  16 Input      1 Bit         XORs := 2     
	  13 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 2     
+---XORs : 
	                9 Bit    Wide XORs := 1     
	                8 Bit    Wide XORs := 1     
	                7 Bit    Wide XORs := 1     
	                6 Bit    Wide XORs := 1     
	                5 Bit    Wide XORs := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 38    
	               15 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 560   
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 268   
	                2 Bit    Registers := 52    
	                1 Bit    Registers := 124   
+---RAMs : 
	             288K Bit	(8192 X 36 bit)          RAMs := 1     
	              36K Bit	(1024 X 36 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	  41 Input   32 Bit        Muxes := 1     
	  28 Input   28 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 24    
	  10 Input   25 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	  24 Input   22 Bit        Muxes := 2     
	   2 Input   22 Bit        Muxes := 3     
	  41 Input   22 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 59    
	   3 Input   16 Bit        Muxes := 1     
	   6 Input   16 Bit        Muxes := 1     
	   5 Input   16 Bit        Muxes := 1     
	  41 Input   16 Bit        Muxes := 4     
	   7 Input   16 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 1     
	   8 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 8     
	   7 Input   15 Bit        Muxes := 1     
	   4 Input   15 Bit        Muxes := 3     
	   5 Input   13 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 3     
	   7 Input   13 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 14    
	  11 Input   11 Bit        Muxes := 2     
	   8 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 3     
	   5 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 543   
	   4 Input    8 Bit        Muxes := 2     
	  11 Input    8 Bit        Muxes := 2     
	   7 Input    8 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 11    
	   6 Input    7 Bit        Muxes := 2     
	   3 Input    7 Bit        Muxes := 3     
	  41 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 69    
	  18 Input    6 Bit        Muxes := 1     
	   5 Input    6 Bit        Muxes := 1     
	  41 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 8     
	   4 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 13    
	  11 Input    4 Bit        Muxes := 3     
	   5 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   8 Input    4 Bit        Muxes := 3     
	   3 Input    4 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 1     
	  14 Input    4 Bit        Muxes := 2     
	  58 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 9     
	   4 Input    3 Bit        Muxes := 2     
	  11 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 5     
	   7 Input    3 Bit        Muxes := 2     
	  17 Input    3 Bit        Muxes := 1     
	  18 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 17    
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 2203  
	   3 Input    1 Bit        Muxes := 774   
	   4 Input    1 Bit        Muxes := 273   
	  11 Input    1 Bit        Muxes := 10    
	   6 Input    1 Bit        Muxes := 12    
	  41 Input    1 Bit        Muxes := 9     
	  10 Input    1 Bit        Muxes := 1     
	  25 Input    1 Bit        Muxes := 1     
	  27 Input    1 Bit        Muxes := 1     
	  28 Input    1 Bit        Muxes := 2     
	  13 Input    1 Bit        Muxes := 1     
	  20 Input    1 Bit        Muxes := 1     
	  24 Input    1 Bit        Muxes := 1     
	  22 Input    1 Bit        Muxes := 1     
	  21 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 1     
	  18 Input    1 Bit        Muxes := 3     
	  17 Input    1 Bit        Muxes := 2     
	  12 Input    1 Bit        Muxes := 4     
	   7 Input    1 Bit        Muxes := 1     
	  15 Input    1 Bit        Muxes := 1     
	  26 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP product, operation Mode is: A*B.
DSP Report: operator product is absorbed into DSP product.
RAM Pipeline Warning: Read Address Register Found For RAM DATAMEM/mem_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5784] Optimized 0 bits of RAM "DATAMEM/mem_reg" due to constant propagation. Old ram width 22 bits, new ram width 22 bits.
RAM Pipeline Warning: Read Address Register Found For RAM DATAMEM/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM PROGMEM/mem_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5784] Optimized 0 bits of RAM "PROGMEM/mem_reg" due to constant propagation. Old ram width 22 bits, new ram width 22 bits.
RAM Pipeline Warning: Read Address Register Found For RAM PROGMEM/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM DATAMEM/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM PROGMEM/mem_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:37 ; elapsed = 00:04:01 . Memory (MB): peak = 2812.766 ; gain = 777.512 ; free physical = 585 ; free virtual = 3619
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_fpga    | DATAMEM/mem_reg | 1 K x 22(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 1      | 
|top_fpga    | PROGMEM/mem_reg | 8 K x 22(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 5      | 
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|omsp_multiplier | A*B         | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:46 ; elapsed = 00:04:11 . Memory (MB): peak = 2812.766 ; gain = 777.512 ; free physical = 480 ; free virtual = 3531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:49 ; elapsed = 00:04:14 . Memory (MB): peak = 2812.766 ; gain = 777.512 ; free physical = 469 ; free virtual = 3520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_fpga    | DATAMEM/mem_reg | 1 K x 22(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 1      | 
|top_fpga    | PROGMEM/mem_reg | 8 K x 22(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 5      | 
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance top_digital_inst/DATAMEM/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance top_digital_inst/PROGMEM/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance top_digital_inst/PROGMEM/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance top_digital_inst/PROGMEM/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance top_digital_inst/PROGMEM/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance top_digital_inst/PROGMEM/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance top_digital_inst/PROGMEM/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:01 ; elapsed = 00:04:26 . Memory (MB): peak = 2812.766 ; gain = 777.512 ; free physical = 459 ; free virtual = 3493
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:07 ; elapsed = 00:04:33 . Memory (MB): peak = 2812.766 ; gain = 777.512 ; free physical = 479 ; free virtual = 3505
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:07 ; elapsed = 00:04:33 . Memory (MB): peak = 2812.766 ; gain = 777.512 ; free physical = 479 ; free virtual = 3505
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:10 ; elapsed = 00:04:36 . Memory (MB): peak = 2812.766 ; gain = 777.512 ; free physical = 474 ; free virtual = 3500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:10 ; elapsed = 00:04:36 . Memory (MB): peak = 2812.766 ; gain = 777.512 ; free physical = 474 ; free virtual = 3500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:17 ; elapsed = 00:04:42 . Memory (MB): peak = 2812.766 ; gain = 777.512 ; free physical = 481 ; free virtual = 3507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:17 ; elapsed = 00:04:42 . Memory (MB): peak = 2812.766 ; gain = 777.512 ; free physical = 481 ; free virtual = 3507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |xadc_wiz_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |clk_wiz  |     1|
|2     |xadc_wiz |     1|
|3     |BUFG     |     5|
|4     |CARRY4   |   161|
|5     |DSP48E1  |     1|
|6     |LUT1     |   130|
|7     |LUT2     |   735|
|8     |LUT3     |  1245|
|9     |LUT4     |  1148|
|10    |LUT5     |  1086|
|11    |LUT6     | 12962|
|12    |MUXF7    |  1298|
|13    |MUXF8    |   637|
|14    |RAMB18E1 |     1|
|15    |RAMB36E1 |     6|
|17    |FDCE     |  6376|
|18    |FDPE     |    69|
|19    |FDRE     |   124|
|20    |FDSE     |    26|
|21    |LD       |    34|
|22    |IBUF     |    11|
|23    |OBUF     |     8|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:17 ; elapsed = 00:04:42 . Memory (MB): peak = 2812.766 ; gain = 777.512 ; free physical = 481 ; free virtual = 3507
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:11 ; elapsed = 00:04:37 . Memory (MB): peak = 2812.766 ; gain = 722.684 ; free physical = 532 ; free virtual = 3559
Synthesis Optimization Complete : Time (s): cpu = 00:04:17 ; elapsed = 00:04:43 . Memory (MB): peak = 2812.773 ; gain = 777.512 ; free physical = 532 ; free virtual = 3559
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2812.773 ; gain = 0.000 ; free physical = 602 ; free virtual = 3629
INFO: [Netlist 29-17] Analyzing 2138 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 4 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2812.773 ; gain = 0.000 ; free physical = 557 ; free virtual = 3592
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 34 instances were transformed.
  LD => LDCE: 30 instances
  LD => LDCE (inverted pins: G): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
162 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:32 ; elapsed = 00:05:01 . Memory (MB): peak = 2812.773 ; gain = 777.664 ; free physical = 717 ; free virtual = 3752
INFO: [Common 17-1381] The checkpoint '/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.runs/synth_1/top_fpga.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_fpga_utilization_synth.rpt -pb top_fpga_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 20 22:45:49 2021...
