It is a and gate verilog code
