// SPDX-License-Identifier: GPL-2.0+
/*
 * Copyright 2020 RnD Center "ELVEES", JSC
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 */

#include <linux/init.h>
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/i2c.h>
#include <linux/delay.h>
#include <linux/gpio.h>
#include <linux/of_gpio.h>
#include <linux/v4l2-mediabus.h>
#include <linux/videodev2.h>
#include <linux/time.h>

#include <media/v4l2-ctrls.h>
#include <media/v4l2-subdev.h>

#define OV2718_CHIP_ID 0x2718
#define OV2718_MAX_WIDTH 1920
#define OV2718_MAX_HEIGHT 1080

#define REG_CHIP_SUB_ID		0x300d
#define REG_SFW_CTRL1		0x3012
#define REG_ODP_H_OFFS_L	0x30a9
#define REG_EXPOSURE_HIGH	0x30b6
#define REG_EXPOSURE_LOW	0x30b7
#define REG_ANALOG_GAIN		0x30bb
#define REG_READ_MODE		0x30c0
#define REG_DIG_GAIN_HCG_HIGH	0x315a
#define REG_DIG_GAIN_HCG_LOW	0x315b
#define REG_ISP_SETTING		0x3252
#define REG_RED_GAIN_HCG_HIGH	0x3360
#define REG_RED_GAIN_HCG_LOW	0x3361
#define REG_BLUE_GAIN_HCG_HIGH	0x3366
#define REG_BLUE_GAIN_HCG_LOW	0x3367
#define REG_CHIP_ID_HIGH	0x7a01
#define REG_CHIP_ID_LOW		0x7a02

#define REG_CHIP_SUB_ID_R1	0xf0
#define REG_CHIP_SUB_ID_R2	0xe1

#define REG_AGAIN_LINEAR_EN	0x40
#define REG_RMODE_MIRROR_EN	0x04
#define REG_RMODE_FLIP_EN	0x08
#define REG_CFA_FLIP_EN		0x01
#define REG_H_OFFS_FLIP_EN	0x01
#define REG_STREAMING_EN	0x01

#define OV2718_TABLE_END	0
#define OV2718_TABLE_WAIT_MS	1

struct ov2718_reg {
	u16 addr;
	u8 val;
};

/* Initial settings for registers, revision 1 */
static struct ov2718_reg ov2718_regs_init_r1[] = {
	/* Software Reset */
	{0x3013, 0x01},
	{OV2718_TABLE_WAIT_MS, 10},

	{0x3000, 0x05},  // SCLK PLL pre divider 4
	{0x3001, 0x64},  // SCLK PLL multiplier 100
	{0x3002, 0x07},  // SCLK PLL post divider 8
	{0x3003, 0x01},  // Charge pump current 1 (default)
	{0x3004, 0x06},  // PCLK PLL pre divider 6
	{0x3005, 0x49},  // PCLK PLL Div1 1 73
	{0x3006, 0x00},  // PCLK PLL Div2 0  (default)
	{0x3007, 0x07},  // PCLK PLL post divider 7 (default)
	{0x3008, 0x01},  // Enable PLL2 (default)
	{0x3009, 0x00},  // Disable fractional and SSC modes (default)
	{0x300c, 0x6c},  // SCCB_ID 6c (default)
	{0x300e, 0x80},  // Not documented
	{0x300f, 0x00},  // Not documented
	{0x3012, 0x00},  // Software standby (default)
	{0x3013, 0x00},  // Software reset disable (default)
	{0x3014, 0x84},  // Select PCLK as source for SCLK, use PLL lock from PLLs
	{0x3015, 0x00},  // Not used
	{0x3017, 0x00},  // DSM not used (default)
	{0x3018, 0x00},  // DSM not used (default)
	{0x3019, 0x00},  // DSM not used (default)
	{0x301a, 0x00},  // DSM not used (default)
	{0x301b, 0x01},  // Charge pump current 1 (default)

	/* Not documented */
	{0x301e, 0x10}, {0x301f, 0x5f}, {0x3030, 0x02}, {0x3031, 0x62},
	{0x3032, 0xf0}, {0x3033, 0x30}, {0x3034, 0x34}, {0x3035, 0x51},
	{0x3036, 0x02}, {0x3037, 0x9f}, {0x3038, 0x04}, {0x3039, 0xb7},

	{0x303a, 0x04},  // LCB current level 4 (default)

	/* Not documented */
	{0x303b, 0x07}, {0x303c, 0xf0}, {0x303d, 0x00}, {0x303e, 0x0b},
	{0x303f, 0xe3}, {0x3040, 0xf3}, {0x3041, 0x29}, {0x3042, 0xf6},
	{0x3043, 0x65}, {0x3044, 0x06}, {0x3045, 0x0f}, {0x3046, 0x55},
	{0x3047, 0xf7}, {0x3048, 0x31}, {0x3049, 0x0f}, {0x304a, 0x10},
	{0x304b, 0xc0}, {0x304c, 0x33}, {0x304d, 0xa4}, {0x304e, 0x0b},
	{0x304f, 0x3d}, {0x3050, 0x10}, {0x3060, 0x00}, {0x3061, 0x64},
	{0x3062, 0x00}, {0x3063, 0xe4}, {0x3064, 0x0b}, {0x3065, 0x60},

	{0x3066, 0x80},  // Enable temperature sensor (default)
	{0x3080, 0x00},  // High byte Start Window Column Address (default)
	{0x3081, 0x00},  // Low byte Start Window Column Address (default)
	{0x3082, 0x01},  // High byte End Window Column Address (default)
	{0x3083, 0xe3},  // Low byte End Window Column Address (default)
	{0x3084, 0x06},  // Defined which columns (even or odd) are high and low
	{0x3085, 0x00},  // ASIL analog gain (default)
	{0x3086, 0x10},  // Appertance Range for Measured High Value (default)
	{0x3087, 0x10},  // Appertance Range for Measured Low Value (default)
	{0x3089, 0x00},  // Pointer to Fail to Be Shown, High byte (default)
	{0x308a, 0x01},  // Pointer to Fail to Be Shown, Low byte (default)
	{0x3093, 0x00},  // Failed NR Threshold to Trigger Watchdog Pulse (default)
	{0x30a0, 0x00},  // Crop start address horizontal high byte (default)
	{0x30a1, 0x00},  // Crop start address horizontal low byte (default)
	{0x30a2, 0x00},  // Crop start address vertical high byte (default)
	{0x30a3, 0x00},  // Crop start address vertical low byte (default)
	{0x30a4, 0x07},  // Crop end address horizontal high byte (default)
	{0x30a5, 0x8f},  // Crop end address horizontal low byte (default)
	{0x30a6, 0x04},  // Crop end address vertical high byte (default)
	{0x30a7, 0x47},  // Crop end address vertical low byte (default)
	{0x30a8, 0x00},  // Output data path horizontal offset high byte (default)
	{0x30a9, 0x00},  // Output data path horizontal offset low byte (default)
	{0x30aa, 0x00},  // Output data path vertical offset high byte (default)
	{0x30ab, 0x00},  // Output data path vertical offset low byte (default)
	{0x30ac, 0x07},  // Output data path horizontal size high byte (default)
	{0x30ad, 0x90},  // Output data path horizontal size low byte 1936 (default)
	{0x30ae, 0x04},  // Output data path vertical size high byte (default)
	{0x30af, 0x48},  // Output data path vertical size low byte 1096
	{0x30b0, 0x04},  // HTS high byte
	{0x30b1, 0x7e},  // HTS low byte 1150
	{0x30b2, 0x04},  // VTS high byte (default)
	{0x30b3, 0x65},  // VTS low byte 1125 (default)
	{0x30b4, 0x00},  // Extra Delay for last row high byte (default)
	{0x30b5, 0x00},  // Extra Delay for last row low byte (default)
	{0x30b6, 0x01},  // Frame DCG Exposute time high byte (default)
	{0x30b7, 0x10},  // Frame DCG Exposute time low byte (default)
	{0x30b8, 0x00},  // Not documented
	{0x30b9, 0x02},  // Not documented
	{0x30ba, 0x10},  // Not documented
	{0x30bb, 0x00},  // LCG/HCG analog gain (default)
	{0x30bc, 0x00},  // Delay to VTS (default)
	{0x30bd, 0x03},  // Extra delay reset when used once (default)
	{0x30be, 0x5c},  // Array row address of first active row (default)
	{0x30bf, 0x00},  // Skip row/columns for monochrome (default)
	{0x30c0, 0x00},  // Flip 0, Mirror 0
	{0x30c1, 0x00},  // Show embedde rows 0
	{0x30c2, 0x20},  // Not documented
	{0x30c3, 0x00},  // Not documented
	{0x30c4, 0x4a},  // Not documented
	{0x30c5, 0x00},  // Not documented
	{0x30c7, 0x00},  // tc_r_rst_num high byte (default)
	{0x30c8, 0x00},  // tc_r_rst_num low byte (default)
	{0x30d1, 0x00},  // Enable pattern 0, Enable pulsation of pattern 0
	{0x30d2, 0x00},  // Low pixel value in ASIL pattern (default)
	{0x30d3, 0x80},  // High pixel value in ASIL pattern (default)
	{0x30d4, 0x00},  // Enable/invert column tagger 0 (default)
	{0x30d9, 0x09},  // Pre_precharge enable, number of rows ahead of prechagre 2
	{0x30da, 0x64},  // When DGC Exposure id large then threshold, pre-precharge is disabled (default)

	/* Not documented */
	{0x30dd, 0x00}, {0x30de, 0x16}, {0x30df, 0x00}, {0x30e0, 0x17},
	{0x30e1, 0x00}, {0x30e2, 0x18}, {0x30e3, 0x10},

	{0x30e4, 0x04},  // Number of VFPN rows 4 (default), vfpn_on_dummy_btm 0

	/* Not documented */
	{0x30e5, 0x00}, {0x30e6, 0x00}, {0x30e7, 0x00}, {0x30e8, 0x00},
	{0x30e9, 0x00}, {0x30ea, 0x00}, {0x30eb, 0x00}, {0x30ec, 0x00},
	{0x30ed, 0x00},

	{0x3101, 0x00},  // Expected Sequencer CRC High byte (default)
	{0x3102, 0x00},  // Expected Sequencer CRC Low byte (default)
	{0x3103, 0x00},  // CRC SEQ status (default)

	/* Not documented */
	{0x3104, 0x00}, {0x3105, 0x79}, {0x3106, 0x81}, {0x3107, 0x75},
	{0x3108, 0x80}, {0x3109, 0x6c}, {0x310a, 0x83}, {0x310b, 0x69},
	{0x310c, 0x43}, {0x310d, 0x42},

	{0x310e, 0x00},  // Lock_tc (default)

	/* Not documented */
	{0x3120, 0x00}, {0x3121, 0x00}, {0x3122, 0x00}, {0x3123, 0xf0},
	{0x3124, 0x00}, {0x3125, 0xa0}, {0x3126, 0x3f}, {0x3127, 0x0f},
	{0x3128, 0x00}, {0x3129, 0x3a}, {0x312a, 0x02}, {0x312b, 0x0f},
	{0x312c, 0x00}, {0x312d, 0x0f}, {0x312e, 0x1d}, {0x312f, 0x00},
	{0x3130, 0x00}, {0x3131, 0x00}, {0x3132, 0x00},

	{0x3140, 0x02},  // Enable dithering on unused sub-LSBS of incoming data
	{0x3141, 0x03},  // BLC_SMOOTHING filter coeff alpha 3
	{0x3142, 0x00},  // Signed fractional value for HCG Exposure (default)
	{0x3143, 0x00},  // Signed fractional value for LCG Exposure (default)
	{0x3144, 0x00},  // Not documented
	{0x3145, 0x00},  // Signed offset for adjust for HCG Exposure (default)
	{0x3146, 0x00},  // Signed offset for adjust for LCG Exposure (default)
	{0x3147, 0x00},  // Not documented
	{0x3148, 0x00},  // Manual BLC Override value for HCG Exposure, MSB (default)
	{0x3149, 0x00},  // Manual BLC Override value for HCG Exposure, LSB (default)
	{0x314a, 0x00},  // Manual BLC Override value for LCG Exposure, MSB (default)
	{0x314b, 0x00},  // Manual BLC Override value for LCG Exposure, LSB (default)
	{0x314c, 0x00},  // Not documented
	{0x314d, 0x00},  // Not documented
	{0x314e, 0x1c},  // BLC trigger enable (default)
	{0x314f, 0x02},  // Threshold for BLC trigger for HCG Exposure
	{0x3150, 0x02},  // Threshold for BLC trigger for LCG Exposure
	{0x3151, 0x02},  // Not documented
	{0x3152, 0x10},  // Threshold for BLC hard trigger for HCG Exposure
	{0x3153, 0x10},  // Threshold for BLC hard trigger for LCG Exposure
	{0x3154, 0x10},  // Not documented
	{0x3155, 0x00},  // Gain Threshold for enabling dither (default)
	{0x3156, 0x03},  // Number of frames with continuous update after restart
	{0x3157, 0x00},  // AB mode disable (default)
	{0x3158, 0x0f},  // Max value for BLC Correction, MSB (default)
	{0x3159, 0xff},  // Max value for BLC Correction, LSB (default)
	{0x315a, 0x01},  // Digital Gain for HCG, MSB (default)
	{0x315b, 0x00},  // Digital Gain for HCG, LSB (default)
	{0x315c, 0x01},  // Digital Gain for LCG, MSB (default)
	{0x315d, 0x00},  // Digital Gain for LCG, LSB (default)
	{0x315e, 0x01},  // Not documented
	{0x315f, 0x00},  // Not documented
	{0x3160, 0x00},  // Black level target HCG Exposure high byte
	{0x3161, 0x00},  // Black level target HCG Exposure low byte
	{0x3162, 0x00},  // Black level target LCG Exposure high byte
	{0x3163, 0x00},  // Black level target LCG Exposure low byte
	{0x3164, 0x00},  // Not documented
	{0x3165, 0x40},  // Not documented
	{0x3190, 0x08},  // Linear node enable
	{0x3191, 0x99},  // MIPI interface (default)
	{0x3193, 0x08},  // HTS in PCLKs low byte (for DVP, default)
	{0x3194, 0x13},  // HTS in PCLKs high byte (for DVP, default)
	{0x3195, 0x33},  // VFIFO read level (default)

	/* Not documented */
	{0x3196, 0x00}, {0x3197, 0x10}, {0x3198, 0x00}, {0x3199, 0x7f},
	{0x319a, 0x80}, {0x319b, 0xff}, {0x319c, 0x80}, {0x319d, 0xbf},
	{0x319e, 0xc0}, {0x319f, 0xff},

	{0x31a0, 0x24},  // MIPI format (virtual channel ID)
	{0x31a1, 0x55},  // MIPI dummy data (default)
	{0x31a2, 0x00},  // Format setting (default)
	{0x31a3, 0x00},  // VFIFO manual override (default)
	{0x31a6, 0x00},  // VFIFO CRC Error count threshold (default)
	{0x31a7, 0x00},  // Enable for triggering watchdog pulse (default)
	{0x31b0, 0x00},  // VSync Width by line number high byte (default)
	{0x31b1, 0x00},  // VSync Width by line number low byte (default)
	{0x31b2, 0x02},  // VSync Width by pixel number high byte (default)
	{0x31b3, 0x00},  // VSync Width by pixel number low byte (default)
	{0x31b4, 0x00},  // VSync Delay Count high byte (default)
	{0x31b5, 0x01},  // VSync Delay Count middle byte (default)
	{0x31b6, 0x00},  // VSync Delay Count low byte (default)
	{0x31b7, 0x00},  // Vsync/href/pclk polarity (default)
	{0x31b8, 0x00},  // bit test (default)
	{0x31b9, 0x00},  // bypass sel (default)
	{0x31ba, 0x00},  // Top Sync FIFO Control (default)
	{0x31d0, 0x3c},  // T(clk_post) constant min (default 60 ns)
	{0x31d1, 0x34},  // T(clk_post) UI min (default 52 UIs)
	{0x31d2, 0x3c},  // T(clk_train) constant min (default 60 ns)
	{0x31d3, 0x00},  // T(clk_train) UI min (default 0 UI)
	{0x31d4, 0x2d},  // T(clk_prepare) constant min (default 38 ns)
	{0x31d5, 0x00},  // T(clk_prepare) UI min (default 0 UI)
	{0x31d6, 0x01},  // T(clk_zero) constant min high 2 bits (default)
	{0x31d7, 0x06},  // T(clk_zero) constant min low 8 bits (default)
	{0x31d8, 0x00},  // T(clk_zero) UI min (default 0 UI)
	{0x31d9, 0x64},  // T(hs_exit) constant min (default 100 ns)
	{0x31da, 0x00},  // T(hs_exit) UI min (default 0 UI)
	{0x31db, 0x28},  // T(hs_prepare) constant min 40 ns
	{0x31dc, 0x04},  // T(hs_prepare) UI min  (default 4 UI)
	{0x31dd, 0x69},  // T(hs_zero) constant min (default 105 ns)
	{0x31de, 0x0a},  // T(hs_zero) UI min (default 6 UI)
	{0x31df, 0x3c},  // T(hs_trail) constant min (default 65 ns)
	{0x31e0, 0x04},  // T(hs_trail) UI min (default 4 UI)
	{0x31e1, 0x32},  // T(hs_lpx) constant min (default 50 ns)
	{0x31e2, 0x00},  // T(hs_lpx) UI min (default 0 UI)
	{0x31e3, 0x01},  // MIPI CLK period, low 2 bits
	{0x31e4, 0x0d},  // MIPI CLK period, high 8 bits 29 ns
	{0x31e5, 0x81},  // MIPI LANE Control 0
	{0x31e6, 0x00},  // MIPI long packet manual (default)
	{0x31e7, 0x2c},  // Virtual channel 0, data type for data path
	{0x31e8, 0x6c},  // Virtual channel 1 (default)
	{0x31e9, 0xac},  // Virtual channel 2 (default)
	{0x31ea, 0xec},  // Virtual channel 3 (default)
	{0x31eb, 0x3f},  // Use embedde data type 0
	{0x31ec, 0x0f},  // Channel 0 width high (default)
	{0x31ed, 0x20},  // Channel 0 width low (default)
	{0x31ee, 0x04},  // Channel 0 height high (default)
	{0x31ef, 0x48},  // Channel 0 height low (default)
	{0x31f0, 0x07},  // Channel 1 width high (default)
	{0x31f1, 0x90},  // Channel 1 width low (default)
	{0x31f2, 0x04},  // Channel 1 height high (default)
	{0x31f3, 0x48},  // Channel 1 height low (default)
	{0x31f4, 0x07},  // Channel 2 width high (default)
	{0x31f5, 0x90},  // Channel 2 width low (default)
	{0x31f6, 0x04},  // Channel 2 height high (default)
	{0x31f7, 0x48},  // Channel 2 height low (default)
	{0x31f8, 0x07},  // Channel 3 width high (default)
	{0x31f9, 0x90},  // Channel 3 width low (default)
	{0x31fa, 0x04},  // Channel 3 height high (default
	{0x31fb, 0x48},  // Channel 3 height low (default)
	{0x31fd, 0xcb},  // MIPI LANE control 1 (default)
	{0x31fe, 0x0f},  // MIPI LANE control 2 (default)
	{0x31ff, 0x03},  // MIPI LANE control 3 (default)
	{0x3200, 0x00},  // MIPI test mode (default)
	{0x3201, 0xff},  // Manual test data for MIPI (default)
	{0x3202, 0x00},  // MIPI test config (default)
	{0x3203, 0xff},  // MAX frame counter channel 0 high (default)
	{0x3204, 0xff},  // MAX frame counter channel 0 low (default)
	{0x3205, 0xff},  // MAX frame counter channel 1 high (default)
	{0x3206, 0xff},  // MAX frame counter channel 1 low (default)
	{0x3207, 0xff},  // MAX frame counter channel 2 high (default)
	{0x3208, 0xff},  // MAX frame counter channel 2 low (default)
	{0x3209, 0xff},  // MAX frame counter channel 3 high (default)
	{0x320a, 0xff},  // MAX frame counter channel 3 low (default)
	{0x320b, 0x1b},  // YUV222 data type 12 bit (default)
	{0x320c, 0x1f},  // YUV222 data type 10 bit (default)
	{0x320d, 0x1e},  // YUV222 data type 8 bit (default)
	{0x320e, 0x30},  // RAW16 data type (default)
	{0x320f, 0x2d},  // RAW14 data type (default)
	{0x3210, 0x2c},  // RAW12 data type (default)
	{0x3211, 0x2b},  // RAW10 data type (default)
	{0x3212, 0x2a},  // RAW8 data type (default)
	{0x3213, 0x24},  // RGB888 data type (default)
	{0x3214, 0x22},  // RGB565 data type (default)
	{0x3215, 0x00},  // Data sequence control (default)
	{0x3216, 0x04},  // LP delay (default)
	{0x3217, 0x2c},  // MIPI data_ID Tag VC0
	{0x3218, 0x6c},  // MIPI data_ID Tag VC1 (default)
	{0x3219, 0xac},  // MIPI data_ID Tag VC2 (default)
	{0x321a, 0xec},  // MIPI data_ID Tag VC3 (default)
	{0x321b, 0x00},  // Use VFIFO type
	{0x3230, 0x3a},  // LVDS_R0
	{0x3231, 0x00},  // LVDS_R2 (default)
	{0x3232, 0x80},  // LVDS_R3 (default)
	{0x3233, 0x00},  // LVDS_R4 (default)
	{0x3234, 0x10},  // LVDS_R5 (default)
	{0x3235, 0xaa},  // LVDS_R6 (default)
	{0x3236, 0x55},  // LVDS_R7 (default)
	{0x3237, 0x99},  // LVDS_R8 (default)
	{0x3238, 0x66},  // LVDS_R9 (default)
	{0x3239, 0x08},  // LVDS_RA (default)
	{0x323a, 0x88},  // LVDS_RB (default)
	{0x323b, 0x00},  // LVDS_RC (default)
	{0x323c, 0x00},  // LVDS_RD (default)
	{0x323d, 0x03},  // LVDS LANE number (default)
	{0x3250, 0x33},  // ISP DPC conf 1 (default)
	{0x3251, 0x00},  // ISP DPC spare (default)
	{0x3252, 0x20},  // vsync_in_sel: black_row_end (default)
	{0x3253, 0x00},  // PreISP control0 (default)
	{0x3254, 0x00},  // Not documented
	{0x3255, 0x01},  // PreISP control2 (default)
	{0x3256, 0x00},  // Not documented
	{0x3257, 0x00},  // default
	{0x3258, 0x00},  // Not documented
	{0x3270, 0x01},  // default
	{0x3271, 0x60},  // default
	{0x3272, 0xc0},  // default
	{0x3273, 0x00},  // default
	{0x3274, 0x80},  // default
	{0x3275, 0x40},  // Minimum number of pixel per bin x 32

	/* Default */
	{0x3276, 0x02}, {0x3277, 0x08}, {0x3278, 0x10}, {0x3279, 0x04},
	{0x327a, 0x00}, {0x327b, 0x03}, {0x327c, 0x10}, {0x327d, 0x60},
	{0x327e, 0xc0},

	{0x327f, 0x06},  // Minimum bin distance for statistic

	/* Not documented or default */
	{0x3288, 0x10}, {0x3289, 0x00}, {0x328a, 0x08}, {0x328b, 0x00},
	{0x328c, 0x04}, {0x328d, 0x00}, {0x328e, 0x02}, {0x328f, 0x00},
	{0x3290, 0x20}, {0x3291, 0x00}, {0x3292, 0x10}, {0x3293, 0x00},
	{0x3294, 0x08}, {0x3295, 0x00}, {0x3296, 0x04}, {0x3297, 0x00},
	{0x3298, 0x40}, {0x3299, 0x00}, {0x329a, 0x20}, {0x329b, 0x00},
	{0x329c, 0x10}, {0x329d, 0x00}, {0x329e, 0x08}, {0x329f, 0x00},
	{0x32a0, 0x7f}, {0x32a1, 0xff}, {0x32a2, 0x40}, {0x32a3, 0x00},
	{0x32a4, 0x20}, {0x32a5, 0x00}, {0x32a6, 0x10}, {0x32a7, 0x00},
	{0x32a8, 0x00}, {0x32a9, 0x00}, {0x32aa, 0x00}, {0x32ab, 0x00},
	{0x32ac, 0x00}, {0x32ad, 0x00}, {0x32ae, 0x00}, {0x32af, 0x00},
	{0x32b0, 0x00}, {0x32b1, 0x00}, {0x32b2, 0x00}, {0x32b3, 0x00},
	{0x32b4, 0x00}, {0x32b5, 0x00}, {0x32b6, 0x00}, {0x32b7, 0x00},
	{0x32b8, 0x00}, {0x32b9, 0x00}, {0x32ba, 0x00}, {0x32bb, 0x00},
	{0x32bc, 0x00}, {0x32bd, 0x00}, {0x32be, 0x00}, {0x32bf, 0x00},
	{0x32c0, 0x00}, {0x32c1, 0x00}, {0x32c2, 0x00}, {0x32c3, 0x00},
	{0x32c4, 0x00}, {0x32c5, 0x00}, {0x32c6, 0x00}, {0x32c7, 0x00},
	{0x32c8, 0x87}, {0x32c9, 0x00}, {0x3330, 0x03}, {0x3331, 0xc8},
	{0x3332, 0x02}, {0x3333, 0x24}, {0x3334, 0x00}, {0x3335, 0x00},
	{0x3336, 0x00}, {0x3337, 0x00}, {0x3338, 0x03}, {0x3339, 0xc8},
	{0x333a, 0x02}, {0x333b, 0x24}, {0x333c, 0x00}, {0x333d, 0x00},
	{0x333e, 0x00}, {0x333f, 0x00}, {0x3340, 0x03}, {0x3341, 0xc8},
	{0x3342, 0x02}, {0x3343, 0x24}, {0x3344, 0x00}, {0x3345, 0x00},
	{0x3346, 0x00}, {0x3347, 0x00}, {0x3348, 0x40}, {0x3349, 0x00},
	{0x334a, 0x00}, {0x334b, 0x00}, {0x334c, 0x00}, {0x334d, 0x00},
	{0x334e, 0x80}, {0x3360, 0x01}, {0x3361, 0x00}, {0x3362, 0x01},
	{0x3363, 0x00}, {0x3364, 0x01}, {0x3365, 0x00}, {0x3366, 0x01},
	{0x3367, 0x00}, {0x3368, 0x01}, {0x3369, 0x00}, {0x336a, 0x01},
	{0x336b, 0x00}, {0x336c, 0x01}, {0x336d, 0x00}, {0x336e, 0x01},
	{0x336f, 0x00}, {0x3370, 0x01}, {0x3371, 0x00}, {0x3372, 0x01},
	{0x3373, 0x00}, {0x3374, 0x01}, {0x3375, 0x00}, {0x3376, 0x01},
	{0x3377, 0x00}, {0x3378, 0x00}, {0x3379, 0x00}, {0x337a, 0x00},
	{0x337b, 0x00}, {0x337c, 0x00}, {0x337d, 0x00}, {0x337e, 0x00},
	{0x337f, 0x00}, {0x3380, 0x00}, {0x3381, 0x00}, {0x3382, 0x00},
	{0x3383, 0x00}, {0x3384, 0x00}, {0x3385, 0x00}, {0x3386, 0x00},
	{0x3387, 0x00}, {0x3388, 0x00}, {0x3389, 0x00}, {0x338a, 0x00},
	{0x338b, 0x00}, {0x338c, 0x00}, {0x338d, 0x00}, {0x338e, 0x00},
	{0x338f, 0x00}, {0x3390, 0x00}, {0x3391, 0x00}, {0x3392, 0x00},
	{0x3393, 0x00}, {0x3394, 0x00}, {0x3395, 0x00}, {0x3396, 0x00},
	{0x3397, 0x00}, {0x3398, 0x00}, {0x3399, 0x00}, {0x339a, 0x00},
	{0x339b, 0x00}, {0x33b0, 0x00}, {0x33b1, 0x50}, {0x33b2, 0x01},
	{0x33b3, 0xff}, {0x33b4, 0xe0}, {0x33b5, 0x6b}, {0x33b6, 0x00},
	{0x33b7, 0x00}, {0x33b8, 0x00}, {0x33b9, 0x00}, {0x33ba, 0x02},
	{0x33bb, 0x08}, {0x33bc, 0x01}, {0x33bd, 0x01}, {0x33be, 0x01},
	{0x33bf, 0x01}, {0x33c0, 0x00}, {0x33c1, 0x00}, {0x33c2, 0x00},
	{0x33c3, 0x00}, {0x33e0, 0x14}, {0x33e1, 0x0f}, {0x33e2, 0x04},
	{0x33e3, 0x02}, {0x33e4, 0x01}, {0x33e5, 0x01}, {0x33e6, 0x00},
	{0x33e7, 0x04}, {0x33e8, 0x0c}, {0x33e9, 0x00}, {0x33ea, 0x01},
	{0x33eb, 0x02}, {0x33ec, 0x03}, {0x33ed, 0x02}, {0x33ee, 0x05},
	{0x33ef, 0x0a}, {0x33f0, 0x08}, {0x33f1, 0x04}, {0x33f2, 0x04},
	{0x33f3, 0x00}, {0x33f4, 0x03}, {0x33f5, 0x14}, {0x33f6, 0x0f},

	{0x33f7, 0x02},  // White threshold list0: Threshold for white pixel detection in manual mode
	{0x33f8, 0x01},  // White threshold list1

	/* Default */
	{0x33f9, 0x01}, {0x33fa, 0x01}, {0x33fb, 0x00}, {0x33fc, 0x04},
	{0x33fd, 0x0c}, {0x33fe, 0x00}, {0x33ff, 0x01}, {0x3400, 0x02},
	{0x3401, 0x03},

	{0x3402, 0x01},  // Gain list 0
	{0x3403, 0x02},  // Gain list 1
	{0x3404, 0x08},  // Gain list 2

	/* Default */
	{0x3405, 0x08}, {0x3406, 0x04}, {0x3407, 0x04}, {0x3408, 0x00},
	{0x3409, 0x03}, {0x340a, 0x14}, {0x340b, 0x0f}, {0x340c, 0x04},
	{0x340d, 0x02}, {0x340e, 0x01}, {0x340f, 0x01}, {0x3410, 0x00},
	{0x3411, 0x04}, {0x3412, 0x0c}, {0x3413, 0x00}, {0x3414, 0x01},
	{0x3415, 0x02}, {0x3416, 0x03},

	{0x3417, 0x02},  // Gain list 0
	{0x3418, 0x05},  // Gain list 1
	{0x3419, 0x0a},  // Gain list 2

	/* Default */
	{0x341a, 0x08}, {0x341b, 0x04}, {0x341c, 0x04}, {0x341d, 0x00},
	{0x341e, 0x03}, {0x3440, 0x00}, {0x3441, 0x00}, {0x3442, 0x00},
	{0x3443, 0x00}, {0x3444, 0x02}, {0x3445, 0xf0}, {0x3446, 0x02},
	{0x3447, 0x08}, {0x3448, 0x00}, {0x3460, 0x40}, {0x3461, 0x40},
	{0x3462, 0x40}, {0x3463, 0x40}, {0x3464, 0x03}, {0x3465, 0x01},
	{0x3466, 0x01}, {0x3467, 0x02}, {0x3468, 0x30}, {0x3469, 0x00},

	{0x346a, 0x33},  // High address for last embedded data range 0
	{0x346b, 0xbf},  // Low address for last embedded data range 0
	{0x3480, 0x40},  // pgm_vcm 4

	/* Not documented or default */
	{0x3481, 0x00}, {0x3482, 0x00}, {0x3483, 0x00}, {0x3484, 0x07},
	{0x3485, 0x00}, {0x3486, 0x00}, {0x3487, 0x00}, {0x3488, 0x00},
	{0x3489, 0x00}, {0x348a, 0x00}, {0x348b, 0x04}, {0x348c, 0x00},
	{0x348d, 0x01}, {0x348f, 0x01}, {0x7000, 0x1a}, {0x7001, 0xc1},
	{0x7002, 0x02}, {0x7003, 0xda}, {0x7004, 0xbd}, {0x7005, 0x03},
	{0x7006, 0xbd}, {0x7007, 0x06}, {0x7008, 0xe6}, {0x7009, 0xec},
	{0x700a, 0x19}, {0x700b, 0xc2}, {0x700c, 0x0a}, {0x700d, 0xbc},
	{0x700e, 0xf0}, {0x700f, 0xbc}, {0x7010, 0xf0}, {0x7011, 0x00},
	{0x7012, 0xc0}, {0x7013, 0x0c}, {0x7014, 0xbc}, {0x7015, 0x8c},
	{0x7016, 0xbc}, {0x7017, 0x14}, {0x7018, 0xda}, {0x7019, 0x76},
	{0x701a, 0xb6}, {0x701b, 0xee}, {0x701c, 0xcf}, {0x701d, 0xac},
	{0x701e, 0xd0}, {0x701f, 0xac}, {0x7020, 0xd1}, {0x7021, 0x50},
	{0x7022, 0xac}, {0x7023, 0xd2}, {0x7024, 0xbc}, {0x7025, 0x2e},
	{0x7026, 0xb4}, {0x7027, 0x00}, {0x7028, 0xdc}, {0x7029, 0xdf},
	{0x702a, 0xb0}, {0x702b, 0x6e}, {0x702c, 0xbd}, {0x702d, 0x01},
	{0x702e, 0xd7}, {0x702f, 0xed}, {0x7030, 0xe1}, {0x7031, 0x36},
	{0x7032, 0x30}, {0x7033, 0xd3}, {0x7034, 0x2e}, {0x7035, 0x54},
	{0x7036, 0x46}, {0x7037, 0xbc}, {0x7038, 0x22}, {0x7039, 0x66},
	{0x703a, 0xbc}, {0x703b, 0x24}, {0x703c, 0x2c}, {0x703d, 0x28},
	{0x703e, 0xbc}, {0x703f, 0x3c}, {0x7040, 0xa1}, {0x7041, 0xac},
	{0x7042, 0xd8}, {0x7043, 0xd6}, {0x7044, 0xb4}, {0x7045, 0x04},
	{0x7046, 0x46}, {0x7047, 0xb7}, {0x7048, 0x00}, {0x7049, 0xbe},
	{0x704a, 0x08}, {0x704b, 0xc3}, {0x704c, 0xd7}, {0x704d, 0xad},
	{0x704e, 0xc3}, {0x704f, 0xbc}, {0x7050, 0x19}, {0x7051, 0xc1},
	{0x7052, 0x2a}, {0x7053, 0xe7}, {0x7054, 0x50}, {0x7055, 0x20},
	{0x7056, 0xb8}, {0x7057, 0x02}, {0x7058, 0xbc}, {0x7059, 0x17},
	{0x705a, 0xdb}, {0x705b, 0xc7}, {0x705c, 0xb8}, {0x705d, 0x00},
	{0x705e, 0x28}, {0x705f, 0x54}, {0x7060, 0xb4}, {0x7061, 0x14},
	{0x7062, 0xab}, {0x7063, 0xbe}, {0x7064, 0x06}, {0x7065, 0xd8},
	{0x7066, 0xd6}, {0x7067, 0x00}, {0x7068, 0xb4}, {0x7069, 0xbc},
	{0x706a, 0xb9}, {0x706b, 0x64}, {0x706c, 0xbc}, {0x706d, 0x16},
	{0x706e, 0x62}, {0x706f, 0x05}, {0x7070, 0xee}, {0x7071, 0xe6},
	{0x7072, 0xb9}, {0x7073, 0x05}, {0x7074, 0xad}, {0x7075, 0xb4},
	{0x7076, 0x25}, {0x7077, 0x19}, {0x7078, 0xc1}, {0x7079, 0x3f},
	{0x707a, 0xc3}, {0x707b, 0xaf}, {0x707c, 0xc0}, {0x707d, 0x41},
	{0x707e, 0xc3}, {0x707f, 0xbe}, {0x7080, 0xe7}, {0x7081, 0x00},
	{0x7082, 0x15}, {0x7083, 0xc2}, {0x7084, 0x45}, {0x7085, 0xc3},
	{0x7086, 0xa6}, {0x7087, 0xc0}, {0x7088, 0x41}, {0x7089, 0x00},
	{0x708a, 0x00}, {0x708b, 0x00}, {0x708c, 0xb9}, {0x708d, 0x64},
	{0x708e, 0x29}, {0x708f, 0x00}, {0x7090, 0xb8}, {0x7091, 0x12},
	{0x7092, 0xbe}, {0x7093, 0x01}, {0x7094, 0xd0}, {0x7095, 0xbc},
	{0x7096, 0x01}, {0x7097, 0xac}, {0x7098, 0x37}, {0x7099, 0xd2},
	{0x709a, 0xac}, {0x709b, 0xad}, {0x709c, 0x28}, {0x709d, 0x00},
	{0x709e, 0xb8}, {0x709f, 0x00}, {0x70a0, 0xbc}, {0x70a1, 0x01},
	{0x70a2, 0x36}, {0x70a3, 0xd3}, {0x70a4, 0x30}, {0x70a5, 0x04},
	{0x70a6, 0xe0}, {0x70a7, 0xd8}, {0x70a8, 0xb4}, {0x70a9, 0xcd},
	{0x70aa, 0x45}, {0x70ab, 0x00}, {0x70ac, 0xbe}, {0x70ad, 0x05},
	{0x70ae, 0xbc}, {0x70af, 0x1e}, {0x70b0, 0x62}, {0x70b1, 0x07},
	{0x70b2, 0xb9}, {0x70b3, 0x05}, {0x70b4, 0xad}, {0x70b5, 0xc3},
	{0x70b6, 0xcd}, {0x70b7, 0x00}, {0x70b8, 0x15}, {0x70b9, 0xc2},
	{0x70ba, 0x60}, {0x70bb, 0xc3}, {0x70bc, 0xc9}, {0x70bd, 0xc0},
	{0x70be, 0x5c}, {0x70bf, 0x00}, {0x70c0, 0x46}, {0x70c1, 0x00},
	{0x70c2, 0x00}, {0x70c3, 0xa1}, {0x70c4, 0xb9}, {0x70c5, 0x64},
	{0x70c6, 0x29}, {0x70c7, 0x00}, {0x70c8, 0xb8}, {0x70c9, 0x02},
	{0x70ca, 0xbe}, {0x70cb, 0x02}, {0x70cc, 0xd0}, {0x70cd, 0xdc},
	{0x70ce, 0xac}, {0x70cf, 0xbc}, {0x70d0, 0x01}, {0x70d1, 0x37},
	{0x70d2, 0xac}, {0x70d3, 0xd2}, {0x70d4, 0xad}, {0x70d5, 0x28},
	{0x70d6, 0x00}, {0x70d7, 0xb8}, {0x70d8, 0x00}, {0x70d9, 0xbc},
	{0x70da, 0x01}, {0x70db, 0x36}, {0x70dc, 0x30}, {0x70dd, 0xe0},
	{0x70de, 0xd8}, {0x70df, 0xb5}, {0x70e0, 0x06}, {0x70e1, 0x45},
	{0x70e2, 0xd6}, {0x70e3, 0xbe}, {0x70e4, 0x07}, {0x70e5, 0x00},
	{0x70e6, 0x62}, {0x70e7, 0x07}, {0x70e8, 0xb9}, {0x70e9, 0x05},
	{0x70ea, 0xad}, {0x70eb, 0xc3}, {0x70ec, 0xcd}, {0x70ed, 0x46},
	{0x70ee, 0xcd}, {0x70ef, 0x07}, {0x70f0, 0xcd}, {0x70f1, 0x00},
	{0x70f2, 0xe3}, {0x70f3, 0x18}, {0x70f4, 0xc2}, {0x70f5, 0xa9},
	{0x70f6, 0xb9}, {0x70f7, 0x64}, {0x70f8, 0xd1}, {0x70f9, 0x50},
	{0x70fa, 0xdd}, {0x70fb, 0xac}, {0x70fc, 0xcf}, {0x70fd, 0xdf},
	{0x70fe, 0xb6}, {0x70ff, 0xee}, {0x7100, 0xbc}, {0x7101, 0x13},
	{0x7102, 0xe1}, {0x7103, 0x36}, {0x7104, 0x30}, {0x7105, 0xd3},
	{0x7106, 0x2e}, {0x7107, 0x54}, {0x7108, 0xbc}, {0x7109, 0x32},
	{0x710a, 0x2c}, {0x710b, 0x50}, {0x710c, 0x20}, {0x710d, 0x04},
	{0x710e, 0xb8}, {0x710f, 0x02}, {0x7110, 0xbc}, {0x7111, 0x18},
	{0x7112, 0xc7}, {0x7113, 0xb8}, {0x7114, 0x00}, {0x7115, 0x28},
	{0x7116, 0x54}, {0x7117, 0xb4}, {0x7118, 0xbf}, {0x7119, 0x46},
	{0x711a, 0xbe}, {0x711b, 0x04}, {0x711c, 0xd6}, {0x711d, 0xd8},
	{0x711e, 0xab}, {0x711f, 0x00}, {0x7120, 0x62}, {0x7121, 0x07},
	{0x7122, 0xb9}, {0x7123, 0x05}, {0x7124, 0xad}, {0x7125, 0xc3},
	{0x7126, 0xad}, {0x7127, 0xb9}, {0x7128, 0x64}, {0x7129, 0x29},
	{0x712a, 0x00}, {0x712b, 0xb8}, {0x712c, 0x02}, {0x712d, 0xbe},
	{0x712e, 0x00}, {0x712f, 0xad}, {0x7130, 0xe2}, {0x7131, 0x28},
	{0x7132, 0x00}, {0x7133, 0xb8}, {0x7134, 0x00}, {0x7135, 0xe6},
	{0x7136, 0xbd}, {0x7137, 0x03}, {0x7138, 0xec}, {0x7139, 0xe0},
	{0x713a, 0xd8}, {0x713b, 0xb4}, {0x713c, 0xcd}, {0x713d, 0x45},
	{0x713e, 0xbe}, {0x713f, 0x03}, {0x7140, 0x00}, {0x7141, 0x30},
	{0x7142, 0xbc}, {0x7143, 0x1c}, {0x7144, 0x62}, {0x7145, 0x07},
	{0x7146, 0xb9}, {0x7147, 0x05}, {0x7148, 0xad}, {0x7149, 0xc3},
	{0x714a, 0xcd}, {0x714b, 0x42}, {0x714c, 0xe4}, {0x714d, 0xcd},
	{0x714e, 0x07}, {0x714f, 0xcd}, {0x7150, 0x00}, {0x7151, 0x00},
	{0x7152, 0x17}, {0x7153, 0xc2}, {0x7154, 0xc2}, {0x7155, 0xde},
	{0x7156, 0xcf}, {0x7157, 0xdf}, {0x7158, 0xac}, {0x7159, 0xd1},
	{0x715a, 0x44}, {0x715b, 0xac}, {0x715c, 0xb9}, {0x715d, 0x76},
	{0x715e, 0xb8}, {0x715f, 0x08}, {0x7160, 0xb6}, {0x7161, 0xfe},
	{0x7162, 0xb4}, {0x7163, 0xbf}, {0x7164, 0xd6}, {0x7165, 0xd8},
	{0x7166, 0xab}, {0x7167, 0x00}, {0x7168, 0xe1}, {0x7169, 0x36},
	{0x716a, 0x30}, {0x716b, 0xd3}, {0x716c, 0xbc}, {0x716d, 0x29},
	{0x716e, 0xb4}, {0x716f, 0x1d}, {0x7170, 0xaa}, {0x7171, 0xbd},
	{0x7172, 0x01}, {0x7173, 0xb8}, {0x7174, 0x0c}, {0x7175, 0x45},
	{0x7176, 0xe6}, {0x7177, 0xbd}, {0x7178, 0x03}, {0x7179, 0xec},
	{0x717a, 0xbc}, {0x717b, 0x3d}, {0x717c, 0xc3}, {0x717d, 0xcd},
	{0x717e, 0x42}, {0x717f, 0xb8}, {0x7180, 0x00}, {0x7181, 0xe4},
	{0x7182, 0xd5}, {0x7183, 0x00}, {0x7184, 0xb6}, {0x7185, 0x00},
	{0x7186, 0xbd}, {0x7187, 0x03}, {0x7188, 0xb5}, {0x7189, 0x4b},
	{0x718a, 0x40}, {0x718b, 0x58}, {0x718c, 0x6a}, {0x718d, 0xdd},
	{0x718e, 0x19}, {0x718f, 0xc1}, {0x7190, 0xc9}, {0x7191, 0xe8},
	{0x7192, 0xbc}, {0x7193, 0x19}, {0x7194, 0xb9}, {0x7195, 0xf6},
	{0x7196, 0x14}, {0x7197, 0xc1}, {0x7198, 0xd1}, {0x7199, 0xd1},
	{0x719a, 0xac}, {0x719b, 0x37}, {0x719c, 0xbc}, {0x719d, 0x35},
	{0x719e, 0x36}, {0x719f, 0x30}, {0x71a0, 0xe1}, {0x71a1, 0xd3},
	{0x71a2, 0x7a}, {0x71a3, 0xb6}, {0x71a4, 0x0c}, {0x71a5, 0xff},
	{0x71a6, 0xb4}, {0x71a7, 0xbc}, {0x71a8, 0xd9}, {0x71a9, 0x00},
	{0x71aa, 0x56}, {0x71ab, 0xc0}, {0x71ac, 0xda}, {0x71ad, 0xb4},
	{0x71ae, 0x1d}, {0x71af, 0x56}, {0x71b0, 0xaa}, {0x71b1, 0xbc},
	{0x71b2, 0x08}, {0x71b3, 0x00}, {0x71b4, 0x57}, {0x71b5, 0xe8},
	{0x71b6, 0xb5}, {0x71b7, 0x48}, {0x71b8, 0x00}, {0x71b9, 0x54},
	{0x71ba, 0xe7}, {0x71bb, 0xc8}, {0x71bc, 0xb4}, {0x71bd, 0x1d},
	{0x71be, 0x56}, {0x71bf, 0xaa}, {0x71c0, 0xbc}, {0x71c1, 0x08},
	{0x71c2, 0x57}, {0x71c3, 0x00}, {0x71c4, 0xb5}, {0x71c5, 0x48},
	{0x71c6, 0x00}, {0x71c7, 0x54}, {0x71c8, 0xc8}, {0x71c9, 0xb5},
	{0x71ca, 0x14}, {0x71cb, 0xd9}, {0x71cc, 0x00}, {0x71cd, 0x56},
	{0x71ce, 0x08}, {0x71cf, 0x57}, {0x71d0, 0xe8}, {0x71d1, 0xb4},
	{0x71d2, 0x44}, {0x71d3, 0x00}, {0x71d4, 0x54}, {0x71d5, 0xe7},
	{0x71d6, 0xc8}, {0x71d7, 0xab}, {0x71d8, 0x00}, {0x71d9, 0x66},
	{0x71da, 0x62}, {0x71db, 0x06}, {0x71dc, 0x74}, {0x71dd, 0xb9},
	{0x71de, 0x05}, {0x71df, 0xb7}, {0x71e0, 0x10}, {0x71e1, 0x0e},
	{0x71e2, 0xb7}, {0x71e3, 0x04}, {0x71e4, 0xc8}, {0x7600, 0x04},
	{0x7601, 0x80}, {0x7602, 0x07}, {0x7603, 0x44}, {0x7604, 0x05},
	{0x7605, 0x33}, {0x7606, 0x0f}, {0x7607, 0x00}, {0x7608, 0x07},
	{0x7609, 0x40}, {0x760a, 0x04}, {0x760b, 0xe5}, {0x760c, 0x06},
	{0x760d, 0x50}, {0x760e, 0x04}, {0x760f, 0xe4}, {0x7610, 0x00},
	{0x7611, 0x00}, {0x7612, 0x06}, {0x7613, 0x5c}, {0x7614, 0x00},
	{0x7615, 0x0f}, {0x7616, 0x06}, {0x7617, 0x1c}, {0x7618, 0x00},
	{0x7619, 0x02}, {0x761a, 0x06}, {0x761b, 0xa0}, {0x761c, 0x00},
	{0x761d, 0x01}, {0x761e, 0x06}, {0x761f, 0xac}, {0x7620, 0x00},
	{0x7621, 0x0f}, {0x7622, 0x05}, {0x7623, 0x30}, {0x7624, 0x07},
	{0x7625, 0x00}, {0x7626, 0x0f}, {0x7627, 0x00}, {0x7628, 0x04},
	{0x7629, 0xe5}, {0x762a, 0x05}, {0x762b, 0x33}, {0x762c, 0x06},
	{0x762d, 0x50}, {0x762e, 0x00}, {0x762f, 0x01}, {0x7630, 0x06},
	{0x7631, 0x5c}, {0x7632, 0x04}, {0x7633, 0xe4}, {0x7634, 0x00},
	{0x7635, 0x0e}, {0x7636, 0x05}, {0x7637, 0x30}, {0x7638, 0x0f},
	{0x7639, 0x00}, {0x763a, 0x06}, {0x763b, 0x24}, {0x763c, 0x00},
	{0x763d, 0x03}, {0x763e, 0x05}, {0x763f, 0x33}, {0x7640, 0x07},
	{0x7641, 0x02}, {0x7642, 0x06}, {0x7643, 0x24}, {0x7644, 0x00},
	{0x7645, 0x01}, {0x7646, 0x06}, {0x7647, 0x20}, {0x7648, 0x0f},
	{0x7649, 0x00}, {0x764a, 0x06}, {0x764b, 0x14}, {0x764c, 0x00},
	{0x764d, 0x03}, {0x764e, 0x05}, {0x764f, 0x33}, {0x7650, 0x07},
	{0x7651, 0x02}, {0x7652, 0x06}, {0x7653, 0x14}, {0x7654, 0x00},
	{0x7655, 0x01}, {0x7656, 0x06}, {0x7657, 0x10}, {0x7658, 0x0f},
	{0x7659, 0x00}, {0x765a, 0x06}, {0x765b, 0x10}, {0x765c, 0x0f},
	{0x765d, 0x00}, {0x765e, 0x06}, {0x765f, 0x20}, {0x7660, 0x0f},
	{0x7661, 0x00}, {0x7662, 0x00}, {0x7663, 0x00}, {0x7664, 0x00},
	{0x7665, 0x02}, {0x7666, 0x04}, {0x7667, 0xe5}, {0x7668, 0x04},
	{0x7669, 0xe4}, {0x766a, 0x0f}, {0x766b, 0x00}, {0x766c, 0x00},
	{0x766d, 0x00}, {0x766e, 0x00}, {0x766f, 0x02}, {0x7670, 0x04},
	{0x7671, 0xe5}, {0x7672, 0x04}, {0x7673, 0xe4}, {0x7674, 0x0f},
	{0x7675, 0x00}, {0x7676, 0x00}, {0x7677, 0x02}, {0x7678, 0x04},
	{0x7679, 0xe4}, {0x767a, 0x00}, {0x767b, 0x02}, {0x767c, 0x04},
	{0x767d, 0xc4}, {0x767e, 0x00}, {0x767f, 0x04}, {0x7680, 0x04},
	{0x7681, 0xc4}, {0x7682, 0x05}, {0x7683, 0x83}, {0x7684, 0x07},
	{0x7685, 0x02}, {0x7686, 0x0f}, {0x7687, 0x00}, {0x7688, 0x00},
	{0x7689, 0x02}, {0x768a, 0x04}, {0x768b, 0xe4}, {0x768c, 0x00},
	{0x768d, 0x02}, {0x768e, 0x04}, {0x768f, 0xc4}, {0x7690, 0x00},
	{0x7691, 0x04}, {0x7692, 0x04}, {0x7693, 0xc4}, {0x7694, 0x05},
	{0x7695, 0x83}, {0x7696, 0x07}, {0x7697, 0x02}, {0x7698, 0x03},
	{0x7699, 0x0b}, {0x769a, 0x05}, {0x769b, 0x83}, {0x769c, 0x00},
	{0x769d, 0x08}, {0x769e, 0x05}, {0x769f, 0x03}, {0x76a0, 0x05},
	{0x76a1, 0x32}, {0x76a2, 0x00}, {0x76a3, 0x00}, {0x76a4, 0x05},
	{0x76a5, 0x70}, {0x76a6, 0x00}, {0x76a7, 0x01}, {0x76a8, 0x05},
	{0x76a9, 0x74}, {0x76aa, 0x03}, {0x76ab, 0x9a}, {0x76ac, 0x05},
	{0x76ad, 0x83}, {0x76ae, 0x00}, {0x76af, 0x05}, {0x76b0, 0x05},
	{0x76b1, 0x03}, {0x76b2, 0x05}, {0x76b3, 0x32}, {0x76b4, 0x00},
	{0x76b5, 0x00}, {0x76b6, 0x05}, {0x76b7, 0x70}, {0x76b8, 0x00},
	{0x76b9, 0x01}, {0x76ba, 0x05}, {0x76bb, 0x74}, {0x76bc, 0x03},
	{0x76bd, 0x99}, {0x76be, 0x05}, {0x76bf, 0x83}, {0x76c0, 0x00},
	{0x76c1, 0x03}, {0x76c2, 0x05}, {0x76c3, 0x03}, {0x76c4, 0x05},
	{0x76c5, 0x32}, {0x76c6, 0x00}, {0x76c7, 0x00}, {0x76c8, 0x05},
	{0x76c9, 0x70}, {0x76ca, 0x00}, {0x76cb, 0x01}, {0x76cc, 0x05},
	{0x76cd, 0x74}, {0x76ce, 0x03}, {0x76cf, 0x98}, {0x76d0, 0x05},
	{0x76d1, 0x83}, {0x76d2, 0x00}, {0x76d3, 0x01}, {0x76d4, 0x05},
	{0x76d5, 0x03}, {0x76d6, 0x05}, {0x76d7, 0x32}, {0x76d8, 0x00},
	{0x76d9, 0x00}, {0x76da, 0x05}, {0x76db, 0x70}, {0x76dc, 0x00},
	{0x76dd, 0x01}, {0x76de, 0x05}, {0x76df, 0x74}, {0x76e0, 0x03},
	{0x76e1, 0x97}, {0x76e2, 0x05}, {0x76e3, 0x83}, {0x76e4, 0x00},
	{0x76e5, 0x01}, {0x76e6, 0x05}, {0x76e7, 0x03}, {0x76e8, 0x05},
	{0x76e9, 0x32}, {0x76ea, 0x00}, {0x76eb, 0x00}, {0x76ec, 0x05},
	{0x76ed, 0x70}, {0x76ee, 0x00}, {0x76ef, 0x01}, {0x76f0, 0x05},
	{0x76f1, 0x74}, {0x76f2, 0x03}, {0x76f3, 0x96}, {0x76f4, 0x05},
	{0x76f5, 0x83}, {0x76f6, 0x00}, {0x76f7, 0x01}, {0x76f8, 0x05},
	{0x76f9, 0x03}, {0x76fa, 0x05}, {0x76fb, 0x32}, {0x76fc, 0x00},
	{0x76fd, 0x00}, {0x76fe, 0x05}, {0x76ff, 0x70}, {0x7700, 0x00},
	{0x7701, 0x01}, {0x7702, 0x05}, {0x7703, 0x74}, {0x7704, 0x03},
	{0x7705, 0x95}, {0x7706, 0x05}, {0x7707, 0x83}, {0x7708, 0x00},
	{0x7709, 0x01}, {0x770a, 0x05}, {0x770b, 0x03}, {0x770c, 0x05},
	{0x770d, 0x32}, {0x770e, 0x00}, {0x770f, 0x00}, {0x7710, 0x05},
	{0x7711, 0x70}, {0x7712, 0x00}, {0x7713, 0x01}, {0x7714, 0x05},
	{0x7715, 0x74}, {0x7716, 0x03}, {0x7717, 0x94}, {0x7718, 0x05},
	{0x7719, 0x83}, {0x771a, 0x00}, {0x771b, 0x03}, {0x771c, 0x05},
	{0x771d, 0x03}, {0x771e, 0x05}, {0x771f, 0x32}, {0x7720, 0x00},
	{0x7721, 0x00}, {0x7722, 0x05}, {0x7723, 0x70}, {0x7724, 0x00},
	{0x7725, 0x01}, {0x7726, 0x05}, {0x7727, 0x74}, {0x7728, 0x03},
	{0x7729, 0x93}, {0x772a, 0x05}, {0x772b, 0x83}, {0x772c, 0x00},
	{0x772d, 0x02}, {0x772e, 0x05}, {0x772f, 0x03}, {0x7730, 0x05},
	{0x7731, 0x32}, {0x7732, 0x00}, {0x7733, 0x00}, {0x7734, 0x05},
	{0x7735, 0x70}, {0x7736, 0x00}, {0x7737, 0x01}, {0x7738, 0x05},
	{0x7739, 0x74}, {0x773a, 0x03}, {0x773b, 0x92}, {0x773c, 0x05},
	{0x773d, 0x83}, {0x773e, 0x00}, {0x773f, 0x01}, {0x7740, 0x05},
	{0x7741, 0x03}, {0x7742, 0x05}, {0x7743, 0x32}, {0x7744, 0x00},
	{0x7745, 0x00}, {0x7746, 0x05}, {0x7747, 0x70}, {0x7748, 0x00},
	{0x7749, 0x01}, {0x774a, 0x05}, {0x774b, 0x74}, {0x774c, 0x03},
	{0x774d, 0x91}, {0x774e, 0x05}, {0x774f, 0x83}, {0x7750, 0x00},
	{0x7751, 0x01}, {0x7752, 0x05}, {0x7753, 0x03}, {0x7754, 0x05},
	{0x7755, 0x32}, {0x7756, 0x00}, {0x7757, 0x00}, {0x7758, 0x05},
	{0x7759, 0x70}, {0x775a, 0x00}, {0x775b, 0x01}, {0x775c, 0x05},
	{0x775d, 0x74}, {0x775e, 0x03}, {0x775f, 0x90}, {0x7760, 0x05},
	{0x7761, 0x83}, {0x7762, 0x00}, {0x7763, 0x01}, {0x7764, 0x05},
	{0x7765, 0x03}, {0x7766, 0x05}, {0x7767, 0x32}, {0x7768, 0x00},
	{0x7769, 0x00}, {0x776a, 0x05}, {0x776b, 0x70}, {0x776c, 0x00},
	{0x776d, 0x01}, {0x776e, 0x05}, {0x776f, 0x74}, {0x7770, 0x02},
	{0x7771, 0x90}, {0x7772, 0x05}, {0x7773, 0x03}, {0x7774, 0x07},
	{0x7775, 0x00}, {0x7776, 0x0f}, {0x7777, 0x00}, {0x7778, 0x08},
	{0x7779, 0x31}, {0x777a, 0x08}, {0x777b, 0xd2}, {0x777c, 0x0f},
	{0x777d, 0x00}, {0x777e, 0x04}, {0x777f, 0xe5}, {0x7780, 0x06},
	{0x7781, 0x50}, {0x7782, 0x04}, {0x7783, 0xe4}, {0x7784, 0x00},
	{0x7785, 0x00}, {0x7786, 0x06}, {0x7787, 0x5c}, {0x7788, 0x09},
	{0x7789, 0x15}, {0x778a, 0x06}, {0x778b, 0x1c}, {0x778c, 0x00},
	{0x778d, 0x02}, {0x778e, 0x06}, {0x778f, 0xa0}, {0x7790, 0x00},
	{0x7791, 0x01}, {0x7792, 0x06}, {0x7793, 0xac}, {0x7794, 0x00},
	{0x7795, 0x0f}, {0x7796, 0x05}, {0x7797, 0x30}, {0x7798, 0x0f},
	{0x7799, 0x00}, {0x779a, 0x00}, {0x779b, 0x00}, {0x779c, 0x00},
	{0x779d, 0x02}, {0x779e, 0x04}, {0x779f, 0xe5}, {0x77a0, 0x04},
	{0x77a1, 0xe4}, {0x77a2, 0x05}, {0x77a3, 0x33}, {0x77a4, 0x07},
	{0x77a5, 0x10}, {0x77a6, 0x00}, {0x77a7, 0x00}, {0x77a8, 0x07},
	{0x77a9, 0x00}, {0x77aa, 0x01}, {0x77ab, 0xbb}, {0x77ac, 0x07},
	{0x77ad, 0x10}, {0x77ae, 0x00}, {0x77af, 0x00}, {0x77b0, 0x07},
	{0x77b1, 0x00}, {0x77b2, 0x01}, {0x77b3, 0xaa}, {0x77b4, 0x07},
	{0x77b5, 0x10}, {0x77b6, 0x00}, {0x77b7, 0x00}, {0x77b8, 0x07},
	{0x77b9, 0x00}, {0x77ba, 0x01}, {0x77bb, 0x99}, {0x77bc, 0x07},
	{0x77bd, 0x10}, {0x77be, 0x00}, {0x77bf, 0x00}, {0x77c0, 0x07},
	{0x77c1, 0x00}, {0x77c2, 0x01}, {0x77c3, 0x88}, {0x77c4, 0x07},
	{0x77c5, 0x10}, {0x77c6, 0x00}, {0x77c7, 0x00}, {0x77c8, 0x07},
	{0x77c9, 0x00}, {0x77ca, 0x01}, {0x77cb, 0x77}, {0x77cc, 0x07},
	{0x77cd, 0x10}, {0x77ce, 0x00}, {0x77cf, 0x00}, {0x77d0, 0x07},
	{0x77d1, 0x00}, {0x77d2, 0x01}, {0x77d3, 0x66}, {0x77d4, 0x07},
	{0x77d5, 0x10}, {0x77d6, 0x00}, {0x77d7, 0x00}, {0x77d8, 0x07},
	{0x77d9, 0x00}, {0x77da, 0x01}, {0x77db, 0x55}, {0x77dc, 0x07},
	{0x77dd, 0x10}, {0x77de, 0x00}, {0x77df, 0x00}, {0x77e0, 0x07},
	{0x77e1, 0x00}, {0x77e2, 0x01}, {0x77e3, 0x44}, {0x77e4, 0x07},
	{0x77e5, 0x10}, {0x77e6, 0x00}, {0x77e7, 0x00}, {0x77e8, 0x07},
	{0x77e9, 0x00}, {0x77ea, 0x01}, {0x77eb, 0x33}, {0x77ec, 0x07},
	{0x77ed, 0x10}, {0x77ee, 0x00}, {0x77ef, 0x00}, {0x77f0, 0x07},
	{0x77f1, 0x00}, {0x77f2, 0x01}, {0x77f3, 0x22}, {0x77f4, 0x07},
	{0x77f5, 0x10}, {0x77f6, 0x00}, {0x77f7, 0x00}, {0x77f8, 0x07},
	{0x77f9, 0x00}, {0x77fa, 0x01}, {0x77fb, 0x11}, {0x77fc, 0x07},
	{0x77fd, 0x10}, {0x77fe, 0x00}, {0x77ff, 0x00}, {0x7800, 0x07},
	{0x7801, 0x00}, {0x7802, 0x01}, {0x7803, 0x00}, {0x7804, 0x01},
	{0x7805, 0xff}, {0x7806, 0x07}, {0x7807, 0x00}, {0x7808, 0x02},
	{0x7809, 0xa0}, {0x780a, 0x0f}, {0x780b, 0x00}, {0x780c, 0x08},
	{0x780d, 0x36}, {0x780e, 0x06}, {0x780f, 0x50}, {0x7810, 0x04},
	{0x7811, 0xe4}, {0x7812, 0x00}, {0x7813, 0x00}, {0x7814, 0x05},
	{0x7815, 0x33}, {0x7816, 0x06}, {0x7817, 0x5c}, {0x7818, 0x09},
	{0x7819, 0x15}, {0x781a, 0x06}, {0x781b, 0x1c}, {0x781c, 0x05},
	{0x781d, 0x33}, {0x781e, 0x00}, {0x781f, 0x01}, {0x7820, 0x06},
	{0x7821, 0x24}, {0x7822, 0x00}, {0x7823, 0x01}, {0x7824, 0x06},
	{0x7825, 0x20}, {0x7826, 0x0f}, {0x7827, 0x00}, {0x7828, 0x08},
	{0x7829, 0x36}, {0x782a, 0x07}, {0x782b, 0x10}, {0x782c, 0x00},
	{0x782d, 0x00}, {0x782e, 0x07}, {0x782f, 0x00}, {0x7830, 0x01},
	{0x7831, 0xbb}, {0x7832, 0x07}, {0x7833, 0x10}, {0x7834, 0x00},
	{0x7835, 0x00}, {0x7836, 0x07}, {0x7837, 0x00}, {0x7838, 0x01},
	{0x7839, 0xaa}, {0x783a, 0x07}, {0x783b, 0x10}, {0x783c, 0x00},
	{0x783d, 0x00}, {0x783e, 0x07}, {0x783f, 0x00}, {0x7840, 0x01},
	{0x7841, 0x99}, {0x7842, 0x07}, {0x7843, 0x10}, {0x7844, 0x00},
	{0x7845, 0x00}, {0x7846, 0x07}, {0x7847, 0x00}, {0x7848, 0x01},
	{0x7849, 0x88}, {0x784a, 0x07}, {0x784b, 0x10}, {0x784c, 0x00},
	{0x784d, 0x00}, {0x784e, 0x07}, {0x784f, 0x00}, {0x7850, 0x01},
	{0x7851, 0x77}, {0x7852, 0x07}, {0x7853, 0x10}, {0x7854, 0x00},
	{0x7855, 0x00}, {0x7856, 0x07}, {0x7857, 0x00}, {0x7858, 0x01},
	{0x7859, 0x66}, {0x785a, 0x07}, {0x785b, 0x10}, {0x785c, 0x00},
	{0x785d, 0x00}, {0x785e, 0x07}, {0x785f, 0x00}, {0x7860, 0x01},
	{0x7861, 0x55}, {0x7862, 0x07}, {0x7863, 0x10}, {0x7864, 0x00},
	{0x7865, 0x00}, {0x7866, 0x07}, {0x7867, 0x00}, {0x7868, 0x01},
	{0x7869, 0x44}, {0x786a, 0x07}, {0x786b, 0x10}, {0x786c, 0x00},
	{0x786d, 0x00}, {0x786e, 0x07}, {0x786f, 0x00}, {0x7870, 0x01},
	{0x7871, 0x33}, {0x7872, 0x07}, {0x7873, 0x10}, {0x7874, 0x00},
	{0x7875, 0x00}, {0x7876, 0x07}, {0x7877, 0x00}, {0x7878, 0x01},
	{0x7879, 0x22}, {0x787a, 0x07}, {0x787b, 0x10}, {0x787c, 0x00},
	{0x787d, 0x00}, {0x787e, 0x07}, {0x787f, 0x00}, {0x7880, 0x01},
	{0x7881, 0x11}, {0x7882, 0x07}, {0x7883, 0x10}, {0x7884, 0x00},
	{0x7885, 0x00}, {0x7886, 0x07}, {0x7887, 0x00}, {0x7888, 0x01},
	{0x7889, 0x00}, {0x788a, 0x01}, {0x788b, 0xff}, {0x788c, 0x02},
	{0x788d, 0xa0}, {0x788e, 0x0f}, {0x788f, 0x00}, {0x7890, 0x08},
	{0x7891, 0x3b}, {0x7892, 0x08}, {0x7893, 0x5e}, {0x7894, 0x0f},
	{0x7895, 0x00}, {0x7896, 0x04}, {0x7897, 0xc0}, {0x7898, 0x09},
	{0x7899, 0x15}, {0x789a, 0x04}, {0x789b, 0x99}, {0x789c, 0x07},
	{0x789d, 0x14}, {0x789e, 0x04}, {0x789f, 0x80}, {0x78a0, 0x04},
	{0x78a1, 0xa4}, {0x78a2, 0x00}, {0x78a3, 0x0a}, {0x78a4, 0x04},
	{0x78a5, 0xa6}, {0x78a6, 0x00}, {0x78a7, 0x00}, {0x78a8, 0x04},
	{0x78a9, 0xa0}, {0x78aa, 0x04}, {0x78ab, 0x80}, {0x78ac, 0x04},
	{0x78ad, 0x00}, {0x78ae, 0x05}, {0x78af, 0x03}, {0x78b0, 0x06},
	{0x78b1, 0x00}, {0x78b2, 0x0f}, {0x78b3, 0x00}, {0x78b4, 0x0f},
	{0x78b5, 0x00}, {0x78b6, 0x0f}, {0x78b7, 0x00},

	{0x30b0, 0x08},  // HTS high byte
	{0x30b1, 0x98},  // HTS low byte 2200
	{0x30b2, 0x04},  // VTS high byte (default)
	{0x30b3, 0x65},  // VTS low byte 1125 (default)
	{0x3196, 0x00},  // Not documented
	{0x3197, 0x00},  // Not documented
	{0x3195, 0x26},  // VFIFO read level
	{0x30bb, 0x40},  // LCG/HCG analog gain
	{0x315a, 0x02},  // Digital Gain for HCG, MSB
	{0x315b, 0x00},  // Digital Gain for HCG, LSB
	{0x304b, 0x00},  // Not documented
	{0x304d, 0xa4},  // Not documented
	{0x3033, 0x30},  // Not documented
	{0x315a, 0x02},  // Digital Gain for HCG, MSB
	{0x315b, 0x00},  // Digital Gain for HCG, LSB
	{0x315c, 0x02},  // Digital Gain for LCG, MSB
	{0x315d, 0x86},  // Digital Gain for LCG, LSB
	{0x315e, 0x02},  // Not documented
	{0x315f, 0x86},  // Not documented
	{OV2718_TABLE_END}
};

/* Initial settings for registers, revision 2 */
static struct ov2718_reg ov2718_regs_init_r2[] = {
	/* Software Reset */
	{0x3013, 0x01},
	{OV2718_TABLE_WAIT_MS, 10},

	{0x3000, 0x05},  // SCLK PLL pre divider 4
	{0x3001, 0x64},  // SCLK PLL multiplier 100
	{0x3002, 0x07},  // SCLK PLL post divider 8
	{0x3003, 0x01},  // Charge pump current 1 (default)
	{0x3004, 0x06},  // PCLK PLL pre divider 6
	{0x3005, 0x49},  // PCLK PLL Div1 1 73
	{0x3006, 0x00},  // PCLK PLL Div2 0  (default)
	{0x3007, 0x07},  // PCLK PLL post divider 7 (default)
	{0x3008, 0x01},  // Enable PLL2 (default)
	{0x3009, 0x00},  // Disable fractional and SSC modes (default)
	{0x300c, 0x6c},  // SCCB_ID 6c (default)
	{0x300e, 0x80},  // Not documented
	{0x300f, 0x00},  // Not documented
	{0x3012, 0x00},  // Software standby (default)
	{0x3013, 0x00},  // Software reset disable (default)
	{0x3014, 0x84},  // Select PCLK as source for SCLK, use PLL lock from PLLs
	{0x3015, 0x00},  // Not used
	{0x3017, 0x00},  // DSM not used (default)
	{0x3018, 0x00},  // DSM not used (default)
	{0x3019, 0x00},  // DSM not used (default)
	{0x301a, 0x00},  // DSM not used (default)
	{0x301b, 0x01},  // Charge pump current 1 (default)

	/* Not documented */
	{0x301e, 0x17}, {0x301f, 0xe1}, {0x3030, 0x02}, {0x3031, 0x72},
	{0x3032, 0xf0}, {0x3033, 0x30}, {0x3034, 0x3f}, {0x3035, 0x5f},
	{0x3036, 0x02}, {0x3037, 0x9f}, {0x3038, 0x04}, {0x3039, 0xb7},

	{0x303a, 0x04},  // LCB current level 4 (default)

	/* Not documented */
	{0x303b, 0x07}, {0x303c, 0xf0}, {0x303d, 0x00}, {0x303e, 0x0b},
	{0x303f, 0xe3}, {0x3040, 0xf3}, {0x3041, 0x29}, {0x3042, 0xf6},
	{0x3043, 0x65}, {0x3044, 0x06}, {0x3045, 0x0f}, {0x3046, 0x59},
	{0x3047, 0x07}, {0x3048, 0x82}, {0x3049, 0xcf}, {0x304a, 0x12},
	{0x304b, 0x40}, {0x304c, 0x33}, {0x304d, 0xa4}, {0x304e, 0x0b},
	{0x304f, 0x3d}, {0x3050, 0x10}, {0x3060, 0x00}, {0x3061, 0x64},
	{0x3062, 0x00}, {0x3063, 0xe4},

	{0x3066, 0x80},  // Enable temperature sensor (default)
	{0x3080, 0x00},  // High byte Start Window Column Address (default)
	{0x3081, 0x00},  // Low byte Start Window Column Address (default)
	{0x3082, 0x01},  // High byte End Window Column Address (default)
	{0x3083, 0xe3},  // Low byte End Window Column Address (default)
	{0x3084, 0x06},  // Defined which columns (even or odd) are high and low
	{0x3085, 0x00},  // ASIL analog gain (default)
	{0x3086, 0x10},  // Appertance Range for Measured High Value (default)
	{0x3087, 0x10},  // Appertance Range for Measured Low Value (default)
	{0x3089, 0x00},  // Pointer to Fail to Be Shown, High byte (default)
	{0x308a, 0x01},  // Pointer to Fail to Be Shown, Low byte (default)
	{0x3093, 0x00},  // Failed NR Threshold to Trigger Watchdog Pulse (default)
	{0x30a0, 0x00},  // Crop start address horizontal high byte (default)
	{0x30a1, 0x00},  // Crop start address horizontal low byte (default)
	{0x30a2, 0x00},  // Crop start address vertical high byte (default)
	{0x30a3, 0x00},  // Crop start address vertical low byte (default)
	{0x30a4, 0x07},  // Crop end address horizontal high byte (default)
	{0x30a5, 0x8f},  // Crop end address horizontal low byte (default)
	{0x30a6, 0x04},  // Crop end address vertical high byte (default)
	{0x30a7, 0x47},  // Crop end address vertical low byte (default)
	{0x30a8, 0x00},  // Output data path horizontal offset high byte (default)
	{0x30a9, 0x00},  // Output data path horizontal offset low byte (default)
	{0x30aa, 0x00},  // Output data path vertical offset high byte (default)
	{0x30ab, 0x00},  // Output data path vertical offset low byte (default)
	{0x30ac, 0x07},  // Output data path horizontal size high byte (default)
	{0x30ad, 0x90},  // Output data path horizontal size low byte 1936 (default)
	{0x30ae, 0x04},  // Output data path vertical size high byte (default)
	{0x30af, 0x48},  // Output data path vertical size low byte 1096
	{0x30b0, 0x04},  // HTS high byte
	{0x30b1, 0x7e},  // HTS low byte 1150
	{0x30b2, 0x04},  // VTS high byte (default)
	{0x30b3, 0x65},  // VTS low byte 1125 (default)
	{0x30b4, 0x00},  // Extra Delay for last row high byte (default)
	{0x30b5, 0x00},  // Extra Delay for last row low byte (default)
	{0x30b6, 0x01},  // Frame DCG Exposute time high byte (default)
	{0x30b7, 0x10},  // Frame DCG Exposute time low byte (default)
	{0x30b8, 0x00},  // Not documented
	{0x30b9, 0x02},  // Not documented
	{0x30ba, 0x10},  // Not documented
	{0x30bb, 0x00},  // LCG/HCG analog gain (default)
	{0x30bc, 0x00},  // Delay to VTS (default)
	{0x30bd, 0x03},  // Extra delay reset when used once (default)
	{0x30be, 0x5c},  // Array row address of first active row (default)
	{0x30bf, 0x00},  // Skip row/columns for monochrome (default)
	{0x30c0, 0x00},  // Flip 0, Mirror 0
	{0x30c1, 0x00},  // Show embedde rows 0
	{0x30c2, 0x20},  // Not documented
	{0x30c3, 0x00},  // Not documented
	{0x30c4, 0x4a},  // Not documented
	{0x30c5, 0x00},  // Not documented
	{0x30c7, 0x00},  // tc_r_rst_num high byte (default)
	{0x30c8, 0x00},  // tc_r_rst_num low byte (default)
	{0x30d1, 0x00},  // Enable pattern 0, Enable pulsation of pattern 0
	{0x30d2, 0x00},  // Low pixel value in ASIL pattern (default)
	{0x30d3, 0x80},  // High pixel value in ASIL pattern (default)
	{0x30d4, 0x00},  // Enable/invert column tagger 0 (default)
	{0x30d9, 0x09},  // Pre_precharge enable, number of rows ahead of prechagre 2
	{0x30da, 0x64},  // When DGC Exposure id large then threshold, pre-precharge is disabled (default)

	/* Not documented */
	{0x30dd, 0x00}, {0x30de, 0x16}, {0x30df, 0x00}, {0x30e0, 0x17},
	{0x30e1, 0x00}, {0x30e2, 0x18}, {0x30e3, 0x10},

	{0x30e4, 0x04},  // Number of VFPN rows 4 (default), vfpn_on_dummy_btm 0

	/* Not documented */
	{0x30e5, 0x00}, {0x30e6, 0x00}, {0x30e7, 0x00}, {0x30e8, 0x00},
	{0x30e9, 0x00}, {0x30ea, 0x00}, {0x30eb, 0x00}, {0x30ec, 0x00},
	{0x30ed, 0x00},

	{0x3101, 0x00},  // Expected Sequencer CRC High byte (default)
	{0x3102, 0x00},  // Expected Sequencer CRC Low byte (default)
	{0x3103, 0x00},  // CRC SEQ status (default)

	/* Not documented */
	{0x3104, 0x00}, {0x3105, 0x8c}, {0x3106, 0x87}, {0x3107, 0xc0},
	{0x3108, 0x9d}, {0x3109, 0x8d}, {0x310a, 0x8d}, {0x310b, 0x6a},
	{0x310c, 0x3a}, {0x310d, 0x5a},

	{0x310e, 0x00},  // Lock_tc (default)

	/* Not documented */
	{0x3120, 0x00}, {0x3121, 0x00}, {0x3122, 0x00}, {0x3123, 0xf0},
	{0x3124, 0x00}, {0x3125, 0x70}, {0x3126, 0x1f}, {0x3127, 0x0f},
	{0x3128, 0x00}, {0x3129, 0x3a}, {0x312a, 0x02}, {0x312b, 0x0f},
	{0x312c, 0x00}, {0x312d, 0x0f}, {0x312e, 0x1d}, {0x312f, 0x00},
	{0x3130, 0x00}, {0x3131, 0x00}, {0x3132, 0x00},

	{0x3140, 0x0a},  // Enable dithering on unused sub-LSBS of incoming data
	{0x3141, 0x03},  // BLC_SMOOTHING filter coeff alpha 3
	{0x3142, 0x00},  // Signed fractional value for HCG Exposure (default)
	{0x3143, 0x00},  // Signed fractional value for LCG Exposure (default)
	{0x3144, 0x00},  // Not documented
	{0x3145, 0x00},  // Signed offset for adjust for HCG Exposure (default)
	{0x3146, 0x00},  // Signed offset for adjust for LCG Exposure (default)
	{0x3147, 0x00},  // Not documented
	{0x3148, 0x00},  // Manual BLC Override value for HCG Exposure, MSB (default)
	{0x3149, 0x00},  // Manual BLC Override value for HCG Exposure, LSB (default)
	{0x314a, 0x00},  // Manual BLC Override value for LCG Exposure, MSB (default)
	{0x314b, 0x00},  // Manual BLC Override value for LCG Exposure, LSB (default)
	{0x314c, 0x00},  // Not documented
	{0x314d, 0x00},  // Not documented
	{0x314e, 0x1c},  // BLC trigger enable (default)
	{0x314f, 0xff},  // Threshold for BLC trigger for HCG Exposure
	{0x3150, 0xff},  // Threshold for BLC trigger for LCG Exposure
	{0x3151, 0xff},  // Not documented
	{0x3152, 0x10},  // Threshold for BLC hard trigger for HCG Exposure
	{0x3153, 0x10},  // Threshold for BLC hard trigger for LCG Exposure
	{0x3154, 0x10},  // Not documented
	{0x3155, 0x00},  // Gain Threshold for enabling dither (default)
	{0x3156, 0x03},  // Number of frames with continuous update after restart
	{0x3157, 0x00},  // AB mode disable (default)
	{0x3158, 0x0f},  // Max value for BLC Correction, MSB (default)
	{0x3159, 0xff},  // Max value for BLC Correction, LSB (default)
	{0x315a, 0x01},  // Digital Gain for HCG, MSB (default)
	{0x315b, 0x00},  // Digital Gain for HCG, LSB (default)
	{0x315c, 0x01},  // Digital Gain for LCG, MSB (default)
	{0x315d, 0x00},  // Digital Gain for LCG, LSB (default)
	{0x315e, 0x01},  // Not documented
	{0x315f, 0x00},  // Not documented
	{0x3160, 0x00},  // Black level target HCG Exposure high byte
	{0x3161, 0x00},  // Black level target HCG Exposure low byte
	{0x3162, 0x00},  // Black level target LCG Exposure high byte
	{0x3163, 0x00},  // Black level target LCG Exposure low byte
	{0x3164, 0x00},  // Not documented
	{0x3165, 0x40},  // Not documented
	{0x3190, 0x08},  // Linear node enable
	{0x3191, 0x99},  // MIPI interface (default)
	{0x3193, 0x08},  // HTS in PCLKs low byte (for DVP, default)
	{0x3194, 0x13},  // HTS in PCLKs high byte (for DVP, default)
	{0x3195, 0x33},  // VFIFO read level (default)

	/* Not documented */
	{0x3196, 0x00}, {0x3197, 0x10}, {0x3198, 0x00}, {0x3199, 0x7f},
	{0x319a, 0x80}, {0x319b, 0xff}, {0x319c, 0x80}, {0x319d, 0xbf},
	{0x319e, 0xc0}, {0x319f, 0xff},

	{0x31a0, 0x24},  // MIPI format (virtual channel ID)
	{0x31a1, 0x55},  // MIPI dummy data (default)
	{0x31a2, 0x00},  // Format setting (default)
	{0x31a3, 0x00},  // VFIFO manual override (default)
	{0x31a6, 0x00},  // VFIFO CRC Error count threshold (default)
	{0x31a7, 0x00},  // Enable for triggering watchdog pulse (default)
	{0x31b0, 0x00},  // VSync Width by line number high byte (default)
	{0x31b1, 0x00},  // VSync Width by line number low byte (default)
	{0x31b2, 0x02},  // VSync Width by pixel number high byte (default)
	{0x31b3, 0x00},  // VSync Width by pixel number low byte (default)
	{0x31b4, 0x00},  // VSync Delay Count high byte (default)
	{0x31b5, 0x01},  // VSync Delay Count middle byte (default)
	{0x31b6, 0x00},  // VSync Delay Count low byte (default)
	{0x31b7, 0x00},  // Vsync/href/pclk polarity (default)
	{0x31b8, 0x00},  // bit test (default)
	{0x31b9, 0x00},  // bypass sel (default)
	{0x31ba, 0x00},  // Top Sync FIFO Control (default)
	{0x31d0, 0x3c},  // T(clk_post) constant min (default 60 ns)
	{0x31d1, 0x34},  // T(clk_post) UI min (default 52 UIs)
	{0x31d2, 0x3c},  // T(clk_train) constant min (default 60 ns)
	{0x31d3, 0x00},  // T(clk_train) UI min (default 0 UI)
	{0x31d4, 0x2d},  // T(clk_prepare) constant min (default 38 ns)
	{0x31d5, 0x00},  // T(clk_prepare) UI min (default 0 UI)
	{0x31d6, 0x01},  // T(clk_zero) constant min high 2 bits (default)
	{0x31d7, 0x06},  // T(clk_zero) constant min low 8 bits (default)
	{0x31d8, 0x00},  // T(clk_zero) UI min (default 0 UI)
	{0x31d9, 0x64},  // T(hs_exit) constant min (default 100 ns)
	{0x31da, 0x00},  // T(hs_exit) UI min (default 0 UI)
	{0x31db, 0x30},  // T(hs_prepare) constant min 40 ns
	{0x31dc, 0x04},  // T(hs_prepare) UI min  (default 4 UI)
	{0x31dd, 0x69},  // T(hs_zero) constant min (default 105 ns)
	{0x31de, 0x0a},  // T(hs_zero) UI min (default 6 UI)
	{0x31df, 0x3c},  // T(hs_trail) constant min (default 65 ns)
	{0x31e0, 0x04},  // T(hs_trail) UI min (default 4 UI)
	{0x31e1, 0x32},  // T(hs_lpx) constant min (default 50 ns)
	{0x31e2, 0x00},  // T(hs_lpx) UI min (default 0 UI)
	{0x31e3, 0x00},  // MIPI CLK period, low 2 bits
	{0x31e4, 0x08},  // MIPI CLK period, high 8 bits 29 ns
	{0x31e5, 0x81},  // MIPI LANE Control 0
	{0x31e6, 0x00},  // MIPI long packet manual (default)
	{0x31e7, 0x2c},  // Virtual channel 0, data type for data path
	{0x31e8, 0x6c},  // Virtual channel 1 (default)
	{0x31e9, 0xac},  // Virtual channel 2 (default)
	{0x31ea, 0xec},  // Virtual channel 3 (default)
	{0x31eb, 0x3f},  // Use embedde data type 0
	{0x31ec, 0x0f},  // Channel 0 width high (default)
	{0x31ed, 0x20},  // Channel 0 width low (default)
	{0x31ee, 0x04},  // Channel 0 height high (default)
	{0x31ef, 0x48},  // Channel 0 height low (default)
	{0x31f0, 0x07},  // Channel 1 width high (default)
	{0x31f1, 0x90},  // Channel 1 width low (default)
	{0x31f2, 0x04},  // Channel 1 height high (default)
	{0x31f3, 0x48},  // Channel 1 height low (default)
	{0x31f4, 0x07},  // Channel 2 width high (default)
	{0x31f5, 0x90},  // Channel 2 width low (default)
	{0x31f6, 0x04},  // Channel 2 height high (default)
	{0x31f7, 0x48},  // Channel 2 height low (default)
	{0x31f8, 0x07},  // Channel 3 width high (default)
	{0x31f9, 0x90},  // Channel 3 width low (default)
	{0x31fa, 0x04},  // Channel 3 height high (default
	{0x31fb, 0x48},  // Channel 3 height low (default)
	{0x31fd, 0xcb},  // MIPI LANE control 1 (default)
	{0x31fe, 0x0f},  // MIPI LANE control 2 (default)
	{0x31ff, 0x03},  // MIPI LANE control 3 (default)
	{0x3200, 0x00},  // MIPI test mode (default)
	{0x3201, 0xff},  // Manual test data for MIPI (default)
	{0x3202, 0x00},  // MIPI test config (default)
	{0x3203, 0xff},  // MAX frame counter channel 0 high (default)
	{0x3204, 0xff},  // MAX frame counter channel 0 low (default)
	{0x3205, 0xff},  // MAX frame counter channel 1 high (default)
	{0x3206, 0xff},  // MAX frame counter channel 1 low (default)
	{0x3207, 0xff},  // MAX frame counter channel 2 high (default)
	{0x3208, 0xff},  // MAX frame counter channel 2 low (default)
	{0x3209, 0xff},  // MAX frame counter channel 3 high (default)
	{0x320a, 0xff},  // MAX frame counter channel 3 low (default)
	{0x320b, 0x1b},  // YUV222 data type 12 bit (default)
	{0x320c, 0x1f},  // YUV222 data type 10 bit (default)
	{0x320d, 0x1e},  // YUV222 data type 8 bit (default)
	{0x320e, 0x30},  // RAW16 data type (default)
	{0x320f, 0x2d},  // RAW14 data type (default)
	{0x3210, 0x2c},  // RAW12 data type (default)
	{0x3211, 0x2b},  // RAW10 data type (default)
	{0x3212, 0x2a},  // RAW8 data type (default)
	{0x3213, 0x24},  // RGB888 data type (default)
	{0x3214, 0x22},  // RGB565 data type (default)
	{0x3215, 0x00},  // Data sequence control (default)
	{0x3216, 0x04},  // LP delay (default)
	{0x3217, 0x2c},  // MIPI data_ID Tag VC0
	{0x3218, 0x6c},  // MIPI data_ID Tag VC1 (default)
	{0x3219, 0xac},  // MIPI data_ID Tag VC2 (default)
	{0x321a, 0xec},  // MIPI data_ID Tag VC3 (default)
	{0x321b, 0x00},  // Use VFIFO type
	{0x3230, 0x3a},  // LVDS_R0
	{0x3231, 0x00},  // LVDS_R2 (default)
	{0x3232, 0x80},  // LVDS_R3 (default)
	{0x3233, 0x00},  // LVDS_R4 (default)
	{0x3234, 0x10},  // LVDS_R5 (default)
	{0x3235, 0xaa},  // LVDS_R6 (default)
	{0x3236, 0x55},  // LVDS_R7 (default)
	{0x3237, 0x99},  // LVDS_R8 (default)
	{0x3238, 0x66},  // LVDS_R9 (default)
	{0x3239, 0x08},  // LVDS_RA (default)
	{0x323a, 0x88},  // LVDS_RB (default)
	{0x323b, 0x00},  // LVDS_RC (default)
	{0x323c, 0x00},  // LVDS_RD (default)
	{0x323d, 0x03},  // LVDS LANE number (default)
	{0x3250, 0x33},  // ISP DPC conf 1 (default)
	{0x3251, 0x00},  // ISP DPC spare (default)
	{0x3252, 0x20},  // vsync_in_sel: black_row_end (default)
	{0x3253, 0x00},  // PreISP control0 (default)
	{0x3254, 0x00},  // Not documented
	{0x3255, 0x01},  // PreISP control2 (default)
	{0x3256, 0x00},  // Not documented
	{0x3257, 0x00},  // default
	{0x3258, 0x00},  // Not documented
	{0x3270, 0x01},  // default
	{0x3271, 0x60},  // default
	{0x3272, 0xc0},  // default
	{0x3273, 0x00},  // default
	{0x3274, 0x80},  // default
	{0x3275, 0x40},  // Minimum number of pixel per bin x 32

	/* Default */
	{0x3276, 0x02}, {0x3277, 0x08}, {0x3278, 0x10}, {0x3279, 0x04},
	{0x327a, 0x00}, {0x327b, 0x03}, {0x327c, 0x10}, {0x327d, 0x60},
	{0x327e, 0xc0},

	{0x327f, 0x06},  // Minimum bin distance for statistic

	/* Not documented or default */
	{0x3288, 0x10}, {0x3289, 0x00}, {0x328a, 0x08}, {0x328b, 0x00},
	{0x328c, 0x04}, {0x328d, 0x00}, {0x328e, 0x02}, {0x328f, 0x00},
	{0x3290, 0x20}, {0x3291, 0x00}, {0x3292, 0x10}, {0x3293, 0x00},
	{0x3294, 0x08}, {0x3295, 0x00}, {0x3296, 0x04}, {0x3297, 0x00},
	{0x3298, 0x40}, {0x3299, 0x00}, {0x329a, 0x20}, {0x329b, 0x00},
	{0x329c, 0x10}, {0x329d, 0x00}, {0x329e, 0x08}, {0x329f, 0x00},
	{0x32a0, 0x7f}, {0x32a1, 0xff}, {0x32a2, 0x40}, {0x32a3, 0x00},
	{0x32a4, 0x20}, {0x32a5, 0x00}, {0x32a6, 0x10}, {0x32a7, 0x00},
	{0x32a8, 0x00}, {0x32a9, 0x00}, {0x32aa, 0x00}, {0x32ab, 0x00},
	{0x32ac, 0x00}, {0x32ad, 0x00}, {0x32ae, 0x00}, {0x32af, 0x00},
	{0x32b0, 0x00}, {0x32b1, 0x00}, {0x32b2, 0x00}, {0x32b3, 0x00},
	{0x32b4, 0x00}, {0x32b5, 0x00}, {0x32b6, 0x00}, {0x32b7, 0x00},
	{0x32b8, 0x00}, {0x32b9, 0x00}, {0x32ba, 0x00}, {0x32bb, 0x00},
	{0x32bc, 0x00}, {0x32bd, 0x00}, {0x32be, 0x00}, {0x32bf, 0x00},
	{0x32c0, 0x00}, {0x32c1, 0x00}, {0x32c2, 0x00}, {0x32c3, 0x00},
	{0x32c4, 0x00}, {0x32c5, 0x00}, {0x32c6, 0x00}, {0x32c7, 0x00},
	{0x32c8, 0x87}, {0x32c9, 0x00}, {0x3330, 0x03}, {0x3331, 0xc8},
	{0x3332, 0x02}, {0x3333, 0x24}, {0x3334, 0x00}, {0x3335, 0x00},
	{0x3336, 0x00}, {0x3337, 0x00}, {0x3338, 0x03}, {0x3339, 0xc8},
	{0x333a, 0x02}, {0x333b, 0x24}, {0x333c, 0x00}, {0x333d, 0x00},
	{0x333e, 0x00}, {0x333f, 0x00}, {0x3340, 0x03}, {0x3341, 0xc8},
	{0x3342, 0x02}, {0x3343, 0x24}, {0x3344, 0x00}, {0x3345, 0x00},
	{0x3346, 0x00}, {0x3347, 0x00}, {0x3348, 0x40}, {0x3349, 0x00},
	{0x334a, 0x00}, {0x334b, 0x00}, {0x334c, 0x00}, {0x334d, 0x00},
	{0x334e, 0x80}, {0x3360, 0x01}, {0x3361, 0x00}, {0x3362, 0x01},
	{0x3363, 0x00}, {0x3364, 0x01}, {0x3365, 0x00}, {0x3366, 0x01},
	{0x3367, 0x00}, {0x3368, 0x01}, {0x3369, 0x00}, {0x336a, 0x01},
	{0x336b, 0x00}, {0x336c, 0x01}, {0x336d, 0x00}, {0x336e, 0x01},
	{0x336f, 0x00}, {0x3370, 0x01}, {0x3371, 0x00}, {0x3372, 0x01},
	{0x3373, 0x00}, {0x3374, 0x01}, {0x3375, 0x00}, {0x3376, 0x01},
	{0x3377, 0x00}, {0x3378, 0x00}, {0x3379, 0x00}, {0x337a, 0x00},
	{0x337b, 0x00}, {0x337c, 0x00}, {0x337d, 0x00}, {0x337e, 0x00},
	{0x337f, 0x00}, {0x3380, 0x00}, {0x3381, 0x00}, {0x3382, 0x00},
	{0x3383, 0x00}, {0x3384, 0x00}, {0x3385, 0x00}, {0x3386, 0x00},
	{0x3387, 0x00}, {0x3388, 0x00}, {0x3389, 0x00}, {0x338a, 0x00},
	{0x338b, 0x00}, {0x338c, 0x00}, {0x338d, 0x00}, {0x338e, 0x00},
	{0x338f, 0x00}, {0x3390, 0x00}, {0x3391, 0x00}, {0x3392, 0x00},
	{0x3393, 0x00}, {0x3394, 0x00}, {0x3395, 0x00}, {0x3396, 0x00},
	{0x3397, 0x00}, {0x3398, 0x00}, {0x3399, 0x00}, {0x339a, 0x00},
	{0x339b, 0x00}, {0x33b0, 0x00}, {0x33b1, 0x50}, {0x33b2, 0x01},
	{0x33b3, 0xff}, {0x33b4, 0xe0}, {0x33b5, 0x6b}, {0x33b6, 0x00},
	{0x33b7, 0x00}, {0x33b8, 0x00}, {0x33b9, 0x00}, {0x33ba, 0x00},
	{0x33bb, 0x1f}, {0x33bc, 0x01}, {0x33bd, 0x01}, {0x33be, 0x01},
	{0x33bf, 0x01}, {0x33c0, 0x00}, {0x33c1, 0x00}, {0x33c2, 0x00},
	{0x33c3, 0x00}, {0x33e0, 0x14}, {0x33e1, 0x0f}, {0x33e2, 0x02},
	{0x33e3, 0x01}, {0x33e4, 0x01}, {0x33e5, 0x01}, {0x33e6, 0x00},
	{0x33e7, 0x04}, {0x33e8, 0x0c}, {0x33e9, 0x02}, {0x33ea, 0x02},
	{0x33eb, 0x02}, {0x33ec, 0x03}, {0x33ed, 0x01}, {0x33ee, 0x02},
	{0x33ef, 0x08}, {0x33f0, 0x08}, {0x33f1, 0x04}, {0x33f2, 0x04},
	{0x33f3, 0x00}, {0x33f4, 0x03}, {0x33f5, 0x14}, {0x33f6, 0x0f},

	{0x33f7, 0x02},  // White threshold list0: Threshold for white pixel detection in manual mode
	{0x33f8, 0x01},  // White threshold list1

	/* Default */
	{0x33f9, 0x01}, {0x33fa, 0x01}, {0x33fb, 0x00}, {0x33fc, 0x04},
	{0x33fd, 0x0c}, {0x33fe, 0x02}, {0x33ff, 0x02}, {0x3400, 0x02},
	{0x3401, 0x03},

	{0x3402, 0x01},  // Gain list 0
	{0x3403, 0x02},  // Gain list 1
	{0x3404, 0x08},  // Gain list 2

	/* Default */
	{0x3405, 0x08}, {0x3406, 0x04}, {0x3407, 0x04}, {0x3408, 0x00},
	{0x3409, 0x03}, {0x340a, 0x14}, {0x340b, 0x0f}, {0x340c, 0x04},
	{0x340d, 0x02}, {0x340e, 0x01}, {0x340f, 0x01}, {0x3410, 0x00},
	{0x3411, 0x04}, {0x3412, 0x0c}, {0x3413, 0x00}, {0x3414, 0x01},
	{0x3415, 0x02}, {0x3416, 0x03},

	{0x3417, 0x02},  // Gain list 0
	{0x3418, 0x05},  // Gain list 1
	{0x3419, 0x0a},  // Gain list 2

	/* Default */
	{0x341a, 0x08}, {0x341b, 0x04}, {0x341c, 0x04}, {0x341d, 0x00},
	{0x341e, 0x03}, {0x3440, 0x00}, {0x3441, 0x00}, {0x3442, 0x00},
	{0x3443, 0x00}, {0x3444, 0x02}, {0x3445, 0xf0}, {0x3446, 0x02},
	{0x3447, 0x08}, {0x3448, 0x00}, {0x3460, 0x40}, {0x3461, 0x40},
	{0x3462, 0x40}, {0x3463, 0x40}, {0x3464, 0x03}, {0x3465, 0x01},
	{0x3466, 0x01}, {0x3467, 0x02}, {0x3468, 0x30}, {0x3469, 0x00},

	{0x346a, 0x33},  // High address for last embedded data range 0
	{0x346b, 0xbf},  // Low address for last embedded data range 0
	{0x3480, 0x40},  // pgm_vcm 4

	/* Not documented or default */
	{0x3481, 0x00}, {0x3482, 0x00}, {0x3483, 0x00}, {0x3484, 0x0d},
	{0x3485, 0x00}, {0x3486, 0x00}, {0x3487, 0x00}, {0x3488, 0x00},
	{0x3489, 0x00}, {0x348a, 0x00}, {0x348b, 0x04}, {0x348c, 0x00},
	{0x348d, 0x01}, {0x348f, 0x01}, {0x3030, 0x0a}, {0x3030, 0x02},
	{0x7000, 0x58}, {0x7001, 0x7a}, {0x7002, 0x1a}, {0x7003, 0xc1},
	{0x7004, 0x03}, {0x7005, 0xda}, {0x7006, 0xbd}, {0x7007, 0x03},
	{0x7008, 0xbd}, {0x7009, 0x06}, {0x700a, 0xe6}, {0x700b, 0xec},
	{0x700c, 0xbc}, {0x700d, 0xff}, {0x700e, 0xbc}, {0x700f, 0x73},
	{0x7010, 0xda}, {0x7011, 0x72}, {0x7012, 0x76}, {0x7013, 0xb6},
	{0x7014, 0xee}, {0x7015, 0xcf}, {0x7016, 0xac}, {0x7017, 0xd0},
	{0x7018, 0xac}, {0x7019, 0xd1}, {0x701a, 0x50}, {0x701b, 0xac},
	{0x701c, 0xd2}, {0x701d, 0xbc}, {0x701e, 0x2e}, {0x701f, 0xb4},
	{0x7020, 0x00}, {0x7021, 0xdc}, {0x7022, 0xdf}, {0x7023, 0xb0},
	{0x7024, 0x6e}, {0x7025, 0xbd}, {0x7026, 0x01}, {0x7027, 0xd7},
	{0x7028, 0xed}, {0x7029, 0xe1}, {0x702a, 0x36}, {0x702b, 0x30},
	{0x702c, 0xd3}, {0x702d, 0x2e}, {0x702e, 0x54}, {0x702f, 0x46},
	{0x7030, 0xbc}, {0x7031, 0x22}, {0x7032, 0x66}, {0x7033, 0xbc},
	{0x7034, 0x24}, {0x7035, 0x2c}, {0x7036, 0x28}, {0x7037, 0xbc},
	{0x7038, 0x3c}, {0x7039, 0xa1}, {0x703a, 0xac}, {0x703b, 0xd8},
	{0x703c, 0xd6}, {0x703d, 0xb4}, {0x703e, 0x04}, {0x703f, 0x46},
	{0x7040, 0xb7}, {0x7041, 0x04}, {0x7042, 0xbe}, {0x7043, 0x08},
	{0x7044, 0xc3}, {0x7045, 0xd9}, {0x7046, 0xad}, {0x7047, 0xc3},
	{0x7048, 0xbc}, {0x7049, 0x19}, {0x704a, 0xc1}, {0x704b, 0x27},
	{0x704c, 0xe7}, {0x704d, 0x00}, {0x704e, 0x50}, {0x704f, 0x20},
	{0x7050, 0xb8}, {0x7051, 0x02}, {0x7052, 0xbc}, {0x7053, 0x17},
	{0x7054, 0xdb}, {0x7055, 0xc7}, {0x7056, 0xb8}, {0x7057, 0x00},
	{0x7058, 0x28}, {0x7059, 0x54}, {0x705a, 0xb4}, {0x705b, 0x14},
	{0x705c, 0xab}, {0x705d, 0xbe}, {0x705e, 0x06}, {0x705f, 0xd8},
	{0x7060, 0xd6}, {0x7061, 0x00}, {0x7062, 0xb4}, {0x7063, 0xc7},
	{0x7064, 0x07}, {0x7065, 0xb9}, {0x7066, 0x05}, {0x7067, 0xee},
	{0x7068, 0xe6}, {0x7069, 0xad}, {0x706a, 0xb4}, {0x706b, 0x26},
	{0x706c, 0x19}, {0x706d, 0xc1}, {0x706e, 0x3a}, {0x706f, 0xc3},
	{0x7070, 0xaf}, {0x7071, 0x00}, {0x7072, 0xc0}, {0x7073, 0x3c},
	{0x7074, 0xc3}, {0x7075, 0xbe}, {0x7076, 0xe7}, {0x7077, 0x00},
	{0x7078, 0x15}, {0x7079, 0xc2}, {0x707a, 0x40}, {0x707b, 0xc3},
	{0x707c, 0xa4}, {0x707d, 0xc0}, {0x707e, 0x3c}, {0x707f, 0x00},
	{0x7080, 0xb9}, {0x7081, 0x64}, {0x7082, 0x29}, {0x7083, 0x00},
	{0x7084, 0xb8}, {0x7085, 0x12}, {0x7086, 0xbe}, {0x7087, 0x01},
	{0x7088, 0xd0}, {0x7089, 0xbc}, {0x708a, 0x01}, {0x708b, 0xac},
	{0x708c, 0x37}, {0x708d, 0xd2}, {0x708e, 0xac}, {0x708f, 0x45},
	{0x7090, 0xad}, {0x7091, 0x28}, {0x7092, 0x00}, {0x7093, 0xb8},
	{0x7094, 0x00}, {0x7095, 0xbc}, {0x7096, 0x01}, {0x7097, 0x36},
	{0x7098, 0xd3}, {0x7099, 0x30}, {0x709a, 0x04}, {0x709b, 0xe0},
	{0x709c, 0xd8}, {0x709d, 0xb4}, {0x709e, 0xe9}, {0x709f, 0x00},
	{0x70a0, 0xbe}, {0x70a1, 0x05}, {0x70a2, 0x62}, {0x70a3, 0x07},
	{0x70a4, 0xb9}, {0x70a5, 0x05}, {0x70a6, 0xad}, {0x70a7, 0xc3},
	{0x70a8, 0xcf}, {0x70a9, 0x00}, {0x70aa, 0x15}, {0x70ab, 0xc2},
	{0x70ac, 0x59}, {0x70ad, 0xc3}, {0x70ae, 0xc9}, {0x70af, 0xc0},
	{0x70b0, 0x55}, {0x70b1, 0x00}, {0x70b2, 0x46}, {0x70b3, 0xa1},
	{0x70b4, 0xb9}, {0x70b5, 0x64}, {0x70b6, 0x29}, {0x70b7, 0x00},
	{0x70b8, 0xb8}, {0x70b9, 0x02}, {0x70ba, 0xbe}, {0x70bb, 0x02},
	{0x70bc, 0xd0}, {0x70bd, 0xdc}, {0x70be, 0xac}, {0x70bf, 0xbc},
	{0x70c0, 0x01}, {0x70c1, 0x37}, {0x70c2, 0xac}, {0x70c3, 0xd2},
	{0x70c4, 0x45}, {0x70c5, 0xad}, {0x70c6, 0x28}, {0x70c7, 0x00},
	{0x70c8, 0xb8}, {0x70c9, 0x00}, {0x70ca, 0xbc}, {0x70cb, 0x01},
	{0x70cc, 0x36}, {0x70cd, 0x30}, {0x70ce, 0xe0}, {0x70cf, 0xd8},
	{0x70d0, 0xb5}, {0x70d1, 0x0b}, {0x70d2, 0xd6}, {0x70d3, 0xbe},
	{0x70d4, 0x07}, {0x70d5, 0x00}, {0x70d6, 0x62}, {0x70d7, 0x07},
	{0x70d8, 0xb9}, {0x70d9, 0x05}, {0x70da, 0xad}, {0x70db, 0xc3},
	{0x70dc, 0xcf}, {0x70dd, 0x46}, {0x70de, 0xcd}, {0x70df, 0x07},
	{0x70e0, 0xcd}, {0x70e1, 0x00}, {0x70e2, 0xe3}, {0x70e3, 0x18},
	{0x70e4, 0xc2}, {0x70e5, 0xa2}, {0x70e6, 0xb9}, {0x70e7, 0x64},
	{0x70e8, 0xd1}, {0x70e9, 0xdd}, {0x70ea, 0xac}, {0x70eb, 0xcf},
	{0x70ec, 0xdf}, {0x70ed, 0xb5}, {0x70ee, 0x19}, {0x70ef, 0x46},
	{0x70f0, 0x50}, {0x70f1, 0xb6}, {0x70f2, 0xee}, {0x70f3, 0xe8},
	{0x70f4, 0xe6}, {0x70f5, 0xbc}, {0x70f6, 0x31}, {0x70f7, 0xe1},
	{0x70f8, 0x36}, {0x70f9, 0x30}, {0x70fa, 0xd3}, {0x70fb, 0x2e},
	{0x70fc, 0x54}, {0x70fd, 0xbd}, {0x70fe, 0x03}, {0x70ff, 0xec},
	{0x7100, 0x2c}, {0x7101, 0x50}, {0x7102, 0x20}, {0x7103, 0x04},
	{0x7104, 0xb8}, {0x7105, 0x02}, {0x7106, 0xbc}, {0x7107, 0x18},
	{0x7108, 0xc7}, {0x7109, 0xb8}, {0x710a, 0x00}, {0x710b, 0x28},
	{0x710c, 0x54}, {0x710d, 0xbc}, {0x710e, 0x02}, {0x710f, 0xb4},
	{0x7110, 0xda}, {0x7111, 0xbe}, {0x7112, 0x04}, {0x7113, 0xd6},
	{0x7114, 0xd8}, {0x7115, 0xab}, {0x7116, 0x00}, {0x7117, 0x62},
	{0x7118, 0x07}, {0x7119, 0xb9}, {0x711a, 0x05}, {0x711b, 0xad},
	{0x711c, 0xc3}, {0x711d, 0xbc}, {0x711e, 0xe7}, {0x711f, 0xb9},
	{0x7120, 0x64}, {0x7121, 0x29}, {0x7122, 0x00}, {0x7123, 0xb8},
	{0x7124, 0x02}, {0x7125, 0xbe}, {0x7126, 0x00}, {0x7127, 0x45},
	{0x7128, 0xad}, {0x7129, 0xe2}, {0x712a, 0x28}, {0x712b, 0x00},
	{0x712c, 0xb8}, {0x712d, 0x00}, {0x712e, 0xe0}, {0x712f, 0xd8},
	{0x7130, 0xb4}, {0x7131, 0xe9}, {0x7132, 0xbe}, {0x7133, 0x03},
	{0x7134, 0x00}, {0x7135, 0x30}, {0x7136, 0x62}, {0x7137, 0x07},
	{0x7138, 0xb9}, {0x7139, 0x05}, {0x713a, 0xad}, {0x713b, 0xc3},
	{0x713c, 0xcf}, {0x713d, 0x42}, {0x713e, 0xe4}, {0x713f, 0xcd},
	{0x7140, 0x07}, {0x7141, 0xcd}, {0x7142, 0x00}, {0x7143, 0x00},
	{0x7144, 0x17}, {0x7145, 0xc2}, {0x7146, 0xbb}, {0x7147, 0xde},
	{0x7148, 0xcf}, {0x7149, 0xdf}, {0x714a, 0xac}, {0x714b, 0xd1},
	{0x714c, 0x44}, {0x714d, 0xac}, {0x714e, 0xb9}, {0x714f, 0x76},
	{0x7150, 0xb8}, {0x7151, 0x08}, {0x7152, 0xb6}, {0x7153, 0xfe},
	{0x7154, 0xb4}, {0x7155, 0xca}, {0x7156, 0xd6}, {0x7157, 0xd8},
	{0x7158, 0xab}, {0x7159, 0x00}, {0x715a, 0xe1}, {0x715b, 0x36},
	{0x715c, 0x30}, {0x715d, 0xd3}, {0x715e, 0xbc}, {0x715f, 0x29},
	{0x7160, 0xb4}, {0x7161, 0x1f}, {0x7162, 0xaa}, {0x7163, 0xbd},
	{0x7164, 0x01}, {0x7165, 0xb8}, {0x7166, 0x0c}, {0x7167, 0x45},
	{0x7168, 0xa4}, {0x7169, 0xbd}, {0x716a, 0x03}, {0x716b, 0xec},
	{0x716c, 0xbc}, {0x716d, 0x3d}, {0x716e, 0xc3}, {0x716f, 0xcf},
	{0x7170, 0x42}, {0x7171, 0xb8}, {0x7172, 0x00}, {0x7173, 0xe4},
	{0x7174, 0xd5}, {0x7175, 0x00}, {0x7176, 0xb6}, {0x7177, 0x00},
	{0x7178, 0x74}, {0x7179, 0xbd}, {0x717a, 0x03}, {0x717b, 0x40},
	{0x717c, 0xb5}, {0x717d, 0x39}, {0x717e, 0x58}, {0x717f, 0xdd},
	{0x7180, 0x19}, {0x7181, 0xc1}, {0x7182, 0xc8}, {0x7183, 0xbd},
	{0x7184, 0x06}, {0x7185, 0x17}, {0x7186, 0xc1}, {0x7187, 0xc6},
	{0x7188, 0xe8}, {0x7189, 0x00}, {0x718a, 0xc0}, {0x718b, 0xc8},
	{0x718c, 0xe6}, {0x718d, 0x95}, {0x718e, 0x15}, {0x718f, 0x00},
	{0x7190, 0xbc}, {0x7191, 0x19}, {0x7192, 0xb9}, {0x7193, 0xf6},
	{0x7194, 0x14}, {0x7195, 0xc1}, {0x7196, 0xd0}, {0x7197, 0xd1},
	{0x7198, 0xac}, {0x7199, 0x37}, {0x719a, 0xbc}, {0x719b, 0x35},
	{0x719c, 0x36}, {0x719d, 0x30}, {0x719e, 0xe1}, {0x719f, 0xd3},
	{0x71a0, 0x7a}, {0x71a1, 0xb6}, {0x71a2, 0x0c}, {0x71a3, 0xff},
	{0x71a4, 0xb4}, {0x71a5, 0xc7}, {0x71a6, 0xd9}, {0x71a7, 0x00},
	{0x71a8, 0xbd}, {0x71a9, 0x01}, {0x71aa, 0x56}, {0x71ab, 0xc0},
	{0x71ac, 0xda}, {0x71ad, 0xb4}, {0x71ae, 0x1f}, {0x71af, 0x56},
	{0x71b0, 0xaa}, {0x71b1, 0xbc}, {0x71b2, 0x08}, {0x71b3, 0x00},
	{0x71b4, 0x57}, {0x71b5, 0xe8}, {0x71b6, 0xb5}, {0x71b7, 0x36},
	{0x71b8, 0x00}, {0x71b9, 0x54}, {0x71ba, 0xe7}, {0x71bb, 0xc8},
	{0x71bc, 0xb4}, {0x71bd, 0x1f}, {0x71be, 0x56}, {0x71bf, 0xaa},
	{0x71c0, 0xbc}, {0x71c1, 0x08}, {0x71c2, 0x57}, {0x71c3, 0x00},
	{0x71c4, 0xb5}, {0x71c5, 0x36}, {0x71c6, 0x00}, {0x71c7, 0x54},
	{0x71c8, 0xc8}, {0x71c9, 0xb5}, {0x71ca, 0x18}, {0x71cb, 0xd9},
	{0x71cc, 0x00}, {0x71cd, 0xbd}, {0x71ce, 0x01}, {0x71cf, 0x56},
	{0x71d0, 0x08}, {0x71d1, 0x57}, {0x71d2, 0xe8}, {0x71d3, 0xb4},
	{0x71d4, 0x42}, {0x71d5, 0x00}, {0x71d6, 0x54}, {0x71d7, 0xe7},
	{0x71d8, 0xc8}, {0x71d9, 0xab}, {0x71da, 0x00}, {0x71db, 0x66},
	{0x71dc, 0x62}, {0x71dd, 0x06}, {0x71de, 0x74}, {0x71df, 0xb9},
	{0x71e0, 0x05}, {0x71e1, 0xb7}, {0x71e2, 0x14}, {0x71e3, 0x0e},
	{0x71e4, 0xb7}, {0x71e5, 0x04}, {0x71e6, 0xc8}, {0x7600, 0x04},
	{0x7601, 0x80}, {0x7602, 0x07}, {0x7603, 0x44}, {0x7604, 0x05},
	{0x7605, 0x33}, {0x7606, 0x0f}, {0x7607, 0x00}, {0x7608, 0x07},
	{0x7609, 0x40}, {0x760a, 0x04}, {0x760b, 0xe5}, {0x760c, 0x06},
	{0x760d, 0x50}, {0x760e, 0x04}, {0x760f, 0xe4}, {0x7610, 0x00},
	{0x7611, 0x00}, {0x7612, 0x06}, {0x7613, 0x5c}, {0x7614, 0x00},
	{0x7615, 0x0f}, {0x7616, 0x06}, {0x7617, 0x1c}, {0x7618, 0x00},
	{0x7619, 0x02}, {0x761a, 0x06}, {0x761b, 0xa2}, {0x761c, 0x00},
	{0x761d, 0x01}, {0x761e, 0x06}, {0x761f, 0xae}, {0x7620, 0x00},
	{0x7621, 0x0e}, {0x7622, 0x05}, {0x7623, 0x30}, {0x7624, 0x07},
	{0x7625, 0x00}, {0x7626, 0x0f}, {0x7627, 0x00}, {0x7628, 0x04},
	{0x7629, 0xe5}, {0x762a, 0x05}, {0x762b, 0x33}, {0x762c, 0x06},
	{0x762d, 0x12}, {0x762e, 0x00}, {0x762f, 0x01}, {0x7630, 0x06},
	{0x7631, 0x52}, {0x7632, 0x00}, {0x7633, 0x01}, {0x7634, 0x06},
	{0x7635, 0x5e}, {0x7636, 0x04}, {0x7637, 0xe4}, {0x7638, 0x00},
	{0x7639, 0x01}, {0x763a, 0x05}, {0x763b, 0x30}, {0x763c, 0x0f},
	{0x763d, 0x00}, {0x763e, 0x06}, {0x763f, 0xa6}, {0x7640, 0x00},
	{0x7641, 0x02}, {0x7642, 0x06}, {0x7643, 0x26}, {0x7644, 0x00},
	{0x7645, 0x02}, {0x7646, 0x05}, {0x7647, 0x33}, {0x7648, 0x06},
	{0x7649, 0x20}, {0x764a, 0x0f}, {0x764b, 0x00}, {0x764c, 0x06},
	{0x764d, 0x56}, {0x764e, 0x00}, {0x764f, 0x02}, {0x7650, 0x06},
	{0x7651, 0x16}, {0x7652, 0x05}, {0x7653, 0x33}, {0x7654, 0x06},
	{0x7655, 0x10}, {0x7656, 0x0f}, {0x7657, 0x00}, {0x7658, 0x06},
	{0x7659, 0x10}, {0x765a, 0x0f}, {0x765b, 0x00}, {0x765c, 0x06},
	{0x765d, 0x20}, {0x765e, 0x0f}, {0x765f, 0x00}, {0x7660, 0x00},
	{0x7661, 0x00}, {0x7662, 0x00}, {0x7663, 0x02}, {0x7664, 0x04},
	{0x7665, 0xe5}, {0x7666, 0x04}, {0x7667, 0xe4}, {0x7668, 0x0f},
	{0x7669, 0x00}, {0x766a, 0x00}, {0x766b, 0x00}, {0x766c, 0x00},
	{0x766d, 0x01}, {0x766e, 0x04}, {0x766f, 0xe5}, {0x7670, 0x04},
	{0x7671, 0xe4}, {0x7672, 0x0f}, {0x7673, 0x00}, {0x7674, 0x00},
	{0x7675, 0x02}, {0x7676, 0x04}, {0x7677, 0xe4}, {0x7678, 0x00},
	{0x7679, 0x02}, {0x767a, 0x04}, {0x767b, 0xc4}, {0x767c, 0x00},
	{0x767d, 0x02}, {0x767e, 0x04}, {0x767f, 0xc4}, {0x7680, 0x05},
	{0x7681, 0x83}, {0x7682, 0x0f}, {0x7683, 0x00}, {0x7684, 0x00},
	{0x7685, 0x02}, {0x7686, 0x04}, {0x7687, 0xe4}, {0x7688, 0x00},
	{0x7689, 0x02}, {0x768a, 0x04}, {0x768b, 0xc4}, {0x768c, 0x00},
	{0x768d, 0x02}, {0x768e, 0x04}, {0x768f, 0xc4}, {0x7690, 0x05},
	{0x7691, 0x83}, {0x7692, 0x03}, {0x7693, 0x0b}, {0x7694, 0x05},
	{0x7695, 0x83}, {0x7696, 0x00}, {0x7697, 0x07}, {0x7698, 0x05},
	{0x7699, 0x03}, {0x769a, 0x00}, {0x769b, 0x05}, {0x769c, 0x05},
	{0x769d, 0x32}, {0x769e, 0x05}, {0x769f, 0x30}, {0x76a0, 0x00},
	{0x76a1, 0x02}, {0x76a2, 0x05}, {0x76a3, 0x78}, {0x76a4, 0x00},
	{0x76a5, 0x01}, {0x76a6, 0x05}, {0x76a7, 0x7c}, {0x76a8, 0x03},
	{0x76a9, 0x9a}, {0x76aa, 0x05}, {0x76ab, 0x83}, {0x76ac, 0x00},
	{0x76ad, 0x04}, {0x76ae, 0x05}, {0x76af, 0x03}, {0x76b0, 0x00},
	{0x76b1, 0x03}, {0x76b2, 0x05}, {0x76b3, 0x32}, {0x76b4, 0x05},
	{0x76b5, 0x30}, {0x76b6, 0x00}, {0x76b7, 0x02}, {0x76b8, 0x05},
	{0x76b9, 0x78}, {0x76ba, 0x00}, {0x76bb, 0x01}, {0x76bc, 0x05},
	{0x76bd, 0x7c}, {0x76be, 0x03}, {0x76bf, 0x99}, {0x76c0, 0x05},
	{0x76c1, 0x83}, {0x76c2, 0x00}, {0x76c3, 0x03}, {0x76c4, 0x05},
	{0x76c5, 0x03}, {0x76c6, 0x00}, {0x76c7, 0x01}, {0x76c8, 0x05},
	{0x76c9, 0x32}, {0x76ca, 0x05}, {0x76cb, 0x30}, {0x76cc, 0x00},
	{0x76cd, 0x02}, {0x76ce, 0x05}, {0x76cf, 0x78}, {0x76d0, 0x00},
	{0x76d1, 0x01}, {0x76d2, 0x05}, {0x76d3, 0x7c}, {0x76d4, 0x03},
	{0x76d5, 0x98}, {0x76d6, 0x05}, {0x76d7, 0x83}, {0x76d8, 0x00},
	{0x76d9, 0x00}, {0x76da, 0x05}, {0x76db, 0x03}, {0x76dc, 0x00},
	{0x76dd, 0x01}, {0x76de, 0x05}, {0x76df, 0x32}, {0x76e0, 0x05},
	{0x76e1, 0x30}, {0x76e2, 0x00}, {0x76e3, 0x02}, {0x76e4, 0x05},
	{0x76e5, 0x78}, {0x76e6, 0x00}, {0x76e7, 0x01}, {0x76e8, 0x05},
	{0x76e9, 0x7c}, {0x76ea, 0x03}, {0x76eb, 0x97}, {0x76ec, 0x05},
	{0x76ed, 0x83}, {0x76ee, 0x00}, {0x76ef, 0x00}, {0x76f0, 0x05},
	{0x76f1, 0x03}, {0x76f2, 0x05}, {0x76f3, 0x32}, {0x76f4, 0x05},
	{0x76f5, 0x30}, {0x76f6, 0x00}, {0x76f7, 0x02}, {0x76f8, 0x05},
	{0x76f9, 0x78}, {0x76fa, 0x00}, {0x76fb, 0x01}, {0x76fc, 0x05},
	{0x76fd, 0x7c}, {0x76fe, 0x03}, {0x76ff, 0x96}, {0x7700, 0x05},
	{0x7701, 0x83}, {0x7702, 0x05}, {0x7703, 0x03}, {0x7704, 0x05},
	{0x7705, 0x32}, {0x7706, 0x05}, {0x7707, 0x30}, {0x7708, 0x00},
	{0x7709, 0x02}, {0x770a, 0x05}, {0x770b, 0x78}, {0x770c, 0x00},
	{0x770d, 0x01}, {0x770e, 0x05}, {0x770f, 0x7c}, {0x7710, 0x03},
	{0x7711, 0x95}, {0x7712, 0x05}, {0x7713, 0x83}, {0x7714, 0x05},
	{0x7715, 0x03}, {0x7716, 0x05}, {0x7717, 0x32}, {0x7718, 0x05},
	{0x7719, 0x30}, {0x771a, 0x00}, {0x771b, 0x02}, {0x771c, 0x05},
	{0x771d, 0x78}, {0x771e, 0x00}, {0x771f, 0x01}, {0x7720, 0x05},
	{0x7721, 0x7c}, {0x7722, 0x03}, {0x7723, 0x94}, {0x7724, 0x05},
	{0x7725, 0x83}, {0x7726, 0x00}, {0x7727, 0x01}, {0x7728, 0x05},
	{0x7729, 0x03}, {0x772a, 0x00}, {0x772b, 0x01}, {0x772c, 0x05},
	{0x772d, 0x32}, {0x772e, 0x05}, {0x772f, 0x30}, {0x7730, 0x00},
	{0x7731, 0x02}, {0x7732, 0x05}, {0x7733, 0x78}, {0x7734, 0x00},
	{0x7735, 0x01}, {0x7736, 0x05}, {0x7737, 0x7c}, {0x7738, 0x03},
	{0x7739, 0x93}, {0x773a, 0x05}, {0x773b, 0x83}, {0x773c, 0x00},
	{0x773d, 0x00}, {0x773e, 0x05}, {0x773f, 0x03}, {0x7740, 0x00},
	{0x7741, 0x00}, {0x7742, 0x05}, {0x7743, 0x32}, {0x7744, 0x05},
	{0x7745, 0x30}, {0x7746, 0x00}, {0x7747, 0x02}, {0x7748, 0x05},
	{0x7749, 0x78}, {0x774a, 0x00}, {0x774b, 0x01}, {0x774c, 0x05},
	{0x774d, 0x7c}, {0x774e, 0x03}, {0x774f, 0x92}, {0x7750, 0x05},
	{0x7751, 0x83}, {0x7752, 0x05}, {0x7753, 0x03}, {0x7754, 0x00},
	{0x7755, 0x00}, {0x7756, 0x05}, {0x7757, 0x32}, {0x7758, 0x05},
	{0x7759, 0x30}, {0x775a, 0x00}, {0x775b, 0x02}, {0x775c, 0x05},
	{0x775d, 0x78}, {0x775e, 0x00}, {0x775f, 0x01}, {0x7760, 0x05},
	{0x7761, 0x7c}, {0x7762, 0x03}, {0x7763, 0x91}, {0x7764, 0x05},
	{0x7765, 0x83}, {0x7766, 0x05}, {0x7767, 0x03}, {0x7768, 0x05},
	{0x7769, 0x32}, {0x776a, 0x05}, {0x776b, 0x30}, {0x776c, 0x00},
	{0x776d, 0x02}, {0x776e, 0x05}, {0x776f, 0x78}, {0x7770, 0x00},
	{0x7771, 0x01}, {0x7772, 0x05}, {0x7773, 0x7c}, {0x7774, 0x03},
	{0x7775, 0x90}, {0x7776, 0x05}, {0x7777, 0x83}, {0x7778, 0x05},
	{0x7779, 0x03}, {0x777a, 0x05}, {0x777b, 0x32}, {0x777c, 0x05},
	{0x777d, 0x30}, {0x777e, 0x00}, {0x777f, 0x02}, {0x7780, 0x05},
	{0x7781, 0x78}, {0x7782, 0x00}, {0x7783, 0x01}, {0x7784, 0x05},
	{0x7785, 0x7c}, {0x7786, 0x02}, {0x7787, 0x90}, {0x7788, 0x05},
	{0x7789, 0x03}, {0x778a, 0x07}, {0x778b, 0x00}, {0x778c, 0x0f},
	{0x778d, 0x00}, {0x778e, 0x08}, {0x778f, 0x30}, {0x7790, 0x08},
	{0x7791, 0xee}, {0x7792, 0x0f}, {0x7793, 0x00}, {0x7794, 0x05},
	{0x7795, 0x33}, {0x7796, 0x04}, {0x7797, 0xe5}, {0x7798, 0x06},
	{0x7799, 0x52}, {0x779a, 0x04}, {0x779b, 0xe4}, {0x779c, 0x00},
	{0x779d, 0x00}, {0x779e, 0x06}, {0x779f, 0x5e}, {0x77a0, 0x00},
	{0x77a1, 0x0f}, {0x77a2, 0x06}, {0x77a3, 0x1e}, {0x77a4, 0x00},
	{0x77a5, 0x02}, {0x77a6, 0x06}, {0x77a7, 0xa2}, {0x77a8, 0x00},
	{0x77a9, 0x01}, {0x77aa, 0x06}, {0x77ab, 0xae}, {0x77ac, 0x00},
	{0x77ad, 0x03}, {0x77ae, 0x05}, {0x77af, 0x30}, {0x77b0, 0x09},
	{0x77b1, 0x19}, {0x77b2, 0x0f}, {0x77b3, 0x00}, {0x77b4, 0x05},
	{0x77b5, 0x33}, {0x77b6, 0x04}, {0x77b7, 0xe5}, {0x77b8, 0x06},
	{0x77b9, 0x52}, {0x77ba, 0x04}, {0x77bb, 0xe4}, {0x77bc, 0x00},
	{0x77bd, 0x00}, {0x77be, 0x06}, {0x77bf, 0x5e}, {0x77c0, 0x00},
	{0x77c1, 0x0f}, {0x77c2, 0x06}, {0x77c3, 0x1e}, {0x77c4, 0x00},
	{0x77c5, 0x02}, {0x77c6, 0x06}, {0x77c7, 0xa2}, {0x77c8, 0x00},
	{0x77c9, 0x01}, {0x77ca, 0x06}, {0x77cb, 0xae}, {0x77cc, 0x00},
	{0x77cd, 0x03}, {0x77ce, 0x05}, {0x77cf, 0x30}, {0x77d0, 0x0f},
	{0x77d1, 0x00}, {0x77d2, 0x00}, {0x77d3, 0x00}, {0x77d4, 0x00},
	{0x77d5, 0x02}, {0x77d6, 0x04}, {0x77d7, 0xe5}, {0x77d8, 0x04},
	{0x77d9, 0xe4}, {0x77da, 0x05}, {0x77db, 0x33}, {0x77dc, 0x07},
	{0x77dd, 0x10}, {0x77de, 0x00}, {0x77df, 0x00}, {0x77e0, 0x01},
	{0x77e1, 0xbb}, {0x77e2, 0x00}, {0x77e3, 0x00}, {0x77e4, 0x01},
	{0x77e5, 0xaa}, {0x77e6, 0x00}, {0x77e7, 0x00}, {0x77e8, 0x01},
	{0x77e9, 0x99}, {0x77ea, 0x00}, {0x77eb, 0x00}, {0x77ec, 0x01},
	{0x77ed, 0x88}, {0x77ee, 0x00}, {0x77ef, 0x00}, {0x77f0, 0x01},
	{0x77f1, 0x77}, {0x77f2, 0x00}, {0x77f3, 0x00}, {0x77f4, 0x01},
	{0x77f5, 0x66}, {0x77f6, 0x00}, {0x77f7, 0x00}, {0x77f8, 0x01},
	{0x77f9, 0x55}, {0x77fa, 0x00}, {0x77fb, 0x00}, {0x77fc, 0x01},
	{0x77fd, 0x44}, {0x77fe, 0x00}, {0x77ff, 0x00}, {0x7800, 0x01},
	{0x7801, 0x33}, {0x7802, 0x00}, {0x7803, 0x00}, {0x7804, 0x01},
	{0x7805, 0x22}, {0x7806, 0x00}, {0x7807, 0x00}, {0x7808, 0x01},
	{0x7809, 0x11}, {0x780a, 0x00}, {0x780b, 0x00}, {0x780c, 0x01},
	{0x780d, 0x00}, {0x780e, 0x01}, {0x780f, 0xff}, {0x7810, 0x07},
	{0x7811, 0x00}, {0x7812, 0x02}, {0x7813, 0xa0}, {0x7814, 0x0f},
	{0x7815, 0x00}, {0x7816, 0x08}, {0x7817, 0x35}, {0x7818, 0x06},
	{0x7819, 0x52}, {0x781a, 0x04}, {0x781b, 0xe4}, {0x781c, 0x00},
	{0x781d, 0x00}, {0x781e, 0x06}, {0x781f, 0x5e}, {0x7820, 0x05},
	{0x7821, 0x33}, {0x7822, 0x09}, {0x7823, 0x19}, {0x7824, 0x06},
	{0x7825, 0x1e}, {0x7826, 0x05}, {0x7827, 0x33}, {0x7828, 0x00},
	{0x7829, 0x01}, {0x782a, 0x06}, {0x782b, 0x24}, {0x782c, 0x06},
	{0x782d, 0x20}, {0x782e, 0x0f}, {0x782f, 0x00}, {0x7830, 0x08},
	{0x7831, 0x35}, {0x7832, 0x07}, {0x7833, 0x10}, {0x7834, 0x00},
	{0x7835, 0x00}, {0x7836, 0x01}, {0x7837, 0xbb}, {0x7838, 0x00},
	{0x7839, 0x00}, {0x783a, 0x01}, {0x783b, 0xaa}, {0x783c, 0x00},
	{0x783d, 0x00}, {0x783e, 0x01}, {0x783f, 0x99}, {0x7840, 0x00},
	{0x7841, 0x00}, {0x7842, 0x01}, {0x7843, 0x88}, {0x7844, 0x00},
	{0x7845, 0x00}, {0x7846, 0x01}, {0x7847, 0x77}, {0x7848, 0x00},
	{0x7849, 0x00}, {0x784a, 0x01}, {0x784b, 0x66}, {0x784c, 0x00},
	{0x784d, 0x00}, {0x784e, 0x01}, {0x784f, 0x55}, {0x7850, 0x00},
	{0x7851, 0x00}, {0x7852, 0x01}, {0x7853, 0x44}, {0x7854, 0x00},
	{0x7855, 0x00}, {0x7856, 0x01}, {0x7857, 0x33}, {0x7858, 0x00},
	{0x7859, 0x00}, {0x785a, 0x01}, {0x785b, 0x22}, {0x785c, 0x00},
	{0x785d, 0x00}, {0x785e, 0x01}, {0x785f, 0x11}, {0x7860, 0x00},
	{0x7861, 0x00}, {0x7862, 0x01}, {0x7863, 0x00}, {0x7864, 0x07},
	{0x7865, 0x00}, {0x7866, 0x01}, {0x7867, 0xff}, {0x7868, 0x02},
	{0x7869, 0xa0}, {0x786a, 0x0f}, {0x786b, 0x00}, {0x786c, 0x08},
	{0x786d, 0x3a}, {0x786e, 0x08}, {0x786f, 0x6a}, {0x7870, 0x0f},
	{0x7871, 0x00}, {0x7872, 0x04}, {0x7873, 0xc0}, {0x7874, 0x09},
	{0x7875, 0x19}, {0x7876, 0x04}, {0x7877, 0x99}, {0x7878, 0x07},
	{0x7879, 0x14}, {0x787a, 0x00}, {0x787b, 0x01}, {0x787c, 0x04},
	{0x787d, 0xa4}, {0x787e, 0x00}, {0x787f, 0x0f}, {0x7880, 0x00},
	{0x7881, 0x0f}, {0x7882, 0x04}, {0x7883, 0xa6}, {0x7884, 0x00},
	{0x7885, 0x00}, {0x7886, 0x04}, {0x7887, 0xa0}, {0x7888, 0x04},
	{0x7889, 0x80}, {0x788a, 0x04}, {0x788b, 0x00}, {0x788c, 0x05},
	{0x788d, 0x03}, {0x788e, 0x06}, {0x788f, 0x00}, {0x7890, 0x0f},
	{0x7891, 0x00}, {0x7892, 0x0f}, {0x7893, 0x00}, {0x7894, 0x0f},
	{0x7895, 0x00},

	{0x30b0, 0x08},  // HTS high byte
	{0x30b1, 0x98},  // HTS low byte 2200
	{0x30b2, 0x04},  // VTS high byte (default)
	{0x30b3, 0x65},  // VTS low byte 1125 (default)
	{0x3196, 0x00},  // Not documented
	{0x3197, 0x0a},  // Not documented
	{0x3195, 0x26},  // VFIFO read level
	{0x30bb, 0x40},  // LCG/HCG analog gain
	{0x315a, 0x02},  // Digital Gain for HCG, MSB
	{0x315b, 0x00},  // Digital Gain for HCG, LSB
	{OV2718_TABLE_END}
};

static struct ov2718_reg ov2718_regs_mode720p[] = {
	{0x30a8, 0x01},  // Output data path horizontal offset high byte (default)
	{0x30a9, 0x49},  // Output data path horizontal offset low byte 4
	{0x30aa, 0x00},  // Output data path vertical offset high byte (default)
	{0x30ab, 0xbc},  // Output data path vertical offset low byte 4
	{0x30ac, 0x05},  // Output data path horizontal size high byte
	{0x30ad, 0x00},  // Output data path horizontal size low byte 1280
	{0x30ae, 0x02},  // Output data path vertical size high byte
	{0x30af, 0xd0},  // Output data path vertical size low byte 720
	{0x3012, 0x01},  // Streaming = 1
	{OV2718_TABLE_END}
};

static struct ov2718_reg ov2718_regs_mode1080p[] = {
	{0x30a8, 0x00},  // Output data path horizontal offset high byte (default)
	{0x30a9, 0x09},  // Output data path horizontal offset low byte 4
	{0x30aa, 0x00},  // Output data path vertical offset high byte (default)
	{0x30ab, 0x09},  // Output data path vertical offset low byte 4
	{0x30ac, 0x07},  // Output data path horizontal size high byte
	{0x30ad, 0x80},  // Output data path horizontal size low byte 1920
	{0x30ae, 0x04},  // Output data path vertical size high byte
	{0x30af, 0x38},  // Output data path vertical size low byte 1080
	{0x3012, 0x01},  // Streaming = 1
	{OV2718_TABLE_END}
};

struct ov2718_color_format {
	u32 code;
	enum v4l2_colorspace colorspace;
};

struct ov2718_mode {
	u32 width;
	u32 height;
	u32 fps;
	u32 vts;
	const struct ov2718_reg *regs;
};

struct ov2718_priv {
	struct v4l2_subdev subdev;
	struct v4l2_ctrl_handler hdl;
	struct {
		/* gain cluster */
		struct v4l2_ctrl *auto_gain;
		struct v4l2_ctrl *gain;
	};
	struct {
		/* exposure cluster */
		struct v4l2_ctrl *auto_exp;
		struct v4l2_ctrl *exp;
		struct v4l2_ctrl *exp_abs;
	};
	struct {
		/* white balance cluster */
		struct v4l2_ctrl *awb;
		struct v4l2_ctrl *red_balance;
		struct v4l2_ctrl *blue_balance;
	};
	struct v4l2_ctrl *hflip;
	struct v4l2_ctrl *vflip;
	const struct ov2718_reg *regs_init;
	const struct ov2718_color_format *cfmt;
	const struct ov2718_mode *mode;
	struct gpio_desc *reset_gpio;
	struct gpio_desc *pwdn_gpio;
};

/*
 * Supported revisions
 */
static const struct ov2718_reg *ov2718_regs_init[] = {
	ov2718_regs_init_r1,
	ov2718_regs_init_r2
};

/*
 * Supported color formats
 */
static const struct ov2718_color_format ov2718_cfmts[] = {
	{
		.code		= MEDIA_BUS_FMT_SBGGR12_1X12,
		.colorspace	= V4L2_COLORSPACE_SRGB
	}
};

/*
 * Supported modes
 */
static const struct ov2718_mode ov2718_modes[] = {
	{
		.width	= 1280,
		.height	= 720,
		.fps	= 30,
		.vts	= 1125,
		.regs	= ov2718_regs_mode720p
	},
	{
		.width	= 1920,
		.height	= 1080,
		.fps	= 30,
		.vts	= 1125,
		.regs	= ov2718_regs_mode1080p
	}
};

static int reg_read(struct i2c_client *client, u16 reg, u8 *val)
{
	int ret;
	/* We have 16-bit i2c addresses - care for endianness */
	u8 data[2] = { reg >> 8, reg & 0xff };

	ret = i2c_master_send(client, data, 2);
	if (ret < 2) {
		dev_err(&client->dev, "i2c read error, reg: 0x%x\n", reg);
		return ret < 0 ? ret : -EIO;
	}

	ret = i2c_master_recv(client, val, 1);
	if (ret < 1) {
		dev_err(&client->dev, "i2c read error, reg: 0x%x\n", reg);
		return ret < 0 ? ret : -EIO;
	}
	return 0;
}

static int reg_write(struct i2c_client *client, u16 reg, u8 val)
{
	int ret;
	u8 data[3] = { reg >> 8, reg & 0xff, val };

	ret = i2c_master_send(client, data, 3);
	if (ret < 3) {
		dev_err(&client->dev, "i2c write error, reg: 0x%x\n", reg);
		return ret < 0 ? ret : -EIO;
	}
	return 0;
}

static int ov2718_write_array(struct i2c_client *client,
			      const struct ov2718_reg *vals)
{
	int ret;

	for (; vals->addr != OV2718_TABLE_END; vals++) {
		if (vals->addr == OV2718_TABLE_WAIT_MS) {
			msleep(vals->val);
			continue;
		}
		ret = reg_write(client, vals->addr, vals->val);
		if (ret)
			return ret;
	}
	return 0;
}

static struct ov2718_priv *to_ov2718(const struct i2c_client *client)
{
	return container_of(i2c_get_clientdata(client),
			    struct ov2718_priv, subdev);
}

static int ov2718_enum_mbus_code(struct v4l2_subdev *sd,
				 struct v4l2_subdev_pad_config *cfg,
				 struct v4l2_subdev_mbus_code_enum *code)
{
	if (code->pad || code->index >= ARRAY_SIZE(ov2718_cfmts))
		return -EINVAL;

	code->code = ov2718_cfmts[code->index].code;
	return 0;
}

static int ov2718_cropcap(struct v4l2_subdev *sd, struct v4l2_cropcap *a)
{
	a->bounds.left			= 0;
	a->bounds.top			= 0;
	a->bounds.width			= OV2718_MAX_WIDTH;
	a->bounds.height		= OV2718_MAX_HEIGHT;
	a->defrect			= a->bounds;
	a->type				= V4L2_BUF_TYPE_VIDEO_CAPTURE;
	a->pixelaspect.numerator	= 1;
	a->pixelaspect.denominator	= 1;

	return 0;
}

static int ov2718_g_mbus_config(struct v4l2_subdev *sd,
				struct v4l2_mbus_config *cfg)
{
	cfg->type = V4L2_MBUS_CSI2;
	cfg->flags = V4L2_MBUS_CSI2_4_LANE | V4L2_MBUS_CSI2_CHANNEL_0 |
					V4L2_MBUS_CSI2_CONTINUOUS_CLOCK;
	return 0;
}

static int ov2718_set_gain(struct i2c_client *client, s32 gain)
{
	u8 pow = gain / 16, frac = gain % 16;
	u8 again;  // analog gain = 2^again
	u16 dgain; // digital gain (6.8)
	int ret;

	if (pow > 8) {
		// Set maximum gain (~512)
		again = 3;
		dgain = 0x3fff;
	} else {
		again = pow < 3 ? pow : 3;
		dgain = (0x100 + (frac << 4)) << (pow - again);
	}

	ret = reg_write(client, REG_ANALOG_GAIN,
			REG_AGAIN_LINEAR_EN | again);
	if (ret)
		return ret;

	ret = reg_write(client, REG_DIG_GAIN_HCG_HIGH, dgain >> 8);
	if (ret)
		return ret;

	ret = reg_write(client, REG_DIG_GAIN_HCG_LOW, dgain & 0xff);
	return ret;
}

static int ov2718_set_exposure(struct i2c_client *client, s32 exposure)
{
	u8 val;
	int ret;

	val = (u8)((exposure >> 12) & 0xff);
	ret = reg_write(client, REG_EXPOSURE_HIGH, val);
	if (ret)
		return ret;

	val = (u8)((exposure >> 4) & 0xff);
	ret = reg_write(client, REG_EXPOSURE_LOW, val);
	return ret;
}

/* Convert balance to gain (8.8) */
static u16 balance_to_gain(s32 balance)
{
	return 256 * (128 + balance) / (128 - balance);
}

static int ov2718_set_white_balance(struct i2c_client *client,
				    s32 red_balance, s32 blue_balance)
{
	u16 gain;
	int ret;

	// Set red gain
	gain = balance_to_gain(red_balance);
	ret = reg_write(client, REG_RED_GAIN_HCG_HIGH, gain >> 8);
	if (ret)
		return ret;
	ret = reg_write(client, REG_RED_GAIN_HCG_LOW, gain & 0xff);
	if (ret)
		return ret;

	// Set blue gain
	gain = balance_to_gain(blue_balance);
	ret = reg_write(client, REG_BLUE_GAIN_HCG_HIGH, gain >> 8);
	if (ret)
		return ret;
	ret = reg_write(client, REG_BLUE_GAIN_HCG_LOW, gain & 0xff);
	return ret;
}

static int ov2718_set_hflip(struct i2c_client *client, u32 hflip)
{
	u8 en, cfa, offset, ret;

	ret = reg_read(client, REG_READ_MODE, &en);
	if (ret)
		return ret;
	ret = reg_read(client, REG_ISP_SETTING, &cfa);
	if (ret)
		return ret;
	ret = reg_read(client, REG_ODP_H_OFFS_L, &offset);
	if (ret)
		return ret;
	if (hflip) {
		en &= ~REG_RMODE_MIRROR_EN;
		cfa &= ~REG_CFA_FLIP_EN;
		offset &= ~REG_H_OFFS_FLIP_EN;
	} else {
		en |= REG_RMODE_MIRROR_EN;
		cfa |= REG_CFA_FLIP_EN;
		offset |= REG_H_OFFS_FLIP_EN;
	}
	ret = reg_write(client, REG_READ_MODE, en);
	if (ret)
		return ret;
	ret = reg_write(client, REG_ISP_SETTING, cfa);
	if (ret)
		return ret;
	return reg_write(client, REG_ODP_H_OFFS_L, offset);
}

static int ov2718_set_vflip(struct i2c_client *client, u32 vflip)
{
	u8 en, ret;

	ret = reg_read(client, REG_READ_MODE, &en);
	if (ret)
		return ret;
	if (vflip)
		en |= REG_RMODE_FLIP_EN;
	else
		en &= ~REG_RMODE_FLIP_EN;
	return reg_write(client, REG_READ_MODE, en);
}

/* Find a data format by a pixel code in an array */
static const struct ov2718_color_format
			*ov2718_find_datafmt(u32 code)
{
	int i;

	for (i = 0; i < ARRAY_SIZE(ov2718_cfmts); i++)
		if (ov2718_cfmts[i].code == code)
			return &ov2718_cfmts[i];

	return NULL;
}

/* Select mode with nearest higher resolution */
static const struct ov2718_mode *ov2718_select_mode(u32 *width, u32 *height)
{
	int i;

	for (i = 0; i < ARRAY_SIZE(ov2718_modes); i++) {
		if (ov2718_modes[i].width  >= *width &&
		    ov2718_modes[i].height >= *height)
			break;
	}

	if (i == ARRAY_SIZE(ov2718_modes))
		i = ARRAY_SIZE(ov2718_modes) - 1;

	*width = ov2718_modes[i].width;
	*height = ov2718_modes[i].height;

	return &ov2718_modes[i];
}

static int ov2718_set_fmt(struct v4l2_subdev *sd,
			  struct v4l2_subdev_pad_config *cfg,
			  struct v4l2_subdev_format *format)
{
	struct i2c_client *client = v4l2_get_subdevdata(sd);
	struct ov2718_priv *priv = to_ov2718(client);
	struct v4l2_mbus_framefmt *mf = &format->format;
	const struct ov2718_color_format *fmt;
	const struct ov2718_mode *mode;
	int ret;

	if (format->pad)
		return -EINVAL;

	fmt = ov2718_find_datafmt(mf->code);

	if (!fmt) {
		if (format->which == V4L2_SUBDEV_FORMAT_ACTIVE)
			return -EINVAL;
		mf->code	= ov2718_cfmts[0].code;
		mf->colorspace	= ov2718_cfmts[0].colorspace;
	}

	mode = ov2718_select_mode(&mf->width, &mf->height);
	mf->field = V4L2_FIELD_NONE;

	if (format->which == V4L2_SUBDEV_FORMAT_TRY) {
		cfg->try_fmt = *mf;
		return 0;
	}

	ret = ov2718_write_array(client, mode->regs);
	if (ret < 0)
		return ret;

	/* Set horizontal flip */
	ret = ov2718_set_hflip(client, priv->hflip->cur.val);
	if (ret < 0)
		return ret;

	/* Set vertical flip */
	ret = ov2718_set_vflip(client, priv->vflip->cur.val);
	if (ret < 0)
		return ret;

	priv->cfmt = fmt;
	priv->mode = mode;
	return 0;
}

static int ov2718_get_fmt(struct v4l2_subdev *sd,
			  struct v4l2_subdev_pad_config *cfg,
			  struct v4l2_subdev_format *format)
{
	struct i2c_client *client = v4l2_get_subdevdata(sd);
	struct ov2718_priv *priv = to_ov2718(client);
	struct v4l2_mbus_framefmt *mf = &format->format;

	if (format->pad)
		return -EINVAL;

	if (!priv->mode) {
		u32 width = OV2718_MAX_WIDTH, height = OV2718_MAX_HEIGHT;

		priv->mode = ov2718_select_mode(&width, &height);
		priv->cfmt = &ov2718_cfmts[0];
	}

	mf->code	= priv->cfmt->code;
	mf->colorspace	= priv->cfmt->colorspace;
	mf->width	= priv->mode->width;
	mf->height	= priv->mode->height;
	mf->field	= V4L2_FIELD_NONE;

	return 0;
}

static int ov2718_s_crop(struct v4l2_subdev *sd, const struct v4l2_crop *a)
{
	return -EINVAL;
}

static int ov2718_g_parm(struct v4l2_subdev *sd, struct v4l2_streamparm *param)
{
	struct i2c_client *client = v4l2_get_subdevdata(sd);
	struct ov2718_priv *priv = to_ov2718(client);

	if (param->type != V4L2_BUF_TYPE_VIDEO_CAPTURE)
		return -EINVAL;

	param->parm.capture = (struct v4l2_captureparm) {
		.capability = V4L2_CAP_TIMEPERFRAME,
		.timeperframe = {
			.numerator = 1,
			.denominator = priv->mode->fps
		}
	};

	return 0;
}

/* The exposure value is in units of line period / 16. */
static u32 exposure_to_100us(struct ov2718_priv *priv, u32 value)
{
	return value * (USEC_PER_SEC / 100) /
			(priv->mode->vts * priv->mode->fps) / 16;
}

static u32 exposure_from_100us(struct ov2718_priv *priv, u32 value)
{
	return value * (priv->mode->vts * priv->mode->fps) * 16 /
			(USEC_PER_SEC / 100);
}

static int ov2718_s_ctrl(struct v4l2_ctrl *ctrl)
{
	struct ov2718_priv *priv = container_of(ctrl->handler,
						struct ov2718_priv, hdl);
	struct v4l2_subdev *sd = &priv->subdev;
	struct i2c_client *client = v4l2_get_subdevdata(sd);

	// Note: Autogain, AE & AWB are not working - no support by sensor.
	switch (ctrl->id) {
	case V4L2_CID_AUTOGAIN:
		return ov2718_set_gain(client, priv->gain->val);

	case V4L2_CID_EXPOSURE_AUTO: {
		u32 exposure;

		if (priv->exp_abs->is_new) {
			exposure = exposure_from_100us(priv,
						       priv->exp_abs->val);
			*priv->exp->p_cur.p_s32 = exposure;
		} else {
			exposure = priv->exp->val;
			*priv->exp_abs->p_cur.p_s32 =
					exposure_to_100us(priv, exposure);
		}
		return ov2718_set_exposure(client, exposure);
	}

	case V4L2_CID_AUTO_WHITE_BALANCE:
		return ov2718_set_white_balance(client, priv->red_balance->val,
						priv->blue_balance->val);

	case V4L2_CID_HFLIP:
		return ov2718_set_hflip(client, ctrl->val);

	case V4L2_CID_VFLIP:
		return ov2718_set_vflip(client, ctrl->val);
	}
	return -EINVAL;
}

#ifdef CONFIG_VIDEO_ADV_DEBUG
static int ov2718_get_register(struct v4l2_subdev *sd,
			       struct v4l2_dbg_register *reg)
{
	struct i2c_client *client = v4l2_get_subdevdata(sd);
	int ret;
	u8 val;

	if (reg->reg & ~0xffff)
		return -EINVAL;

	reg->size = 1;

	ret = reg_read(client, reg->reg, &val);
	if (!ret)
		reg->val = (__u64)val;

	return ret;
}

static int ov2718_set_register(struct v4l2_subdev *sd,
			       const struct v4l2_dbg_register *reg)
{
	struct i2c_client *client = v4l2_get_subdevdata(sd);

	if (reg->reg & ~0xffff || reg->val & ~0xff)
		return -EINVAL;

	return reg_write(client, reg->reg, reg->val);
}
#endif

static int ov2718_s_power(struct v4l2_subdev *sd, int on)
{
	struct i2c_client *client = v4l2_get_subdevdata(sd);
	struct ov2718_priv *priv = to_ov2718(client);
	u8 reg_swf_ctrl1;
	int ret;

	dev_dbg(&client->dev, "power %s\n", on ? "on" : "off");
	if (priv->pwdn_gpio) {
		ret = gpiod_direction_output(priv->pwdn_gpio, !on);
		if (ret || !on)
			return ret;
		msleep(20);
	} else if (!on) {
		ret = reg_read(client, REG_SFW_CTRL1, &reg_swf_ctrl1);
		if (ret)
			return ret;
		/* sleep mode */
		return reg_write(client, REG_SFW_CTRL1,
				 reg_swf_ctrl1 & ~REG_STREAMING_EN);
	}

	ret = ov2718_write_array(client, priv->regs_init);
	if (ret)
		return ret;

	ret = ov2718_set_gain(client, priv->gain->cur.val);
	if (ret < 0)
		return ret;

	ret = ov2718_set_exposure(client, priv->exp->cur.val);
	if (ret < 0)
		return ret;

	return ov2718_set_white_balance(client, priv->red_balance->cur.val,
					priv->blue_balance->cur.val);
}

static const struct v4l2_ctrl_ops ov2718_ctrl_ops = {
	.s_ctrl = ov2718_s_ctrl,
};

static struct v4l2_subdev_core_ops ov2718_subdev_core_ops = {
#ifdef CONFIG_VIDEO_ADV_DEBUG
	.g_register = ov2718_get_register,
	.s_register = ov2718_set_register,
#endif
	.s_power = ov2718_s_power,
};

static struct v4l2_subdev_video_ops ov2718_subdev_video_ops = {
	.cropcap	= ov2718_cropcap,
	.s_crop		= ov2718_s_crop,
	.g_parm		= ov2718_g_parm,
	.g_mbus_config	= ov2718_g_mbus_config,
};

static const struct v4l2_subdev_pad_ops ov2718_subdev_pad_ops = {
	.enum_mbus_code = ov2718_enum_mbus_code,
	.get_fmt	= ov2718_get_fmt,
	.set_fmt	= ov2718_set_fmt,
};

static struct v4l2_subdev_ops ov2718_subdev_ops = {
	.core	= &ov2718_subdev_core_ops,
	.video	= &ov2718_subdev_video_ops,
	.pad	= &ov2718_subdev_pad_ops,
};

static int ov2718_probe(struct i2c_client *client,
			const struct i2c_device_id *did)
{
	struct ov2718_priv *priv;
	u8 id_high, id_low, sub_id;
	u16 id;
	int ret, rev;

	priv = devm_kzalloc(&client->dev, sizeof(*priv), GFP_KERNEL);
	if (!priv)
		return -ENOMEM;

	priv->reset_gpio = devm_gpiod_get_optional(&client->dev, "reset",
			GPIOD_OUT_LOW);
	if (!priv->reset_gpio)
		dev_dbg(&client->dev, "reset gpio is not specified!\n");

	priv->pwdn_gpio = devm_gpiod_get_optional(&client->dev, "pwdn",
			GPIOD_OUT_LOW);
	if (!priv->pwdn_gpio)
		dev_dbg(&client->dev, "pwdn gpio is not specified!\n");
	msleep(20);

	ret = reg_read(client, REG_CHIP_ID_HIGH, &id_high);
	if (ret)
		return ret;

	ret = reg_read(client, REG_CHIP_ID_LOW, &id_low);
	if (ret)
		return ret;

	ret = reg_read(client, REG_CHIP_SUB_ID, &sub_id);
	if (ret)
		return ret;

	id = (id_high << 8) | id_low;
	dev_info(&client->dev, "chip id 0x%04x, sub id 0x%02x\n", id, sub_id);

	if (id != OV2718_CHIP_ID) {
		dev_err(&client->dev, "chip id mismatch\n");
		return -ENODEV;
	}

	switch (sub_id) {
	case REG_CHIP_SUB_ID_R1:
		rev = 1;
		break;
	case REG_CHIP_SUB_ID_R2:
		rev = 2;
		break;
	default:
		rev = (sub_id < REG_CHIP_SUB_ID_R2) ? 1 : 2;
		dev_warn(&client->dev,
			 "chip sub id mismatch, selected rev: %d\n", rev);
	};

	priv->regs_init = ov2718_regs_init[rev-1];
	priv->cfmt = &ov2718_cfmts[0];
	priv->mode = &ov2718_modes[0];

	v4l2_i2c_subdev_init(&priv->subdev, client, &ov2718_subdev_ops);
	v4l2_ctrl_handler_init(&priv->hdl, 0);
	priv->auto_gain = v4l2_ctrl_new_std(&priv->hdl, &ov2718_ctrl_ops,
		V4L2_CID_AUTOGAIN, 0, 1, 1, 0);
	priv->auto_gain->is_private = 1;
	priv->gain = v4l2_ctrl_new_std(&priv->hdl, &ov2718_ctrl_ops,
		V4L2_CID_GAIN, 0, 95, 1, 0);
	priv->auto_exp = v4l2_ctrl_new_std_menu(&priv->hdl, &ov2718_ctrl_ops,
		V4L2_CID_EXPOSURE_AUTO,
		V4L2_EXPOSURE_MANUAL, 0, V4L2_EXPOSURE_MANUAL);
	priv->auto_exp->is_private = 1;
	priv->exp = v4l2_ctrl_new_std(&priv->hdl, &ov2718_ctrl_ops,
		V4L2_CID_EXPOSURE, 1, 17600, 1, 17280);
	priv->exp_abs = v4l2_ctrl_new_std(&priv->hdl, &ov2718_ctrl_ops,
		V4L2_CID_EXPOSURE_ABSOLUTE, 1, 332, 1, 326);
	priv->awb = v4l2_ctrl_new_std(&priv->hdl, &ov2718_ctrl_ops,
		V4L2_CID_AUTO_WHITE_BALANCE, 0, 1, 1, 1);
	priv->awb->is_private = 1;
	priv->red_balance = v4l2_ctrl_new_std(&priv->hdl, &ov2718_ctrl_ops,
		V4L2_CID_RED_BALANCE, -112, 112, 1, 0);
	priv->red_balance->is_private = 1;
	priv->blue_balance = v4l2_ctrl_new_std(&priv->hdl, &ov2718_ctrl_ops,
		V4L2_CID_BLUE_BALANCE, -112, 112, 1, 0);
	priv->blue_balance->is_private = 1;
	priv->hflip = v4l2_ctrl_new_std(&priv->hdl, &ov2718_ctrl_ops,
					V4L2_CID_HFLIP, 0, 1, 1, 0);
	priv->vflip = v4l2_ctrl_new_std(&priv->hdl, &ov2718_ctrl_ops,
					V4L2_CID_VFLIP, 0, 1, 1, 0);
	priv->subdev.ctrl_handler = &priv->hdl;
	if (priv->hdl.error)
		return priv->hdl.error;
	v4l2_ctrl_cluster(2, &priv->auto_gain);
	v4l2_ctrl_cluster(3, &priv->auto_exp);
	v4l2_ctrl_cluster(3, &priv->awb);
	v4l2_ctrl_handler_setup(&priv->hdl);
	v4l2_async_register_subdev(&priv->subdev);

	return 0;
}

static int ov2718_remove(struct i2c_client *client)
{
	struct ov2718_priv *priv = to_ov2718(client);

	v4l2_async_unregister_subdev(&priv->subdev);
	v4l2_ctrl_handler_free(&priv->hdl);
	return 0;
}

static const struct i2c_device_id ov2718_id[] = {
	{ "ov2718", 0 },
	{ /* sentinel */ }
};
MODULE_DEVICE_TABLE(i2c, ov2718_id);

static struct i2c_driver ov2718_i2c_driver = {
	.driver = {
		.name = "ov2718",
	},
	.probe    = ov2718_probe,
	.remove   = ov2718_remove,
	.id_table = ov2718_id,
};

module_i2c_driver(ov2718_i2c_driver);

MODULE_DESCRIPTION("SoC Camera driver for ov2718");
MODULE_LICENSE("GPL v2");
