{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561843141614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561843141627 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 29 23:19:01 2019 " "Processing started: Sat Jun 29 23:19:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561843141627 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561843141627 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projekt_na_vhdl-a -c projekt_na_vhdl-a " "Command: quartus_map --read_settings_files=on --write_settings_files=off projekt_na_vhdl-a -c projekt_na_vhdl-a" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561843141627 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1561843142216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-vga_controller_arch " "Found design unit 1: vga_controller-vga_controller_arch" {  } { { "vga_controller.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/vga_controller.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561843153375 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/vga_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561843153375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561843153375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/modelsim/vga_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simulation/modelsim/vga_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_tb-vga_tb_arch " "Found design unit 1: vga_tb-vga_tb_arch" {  } { { "simulation/modelsim/vga_tb.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/simulation/modelsim/vga_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561843153375 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_tb " "Found entity 1: vga_tb" {  } { { "simulation/modelsim/vga_tb.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/simulation/modelsim/vga_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561843153375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561843153375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sampler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sampler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sampler-sampler_arch " "Found design unit 1: sampler-sampler_arch" {  } { { "sampler.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/sampler.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561843153385 ""} { "Info" "ISGN_ENTITY_NAME" "1 sampler " "Found entity 1: sampler" {  } { { "sampler.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/sampler.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561843153385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561843153385 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sampler " "Elaborating entity \"sampler\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1561843153419 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Q_int sampler.vhd(20) " "VHDL Signal Declaration warning at sampler.vhd(20): used implicit default value for signal \"Q_int\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sampler.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/sampler.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561843153419 "|sampler"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[0\] GND " "Pin \"Q\[0\]\" is stuck at GND" {  } { { "sampler.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/sampler.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561843153792 "|sampler|Q[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[1\] GND " "Pin \"Q\[1\]\" is stuck at GND" {  } { { "sampler.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/sampler.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561843153792 "|sampler|Q[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[2\] GND " "Pin \"Q\[2\]\" is stuck at GND" {  } { { "sampler.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/sampler.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561843153792 "|sampler|Q[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[3\] GND " "Pin \"Q\[3\]\" is stuck at GND" {  } { { "sampler.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/sampler.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561843153792 "|sampler|Q[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[4\] GND " "Pin \"Q\[4\]\" is stuck at GND" {  } { { "sampler.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/sampler.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561843153792 "|sampler|Q[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[5\] GND " "Pin \"Q\[5\]\" is stuck at GND" {  } { { "sampler.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/sampler.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561843153792 "|sampler|Q[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[6\] GND " "Pin \"Q\[6\]\" is stuck at GND" {  } { { "sampler.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/sampler.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561843153792 "|sampler|Q[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[7\] GND " "Pin \"Q\[7\]\" is stuck at GND" {  } { { "sampler.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/sampler.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561843153792 "|sampler|Q[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1561843153792 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1561843153942 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561843153942 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[0\] " "No output dependent on input pin \"X\[0\]\"" {  } { { "sampler.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/sampler.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561843153992 "|sampler|X[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[1\] " "No output dependent on input pin \"X\[1\]\"" {  } { { "sampler.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/sampler.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561843153992 "|sampler|X[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[2\] " "No output dependent on input pin \"X\[2\]\"" {  } { { "sampler.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/sampler.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561843153992 "|sampler|X[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[3\] " "No output dependent on input pin \"X\[3\]\"" {  } { { "sampler.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/sampler.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561843153992 "|sampler|X[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[4\] " "No output dependent on input pin \"X\[4\]\"" {  } { { "sampler.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/sampler.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561843153992 "|sampler|X[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[5\] " "No output dependent on input pin \"X\[5\]\"" {  } { { "sampler.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/sampler.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561843153992 "|sampler|X[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[6\] " "No output dependent on input pin \"X\[6\]\"" {  } { { "sampler.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/sampler.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561843153992 "|sampler|X[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X\[7\] " "No output dependent on input pin \"X\[7\]\"" {  } { { "sampler.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/sampler.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561843153992 "|sampler|X[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST " "No output dependent on input pin \"RST\"" {  } { { "sampler.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/sampler.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561843153992 "|sampler|RST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "sampler.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/sampler.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561843153992 "|sampler|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CE " "No output dependent on input pin \"CE\"" {  } { { "sampler.vhd" "" { Text "D:/VHDL_MAXimator/Workspace/VHDL_projekt/sampler.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561843153992 "|sampler|CE"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1561843153992 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1561843153992 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1561843153992 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1561843153992 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561843154027 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 29 23:19:14 2019 " "Processing ended: Sat Jun 29 23:19:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561843154027 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561843154027 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561843154027 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561843154027 ""}
