// Seed: 2445562486
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  if (1) reg id_4 = 1, id_5, id_6;
  else begin
    begin
      begin
        wire id_7, id_8;
        always begin
          if (1) id_5 = 1;
          @(posedge {id_4 ? 1 : 1{(1)}} or posedge 1 & 1) id_6 <= id_4;
          if (id_6) assign id_8 = 1;
        end
      end
    end
  end
  wire id_9;
  reg  id_10;
  initial #1 id_6 <= id_10;
  wire id_11;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input tri1 id_2,
    input uwire id_3,
    input tri1 id_4,
    input supply1 id_5,
    input tri1 id_6,
    output wor id_7
    , id_14,
    input tri id_8,
    output supply0 id_9,
    input tri0 id_10,
    output supply1 id_11,
    input tri1 id_12
);
  assign id_14 = id_1;
  wire id_15, id_16;
  module_0(
      id_16, id_15
  );
endmodule
