{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670703048685 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670703048693 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 11 03:10:48 2022 " "Processing started: Sun Dec 11 03:10:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670703048693 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670703048693 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670703048693 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670703049230 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670703049230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TOP-ARCH_1 " "Found design unit 1: UART_TOP-ARCH_1" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670703060803 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TOP " "Found entity 1: UART_TOP" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670703060803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670703060803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TX-ARCH_1 " "Found design unit 1: TX-ARCH_1" {  } { { "TX.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/TX.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670703060840 ""} { "Info" "ISGN_ENTITY_NAME" "1 TX " "Found entity 1: TX" {  } { { "TX.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/TX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670703060840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670703060840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RX-ARCH_1 " "Found design unit 1: RX-ARCH_1" {  } { { "RX.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/RX.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670703060858 ""} { "Info" "ISGN_ENTITY_NAME" "1 RX " "Found entity 1: RX" {  } { { "RX.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/RX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670703060858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670703060858 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "MEM_UART.vhd " "Can't analyze file -- file MEM_UART.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1670703060861 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_TOP " "Elaborating entity \"UART_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670703060927 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_sig_TX_BUSY UART_TOP.vhd(63) " "VHDL Signal Declaration warning at UART_TOP.vhd(63): used implicit default value for signal \"o_sig_TX_BUSY\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670703060960 "|UART_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_DATA_OUT UART_TOP.vhd(65) " "VHDL Signal Declaration warning at UART_TOP.vhd(65): used implicit default value for signal \"o_DATA_OUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670703060960 "|UART_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_TX_BUSY UART_TOP.vhd(76) " "Verilog HDL or VHDL warning at UART_TOP.vhd(76): object \"s_TX_BUSY\" assigned a value but never read" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670703060960 "|UART_TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX TX:u_TX " "Elaborating entity \"TX\" for hierarchy \"TX:u_TX\"" {  } { { "UART_TOP.vhd" "u_TX" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670703060963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX RX:u_RX " "Elaborating entity \"RX\" for hierarchy \"RX:u_RX\"" {  } { { "UART_TOP.vhd" "u_RX" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670703061008 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MEM_UART RX.vhd(138) " "VHDL Process Statement warning at RX.vhd(138): signal \"MEM_UART\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RX.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/RX.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670703061060 "|UART_TOP|RX:u_RX"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RX:u_RX\|MEM_UART " "RAM logic \"RX:u_RX\|MEM_UART\" is uninferred due to asynchronous read logic" {  } { { "RX.vhd" "MEM_UART" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/RX.vhd" 28 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1670703061500 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1670703061500 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_sig_TX_BUSY GND " "Pin \"o_sig_TX_BUSY\" is stuck at GND" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670703062940 "|UART_TOP|o_sig_TX_BUSY"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_DATA_OUT\[0\] GND " "Pin \"o_DATA_OUT\[0\]\" is stuck at GND" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670703062940 "|UART_TOP|o_DATA_OUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_DATA_OUT\[1\] GND " "Pin \"o_DATA_OUT\[1\]\" is stuck at GND" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670703062940 "|UART_TOP|o_DATA_OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_DATA_OUT\[2\] GND " "Pin \"o_DATA_OUT\[2\]\" is stuck at GND" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670703062940 "|UART_TOP|o_DATA_OUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_DATA_OUT\[3\] GND " "Pin \"o_DATA_OUT\[3\]\" is stuck at GND" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670703062940 "|UART_TOP|o_DATA_OUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_DATA_OUT\[4\] GND " "Pin \"o_DATA_OUT\[4\]\" is stuck at GND" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670703062940 "|UART_TOP|o_DATA_OUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_DATA_OUT\[5\] GND " "Pin \"o_DATA_OUT\[5\]\" is stuck at GND" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670703062940 "|UART_TOP|o_DATA_OUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_DATA_OUT\[6\] GND " "Pin \"o_DATA_OUT\[6\]\" is stuck at GND" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670703062940 "|UART_TOP|o_DATA_OUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_DATA_OUT\[7\] GND " "Pin \"o_DATA_OUT\[7\]\" is stuck at GND" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670703062940 "|UART_TOP|o_DATA_OUT[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670703062940 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670703063124 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670703067471 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670703067471 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_DATA\[0\] " "No output dependent on input pin \"i_DATA\[0\]\"" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670703067858 "|UART_TOP|i_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_DATA\[1\] " "No output dependent on input pin \"i_DATA\[1\]\"" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670703067858 "|UART_TOP|i_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_DATA\[2\] " "No output dependent on input pin \"i_DATA\[2\]\"" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670703067858 "|UART_TOP|i_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_DATA\[3\] " "No output dependent on input pin \"i_DATA\[3\]\"" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670703067858 "|UART_TOP|i_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_DATA\[4\] " "No output dependent on input pin \"i_DATA\[4\]\"" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670703067858 "|UART_TOP|i_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_DATA\[5\] " "No output dependent on input pin \"i_DATA\[5\]\"" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670703067858 "|UART_TOP|i_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_DATA\[6\] " "No output dependent on input pin \"i_DATA\[6\]\"" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670703067858 "|UART_TOP|i_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_DATA\[7\] " "No output dependent on input pin \"i_DATA\[7\]\"" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670703067858 "|UART_TOP|i_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_SEND " "No output dependent on input pin \"i_SEND\"" {  } { { "UART_TOP.vhd" "" { Text "E:/ITS/Matkul/MK5/PKT/FPGA_SoC_UART-master/UART_TOP.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670703067858 "|UART_TOP|i_SEND"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1670703067858 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3838 " "Implemented 3838 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670703067859 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670703067859 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3799 " "Implemented 3799 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670703067859 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670703067859 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670703067882 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 11 03:11:07 2022 " "Processing ended: Sun Dec 11 03:11:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670703067882 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670703067882 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670703067882 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670703067882 ""}
