# Verilog-To-Superconducting

The Verilog-To-Superconducting (VTS) project is a framework for superconducting
field-programmable gate array (SFPGA) architecture exploration.

## License

This project is licensed under either of

* Apache License, Version 2.0, ([LICENSE-APACHE](LICENSE-APACHE) or
  <https://www.apache.org/licenses/LICENSE-2.0>)
* MIT license ([LICENSE-MIT](LICENSE-MIT) or
  <https://opensource.org/licenses/MIT>)

at your option.
