<stg><name>matrixmul_32_opt_Pipeline_loop_input_A2</name>


<trans_list>

<trans id="204" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %col = alloca i32 1

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %input_A = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_A"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %input_A_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_A_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %input_A_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_A_2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %input_A_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_A_3"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %input_A_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_A_4"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %input_A_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_A_5"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %input_A_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_A_6"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %input_A_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_A_7"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %input_A_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_A_8"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %input_A_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_A_9"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %input_A_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_A_10"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %input_A_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_A_11"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:13 %input_A_12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_A_12"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:14 %input_A_13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_A_13"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:15 %input_A_14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_A_14"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:16 %input_A_15 = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_A_15"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:17 %input_A_16 = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_A_16"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:18 %input_A_17 = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_A_17"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:19 %input_A_18 = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_A_18"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:20 %input_A_19 = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_A_19"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:21 %input_A_20 = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_A_20"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:22 %input_A_21 = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_A_21"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:23 %input_A_22 = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_A_22"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:24 %input_A_23 = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_A_23"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:25 %input_A_24 = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_A_24"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:26 %input_A_25 = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_A_25"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:27 %input_A_26 = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_A_26"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:28 %input_A_27 = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_A_27"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:29 %input_A_28 = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_A_28"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:30 %input_A_29 = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_A_29"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:31 %input_A_30 = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_A_30"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:32 %input_A_31 = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_A_31"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
newFuncRoot:33 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %in_A_V_data_V, i4 %in_A_V_keep_V, i4 %in_A_V_strb_V, i1 0, i1 %in_A_V_last_V, i1 0, i1 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %in_A_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %in_A_V_strb_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %in_A_V_keep_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_A_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:38 %store_ln13 = store i6 0, i6 %col

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:39 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc:0 %col_49 = load i6 %col

]]></Node>
<StgValue><ssdm name="col_49"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc:1 %icmp_ln19 = icmp_eq  i6 %col_49, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc:2 %add_ln19 = add i6 %col_49, i6 1

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln19 = br i1 %icmp_ln19, void %for.inc.split, void %for.inc.1.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="6">
<![CDATA[
for.inc.split:0 %trunc_ln19 = trunc i6 %col_49

]]></Node>
<StgValue><ssdm name="trunc_ln19"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0" op_52_bw="5" op_53_bw="0" op_54_bw="5" op_55_bw="0" op_56_bw="5" op_57_bw="0" op_58_bw="5" op_59_bw="0" op_60_bw="5" op_61_bw="0" op_62_bw="5" op_63_bw="0">
<![CDATA[
for.inc.split:15 %switch_ln23 = switch i5 %trunc_ln19, void %arrayidx56.case.31, i5 0, void %arrayidx56.case.0, i5 1, void %arrayidx56.case.1, i5 2, void %arrayidx56.case.2, i5 3, void %arrayidx56.case.3, i5 4, void %arrayidx56.case.4, i5 5, void %arrayidx56.case.5, i5 6, void %arrayidx56.case.6, i5 7, void %arrayidx56.case.7, i5 8, void %arrayidx56.case.8, i5 9, void %arrayidx56.case.9, i5 10, void %arrayidx56.case.10, i5 11, void %arrayidx56.case.11, i5 12, void %arrayidx56.case.12, i5 13, void %arrayidx56.case.13, i5 14, void %arrayidx56.case.14, i5 15, void %arrayidx56.case.15, i5 16, void %arrayidx56.case.16, i5 17, void %arrayidx56.case.17, i5 18, void %arrayidx56.case.18, i5 19, void %arrayidx56.case.19, i5 20, void %arrayidx56.case.20, i5 21, void %arrayidx56.case.21, i5 22, void %arrayidx56.case.22, i5 23, void %arrayidx56.case.23, i5 24, void %arrayidx56.case.24, i5 25, void %arrayidx56.case.25, i5 26, void %arrayidx56.case.26, i5 27, void %arrayidx56.case.27, i5 28, void %arrayidx56.case.28, i5 29, void %arrayidx56.case.29, i5 30, void %for.inc.split.arrayidx56.exit_crit_edge

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx56.exit:0 %store_ln13 = store i6 %add_ln19, i6 %col

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.exit:1 %br_ln19 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:0 %input_A_load = load i32 %input_A

]]></Node>
<StgValue><ssdm name="input_A_load"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:1 %input_A_1_load = load i32 %input_A_1

]]></Node>
<StgValue><ssdm name="input_A_1_load"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:2 %input_A_2_load = load i32 %input_A_2

]]></Node>
<StgValue><ssdm name="input_A_2_load"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:3 %input_A_3_load = load i32 %input_A_3

]]></Node>
<StgValue><ssdm name="input_A_3_load"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:4 %input_A_4_load = load i32 %input_A_4

]]></Node>
<StgValue><ssdm name="input_A_4_load"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:5 %input_A_5_load = load i32 %input_A_5

]]></Node>
<StgValue><ssdm name="input_A_5_load"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:6 %input_A_6_load = load i32 %input_A_6

]]></Node>
<StgValue><ssdm name="input_A_6_load"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:7 %input_A_7_load = load i32 %input_A_7

]]></Node>
<StgValue><ssdm name="input_A_7_load"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:8 %input_A_8_load = load i32 %input_A_8

]]></Node>
<StgValue><ssdm name="input_A_8_load"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:9 %input_A_9_load = load i32 %input_A_9

]]></Node>
<StgValue><ssdm name="input_A_9_load"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:10 %input_A_10_load = load i32 %input_A_10

]]></Node>
<StgValue><ssdm name="input_A_10_load"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:11 %input_A_11_load = load i32 %input_A_11

]]></Node>
<StgValue><ssdm name="input_A_11_load"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:12 %input_A_12_load = load i32 %input_A_12

]]></Node>
<StgValue><ssdm name="input_A_12_load"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:13 %input_A_13_load = load i32 %input_A_13

]]></Node>
<StgValue><ssdm name="input_A_13_load"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:14 %input_A_14_load = load i32 %input_A_14

]]></Node>
<StgValue><ssdm name="input_A_14_load"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:15 %input_A_15_load = load i32 %input_A_15

]]></Node>
<StgValue><ssdm name="input_A_15_load"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:16 %input_A_16_load = load i32 %input_A_16

]]></Node>
<StgValue><ssdm name="input_A_16_load"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:17 %input_A_17_load = load i32 %input_A_17

]]></Node>
<StgValue><ssdm name="input_A_17_load"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:18 %input_A_18_load = load i32 %input_A_18

]]></Node>
<StgValue><ssdm name="input_A_18_load"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:19 %input_A_19_load = load i32 %input_A_19

]]></Node>
<StgValue><ssdm name="input_A_19_load"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:20 %input_A_20_load = load i32 %input_A_20

]]></Node>
<StgValue><ssdm name="input_A_20_load"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:21 %input_A_21_load = load i32 %input_A_21

]]></Node>
<StgValue><ssdm name="input_A_21_load"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:22 %input_A_22_load = load i32 %input_A_22

]]></Node>
<StgValue><ssdm name="input_A_22_load"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:23 %input_A_23_load = load i32 %input_A_23

]]></Node>
<StgValue><ssdm name="input_A_23_load"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:24 %input_A_24_load = load i32 %input_A_24

]]></Node>
<StgValue><ssdm name="input_A_24_load"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:25 %input_A_25_load = load i32 %input_A_25

]]></Node>
<StgValue><ssdm name="input_A_25_load"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:26 %input_A_26_load = load i32 %input_A_26

]]></Node>
<StgValue><ssdm name="input_A_26_load"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:27 %input_A_27_load = load i32 %input_A_27

]]></Node>
<StgValue><ssdm name="input_A_27_load"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:28 %input_A_28_load = load i32 %input_A_28

]]></Node>
<StgValue><ssdm name="input_A_28_load"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:29 %input_A_29_load = load i32 %input_A_29

]]></Node>
<StgValue><ssdm name="input_A_29_load"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:30 %input_A_30_load = load i32 %input_A_30

]]></Node>
<StgValue><ssdm name="input_A_30_load"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:31 %input_A_31_load = load i32 %input_A_31

]]></Node>
<StgValue><ssdm name="input_A_31_load"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:32 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_31_out, i32 %input_A_31_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:33 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_30_out, i32 %input_A_30_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:34 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_29_out, i32 %input_A_29_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:35 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_28_out, i32 %input_A_28_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:36 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_27_out, i32 %input_A_27_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:37 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_26_out, i32 %input_A_26_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:38 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_25_out, i32 %input_A_25_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:39 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_24_out, i32 %input_A_24_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:40 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_23_out, i32 %input_A_23_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:41 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_22_out, i32 %input_A_22_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:42 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_21_out, i32 %input_A_21_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:43 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_20_out, i32 %input_A_20_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:44 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_19_out, i32 %input_A_19_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:45 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_18_out, i32 %input_A_18_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:46 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_17_out, i32 %input_A_17_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:47 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_16_out, i32 %input_A_16_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:48 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_15_out, i32 %input_A_15_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:49 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_14_out, i32 %input_A_14_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:50 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_13_out, i32 %input_A_13_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:51 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_12_out, i32 %input_A_12_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:52 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_11_out, i32 %input_A_11_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:53 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_10_out, i32 %input_A_10_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:54 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_9_out, i32 %input_A_9_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:55 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_8_out, i32 %input_A_8_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:56 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_7_out, i32 %input_A_7_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:57 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_6_out, i32 %input_A_6_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:58 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_5_out, i32 %input_A_5_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:59 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_4_out, i32 %input_A_4_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:60 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_3_out, i32 %input_A_3_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:61 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_2_out, i32 %input_A_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:62 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_1_out, i32 %input_A_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.1.preheader.exitStub:63 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %input_A_out, i32 %input_A_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0">
<![CDATA[
for.inc.1.preheader.exitStub:64 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:1 %specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln7"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:2 %speclooptripcount_ln7 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln7"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:3 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="41" op_0_bw="41" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1">
<![CDATA[
for.inc.split:4 %empty_1100 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %in_A_V_data_V, i4 %in_A_V_keep_V, i4 %in_A_V_strb_V, i1 %in_A_V_last_V

]]></Node>
<StgValue><ssdm name="empty_1100"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="41">
<![CDATA[
for.inc.split:5 %in_A_V_data_V_val = extractvalue i41 %empty_1100

]]></Node>
<StgValue><ssdm name="in_A_V_data_V_val"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="4" op_0_bw="41">
<![CDATA[
for.inc.split:6 %in_A_V_keep_V_val = extractvalue i41 %empty_1100

]]></Node>
<StgValue><ssdm name="in_A_V_keep_V_val"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="41">
<![CDATA[
for.inc.split:7 %in_A_V_strb_V_val = extractvalue i41 %empty_1100

]]></Node>
<StgValue><ssdm name="in_A_V_strb_V_val"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="41">
<![CDATA[
for.inc.split:8 %in_A_V_last_V_val = extractvalue i41 %empty_1100

]]></Node>
<StgValue><ssdm name="in_A_V_last_V_val"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:9 %store_ln22 = store i32 %in_A_V_data_V_val, i32 %empty_295

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.split:10 %store_ln22 = store i4 %in_A_V_keep_V_val, i4 %empty_296

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.split:11 %store_ln22 = store i4 %in_A_V_strb_V_val, i4 %empty_297

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:12 %store_ln22 = store i1 %in_A_V_last_V_val, i1 %empty

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:13 %tmp = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %empty_295

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:14 %local_stream_data = bitcast i32 %tmp

]]></Node>
<StgValue><ssdm name="local_stream_data"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.arrayidx56.exit_crit_edge:0 %store_ln7 = store i32 %local_stream_data, i32 %input_A_30

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split.arrayidx56.exit_crit_edge:1 %br_ln23 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.29:0 %store_ln7 = store i32 %local_stream_data, i32 %input_A_29

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.29:1 %br_ln23 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.28:0 %store_ln7 = store i32 %local_stream_data, i32 %input_A_28

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.28:1 %br_ln23 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.27:0 %store_ln7 = store i32 %local_stream_data, i32 %input_A_27

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.27:1 %br_ln23 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.26:0 %store_ln7 = store i32 %local_stream_data, i32 %input_A_26

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.26:1 %br_ln23 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.25:0 %store_ln7 = store i32 %local_stream_data, i32 %input_A_25

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.25:1 %br_ln23 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.24:0 %store_ln7 = store i32 %local_stream_data, i32 %input_A_24

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.24:1 %br_ln23 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.23:0 %store_ln7 = store i32 %local_stream_data, i32 %input_A_23

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.23:1 %br_ln23 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.22:0 %store_ln7 = store i32 %local_stream_data, i32 %input_A_22

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.22:1 %br_ln23 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.21:0 %store_ln7 = store i32 %local_stream_data, i32 %input_A_21

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.21:1 %br_ln23 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.20:0 %store_ln7 = store i32 %local_stream_data, i32 %input_A_20

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.20:1 %br_ln23 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.19:0 %store_ln7 = store i32 %local_stream_data, i32 %input_A_19

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.19:1 %br_ln23 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.18:0 %store_ln7 = store i32 %local_stream_data, i32 %input_A_18

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.18:1 %br_ln23 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.17:0 %store_ln7 = store i32 %local_stream_data, i32 %input_A_17

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.17:1 %br_ln23 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.16:0 %store_ln7 = store i32 %local_stream_data, i32 %input_A_16

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.16:1 %br_ln23 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.15:0 %store_ln7 = store i32 %local_stream_data, i32 %input_A_15

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.15:1 %br_ln23 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.14:0 %store_ln7 = store i32 %local_stream_data, i32 %input_A_14

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.14:1 %br_ln23 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.13:0 %store_ln7 = store i32 %local_stream_data, i32 %input_A_13

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.13:1 %br_ln23 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.12:0 %store_ln7 = store i32 %local_stream_data, i32 %input_A_12

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.12:1 %br_ln23 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.11:0 %store_ln7 = store i32 %local_stream_data, i32 %input_A_11

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.11:1 %br_ln23 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.10:0 %store_ln7 = store i32 %local_stream_data, i32 %input_A_10

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.10:1 %br_ln23 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.9:0 %store_ln7 = store i32 %local_stream_data, i32 %input_A_9

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.9:1 %br_ln23 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.8:0 %store_ln7 = store i32 %local_stream_data, i32 %input_A_8

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.8:1 %br_ln23 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.7:0 %store_ln7 = store i32 %local_stream_data, i32 %input_A_7

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.7:1 %br_ln23 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.6:0 %store_ln7 = store i32 %local_stream_data, i32 %input_A_6

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.6:1 %br_ln23 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.5:0 %store_ln7 = store i32 %local_stream_data, i32 %input_A_5

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.5:1 %br_ln23 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.4:0 %store_ln7 = store i32 %local_stream_data, i32 %input_A_4

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.4:1 %br_ln23 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.3:0 %store_ln7 = store i32 %local_stream_data, i32 %input_A_3

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.3:1 %br_ln23 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.2:0 %store_ln7 = store i32 %local_stream_data, i32 %input_A_2

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.2:1 %br_ln23 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.1:0 %store_ln7 = store i32 %local_stream_data, i32 %input_A_1

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.1:1 %br_ln23 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.0:0 %store_ln7 = store i32 %local_stream_data, i32 %input_A

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.0:1 %br_ln23 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx56.case.31:0 %store_ln7 = store i32 %local_stream_data, i32 %input_A_31

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln19" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
arrayidx56.case.31:1 %br_ln23 = br void %arrayidx56.exit

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
