{"Source Block": ["hdl/library/xilinx/util_clkdiv/util_clkdiv.v@46:94@HdlStmIf", "parameter SEL_1_DIV = \"2\";\n\n  wire clk_div_sel_0_s;\n  wire clk_div_sel_1_s;\n\ngenerate if (SIM_DEVICE == \"7SERIES\") begin\n\n  BUFR #(\n    .BUFR_DIVIDE(SEL_0_DIV),\n    .SIM_DEVICE(\"7SERIES\")\n  ) clk_divide_sel_0 (\n    .I(clk),\n    .CE(1),\n    .CLR(0),\n    .O(clk_div_sel_0_s));\n\n  BUFR #(\n    .BUFR_DIVIDE(SEL_1_DIV),\n    .SIM_DEVICE(\"7SERIES\")\n  ) clk_divide_sel_1 (\n    .I(clk),\n    .CE(1),\n    .CLR(0),\n    .O(clk_div_sel_1_s));\n\nend else if (SIM_DEVICE == \"ULTRASCALE\") begin\n\n  BUFGCE_DIV #(\n    .BUFGCE_DIVIDE(SEL_0_DIV)\n  ) clk_divide_sel_0 (\n    .I(clk),\n    .CE(1),\n    .CLR(0),\n    .O(clk_div_sel_0_s));\n\n  BUFGCE_DIV #(\n    .BUFGCE_DIVIDE(SEL_1_DIV)\n  ) clk_divide_sel_1 (\n    .I(clk),\n    .CE(1),\n    .CLR(0),\n    .O(clk_div_sel_1_s));\n\nend endgenerate\n\n  BUFGMUX_CTRL i_div_clk_gbuf (\n    .I0(clk_div_sel_0_s), // 1-bit input: Clock input (S=0)\n    .I1(clk_div_sel_1_s), // 1-bit input: Clock input (S=1)\n    .S(clk_sel),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[51, "generate if (SIM_DEVICE == \"7SERIES\") begin\n"], [53, "  BUFR #(\n"], [54, "    .BUFR_DIVIDE(SEL_0_DIV),\n"], [55, "    .SIM_DEVICE(\"7SERIES\")\n"], [56, "  ) clk_divide_sel_0 (\n"], [57, "    .I(clk),\n"], [58, "    .CE(1),\n"], [59, "    .CLR(0),\n"], [60, "    .O(clk_div_sel_0_s));\n"], [62, "  BUFR #(\n"], [63, "    .BUFR_DIVIDE(SEL_1_DIV),\n"], [64, "    .SIM_DEVICE(\"7SERIES\")\n"], [65, "  ) clk_divide_sel_1 (\n"], [66, "    .I(clk),\n"], [67, "    .CE(1),\n"], [68, "    .CLR(0),\n"], [69, "    .O(clk_div_sel_1_s));\n"], [71, "end else if (SIM_DEVICE == \"ULTRASCALE\") begin\n"], [73, "  BUFGCE_DIV #(\n"], [74, "    .BUFGCE_DIVIDE(SEL_0_DIV)\n"], [75, "  ) clk_divide_sel_0 (\n"], [76, "    .I(clk),\n"], [77, "    .CE(1),\n"], [78, "    .CLR(0),\n"], [79, "    .O(clk_div_sel_0_s));\n"], [81, "  BUFGCE_DIV #(\n"], [82, "    .BUFGCE_DIVIDE(SEL_1_DIV)\n"], [83, "  ) clk_divide_sel_1 (\n"], [84, "    .I(clk),\n"], [85, "    .CE(1),\n"], [86, "    .CLR(0),\n"], [87, "    .O(clk_div_sel_1_s));\n"], [89, "end endgenerate\n"]], "Add": [[51, "  generate if (SIM_DEVICE == \"7SERIES\") begin\n"], [60, "    BUFR #(\n"], [60, "      .BUFR_DIVIDE(SEL_0_DIV),\n"], [60, "      .SIM_DEVICE(\"7SERIES\")\n"], [60, "    ) clk_divide_sel_0 (\n"], [60, "      .I(clk),\n"], [60, "      .CE(1),\n"], [60, "      .CLR(0),\n"], [60, "      .O(clk_div_sel_0_s));\n"], [69, "    BUFR #(\n"], [69, "      .BUFR_DIVIDE(SEL_1_DIV),\n"], [69, "      .SIM_DEVICE(\"7SERIES\")\n"], [69, "    ) clk_divide_sel_1 (\n"], [69, "      .I(clk),\n"], [69, "      .CE(1),\n"], [69, "      .CLR(0),\n"], [69, "      .O(clk_div_sel_1_s));\n"], [71, "  end else if (SIM_DEVICE == \"ULTRASCALE\") begin\n"], [79, "    BUFGCE_DIV #(\n"], [79, "      .BUFGCE_DIVIDE(SEL_0_DIV)\n"], [79, "    ) clk_divide_sel_0 (\n"], [79, "      .I(clk),\n"], [79, "      .CE(1),\n"], [79, "      .CLR(0),\n"], [79, "      .O(clk_div_sel_0_s));\n"], [87, "    BUFGCE_DIV #(\n"], [87, "      .BUFGCE_DIVIDE(SEL_1_DIV)\n"], [87, "    ) clk_divide_sel_1 (\n"], [87, "      .I(clk),\n"], [87, "      .CE(1),\n"], [87, "      .CLR(0),\n"], [87, "      .O(clk_div_sel_1_s));\n"], [89, "  end endgenerate\n"]]}}