//
// Generated by Bluespec Compiler, version 2022.01 (build 066c7a8)
//
// On Mon Sep 19 12:52:33 EDT 2022
//
// BVI format method schedule info:
// schedule ifc_print  CF ( inverseIfc_print );
// schedule ifc_print  C ( ifc_print );
//
// schedule inverseIfc_print  CF ( ifc_print );
// schedule inverseIfc_print  C ( inverseIfc_print );
//
//
// Ports:
// Name                         I/O  size props
// RDY_ifc_print                  O     1 reg
// inverseIfc_print               O    32 reg
// RDY_inverseIfc_print           O     1 reg
// CLK                            I     1 clock
// RST_N                          I     1 reset
// ifc_print_word                 I    32 reg
// EN_ifc_print                   I     1
// EN_inverseIfc_print            I     1
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkToHostInverter(CLK,
			RST_N,

			ifc_print_word,
			EN_ifc_print,
			RDY_ifc_print,

			EN_inverseIfc_print,
			inverseIfc_print,
			RDY_inverseIfc_print);
  input  CLK;
  input  RST_N;

  // action method ifc_print
  input  [31 : 0] ifc_print_word;
  input  EN_ifc_print;
  output RDY_ifc_print;

  // actionvalue method inverseIfc_print
  input  EN_inverseIfc_print;
  output [31 : 0] inverseIfc_print;
  output RDY_inverseIfc_print;

  // signals for module outputs
  wire [31 : 0] inverseIfc_print;
  wire RDY_ifc_print, RDY_inverseIfc_print;

  // ports of submodule fifo_print
  wire [31 : 0] fifo_print_D_IN, fifo_print_D_OUT;
  wire fifo_print_CLR,
       fifo_print_DEQ,
       fifo_print_EMPTY_N,
       fifo_print_ENQ,
       fifo_print_FULL_N;

  // action method ifc_print
  assign RDY_ifc_print = fifo_print_FULL_N ;

  // actionvalue method inverseIfc_print
  assign inverseIfc_print = fifo_print_D_OUT ;
  assign RDY_inverseIfc_print = fifo_print_EMPTY_N ;

  // submodule fifo_print
  FIFO2 #(.width(32'd32), .guarded(1'd1)) fifo_print(.RST(RST_N),
						     .CLK(CLK),
						     .D_IN(fifo_print_D_IN),
						     .ENQ(fifo_print_ENQ),
						     .DEQ(fifo_print_DEQ),
						     .CLR(fifo_print_CLR),
						     .D_OUT(fifo_print_D_OUT),
						     .FULL_N(fifo_print_FULL_N),
						     .EMPTY_N(fifo_print_EMPTY_N));

  // submodule fifo_print
  assign fifo_print_D_IN = ifc_print_word ;
  assign fifo_print_ENQ = EN_ifc_print ;
  assign fifo_print_DEQ = EN_inverseIfc_print ;
  assign fifo_print_CLR = 1'b0 ;
endmodule  // mkToHostInverter

