uvmf:
  benches:
    fwperiph_dma_4_chan_tb:
      active_passive:
      - bfm_name: reg_init
        value: ACTIVE
      - bfm_name: mem_init
        value: ACTIVE
      active_passive_default: ACTIVE
      clock_half_period: 5ns
      clock_phase_offset: 9ns
      existing_library_component: 'True'
      interface_params: []
      reset_assertion_level: 'False'
      reset_duration: 200ns
      top_env: fwperiph_dma_4_chan
      use_dpi_link: 'False'
