
*** Running vivado
    with args -log test_env.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source test_env.tcl -notrace



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon May  5 17:07:15 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source test_env.tcl -notrace
Command: link_design -top test_env -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 585.770 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 245 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'test_env' is not ideal for floorplanning, since the cellview 'ID' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/AN2/AC/NexysA7_test_env.xdc]
Finished Parsing XDC File [D:/AN2/AC/NexysA7_test_env.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 722.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

7 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.836 . Memory (MB): peak = 754.562 ; gain = 31.992

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b05e5127

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1312.730 ; gain = 558.168

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b05e5127

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1717.125 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b05e5127

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1717.125 ; gain = 0.000
Phase 1 Initialization | Checksum: 1b05e5127

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1717.125 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b05e5127

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1717.125 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b05e5127

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1717.125 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b05e5127

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1717.125 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 6 inverters resulting in an inversion of 12 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1e6e7f1a5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1717.125 ; gain = 0.000
Retarget | Checksum: 1e6e7f1a5
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 6 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 207bfe43a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1717.125 ; gain = 0.000
Constant propagation | Checksum: 207bfe43a
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1717.125 ; gain = 0.000
Phase 5 Sweep | Checksum: 1961377b8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1717.125 ; gain = 0.000
Sweep | Checksum: 1961377b8
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1961377b8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1717.125 ; gain = 0.000
BUFG optimization | Checksum: 1961377b8
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1961377b8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1717.125 ; gain = 0.000
Shift Register Optimization | Checksum: 1961377b8
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1961377b8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1717.125 ; gain = 0.000
Post Processing Netlist | Checksum: 1961377b8
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 21bbd3c64

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 1717.125 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1717.125 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 21bbd3c64

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 1717.125 ; gain = 0.000
Phase 9 Finalization | Checksum: 21bbd3c64

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 1717.125 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               6  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 21bbd3c64

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 1717.125 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 21bbd3c64

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1717.125 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 21bbd3c64

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1717.125 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1717.125 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 21bbd3c64

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1717.125 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1717.125 ; gain = 994.555
INFO: [Vivado 12-24828] Executing command : report_drc -file test_env_drc_opted.rpt -pb test_env_drc_opted.pb -rpx test_env_drc_opted.rpx
Command: report_drc -file test_env_drc_opted.rpt -pb test_env_drc_opted.pb -rpx test_env_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/AN2/AC/test_env/test_env.runs/impl_1/test_env_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1717.125 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1717.125 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1717.125 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1717.125 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1717.125 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1717.125 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1717.125 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/AN2/AC/test_env/test_env.runs/impl_1/test_env_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1717.125 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1b3625f73

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1717.125 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1717.125 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 24c1a0b68

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.160 . Memory (MB): peak = 1717.125 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2bea1f9cd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.340 . Memory (MB): peak = 1717.125 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2bea1f9cd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.343 . Memory (MB): peak = 1717.125 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2bea1f9cd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.346 . Memory (MB): peak = 1717.125 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 329a54fc4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.451 . Memory (MB): peak = 1717.125 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2ae780661

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.515 . Memory (MB): peak = 1717.125 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2ae780661

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.518 . Memory (MB): peak = 1717.125 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 2e7f6d32b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1717.125 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 2a90003b7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1717.125 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 71 LUTNM shape to break, 1 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 6, two critical 65, total 71, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 71 nets or LUTs. Breaked 71 LUTs, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1717.125 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           71  |              0  |                    71  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           71  |              0  |                    71  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 2cbb1b528

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1717.125 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 22470284f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1717.125 ; gain = 0.000
Phase 2 Global Placement | Checksum: 22470284f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1717.125 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 209122113

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1717.125 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 206556060

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1717.125 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1cae6cd2a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1717.125 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18cf8a19c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1717.125 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1d2335d87

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1717.125 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1a26b88ec

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1717.125 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 20b271fdb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1717.125 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1cd0cea6d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1717.125 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 25193eabb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1717.125 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 25193eabb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1717.125 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2900b4a75

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.443 | TNS=-914.610 |
Phase 1 Physical Synthesis Initialization | Checksum: 1f1471c53

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1717.125 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 206223576

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1717.125 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 2900b4a75

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1717.125 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.312. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2731b0687

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1717.125 ; gain = 0.000

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1717.125 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 2731b0687

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1717.125 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2731b0687

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1717.125 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                8x8|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                2x2|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2731b0687

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1717.125 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 2731b0687

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1717.125 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1717.125 ; gain = 0.000

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1717.125 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 263b51ebc

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1717.125 ; gain = 0.000
Ending Placer Task | Checksum: 1b945c581

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1717.125 ; gain = 0.000
73 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1717.125 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file test_env_utilization_placed.rpt -pb test_env_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file test_env_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1717.125 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file test_env_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1717.125 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1717.125 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1717.125 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1717.125 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1717.125 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1717.125 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1717.125 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1717.125 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/AN2/AC/test_env/test_env.runs/impl_1/test_env_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 1727.305 ; gain = 10.180
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.14s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1727.305 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.312 | TNS=-428.515 |
Phase 1 Physical Synthesis Initialization | Checksum: 19dcf6c7e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 1727.328 ; gain = 0.023
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.312 | TNS=-428.515 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 19dcf6c7e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 1727.328 ; gain = 0.023

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.312 | TNS=-428.515 |
INFO: [Physopt 32-702] Processed net fetch/pcq_reg_n_0_[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fetch/CONV_INTEGER[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net fetch/pcd[16]. Critical path length was reduced through logic transformation on cell fetch/pcq[16]_i_1_comp.
INFO: [Physopt 32-735] Processed net instr_deocde/pcsrc. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.302 | TNS=-428.697 |
INFO: [Physopt 32-663] Processed net instr_deocde/reg_file_reg[3]_3[22].  Re-placed instance instr_deocde/reg_file_reg[3][22]
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file_reg[3]_3[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.298 | TNS=-428.136 |
INFO: [Physopt 32-702] Processed net fetch/pcq_reg_n_0_[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instr_deocde/pcsrc. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net instr_deocde/pcsrc. Critical path length was reduced through logic transformation on cell instr_deocde/pcq[31]_i_4_comp_1.
INFO: [Physopt 32-735] Processed net instr_deocde/pcq[31]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.204 | TNS=-422.505 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net instr_deocde/pcsrc_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.178 | TNS=-422.345 |
INFO: [Physopt 32-702] Processed net instr_deocde/reg_file_reg[10]_9[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fetch/CONV_INTEGER[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net instr_deocde/wd[10]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net instr_deocde/wd[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.176 | TNS=-423.171 |
INFO: [Physopt 32-663] Processed net instr_deocde/reg_file_reg[5]_5[8].  Re-placed instance instr_deocde/reg_file_reg[5][8]
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file_reg[5]_5[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.175 | TNS=-422.787 |
INFO: [Physopt 32-663] Processed net instr_deocde/reg_file_reg[11]_10[8].  Re-placed instance instr_deocde/reg_file_reg[11][8]
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file_reg[11]_10[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.173 | TNS=-422.440 |
INFO: [Physopt 32-702] Processed net instr_deocde/reg7[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fetch/CONV_INTEGER[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net instr_deocde/wd[21]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net instr_deocde/wd[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.171 | TNS=-421.371 |
INFO: [Physopt 32-663] Processed net instr_deocde/reg_file_reg[1]_1[0].  Re-placed instance instr_deocde/reg_file_reg[1][0]
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file_reg[1]_1[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.170 | TNS=-421.225 |
INFO: [Physopt 32-663] Processed net instr_deocde/reg_file_reg[6]_6[0].  Re-placed instance instr_deocde/reg_file_reg[6][0]
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file_reg[6]_6[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.169 | TNS=-421.054 |
INFO: [Physopt 32-663] Processed net instr_deocde/reg_file_reg[15]_14[0].  Re-placed instance instr_deocde/reg_file_reg[15][0]
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file_reg[15]_14[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.155 | TNS=-420.755 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net instr_deocde/wd[21]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.150 | TNS=-413.517 |
INFO: [Physopt 32-663] Processed net instr_deocde/reg_file_reg[4]_4[7].  Re-placed instance instr_deocde/reg_file_reg[4][7]
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file_reg[4]_4[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.147 | TNS=-413.193 |
INFO: [Physopt 32-663] Processed net instr_deocde/reg_file_reg[0]_0[31].  Re-placed instance instr_deocde/reg_file_reg[0][31]
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file_reg[0]_0[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.147 | TNS=-413.166 |
INFO: [Physopt 32-663] Processed net instr_deocde/reg_file_reg[2]_2[31].  Re-placed instance instr_deocde/reg_file_reg[2][31]
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file_reg[2]_2[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.147 | TNS=-412.689 |
INFO: [Physopt 32-663] Processed net instr_deocde/reg7[8].  Re-placed instance instr_deocde/reg_file_reg[7][8]
INFO: [Physopt 32-735] Processed net instr_deocde/reg7[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.145 | TNS=-412.372 |
INFO: [Physopt 32-663] Processed net instr_deocde/reg_file_reg[10]_9[16].  Re-placed instance instr_deocde/reg_file_reg[10][16]
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file_reg[10]_9[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.143 | TNS=-412.170 |
INFO: [Physopt 32-663] Processed net instr_deocde/reg_file_reg[13]_12[16].  Re-placed instance instr_deocde/reg_file_reg[13][16]
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file_reg[13]_12[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.142 | TNS=-412.048 |
INFO: [Physopt 32-663] Processed net instr_deocde/reg_file_reg[12]_11[16].  Re-placed instance instr_deocde/reg_file_reg[12][16]
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file_reg[12]_11[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.141 | TNS=-411.946 |
INFO: [Physopt 32-702] Processed net instr_deocde/reg7[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net instr_deocde/wd[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.139 | TNS=-406.074 |
INFO: [Physopt 32-663] Processed net instr_deocde/reg_file_reg[4]_4[16].  Re-placed instance instr_deocde/reg_file_reg[4][16]
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file_reg[4]_4[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.137 | TNS=-406.071 |
INFO: [Physopt 32-663] Processed net instr_deocde/reg_file_reg[3]_3[8].  Re-placed instance instr_deocde/reg_file_reg[3][8]
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file_reg[3]_3[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.136 | TNS=-405.895 |
INFO: [Physopt 32-663] Processed net instr_deocde/reg_file_reg[1]_1[16].  Re-placed instance instr_deocde/reg_file_reg[1][16]
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file_reg[1]_1[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.136 | TNS=-405.435 |
INFO: [Physopt 32-663] Processed net instr_deocde/reg_file_reg[4]_4[16].  Re-placed instance instr_deocde/reg_file_reg[4][16]
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file_reg[4]_4[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.135 | TNS=-405.088 |
INFO: [Physopt 32-663] Processed net instr_deocde/reg_file_reg[8]_7[31].  Re-placed instance instr_deocde/reg_file_reg[8][31]
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file_reg[8]_7[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.132 | TNS=-405.070 |
INFO: [Physopt 32-702] Processed net instr_deocde/reg_file_reg[2]_2[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fetch/CONV_INTEGER[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net instr_deocde/wd[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.128 | TNS=-396.926 |
INFO: [Physopt 32-702] Processed net instr_deocde/reg_file_reg[6]_6[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fetch/CONV_INTEGER[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net instr_deocde/wd[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.127 | TNS=-391.038 |
INFO: [Physopt 32-663] Processed net instr_deocde/reg_file_reg[14]_13[0].  Re-placed instance instr_deocde/reg_file_reg[14][0]
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file_reg[14]_13[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.106 | TNS=-390.760 |
INFO: [Physopt 32-663] Processed net instr_deocde/reg_file_reg[2]_2[20].  Re-placed instance instr_deocde/reg_file_reg[2][20]
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file_reg[2]_2[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.103 | TNS=-390.530 |
INFO: [Physopt 32-663] Processed net instr_deocde/reg_file_reg[3]_3[3].  Re-placed instance instr_deocde/reg_file_reg[3][3]
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file_reg[3]_3[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.102 | TNS=-390.526 |
INFO: [Physopt 32-702] Processed net fetch/pcq_reg_n_0_[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instr_deocde/pcsrc. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instr_deocde/pcq[31]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instr_deocde/alures__0[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file[7][12]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.100 | TNS=-390.340 |
INFO: [Physopt 32-663] Processed net instr_deocde/reg_file_reg[3]_3[20].  Re-placed instance instr_deocde/reg_file_reg[3][20]
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file_reg[3]_3[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.099 | TNS=-390.022 |
INFO: [Physopt 32-702] Processed net instr_deocde/reg_file_reg[3]_3[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fetch/CONV_INTEGER[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net instr_deocde/wd[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.096 | TNS=-385.078 |
INFO: [Physopt 32-702] Processed net instr_deocde/pcq[31]_i_6_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file[7][30]_i_6_0[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.095 | TNS=-384.742 |
INFO: [Physopt 32-702] Processed net instr_deocde/reg_file_reg[10]_9[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net instr_deocde/wd[10]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.093 | TNS=-382.174 |
INFO: [Physopt 32-663] Processed net instr_deocde/reg_file_reg[2]_2[28].  Re-placed instance instr_deocde/reg_file_reg[2][28]
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file_reg[2]_2[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.091 | TNS=-381.081 |
INFO: [Physopt 32-663] Processed net instr_deocde/reg_file_reg[15]_14[20].  Re-placed instance instr_deocde/reg_file_reg[15][20]
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file_reg[15]_14[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.084 | TNS=-380.789 |
INFO: [Physopt 32-702] Processed net instr_deocde/pcq[31]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instr_deocde/alures__0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file[7][9]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.080 | TNS=-380.618 |
INFO: [Physopt 32-702] Processed net instr_deocde/led_OBUF[4]_inst_i_4_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instr_deocde/led_OBUF[4]_inst_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net instr_deocde/executie/data5[31].  Re-placed instance instr_deocde/led_OBUF[4]_inst_i_7
INFO: [Physopt 32-735] Processed net instr_deocde/executie/data5[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.078 | TNS=-380.562 |
INFO: [Physopt 32-702] Processed net instr_deocde/pcq[31]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instr_deocde/pcq[31]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instr_deocde/alures[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file[7][5]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.077 | TNS=-380.534 |
INFO: [Physopt 32-702] Processed net instr_deocde/alures[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instr_deocde/reg_file[7][7]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instr_deocde/executie/data0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file[7][8]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.071 | TNS=-380.366 |
INFO: [Physopt 32-702] Processed net instr_deocde/reg_file[7][7]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net instr_deocde/reg_file[7][13]_i_12_n_0.  Re-placed instance instr_deocde/reg_file[7][13]_i_12
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file[7][13]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.068 | TNS=-380.170 |
INFO: [Physopt 32-663] Processed net instr_deocde/reg_file_reg[1]_1[24].  Re-placed instance instr_deocde/reg_file_reg[1][24]
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file_reg[1]_1[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.065 | TNS=-379.460 |
INFO: [Physopt 32-663] Processed net instr_deocde/reg7[0].  Re-placed instance instr_deocde/reg_file_reg[7][0]
INFO: [Physopt 32-735] Processed net instr_deocde/reg7[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.064 | TNS=-379.291 |
INFO: [Physopt 32-702] Processed net instr_deocde/reg_file[7][7]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instr_deocde/executie/data6[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instr_deocde/reg_file[7][8]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file[7][14]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.061 | TNS=-379.095 |
INFO: [Physopt 32-663] Processed net instr_deocde/reg_file_reg[10]_9[8].  Re-placed instance instr_deocde/reg_file_reg[10][8]
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file_reg[10]_9[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.058 | TNS=-378.995 |
INFO: [Physopt 32-663] Processed net instr_deocde/reg_file_reg[2]_2[18].  Re-placed instance instr_deocde/reg_file_reg[2][18]
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file_reg[2]_2[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.057 | TNS=-378.754 |
INFO: [Physopt 32-702] Processed net instr_deocde/alures__0[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file[7][11]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.057 | TNS=-378.551 |
INFO: [Physopt 32-663] Processed net instr_deocde/reg_file_reg[10]_9[18].  Re-placed instance instr_deocde/reg_file_reg[10][18]
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file_reg[10]_9[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.051 | TNS=-378.199 |
INFO: [Physopt 32-702] Processed net instr_deocde/reg_file_reg[9]_8[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net memorie/D[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.050 | TNS=-372.919 |
INFO: [Physopt 32-702] Processed net instr_deocde/alures__0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file[7][8]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.045 | TNS=-372.658 |
INFO: [Physopt 32-663] Processed net instr_deocde/reg_file_reg[10]_9[0].  Re-placed instance instr_deocde/reg_file_reg[10][0]
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file_reg[10]_9[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.044 | TNS=-372.489 |
INFO: [Physopt 32-663] Processed net instr_deocde/reg_file_reg[11]_10[24].  Re-placed instance instr_deocde/reg_file_reg[11][24]
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file_reg[11]_10[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.044 | TNS=-371.925 |
INFO: [Physopt 32-702] Processed net instr_deocde/reg_file_reg[9]_8[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net instr_deocde/wd[18].  Re-placed instance instr_deocde/reg_file[7][18]_i_1
INFO: [Physopt 32-735] Processed net instr_deocde/wd[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.041 | TNS=-370.511 |
INFO: [Physopt 32-702] Processed net instr_deocde/alures__0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file[7][13]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.039 | TNS=-370.415 |
INFO: [Physopt 32-663] Processed net instr_deocde/reg_file_reg[2]_2[8].  Re-placed instance instr_deocde/reg_file_reg[2][8]
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file_reg[2]_2[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.038 | TNS=-370.217 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.038 | TNS=-370.217 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1736.355 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 1e01d382c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1736.355 ; gain = 9.051

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.038 | TNS=-370.217 |
INFO: [Physopt 32-702] Processed net fetch/pcq_reg_n_0_[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fetch/CONV_INTEGER[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instr_deocde/pcsrc. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instr_deocde/pcq[31]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net instr_deocde/pcq[31]_i_21_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net instr_deocde/pcq[31]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instr_deocde/alures[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instr_deocde/reg_file[7][5]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net instr_deocde/executie/data0[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.079 | TNS=-366.983 |
INFO: [Physopt 32-663] Processed net instr_deocde/reg_file_reg[10]_9[2].  Re-placed instance instr_deocde/reg_file_reg[10][2]
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file_reg[10]_9[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.037 | TNS=-367.173 |
INFO: [Physopt 32-663] Processed net instr_deocde/reg_file_reg[2]_2[6].  Re-placed instance instr_deocde/reg_file_reg[2][6]
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file_reg[2]_2[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.035 | TNS=-366.472 |
INFO: [Physopt 32-702] Processed net instr_deocde/pcq[31]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net instr_deocde/pcq[31]_i_5_n_0. Critical path length was reduced through logic transformation on cell instr_deocde/pcq[31]_i_5_comp.
INFO: [Physopt 32-735] Processed net instr_deocde/pcq[31]_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.035 | TNS=-366.416 |
INFO: [Physopt 32-663] Processed net instr_deocde/reg7[6].  Re-placed instance instr_deocde/reg_file_reg[7][6]
INFO: [Physopt 32-735] Processed net instr_deocde/reg7[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.034 | TNS=-366.040 |
INFO: [Physopt 32-663] Processed net instr_deocde/reg_file_reg[13]_12[6].  Re-placed instance instr_deocde/reg_file_reg[13][6]
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file_reg[13]_12[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.033 | TNS=-365.899 |
INFO: [Physopt 32-702] Processed net instr_deocde/alures[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instr_deocde/reg_file[7][6]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net instr_deocde/executie/data6[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.033 | TNS=-365.899 |
INFO: [Physopt 32-702] Processed net instr_deocde/alures[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instr_deocde/reg_file[7][7]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net instr_deocde/executie/data6[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.032 | TNS=-365.871 |
INFO: [Physopt 32-702] Processed net instr_deocde/reg_file_reg[6]_6[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fetch/CONV_INTEGER[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net instr_deocde/wd[20]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net instr_deocde/wd[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.032 | TNS=-362.942 |
INFO: [Physopt 32-702] Processed net instr_deocde/reg_file[7][7]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instr_deocde/executie/data0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file[7][7]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.031 | TNS=-362.858 |
INFO: [Physopt 32-663] Processed net instr_deocde/reg_file_reg[6]_6[15].  Re-placed instance instr_deocde/reg_file_reg[6][15]
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file_reg[6]_6[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.029 | TNS=-362.526 |
INFO: [Physopt 32-702] Processed net fetch/pcq_reg_n_0_[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fetch/CONV_INTEGER[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instr_deocde/pcsrc. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instr_deocde/pcq[31]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instr_deocde/alures__0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file[7][13]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.029 | TNS=-362.227 |
INFO: [Physopt 32-663] Processed net instr_deocde/reg_file_reg[13]_12[4].  Re-placed instance instr_deocde/reg_file_reg[13][4]
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file_reg[13]_12[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.028 | TNS=-361.993 |
INFO: [Physopt 32-663] Processed net instr_deocde/reg_file_reg[13]_12[2].  Re-placed instance instr_deocde/reg_file_reg[13][2]
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file_reg[13]_12[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.026 | TNS=-361.775 |
INFO: [Physopt 32-663] Processed net instr_deocde/reg_file_reg[12]_11[0].  Re-placed instance instr_deocde/reg_file_reg[12][0]
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file_reg[12]_11[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.026 | TNS=-361.625 |
INFO: [Physopt 32-663] Processed net instr_deocde/reg_file_reg[5]_5[0].  Re-placed instance instr_deocde/reg_file_reg[5][0]
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file_reg[5]_5[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.025 | TNS=-361.496 |
INFO: [Physopt 32-702] Processed net instr_deocde/reg_file_reg[1]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net instr_deocde/wd[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.019 | TNS=-356.456 |
INFO: [Physopt 32-702] Processed net instr_deocde/pcq[31]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net instr_deocde/pcq[31]_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.018 | TNS=-356.204 |
INFO: [Physopt 32-663] Processed net instr_deocde/reg_file_reg[10]_9[6].  Re-placed instance instr_deocde/reg_file_reg[10][6]
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file_reg[10]_9[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.014 | TNS=-355.872 |
INFO: [Physopt 32-663] Processed net instr_deocde/reg_file_reg[10]_9[29].  Re-placed instance instr_deocde/reg_file_reg[10][29]
INFO: [Physopt 32-735] Processed net instr_deocde/reg_file_reg[10]_9[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.013 | TNS=-355.267 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.013 | TNS=-355.267 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1736.367 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 17df2a48a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1736.367 ; gain = 9.062
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1736.367 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.013 | TNS=-355.267 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.299  |         73.248  |            4  |              0  |                    76  |           0  |           2  |  00:00:05  |
|  Total          |          0.299  |         73.248  |            4  |              0  |                    76  |           0  |           3  |  00:00:05  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1736.367 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 2307d145f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1736.367 ; gain = 9.062
INFO: [Common 17-83] Releasing license: Implementation
384 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1736.367 ; gain = 19.242
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1745.227 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1745.227 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1745.227 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1745.227 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1745.227 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1745.227 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1745.227 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/AN2/AC/test_env/test_env.runs/impl_1/test_env_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 9fa05969 ConstDB: 0 ShapeSum: c0e2abb9 RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 18e216b4 | NumContArr: b2695f22 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2509d6b10

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1875.961 ; gain = 119.375

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2509d6b10

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1875.961 ; gain = 119.375

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2509d6b10

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1875.961 ; gain = 119.375
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 227d334e4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1917.062 ; gain = 160.477
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.831 | TNS=-231.296| WHS=-0.043 | THS=-0.209 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0160595 %
  Global Horizontal Routing Utilization  = 0.0029838 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1683
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1677
  Number of Partially Routed Nets     = 6
  Number of Node Overlaps             = 19

Phase 2 Router Initialization | Checksum: 1efe7bbbc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1917.062 ; gain = 160.477

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1efe7bbbc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1917.062 ; gain = 160.477

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 25073efb6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1917.062 ; gain = 160.477
Phase 4 Initial Routing | Checksum: 25073efb6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1917.062 ; gain = 160.477

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1327
 Number of Nodes with overlaps = 645
 Number of Nodes with overlaps = 411
 Number of Nodes with overlaps = 280
 Number of Nodes with overlaps = 181
 Number of Nodes with overlaps = 95
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.733 | TNS=-1394.818| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 21f0c17c8

Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 1949.262 ; gain = 192.676

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 457
 Number of Nodes with overlaps = 411
 Number of Nodes with overlaps = 304
 Number of Nodes with overlaps = 191
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.466 | TNS=-1080.831| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2f4c7d044

Time (s): cpu = 00:00:54 ; elapsed = 00:00:41 . Memory (MB): peak = 1949.262 ; gain = 192.676

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 706
 Number of Nodes with overlaps = 606
 Number of Nodes with overlaps = 449
 Number of Nodes with overlaps = 337
 Number of Nodes with overlaps = 259
 Number of Nodes with overlaps = 187
 Number of Nodes with overlaps = 134
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.506 | TNS=-1231.727| WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 27bd8cc1d

Time (s): cpu = 00:01:17 ; elapsed = 00:00:55 . Memory (MB): peak = 1949.262 ; gain = 192.676
Phase 5 Rip-up And Reroute | Checksum: 27bd8cc1d

Time (s): cpu = 00:01:17 ; elapsed = 00:00:55 . Memory (MB): peak = 1949.262 ; gain = 192.676

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2ab71118c

Time (s): cpu = 00:01:17 ; elapsed = 00:00:55 . Memory (MB): peak = 1949.262 ; gain = 192.676
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.370 | TNS=-1048.312| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 2f18e2230

Time (s): cpu = 00:01:18 ; elapsed = 00:00:56 . Memory (MB): peak = 1949.262 ; gain = 192.676

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2f18e2230

Time (s): cpu = 00:01:18 ; elapsed = 00:00:56 . Memory (MB): peak = 1949.262 ; gain = 192.676
Phase 6 Delay and Skew Optimization | Checksum: 2f18e2230

Time (s): cpu = 00:01:18 ; elapsed = 00:00:56 . Memory (MB): peak = 1949.262 ; gain = 192.676

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.205 | TNS=-1028.340| WHS=0.201  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2748b9e04

Time (s): cpu = 00:01:18 ; elapsed = 00:00:56 . Memory (MB): peak = 1949.262 ; gain = 192.676
Phase 7 Post Hold Fix | Checksum: 2748b9e04

Time (s): cpu = 00:01:18 ; elapsed = 00:00:56 . Memory (MB): peak = 1949.262 ; gain = 192.676

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.859816 %
  Global Horizontal Routing Utilization  = 0.890594 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 69.3694%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 76.5766%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 80.8824%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 82.3529%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2748b9e04

Time (s): cpu = 00:01:18 ; elapsed = 00:00:56 . Memory (MB): peak = 1949.262 ; gain = 192.676

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2748b9e04

Time (s): cpu = 00:01:18 ; elapsed = 00:00:56 . Memory (MB): peak = 1949.262 ; gain = 192.676

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2d3e36ad4

Time (s): cpu = 00:01:18 ; elapsed = 00:00:56 . Memory (MB): peak = 1949.262 ; gain = 192.676

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2d3e36ad4

Time (s): cpu = 00:01:18 ; elapsed = 00:00:56 . Memory (MB): peak = 1949.262 ; gain = 192.676

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.205 | TNS=-1028.340| WHS=0.201  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2d3e36ad4

Time (s): cpu = 00:01:18 ; elapsed = 00:00:56 . Memory (MB): peak = 1949.262 ; gain = 192.676
Total Elapsed time in route_design: 56.305 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 19ad93870

Time (s): cpu = 00:01:18 ; elapsed = 00:00:56 . Memory (MB): peak = 1949.262 ; gain = 192.676
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 19ad93870

Time (s): cpu = 00:01:18 ; elapsed = 00:00:56 . Memory (MB): peak = 1949.262 ; gain = 192.676

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
400 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:18 ; elapsed = 00:00:57 . Memory (MB): peak = 1949.262 ; gain = 204.035
INFO: [Vivado 12-24828] Executing command : report_drc -file test_env_drc_routed.rpt -pb test_env_drc_routed.pb -rpx test_env_drc_routed.rpx
Command: report_drc -file test_env_drc_routed.rpt -pb test_env_drc_routed.pb -rpx test_env_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/AN2/AC/test_env/test_env.runs/impl_1/test_env_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file test_env_methodology_drc_routed.rpt -pb test_env_methodology_drc_routed.pb -rpx test_env_methodology_drc_routed.rpx
Command: report_methodology -file test_env_methodology_drc_routed.rpt -pb test_env_methodology_drc_routed.pb -rpx test_env_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/AN2/AC/test_env/test_env.runs/impl_1/test_env_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file test_env_route_status.rpt -pb test_env_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file test_env_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_power -file test_env_power_routed.rpt -pb test_env_power_summary_routed.pb -rpx test_env_power_routed.rpx
Command: report_power -file test_env_power_routed.rpt -pb test_env_power_summary_routed.pb -rpx test_env_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
417 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file test_env_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file test_env_bus_skew_routed.rpt -pb test_env_bus_skew_routed.pb -rpx test_env_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1980.852 ; gain = 0.004
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1980.852 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1980.852 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1980.852 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1980.852 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1980.852 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1980.852 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/AN2/AC/test_env/test_env.runs/impl_1/test_env_routed.dcp' has been generated.
Command: write_bitstream -force test_env.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./test_env.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
432 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2493.875 ; gain = 513.023
INFO: [Common 17-206] Exiting Vivado at Mon May  5 17:09:11 2025...
