PPA Report for parity_gen_with_enable_pipeline.v (Module: parity_gen_with_enable_pipeline)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 15
FF Count: 16
IO Count: 19
Cell Count: 89

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1077.59 MHz
Reg-to-Reg Critical Path Delay: 0.792 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
