#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri May 10 14:16:40 2024
# Process ID: 4792
# Current directory: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13756 C:\Users\Pato\Desktop\Universida\2024-1\SEP\IEE2463_P1\AXi Master\AXi Master.xpr
# Log file: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/vivado.log
# Journal file: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/ip_repo/RAM_FREC_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/SINE_RAM_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_RAM_FREC_0_0' generated file not found 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/ip/design_1_RAM_FREC_0_0/design_1_RAM_FREC_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_RAM_FREC_0_0' generated file not found 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/ip/design_1_RAM_FREC_0_0/design_1_RAM_FREC_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_RAM_FREC_0_0' generated file not found 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/ip/design_1_RAM_FREC_0_0/design_1_RAM_FREC_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_RAM_FREC_0_0' generated file not found 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/ip/design_1_RAM_FREC_0_0/design_1_RAM_FREC_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_RAM_FREC_0_0' generated file not found 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/ip/design_1_RAM_FREC_0_0/design_1_RAM_FREC_0_0_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1048.004 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:axi_traffic_gen:3.0 - axi_traffic_gen_0
Adding component instance block -- xilinx.com:ip:axi_traffic_gen:3.0 - axi_traffic_gen_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_100M
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc_1
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_1
INFO: [xilinx.com:ip:ila:6.2-6] /ila_1: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:user:RAM_FREC:2.0 - RAM_FREC_0
Successfully read diagram <design_1> from BD file <C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1298.176 ; gain = 0.000
set_property location {7 1783 273} [get_bd_cells RAM_FREC_0]
ipx::edit_ip_in_project -upgrade true -name RAM_FREC_v2_0_project -directory {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi\ Master/AXi\ Master.tmp/RAM_FREC_v2_0_project} c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/ip_repo/RAM_FREC_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/pato/desktop/universida/2024-1/sep/iee2463_p1/axi master/axi master.tmp/ram_frec_v2_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/ip_repo/RAM_FREC_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/SINE_RAM_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 12
[Fri May 10 14:24:20 2024] Launched synth_1...
Run output will be captured here: c:/users/pato/desktop/universida/2024-1/sep/iee2463_p1/axi master/axi master.tmp/ram_frec_v2_0_project/RAM_FREC_v2_0_project.runs/synth_1/runme.log
create_peripheral xilinx.com user ROM_FULL 1.0 -dir {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/../ip_repo}
add_peripheral_interface S00_AXI -interface_mode slave -axi_type full [ipx::find_open_core xilinx.com:user:ROM_FULL:1.0]
generate_peripheral -bfm_example_design -debug_hw_example_design -force [ipx::find_open_core xilinx.com:user:ROM_FULL:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:ROM_FULL:1.0]
current_project {AXi Master}
set_property  ip_repo_paths  {{C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/../ip_repo/ROM_FULL_1.0} C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/ip_repo/RAM_FREC_1.0 C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/SINE_RAM_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/ip_repo/ROM_FULL_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/ip_repo/RAM_FREC_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/SINE_RAM_1.0'. The path is contained within another repository.
ipx::edit_ip_in_project -upgrade true -name edit_ROM_FULL_v1_0 -directory {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi\ Master/../ip_repo} c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/ip_repo/ROM_FULL_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/ip_repo/ROM_FULL_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/ip_repo/RAM_FREC_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/SINE_RAM_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
startgroup
current_project {AXi Master}
create_bd_cell -type ip -vlnv xilinx.com:ip:div_gen:5.1 div_gen_0
endgroup
delete_bd_objs [get_bd_cells div_gen_0]
current_project edit_ROM_FULL_v1_0
launch_runs synth_1 -jobs 12
[Fri May 10 14:53:38 2024] Launched synth_1...
Run output will be captured here: c:/users/pato/desktop/universida/2024-1/sep/iee2463_p1/ip_repo/edit_ROM_FULL_v1_0.runs/synth_1/runme.log
current_project RAM_FREC_v2_0_project
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory c:/users/pato/desktop/universida/2024-1/sep/iee2463_p1/axi master/axi master.tmp/ram_frec_v2_0_project/RAM_FREC_v2_0_project.runs/synth_1

current_project edit_ROM_FULL_v1_0
reset_run synth_1
launch_runs synth_1 -jobs 12
[Fri May 10 14:55:31 2024] Launched synth_1...
Run output will be captured here: c:/users/pato/desktop/universida/2024-1/sep/iee2463_p1/ip_repo/edit_ROM_FULL_v1_0.runs/synth_1/runme.log
current_project RAM_FREC_v2_0_project
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 12
[Fri May 10 15:23:33 2024] Launched synth_1...
Run output will be captured here: c:/users/pato/desktop/universida/2024-1/sep/iee2463_p1/axi master/axi master.tmp/ram_frec_v2_0_project/RAM_FREC_v2_0_project.runs/synth_1/runme.log
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/ip_repo/RAM_FREC_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property previous_version_for_upgrade {xilinx.com:user:RAM_FREC:1.0 xilinx.com:user:RAM_FREC:2.0} [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/ip_repo/RAM_FREC_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/ip_repo/RAM_FREC_1.0'
close_project
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:RAM_FREC:2.0 [get_ips  design_1_RAM_FREC_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_RAM_FREC_0_0 from RAM_FREC_v2.0 2.0 to RAM_FREC_v2.0 2.0
Wrote  : <C:\Users\Pato\Desktop\Universida\2024-1\SEP\IEE2463_P1\AXi Master\AXi Master.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_RAM_FREC_0_0] -no_script -sync -force -quiet
generate_target all [get_files  {{C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/design_1.bd}}]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /ila_0/SLOT_0_AXI(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /ila_0/SLOT_0_AXI(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /ila_0/SLOT_0_AXI(1) and /axi_smc/M00_AXI(0)
Wrote  : <C:\Users\Pato\Desktop\Universida\2024-1\SEP\IEE2463_P1\AXi Master\AXi Master.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
WARNING: [IP_Flow 19-5160] IP 'bd_a878_one_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'bd_a878_one_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
Exporting to file c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/hw_handoff/design_1_axi_smc_1_0.hwh
Generated Block Design Tcl file c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/hw_handoff/design_1_axi_smc_1_0_bd.tcl
Generated Hardware Definition File c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/synth/design_1_axi_smc_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RAM_FREC_0 .
WARNING: [IP_Flow 19-5160] IP 'bd_6e42_one_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'bd_6e42_one_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
Exporting to file c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_2/bd_0/hw_handoff/design_1_axi_smc_2.hwh
Generated Block Design Tcl file c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_2/bd_0/hw_handoff/design_1_axi_smc_2_bd.tcl
Generated Hardware Definition File c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_2/bd_0/synth/design_1_axi_smc_2.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
Exporting to file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:31 ; elapsed = 00:00:59 . Memory (MB): peak = 1888.727 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_1_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_1_0, cache-ID = 8a4c1e3e5a963d75; cache size = 68.347 MB.
catch { config_ip_cache -export [get_ips -all design_1_RAM_FREC_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_2] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_2, cache-ID = 97278f565fa92f55; cache size = 68.347 MB.
export_ip_user_files -of_objects [get_files {{C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/design_1.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/design_1.bd}}]
launch_runs design_1_RAM_FREC_0_0_synth_1 -jobs 12
[Fri May 10 15:27:43 2024] Launched design_1_RAM_FREC_0_0_synth_1...
Run output will be captured here: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.runs/design_1_RAM_FREC_0_0_synth_1/runme.log
export_simulation -of_objects [get_files {{C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/design_1.bd}}] -directory {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.ip_user_files} -ipstatic_source_dir {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.cache/compile_simlib/modelsim} {questa=C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.cache/compile_simlib/questa} {riviera=C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.cache/compile_simlib/riviera} {activehdl=C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name RAM_FREC_v2_0_project -directory {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi\ Master/AXi\ Master.tmp/RAM_FREC_v2_0_project} c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/ip_repo/RAM_FREC_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/pato/desktop/universida/2024-1/sep/iee2463_p1/axi master/axi master.tmp/ram_frec_v2_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1888.727 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/ip_repo/ROM_FULL_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/ip_repo/RAM_FREC_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/SINE_RAM_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1888.727 ; gain = 0.000
update_compile_order -fileset sources_1
current_project {AXi Master}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/ip_repo/ROM_FULL_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/ip_repo/RAM_FREC_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/SINE_RAM_1.0'. The path is contained within another repository.
report_ip_status -name ip_status
current_project RAM_FREC_v2_0_project
current_project {AXi Master}
upgrade_ip -vlnv xilinx.com:user:RAM_FREC:3.0 [get_ips  design_1_RAM_FREC_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_RAM_FREC_0_0 from RAM_FREC_v3.0 2.0 to RAM_FREC_v3.0 3.0
Wrote  : <C:\Users\Pato\Desktop\Universida\2024-1\SEP\IEE2463_P1\AXi Master\AXi Master.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_RAM_FREC_0_0] -no_script -sync -force -quiet
generate_target all [get_files  {{C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/design_1.bd}}]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /ila_0/SLOT_0_AXI(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /ila_0/SLOT_0_AXI(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /ila_0/SLOT_0_AXI(1) and /axi_smc/M00_AXI(0)
Wrote  : <C:\Users\Pato\Desktop\Universida\2024-1\SEP\IEE2463_P1\AXi Master\AXi Master.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
WARNING: [IP_Flow 19-5160] IP 'bd_a878_one_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'bd_a878_one_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
Exporting to file c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/hw_handoff/design_1_axi_smc_1_0.hwh
Generated Block Design Tcl file c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/hw_handoff/design_1_axi_smc_1_0_bd.tcl
Generated Hardware Definition File c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/synth/design_1_axi_smc_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RAM_FREC_0 .
WARNING: [IP_Flow 19-5160] IP 'bd_6e42_one_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'bd_6e42_one_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
Exporting to file c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_2/bd_0/hw_handoff/design_1_axi_smc_2.hwh
Generated Block Design Tcl file c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_2/bd_0/hw_handoff/design_1_axi_smc_2_bd.tcl
Generated Hardware Definition File c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_2/bd_0/synth/design_1_axi_smc_2.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
Exporting to file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:31 ; elapsed = 00:01:00 . Memory (MB): peak = 2250.922 ; gain = 11.445
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_1_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_1_0, cache-ID = 8a4c1e3e5a963d75; cache size = 68.347 MB.
catch { config_ip_cache -export [get_ips -all design_1_RAM_FREC_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_2] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_2, cache-ID = 97278f565fa92f55; cache size = 68.347 MB.
export_ip_user_files -of_objects [get_files {{C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/design_1.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/design_1.bd}}]
launch_runs design_1_RAM_FREC_0_0_synth_1 -jobs 12
[Fri May 10 15:31:33 2024] Launched design_1_RAM_FREC_0_0_synth_1...
Run output will be captured here: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.runs/design_1_RAM_FREC_0_0_synth_1/runme.log
export_simulation -of_objects [get_files {{C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/design_1.bd}}] -directory {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.ip_user_files} -ipstatic_source_dir {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.cache/compile_simlib/modelsim} {questa=C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.cache/compile_simlib/questa} {riviera=C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.cache/compile_simlib/riviera} {activehdl=C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_runs impl_1 -jobs 12
[Fri May 10 15:33:10 2024] Launched synth_1...
Run output will be captured here: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.runs/synth_1/runme.log
[Fri May 10 15:33:10 2024] Launched impl_1...
Run output will be captured here: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.runs/impl_1/runme.log
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri May 10 15:57:00 2024] Launched impl_1...
Run output will be captured here: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 13 2020-21:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2261.535 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B3FC65A
open_hw_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 3225.055 ; gain = 963.520
set_property PROGRAM.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'design_1_i/ila_1' at location 'uuid_B0FF74A9F11A54C5B2AA3D087C7AB7BE' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'design_1_i/ila_0' at location 'uuid_BE177176557E59FEACE2FE04795A2B22' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
display_hw_ila_data: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3298.180 ; gain = 0.000
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2024-May-10 16:02:01
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2024-May-10 16:02:01
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-10 16:02:25
set_property TRIGGER_COMPARE_VALUE neq4'b0001 [get_hw_probes design_1_i/RAM_FREC_0_divisor -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
set_property TRIGGER_COMPARE_VALUE eq4'b0001 [get_hw_probes design_1_i/RAM_FREC_0_divisor -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2024-May-10 16:02:55
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2024-May-10 16:02:59
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2024-May-10 16:03:21
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/axi_smc_M00_AXI_AWADDR} }
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-2214] The ILA core 'hw_ila_1' triggered in the last of '2' windows, at 2024-May-10 16:05:16.
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2024-May-10 16:05:25
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property CONTROL.WINDOW_COUNT 1 [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-10 16:06:24
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-10 16:06:24
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_bd_design {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name RAM_FREC_v3_0_project -directory {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi\ Master/AXi\ Master.tmp/RAM_FREC_v3_0_project} c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/ip_repo/RAM_FREC_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/pato/desktop/universida/2024-1/sep/iee2463_p1/axi master/axi master.tmp/ram_frec_v3_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3304.082 ; gain = 5.902
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/ip_repo/ROM_FULL_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/ip_repo/RAM_FREC_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/SINE_RAM_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 3305.855 ; gain = 7.676
update_compile_order -fileset sources_1
current_project {AXi Master}
set_property TRIGGER_COMPARE_VALUE neq4'b0001 [get_hw_probes design_1_i/RAM_FREC_0_divisor -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
set_property TRIGGER_COMPARE_VALUE neq4'b0100 [get_hw_probes design_1_i/RAM_FREC_0_divisor -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2024-May-10 16:11:40
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2024-May-10 16:11:40
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2024-May-10 16:12:04
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2024-May-10 16:12:04
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2024-May-10 16:12:15
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2024-May-10 16:13:09
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq4'b0100 [get_hw_probes design_1_i/RAM_FREC_0_divisor -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
set_property TRIGGER_COMPARE_VALUE neq4'b0100 [get_hw_probes design_1_i/RAM_FREC_0_divisor -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2024-May-10 16:13:31
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2024-May-10 16:13:31
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2024-May-10 16:13:40
set_property TRIGGER_COMPARE_VALUE eq4'b0100 [get_hw_probes design_1_i/RAM_FREC_0_divisor -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
set_property TRIGGER_COMPARE_VALUE eq4'b0010 [get_hw_probes design_1_i/RAM_FREC_0_divisor -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
set_property TRIGGER_COMPARE_VALUE neq4'b0010 [get_hw_probes design_1_i/RAM_FREC_0_divisor -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
set_property TRIGGER_COMPARE_VALUE neq4'b0000 [get_hw_probes design_1_i/RAM_FREC_0_divisor -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
set_property TRIGGER_COMPARE_VALUE eq4'b0000 [get_hw_probes design_1_i/RAM_FREC_0_divisor -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
set_property TRIGGER_COMPARE_VALUE eq4'bXXXX [get_hw_probes design_1_i/RAM_FREC_0_divisor -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2024-May-10 16:15:49
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2024-May-10 16:15:56
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2024-May-10 16:15:56
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2024-May-10 16:16:04
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2024-May-10 16:16:04
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2024-May-10 16:16:16
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2024-May-10 16:16:16
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/AXi Master/AXi Master.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/axi_smc_M00_AXI_ARBURST} }
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B3FC65A
current_project RAM_FREC_v2_0_project
close_project
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 10 23:19:18 2024...
