verilog xil_defaultlib  \
"../../../../../../SZG-ADC-LTC2264-12.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
